
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP1-Lite <build 132640>)
| Date         : Tue Nov 12 03:35:07 2024
| Design       : top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                           
**********************************************************************************************************************************************************************************************************
                                                                                                                     Clock   Non-clock                                                                    
 Clock                                                             Period       Waveform       Type                  Loads       Loads  Sources                                                           
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                                           20.000       {0 10}         Declared                407          11  {sys_clk}                                                         
   ddrphy_clkin                                                    10.000       {0 5}          Generated (sys_clk)    4743           0  {I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV}                     
   ioclk0                                                          2.500        {0 1.25}       Generated (sys_clk)      11           0  {I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT}                   
   ioclk1                                                          2.500        {0 1.25}       Generated (sys_clk)      27           1  {I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT}                   
   ioclk2                                                          2.500        {0 1.25}       Generated (sys_clk)       2           0  {I_ips_ddr_top/I_GTP_IOCLKBUF_2/gopclkgate/OUT}                   
   ioclk_gate_clk                                                  10.000       {0 5}          Generated (sys_clk)       1           0  {I_ips_ddr_top/u_clkbufg_gate/gopclkbufg/CLKOUT}                  
   sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred                  100.000      {0 50}         Generated (sys_clk)     239           0  {video_pll_m0/u_pll_e3/goppll/CLKOUT0}                            
   sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred                   7.692        {0 3.846}      Generated (sys_clk)    5235           1  {adda_pll_m0/u_pll_e3/goppll/CLKOUT2}                             
   sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred                   15.384       {0 7.692}      Generated (sys_clk)     160           1  {adda_pll_m0/u_pll_e3/goppll/CLKOUT0}                             
   sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred                  6.730        {0 3.365}      Generated (sys_clk)     939           1  {video_pll_m0/u_pll_e3/goppll/CLKOUT1}                            
   sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred                  39.423       {0 19.711}     Generated (sys_clk)     215           0  {video_pll_m0/u_pll_e3/goppll/CLKOUT2}                            
   sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred                   28.571       {0 14.285}     Generated (sys_clk)     148           1  {adda_pll_m0/u_pll_e3/goppll/CLKOUT1}                             
 top|pixclk_in                                                     1000.000     {0 500}        Declared                224           0  {pixclk_in}                                                       
 top|rgmii_rxc                                                     1000.000     {0 500}        Declared                  0           0  {rgmii_rxc}                                                       
 pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0  1000.000     {0 500}        Declared               2323           1  {util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0} 
==========================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 Inferred_clock_group_0        asynchronous               top|pixclk_in                             
 Inferred_clock_group_1        asynchronous               top|rgmii_rxc                             
 Inferred_clock_group_2        asynchronous               pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     155.039 MHz         20.000          6.450         13.550
 ddrphy_clkin               100.000 MHz     119.474 MHz         10.000          8.370          1.630
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                             10.000 MHz     163.854 MHz        100.000          6.103         93.897
 top|pixclk_in                1.000 MHz     138.122 MHz       1000.000          7.240        992.760
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                            130.005 MHz     119.104 MHz          7.692          8.396         -0.704
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                             65.003 MHz     151.057 MHz         15.384          6.620          8.764
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                            148.588 MHz     160.077 MHz          6.730          6.247          0.483
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                             25.366 MHz     168.748 MHz         39.423          5.926         33.497
 pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                              1.000 MHz     100.553 MHz       1000.000          9.945        990.055
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                             35.001 MHz     198.491 MHz         28.571          5.038         23.533
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     13.550       0.000              0           1431
 ddrphy_clkin           ddrphy_clkin                 1.630       0.000              0          17612
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                 4.681       0.000              0             34
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        ddrphy_clkin                 4.885       0.000              0             10
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                    93.897       0.000              0           1102
 top|pixclk_in          top|pixclk_in              992.760       0.000              0            904
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -0.704      -3.368             11          18166
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -0.222      -0.471              4             12
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     8.764       0.000              0            562
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.483       0.000              0           3180
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -8.904    -409.752             54             54
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    33.497       0.000              0            697
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -8.171    -131.106             18             18
 pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                        pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                                                   990.055       0.000              0           7177
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    23.533       0.000              0            467
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.870       0.000              0              1
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -0.911      -0.911              1              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -0.072      -0.271              4             12
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     -0.336      -0.688              7           1431
 ddrphy_clkin           ddrphy_clkin                -0.284      -3.137             52          17612
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                -6.193    -207.437             34             34
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        ddrphy_clkin                -6.191     -61.305             10             10
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     0.244       0.000              0           1102
 top|pixclk_in          top|pixclk_in                0.382       0.000              0            904
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -0.104      -1.706             17          18166
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     0.223       0.000              0             12
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     0.258       0.000              0            562
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.252       0.000              0           3180
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     5.981       0.000              0             54
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     0.226       0.000              0            697
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     5.982       0.000              0             18
 pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                        pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                                                     0.226       0.000              0           7177
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.343       0.000              0            467
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.576       0.000              0              1
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.239       0.000              0              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.239       0.000              0             12
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.086       0.000              0            393
 ddrphy_clkin           ddrphy_clkin                 5.927       0.000              0           2419
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                    97.290       0.000              0              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -2.580    -117.001             50             50
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -8.602    -858.908            105            105
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    37.027       0.000              0             51
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -7.730    -268.271             35             35
 pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                        pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                                                   997.969       0.000              0            228
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    24.879       0.000              0             88
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.095       0.000              0            393
 ddrphy_clkin           ddrphy_clkin                 0.412       0.000              0           2419
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     1.302       0.000              0              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     1.169       0.000              0             50
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     6.521       0.000              0            105
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     1.023       0.000              0             51
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     6.340       0.000              0             35
 pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                        pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                                                     0.525       0.000              0            228
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     1.161       0.000              0             88
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0            407
 ddrphy_clkin                                        3.100       0.000              0           4743
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                    49.102       0.000              0            239
 top|pixclk_in                                     499.102       0.000              0            224
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred       1.946       0.000              0           5235
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred       6.794       0.000              0            160
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     2.227       0.000              0            939
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    18.813       0.000              0            215
 pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                                                   498.483       0.000              0           2323
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred      13.387       0.000              0            148
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     15.442       0.000              0           1431
 ddrphy_clkin           ddrphy_clkin                 4.097       0.000              0          17612
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                 2.634       0.000              0             34
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        ddrphy_clkin                 2.834       0.000              0             10
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                    95.689       0.000              0           1102
 top|pixclk_in          top|pixclk_in              994.876       0.000              0            904
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     1.313       0.000              0          18166
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     0.144       0.000              0             12
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                    10.572       0.000              0            562
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     2.166       0.000              0           3180
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -5.726    -258.930             54             54
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    35.192       0.000              0            697
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -5.167     -81.435             18             18
 pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                        pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                                                   992.921       0.000              0           7177
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    25.009       0.000              0            467
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     1.212       0.000              0              1
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -0.671      -0.671              1              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.226       0.000              0             12
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     -0.075      -0.075              1           1431
 ddrphy_clkin           ddrphy_clkin                -0.256      -5.679             74          17612
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                -3.856    -129.000             34             34
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        ddrphy_clkin                -3.846     -38.053             10             10
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     0.176       0.000              0           1102
 top|pixclk_in          top|pixclk_in                0.309       0.000              0            904
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -0.072      -1.191             18          18166
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     0.125       0.000              0             12
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     0.200       0.000              0            562
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.195       0.000              0           3180
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     3.631       0.000              0             54
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     0.183       0.000              0            697
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     3.625       0.000              0             18
 pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                        pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                                                     0.183       0.000              0           7177
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.260       0.000              0            467
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.368       0.000              0              1
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.166       0.000              0              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.143       0.000              0             12
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.273       0.000              0            393
 ddrphy_clkin           ddrphy_clkin                 6.985       0.000              0           2419
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                    98.001       0.000              0              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -1.575     -70.618             50             50
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    -5.545    -552.542            105            105
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    37.661       0.000              0             51
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    -4.885    -169.214             35             35
 pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                        pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                                                   998.485       0.000              0            228
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                    25.874       0.000              0             88
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.234       0.000              0            393
 ddrphy_clkin           ddrphy_clkin                 0.261       0.000              0           2419
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                     0.996       0.000              0              1
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     0.778       0.000              0             50
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     4.032       0.000              0            105
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     0.700       0.000              0             51
 ddrphy_clkin           sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                     3.894       0.000              0             35
 pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                        pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                                                     0.391       0.000              0            228
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     0.841       0.000              0             88
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.504       0.000              0            407
 ddrphy_clkin                                        3.480       0.000              0           4743
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
                                                    49.282       0.000              0            239
 top|pixclk_in                                     499.282       0.000              0            224
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred       2.326       0.000              0           5235
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred       6.974       0.000              0            160
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
                                                     2.455       0.000              0            939
 sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
                                                    18.993       0.000              0            215
 pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
                                                   498.787       0.000              0           2323
 sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred      13.567       0.000              0            148
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         I_ips_ddr_top/pll_clkin
 CLMA_22_184/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_184/Q1                    tco                   0.289       5.716 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        2.315       8.031         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_150_192/Y3                   td                    0.210       8.241 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.659       9.900         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMA_30_184/Y3                    td                    0.210      10.110 r       _N21192_inv/gateop_perm/Z
                                   net (fanout=8)        0.961      11.071         _N21192          
 CLMS_22_181/COUT                  td                    0.502      11.573 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.573         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N14497
                                   td                    0.058      11.631 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.631         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N14499
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  11.631         Logic Levels: 3  
                                                                                   Logic: 1.269ns(20.455%), Route: 4.935ns(79.545%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000      23.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         I_ips_ddr_top/pll_clkin
 CLMS_22_185/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.303      25.398                          
 clock uncertainty                                      -0.050      25.348                          

 Setup time                                             -0.167      25.181                          

 Data required time                                                 25.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.181                          
 Data arrival time                                                  11.631                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.550                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         I_ips_ddr_top/pll_clkin
 CLMA_22_184/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_184/Q1                    tco                   0.289       5.716 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        2.315       8.031         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_150_192/Y3                   td                    0.210       8.241 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.659       9.900         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMA_30_184/Y3                    td                    0.210      10.110 r       _N21192_inv/gateop_perm/Z
                                   net (fanout=8)        0.961      11.071         _N21192          
 CLMS_22_181/COUT                  td                    0.502      11.573 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.573         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N14497
 CLMS_22_185/CIN                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  11.573         Logic Levels: 3  
                                                                                   Logic: 1.211ns(19.704%), Route: 4.935ns(80.296%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000      23.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         I_ips_ddr_top/pll_clkin
 CLMS_22_185/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.303      25.398                          
 clock uncertainty                                      -0.050      25.348                          

 Setup time                                             -0.170      25.178                          

 Data required time                                                 25.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.178                          
 Data arrival time                                                  11.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.605                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         I_ips_ddr_top/pll_clkin
 CLMA_22_184/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_184/Q1                    tco                   0.289       5.716 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        2.315       8.031         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_150_192/Y3                   td                    0.210       8.241 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.659       9.900         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMA_30_184/Y3                    td                    0.210      10.110 r       _N21192_inv/gateop_perm/Z
                                   net (fanout=8)        0.745      10.855         _N21192          
                                   td                    0.477      11.332 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.332         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N14495
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  11.332         Logic Levels: 2  
                                                                                   Logic: 1.186ns(20.085%), Route: 4.719ns(79.915%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      23.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000      23.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         I_ips_ddr_top/pll_clkin
 CLMS_22_181/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.303      25.398                          
 clock uncertainty                                      -0.050      25.348                          

 Setup time                                             -0.150      25.198                          

 Data required time                                                 25.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.198                          
 Data arrival time                                                  11.332                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.866                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3[5]/opit_0_A2Q21/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3[9]/opit_0_A2Q21/Cin
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.846
  Launch Clock Delay      :  3.368
  Clock Pessimism Removal :  -0.467

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.165       3.368         nt_sys_clk       
 CLMA_162_304/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3[5]/opit_0_A2Q21/CLK

 CLMA_162_304/Q0                   tco                   0.222       3.590 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3[5]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.086       3.676         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3 [4]
                                   td                    0.236       3.912 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3[5]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.912         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N18179
 CLMA_162_304/COUT                 td                    0.049       3.961 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.961         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N18181
 CLMA_162_308/CIN                                                          f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3[9]/opit_0_A2Q21/Cin

 Data arrival time                                                   3.961         Logic Levels: 1  
                                                                                   Logic: 0.507ns(85.497%), Route: 0.086ns(14.503%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      3.392       4.846         nt_sys_clk       
 CLMA_162_308/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3[9]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.467       4.379                          
 clock uncertainty                                       0.000       4.379                          

 Hold time                                              -0.082       4.297                          

 Data required time                                                  4.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.297                          
 Data arrival time                                                   3.961                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.336                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[2]/opit_0_A2Q21/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[6]/opit_0_A2Q21/Cin
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.825  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.321
  Launch Clock Delay      :  3.245
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.042       3.245         nt_sys_clk       
 CLMS_162_289/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[2]/opit_0_A2Q21/CLK

 CLMS_162_289/Q0                   tco                   0.222       3.467 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.086       3.553         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6 [1]
                                   td                    0.236       3.789 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.789         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N15229
 CLMS_162_289/COUT                 td                    0.049       3.838 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.838         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N15231
 CLMS_162_293/CIN                                                          f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[6]/opit_0_A2Q21/Cin

 Data arrival time                                                   3.838         Logic Levels: 1  
                                                                                   Logic: 0.507ns(85.497%), Route: 0.086ns(14.503%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.867       4.321         nt_sys_clk       
 CLMS_162_293/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[6]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.251       4.070                          
 clock uncertainty                                       0.000       4.070                          

 Hold time                                              -0.082       3.988                          

 Data required time                                                  3.988                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.988                          
 Data arrival time                                                   3.838                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.150                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[2]/opit_0_A2Q21/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.825  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.321
  Launch Clock Delay      :  3.245
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.042       3.245         nt_sys_clk       
 CLMS_162_289/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[2]/opit_0_A2Q21/CLK

 CLMS_162_289/Q0                   tco                   0.222       3.467 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.086       3.553         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6 [1]
                                   td                    0.236       3.789 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.789         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N15229
 CLMS_162_289/COUT                 td                    0.047       3.836 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.836         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N15231
                                   td                    0.049       3.885 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       3.885         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N15233
                                                                           f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[8]/opit_0_A2Q21/Cin

 Data arrival time                                                   3.885         Logic Levels: 1  
                                                                                   Logic: 0.554ns(86.562%), Route: 0.086ns(13.438%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.867       4.321         nt_sys_clk       
 CLMS_162_293/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[8]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.251       4.070                          
 clock uncertainty                                       0.000       4.070                          

 Hold time                                              -0.071       3.999                          

 Data required time                                                  3.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.999                          
 Data arrival time                                                   3.885                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.114                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.507
  Launch Clock Delay      :  11.077
  Clock Pessimism Removal :  0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.708      11.077         ntclkbufg_1      
 CLMA_90_264/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_264/Q0                    tco                   0.289      11.366 r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.793      12.159         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16]
 CLMA_94_284/Y6AB                  td                    0.444      12.603 r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N702_8[0]_muxf6/F
                                   net (fanout=3)        1.092      13.695         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_l
 CLMS_78_261/Y2                    td                    0.210      13.905 r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N244/gateop_perm/Z
                                   net (fanout=9)        0.840      14.745         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_pre
                                   td                    0.477      15.222 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.222         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [2]
 CLMA_110_256/Y3                   td                    0.563      15.785 r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/gateop_A2/Y1
                                   net (fanout=2)        0.445      16.230         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31
 CLMA_102_260/Y2                   td                    0.487      16.717 r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_51/gateop_perm/Z
                                   net (fanout=9)        0.129      16.846         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N25848
 CLMA_102_260/Y3                   td                    0.287      17.133 r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_50[3]_2/gateop_perm/Z
                                   net (fanout=3)        0.263      17.396         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N101215_2
 CLMA_102_260/Y0                   td                    0.478      17.874 r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/gateop/F
                                   net (fanout=2)        0.123      17.997         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N20533
 CLMS_102_261/Y3                   td                    0.468      18.465 r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_6/gateop_perm/Z
                                   net (fanout=1)        0.473      18.938         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N20812
 CLMA_110_260/C4                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  18.938         Logic Levels: 7  
                                                                                   Logic: 3.703ns(47.106%), Route: 4.158ns(52.894%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000      13.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.652      20.507         ntclkbufg_1      
 CLMA_110_260/CLK                                                          r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.534      21.041                          
 clock uncertainty                                      -0.350      20.691                          

 Setup time                                             -0.123      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  18.938                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.630                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585      10.954         ntclkbufg_1      
 CLMS_18_205/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_18_205/Q2                    tco                   0.290      11.244 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1080)     1.272      12.516         I_ips_ddr_top/u_ddrphy_top/calib_done
 CLMA_62_192/Y1                    td                    0.212      12.728 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/N114/gateop_perm/Z
                                   net (fanout=10)       1.167      13.895         s00_axi_rvalid   
 CLMS_94_165/Y2                    td                    0.210      14.105 r       mem_read_arbi_m0/N191/gateop_perm/Z
                                   net (fanout=11)       1.161      15.266         ch2_rd_burst_data_valid
                                   td                    0.234      15.500 f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      15.500         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N19256
 CLMS_78_121/COUT                  td                    0.058      15.558 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      15.558         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N19258
                                   td                    0.058      15.616 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      15.616         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N19260
 CLMS_78_125/Y3                    td                    0.501      16.117 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.455      16.572         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [7]
 CLMS_70_121/Y1                    td                    0.460      17.032 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=3)        0.412      17.444         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_74_124/Y3                    td                    0.607      18.051 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N158.eq_2/gateop_A2/Y1
                                   net (fanout=1)        0.265      18.316         _N40             
 CLMA_74_128/A4                                                            r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  18.316         Logic Levels: 6  
                                                                                   Logic: 2.630ns(35.724%), Route: 4.732ns(64.276%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000      13.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531      20.386         ntclkbufg_1      
 CLMA_74_128/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.121      20.447                          

 Data required time                                                 20.447                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.447                          
 Data arrival time                                                  18.316                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.131                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[4]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.507
  Launch Clock Delay      :  11.077
  Clock Pessimism Removal :  0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.708      11.077         ntclkbufg_1      
 CLMA_90_264/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_264/Q0                    tco                   0.289      11.366 r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.793      12.159         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16]
 CLMA_94_284/Y6AB                  td                    0.444      12.603 r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N702_8[0]_muxf6/F
                                   net (fanout=3)        1.092      13.695         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_l
 CLMS_78_261/Y2                    td                    0.210      13.905 r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N244/gateop_perm/Z
                                   net (fanout=9)        0.840      14.745         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_pre
                                   td                    0.477      15.222 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.222         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [2]
 CLMA_110_256/Y3                   td                    0.563      15.785 r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/gateop_A2/Y1
                                   net (fanout=2)        0.445      16.230         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31
 CLMA_102_260/Y2                   td                    0.487      16.717 r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_51/gateop_perm/Z
                                   net (fanout=9)        0.129      16.846         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N25848
 CLMA_102_260/Y3                   td                    0.287      17.133 r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_50[3]_2/gateop_perm/Z
                                   net (fanout=3)        0.397      17.530         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N101215_2
 CLMS_102_265/Y0                   td                    0.478      18.008 r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum1/gateop/F
                                   net (fanout=1)        0.264      18.272         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N20810
 CLMS_102_261/B0                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  18.272         Logic Levels: 6  
                                                                                   Logic: 3.235ns(44.962%), Route: 3.960ns(55.038%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000      13.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.652      20.507         ntclkbufg_1      
 CLMS_102_261/CLK                                                          r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.534      21.041                          
 clock uncertainty                                      -0.350      20.691                          

 Setup time                                             -0.198      20.493                          

 Data required time                                                 20.493                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.493                          
 Data arrival time                                                  18.272                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.221                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1dp/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.077
  Launch Clock Delay      :  10.507
  Clock Pessimism Removal :  -0.541

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.652      10.507         ntclkbufg_1      
 CLMA_46_256/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_46_256/Q0                    tco                   0.222      10.729 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.103      10.832         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_46_257/M0                                                            f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1dp/WADM0

 Data arrival time                                                  10.832         Logic Levels: 0  
                                                                                   Logic: 0.222ns(68.308%), Route: 0.103ns(31.692%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.708      11.077         ntclkbufg_1      
 CLMS_46_257/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1dp/WCLK
 clock pessimism                                        -0.541      10.536                          
 clock uncertainty                                       0.200      10.736                          

 Hold time                                               0.380      11.116                          

 Data required time                                                 11.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.116                          
 Data arrival time                                                  10.832                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.284                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/ram16x1d/WD
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.077
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531      10.386         ntclkbufg_1      
 CLMA_94_244/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_244/Q1                    tco                   0.224      10.610 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.353      10.963         I_ips_ddr_top/u_ipsxb_ddrc_top/dcd_wr_cmd [3]
 CLMS_94_253/BD                                                            f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/ram16x1d/WD

 Data arrival time                                                  10.963         Logic Levels: 0  
                                                                                   Logic: 0.224ns(38.821%), Route: 0.353ns(61.179%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.708      11.077         ntclkbufg_1      
 CLMS_94_253/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/ram16x1d/WCLK
 clock pessimism                                        -0.514      10.563                          
 clock uncertainty                                       0.200      10.763                          

 Hold time                                               0.380      11.143                          

 Data required time                                                 11.143                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.143                          
 Data arrival time                                                  10.963                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.180                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1dp/WADM1
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.077
  Launch Clock Delay      :  10.507
  Clock Pessimism Removal :  -0.541

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.652      10.507         ntclkbufg_1      
 CLMA_46_256/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_46_256/Q1                    tco                   0.224      10.731 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.207      10.938         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [1]
 CLMS_46_257/M1                                                            f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1dp/WADM1

 Data arrival time                                                  10.938         Logic Levels: 0  
                                                                                   Logic: 0.224ns(51.972%), Route: 0.207ns(48.028%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.708      11.077         ntclkbufg_1      
 CLMS_46_257/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1dp/WCLK
 clock pessimism                                        -0.541      10.536                          
 clock uncertainty                                       0.200      10.736                          

 Hold time                                               0.380      11.116                          

 Data required time                                                 11.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.116                          
 Data arrival time                                                  10.938                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.178                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1771.318 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.318         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1771.394 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787    1772.181         _N48             
 PLL_158_75/CLK_OUT1               td                    0.101    1772.282 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078    1773.360         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    1773.360 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.585    1774.945         ntclkbufg_3      
 CLMA_122_140/CLK                                                          r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK

 CLMA_122_140/Q0                   tco                   0.289    1775.234 r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.396    1775.630         frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [11]
 CLMA_122_136/AD                                                           r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/D

 Data arrival time                                                1775.630         Logic Levels: 0  
                                                                                   Logic: 0.289ns(42.190%), Route: 0.396ns(57.810%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1771.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1771.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395    1773.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    1773.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1775.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1775.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1776.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1776.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    1776.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1776.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1778.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    1778.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531    1780.386         ntclkbufg_1      
 CLMA_122_136/CLK                                                          r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/CLK
 clock pessimism                                         0.246    1780.632                          
 clock uncertainty                                      -0.350    1780.282                          

 Setup time                                              0.029    1780.311                          

 Data required time                                               1780.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1780.311                          
 Data arrival time                                                1775.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.681                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1771.318 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.318         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1771.394 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787    1772.181         _N48             
 PLL_158_75/CLK_OUT1               td                    0.101    1772.282 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078    1773.360         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    1773.360 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.585    1774.945         ntclkbufg_3      
 CLMS_162_185/CLK                                                          r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMS_162_185/Q2                   tco                   0.289    1775.234 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.273    1775.507         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6]
 CLMS_162_181/M2                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                1775.507         Logic Levels: 0  
                                                                                   Logic: 0.289ns(51.423%), Route: 0.273ns(48.577%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1771.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1771.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395    1773.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    1773.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1775.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1775.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1776.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1776.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    1776.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1776.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1778.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    1778.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531    1780.386         ntclkbufg_1      
 CLMS_162_181/CLK                                                          r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.246    1780.632                          
 clock uncertainty                                      -0.350    1780.282                          

 Setup time                                             -0.088    1780.194                          

 Data required time                                               1780.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1780.194                          
 Data arrival time                                                1775.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.687                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q/CLK
Endpoint    : frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1771.318 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.318         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1771.394 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787    1772.181         _N48             
 PLL_158_75/CLK_OUT1               td                    0.101    1772.282 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078    1773.360         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    1773.360 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.585    1774.945         ntclkbufg_3      
 CLMS_122_141/CLK                                                          r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q/CLK

 CLMS_122_141/Q2                   tco                   0.289    1775.234 f       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q/Q
                                   net (fanout=1)        0.272    1775.506         frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [9]
 CLMS_122_137/M2                                                           f       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                1775.506         Logic Levels: 0  
                                                                                   Logic: 0.289ns(51.515%), Route: 0.272ns(48.485%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1771.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1771.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395    1773.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    1773.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1775.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1775.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1776.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1776.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    1776.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1776.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1778.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    1778.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531    1780.386         ntclkbufg_1      
 CLMS_122_137/CLK                                                          r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.246    1780.632                          
 clock uncertainty                                      -0.350    1780.282                          

 Setup time                                             -0.088    1780.194                          

 Data required time                                               1780.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1780.194                          
 Data arrival time                                                1775.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.688                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    6731.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    6731.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758    6731.927         _N48             
 PLL_158_75/CLK_OUT1               td                    0.096    6732.023 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    6733.082         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    6733.082 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.531    6734.613         ntclkbufg_3      
 CLMA_70_124/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_70_124/Q3                    tco                   0.221    6734.834 f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084    6734.918         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [5]
 CLMS_70_125/AD                                                            f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                6734.918         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    6731.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    6731.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438    6733.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    6733.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    6735.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    6735.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    6736.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    6737.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    6737.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6737.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    6739.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    6739.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585    6740.954         ntclkbufg_1      
 CLMS_70_125/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                        -0.246    6740.708                          
 clock uncertainty                                       0.350    6741.058                          

 Hold time                                               0.053    6741.111                          

 Data required time                                               6741.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6741.111                          
 Data arrival time                                                6734.918                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.193                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    6731.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    6731.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758    6731.927         _N48             
 PLL_158_75/CLK_OUT1               td                    0.096    6732.023 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    6733.082         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    6733.082 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.531    6734.613         ntclkbufg_3      
 CLMA_70_128/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK

 CLMA_70_128/Q3                    tco                   0.221    6734.834 f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.085    6734.919         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [12]
 CLMS_70_129/AD                                                            f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D

 Data arrival time                                                6734.919         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    6731.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    6731.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438    6733.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    6733.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    6735.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    6735.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    6736.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    6737.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    6737.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6737.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    6739.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    6739.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585    6740.954         ntclkbufg_1      
 CLMS_70_129/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/CLK
 clock pessimism                                        -0.246    6740.708                          
 clock uncertainty                                       0.350    6741.058                          

 Hold time                                               0.053    6741.111                          

 Data required time                                               6741.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6741.111                          
 Data arrival time                                                6734.919                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.192                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_write_req_gen_m3/write_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/frame_fifo_write_m0/write_req_d0/opit_0_inv/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    6731.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    6731.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758    6731.927         _N48             
 PLL_158_75/CLK_OUT1               td                    0.096    6732.023 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    6733.082         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    6733.082 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.531    6734.613         ntclkbufg_3      
 CLMA_118_200/CLK                                                          r       hdmi_write_req_gen_m3/write_req/opit_0_inv_L5Q_perm/CLK

 CLMA_118_200/Q3                   tco                   0.221    6734.834 f       hdmi_write_req_gen_m3/write_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.085    6734.919         ch3_write_req    
 CLMS_118_201/AD                                                           f       frame_read_write_m3/frame_fifo_write_m0/write_req_d0/opit_0_inv/D

 Data arrival time                                                6734.919         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    6731.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    6731.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438    6733.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    6733.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    6735.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    6735.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    6736.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    6737.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    6737.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6737.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    6739.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    6739.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585    6740.954         ntclkbufg_1      
 CLMS_118_201/CLK                                                          r       frame_read_write_m3/frame_fifo_write_m0/write_req_d0/opit_0_inv/CLK
 clock pessimism                                        -0.246    6740.708                          
 clock uncertainty                                       0.350    6741.058                          

 Hold time                                               0.053    6741.111                          

 Data required time                                               6741.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6741.111                          
 Data arrival time                                                6734.919                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.192                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.675  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      1379.805    1379.805 r                        
 P20                                                     0.000    1379.805 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1379.879         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1381.133 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1381.133         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1381.209 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787    1381.996         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103    1382.099 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078    1383.177         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    1383.177 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585    1384.762         ntclkbufg_8      
 CLMA_126_164/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_126_164/Q1                   tco                   0.291    1385.053 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.265    1385.318         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [9]
 CLMA_126_165/M1                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                1385.318         Logic Levels: 0  
                                                                                   Logic: 0.291ns(52.338%), Route: 0.265ns(47.662%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1380.000    1380.000 r                        
 P20                                                     0.000    1380.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1380.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1381.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1381.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1381.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395    1383.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    1383.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1385.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1385.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1386.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1386.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    1386.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1386.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1388.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    1388.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531    1390.386         ntclkbufg_1      
 CLMA_126_165/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.246    1390.632                          
 clock uncertainty                                      -0.350    1390.282                          

 Setup time                                             -0.079    1390.203                          

 Data required time                                               1390.203                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1390.203                          
 Data arrival time                                                1385.318                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.885                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.675  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      1379.805    1379.805 r                        
 P20                                                     0.000    1379.805 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1379.879         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1381.133 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1381.133         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1381.209 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787    1381.996         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103    1382.099 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078    1383.177         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    1383.177 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585    1384.762         ntclkbufg_8      
 CLMA_130_156/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_130_156/Q2                   tco                   0.290    1385.052 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.267    1385.319         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [8]
 CLMA_126_157/CD                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                1385.319         Logic Levels: 0  
                                                                                   Logic: 0.290ns(52.065%), Route: 0.267ns(47.935%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1380.000    1380.000 r                        
 P20                                                     0.000    1380.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1380.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1381.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1381.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1381.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395    1383.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    1383.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1385.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1385.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1386.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1386.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    1386.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1386.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1388.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    1388.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531    1390.386         ntclkbufg_1      
 CLMA_126_157/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.246    1390.632                          
 clock uncertainty                                      -0.350    1390.282                          

 Setup time                                              0.029    1390.311                          

 Data required time                                               1390.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1390.311                          
 Data arrival time                                                1385.319                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.992                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.675  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      1379.805    1379.805 r                        
 P20                                                     0.000    1379.805 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1379.879         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1381.133 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1381.133         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1381.209 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787    1381.996         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103    1382.099 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078    1383.177         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    1383.177 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585    1384.762         ntclkbufg_8      
 CLMS_130_149/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMS_130_149/Q0                   tco                   0.287    1385.049 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.119    1385.168         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [5]
 CLMA_130_148/M0                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                1385.168         Logic Levels: 0  
                                                                                   Logic: 0.287ns(70.690%), Route: 0.119ns(29.310%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1380.000    1380.000 r                        
 P20                                                     0.000    1380.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1380.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1381.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1381.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1381.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395    1383.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    1383.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1385.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1385.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1386.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1386.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    1386.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1386.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1388.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    1388.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531    1390.386         ntclkbufg_1      
 CLMA_130_148/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.246    1390.632                          
 clock uncertainty                                      -0.350    1390.282                          

 Setup time                                             -0.088    1390.194                          

 Data required time                                               1390.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1390.194                          
 Data arrival time                                                1385.168                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.026                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098       2.025 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.084 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531       4.615         ntclkbufg_8      
 CLMA_126_164/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_126_164/Q3                   tco                   0.221       4.836 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       4.920         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [10]
 CLMA_126_165/AD                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                   4.920         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585      10.954         ntclkbufg_1      
 CLMA_126_165/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Hold time                                               0.053      11.111                          

 Data required time                                                 11.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.111                          
 Data arrival time                                                   4.920                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.191                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098       2.025 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.084 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531       4.615         ntclkbufg_8      
 CLMS_130_149/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMS_130_149/Q3                   tco                   0.221       4.836 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.085       4.921         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6]
 CLMA_130_148/AD                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                   4.921         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585      10.954         ntclkbufg_1      
 CLMA_130_148/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Hold time                                               0.053      11.111                          

 Data required time                                                 11.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.111                          
 Data arrival time                                                   4.921                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.190                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098       2.025 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.084 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531       4.615         ntclkbufg_8      
 CLMA_130_144/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_130_144/Q2                   tco                   0.224       4.839 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       4.923         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4]
 CLMS_130_145/CD                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                   4.923         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585      10.954         ntclkbufg_1      
 CLMS_130_145/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Hold time                                               0.053      11.111                          

 Data required time                                                 11.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.111                          
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.188                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       7.780 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       6.064 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       7.780 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       6.064 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       7.780 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       6.064 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       7.183 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       7.183 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       7.183 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.780 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       6.064 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.780 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       6.064 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.780 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       6.064         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       6.064 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.183 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.183 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.183 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.961         ntclkbufg_7      
 CLMA_310_124/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_124/Q1                   tco                   0.291       5.252 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.490       5.742         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMS_298_121/Y3                   td                    0.303       6.045 r       ms72xx_ctl/ms7200_ctl/N2031_3/gateop_perm/Z
                                   net (fanout=1)        0.419       6.464         ms72xx_ctl/ms7200_ctl/_N92162
 CLMA_302_129/Y0                   td                    0.210       6.674 r       ms72xx_ctl/ms7200_ctl/N8_5/gateop_perm/Z
                                   net (fanout=6)        0.592       7.266         ms72xx_ctl/ms7200_ctl/_N92414
 CLMA_310_120/Y3                   td                    0.210       7.476 r       ms72xx_ctl/ms7200_ctl/N63_1/gateop_perm/Z
                                   net (fanout=17)       0.467       7.943         ms72xx_ctl/ms7200_ctl/N261
 CLMA_310_132/Y0                   td                    0.487       8.430 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.490       8.920         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_298_133/Y0                   td                    0.478       9.398 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.264       9.662         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_298_132/Y0                   td                    0.196       9.858 f       ms72xx_ctl/ms7200_ctl/N8_8/gateop_perm/Z
                                   net (fanout=3)        0.385      10.243         ms72xx_ctl/ms7200_ctl/N8
 CLMA_302_129/CE                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                  10.243         Logic Levels: 6  
                                                                                   Logic: 2.175ns(41.178%), Route: 3.107ns(58.822%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N48             
 PLL_158_75/CLK_OUT0               td                    0.100     102.027 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000     103.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.617         ntclkbufg_7      
 CLMA_302_129/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.290     104.907                          
 clock uncertainty                                      -0.150     104.757                          

 Setup time                                             -0.617     104.140                          

 Data required time                                                104.140                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.140                          
 Data arrival time                                                  10.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.897                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.961         ntclkbufg_7      
 CLMA_310_124/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_124/Q1                   tco                   0.291       5.252 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.490       5.742         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMS_298_121/Y3                   td                    0.303       6.045 r       ms72xx_ctl/ms7200_ctl/N2031_3/gateop_perm/Z
                                   net (fanout=1)        0.419       6.464         ms72xx_ctl/ms7200_ctl/_N92162
 CLMA_302_129/Y0                   td                    0.210       6.674 r       ms72xx_ctl/ms7200_ctl/N8_5/gateop_perm/Z
                                   net (fanout=6)        0.592       7.266         ms72xx_ctl/ms7200_ctl/_N92414
 CLMA_310_120/Y3                   td                    0.210       7.476 r       ms72xx_ctl/ms7200_ctl/N63_1/gateop_perm/Z
                                   net (fanout=17)       0.467       7.943         ms72xx_ctl/ms7200_ctl/N261
 CLMA_310_132/Y0                   td                    0.487       8.430 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.490       8.920         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_298_133/Y0                   td                    0.478       9.398 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.264       9.662         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_298_132/Y0                   td                    0.196       9.858 f       ms72xx_ctl/ms7200_ctl/N8_8/gateop_perm/Z
                                   net (fanout=3)        0.385      10.243         ms72xx_ctl/ms7200_ctl/N8
 CLMA_302_129/CE                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                  10.243         Logic Levels: 6  
                                                                                   Logic: 2.175ns(41.178%), Route: 3.107ns(58.822%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N48             
 PLL_158_75/CLK_OUT0               td                    0.100     102.027 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000     103.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.617         ntclkbufg_7      
 CLMA_302_129/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.290     104.907                          
 clock uncertainty                                      -0.150     104.757                          

 Setup time                                             -0.617     104.140                          

 Data required time                                                104.140                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.140                          
 Data arrival time                                                  10.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.897                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L3
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.961         ntclkbufg_7      
 CLMA_310_124/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_124/Q1                   tco                   0.291       5.252 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.490       5.742         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMS_298_121/Y3                   td                    0.303       6.045 r       ms72xx_ctl/ms7200_ctl/N2031_3/gateop_perm/Z
                                   net (fanout=1)        0.419       6.464         ms72xx_ctl/ms7200_ctl/_N92162
 CLMA_302_129/Y0                   td                    0.210       6.674 r       ms72xx_ctl/ms7200_ctl/N8_5/gateop_perm/Z
                                   net (fanout=6)        0.592       7.266         ms72xx_ctl/ms7200_ctl/_N92414
 CLMA_310_120/Y3                   td                    0.210       7.476 r       ms72xx_ctl/ms7200_ctl/N63_1/gateop_perm/Z
                                   net (fanout=17)       0.467       7.943         ms72xx_ctl/ms7200_ctl/N261
 CLMA_310_132/Y0                   td                    0.487       8.430 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.490       8.920         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_298_133/Y0                   td                    0.478       9.398 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.264       9.662         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_298_132/Y0                   td                    0.210       9.872 r       ms72xx_ctl/ms7200_ctl/N8_8/gateop_perm/Z
                                   net (fanout=3)        0.411      10.283         ms72xx_ctl/ms7200_ctl/N8
 CLMA_302_132/A3                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L3

 Data arrival time                                                  10.283         Logic Levels: 6  
                                                                                   Logic: 2.189ns(41.131%), Route: 3.133ns(58.869%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N48             
 PLL_158_75/CLK_OUT0               td                    0.100     102.027 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000     103.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.617         ntclkbufg_7      
 CLMA_302_132/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.290     104.907                          
 clock uncertainty                                      -0.150     104.757                          

 Setup time                                             -0.397     104.360                          

 Data required time                                                104.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.360                          
 Data arrival time                                                  10.283                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.077                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[6]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.617         ntclkbufg_7      
 CLMA_302_137/CLK                                                          r       ms72xx_ctl/ms7200_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK

 CLMA_302_137/Q1                   tco                   0.224       4.841 f       ms72xx_ctl/ms7200_ctl/cmd_index[1]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.217       5.058         ms72xx_ctl/ms7200_ctl/cmd_index [1]
 DRM_306_128/ADA0[6]                                                       f       ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[6]

 Data arrival time                                                   5.058         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.794%), Route: 0.217ns(49.206%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.961         ntclkbufg_7      
 DRM_306_128/CLKA[0]                                                       r       ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Hold time                                               0.161       4.814                          

 Data required time                                                  4.814                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.814                          
 Data arrival time                                                   5.058                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.244                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/pluse_2d/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/pluse_3d/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.617         ntclkbufg_7      
 CLMA_302_104/CLK                                                          r       ms72xx_ctl/iic_dri_tx/pluse_2d/opit_0_inv/CLK

 CLMA_302_104/Q3                   tco                   0.221       4.838 f       ms72xx_ctl/iic_dri_tx/pluse_2d/opit_0_inv/Q
                                   net (fanout=2)        0.085       4.923         ms72xx_ctl/iic_dri_tx/pluse_2d
 CLMA_302_104/AD                                                           f       ms72xx_ctl/iic_dri_tx/pluse_3d/opit_0_inv/D

 Data arrival time                                                   4.923         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.961         ntclkbufg_7      
 CLMA_302_104/CLK                                                          r       ms72xx_ctl/iic_dri_tx/pluse_3d/opit_0_inv/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                               0.053       4.670                          

 Data required time                                                  4.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.670                          
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/receiv_data[0]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/receiv_data[1]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.617         ntclkbufg_7      
 CLMS_314_129/CLK                                                          r       ms72xx_ctl/iic_dri_rx/receiv_data[0]/opit_0_inv/CLK

 CLMS_314_129/Q3                   tco                   0.221       4.838 f       ms72xx_ctl/iic_dri_rx/receiv_data[0]/opit_0_inv/Q
                                   net (fanout=2)        0.086       4.924         ms72xx_ctl/iic_dri_rx/receiv_data [0]
 CLMS_314_129/AD                                                           f       ms72xx_ctl/iic_dri_rx/receiv_data[1]/opit_0_inv/D

 Data arrival time                                                   4.924         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.961         ntclkbufg_7      
 CLMS_314_129/CLK                                                          r       ms72xx_ctl/iic_dri_rx/receiv_data[1]/opit_0_inv/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                               0.053       4.670                          

 Data required time                                                  4.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.670                          
 Data arrival time                                                   4.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/CLK
Endpoint    : u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[7]/opit_0_MUX4TO1Q/I0
Path Group  : top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.585       5.523         ntclkbufg_6      
 CLMS_170_89/CLK                                                           r       u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/CLK

 CLMS_170_89/Q3                    tco                   0.286       5.809 f       u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/Q
                                   net (fanout=30)       0.770       6.579         u_hdmi_data_in_1/brightness_de
 CLMS_174_121/Y1                   td                    0.288       6.867 r       u_hdmi_data_in_1/image_contrast_inst/data_r[23]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=9)        0.621       7.488         u_hdmi_data_in_1/brightness_data [23]
 CLMS_166_105/Y3                   td                    0.615       8.103 r       u_hdmi_data_in_1/image_contrast_inst/N171.lt_2/gateop_A2/Y1
                                   net (fanout=11)       0.612       8.715         _N20             
 CLMA_174_116/Y3                   td                    0.287       9.002 r       u_hdmi_data_in_1/image_contrast_inst/N172/gateop_perm/Z
                                   net (fanout=9)        0.461       9.463         u_hdmi_data_in_1/image_contrast_inst/N172_rnmt
                                   td                    0.477       9.940 f       u_hdmi_data_in_1/image_contrast_inst/N193_1_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.940         u_hdmi_data_in_1/image_contrast_inst/_N15532
 CLMA_174_108/COUT                 td                    0.058       9.998 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.998         u_hdmi_data_in_1/image_contrast_inst/_N15534
 CLMA_174_112/Y1                   td                    0.498      10.496 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_4/gateop_A2/Y1
                                   net (fanout=1)        0.477      10.973         u_hdmi_data_in_1/image_contrast_inst/_N101302_3
 CLMA_182_112/COUT                 td                    0.511      11.484 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.484         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [3]
 CLMA_182_116/Y1                   td                    0.498      11.982 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_4/gateop_A2/Y1
                                   net (fanout=1)        0.530      12.512         u_hdmi_data_in_1/image_contrast_inst/_N101305_2
 CLMS_174_109/DD                                                           r       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[7]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  12.512         Logic Levels: 7  
                                                                                   Logic: 3.518ns(50.336%), Route: 3.471ns(49.664%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                    1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N67             
 USCM_84_115/CLK_USCM              td                    0.000    1003.659 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.531    1005.190         ntclkbufg_6      
 CLMS_174_109/CLK                                                          r       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[7]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.297    1005.487                          
 clock uncertainty                                      -0.050    1005.437                          

 Setup time                                             -0.165    1005.272                          

 Data required time                                               1005.272                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.272                          
 Data arrival time                                                  12.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.760                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/CLK
Endpoint    : u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[5]/opit_0_MUX4TO1Q/I0
Path Group  : top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.585       5.523         ntclkbufg_6      
 CLMS_170_89/CLK                                                           r       u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/CLK

 CLMS_170_89/Q3                    tco                   0.286       5.809 f       u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/Q
                                   net (fanout=30)       0.770       6.579         u_hdmi_data_in_1/brightness_de
 CLMS_174_121/Y1                   td                    0.288       6.867 r       u_hdmi_data_in_1/image_contrast_inst/data_r[23]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=9)        0.621       7.488         u_hdmi_data_in_1/brightness_data [23]
 CLMS_166_105/Y3                   td                    0.615       8.103 r       u_hdmi_data_in_1/image_contrast_inst/N171.lt_2/gateop_A2/Y1
                                   net (fanout=11)       0.612       8.715         _N20             
 CLMA_174_116/Y3                   td                    0.287       9.002 r       u_hdmi_data_in_1/image_contrast_inst/N172/gateop_perm/Z
                                   net (fanout=9)        0.461       9.463         u_hdmi_data_in_1/image_contrast_inst/N172_rnmt
                                   td                    0.477       9.940 f       u_hdmi_data_in_1/image_contrast_inst/N193_1_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.940         u_hdmi_data_in_1/image_contrast_inst/_N15532
 CLMA_174_108/COUT                 td                    0.058       9.998 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.998         u_hdmi_data_in_1/image_contrast_inst/_N15534
 CLMA_174_112/Y0                   td                    0.269      10.267 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_4/gateop_A2/Y0
                                   net (fanout=1)        0.477      10.744         u_hdmi_data_in_1/image_contrast_inst/_N101301_3
                                   td                    0.477      11.221 f       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.221         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [1]
 CLMA_182_112/Y3                   td                    0.501      11.722 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_2/gateop_A2/Y1
                                   net (fanout=1)        0.623      12.345         u_hdmi_data_in_1/image_contrast_inst/_N101303_2
 CLMS_174_109/BD                                                           r       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[5]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  12.345         Logic Levels: 6  
                                                                                   Logic: 3.258ns(47.757%), Route: 3.564ns(52.243%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                    1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N67             
 USCM_84_115/CLK_USCM              td                    0.000    1003.659 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.531    1005.190         ntclkbufg_6      
 CLMS_174_109/CLK                                                          r       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[5]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.297    1005.487                          
 clock uncertainty                                      -0.050    1005.437                          

 Setup time                                             -0.166    1005.271                          

 Data required time                                               1005.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.271                          
 Data arrival time                                                  12.345                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.926                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/CLK
Endpoint    : u_hdmi_data_in_1/image_contrast_inst/g_data_d1[8:0]_1[8]/opit_0_AQ_perm/Cin
Path Group  : top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.585       5.523         ntclkbufg_6      
 CLMS_170_89/CLK                                                           r       u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/CLK

 CLMS_170_89/Q3                    tco                   0.288       5.811 r       u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/Q
                                   net (fanout=30)       0.573       6.384         u_hdmi_data_in_1/brightness_de
 CLMS_174_85/Y3                    td                    0.468       6.852 r       u_hdmi_data_in_1/image_brightness_inst/N93[1]/gateop_perm/Z
                                   net (fanout=8)        0.899       7.751         u_hdmi_data_in_1/brightness_data [1]
                                   td                    0.477       8.228 f       u_hdmi_data_in_1/image_contrast_inst/N94.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.228         u_hdmi_data_in_1/image_contrast_inst/N94.co [2]
 CLMA_182_104/Y3                   td                    0.151       8.379 r       u_hdmi_data_in_1/image_contrast_inst/N94.lt_2/gateop_A2/Y1
                                   net (fanout=4)        0.586       8.965         _N19             
 CLMA_174_100/Y2                   td                    0.210       9.175 r       u_hdmi_data_in_1/image_contrast_inst/N96/gateop_perm/Z
                                   net (fanout=7)        0.565       9.740         u_hdmi_data_in_1/image_contrast_inst/N96_rnmt
 CLMA_174_100/Y0                   td                    0.490      10.230 f       u_hdmi_data_in_1/image_contrast_inst/N332_3/gateop_perm/Z
                                   net (fanout=8)        0.705      10.935         u_hdmi_data_in_1/image_contrast_inst/N332_rnmt
 CLMS_170_89/Y3                    td                    0.303      11.238 r       u_hdmi_data_in_1/image_contrast_inst/N294_12[3]/gateop_perm/Z
                                   net (fanout=1)        0.404      11.642         u_hdmi_data_in_1/image_contrast_inst/_N31786
                                   td                    0.477      12.119 f       u_hdmi_data_in_1/image_contrast_inst/g_data_d1[8:0]_1[3]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      12.119         u_hdmi_data_in_1/image_contrast_inst/N41_1.co [1]
 CLMS_170_93/COUT                  td                    0.058      12.177 r       u_hdmi_data_in_1/image_contrast_inst/g_data_d1[8:0]_1[5]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      12.177         u_hdmi_data_in_1/image_contrast_inst/N41_1.co [3]
                                   td                    0.058      12.235 r       u_hdmi_data_in_1/image_contrast_inst/g_data_d1[8:0]_1[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      12.235         u_hdmi_data_in_1/image_contrast_inst/N41_1.co [5]
                                                                           r       u_hdmi_data_in_1/image_contrast_inst/g_data_d1[8:0]_1[8]/opit_0_AQ_perm/Cin

 Data arrival time                                                  12.235         Logic Levels: 6  
                                                                                   Logic: 2.980ns(44.398%), Route: 3.732ns(55.602%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                    1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    1001.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    1001.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N67             
 USCM_84_115/CLK_USCM              td                    0.000    1003.659 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.531    1005.190         ntclkbufg_6      
 CLMS_170_97/CLK                                                           r       u_hdmi_data_in_1/image_contrast_inst/g_data_d1[8:0]_1[8]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.304    1005.494                          
 clock uncertainty                                      -0.050    1005.444                          

 Setup time                                             -0.167    1005.277                          

 Data required time                                               1005.277                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.277                          
 Data arrival time                                                  12.235                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.042                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_1/image_brightness_inst/b_out[8:0]_1[8]/opit_0_A2Q21/CLK
Endpoint    : u_hdmi_data_in_1/image_contrast_inst/data_r[3]/opit_0_inv_L5Q_perm/L0
Path Group  : top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       3.659 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.531       5.190         ntclkbufg_6      
 CLMS_174_85/CLK                                                           r       u_hdmi_data_in_1/image_brightness_inst/b_out[8:0]_1[8]/opit_0_A2Q21/CLK

 CLMS_174_85/Q1                    tco                   0.224       5.414 f       u_hdmi_data_in_1/image_brightness_inst/b_out[8:0]_1[8]/opit_0_A2Q21/Q1
                                   net (fanout=8)        0.094       5.508         u_hdmi_data_in_1/image_brightness_inst/b_out [8]
 CLMA_174_84/C0                                                            f       u_hdmi_data_in_1/image_contrast_inst/data_r[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   5.508         Logic Levels: 0  
                                                                                   Logic: 0.224ns(70.440%), Route: 0.094ns(29.560%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.585       5.523         ntclkbufg_6      
 CLMA_174_84/CLK                                                           r       u_hdmi_data_in_1/image_contrast_inst/data_r[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.304       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Hold time                                              -0.093       5.126                          

 Data required time                                                  5.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.126                          
 Data arrival time                                                   5.508                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.382                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_write_req_gen_m1/write_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_write_req_gen_m1/write_req/opit_0_inv_L5Q_perm/L0
Path Group  : top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       3.659 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.531       5.190         ntclkbufg_6      
 CLMA_118_168/CLK                                                          r       hdmi_write_req_gen_m1/write_req/opit_0_inv_L5Q_perm/CLK

 CLMA_118_168/Q0                   tco                   0.222       5.412 f       hdmi_write_req_gen_m1/write_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.497         ch1_write_req    
 CLMA_118_168/A0                                                           f       hdmi_write_req_gen_m1/write_req/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   5.497         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.585       5.523         ntclkbufg_6      
 CLMA_118_168/CLK                                                          r       hdmi_write_req_gen_m1/write_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                              -0.094       5.096                          

 Data required time                                                  5.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.096                          
 Data arrival time                                                   5.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.401                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_1/u_video_scale_down/vin_x[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hdmi_data_in_1/u_video_scale_down/vin_x[1]/opit_0_inv_A2Q1/I01
Path Group  : top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       3.659 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.531       5.190         ntclkbufg_6      
 CLMS_162_101/CLK                                                          r       u_hdmi_data_in_1/u_video_scale_down/vin_x[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_101/Q0                   tco                   0.222       5.412 f       u_hdmi_data_in_1/u_video_scale_down/vin_x[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.087       5.499         u_hdmi_data_in_1/u_video_scale_down/vin_x [0]
 CLMA_162_100/A1                                                           f       u_hdmi_data_in_1/u_video_scale_down/vin_x[1]/opit_0_inv_A2Q1/I01

 Data arrival time                                                   5.499         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       3.938 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      1.585       5.523         ntclkbufg_6      
 CLMA_162_100/CLK                                                          r       u_hdmi_data_in_1/u_video_scale_down/vin_x[1]/opit_0_inv_A2Q1/CLK
 clock pessimism                                        -0.304       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Hold time                                              -0.121       5.098                          

 Data required time                                                  5.098                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.098                          
 Data arrival time                                                   5.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.401                          
====================================================================================================

====================================================================================================

Startpoint  : N658_m1/gopapm/CLK
Endpoint    : fft_abs[32]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.585       4.957         ntclkbufg_0      
 APM_258_128/CLK                                                           r       N658_m1/gopapm/CLK

 APM_258_128/PO[0]                 tco                   2.612       7.569 r       N658_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       7.569         _N13907          
 APM_258_140/PO[0]                 td                    1.736       9.305 r       N658_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000       9.305         _N99             
 APM_258_152/P[1]                  td                    1.811      11.116 r       N658_m3/gopapm/P[1]
                                   net (fanout=2)        1.026      12.142         N658[19]         
 CLMA_282_140/COUT                 td                    0.507      12.649 r       N662_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.649         _N14172          
                                   td                    0.058      12.707 r       N662_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.707         _N14174          
 CLMA_282_144/COUT                 td                    0.058      12.765 r       N662_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.765         _N14176          
                                   td                    0.058      12.823 r       fft_abs[25]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000      12.823         _N14178          
 CLMA_282_148/COUT                 td                    0.058      12.881 r       fft_abs[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.881         _N14180          
                                   td                    0.058      12.939 r       fft_abs[29]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.939         _N14182          
 CLMA_282_152/COUT                 td                    0.058      12.997 r       fft_abs[31]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.997         _N14184          
 CLMA_282_156/CIN                                                          r       fft_abs[32]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  12.997         Logic Levels: 6  
                                                                                   Logic: 7.014ns(87.239%), Route: 1.026ns(12.761%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         7.692       7.692 r                        
 P20                                                     0.000       7.692 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.766         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       8.813 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.813         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       8.861 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       9.619         _N48             
 PLL_158_55/CLK_OUT2               td                    0.098       9.717 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      10.776         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      10.776 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.531      12.307         ntclkbufg_0      
 CLMA_282_156/CLK                                                          r       fft_abs[32]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.306      12.613                          
 clock uncertainty                                      -0.150      12.463                          

 Setup time                                             -0.170      12.293                          

 Data required time                                                 12.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.293                          
 Data arrival time                                                  12.997                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.704                          
====================================================================================================

====================================================================================================

Startpoint  : N658_m1/gopapm/CLK
Endpoint    : fft_abs[31]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.585       4.957         ntclkbufg_0      
 APM_258_128/CLK                                                           r       N658_m1/gopapm/CLK

 APM_258_128/PO[0]                 tco                   2.612       7.569 r       N658_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       7.569         _N13907          
 APM_258_140/PO[0]                 td                    1.736       9.305 r       N658_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000       9.305         _N99             
 APM_258_152/P[1]                  td                    1.811      11.116 r       N658_m3/gopapm/P[1]
                                   net (fanout=2)        1.026      12.142         N658[19]         
 CLMA_282_140/COUT                 td                    0.507      12.649 r       N662_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.649         _N14172          
                                   td                    0.058      12.707 r       N662_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.707         _N14174          
 CLMA_282_144/COUT                 td                    0.058      12.765 r       N662_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.765         _N14176          
                                   td                    0.058      12.823 r       fft_abs[25]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000      12.823         _N14178          
 CLMA_282_148/COUT                 td                    0.058      12.881 r       fft_abs[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.881         _N14180          
                                   td                    0.058      12.939 r       fft_abs[29]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.939         _N14182          
                                                                           r       fft_abs[31]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  12.939         Logic Levels: 5  
                                                                                   Logic: 6.956ns(87.146%), Route: 1.026ns(12.854%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         7.692       7.692 r                        
 P20                                                     0.000       7.692 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.766         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       8.813 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.813         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       8.861 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       9.619         _N48             
 PLL_158_55/CLK_OUT2               td                    0.098       9.717 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      10.776         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      10.776 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.531      12.307         ntclkbufg_0      
 CLMA_282_152/CLK                                                          r       fft_abs[31]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.306      12.613                          
 clock uncertainty                                      -0.150      12.463                          

 Setup time                                             -0.167      12.296                          

 Data required time                                                 12.296                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.296                          
 Data arrival time                                                  12.939                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.643                          
====================================================================================================

====================================================================================================

Startpoint  : N658_m1/gopapm/CLK
Endpoint    : fft_abs[29]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.585       4.957         ntclkbufg_0      
 APM_258_128/CLK                                                           r       N658_m1/gopapm/CLK

 APM_258_128/PO[0]                 tco                   2.612       7.569 r       N658_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       7.569         _N13907          
 APM_258_140/PO[0]                 td                    1.736       9.305 r       N658_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000       9.305         _N99             
 APM_258_152/P[1]                  td                    1.811      11.116 r       N658_m3/gopapm/P[1]
                                   net (fanout=2)        1.026      12.142         N658[19]         
 CLMA_282_140/COUT                 td                    0.507      12.649 r       N662_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.649         _N14172          
                                   td                    0.058      12.707 r       N662_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.707         _N14174          
 CLMA_282_144/COUT                 td                    0.058      12.765 r       N662_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.765         _N14176          
                                   td                    0.058      12.823 r       fft_abs[25]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000      12.823         _N14178          
 CLMA_282_148/COUT                 td                    0.058      12.881 r       fft_abs[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.881         _N14180          
 CLMA_282_152/CIN                                                          r       fft_abs[29]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  12.881         Logic Levels: 5  
                                                                                   Logic: 6.898ns(87.052%), Route: 1.026ns(12.948%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         7.692       7.692 r                        
 P20                                                     0.000       7.692 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.766         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       8.813 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.813         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       8.861 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       9.619         _N48             
 PLL_158_55/CLK_OUT2               td                    0.098       9.717 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      10.776         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      10.776 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.531      12.307         ntclkbufg_0      
 CLMA_282_152/CLK                                                          r       fft_abs[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.306      12.613                          
 clock uncertainty                                      -0.150      12.463                          

 Setup time                                             -0.170      12.293                          

 Data required time                                                 12.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.293                          
 Data arrival time                                                  12.881                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.588                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/o_index[0]/opit_0/CLK
Endpoint    : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WD
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.084         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.084 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.531       4.615         ntclkbufg_0      
 CLMA_186_208/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/o_index[0]/opit_0/CLK

 CLMA_186_208/Q3                   tco                   0.221       4.836 f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/o_index[0]/opit_0/Q
                                   net (fanout=1)        0.084       4.920         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_as_index [0]
 CLMS_186_209/AD                                                           f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WD

 Data arrival time                                                   4.920         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.585       4.957         ntclkbufg_0      
 CLMS_186_209/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 clock pessimism                                        -0.313       4.644                          
 clock uncertainty                                       0.000       4.644                          

 Hold time                                               0.380       5.024                          

 Data required time                                                  5.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.024                          
 Data arrival time                                                   4.920                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.104                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[10]/opit_0/CLK
Endpoint    : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_10/ram16x1d/WD
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.080
  Launch Clock Delay      :  4.736
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.084         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.084 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.652       4.736         ntclkbufg_0      
 CLMA_202_296/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[10]/opit_0/CLK

 CLMA_202_296/Q3                   tco                   0.221       4.957 f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[10]/opit_0/Q
                                   net (fanout=3)        0.085       5.042         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/shift_ram1_re_out [10]
 CLMS_202_297/AD                                                           f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_10/ram16x1d/WD

 Data arrival time                                                   5.042         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.708       5.080         ntclkbufg_0      
 CLMS_202_297/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_10/ram16x1d/WCLK
 clock pessimism                                        -0.315       4.765                          
 clock uncertainty                                       0.000       4.765                          

 Hold time                                               0.380       5.145                          

 Data required time                                                  5.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.145                          
 Data arrival time                                                   5.042                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.103                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[18]/opit_0/CLK
Endpoint    : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_18/ram16x1d/WD
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.080
  Launch Clock Delay      :  4.736
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.084         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.084 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.652       4.736         ntclkbufg_0      
 CLMA_162_252/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[18]/opit_0/CLK

 CLMA_162_252/Q3                   tco                   0.221       4.957 f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[18]/opit_0/Q
                                   net (fanout=3)        0.086       5.043         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/shift_ram1_re_out [18]
 CLMS_162_253/AD                                                           f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_18/ram16x1d/WD

 Data arrival time                                                   5.043         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.708       5.080         ntclkbufg_0      
 CLMS_162_253/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_18/ram16x1d/WCLK
 clock pessimism                                        -0.315       4.765                          
 clock uncertainty                                       0.000       4.765                          

 Hold time                                               0.380       5.145                          

 Data required time                                                  5.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.145                          
 Data arrival time                                                   5.043                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.102                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     115.612 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.612         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     115.688 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     116.475         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101     116.576 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     117.654         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     117.654 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585     119.239         ntclkbufg_10     
 CLMA_254_36/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK

 CLMA_254_36/Q3                    tco                   0.286     119.525 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.718     120.243         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [7]
 CLMS_254_33/M0                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D

 Data arrival time                                                 120.243         Logic Levels: 0  
                                                                                   Logic: 0.286ns(28.486%), Route: 0.718ns(71.514%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     116.501 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.501         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     116.549 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     117.307         _N48             
 PLL_158_55/CLK_OUT2               td                    0.098     117.405 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059     118.464         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     118.464 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.531     119.995         ntclkbufg_0      
 CLMS_254_33/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                         0.264     120.259                          
 clock uncertainty                                      -0.150     120.109                          

 Setup time                                             -0.088     120.021                          

 Data required time                                                120.021                          
----------------------------------------------------------------------------------------------------
 Data required time                                                120.021                          
 Data arrival time                                                 120.243                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.222                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     115.612 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.612         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     115.688 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     116.475         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101     116.576 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     117.654         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     117.654 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585     119.239         ntclkbufg_10     
 CLMA_250_25/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_250_25/Q2                    tco                   0.290     119.529 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.604     120.133         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [5]
 CLMS_254_29/M0                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                 120.133         Logic Levels: 0  
                                                                                   Logic: 0.290ns(32.438%), Route: 0.604ns(67.562%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     116.501 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.501         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     116.549 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     117.307         _N48             
 PLL_158_55/CLK_OUT2               td                    0.098     117.405 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059     118.464         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     118.464 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.531     119.995         ntclkbufg_0      
 CLMS_254_29/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.264     120.259                          
 clock uncertainty                                      -0.150     120.109                          

 Setup time                                             -0.079     120.030                          

 Data required time                                                120.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                120.030                          
 Data arrival time                                                 120.133                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.103                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     115.612 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.612         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     115.688 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     116.475         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101     116.576 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     117.654         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     117.654 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585     119.239         ntclkbufg_10     
 CLMA_250_24/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMA_250_24/Q1                    tco                   0.289     119.528 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.567     120.095         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [4]
 CLMS_254_25/M3                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                 120.095         Logic Levels: 0  
                                                                                   Logic: 0.289ns(33.762%), Route: 0.567ns(66.238%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     116.501 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.501         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     116.549 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     117.307         _N48             
 PLL_158_55/CLK_OUT2               td                    0.098     117.405 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059     118.464         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     118.464 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.531     119.995         ntclkbufg_0      
 CLMS_254_25/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.264     120.259                          
 clock uncertainty                                      -0.150     120.109                          

 Setup time                                             -0.088     120.021                          

 Data required time                                                120.021                          
----------------------------------------------------------------------------------------------------
 Data required time                                                120.021                          
 Data arrival time                                                 120.095                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.074                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.082 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531       4.613         ntclkbufg_10     
 CLMA_250_24/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_250_24/Q0                    tco                   0.226       4.839 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.213       5.052         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [3]
 CLMS_254_29/M2                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                   5.052         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.481%), Route: 0.213ns(48.519%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.585       4.957         ntclkbufg_0      
 CLMS_254_29/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.264       4.693                          
 clock uncertainty                                       0.150       4.843                          

 Hold time                                              -0.014       4.829                          

 Data required time                                                  4.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.829                          
 Data arrival time                                                   5.052                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.223                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.082 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531       4.613         ntclkbufg_10     
 CLMA_254_36/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK

 CLMA_254_36/Q1                    tco                   0.229       4.842 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.216       5.058         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [9]
 CLMS_254_33/M2                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                   5.058         Logic Levels: 0  
                                                                                   Logic: 0.229ns(51.461%), Route: 0.216ns(48.539%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.585       4.957         ntclkbufg_0      
 CLMS_254_33/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                        -0.264       4.693                          
 clock uncertainty                                       0.150       4.843                          

 Hold time                                              -0.014       4.829                          

 Data required time                                                  4.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.829                          
 Data arrival time                                                   5.058                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.229                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.082 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531       4.613         ntclkbufg_10     
 CLMA_254_36/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMA_254_36/Q0                    tco                   0.226       4.839 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.230       5.069         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [8]
 CLMS_254_33/M3                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                   5.069         Logic Levels: 0  
                                                                                   Logic: 0.226ns(49.561%), Route: 0.230ns(50.439%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.585       4.957         ntclkbufg_0      
 CLMS_254_33/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                        -0.264       4.693                          
 clock uncertainty                                       0.150       4.843                          

 Hold time                                              -0.014       4.829                          

 Data required time                                                  4.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.829                          
 Data arrival time                                                   5.069                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.240                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : wav_display_m0/v_data[8]/opit_0/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.585       4.961         ntclkbufg_9      
 DRM_234_24/CLKB[0]                                                        r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_234_24/QB0[1]                 tco                   2.307       7.268 f       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[1]
                                   net (fanout=1)        0.682       7.950         wav_display_m0/q [1]
                                   td                    0.477       8.427 f       wav_display_m0/N32.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.427         wav_display_m0/N32.co [2]
 CLMS_226_41/COUT                  td                    0.058       8.485 r       wav_display_m0/N32.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.485         wav_display_m0/N32.co [6]
 CLMS_226_45/Y0                    td                    0.159       8.644 r       wav_display_m0/N32.eq_4/gateop/Y
                                   net (fanout=1)        0.445       9.089         _N9              
 CLMS_226_53/Y0                    td                    0.196       9.285 f       wav_display_m0/N55/gateop_perm/Z
                                   net (fanout=6)        1.698      10.983         wav_display_m0/N55
 CLMA_226_156/RS                                                           f       wav_display_m0/v_data[8]/opit_0/RS

 Data arrival time                                                  10.983         Logic Levels: 3  
                                                                                   Logic: 3.197ns(53.089%), Route: 2.825ns(46.911%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 P20                                                     0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.458         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      16.505 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.505         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      16.553 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      17.311         _N48             
 PLL_158_55/CLK_OUT0               td                    0.100      17.411 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      18.470         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000      18.470 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.531      20.001         ntclkbufg_9      
 CLMA_226_156/CLK                                                          r       wav_display_m0/v_data[8]/opit_0/CLK
 clock pessimism                                         0.290      20.291                          
 clock uncertainty                                      -0.150      20.141                          

 Setup time                                             -0.394      19.747                          

 Data required time                                                 19.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.747                          
 Data arrival time                                                  10.983                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.764                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : wav_display_m0/v_data[9]/opit_0/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.585       4.961         ntclkbufg_9      
 DRM_234_24/CLKB[0]                                                        r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_234_24/QB0[1]                 tco                   2.307       7.268 f       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[1]
                                   net (fanout=1)        0.682       7.950         wav_display_m0/q [1]
                                   td                    0.477       8.427 f       wav_display_m0/N32.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.427         wav_display_m0/N32.co [2]
 CLMS_226_41/COUT                  td                    0.058       8.485 r       wav_display_m0/N32.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.485         wav_display_m0/N32.co [6]
 CLMS_226_45/Y0                    td                    0.159       8.644 r       wav_display_m0/N32.eq_4/gateop/Y
                                   net (fanout=1)        0.445       9.089         _N9              
 CLMS_226_53/Y0                    td                    0.196       9.285 f       wav_display_m0/N55/gateop_perm/Z
                                   net (fanout=6)        1.698      10.983         wav_display_m0/N55
 CLMA_226_156/RS                                                           f       wav_display_m0/v_data[9]/opit_0/RS

 Data arrival time                                                  10.983         Logic Levels: 3  
                                                                                   Logic: 3.197ns(53.089%), Route: 2.825ns(46.911%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 P20                                                     0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.458         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      16.505 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.505         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      16.553 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      17.311         _N48             
 PLL_158_55/CLK_OUT0               td                    0.100      17.411 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      18.470         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000      18.470 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.531      20.001         ntclkbufg_9      
 CLMA_226_156/CLK                                                          r       wav_display_m0/v_data[9]/opit_0/CLK
 clock pessimism                                         0.290      20.291                          
 clock uncertainty                                      -0.150      20.141                          

 Setup time                                             -0.394      19.747                          

 Data required time                                                 19.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.747                          
 Data arrival time                                                  10.983                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.764                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : wav_display_m0/v_data[0]/opit_0/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.585       4.961         ntclkbufg_9      
 DRM_234_24/CLKB[0]                                                        r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_234_24/QB0[1]                 tco                   2.307       7.268 f       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[1]
                                   net (fanout=1)        0.682       7.950         wav_display_m0/q [1]
                                   td                    0.477       8.427 f       wav_display_m0/N32.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.427         wav_display_m0/N32.co [2]
 CLMS_226_41/COUT                  td                    0.058       8.485 r       wav_display_m0/N32.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.485         wav_display_m0/N32.co [6]
 CLMS_226_45/Y0                    td                    0.159       8.644 r       wav_display_m0/N32.eq_4/gateop/Y
                                   net (fanout=1)        0.445       9.089         _N9              
 CLMS_226_53/Y0                    td                    0.196       9.285 f       wav_display_m0/N55/gateop_perm/Z
                                   net (fanout=6)        1.448      10.733         wav_display_m0/N55
 CLMS_226_137/RS                                                           f       wav_display_m0/v_data[0]/opit_0/RS

 Data arrival time                                                  10.733         Logic Levels: 3  
                                                                                   Logic: 3.197ns(55.388%), Route: 2.575ns(44.612%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 P20                                                     0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.458         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      16.505 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.505         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      16.553 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      17.311         _N48             
 PLL_158_55/CLK_OUT0               td                    0.100      17.411 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      18.470         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000      18.470 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.531      20.001         ntclkbufg_9      
 CLMS_226_137/CLK                                                          r       wav_display_m0/v_data[0]/opit_0/CLK
 clock pessimism                                         0.290      20.291                          
 clock uncertainty                                      -0.150      20.141                          

 Setup time                                             -0.394      19.747                          

 Data required time                                                 19.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.747                          
 Data arrival time                                                  10.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.014                          
====================================================================================================

====================================================================================================

Startpoint  : grid_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK
Endpoint    : wav_display_m0/timing_gen_xy_m0/vs_d0/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       3.086 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.531       4.617         ntclkbufg_9      
 CLMA_230_56/CLK                                                           r       grid_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK

 CLMA_230_56/Q3                    tco                   0.221       4.838 f       grid_display_m0/timing_gen_xy_m0/vs_d1/opit_0/Q
                                   net (fanout=14)       0.090       4.928         grid_vs          
 CLMA_230_56/AD                                                            f       wav_display_m0/timing_gen_xy_m0/vs_d0/opit_0/D

 Data arrival time                                                   4.928         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.061%), Route: 0.090ns(28.939%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.585       4.961         ntclkbufg_9      
 CLMA_230_56/CLK                                                           r       wav_display_m0/timing_gen_xy_m0/vs_d0/opit_0/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                               0.053       4.670                          

 Data required time                                                  4.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.670                          
 Data arrival time                                                   4.928                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : grid_display_m0/timing_gen_xy_m0/x_cnt[11]/opit_0_inv_AQ_perm/CLK
Endpoint    : grid_display_m0/region_active/opit_0_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       3.086 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.531       4.617         ntclkbufg_9      
 CLMA_230_73/CLK                                                           r       grid_display_m0/timing_gen_xy_m0/x_cnt[11]/opit_0_inv_AQ_perm/CLK

 CLMA_230_73/Q2                    tco                   0.224       4.841 f       grid_display_m0/timing_gen_xy_m0/x_cnt[11]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.085       4.926         grid_display_m0/pos_x [11]
 CLMA_230_72/A4                                                            f       grid_display_m0/region_active/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.926         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.585       4.961         ntclkbufg_9      
 CLMA_230_72/CLK                                                           r       grid_display_m0/region_active/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Hold time                                              -0.035       4.611                          

 Data required time                                                  4.611                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.611                          
 Data arrival time                                                   4.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : grid_display_m0/v_data[1]/opit_0/CLK
Endpoint    : wav_display_m0/timing_gen_xy_m0/i_data_d0[1]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       3.086 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.531       4.617         ntclkbufg_9      
 CLMS_218_133/CLK                                                          r       grid_display_m0/v_data[1]/opit_0/CLK

 CLMS_218_133/Q1                   tco                   0.224       4.841 f       grid_display_m0/v_data[1]/opit_0/Q
                                   net (fanout=1)        0.187       5.028         grid_b[1]        
 CLMA_218_132/CD                                                           f       wav_display_m0/timing_gen_xy_m0/i_data_d0[1]/opit_0/D

 Data arrival time                                                   5.028         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.501%), Route: 0.187ns(45.499%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       3.376 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.585       4.961         ntclkbufg_9      
 CLMA_218_132/CLK                                                          r       wav_display_m0/timing_gen_xy_m0/i_data_d0[1]/opit_0/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Hold time                                               0.053       4.699                          

 Data required time                                                  4.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.699                          
 Data arrival time                                                   5.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.329                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display_m0/u_osd_ram/U_ipml_sdpram_osd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : osd_display_m0/v_data[3]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.585       4.955         ntclkbufg_3      
 DRM_178_192/CLKB[0]                                                       r       osd_display_m0/u_osd_ram/U_ipml_sdpram_osd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_178_192/QB0[4]                tco                   2.307       7.262 f       osd_display_m0/u_osd_ram/U_ipml_sdpram_osd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[4]
                                   net (fanout=1)        0.622       7.884         osd_display_m0/q [4]
 CLMA_174_200/Y1                   td                    0.460       8.344 r       osd_display_m0/N35_7/gateop/F
                                   net (fanout=1)        0.595       8.939         osd_display_m0/_N25520
 CLMA_174_176/Y3                   td                    0.197       9.136 f       osd_display_m0/N62/gateop_perm/Z
                                   net (fanout=16)       1.468      10.604         osd_display_m0/N62
 CLMS_114_145/RS                                                           f       osd_display_m0/v_data[3]/opit_0/RS

 Data arrival time                                                  10.604         Logic Levels: 2  
                                                                                   Logic: 2.964ns(52.469%), Route: 2.685ns(47.531%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.851 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.851         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.899 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       8.657         _N48             
 PLL_158_75/CLK_OUT1               td                    0.096       8.753 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       9.812         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       9.812 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.531      11.343         ntclkbufg_3      
 CLMS_114_145/CLK                                                          r       osd_display_m0/v_data[3]/opit_0/CLK
 clock pessimism                                         0.288      11.631                          
 clock uncertainty                                      -0.150      11.481                          

 Setup time                                             -0.394      11.087                          

 Data required time                                                 11.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.087                          
 Data arrival time                                                  10.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.483                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display_m0/u_osd_ram/U_ipml_sdpram_osd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : osd_display_m0/v_data[4]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.585       4.955         ntclkbufg_3      
 DRM_178_192/CLKB[0]                                                       r       osd_display_m0/u_osd_ram/U_ipml_sdpram_osd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_178_192/QB0[4]                tco                   2.307       7.262 f       osd_display_m0/u_osd_ram/U_ipml_sdpram_osd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[4]
                                   net (fanout=1)        0.622       7.884         osd_display_m0/q [4]
 CLMA_174_200/Y1                   td                    0.460       8.344 r       osd_display_m0/N35_7/gateop/F
                                   net (fanout=1)        0.595       8.939         osd_display_m0/_N25520
 CLMA_174_176/Y3                   td                    0.197       9.136 f       osd_display_m0/N62/gateop_perm/Z
                                   net (fanout=16)       1.468      10.604         osd_display_m0/N62
 CLMS_114_145/RS                                                           f       osd_display_m0/v_data[4]/opit_0/RS

 Data arrival time                                                  10.604         Logic Levels: 2  
                                                                                   Logic: 2.964ns(52.469%), Route: 2.685ns(47.531%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.851 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.851         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.899 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       8.657         _N48             
 PLL_158_75/CLK_OUT1               td                    0.096       8.753 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       9.812         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       9.812 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.531      11.343         ntclkbufg_3      
 CLMS_114_145/CLK                                                          r       osd_display_m0/v_data[4]/opit_0/CLK
 clock pessimism                                         0.288      11.631                          
 clock uncertainty                                      -0.150      11.481                          

 Setup time                                             -0.394      11.087                          

 Data required time                                                 11.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.087                          
 Data arrival time                                                  10.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.483                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display_m0/u_osd_ram/U_ipml_sdpram_osd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : osd_display_m0/v_data[7]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.585       4.955         ntclkbufg_3      
 DRM_178_192/CLKB[0]                                                       r       osd_display_m0/u_osd_ram/U_ipml_sdpram_osd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_178_192/QB0[4]                tco                   2.307       7.262 f       osd_display_m0/u_osd_ram/U_ipml_sdpram_osd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[4]
                                   net (fanout=1)        0.622       7.884         osd_display_m0/q [4]
 CLMA_174_200/Y1                   td                    0.460       8.344 r       osd_display_m0/N35_7/gateop/F
                                   net (fanout=1)        0.595       8.939         osd_display_m0/_N25520
 CLMA_174_176/Y3                   td                    0.197       9.136 f       osd_display_m0/N62/gateop_perm/Z
                                   net (fanout=16)       1.468      10.604         osd_display_m0/N62
 CLMS_114_145/RS                                                           f       osd_display_m0/v_data[7]/opit_0/RS

 Data arrival time                                                  10.604         Logic Levels: 2  
                                                                                   Logic: 2.964ns(52.469%), Route: 2.685ns(47.531%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.851 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.851         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.899 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       8.657         _N48             
 PLL_158_75/CLK_OUT1               td                    0.096       8.753 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       9.812         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       9.812 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.531      11.343         ntclkbufg_3      
 CLMS_114_145/CLK                                                          r       osd_display_m0/v_data[7]/opit_0/CLK
 clock pessimism                                         0.288      11.631                          
 clock uncertainty                                      -0.150      11.481                          

 Setup time                                             -0.394      11.087                          

 Data required time                                                 11.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.087                          
 Data arrival time                                                  10.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.483                          
====================================================================================================

====================================================================================================

Startpoint  : sobel_test_m0/ycbcr_de_r[2]/opit_0_inv/CLK
Endpoint    : sobel_test_m0/ycbcr_de_r[3]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_75/CLK_OUT1               td                    0.096       2.023 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       3.082 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.531       4.613         ntclkbufg_3      
 CLMA_210_144/CLK                                                          r       sobel_test_m0/ycbcr_de_r[2]/opit_0_inv/CLK

 CLMA_210_144/Q3                   tco                   0.221       4.834 f       sobel_test_m0/ycbcr_de_r[2]/opit_0_inv/Q
                                   net (fanout=1)        0.084       4.918         sobel_test_m0/ycbcr_de_r [2]
 CLMA_210_144/AD                                                           f       sobel_test_m0/ycbcr_de_r[3]/opit_0_inv/D

 Data arrival time                                                   4.918         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.585       4.955         ntclkbufg_3      
 CLMA_210_144/CLK                                                          r       sobel_test_m0/ycbcr_de_r[3]/opit_0_inv/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                               0.053       4.666                          

 Data required time                                                  4.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.666                          
 Data arrival time                                                   4.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : gs_filter_m0/r1_c0[1]/opit_0_inv/CLK
Endpoint    : gs_filter_m0/r1_c1[1]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_75/CLK_OUT1               td                    0.096       2.023 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       3.082 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.531       4.613         ntclkbufg_3      
 CLMS_174_125/CLK                                                          r       gs_filter_m0/r1_c0[1]/opit_0_inv/CLK

 CLMS_174_125/Q3                   tco                   0.221       4.834 f       gs_filter_m0/r1_c0[1]/opit_0_inv/Q
                                   net (fanout=2)        0.085       4.919         gs_filter_m0/r1_c0 [1]
 CLMS_174_125/AD                                                           f       gs_filter_m0/r1_c1[1]/opit_0_inv/D

 Data arrival time                                                   4.919         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.585       4.955         ntclkbufg_3      
 CLMS_174_125/CLK                                                          r       gs_filter_m0/r1_c1[1]/opit_0_inv/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                               0.053       4.666                          

 Data required time                                                  4.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.666                          
 Data arrival time                                                   4.919                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m1/pos_data_d0[8]/opit_0_inv/CLK
Endpoint    : video_rect_read_data_m1/pos_data_d1[8]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_75/CLK_OUT1               td                    0.096       2.023 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       3.082 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.531       4.613         ntclkbufg_3      
 CLMS_114_173/CLK                                                          r       video_rect_read_data_m1/pos_data_d0[8]/opit_0_inv/CLK

 CLMS_114_173/Q2                   tco                   0.224       4.837 f       video_rect_read_data_m1/pos_data_d0[8]/opit_0_inv/Q
                                   net (fanout=1)        0.085       4.922         video_rect_read_data_m1/pos_data_d0 [8]
 CLMS_114_173/CD                                                           f       video_rect_read_data_m1/pos_data_d1[8]/opit_0_inv/D

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.585       4.955         ntclkbufg_3      
 CLMS_114_173/CLK                                                          r       video_rect_read_data_m1/pos_data_d1[8]/opit_0_inv/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                               0.053       4.666                          

 Data required time                                                  4.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.666                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -6.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.633
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438    4963.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    4963.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    4969.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585    4970.954         ntclkbufg_1      
 CLMA_118_196/CLK                                                          r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_118_196/Q3                   tco                   0.286    4971.240 f       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=79)       2.374    4973.614         frame_read_write_m1/read_fifo_aclr
 DRM_26_68/RSTB[0]                                                         f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                4973.614         Logic Levels: 0  
                                                                                   Logic: 0.286ns(10.752%), Route: 2.374ns(89.248%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758    4961.937         _N48             
 PLL_158_75/CLK_OUT1               td                    0.096    4962.033 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    4963.092 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.551    4964.643         ntclkbufg_3      
 DRM_26_68/CLKB[0]                                                         r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.246    4964.889                          
 clock uncertainty                                      -0.150    4964.739                          

 Setup time                                             -0.029    4964.710                          

 Data required time                                               4964.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.710                          
 Data arrival time                                                4973.614                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.904                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -6.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.638
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438    4963.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    4963.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    4969.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585    4970.954         ntclkbufg_1      
 CLMS_114_129/CLK                                                          r       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_114_129/Q0                   tco                   0.287    4971.241 f       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=75)       2.191    4973.432         frame_read_write_m2/read_fifo_aclr
 DRM_26_24/RSTB[0]                                                         f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                4973.432         Logic Levels: 0  
                                                                                   Logic: 0.287ns(11.582%), Route: 2.191ns(88.418%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758    4961.937         _N48             
 PLL_158_75/CLK_OUT1               td                    0.096    4962.033 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    4963.092 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.556    4964.648         ntclkbufg_3      
 DRM_26_24/CLKB[0]                                                         r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.246    4964.894                          
 clock uncertainty                                      -0.150    4964.744                          

 Setup time                                             -0.029    4964.715                          

 Data required time                                               4964.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.715                          
 Data arrival time                                                4973.432                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.717                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438    4963.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    4963.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    4969.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585    4970.954         ntclkbufg_1      
 CLMA_114_208/CLK                                                          r       frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_208/Q1                   tco                   0.289    4971.243 f       frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=70)       2.104    4973.347         frame_read_write_m3/write_fifo_aclr
 DRM_142_44/RSTA[0]                                                        f       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                4973.347         Logic Levels: 0  
                                                                                   Logic: 0.289ns(12.077%), Route: 2.104ns(87.923%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758    4961.937         _N48             
 PLL_158_75/CLK_OUT1               td                    0.096    4962.033 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    4963.092 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.531    4964.623         ntclkbufg_3      
 DRM_142_44/CLKA[0]                                                        r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.246    4964.869                          
 clock uncertainty                                      -0.150    4964.719                          

 Setup time                                             -0.020    4964.699                          

 Data required time                                               4964.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.699                          
 Data arrival time                                                4973.347                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.648                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531      10.386         ntclkbufg_1      
 CLMS_74_117/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMS_74_117/Q2                    tco                   0.228      10.614 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.212      10.826         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [3]
 CLMA_70_116/M1                                                            r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                  10.826         Logic Levels: 0  
                                                                                   Logic: 0.228ns(51.818%), Route: 0.212ns(48.182%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.585       4.955         ntclkbufg_3      
 CLMA_70_116/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Hold time                                              -0.014       4.845                          

 Data required time                                                  4.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.845                          
 Data arrival time                                                  10.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.981                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531      10.386         ntclkbufg_1      
 CLMA_78_120/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_78_120/Q0                    tco                   0.226      10.612 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.232      10.844         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [5]
 CLMS_74_121/M0                                                            r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                  10.844         Logic Levels: 0  
                                                                                   Logic: 0.226ns(49.345%), Route: 0.232ns(50.655%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.585       4.955         ntclkbufg_3      
 CLMS_74_121/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Hold time                                              -0.014       4.845                          

 Data required time                                                  4.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.845                          
 Data arrival time                                                  10.844                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.999                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531      10.386         ntclkbufg_1      
 CLMA_126_140/CLK                                                          r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_126_140/Q1                   tco                   0.229      10.615 r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.231      10.846         frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [8]
 CLMA_122_140/M2                                                           r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                  10.846         Logic Levels: 0  
                                                                                   Logic: 0.229ns(49.783%), Route: 0.231ns(50.217%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.585       4.955         ntclkbufg_3      
 CLMA_122_140/CLK                                                          r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Hold time                                              -0.014       4.845                          

 Data required time                                                  4.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.845                          
 Data arrival time                                                  10.846                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.001                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_m3/active_x[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_color_bar_m3/rgb_b_reg_reg[0]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585       4.957         ntclkbufg_8      
 CLMA_242_92/CLK                                                           r       u_color_bar_m3/active_x[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_242_92/Q3                    tco                   0.288       5.245 r       u_color_bar_m3/active_x[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.591       5.836         u_color_bar_m3/active_x [0]
 CLMA_242_80/Y0                    td                    0.320       6.156 r       u_color_bar_m3/N690_14/gateop_perm/Z
                                   net (fanout=2)        0.638       6.794         u_color_bar_m3/_N108398
 CLMA_230_93/Y0                    td                    0.320       7.114 r       u_color_bar_m3/N690_6/gateop_perm/Z
                                   net (fanout=5)        0.448       7.562         u_color_bar_m3/_N93539
 CLMA_242_96/Y3                    td                    0.468       8.030 r       u_color_bar_m3/N411_3/gateop_perm/Z
                                   net (fanout=3)        0.621       8.651         u_color_bar_m3/_N93695
 CLMA_226_96/Y0                    td                    0.478       9.129 r       u_color_bar_m3/N706_16/gateop/F
                                   net (fanout=1)        0.255       9.384         u_color_bar_m3/_N108423
 CLMA_226_96/Y1                    td                    0.316       9.700 f       u_color_bar_m3/N706_17/gateop/F
                                   net (fanout=3)        0.380      10.080         u_color_bar_m3/N706
 CLMA_230_97/CE                                                            f       u_color_bar_m3/rgb_b_reg_reg[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  10.080         Logic Levels: 5  
                                                                                   Logic: 2.190ns(42.748%), Route: 2.933ns(57.252%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.423      39.423 r                        
 P20                                                     0.000      39.423 r       sys_clk (port)   
                                   net (fanout=1)        0.074      39.497         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      40.544 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.544         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      40.592 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      41.350         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098      41.448 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      42.507         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000      42.507 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531      44.038         ntclkbufg_8      
 CLMA_230_97/CLK                                                           r       u_color_bar_m3/rgb_b_reg_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      44.344                          
 clock uncertainty                                      -0.150      44.194                          

 Setup time                                             -0.617      43.577                          

 Data required time                                                 43.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.577                          
 Data arrival time                                                  10.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        33.497                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_m3/active_x[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_color_bar_m3/rgb_g_reg_reg[0]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585       4.957         ntclkbufg_8      
 CLMA_242_92/CLK                                                           r       u_color_bar_m3/active_x[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_242_92/Q3                    tco                   0.288       5.245 r       u_color_bar_m3/active_x[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.591       5.836         u_color_bar_m3/active_x [0]
 CLMA_242_80/Y0                    td                    0.320       6.156 r       u_color_bar_m3/N690_14/gateop_perm/Z
                                   net (fanout=2)        0.638       6.794         u_color_bar_m3/_N108398
 CLMA_230_93/Y0                    td                    0.320       7.114 r       u_color_bar_m3/N690_6/gateop_perm/Z
                                   net (fanout=5)        0.448       7.562         u_color_bar_m3/_N93539
 CLMA_242_96/Y3                    td                    0.468       8.030 r       u_color_bar_m3/N411_3/gateop_perm/Z
                                   net (fanout=3)        0.621       8.651         u_color_bar_m3/_N93695
 CLMA_226_96/Y0                    td                    0.478       9.129 r       u_color_bar_m3/N706_16/gateop/F
                                   net (fanout=1)        0.255       9.384         u_color_bar_m3/_N108423
 CLMA_226_96/Y1                    td                    0.316       9.700 f       u_color_bar_m3/N706_17/gateop/F
                                   net (fanout=3)        0.380      10.080         u_color_bar_m3/N706
 CLMA_230_97/CE                                                            f       u_color_bar_m3/rgb_g_reg_reg[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  10.080         Logic Levels: 5  
                                                                                   Logic: 2.190ns(42.748%), Route: 2.933ns(57.252%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.423      39.423 r                        
 P20                                                     0.000      39.423 r       sys_clk (port)   
                                   net (fanout=1)        0.074      39.497         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      40.544 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.544         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      40.592 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      41.350         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098      41.448 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      42.507         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000      42.507 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531      44.038         ntclkbufg_8      
 CLMA_230_97/CLK                                                           r       u_color_bar_m3/rgb_g_reg_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      44.344                          
 clock uncertainty                                      -0.150      44.194                          

 Setup time                                             -0.617      43.577                          

 Data required time                                                 43.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.577                          
 Data arrival time                                                  10.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        33.497                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_m3/active_x[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_color_bar_m3/rgb_r_reg_reg[0]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585       4.957         ntclkbufg_8      
 CLMA_242_92/CLK                                                           r       u_color_bar_m3/active_x[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_242_92/Q3                    tco                   0.288       5.245 r       u_color_bar_m3/active_x[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.591       5.836         u_color_bar_m3/active_x [0]
 CLMA_242_80/Y0                    td                    0.320       6.156 r       u_color_bar_m3/N690_14/gateop_perm/Z
                                   net (fanout=2)        0.638       6.794         u_color_bar_m3/_N108398
 CLMA_230_93/Y0                    td                    0.320       7.114 r       u_color_bar_m3/N690_6/gateop_perm/Z
                                   net (fanout=5)        0.448       7.562         u_color_bar_m3/_N93539
 CLMA_242_96/Y3                    td                    0.468       8.030 r       u_color_bar_m3/N411_3/gateop_perm/Z
                                   net (fanout=3)        0.621       8.651         u_color_bar_m3/_N93695
 CLMA_226_96/Y0                    td                    0.478       9.129 r       u_color_bar_m3/N706_16/gateop/F
                                   net (fanout=1)        0.255       9.384         u_color_bar_m3/_N108423
 CLMA_226_96/Y1                    td                    0.316       9.700 f       u_color_bar_m3/N706_17/gateop/F
                                   net (fanout=3)        0.380      10.080         u_color_bar_m3/N706
 CLMA_230_97/CE                                                            f       u_color_bar_m3/rgb_r_reg_reg[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  10.080         Logic Levels: 5  
                                                                                   Logic: 2.190ns(42.748%), Route: 2.933ns(57.252%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.423      39.423 r                        
 P20                                                     0.000      39.423 r       sys_clk (port)   
                                   net (fanout=1)        0.074      39.497         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      40.544 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.544         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      40.592 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      41.350         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098      41.448 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      42.507         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000      42.507 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531      44.038         ntclkbufg_8      
 CLMA_230_97/CLK                                                           r       u_color_bar_m3/rgb_r_reg_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      44.344                          
 clock uncertainty                                      -0.150      44.194                          

 Setup time                                             -0.617      43.577                          

 Data required time                                                 43.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.577                          
 Data arrival time                                                  10.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        33.497                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m3/vout_data_r[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : camera_delay_inst/cmos_data_d0[15]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098       2.025 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.084 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531       4.615         ntclkbufg_8      
 CLMA_218_112/CLK                                                          r       video_rect_read_data_m3/vout_data_r[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_218_112/Q2                   tco                   0.224       4.839 f       video_rect_read_data_m3/vout_data_r[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084       4.923         cmos_db[15]      
 CLMS_218_113/CD                                                           f       camera_delay_inst/cmos_data_d0[15]/opit_0/D

 Data arrival time                                                   4.923         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585       4.957         ntclkbufg_8      
 CLMS_218_113/CLK                                                          r       camera_delay_inst/cmos_data_d0[15]/opit_0/CLK
 clock pessimism                                        -0.313       4.644                          
 clock uncertainty                                       0.000       4.644                          

 Hold time                                               0.053       4.697                          

 Data required time                                                  4.697                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.697                          
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.226                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/cmos_data_d0[12]/opit_0/CLK
Endpoint    : camera_delay_inst/cmos_data_d1[12]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098       2.025 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.084 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531       4.615         ntclkbufg_8      
 CLMS_218_113/CLK                                                          r       camera_delay_inst/cmos_data_d0[12]/opit_0/CLK

 CLMS_218_113/Q3                   tco                   0.221       4.836 f       camera_delay_inst/cmos_data_d0[12]/opit_0/Q
                                   net (fanout=1)        0.084       4.920         camera_delay_inst/cmos_data_d0 [12]
 CLMS_218_113/AD                                                           f       camera_delay_inst/cmos_data_d1[12]/opit_0/D

 Data arrival time                                                   4.920         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585       4.957         ntclkbufg_8      
 CLMS_218_113/CLK                                                          r       camera_delay_inst/cmos_data_d1[12]/opit_0/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                               0.053       4.668                          

 Data required time                                                  4.668                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.668                          
 Data arrival time                                                   4.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/CLK
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/wrptr2[12]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098       2.025 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.084 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531       4.615         ntclkbufg_8      
 CLMS_246_93/CLK                                                           r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/CLK

 CLMS_246_93/Q3                    tco                   0.221       4.836 f       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/Q
                                   net (fanout=1)        0.085       4.921         camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/wrptr1 [12]
 CLMS_246_93/AD                                                            f       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/wrptr2[12]/opit_0/D

 Data arrival time                                                   4.921         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585       4.957         ntclkbufg_8      
 CLMS_246_93/CLK                                                           r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/wrptr2[12]/opit_0/CLK
 clock pessimism                                        -0.342       4.615                          
 clock uncertainty                                       0.000       4.615                          

 Hold time                                               0.053       4.668                          

 Data required time                                                  4.668                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.668                          
 Data arrival time                                                   4.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -6.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      670.000     670.000 r                        
 P20                                                     0.000     670.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     671.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     671.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438     673.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000     673.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     675.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     675.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     676.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     677.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000     677.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     677.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     679.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000     679.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585     680.954         ntclkbufg_1      
 CLMA_114_144/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_144/Q1                   tco                   0.289     681.243 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       1.801     683.044         frame_read_write_m3/read_fifo_aclr
 DRM_54_212/RSTB[0]                                                        f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                 683.044         Logic Levels: 0  
                                                                                   Logic: 0.289ns(13.828%), Route: 1.801ns(86.172%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       670.191     670.191 r                        
 P20                                                     0.000     670.191 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.265         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     671.312 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.312         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     671.360 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     672.118         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098     672.216 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059     673.275         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000     673.275 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531     674.806         ntclkbufg_8      
 DRM_54_212/CLKB[0]                                                        r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.246     675.052                          
 clock uncertainty                                      -0.150     674.902                          

 Setup time                                             -0.029     674.873                          

 Data required time                                                674.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                674.873                          
 Data arrival time                                                 683.044                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.171                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -6.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.640
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      670.000     670.000 r                        
 P20                                                     0.000     670.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     671.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     671.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438     673.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000     673.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     675.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     675.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     676.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     677.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000     677.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     677.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     679.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000     679.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585     680.954         ntclkbufg_1      
 CLMA_114_144/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_144/Q1                   tco                   0.289     681.243 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       1.759     683.002         frame_read_write_m3/read_fifo_aclr
 DRM_26_88/RSTB[0]                                                         f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                 683.002         Logic Levels: 0  
                                                                                   Logic: 0.289ns(14.111%), Route: 1.759ns(85.889%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       670.191     670.191 r                        
 P20                                                     0.000     670.191 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.265         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     671.312 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.312         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     671.360 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     672.118         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098     672.216 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059     673.275         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000     673.275 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.556     674.831         ntclkbufg_8      
 DRM_26_88/CLKB[0]                                                         r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.246     675.077                          
 clock uncertainty                                      -0.150     674.927                          

 Setup time                                             -0.029     674.898                          

 Data required time                                                674.898                          
----------------------------------------------------------------------------------------------------
 Data required time                                                674.898                          
 Data arrival time                                                 683.002                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.104                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -6.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      670.000     670.000 r                        
 P20                                                     0.000     670.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     671.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     671.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438     673.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000     673.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     675.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     675.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     676.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     677.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000     677.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     677.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     679.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000     679.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585     680.954         ntclkbufg_1      
 CLMA_114_144/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_144/Q1                   tco                   0.289     681.243 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       1.646     682.889         frame_read_write_m3/read_fifo_aclr
 DRM_26_192/RSTB[0]                                                        f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                 682.889         Logic Levels: 0  
                                                                                   Logic: 0.289ns(14.935%), Route: 1.646ns(85.065%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       670.191     670.191 r                        
 P20                                                     0.000     670.191 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.265         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     671.312 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.312         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     671.360 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     672.118         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098     672.216 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059     673.275         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000     673.275 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531     674.806         ntclkbufg_8      
 DRM_26_192/CLKB[0]                                                        r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.246     675.052                          
 clock uncertainty                                      -0.150     674.902                          

 Setup time                                             -0.029     674.873                          

 Data required time                                                674.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                674.873                          
 Data arrival time                                                 682.889                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.016                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.675  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     2050.000    2050.000 r                        
 P20                                                     0.000    2050.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    2051.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2051.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    2051.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395    2053.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    2053.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    2055.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    2055.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    2056.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    2056.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    2056.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    2056.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    2058.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    2058.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531    2060.386         ntclkbufg_1      
 CLMA_122_160/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK

 CLMA_122_160/Q0                   tco                   0.226    2060.612 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.213    2060.825         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [7]
 CLMS_118_157/M2                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D

 Data arrival time                                                2060.825         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.481%), Route: 0.213ns(48.519%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      2049.996    2049.996 r                        
 P20                                                     0.000    2049.996 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.070         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    2051.324 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2051.324         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    2051.400 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787    2052.187         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103    2052.290 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078    2053.368         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    2053.368 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585    2054.953         ntclkbufg_8      
 CLMS_118_157/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                        -0.246    2054.707                          
 clock uncertainty                                       0.150    2054.857                          

 Hold time                                              -0.014    2054.843                          

 Data required time                                               2054.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2054.843                          
 Data arrival time                                                2060.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.982                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.675  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     2050.000    2050.000 r                        
 P20                                                     0.000    2050.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    2051.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2051.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    2051.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395    2053.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    2053.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    2055.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    2055.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    2056.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    2056.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    2056.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    2056.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    2058.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    2058.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531    2060.386         ntclkbufg_1      
 CLMA_122_160/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMA_122_160/Q1                   tco                   0.229    2060.615 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.226    2060.841         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [8]
 CLMA_126_160/M0                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                2060.841         Logic Levels: 0  
                                                                                   Logic: 0.229ns(50.330%), Route: 0.226ns(49.670%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      2049.996    2049.996 r                        
 P20                                                     0.000    2049.996 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.070         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    2051.324 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2051.324         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    2051.400 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787    2052.187         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103    2052.290 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078    2053.368         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    2053.368 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585    2054.953         ntclkbufg_8      
 CLMA_126_160/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                        -0.246    2054.707                          
 clock uncertainty                                       0.150    2054.857                          

 Hold time                                              -0.014    2054.843                          

 Data required time                                               2054.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2054.843                          
 Data arrival time                                                2060.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.998                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.675  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     2050.000    2050.000 r                        
 P20                                                     0.000    2050.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    2051.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2051.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    2051.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395    2053.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    2053.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    2055.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    2055.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    2056.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    2056.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    2056.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    2056.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    2058.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    2058.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531    2060.386         ntclkbufg_1      
 CLMS_118_149/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK

 CLMS_118_149/Q0                   tco                   0.226    2060.612 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.328    2060.940         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [0]
 CLMS_118_153/M1                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D

 Data arrival time                                                2060.940         Logic Levels: 0  
                                                                                   Logic: 0.226ns(40.794%), Route: 0.328ns(59.206%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      2049.996    2049.996 r                        
 P20                                                     0.000    2049.996 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.070         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    2051.324 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2051.324         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    2051.400 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787    2052.187         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103    2052.290 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078    2053.368         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    2053.368 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585    2054.953         ntclkbufg_8      
 CLMS_118_153/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.246    2054.707                          
 clock uncertainty                                       0.150    2054.857                          

 Hold time                                              -0.014    2054.843                          

 Data required time                                               2054.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2054.843                          
 Data arrival time                                                2060.940                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.097                          
====================================================================================================

====================================================================================================

Startpoint  : mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : mac_test0/mac_top0/icmp0/reply_checksum_tmp[28]/opit_0_inv_L5Q_perm/L3
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  0.053

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       1.599         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.585       3.184         gmii_rx_clk      
 CLMA_270_96/CLK                                                           r       mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_270_96/Q3                    tco                   0.288       3.472 r       mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=8)        0.711       4.183         mac_test0/mac_top0/icmp0/icmp_rx_cnt [8]
 CLMA_266_108/Y3                   td                    0.459       4.642 r       mac_test0/mac_top0/icmp0/N617_8/gateop_perm/Z
                                   net (fanout=1)        0.466       5.108         mac_test0/mac_top0/icmp0/_N108052
 CLMA_250_109/Y3                   td                    0.210       5.318 r       mac_test0/mac_top0/icmp0/N617_10/gateop_perm/Z
                                   net (fanout=1)        0.711       6.029         mac_test0/mac_top0/icmp0/_N108054
 CLMA_250_109/Y1                   td                    0.468       6.497 f       mac_test0/mac_top0/icmp0/N617_11/gateop_perm/Z
                                   net (fanout=3)        0.762       7.259         mac_test0/mac_top0/icmp0/_N92347
 CLMS_270_101/Y3                   td                    0.210       7.469 r       mac_test0/mac_top0/icmp0/state_fsm[10:0]_114/gateop_perm/Z
                                   net (fanout=6)        0.278       7.747         mac_test0/mac_top0/icmp0/_N92351
 CLMS_270_105/Y3                   td                    0.459       8.206 r       mac_test0/mac_top0/icmp0/N500_7/gateop_perm/Z
                                   net (fanout=15)       0.751       8.957         mac_test0/mac_top0/icmp0/_N93261
 CLMA_282_92/Y2                    td                    0.210       9.167 r       mac_test0/mac_top0/icmp0/N714/gateop_perm/Z
                                   net (fanout=64)       0.733       9.900         mac_test0/mac_top0/icmp0/N714
 CLMA_290_108/Y3                   td                    0.303      10.203 r       mac_test0/mac_top0/icmp0/N713_8[13]/gateop_perm/Z
                                   net (fanout=2)        0.555      10.758         mac_test0/mac_top0/icmp0/nb7 [13]
 CLMA_286_108/COUT                 td                    0.502      11.260 r       mac_test0/mac_top0/icmp0/N713_9_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.260         mac_test0/mac_top0/icmp0/_N19632
                                   td                    0.058      11.318 r       mac_test0/mac_top0/icmp0/N713_9_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.318         mac_test0/mac_top0/icmp0/_N19634
 CLMA_286_112/COUT                 td                    0.058      11.376 r       mac_test0/mac_top0/icmp0/N713_9_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.376         mac_test0/mac_top0/icmp0/_N19636
                                   td                    0.058      11.434 r       mac_test0/mac_top0/icmp0/N713_9_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.434         mac_test0/mac_top0/icmp0/_N19638
 CLMA_286_116/COUT                 td                    0.058      11.492 r       mac_test0/mac_top0/icmp0/N713_9_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.492         mac_test0/mac_top0/icmp0/_N19640
                                   td                    0.058      11.550 r       mac_test0/mac_top0/icmp0/N713_9_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.550         mac_test0/mac_top0/icmp0/_N19642
 CLMA_286_120/COUT                 td                    0.058      11.608 r       mac_test0/mac_top0/icmp0/N713_9_26/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.608         mac_test0/mac_top0/icmp0/_N19644
 CLMA_286_124/Y1                   td                    0.498      12.106 r       mac_test0/mac_top0/icmp0/N713_9_28/gateop_A2/Y1
                                   net (fanout=1)        0.467      12.573         mac_test0/mac_top0/icmp0/nb5 [28]
 CLMS_270_121/D3                                                           r       mac_test0/mac_top0/icmp0/reply_checksum_tmp[28]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  12.573         Logic Levels: 12 
                                                                                   Logic: 3.955ns(42.124%), Route: 5.434ns(57.876%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571    1001.571         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000    1001.571 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.531    1003.102         gmii_rx_clk      
 CLMS_270_121/CLK                                                          r       mac_test0/mac_top0/icmp0/reply_checksum_tmp[28]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.053    1003.155                          
 clock uncertainty                                      -0.150    1003.005                          

 Setup time                                             -0.377    1002.628                          

 Data required time                                               1002.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.628                          
 Data arrival time                                                  12.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.055                          
====================================================================================================

====================================================================================================

Startpoint  : mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : mac_test0/mac_top0/icmp0/reply_checksum_tmp[27]/opit_0_inv_L5Q_perm/L4
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  0.053

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       1.599         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.585       3.184         gmii_rx_clk      
 CLMA_270_96/CLK                                                           r       mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_270_96/Q3                    tco                   0.288       3.472 r       mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=8)        0.711       4.183         mac_test0/mac_top0/icmp0/icmp_rx_cnt [8]
 CLMA_266_108/Y3                   td                    0.459       4.642 r       mac_test0/mac_top0/icmp0/N617_8/gateop_perm/Z
                                   net (fanout=1)        0.466       5.108         mac_test0/mac_top0/icmp0/_N108052
 CLMA_250_109/Y3                   td                    0.210       5.318 r       mac_test0/mac_top0/icmp0/N617_10/gateop_perm/Z
                                   net (fanout=1)        0.711       6.029         mac_test0/mac_top0/icmp0/_N108054
 CLMA_250_109/Y1                   td                    0.468       6.497 f       mac_test0/mac_top0/icmp0/N617_11/gateop_perm/Z
                                   net (fanout=3)        0.762       7.259         mac_test0/mac_top0/icmp0/_N92347
 CLMS_270_101/Y3                   td                    0.210       7.469 r       mac_test0/mac_top0/icmp0/state_fsm[10:0]_114/gateop_perm/Z
                                   net (fanout=6)        0.278       7.747         mac_test0/mac_top0/icmp0/_N92351
 CLMS_270_105/Y3                   td                    0.459       8.206 r       mac_test0/mac_top0/icmp0/N500_7/gateop_perm/Z
                                   net (fanout=15)       0.751       8.957         mac_test0/mac_top0/icmp0/_N93261
 CLMA_282_92/Y2                    td                    0.210       9.167 r       mac_test0/mac_top0/icmp0/N714/gateop_perm/Z
                                   net (fanout=64)       0.733       9.900         mac_test0/mac_top0/icmp0/N714
 CLMA_290_108/Y3                   td                    0.303      10.203 r       mac_test0/mac_top0/icmp0/N713_8[13]/gateop_perm/Z
                                   net (fanout=2)        0.555      10.758         mac_test0/mac_top0/icmp0/nb7 [13]
 CLMA_286_108/COUT                 td                    0.502      11.260 r       mac_test0/mac_top0/icmp0/N713_9_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.260         mac_test0/mac_top0/icmp0/_N19632
                                   td                    0.058      11.318 r       mac_test0/mac_top0/icmp0/N713_9_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.318         mac_test0/mac_top0/icmp0/_N19634
 CLMA_286_112/COUT                 td                    0.058      11.376 r       mac_test0/mac_top0/icmp0/N713_9_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.376         mac_test0/mac_top0/icmp0/_N19636
                                   td                    0.058      11.434 r       mac_test0/mac_top0/icmp0/N713_9_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.434         mac_test0/mac_top0/icmp0/_N19638
 CLMA_286_116/COUT                 td                    0.058      11.492 r       mac_test0/mac_top0/icmp0/N713_9_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.492         mac_test0/mac_top0/icmp0/_N19640
                                   td                    0.058      11.550 r       mac_test0/mac_top0/icmp0/N713_9_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.550         mac_test0/mac_top0/icmp0/_N19642
 CLMA_286_120/COUT                 td                    0.058      11.608 r       mac_test0/mac_top0/icmp0/N713_9_26/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.608         mac_test0/mac_top0/icmp0/_N19644
 CLMA_286_124/Y0                   td                    0.269      11.877 r       mac_test0/mac_top0/icmp0/N713_9_28/gateop_A2/Y0
                                   net (fanout=1)        0.771      12.648         mac_test0/mac_top0/icmp0/nb5 [27]
 CLMS_270_121/C4                                                           r       mac_test0/mac_top0/icmp0/reply_checksum_tmp[27]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  12.648         Logic Levels: 12 
                                                                                   Logic: 3.726ns(39.370%), Route: 5.738ns(60.630%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571    1001.571         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000    1001.571 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.531    1003.102         gmii_rx_clk      
 CLMS_270_121/CLK                                                          r       mac_test0/mac_top0/icmp0/reply_checksum_tmp[27]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.053    1003.155                          
 clock uncertainty                                      -0.150    1003.005                          

 Setup time                                             -0.123    1002.882                          

 Data required time                                               1002.882                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.882                          
 Data arrival time                                                  12.648                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.234                          
====================================================================================================

====================================================================================================

Startpoint  : mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : mac_test0/mac_top0/icmp0/reply_checksum_tmp[26]/opit_0_inv_L5Q_perm/L0
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       1.599         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.585       3.184         gmii_rx_clk      
 CLMA_270_96/CLK                                                           r       mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_270_96/Q3                    tco                   0.288       3.472 r       mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=8)        0.711       4.183         mac_test0/mac_top0/icmp0/icmp_rx_cnt [8]
 CLMA_266_108/Y3                   td                    0.459       4.642 r       mac_test0/mac_top0/icmp0/N617_8/gateop_perm/Z
                                   net (fanout=1)        0.466       5.108         mac_test0/mac_top0/icmp0/_N108052
 CLMA_250_109/Y3                   td                    0.210       5.318 r       mac_test0/mac_top0/icmp0/N617_10/gateop_perm/Z
                                   net (fanout=1)        0.711       6.029         mac_test0/mac_top0/icmp0/_N108054
 CLMA_250_109/Y1                   td                    0.468       6.497 f       mac_test0/mac_top0/icmp0/N617_11/gateop_perm/Z
                                   net (fanout=3)        0.762       7.259         mac_test0/mac_top0/icmp0/_N92347
 CLMS_270_101/Y3                   td                    0.210       7.469 r       mac_test0/mac_top0/icmp0/state_fsm[10:0]_114/gateop_perm/Z
                                   net (fanout=6)        0.278       7.747         mac_test0/mac_top0/icmp0/_N92351
 CLMS_270_105/Y3                   td                    0.459       8.206 r       mac_test0/mac_top0/icmp0/N500_7/gateop_perm/Z
                                   net (fanout=15)       0.751       8.957         mac_test0/mac_top0/icmp0/_N93261
 CLMA_282_92/Y2                    td                    0.210       9.167 r       mac_test0/mac_top0/icmp0/N714/gateop_perm/Z
                                   net (fanout=64)       0.733       9.900         mac_test0/mac_top0/icmp0/N714
 CLMA_290_108/Y3                   td                    0.303      10.203 r       mac_test0/mac_top0/icmp0/N713_8[13]/gateop_perm/Z
                                   net (fanout=2)        0.555      10.758         mac_test0/mac_top0/icmp0/nb7 [13]
 CLMA_286_108/COUT                 td                    0.502      11.260 r       mac_test0/mac_top0/icmp0/N713_9_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.260         mac_test0/mac_top0/icmp0/_N19632
                                   td                    0.058      11.318 r       mac_test0/mac_top0/icmp0/N713_9_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.318         mac_test0/mac_top0/icmp0/_N19634
 CLMA_286_112/COUT                 td                    0.058      11.376 r       mac_test0/mac_top0/icmp0/N713_9_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.376         mac_test0/mac_top0/icmp0/_N19636
                                   td                    0.058      11.434 r       mac_test0/mac_top0/icmp0/N713_9_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.434         mac_test0/mac_top0/icmp0/_N19638
 CLMA_286_116/COUT                 td                    0.058      11.492 r       mac_test0/mac_top0/icmp0/N713_9_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.492         mac_test0/mac_top0/icmp0/_N19640
                                   td                    0.058      11.550 r       mac_test0/mac_top0/icmp0/N713_9_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.550         mac_test0/mac_top0/icmp0/_N19642
 CLMA_286_120/Y3                   td                    0.501      12.051 r       mac_test0/mac_top0/icmp0/N713_9_26/gateop_A2/Y1
                                   net (fanout=1)        0.458      12.509         mac_test0/mac_top0/icmp0/nb5 [26]
 CLMA_290_132/B0                                                           r       mac_test0/mac_top0/icmp0/reply_checksum_tmp[26]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  12.509         Logic Levels: 11 
                                                                                   Logic: 3.900ns(41.823%), Route: 5.425ns(58.177%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571    1001.571         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000    1001.571 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.531    1003.102         gmii_rx_clk      
 CLMA_290_132/CLK                                                          r       mac_test0/mac_top0/icmp0/reply_checksum_tmp[26]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.028    1003.130                          
 clock uncertainty                                      -0.150    1002.980                          

 Setup time                                             -0.198    1002.782                          

 Data required time                                               1002.782                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.782                          
 Data arrival time                                                  12.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_udp_rx/rec_data[11]/opit_0_inv/CLK
Endpoint    : u_udp_rx/rec_data_m2[11]/opit_0/D
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.184
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  -0.053

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       1.571         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.571 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.531       3.102         gmii_rx_clk      
 CLMA_174_200/CLK                                                          r       u_udp_rx/rec_data[11]/opit_0_inv/CLK

 CLMA_174_200/Q2                   tco                   0.224       3.326 f       u_udp_rx/rec_data[11]/opit_0_inv/Q
                                   net (fanout=1)        0.084       3.410         u_udp_rx/rec_data [11]
 CLMS_174_201/CD                                                           f       u_udp_rx/rec_data_m2[11]/opit_0/D

 Data arrival time                                                   3.410         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       1.599         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.585       3.184         gmii_rx_clk      
 CLMS_174_201/CLK                                                          r       u_udp_rx/rec_data_m2[11]/opit_0/CLK
 clock pessimism                                        -0.053       3.131                          
 clock uncertainty                                       0.000       3.131                          

 Hold time                                               0.053       3.184                          

 Data required time                                                  3.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.184                          
 Data arrival time                                                   3.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.226                          
====================================================================================================

====================================================================================================

Startpoint  : buf_u2_2_sfp1/fifo_ch3/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
Endpoint    : buf_u2_2_sfp1/fifo_ch3/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/D
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.184
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  -0.082

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       1.571         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.571 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.531       3.102         gmii_rx_clk      
 CLMS_190_213/CLK                                                          r       buf_u2_2_sfp1/fifo_ch3/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK

 CLMS_190_213/Q3                   tco                   0.221       3.323 f       buf_u2_2_sfp1/fifo_ch3/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/Q
                                   net (fanout=1)        0.084       3.407         buf_u2_2_sfp1/fifo_ch3/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr1 [1]
 CLMS_190_213/AD                                                           f       buf_u2_2_sfp1/fifo_ch3/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/D

 Data arrival time                                                   3.407         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       1.599         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.585       3.184         gmii_rx_clk      
 CLMS_190_213/CLK                                                          r       buf_u2_2_sfp1/fifo_ch3/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/CLK
 clock pessimism                                        -0.082       3.102                          
 clock uncertainty                                       0.000       3.102                          

 Hold time                                               0.053       3.155                          

 Data required time                                                  3.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.155                          
 Data arrival time                                                   3.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/D
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.184
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  -0.082

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       1.571         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.571 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.531       3.102         gmii_rx_clk      
 CLMA_242_56/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK

 CLMA_242_56/Q3                    tco                   0.221       3.323 f       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/Q
                                   net (fanout=1)        0.084       3.407         u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rwptr1 [5]
 CLMA_242_56/AD                                                            f       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/D

 Data arrival time                                                   3.407         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       1.599         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.585       3.184         gmii_rx_clk      
 CLMA_242_56/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/CLK
 clock pessimism                                        -0.082       3.102                          
 clock uncertainty                                       0.000       3.102                          

 Hold time                                               0.053       3.155                          

 Data required time                                                  3.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.155                          
 Data arrival time                                                   3.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.370 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585       4.955         ntclkbufg_10     
 CLMA_242_52/CLK                                                           r       u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/CLK

 CLMA_242_52/Q3                    tco                   0.288       5.243 r       u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.907       6.150         u_fifo_ctrl/fifo_wr_en
                                   td                    0.288       6.438 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.438         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/_N14341
 CLMA_250_28/Y3                    td                    0.501       6.939 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.403       7.342         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N2 [3]
 CLMA_254_28/Y1                    td                    0.212       7.554 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N3[3]/gateop_perm/Z
                                   net (fanout=1)        0.549       8.103         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wwptr [3]
                                   td                    0.474       8.577 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.577         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.co [2]
 CLMA_250_33/COUT                  td                    0.058       8.635 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.635         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.co [6]
 CLMA_250_37/Y1                    td                    0.498       9.133 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.553       9.686         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167
 CLMA_250_41/A4                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.686         Logic Levels: 4  
                                                                                   Logic: 2.319ns(49.017%), Route: 2.412ns(50.983%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      29.692 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.692         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      29.740 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      30.498         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096      30.594 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      31.653         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      31.653 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531      33.184         ntclkbufg_10     
 CLMA_250_41/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.306      33.490                          
 clock uncertainty                                      -0.150      33.340                          

 Setup time                                             -0.121      33.219                          

 Data required time                                                 33.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.219                          
 Data arrival time                                                   9.686                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.533                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.370 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585       4.955         ntclkbufg_10     
 CLMS_254_69/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/CLK

 CLMS_254_69/Y0                    tco                   0.375       5.330 r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/Q
                                   net (fanout=4)        0.603       5.933         u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2 [11]
 CLMA_262_56/Y0                    td                    0.487       6.420 r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N24_3/gateop_perm/Z
                                   net (fanout=3)        0.582       7.002         u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr [7]
 CLMA_254_48/Y3                    td                    0.210       7.212 r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N24_7/gateop_perm/Z
                                   net (fanout=2)        0.268       7.480         u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr [3]
 CLMA_254_44/Y0                    td                    0.210       7.690 r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N24_9/gateop_perm/Z
                                   net (fanout=1)        0.449       8.139         u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr [1]
                                   td                    0.479       8.618 f       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.618         u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.co [2]
 CLMA_254_52/COUT                  td                    0.058       8.676 r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.676         u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.co [6]
 CLMA_254_56/Y1                    td                    0.498       9.174 r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.411       9.585         u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167
 CLMA_254_60/A4                                                            r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.585         Logic Levels: 5  
                                                                                   Logic: 2.317ns(50.043%), Route: 2.313ns(49.957%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      29.692 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.692         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      29.740 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      30.498         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096      30.594 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      31.653         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      31.653 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531      33.184         ntclkbufg_10     
 CLMA_254_60/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.313      33.497                          
 clock uncertainty                                      -0.150      33.347                          

 Setup time                                             -0.121      33.226                          

 Data required time                                                 33.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.226                          
 Data arrival time                                                   9.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.641                          
====================================================================================================

====================================================================================================

Startpoint  : ad9280_sample_m0/wait_cnt[13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ad9280_sample_m0/state_reg[0]/opit_0_inv/CE
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.370 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585       4.955         ntclkbufg_10     
 CLMA_218_40/CLK                                                           r       ad9280_sample_m0/wait_cnt[13]/opit_0_inv_L5Q_perm/CLK

 CLMA_218_40/Q2                    tco                   0.290       5.245 r       ad9280_sample_m0/wait_cnt[13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.412       5.657         ad9280_sample_m0/wait_cnt [13]
 CLMA_218_32/Y1                    td                    0.460       6.117 r       ad9280_sample_m0/N93_17/gateop_perm/Z
                                   net (fanout=1)        0.402       6.519         ad9280_sample_m0/_N107324
 CLMA_222_28/Y0                    td                    0.210       6.729 r       ad9280_sample_m0/N93_23/gateop_perm/Z
                                   net (fanout=14)       0.265       6.994         ad9280_sample_m0/_N107330
 CLMA_222_28/Y1                    td                    0.304       7.298 r       ad9280_sample_m0/N93_25/gateop_perm/Z
                                   net (fanout=3)        0.400       7.698         ad9280_sample_m0/N152 [1]
 CLMA_222_32/Y0                    td                    0.196       7.894 f       ad9280_sample_m0/N121/gateop_perm/Z
                                   net (fanout=3)        0.247       8.141         ad9280_sample_m0/N121
 CLMS_222_29/CE                                                            f       ad9280_sample_m0/state_reg[0]/opit_0_inv/CE

 Data arrival time                                                   8.141         Logic Levels: 4  
                                                                                   Logic: 1.460ns(45.825%), Route: 1.726ns(54.175%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      29.692 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.692         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      29.740 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      30.498         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096      30.594 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      31.653         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      31.653 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531      33.184         ntclkbufg_10     
 CLMS_222_29/CLK                                                           r       ad9280_sample_m0/state_reg[0]/opit_0_inv/CLK
 clock pessimism                                         0.306      33.490                          
 clock uncertainty                                      -0.150      33.340                          

 Setup time                                             -0.617      32.723                          

 Data required time                                                 32.723                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.723                          
 Data arrival time                                                   8.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.582                          
====================================================================================================

====================================================================================================

Startpoint  : ad9280_sample_m0/adc_data_d0[3]/opit_0_inv/CLK
Endpoint    : wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[3]
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.082 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531       4.613         ntclkbufg_10     
 CLMA_230_24/CLK                                                           r       ad9280_sample_m0/adc_data_d0[3]/opit_0_inv/CLK

 CLMA_230_24/Q0                    tco                   0.222       4.835 f       ad9280_sample_m0/adc_data_d0[3]/opit_0_inv/Q
                                   net (fanout=2)        0.313       5.148         adc0_buf_data[3] 
 DRM_234_24/DA0[3]                                                         f       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[3]

 Data arrival time                                                   5.148         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.495%), Route: 0.313ns(58.505%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.370 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585       4.955         ntclkbufg_10     
 DRM_234_24/CLKA[0]                                                        r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.306       4.649                          
 clock uncertainty                                       0.000       4.649                          

 Hold time                                               0.156       4.805                          

 Data required time                                                  4.805                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.805                          
 Data arrival time                                                   5.148                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : ad9280_sample_m0/state_reg[0]/opit_0_inv/CLK
Endpoint    : ad9280_sample_m0/state_reg[1]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.082 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531       4.613         ntclkbufg_10     
 CLMS_222_29/CLK                                                           r       ad9280_sample_m0/state_reg[0]/opit_0_inv/CLK

 CLMS_222_29/Q2                    tco                   0.224       4.837 f       ad9280_sample_m0/state_reg[0]/opit_0_inv/Q
                                   net (fanout=2)        0.085       4.922         ad9280_sample_m0/state_reg [0]
 CLMS_222_29/A4                                                            f       ad9280_sample_m0/state_reg[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.922         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.370 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585       4.955         ntclkbufg_10     
 CLMS_222_29/CLK                                                           r       ad9280_sample_m0/state_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.035       4.578                          

 Data required time                                                  4.578                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.578                          
 Data arrival time                                                   4.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : ad9280_sample_m0/adc_data_d0[1]/opit_0_inv/CLK
Endpoint    : wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[1]
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.082 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531       4.613         ntclkbufg_10     
 CLMA_230_24/CLK                                                           r       ad9280_sample_m0/adc_data_d0[1]/opit_0_inv/CLK

 CLMA_230_24/Q1                    tco                   0.224       4.837 f       ad9280_sample_m0/adc_data_d0[1]/opit_0_inv/Q
                                   net (fanout=2)        0.318       5.155         adc0_buf_data[1] 
 DRM_234_24/DA0[1]                                                         f       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[1]

 Data arrival time                                                   5.155         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.328%), Route: 0.318ns(58.672%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.370 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585       4.955         ntclkbufg_10     
 DRM_234_24/CLKA[0]                                                        r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.306       4.649                          
 clock uncertainty                                       0.000       4.649                          

 Hold time                                               0.156       4.805                          

 Data required time                                                  4.805                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.805                          
 Data arrival time                                                   5.155                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.350                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK
Endpoint    : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       169.224     169.224 r                        
 P20                                                     0.000     169.224 r       sys_clk (port)   
                                   net (fanout=1)        0.074     169.298         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     170.552 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     170.552         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     170.628 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     171.415         _N48             
 PLL_158_55/CLK_OUT0               td                    0.107     171.522 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078     172.600         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000     172.600 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.585     174.185         ntclkbufg_9      
 CLMA_230_145/CLK                                                          r       fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK

 CLMA_230_145/Q1                   tco                   0.289     174.474 f       fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/Q
                                   net (fanout=15)       0.561     175.035         wave0_vs         
 CLMS_222_157/A1                                                           f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                 175.035         Logic Levels: 0  
                                                                                   Logic: 0.289ns(34.000%), Route: 0.561ns(66.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       171.426     171.426 r                        
 P20                                                     0.000     171.426 r       sys_clk (port)   
                                   net (fanout=1)        0.074     171.500         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     172.547 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     172.547         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     172.595 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     173.353         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096     173.449 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059     174.508         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     174.508 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531     176.039         ntclkbufg_10     
 CLMS_222_157/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.264     176.303                          
 clock uncertainty                                      -0.150     176.153                          

 Setup time                                             -0.248     175.905                          

 Data required time                                                175.905                          
----------------------------------------------------------------------------------------------------
 Data required time                                                175.905                          
 Data arrival time                                                 175.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.870                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK
Endpoint    : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 P20                                                     0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.066         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     201.113 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.113         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     201.161 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     201.919         _N48             
 PLL_158_55/CLK_OUT0               td                    0.100     202.019 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059     203.078         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000     203.078 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.531     204.609         ntclkbufg_9      
 CLMA_230_145/CLK                                                          r       fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK

 CLMA_230_145/Q1                   tco                   0.229     204.838 r       fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/Q
                                   net (fanout=15)       0.463     205.301         wave0_vs         
 CLMS_222_157/A1                                                           r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                 205.301         Logic Levels: 0  
                                                                                   Logic: 0.229ns(33.092%), Route: 0.463ns(66.908%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     201.325 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.325         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     201.401 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     202.188         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101     202.289 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     203.367         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     203.367 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585     204.952         ntclkbufg_10     
 CLMS_222_157/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.264     204.688                          
 clock uncertainty                                       0.150     204.838                          

 Hold time                                              -0.113     204.725                          

 Data required time                                                204.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.725                          
 Data arrival time                                                 205.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.576                          
====================================================================================================

====================================================================================================

Startpoint  : sobel_test_m0/ycbcr_vs_r[8]/opit_0_inv/CLK
Endpoint    : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1514.250    1514.250 r                        
 P20                                                     0.000    1514.250 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1514.324         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1515.578 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1515.578         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1515.654 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787    1516.441         _N48             
 PLL_158_75/CLK_OUT1               td                    0.101    1516.542 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078    1517.620         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    1517.620 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.585    1519.205         ntclkbufg_3      
 CLMS_222_161/CLK                                                          r       sobel_test_m0/ycbcr_vs_r[8]/opit_0_inv/CLK

 CLMS_222_161/Q2                   tco                   0.290    1519.495 r       sobel_test_m0/ycbcr_vs_r[8]/opit_0_inv/Q
                                   net (fanout=1)        0.267    1519.762         sobel_vs         
 CLMS_222_157/A4                                                           r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                1519.762         Logic Levels: 0  
                                                                                   Logic: 0.290ns(52.065%), Route: 0.267ns(47.935%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1514.263    1514.263 r                        
 P20                                                     0.000    1514.263 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1514.337         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1515.384 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1515.384         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1515.432 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758    1516.190         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096    1516.286 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    1517.345         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000    1517.345 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531    1518.876         ntclkbufg_10     
 CLMS_222_157/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.246    1519.122                          
 clock uncertainty                                      -0.150    1518.972                          

 Setup time                                             -0.121    1518.851                          

 Data required time                                               1518.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1518.851                          
 Data arrival time                                                1519.762                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.911                          
====================================================================================================

====================================================================================================

Startpoint  : sobel_test_m0/ycbcr_vs_r[8]/opit_0_inv/CLK
Endpoint    : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.096  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     13742.660   13742.660 r                        
 P20                                                     0.000   13742.660 r       sys_clk (port)   
                                   net (fanout=1)        0.074   13742.734         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047   13743.781 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   13743.781         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048   13743.829 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758   13744.587         _N48             
 PLL_158_75/CLK_OUT1               td                    0.096   13744.683 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059   13745.742         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000   13745.742 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.531   13747.273         ntclkbufg_3      
 CLMS_222_161/CLK                                                          r       sobel_test_m0/ycbcr_vs_r[8]/opit_0_inv/CLK

 CLMS_222_161/Q2                   tco                   0.224   13747.497 f       sobel_test_m0/ycbcr_vs_r[8]/opit_0_inv/Q
                                   net (fanout=1)        0.217   13747.714         sobel_vs         
 CLMS_222_157/A4                                                           f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L4

 Data arrival time                                               13747.714         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.794%), Route: 0.217ns(49.206%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     13742.651   13742.651 r                        
 P20                                                     0.000   13742.651 r       sys_clk (port)   
                                   net (fanout=1)        0.074   13742.725         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   13743.979 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   13743.979         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   13744.055 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787   13744.842         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101   13744.943 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078   13746.021         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000   13746.021 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585   13747.606         ntclkbufg_10     
 CLMS_222_157/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.246   13747.360                          
 clock uncertainty                                       0.150   13747.510                          

 Hold time                                              -0.035   13747.475                          

 Data required time                                              13747.475                          
----------------------------------------------------------------------------------------------------
 Data required time                                              13747.475                          
 Data arrival time                                               13747.714                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.239                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        84.612      84.612 r                        
 P20                                                     0.000      84.612 r       sys_clk (port)   
                                   net (fanout=1)        0.074      84.686         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      85.940 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      85.940         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      86.016 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787      86.803         _N48             
 PLL_158_55/CLK_OUT2               td                    0.103      86.906 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      87.984         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      87.984 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.585      89.569         ntclkbufg_0      
 CLMS_242_33/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMS_242_33/Q1                    tco                   0.291      89.860 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.573      90.433         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [6]
 CLMA_250_24/M1                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                  90.433         Logic Levels: 0  
                                                                                   Logic: 0.291ns(33.681%), Route: 0.573ns(66.319%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        85.713      85.713 r                        
 P20                                                     0.000      85.713 r       sys_clk (port)   
                                   net (fanout=1)        0.074      85.787         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      86.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      86.834         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      86.882 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      87.640         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096      87.736 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      88.795         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      88.795 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531      90.326         ntclkbufg_10     
 CLMA_250_24/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.264      90.590                          
 clock uncertainty                                      -0.150      90.440                          

 Setup time                                             -0.079      90.361                          

 Data required time                                                 90.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 90.361                          
 Data arrival time                                                  90.433                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.072                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        84.612      84.612 r                        
 P20                                                     0.000      84.612 r       sys_clk (port)   
                                   net (fanout=1)        0.074      84.686         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      85.940 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      85.940         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      86.016 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787      86.803         _N48             
 PLL_158_55/CLK_OUT2               td                    0.103      86.906 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      87.984         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      87.984 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.585      89.569         ntclkbufg_0      
 CLMS_242_33/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q/CLK

 CLMS_242_33/Q3                    tco                   0.286      89.855 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q/Q
                                   net (fanout=1)        0.568      90.423         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [7]
 CLMS_246_41/M2                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                  90.423         Logic Levels: 0  
                                                                                   Logic: 0.286ns(33.489%), Route: 0.568ns(66.511%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        85.713      85.713 r                        
 P20                                                     0.000      85.713 r       sys_clk (port)   
                                   net (fanout=1)        0.074      85.787         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      86.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      86.834         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      86.882 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      87.640         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096      87.736 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      88.795         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      88.795 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531      90.326         ntclkbufg_10     
 CLMS_246_41/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.264      90.590                          
 clock uncertainty                                      -0.150      90.440                          

 Setup time                                             -0.088      90.352                          

 Data required time                                                 90.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 90.352                          
 Data arrival time                                                  90.423                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.071                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        84.612      84.612 r                        
 P20                                                     0.000      84.612 r       sys_clk (port)   
                                   net (fanout=1)        0.074      84.686         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      85.940 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      85.940         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      86.016 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787      86.803         _N48             
 PLL_158_55/CLK_OUT2               td                    0.103      86.906 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      87.984         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      87.984 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.585      89.569         ntclkbufg_0      
 CLMS_242_29/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMS_242_29/Q0                    tco                   0.289      89.858 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.568      90.426         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [4]
 CLMA_250_33/M1                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                  90.426         Logic Levels: 0  
                                                                                   Logic: 0.289ns(33.722%), Route: 0.568ns(66.278%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        85.713      85.713 r                        
 P20                                                     0.000      85.713 r       sys_clk (port)   
                                   net (fanout=1)        0.074      85.787         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      86.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      86.834         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      86.882 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      87.640         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096      87.736 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      88.795         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      88.795 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531      90.326         ntclkbufg_10     
 CLMA_250_33/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.264      90.590                          
 clock uncertainty                                      -0.150      90.440                          

 Setup time                                             -0.079      90.361                          

 Data required time                                                 90.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 90.361                          
 Data arrival time                                                  90.426                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.065                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       199.992     199.992 r                        
 P20                                                     0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.066         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     201.113 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.113         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     201.161 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     201.919         _N48             
 PLL_158_55/CLK_OUT2               td                    0.098     202.017 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059     203.076         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     203.076 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.531     204.607         ntclkbufg_0      
 CLMS_242_29/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMS_242_29/Q1                    tco                   0.229     204.836 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.227     205.063         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [3]
 CLMA_242_24/M0                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                 205.063         Logic Levels: 0  
                                                                                   Logic: 0.229ns(50.219%), Route: 0.227ns(49.781%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     201.325 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.325         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     201.401 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     202.188         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101     202.289 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     203.367         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     203.367 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585     204.952         ntclkbufg_10     
 CLMA_242_24/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.264     204.688                          
 clock uncertainty                                       0.150     204.838                          

 Hold time                                              -0.014     204.824                          

 Data required time                                                204.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.824                          
 Data arrival time                                                 205.063                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.239                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       199.992     199.992 r                        
 P20                                                     0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.066         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     201.113 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.113         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     201.161 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     201.919         _N48             
 PLL_158_55/CLK_OUT2               td                    0.098     202.017 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059     203.076         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     203.076 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.531     204.607         ntclkbufg_0      
 CLMS_254_37/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMS_254_37/Q3                    tco                   0.221     204.828 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.336     205.164         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [9]
 CLMS_246_41/CD                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                 205.164         Logic Levels: 0  
                                                                                   Logic: 0.221ns(39.677%), Route: 0.336ns(60.323%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     201.325 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.325         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     201.401 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     202.188         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101     202.289 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     203.367         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     203.367 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585     204.952         ntclkbufg_10     
 CLMS_246_41/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                        -0.264     204.688                          
 clock uncertainty                                       0.150     204.838                          

 Hold time                                               0.053     204.891                          

 Data required time                                                204.891                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.891                          
 Data arrival time                                                 205.164                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       199.992     199.992 r                        
 P20                                                     0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.066         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     201.113 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.113         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     201.161 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     201.919         _N48             
 PLL_158_55/CLK_OUT2               td                    0.098     202.017 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059     203.076         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     203.076 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.531     204.607         ntclkbufg_0      
 CLMS_242_33/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK

 CLMS_242_33/Q2                    tco                   0.224     204.831 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.386     205.217         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [1]
 CLMA_250_24/CD                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D

 Data arrival time                                                 205.217         Logic Levels: 0  
                                                                                   Logic: 0.224ns(36.721%), Route: 0.386ns(63.279%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     201.325 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.325         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     201.401 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     202.188         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101     202.289 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     203.367         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     203.367 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585     204.952         ntclkbufg_10     
 CLMA_250_24/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                        -0.264     204.688                          
 clock uncertainty                                       0.150     204.838                          

 Hold time                                               0.053     204.891                          

 Data required time                                                204.891                          
----------------------------------------------------------------------------------------------------
 Data required time                                                204.891                          
 Data arrival time                                                 205.217                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.326                          
====================================================================================================

====================================================================================================

Startpoint  : qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.654  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.724
  Launch Clock Delay      :  3.629
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.175       3.629         nt_sys_clk       
 CLMA_242_264/CLK                                                          r       qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_242_264/Q0                   tco                   0.287       3.916 f       qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=45)       1.468       5.384         qsgmii_sfp1_lane0/p0_mm_rst_n
 CLMS_274_333/Y1                   td                    0.316       5.700 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/gateop_perm/Z
                                   net (fanout=6)        0.522       6.222         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
 CLMA_274_340/RS                                                           f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.222         Logic Levels: 1  
                                                                                   Logic: 0.603ns(23.255%), Route: 1.990ns(76.745%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      1.521      22.724         nt_sys_clk       
 CLMA_274_340/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.251      22.975                          
 clock uncertainty                                      -0.050      22.925                          

 Recovery time                                          -0.617      22.308                          

 Data required time                                                 22.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.308                          
 Data arrival time                                                   6.222                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.086                          
====================================================================================================

====================================================================================================

Startpoint  : qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_reg[0]/opit_0/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.654  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.724
  Launch Clock Delay      :  3.629
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.175       3.629         nt_sys_clk       
 CLMA_242_264/CLK                                                          r       qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_242_264/Q0                   tco                   0.287       3.916 f       qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=45)       1.468       5.384         qsgmii_sfp1_lane0/p0_mm_rst_n
 CLMS_274_333/Y1                   td                    0.316       5.700 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/gateop_perm/Z
                                   net (fanout=6)        0.522       6.222         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
 CLMA_274_340/RS                                                           f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_reg[0]/opit_0/RS

 Data arrival time                                                   6.222         Logic Levels: 1  
                                                                                   Logic: 0.603ns(23.255%), Route: 1.990ns(76.745%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      1.521      22.724         nt_sys_clk       
 CLMA_274_340/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_reg[0]/opit_0/CLK
 clock pessimism                                         0.251      22.975                          
 clock uncertainty                                      -0.050      22.925                          

 Recovery time                                          -0.617      22.308                          

 Data required time                                                 22.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.308                          
 Data arrival time                                                   6.222                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.086                          
====================================================================================================

====================================================================================================

Startpoint  : qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/opit_0_A2Q0/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.467  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.911
  Launch Clock Delay      :  3.629
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.175       3.629         nt_sys_clk       
 CLMA_242_264/CLK                                                          r       qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_242_264/Q0                   tco                   0.287       3.916 f       qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=45)       1.468       5.384         qsgmii_sfp1_lane0/p0_mm_rst_n
 CLMS_274_333/Y1                   td                    0.316       5.700 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/gateop_perm/Z
                                   net (fanout=6)        0.539       6.239         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
 CLMA_282_336/RS                                                           f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/opit_0_A2Q0/RS

 Data arrival time                                                   6.239         Logic Levels: 1  
                                                                                   Logic: 0.603ns(23.103%), Route: 2.007ns(76.897%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      1.708      22.911         nt_sys_clk       
 CLMA_282_336/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/opit_0_A2Q0/CLK
 clock pessimism                                         0.251      23.162                          
 clock uncertainty                                      -0.050      23.112                          

 Recovery time                                          -0.617      22.495                          

 Data required time                                                 22.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.495                          
 Data arrival time                                                   6.239                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.256                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[2]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  2.724
  Clock Pessimism Removal :  -0.314

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      1.521       2.724         nt_sys_clk       
 CLMA_274_340/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK

 CLMA_274_340/Q0                   tco                   0.226       2.950 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/Q
                                   net (fanout=8)        1.684       4.634         the_instance_name/U_IPML_HSST_RST/o_pll_done_0
 CLMA_138_325/RS                                                           r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.634         Logic Levels: 0  
                                                                                   Logic: 0.226ns(11.832%), Route: 1.684ns(88.168%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      3.625       5.079         nt_sys_clk       
 CLMA_138_325/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.314       4.765                          
 clock uncertainty                                       0.000       4.765                          

 Removal time                                           -0.226       4.539                          

 Data required time                                                  4.539                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.539                          
 Data arrival time                                                   4.634                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.095                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[4]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  2.724
  Clock Pessimism Removal :  -0.314

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      1.521       2.724         nt_sys_clk       
 CLMA_274_340/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK

 CLMA_274_340/Q0                   tco                   0.226       2.950 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/Q
                                   net (fanout=8)        1.684       4.634         the_instance_name/U_IPML_HSST_RST/o_pll_done_0
 CLMA_138_325/RS                                                           r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[4]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.634         Logic Levels: 0  
                                                                                   Logic: 0.226ns(11.832%), Route: 1.684ns(88.168%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      3.625       5.079         nt_sys_clk       
 CLMA_138_325/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.314       4.765                          
 clock uncertainty                                       0.000       4.765                          

 Removal time                                           -0.226       4.539                          

 Data required time                                                  4.539                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.539                          
 Data arrival time                                                   4.634                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.095                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_RATE_CHANGE_TCLK_ON_0/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.634  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.609
  Launch Clock Delay      :  2.724
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      1.521       2.724         nt_sys_clk       
 CLMA_274_340/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK

 CLMA_274_340/Q0                   tco                   0.222       2.946 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.523       3.469         the_instance_name/U_IPML_HSST_RST/o_pll_done_0
 CLMA_250_340/RS                                                           f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_RATE_CHANGE_TCLK_ON_0/opit_0_inv/RS

 Data arrival time                                                   3.469         Logic Levels: 0  
                                                                                   Logic: 0.222ns(29.799%), Route: 0.523ns(70.201%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.155       3.609         nt_sys_clk       
 CLMA_250_340/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_RATE_CHANGE_TCLK_ON_0/opit_0_inv/CLK
 clock pessimism                                        -0.251       3.358                          
 clock uncertainty                                       0.000       3.358                          

 Removal time                                           -0.220       3.138                          

 Data required time                                                  3.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.138                          
 Data arrival time                                                   3.469                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.331                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[23]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585      10.954         ntclkbufg_1      
 CLMS_22_193/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_22_193/Q0                    tco                   0.287      11.241 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1017)     2.765      14.006         I_ips_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_118_117/RS                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[23]/opit_0_inv/RS

 Data arrival time                                                  14.006         Logic Levels: 0  
                                                                                   Logic: 0.287ns(9.404%), Route: 2.765ns(90.596%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000      13.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531      20.386         ntclkbufg_1      
 CLMS_118_117/CLK                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[23]/opit_0_inv/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Recovery time                                          -0.617      19.933                          

 Data required time                                                 19.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.933                          
 Data arrival time                                                  14.006                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.927                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[135]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585      10.954         ntclkbufg_1      
 CLMS_22_193/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_22_193/Q0                    tco                   0.287      11.241 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1017)     2.765      14.006         I_ips_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_118_117/RS                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[135]/opit_0_inv/RS

 Data arrival time                                                  14.006         Logic Levels: 0  
                                                                                   Logic: 0.287ns(9.404%), Route: 2.765ns(90.596%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000      13.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531      20.386         ntclkbufg_1      
 CLMS_118_117/CLK                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[135]/opit_0_inv/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Recovery time                                          -0.617      19.933                          

 Data required time                                                 19.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.933                          
 Data arrival time                                                  14.006                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.927                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[246]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585      10.954         ntclkbufg_1      
 CLMS_22_193/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_22_193/Q0                    tco                   0.287      11.241 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1017)     2.765      14.006         I_ips_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_118_117/RS                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[246]/opit_0_inv/RS

 Data arrival time                                                  14.006         Logic Levels: 0  
                                                                                   Logic: 0.287ns(9.404%), Route: 2.765ns(90.596%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395      13.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000      13.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531      20.386         ntclkbufg_1      
 CLMS_118_117/CLK                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[246]/opit_0_inv/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Recovery time                                          -0.617      19.933                          

 Data required time                                                 19.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.933                          
 Data arrival time                                                  14.006                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.927                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531      10.386         ntclkbufg_1      
 CLMS_10_177/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_10_177/Q1                    tco                   0.224      10.610 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=4)        0.312      10.922         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_172/RSCO                  td                    0.105      11.027 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.027         ntR650           
 CLMA_10_176/RSCI                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.027         Logic Levels: 1  
                                                                                   Logic: 0.329ns(51.326%), Route: 0.312ns(48.674%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585      10.954         ntclkbufg_1      
 CLMA_10_176/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                            0.000      10.615                          

 Data required time                                                 10.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.615                          
 Data arrival time                                                  11.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.412                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531      10.386         ntclkbufg_1      
 CLMS_10_177/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_10_177/Q1                    tco                   0.224      10.610 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=4)        0.312      10.922         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_172/RSCO                  td                    0.105      11.027 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.027         ntR650           
 CLMA_10_176/RSCI                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.027         Logic Levels: 1  
                                                                                   Logic: 0.329ns(51.326%), Route: 0.312ns(48.674%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585      10.954         ntclkbufg_1      
 CLMA_10_176/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                            0.000      10.615                          

 Data required time                                                 10.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.615                          
 Data arrival time                                                  11.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.412                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[6]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531      10.386         ntclkbufg_1      
 CLMS_10_177/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_10_177/Q1                    tco                   0.224      10.610 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=4)        0.312      10.922         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_172/RSCO                  td                    0.105      11.027 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.027         ntR650           
 CLMA_10_176/RSCI                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.027         Logic Levels: 1  
                                                                                   Logic: 0.329ns(51.326%), Route: 0.312ns(48.674%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585      10.954         ntclkbufg_1      
 CLMA_10_176/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                            0.000      10.615                          

 Data required time                                                 10.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.615                          
 Data arrival time                                                  11.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.412                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.961         ntclkbufg_7      
 CLMA_302_73/CLK                                                           r       rstn_1ms[12]/opit_0_inv_A2Q21/CLK

 CLMA_302_73/Q3                    tco                   0.288       5.249 r       rstn_1ms[12]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.400       5.649         rstn_1ms[12]     
 CLMA_302_68/Y0                    td                    0.320       5.969 r       N703_10/gateop_perm/Z
                                   net (fanout=2)        0.251       6.220         _N101921         
 CLMA_302_68/Y3                    td                    0.288       6.508 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=2)        0.367       6.875         ms72xx_ctl/N0_rnmt
 CLMA_302_72/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   6.875         Logic Levels: 2  
                                                                                   Logic: 0.896ns(46.813%), Route: 1.018ns(53.187%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     101.927         _N48             
 PLL_158_75/CLK_OUT0               td                    0.100     102.027 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000     103.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     104.617         ntclkbufg_7      
 CLMA_302_72/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.315     104.932                          
 clock uncertainty                                      -0.150     104.782                          

 Recovery time                                          -0.617     104.165                          

 Data required time                                                104.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.165                          
 Data arrival time                                                   6.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.290                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_75/CLK_OUT0               td                    0.100       2.027 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.086 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531       4.617         ntclkbufg_7      
 CLMA_302_69/CLK                                                           r       rstn_1ms[8]/opit_0_inv_A2Q21/CLK

 CLMA_302_69/Q3                    tco                   0.221       4.838 f       rstn_1ms[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.085       4.923         rstn_1ms[8]      
 CLMA_302_68/Y1                    td                    0.194       5.117 f       N703_11/gateop_perm/Z
                                   net (fanout=2)        0.085       5.202         _N101922         
 CLMA_302_68/Y3                    td                    0.221       5.423 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=2)        0.305       5.728         ms72xx_ctl/N0_rnmt
 CLMA_302_72/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   5.728         Logic Levels: 2  
                                                                                   Logic: 0.636ns(57.246%), Route: 0.475ns(42.754%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT0               td                    0.107       2.298 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       3.376 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585       4.961         ntclkbufg_7      
 CLMA_302_72/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Removal time                                           -0.220       4.426                          

 Data required time                                                  4.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.426                          
 Data arrival time                                                   5.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.302                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q1/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     115.612 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.612         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     115.688 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     116.475         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101     116.576 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     117.654         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     117.654 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585     119.239         ntclkbufg_10     
 CLMS_222_157/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK

 CLMS_222_157/Q0                   tco                   0.287     119.526 f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.052     120.578         u_fifo_ctrl/in_vsync_t
 CLMA_230_77/Y0                    td                    0.196     120.774 f       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=133)      1.298     122.072         u_fifo_ctrl/vsync_pulse
 CLMA_262_28/RS                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q1/RS

 Data arrival time                                                 122.072         Logic Levels: 1  
                                                                                   Logic: 0.483ns(17.049%), Route: 2.350ns(82.951%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     116.501 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.501         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     116.549 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     117.307         _N48             
 PLL_158_55/CLK_OUT2               td                    0.098     117.405 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059     118.464         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     118.464 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.531     119.995         ntclkbufg_0      
 CLMA_262_28/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q1/CLK
 clock pessimism                                         0.264     120.259                          
 clock uncertainty                                      -0.150     120.109                          

 Recovery time                                          -0.617     119.492                          

 Data required time                                                119.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                119.492                          
 Data arrival time                                                 122.072                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.580                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     115.612 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.612         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     115.688 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     116.475         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101     116.576 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     117.654         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     117.654 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585     119.239         ntclkbufg_10     
 CLMS_222_157/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK

 CLMS_222_157/Q0                   tco                   0.287     119.526 f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.052     120.578         u_fifo_ctrl/in_vsync_t
 CLMA_230_77/Y0                    td                    0.196     120.774 f       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=133)      1.298     122.072         u_fifo_ctrl/vsync_pulse
 CLMA_262_28/RS                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RS

 Data arrival time                                                 122.072         Logic Levels: 1  
                                                                                   Logic: 0.483ns(17.049%), Route: 2.350ns(82.951%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     116.501 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.501         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     116.549 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     117.307         _N48             
 PLL_158_55/CLK_OUT2               td                    0.098     117.405 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059     118.464         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     118.464 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.531     119.995         ntclkbufg_0      
 CLMA_262_28/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.264     120.259                          
 clock uncertainty                                      -0.150     120.109                          

 Recovery time                                          -0.617     119.492                          

 Data required time                                                119.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                119.492                          
 Data arrival time                                                 122.072                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.580                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rd_water_level[5]/opit_0_A2Q21/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     115.612 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.612         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     115.688 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787     116.475         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101     116.576 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078     117.654         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     117.654 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585     119.239         ntclkbufg_10     
 CLMS_222_157/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK

 CLMS_222_157/Q0                   tco                   0.287     119.526 f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.052     120.578         u_fifo_ctrl/in_vsync_t
 CLMA_230_77/Y0                    td                    0.196     120.774 f       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=133)      1.215     121.989         u_fifo_ctrl/vsync_pulse
 CLMA_262_32/RS                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rd_water_level[5]/opit_0_A2Q21/RS

 Data arrival time                                                 121.989         Logic Levels: 1  
                                                                                   Logic: 0.483ns(17.564%), Route: 2.267ns(82.436%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     116.501 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.501         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     116.549 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     117.307         _N48             
 PLL_158_55/CLK_OUT2               td                    0.098     117.405 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059     118.464         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     118.464 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.531     119.995         ntclkbufg_0      
 CLMA_262_32/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rd_water_level[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.264     120.259                          
 clock uncertainty                                      -0.150     120.109                          

 Recovery time                                          -0.617     119.492                          

 Data required time                                                119.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                119.492                          
 Data arrival time                                                 121.989                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.497                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.082 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531       4.613         ntclkbufg_10     
 CLMA_230_77/CLK                                                           r       u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK

 CLMA_230_77/Q0                    tco                   0.222       4.835 f       u_fifo_ctrl/in_vsync_t0/opit_0_inv/Q
                                   net (fanout=3)        0.087       4.922         u_fifo_ctrl/in_vsync_t0
 CLMA_230_77/Y0                    td                    0.208       5.130 r       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=133)      0.805       5.935         u_fifo_ctrl/vsync_pulse
 DRM_234_4/RSTB[0]                                                         r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   5.935         Logic Levels: 1  
                                                                                   Logic: 0.430ns(32.526%), Route: 0.892ns(67.474%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.585       4.957         ntclkbufg_0      
 DRM_234_4/CLKB[0]                                                         r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.264       4.693                          
 clock uncertainty                                       0.150       4.843                          

 Removal time                                           -0.077       4.766                          

 Data required time                                                  4.766                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.766                          
 Data arrival time                                                   5.935                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.169                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.082 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531       4.613         ntclkbufg_10     
 CLMA_230_77/CLK                                                           r       u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK

 CLMA_230_77/Q0                    tco                   0.222       4.835 f       u_fifo_ctrl/in_vsync_t0/opit_0_inv/Q
                                   net (fanout=3)        0.087       4.922         u_fifo_ctrl/in_vsync_t0
 CLMA_230_77/Y0                    td                    0.208       5.130 r       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=133)      0.798       5.928         u_fifo_ctrl/vsync_pulse
 CLMS_242_33/RS                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.928         Logic Levels: 1  
                                                                                   Logic: 0.430ns(32.700%), Route: 0.885ns(67.300%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.585       4.957         ntclkbufg_0      
 CLMS_242_33/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.264       4.693                          
 clock uncertainty                                       0.150       4.843                          

 Removal time                                           -0.226       4.617                          

 Data required time                                                  4.617                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.617                          
 Data arrival time                                                   5.928                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.311                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.082 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531       4.613         ntclkbufg_10     
 CLMA_230_77/CLK                                                           r       u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK

 CLMA_230_77/Q0                    tco                   0.222       4.835 f       u_fifo_ctrl/in_vsync_t0/opit_0_inv/Q
                                   net (fanout=3)        0.087       4.922         u_fifo_ctrl/in_vsync_t0
 CLMA_230_77/Y0                    td                    0.208       5.130 r       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=133)      0.798       5.928         u_fifo_ctrl/vsync_pulse
 CLMS_242_33/RS                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.928         Logic Levels: 1  
                                                                                   Logic: 0.430ns(32.700%), Route: 0.885ns(67.300%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.372         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.585       4.957         ntclkbufg_0      
 CLMS_242_33/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.264       4.693                          
 clock uncertainty                                       0.150       4.843                          

 Removal time                                           -0.226       4.617                          

 Data required time                                                  4.617                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.617                          
 Data arrival time                                                   5.928                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.311                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438    4963.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    4963.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    4969.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585    4970.954         ntclkbufg_1      
 CLMA_114_208/CLK                                                          r       frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_208/Q1                   tco                   0.289    4971.243 f       frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=70)       1.461    4972.704         frame_read_write_m3/write_fifo_aclr
 CLMA_126_129/RS                                                           f       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                4972.704         Logic Levels: 0  
                                                                                   Logic: 0.289ns(16.514%), Route: 1.461ns(83.486%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758    4961.937         _N48             
 PLL_158_75/CLK_OUT1               td                    0.096    4962.033 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    4963.092 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.531    4964.623         ntclkbufg_3      
 CLMA_126_129/CLK                                                          r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.246    4964.869                          
 clock uncertainty                                      -0.150    4964.719                          

 Recovery time                                          -0.617    4964.102                          

 Data required time                                               4964.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.102                          
 Data arrival time                                                4972.704                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.602                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438    4963.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    4963.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    4969.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585    4970.954         ntclkbufg_1      
 CLMA_114_208/CLK                                                          r       frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_208/Q1                   tco                   0.289    4971.243 f       frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=70)       1.362    4972.605         frame_read_write_m3/write_fifo_aclr
 CLMA_126_124/RS                                                           f       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RS

 Data arrival time                                                4972.605         Logic Levels: 0  
                                                                                   Logic: 0.289ns(17.505%), Route: 1.362ns(82.495%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758    4961.937         _N48             
 PLL_158_75/CLK_OUT1               td                    0.096    4962.033 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    4963.092 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.531    4964.623         ntclkbufg_3      
 CLMA_126_124/CLK                                                          r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.246    4964.869                          
 clock uncertainty                                      -0.150    4964.719                          

 Recovery time                                          -0.617    4964.102                          

 Data required time                                               4964.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.102                          
 Data arrival time                                                4972.605                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.503                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438    4963.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    4963.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    4969.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585    4970.954         ntclkbufg_1      
 CLMA_114_208/CLK                                                          r       frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_208/Q1                   tco                   0.289    4971.243 f       frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=70)       1.362    4972.605         frame_read_write_m3/write_fifo_aclr
 CLMA_126_124/RS                                                           f       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS

 Data arrival time                                                4972.605         Logic Levels: 0  
                                                                                   Logic: 0.289ns(17.505%), Route: 1.362ns(82.495%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758    4961.937         _N48             
 PLL_158_75/CLK_OUT1               td                    0.096    4962.033 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    4963.092 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.531    4964.623         ntclkbufg_3      
 CLMA_126_124/CLK                                                          r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.246    4964.869                          
 clock uncertainty                                      -0.150    4964.719                          

 Recovery time                                          -0.617    4964.102                          

 Data required time                                               4964.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.102                          
 Data arrival time                                                4972.605                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.503                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531      10.386         ntclkbufg_1      
 CLMA_118_196/CLK                                                          r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_118_196/Q3                   tco                   0.221      10.607 f       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=79)       0.553      11.160         frame_read_write_m1/read_fifo_aclr
 CLMA_154_192/RS                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                  11.160         Logic Levels: 0  
                                                                                   Logic: 0.221ns(28.553%), Route: 0.553ns(71.447%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.585       4.955         ntclkbufg_3      
 CLMA_154_192/CLK                                                          r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Removal time                                           -0.220       4.639                          

 Data required time                                                  4.639                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.639                          
 Data arrival time                                                  11.160                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.521                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531      10.386         ntclkbufg_1      
 CLMA_118_196/CLK                                                          r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_118_196/Q3                   tco                   0.221      10.607 f       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=79)       0.553      11.160         frame_read_write_m1/read_fifo_aclr
 CLMA_154_192/RS                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/RS

 Data arrival time                                                  11.160         Logic Levels: 0  
                                                                                   Logic: 0.221ns(28.553%), Route: 0.553ns(71.447%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.585       4.955         ntclkbufg_3      
 CLMA_154_192/CLK                                                          r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Removal time                                           -0.220       4.639                          

 Data required time                                                  4.639                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.639                          
 Data arrival time                                                  11.160                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.521                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395       3.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531      10.386         ntclkbufg_1      
 CLMA_118_196/CLK                                                          r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_118_196/Q3                   tco                   0.221      10.607 f       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=79)       0.553      11.160         frame_read_write_m1/read_fifo_aclr
 CLMA_154_192/RS                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/RS

 Data arrival time                                                  11.160         Logic Levels: 0  
                                                                                   Logic: 0.221ns(28.553%), Route: 0.553ns(71.447%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT1               td                    0.101       2.292 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       3.370 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      1.585       4.955         ntclkbufg_3      
 CLMA_154_192/CLK                                                          r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Removal time                                           -0.220       4.639                          

 Data required time                                                  4.639                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.639                          
 Data arrival time                                                  11.160                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.521                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585       4.957         ntclkbufg_8      
 CLMA_226_116/CLK                                                          r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK

 CLMA_226_116/Q0                   tco                   0.287       5.244 f       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=42)       1.306       6.550         cmos_vsync_delay 
 CLMA_262_80/RS                                                            f       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.550         Logic Levels: 0  
                                                                                   Logic: 0.287ns(18.016%), Route: 1.306ns(81.984%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.423      39.423 r                        
 P20                                                     0.000      39.423 r       sys_clk (port)   
                                   net (fanout=1)        0.074      39.497         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      40.544 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.544         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      40.592 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      41.350         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098      41.448 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      42.507         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000      42.507 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531      44.038         ntclkbufg_8      
 CLMA_262_80/CLK                                                           r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.306      44.344                          
 clock uncertainty                                      -0.150      44.194                          

 Recovery time                                          -0.617      43.577                          

 Data required time                                                 43.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.577                          
 Data arrival time                                                   6.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.027                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585       4.957         ntclkbufg_8      
 CLMA_226_116/CLK                                                          r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK

 CLMA_226_116/Q0                   tco                   0.287       5.244 f       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=42)       1.306       6.550         cmos_vsync_delay 
 CLMA_262_80/RS                                                            f       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.550         Logic Levels: 0  
                                                                                   Logic: 0.287ns(18.016%), Route: 1.306ns(81.984%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.423      39.423 r                        
 P20                                                     0.000      39.423 r       sys_clk (port)   
                                   net (fanout=1)        0.074      39.497         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      40.544 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.544         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      40.592 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      41.350         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098      41.448 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      42.507         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000      42.507 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531      44.038         ntclkbufg_8      
 CLMA_262_80/CLK                                                           r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.306      44.344                          
 clock uncertainty                                      -0.150      44.194                          

 Recovery time                                          -0.617      43.577                          

 Data required time                                                 43.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.577                          
 Data arrival time                                                   6.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.027                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  4.957
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585       4.957         ntclkbufg_8      
 CLMA_226_116/CLK                                                          r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK

 CLMA_226_116/Q0                   tco                   0.287       5.244 f       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=42)       1.145       6.389         cmos_vsync_delay 
 CLMS_254_81/RS                                                            f       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.389         Logic Levels: 0  
                                                                                   Logic: 0.287ns(20.042%), Route: 1.145ns(79.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.423      39.423 r                        
 P20                                                     0.000      39.423 r       sys_clk (port)   
                                   net (fanout=1)        0.074      39.497         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      40.544 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.544         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      40.592 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      41.350         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098      41.448 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      42.507         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000      42.507 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531      44.038         ntclkbufg_8      
 CLMS_254_81/CLK                                                           r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.306      44.344                          
 clock uncertainty                                      -0.150      44.194                          

 Recovery time                                          -0.617      43.577                          

 Data required time                                                 43.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.577                          
 Data arrival time                                                   6.389                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.188                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098       2.025 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.084 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531       4.615         ntclkbufg_8      
 CLMA_226_116/CLK                                                          r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK

 CLMA_226_116/Q0                   tco                   0.226       4.841 r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=42)       0.760       5.601         cmos_vsync_delay 
 DRM_234_68/RSTA[0]                                                        r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.601         Logic Levels: 0  
                                                                                   Logic: 0.226ns(22.921%), Route: 0.760ns(77.079%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585       4.957         ntclkbufg_8      
 DRM_234_68/CLKA[0]                                                        r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.306       4.651                          
 clock uncertainty                                       0.000       4.651                          

 Removal time                                           -0.073       4.578                          

 Data required time                                                  4.578                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.578                          
 Data arrival time                                                   5.601                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.023                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098       2.025 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.084 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531       4.615         ntclkbufg_8      
 CLMA_226_116/CLK                                                          r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK

 CLMA_226_116/Q0                   tco                   0.226       4.841 r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=42)       0.780       5.621         cmos_vsync_delay 
 CLMA_246_80/RSCO                  td                    0.105       5.726 r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.726         ntR785           
 CLMA_246_84/RSCO                  td                    0.105       5.831 r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.831         ntR784           
 CLMA_246_88/RSCO                  td                    0.105       5.936 r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rd_water_level[11]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       5.936         ntR783           
 CLMA_246_92/RSCI                                                          r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RS

 Data arrival time                                                   5.936         Logic Levels: 3  
                                                                                   Logic: 0.541ns(40.954%), Route: 0.780ns(59.046%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585       4.957         ntclkbufg_8      
 CLMA_246_92/CLK                                                           r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/CLK
 clock pessimism                                        -0.306       4.651                          
 clock uncertainty                                       0.000       4.651                          

 Removal time                                            0.000       4.651                          

 Data required time                                                  4.651                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.651                          
 Data arrival time                                                   5.936                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.285                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  4.615
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098       2.025 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.084 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531       4.615         ntclkbufg_8      
 CLMA_226_116/CLK                                                          r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK

 CLMA_226_116/Q0                   tco                   0.226       4.841 r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=42)       0.911       5.752         cmos_vsync_delay 
 CLMA_250_80/RS                                                            r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS

 Data arrival time                                                   5.752         Logic Levels: 0  
                                                                                   Logic: 0.226ns(19.877%), Route: 0.911ns(80.123%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103       2.294 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       3.372 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585       4.957         ntclkbufg_8      
 CLMA_250_80/CLK                                                           r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                        -0.306       4.651                          
 clock uncertainty                                       0.000       4.651                          

 Removal time                                           -0.226       4.425                          

 Data required time                                                  4.425                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.425                          
 Data arrival time                                                   5.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.327                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -6.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      670.000     670.000 r                        
 P20                                                     0.000     670.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     671.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     671.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438     673.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000     673.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     675.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     675.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     676.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     677.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000     677.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     677.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     679.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000     679.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585     680.954         ntclkbufg_1      
 CLMA_114_144/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_144/Q1                   tco                   0.289     681.243 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       0.772     682.015         frame_read_write_m3/read_fifo_aclr
 CLMA_126_156/RS                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/RS

 Data arrival time                                                 682.015         Logic Levels: 0  
                                                                                   Logic: 0.289ns(27.238%), Route: 0.772ns(72.762%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       670.191     670.191 r                        
 P20                                                     0.000     670.191 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.265         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     671.312 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.312         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     671.360 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     672.118         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098     672.216 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059     673.275         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000     673.275 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531     674.806         ntclkbufg_8      
 CLMA_126_156/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/CLK
 clock pessimism                                         0.246     675.052                          
 clock uncertainty                                      -0.150     674.902                          

 Recovery time                                          -0.617     674.285                          

 Data required time                                                674.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                674.285                          
 Data arrival time                                                 682.015                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.730                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -6.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      670.000     670.000 r                        
 P20                                                     0.000     670.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     671.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     671.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438     673.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000     673.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     675.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     675.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     676.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     677.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000     677.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     677.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     679.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000     679.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585     680.954         ntclkbufg_1      
 CLMA_114_144/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_144/Q1                   tco                   0.289     681.243 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       0.772     682.015         frame_read_write_m3/read_fifo_aclr
 CLMA_126_156/RS                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RS

 Data arrival time                                                 682.015         Logic Levels: 0  
                                                                                   Logic: 0.289ns(27.238%), Route: 0.772ns(72.762%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       670.191     670.191 r                        
 P20                                                     0.000     670.191 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.265         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     671.312 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.312         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     671.360 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     672.118         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098     672.216 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059     673.275         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000     673.275 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531     674.806         ntclkbufg_8      
 CLMA_126_156/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/CLK
 clock pessimism                                         0.246     675.052                          
 clock uncertainty                                      -0.150     674.902                          

 Recovery time                                          -0.617     674.285                          

 Data required time                                                674.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                674.285                          
 Data arrival time                                                 682.015                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.730                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -6.093  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.615
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      670.000     670.000 r                        
 P20                                                     0.000     670.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     671.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     671.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438     673.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000     673.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     675.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     675.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     676.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     677.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000     677.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     677.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     679.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000     679.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585     680.954         ntclkbufg_1      
 CLMA_114_144/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_144/Q1                   tco                   0.289     681.243 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       0.772     682.015         frame_read_write_m3/read_fifo_aclr
 CLMA_126_156/RS                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RS

 Data arrival time                                                 682.015         Logic Levels: 0  
                                                                                   Logic: 0.289ns(27.238%), Route: 0.772ns(72.762%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       670.191     670.191 r                        
 P20                                                     0.000     670.191 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.265         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     671.312 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.312         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     671.360 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758     672.118         _N48             
 PLL_158_75/CLK_OUT2               td                    0.098     672.216 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059     673.275         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000     673.275 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.531     674.806         ntclkbufg_8      
 CLMA_126_156/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/CLK
 clock pessimism                                         0.246     675.052                          
 clock uncertainty                                      -0.150     674.902                          

 Recovery time                                          -0.617     674.285                          

 Data required time                                                674.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                674.285                          
 Data arrival time                                                 682.015                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.730                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.675  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     2050.000    2050.000 r                        
 P20                                                     0.000    2050.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    2051.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2051.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    2051.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395    2053.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    2053.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    2055.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    2055.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    2056.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    2056.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    2056.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    2056.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    2058.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    2058.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531    2060.386         ntclkbufg_1      
 CLMA_114_144/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_144/Q1                   tco                   0.224    2060.610 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       0.367    2060.977         frame_read_write_m3/read_fifo_aclr
 CLMA_130_144/RS                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                2060.977         Logic Levels: 0  
                                                                                   Logic: 0.224ns(37.902%), Route: 0.367ns(62.098%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      2049.996    2049.996 r                        
 P20                                                     0.000    2049.996 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.070         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    2051.324 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2051.324         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    2051.400 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787    2052.187         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103    2052.290 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078    2053.368         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    2053.368 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585    2054.953         ntclkbufg_8      
 CLMA_130_144/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.246    2054.707                          
 clock uncertainty                                       0.150    2054.857                          

 Removal time                                           -0.220    2054.637                          

 Data required time                                               2054.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2054.637                          
 Data arrival time                                                2060.977                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.340                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.675  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     2050.000    2050.000 r                        
 P20                                                     0.000    2050.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    2051.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2051.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    2051.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395    2053.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    2053.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    2055.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    2055.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    2056.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    2056.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    2056.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    2056.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    2058.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    2058.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531    2060.386         ntclkbufg_1      
 CLMA_114_144/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_144/Q1                   tco                   0.224    2060.610 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       0.450    2061.060         frame_read_write_m3/read_fifo_aclr
 CLMS_118_153/RS                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/RS

 Data arrival time                                                2061.060         Logic Levels: 0  
                                                                                   Logic: 0.224ns(33.234%), Route: 0.450ns(66.766%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      2049.996    2049.996 r                        
 P20                                                     0.000    2049.996 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.070         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    2051.324 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2051.324         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    2051.400 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787    2052.187         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103    2052.290 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078    2053.368         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    2053.368 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585    2054.953         ntclkbufg_8      
 CLMS_118_153/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.246    2054.707                          
 clock uncertainty                                       0.150    2054.857                          

 Removal time                                           -0.220    2054.637                          

 Data required time                                               2054.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2054.637                          
 Data arrival time                                                2061.060                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.423                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.675  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.957
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     2050.000    2050.000 r                        
 P20                                                     0.000    2050.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    2051.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2051.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    2051.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.395    2053.564         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    2053.564 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    2055.229         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    2055.352 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    2056.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    2056.703 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    2056.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    2056.703 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    2058.855         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    2058.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.531    2060.386         ntclkbufg_1      
 CLMA_114_144/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_144/Q1                   tco                   0.224    2060.610 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       0.450    2061.060         frame_read_write_m3/read_fifo_aclr
 CLMS_118_153/RS                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/RS

 Data arrival time                                                2061.060         Logic Levels: 0  
                                                                                   Logic: 0.224ns(33.234%), Route: 0.450ns(66.766%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      2049.996    2049.996 r                        
 P20                                                     0.000    2049.996 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.070         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    2051.324 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2051.324         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    2051.400 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787    2052.187         _N48             
 PLL_158_75/CLK_OUT2               td                    0.103    2052.290 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078    2053.368         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    2053.368 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      1.585    2054.953         ntclkbufg_8      
 CLMS_118_153/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.246    2054.707                          
 clock uncertainty                                       0.150    2054.857                          

 Removal time                                           -0.220    2054.637                          

 Data required time                                               2054.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2054.637                          
 Data arrival time                                                2061.060                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.423                          
====================================================================================================

====================================================================================================

Startpoint  : buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK
Endpoint    : buf_sfp1_2_u2/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[5]/opit_0_inv/RS
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       1.599         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.585       3.184         gmii_rx_clk      
 CLMA_270_216/CLK                                                          r       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK

 CLMA_270_216/Q1                   tco                   0.289       3.473 f       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/Q
                                   net (fanout=116)      0.939       4.412         buf_sfp1_2_u2/ch0_tx_rstn
 CLMA_294_204/RS                                                           f       buf_sfp1_2_u2/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[5]/opit_0_inv/RS

 Data arrival time                                                   4.412         Logic Levels: 0  
                                                                                   Logic: 0.289ns(23.534%), Route: 0.939ns(76.466%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571    1001.571         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000    1001.571 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.531    1003.102         gmii_rx_clk      
 CLMA_294_204/CLK                                                          r       buf_sfp1_2_u2/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[5]/opit_0_inv/CLK
 clock pessimism                                         0.046    1003.148                          
 clock uncertainty                                      -0.150    1002.998                          

 Recovery time                                          -0.617    1002.381                          

 Data required time                                               1002.381                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.381                          
 Data arrival time                                                   4.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.969                          
====================================================================================================

====================================================================================================

Startpoint  : buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK
Endpoint    : buf_sfp1_2_u2/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[7]/opit_0_inv/RS
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       1.599         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.585       3.184         gmii_rx_clk      
 CLMA_270_216/CLK                                                          r       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK

 CLMA_270_216/Q1                   tco                   0.289       3.473 f       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/Q
                                   net (fanout=116)      0.939       4.412         buf_sfp1_2_u2/ch0_tx_rstn
 CLMA_294_204/RS                                                           f       buf_sfp1_2_u2/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[7]/opit_0_inv/RS

 Data arrival time                                                   4.412         Logic Levels: 0  
                                                                                   Logic: 0.289ns(23.534%), Route: 0.939ns(76.466%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571    1001.571         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000    1001.571 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.531    1003.102         gmii_rx_clk      
 CLMA_294_204/CLK                                                          r       buf_sfp1_2_u2/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[7]/opit_0_inv/CLK
 clock pessimism                                         0.046    1003.148                          
 clock uncertainty                                      -0.150    1002.998                          

 Recovery time                                          -0.617    1002.381                          

 Data required time                                               1002.381                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.381                          
 Data arrival time                                                   4.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.969                          
====================================================================================================

====================================================================================================

Startpoint  : buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK
Endpoint    : buf_sfp1_2_u2/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_inv_L5Q_perm/RS
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       1.599         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.585       3.184         gmii_rx_clk      
 CLMA_270_216/CLK                                                          r       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK

 CLMA_270_216/Q1                   tco                   0.289       3.473 f       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/Q
                                   net (fanout=116)      0.934       4.407         buf_sfp1_2_u2/ch0_tx_rstn
 CLMS_282_225/RS                                                           f       buf_sfp1_2_u2/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.407         Logic Levels: 0  
                                                                                   Logic: 0.289ns(23.630%), Route: 0.934ns(76.370%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571    1001.571         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000    1001.571 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.531    1003.102         gmii_rx_clk      
 CLMS_282_225/CLK                                                          r       buf_sfp1_2_u2/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.046    1003.148                          
 clock uncertainty                                      -0.150    1002.998                          

 Recovery time                                          -0.617    1002.381                          

 Data required time                                               1002.381                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.381                          
 Data arrival time                                                   4.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.974                          
====================================================================================================

====================================================================================================

Startpoint  : buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK
Endpoint    : buf_sfp1_2_u2/fifo_ch3/U_ipml_fifo_fifo_0/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.184
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  -0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       1.571         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.571 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.531       3.102         gmii_rx_clk      
 CLMA_270_216/CLK                                                          r       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK

 CLMA_270_216/Q1                   tco                   0.224       3.326 f       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/Q
                                   net (fanout=116)      0.349       3.675         buf_sfp1_2_u2/ch0_tx_rstn
 DRM_278_212/RSTB[0]                                                       f       buf_sfp1_2_u2/fifo_ch3/U_ipml_fifo_fifo_0/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.675         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.092%), Route: 0.349ns(60.908%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       1.599         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.585       3.184         gmii_rx_clk      
 DRM_278_212/CLKB[0]                                                       r       buf_sfp1_2_u2/fifo_ch3/U_ipml_fifo_fifo_0/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.046       3.138                          
 clock uncertainty                                       0.000       3.138                          

 Removal time                                            0.012       3.150                          

 Data required time                                                  3.150                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.150                          
 Data arrival time                                                   3.675                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.525                          
====================================================================================================

====================================================================================================

Startpoint  : mac_test0/mac_top0/mac_rx0/mac0/crcre/opit_0_inv_L5Q_perm/CLK
Endpoint    : mac_test0/mac_top0/mac_rx0/c0/Crc[21]/opit_0_L5Q_perm/RS
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.184
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  -0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       1.571         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.571 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.531       3.102         gmii_rx_clk      
 CLMS_290_165/CLK                                                          r       mac_test0/mac_top0/mac_rx0/mac0/crcre/opit_0_inv_L5Q_perm/CLK

 CLMS_290_165/Q2                   tco                   0.224       3.326 f       mac_test0/mac_top0/mac_rx0/mac0/crcre/opit_0_inv_L5Q_perm/Q
                                   net (fanout=28)       0.202       3.528         mac_test0/mac_top0/mac_rx0/crcre
 CLMS_294_165/RS                                                           f       mac_test0/mac_top0/mac_rx0/c0/Crc[21]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.528         Logic Levels: 0  
                                                                                   Logic: 0.224ns(52.582%), Route: 0.202ns(47.418%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       1.599         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.585       3.184         gmii_rx_clk      
 CLMS_294_165/CLK                                                          r       mac_test0/mac_top0/mac_rx0/c0/Crc[21]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.046       3.138                          
 clock uncertainty                                       0.000       3.138                          

 Removal time                                           -0.220       2.918                          

 Data required time                                                  2.918                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.918                          
 Data arrival time                                                   3.528                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.610                          
====================================================================================================

====================================================================================================

Startpoint  : mac_test0/mac_top0/mac_rx0/mac0/crcre/opit_0_inv_L5Q_perm/CLK
Endpoint    : mac_test0/mac_top0/mac_rx0/c0/Crc[25]/opit_0_L5Q_perm/RS
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.184
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  -0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       1.571         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.571 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.531       3.102         gmii_rx_clk      
 CLMS_290_165/CLK                                                          r       mac_test0/mac_top0/mac_rx0/mac0/crcre/opit_0_inv_L5Q_perm/CLK

 CLMS_290_165/Q2                   tco                   0.224       3.326 f       mac_test0/mac_top0/mac_rx0/mac0/crcre/opit_0_inv_L5Q_perm/Q
                                   net (fanout=28)       0.202       3.528         mac_test0/mac_top0/mac_rx0/crcre
 CLMS_294_165/RS                                                           f       mac_test0/mac_top0/mac_rx0/c0/Crc[25]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.528         Logic Levels: 0  
                                                                                   Logic: 0.224ns(52.582%), Route: 0.202ns(47.418%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       1.599         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     1.585       3.184         gmii_rx_clk      
 CLMS_294_165/CLK                                                          r       mac_test0/mac_top0/mac_rx0/c0/Crc[25]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.046       3.138                          
 clock uncertainty                                       0.000       3.138                          

 Removal time                                           -0.220       2.918                          

 Data required time                                                  2.918                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.918                          
 Data arrival time                                                   3.528                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.610                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.370 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585       4.955         ntclkbufg_10     
 CLMS_222_157/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK

 CLMS_222_157/Q0                   tco                   0.287       5.242 f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.052       6.294         u_fifo_ctrl/in_vsync_t
 CLMA_230_77/Y0                    td                    0.196       6.490 f       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=133)      1.336       7.826         u_fifo_ctrl/vsync_pulse
 CLMA_254_28/RS                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.826         Logic Levels: 1  
                                                                                   Logic: 0.483ns(16.823%), Route: 2.388ns(83.177%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      29.692 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.692         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      29.740 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      30.498         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096      30.594 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      31.653         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      31.653 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531      33.184         ntclkbufg_10     
 CLMA_254_28/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.288      33.472                          
 clock uncertainty                                      -0.150      33.322                          

 Recovery time                                          -0.617      32.705                          

 Data required time                                                 32.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.705                          
 Data arrival time                                                   7.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.879                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.370 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585       4.955         ntclkbufg_10     
 CLMS_222_157/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK

 CLMS_222_157/Q0                   tco                   0.287       5.242 f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.052       6.294         u_fifo_ctrl/in_vsync_t
 CLMA_230_77/Y0                    td                    0.196       6.490 f       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=133)      1.336       7.826         u_fifo_ctrl/vsync_pulse
 CLMA_254_28/RS                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS

 Data arrival time                                                   7.826         Logic Levels: 1  
                                                                                   Logic: 0.483ns(16.823%), Route: 2.388ns(83.177%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      29.692 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.692         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      29.740 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      30.498         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096      30.594 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      31.653         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      31.653 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531      33.184         ntclkbufg_10     
 CLMA_254_28/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.288      33.472                          
 clock uncertainty                                      -0.150      33.322                          

 Recovery time                                          -0.617      32.705                          

 Data required time                                                 32.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.705                          
 Data arrival time                                                   7.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.879                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.370 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585       4.955         ntclkbufg_10     
 CLMS_222_157/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK

 CLMS_222_157/Q0                   tco                   0.287       5.242 f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.052       6.294         u_fifo_ctrl/in_vsync_t
 CLMA_230_77/Y0                    td                    0.196       6.490 f       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=133)      1.336       7.826         u_fifo_ctrl/vsync_pulse
 CLMA_254_28/RS                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RS

 Data arrival time                                                   7.826         Logic Levels: 1  
                                                                                   Logic: 0.483ns(16.823%), Route: 2.388ns(83.177%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      29.692 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.692         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      29.740 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758      30.498         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096      30.594 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059      31.653         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      31.653 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531      33.184         ntclkbufg_10     
 CLMA_254_28/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/CLK
 clock pessimism                                         0.288      33.472                          
 clock uncertainty                                      -0.150      33.322                          

 Recovery time                                          -0.617      32.705                          

 Data required time                                                 32.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.705                          
 Data arrival time                                                   7.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.879                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.082 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531       4.613         ntclkbufg_10     
 CLMA_230_77/CLK                                                           r       u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK

 CLMA_230_77/Q0                    tco                   0.222       4.835 f       u_fifo_ctrl/in_vsync_t0/opit_0_inv/Q
                                   net (fanout=3)        0.087       4.922         u_fifo_ctrl/in_vsync_t0
 CLMA_230_77/Y0                    td                    0.204       5.126 f       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=133)      0.638       5.764         u_fifo_ctrl/vsync_pulse
 DRM_234_44/RSTA[0]                                                        f       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.764         Logic Levels: 1  
                                                                                   Logic: 0.426ns(37.011%), Route: 0.725ns(62.989%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.370 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585       4.955         ntclkbufg_10     
 DRM_234_44/CLKA[0]                                                        r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.306       4.649                          
 clock uncertainty                                       0.000       4.649                          

 Removal time                                           -0.046       4.603                          

 Data required time                                                  4.603                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.603                          
 Data arrival time                                                   5.764                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.161                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.082 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531       4.613         ntclkbufg_10     
 CLMA_230_77/CLK                                                           r       u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK

 CLMA_230_77/Q0                    tco                   0.222       4.835 f       u_fifo_ctrl/in_vsync_t0/opit_0_inv/Q
                                   net (fanout=3)        0.087       4.922         u_fifo_ctrl/in_vsync_t0
 CLMA_230_77/Y0                    td                    0.204       5.126 f       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=133)      0.518       5.644         u_fifo_ctrl/vsync_pulse
 CLMA_250_68/RS                                                            f       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.644         Logic Levels: 1  
                                                                                   Logic: 0.426ns(41.319%), Route: 0.605ns(58.681%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.370 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585       4.955         ntclkbufg_10     
 CLMA_250_68/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.306       4.649                          
 clock uncertainty                                       0.000       4.649                          

 Removal time                                           -0.220       4.429                          

 Data required time                                                  4.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.429                          
 Data arrival time                                                   5.644                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.215                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.758       1.927         _N48             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.082 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.531       4.613         ntclkbufg_10     
 CLMA_230_77/CLK                                                           r       u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK

 CLMA_230_77/Q0                    tco                   0.222       4.835 f       u_fifo_ctrl/in_vsync_t0/opit_0_inv/Q
                                   net (fanout=3)        0.087       4.922         u_fifo_ctrl/in_vsync_t0
 CLMA_230_77/Y0                    td                    0.208       5.130 r       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=133)      0.805       5.935         u_fifo_ctrl/vsync_pulse
 DRM_234_4/RSTA[0]                                                         r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.935         Logic Levels: 1  
                                                                                   Logic: 0.430ns(32.526%), Route: 0.892ns(67.474%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.787       2.191         _N48             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       3.370 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      1.585       4.955         ntclkbufg_10     
 DRM_234_4/CLKA[0]                                                         r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.306       4.649                          
 clock uncertainty                                       0.000       4.649                          

 Removal time                                           -0.073       4.576                          

 Data required time                                                  4.576                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.576                          
 Data arrival time                                                   5.935                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.359                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.585      10.954         ntclkbufg_1      
 CLMS_18_205/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_18_205/Q2                    tco                   0.289      11.243 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1080)     1.495      12.738         I_ips_ddr_top/u_ddrphy_top/calib_done
 CLMA_14_276/Y0                    td                    0.341      13.079 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.404      14.483         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.139      14.622 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.622         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.903      18.525 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      18.621         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  18.621         Logic Levels: 3  
                                                                                   Logic: 4.672ns(60.936%), Route: 2.995ns(39.064%)
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.708      11.077         ntclkbufg_1      
 CLMS_74_269/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_74_269/Q0                    tco                   0.287      11.364 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=4)        1.988      13.352         nt_ddr_init_done 
 IOL_35_373/DO                     td                    0.139      13.491 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.491         ddr_init_done_obuf/ntO
 IOBS_TB_33_376/PAD                td                    3.853      17.344 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.087      17.431         ddr_init_done    
 A3                                                                        f       ddr_init_done (port)

 Data arrival time                                                  17.431         Logic Levels: 2  
                                                                                   Logic: 4.279ns(67.343%), Route: 2.075ns(32.657%)
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : heart_beat_led (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        2.438       3.842         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       3.842 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.708      11.077         ntclkbufg_1      
 CLMA_66_368/CLK                                                           r       heart_beat_led/opit_0_inv_L5Q_perm/CLK

 CLMA_66_368/Q0                    tco                   0.287      11.364 f       heart_beat_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.375      11.739         nt_heart_beat_led
 IOL_67_374/DO                     td                    0.139      11.878 f       heart_beat_led_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.878         heart_beat_led_obuf/ntO
 IOBD_64_376/PAD                   td                    3.853      15.731 f       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.097      15.828         heart_beat_led   
 C5                                                                        f       heart_beat_led (port)

 Data arrival time                                                  15.828         Logic Levels: 2  
                                                                                   Logic: 4.279ns(90.065%), Route: 0.472ns(9.935%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxctl (port)
Endpoint    : util_gmii_to_rgmii_m0/igddr5/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       rgmii_rxctl (port)
                                   net (fanout=1)        0.063       0.063         rgmii_rxctl      
 IOBS_TB_69_376/DIN                td                    1.047       1.110 r       rgmii_rxctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.110         rgmii_rxctl_ibuf/ntD
 IOL_71_373/DI                                                             r       util_gmii_to_rgmii_m0/igddr5/gateigddr_IOL/PADI

 Data arrival time                                                   1.110         Logic Levels: 1  
                                                                                   Logic: 1.047ns(94.324%), Route: 0.063ns(5.676%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[0] (port)
Endpoint    : util_gmii_to_rgmii_m0/igddr1/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       rgmii_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         rgmii_rxd[0]     
 IOBD_72_376/DIN                   td                    1.047       1.118 r       rgmii_rxd_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       1.118         rgmii_rxd_ibuf[0]/ntD
 IOL_75_374/DI                                                             r       util_gmii_to_rgmii_m0/igddr1/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[1] (port)
Endpoint    : util_gmii_to_rgmii_m0/igddr2/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       rgmii_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         rgmii_rxd[1]     
 IOBS_TB_73_376/DIN                td                    1.047       1.118 r       rgmii_rxd_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       1.118         rgmii_rxd_ibuf[1]/ntD
 IOL_75_373/DI                                                             r       util_gmii_to_rgmii_m0/igddr2/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_22_173/CLK         I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_22_173/CLK         I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_22_173/CLK         I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_78_245/CLK         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_78_245/CLK         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_78_261/CLK         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width  DRM_306_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_306_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_306_128/CLKB[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{top|pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           Low Pulse Width   DRM_142_68/CLKA[0]      frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           High Pulse Width  DRM_142_68/CLKA[0]      frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.102     500.000         0.898           High Pulse Width  DRM_82_68/CLKA[0]       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.946       3.846           1.900           High Pulse Width  CLMS_226_81/CLK         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 1.946       3.846           1.900           Low Pulse Width   CLMS_226_81/CLK         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 1.946       3.846           1.900           High Pulse Width  CLMS_226_77/CLK         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/ram16x1d/WCLK
====================================================================================================

{sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.794       7.692           0.898           High Pulse Width  DRM_234_108/CLKB[0]     fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 6.794       7.692           0.898           Low Pulse Width   DRM_234_108/CLKB[0]     fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 6.794       7.692           0.898           Low Pulse Width   DRM_234_24/CLKB[0]      wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.227       3.365           1.138           Low Pulse Width   APM_106_228/CLK         rgb_to_ycbcr_m0/N29/gopapm/CLK
 2.227       3.365           1.138           High Pulse Width  APM_106_228/CLK         rgb_to_ycbcr_m0/N29/gopapm/CLK
 2.467       3.365           0.898           Low Pulse Width   DRM_54_148/CLKB[0]      frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 18.813      19.711          0.898           High Pulse Width  DRM_234_68/CLKA[0]      camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 18.813      19.711          0.898           High Pulse Width  DRM_278_88/CLKA[0]      camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 18.813      19.711          0.898           High Pulse Width  DRM_278_108/CLKA[0]     camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width  IOL_311_374/CLK_SYS     util_gmii_to_rgmii_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
 498.483     500.000         1.517           Low Pulse Width   IOL_311_374/CLK_SYS     util_gmii_to_rgmii_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
 498.483     500.000         1.517           Low Pulse Width   IOL_311_373/CLK_SYS     util_gmii_to_rgmii_m0/gtp_outbuft2/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 13.387      14.285          0.898           High Pulse Width  DRM_234_4/CLKA[0]       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 13.387      14.285          0.898           High Pulse Width  DRM_234_44/CLKA[0]      u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 13.387      14.285          0.898           High Pulse Width  DRM_234_24/CLKA[0]      wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         I_ips_ddr_top/pll_clkin
 CLMA_22_184/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_184/Q1                    tco                   0.223       3.590 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.629       5.219         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_150_192/Y3                   td                    0.151       5.370 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.169       6.539         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMA_30_184/Y3                    td                    0.162       6.701 r       _N21192_inv/gateop_perm/Z
                                   net (fanout=8)        0.600       7.301         _N21192          
 CLMS_22_181/COUT                  td                    0.387       7.688 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.688         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N14497
                                   td                    0.044       7.732 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.732         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N14499
                                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   7.732         Logic Levels: 3  
                                                                                   Logic: 0.967ns(22.153%), Route: 3.398ns(77.847%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000      22.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         I_ips_ddr_top/pll_clkin
 CLMS_22_185/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.187      23.352                          
 clock uncertainty                                      -0.050      23.302                          

 Setup time                                             -0.128      23.174                          

 Data required time                                                 23.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.174                          
 Data arrival time                                                   7.732                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.442                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         I_ips_ddr_top/pll_clkin
 CLMA_22_184/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_184/Q1                    tco                   0.223       3.590 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.629       5.219         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_150_192/Y3                   td                    0.151       5.370 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.169       6.539         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMA_30_184/Y3                    td                    0.162       6.701 r       _N21192_inv/gateop_perm/Z
                                   net (fanout=8)        0.600       7.301         _N21192          
 CLMS_22_181/COUT                  td                    0.387       7.688 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.688         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N14497
 CLMS_22_185/CIN                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.688         Logic Levels: 3  
                                                                                   Logic: 0.923ns(21.361%), Route: 3.398ns(78.639%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000      22.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         I_ips_ddr_top/pll_clkin
 CLMS_22_185/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.187      23.352                          
 clock uncertainty                                      -0.050      23.302                          

 Setup time                                             -0.132      23.170                          

 Data required time                                                 23.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.170                          
 Data arrival time                                                   7.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.482                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         I_ips_ddr_top/pll_clkin
 CLMA_22_184/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_22_184/Q1                    tco                   0.223       3.590 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.629       5.219         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_150_192/Y3                   td                    0.151       5.370 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.169       6.539         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N137_rnmt
 CLMA_30_184/Y3                    td                    0.151       6.690 f       _N21192_inv/gateop_perm/Z
                                   net (fanout=8)        0.489       7.179         _N21192          
                                   td                    0.368       7.547 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.547         I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/_N14495
                                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.547         Logic Levels: 2  
                                                                                   Logic: 0.893ns(21.364%), Route: 3.287ns(78.636%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      22.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000      22.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         I_ips_ddr_top/pll_clkin
 CLMS_22_181/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.187      23.352                          
 clock uncertainty                                      -0.050      23.302                          

 Setup time                                             -0.115      23.187                          

 Data required time                                                 23.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.187                          
 Data arrival time                                                   7.547                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.640                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3[5]/opit_0_A2Q21/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3[9]/opit_0_A2Q21/Cin
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.610  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.181
  Launch Clock Delay      :  2.320
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      1.445       2.320         nt_sys_clk       
 CLMA_162_304/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3[5]/opit_0_A2Q21/CLK

 CLMA_162_304/Q0                   tco                   0.179       2.499 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3[5]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.059       2.558         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3 [4]
                                   td                    0.190       2.748 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3[5]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       2.748         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N18179
 CLMA_162_304/COUT                 td                    0.037       2.785 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       2.785         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N18181
 CLMA_162_308/CIN                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3[9]/opit_0_A2Q21/Cin

 Data arrival time                                                   2.785         Logic Levels: 1  
                                                                                   Logic: 0.406ns(87.312%), Route: 0.059ns(12.688%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.150       3.181         nt_sys_clk       
 CLMA_162_308/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr3[9]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.251       2.930                          
 clock uncertainty                                       0.000       2.930                          

 Hold time                                              -0.070       2.860                          

 Data required time                                                  2.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.860                          
 Data arrival time                                                   2.785                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.075                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].word_align_sync/sig_async_ff/opit_0/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].word_align_sync/sig_synced/opit_0/D
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.329  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.181
  Launch Clock Delay      :  2.571
  Clock Pessimism Removal :  -0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      1.696       2.571         nt_sys_clk       
 CLMA_162_316/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].word_align_sync/sig_async_ff/opit_0/CLK

 CLMA_162_316/Q3                   tco                   0.182       2.753 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].word_align_sync/sig_async_ff/opit_0/Q
                                   net (fanout=1)        0.226       2.979         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].word_align_sync/sig_async_ff
 CLMS_162_309/M0                                                           r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].word_align_sync/sig_synced/opit_0/D

 Data arrival time                                                   2.979         Logic Levels: 0  
                                                                                   Logic: 0.182ns(44.608%), Route: 0.226ns(55.392%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.150       3.181         nt_sys_clk       
 CLMS_162_309/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].word_align_sync/sig_synced/opit_0/CLK
 clock pessimism                                        -0.281       2.900                          
 clock uncertainty                                       0.000       2.900                          

 Hold time                                              -0.011       2.889                          

 Data required time                                                  2.889                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.889                          
 Data arrival time                                                   2.979                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.090                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[2]/opit_0_A2Q21/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[6]/opit_0_A2Q21/Cin
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.426  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.826
  Launch Clock Delay      :  2.244
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      1.369       2.244         nt_sys_clk       
 CLMS_162_289/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[2]/opit_0_A2Q21/CLK

 CLMS_162_289/Q0                   tco                   0.179       2.423 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[2]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.061       2.484         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6 [1]
                                   td                    0.190       2.674 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       2.674         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N15229
 CLMS_162_289/COUT                 td                    0.037       2.711 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       2.711         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N15231
 CLMS_162_293/CIN                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[6]/opit_0_A2Q21/Cin

 Data arrival time                                                   2.711         Logic Levels: 1  
                                                                                   Logic: 0.406ns(86.938%), Route: 0.061ns(13.062%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      1.795       2.826         nt_sys_clk       
 CLMS_162_293/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr6[6]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.156       2.670                          
 clock uncertainty                                       0.000       2.670                          

 Hold time                                              -0.070       2.600                          

 Data required time                                                  2.600                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.600                          
 Data arrival time                                                   2.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.111                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.497
  Launch Clock Delay      :  6.848
  Clock Pessimism Removal :  0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.037       6.848         ntclkbufg_1      
 CLMA_90_264/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_264/Q0                    tco                   0.221       7.069 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.492       7.561         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16]
 CLMA_94_284/Y6AB                  td                    0.343       7.904 r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N702_8[0]_muxf6/F
                                   net (fanout=3)        0.677       8.581         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_l
 CLMS_78_261/Y2                    td                    0.150       8.731 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N244/gateop_perm/Z
                                   net (fanout=9)        0.560       9.291         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_l_pre
                                   td                    0.368       9.659 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.659         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [2]
 CLMA_110_256/Y3                   td                    0.434      10.093 r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/gateop_A2/Y1
                                   net (fanout=2)        0.268      10.361         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31
 CLMA_102_260/Y2                   td                    0.381      10.742 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_51/gateop_perm/Z
                                   net (fanout=9)        0.074      10.816         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N25848
 CLMA_102_260/Y3                   td                    0.222      11.038 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_50[3]_2/gateop_perm/Z
                                   net (fanout=3)        0.157      11.195         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N101215_2
 CLMA_102_260/Y0                   td                    0.378      11.573 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/gateop/F
                                   net (fanout=2)        0.068      11.641         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N20533
 CLMS_102_261/Y3                   td                    0.360      12.001 r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_6/gateop_perm/Z
                                   net (fanout=1)        0.287      12.288         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N20812
 CLMA_110_260/C4                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  12.288         Logic Levels: 7  
                                                                                   Logic: 2.857ns(52.518%), Route: 2.583ns(47.482%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000      12.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.005      16.497         ntclkbufg_1      
 CLMA_110_260/CLK                                                          r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.332      16.829                          
 clock uncertainty                                      -0.350      16.479                          

 Setup time                                             -0.094      16.385                          

 Data required time                                                 16.385                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.385                          
 Data arrival time                                                  12.288                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.097                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925       6.736         ntclkbufg_1      
 CLMS_18_205/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_18_205/Q2                    tco                   0.223       6.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1080)     0.834       7.793         I_ips_ddr_top/u_ddrphy_top/calib_done
 CLMA_62_192/Y1                    td                    0.151       7.944 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/N114/gateop_perm/Z
                                   net (fanout=10)       0.808       8.752         s00_axi_rvalid   
 CLMS_94_165/Y2                    td                    0.150       8.902 f       mem_read_arbi_m0/N191/gateop_perm/Z
                                   net (fanout=11)       0.808       9.710         ch2_rd_burst_data_valid
                                   td                    0.180       9.890 f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.890         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N19256
 CLMS_78_121/COUT                  td                    0.044       9.934 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.934         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N19258
                                   td                    0.044       9.978 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.978         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N19260
 CLMS_78_125/Y3                    td                    0.387      10.365 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.275      10.640         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [7]
 CLMS_70_121/Y1                    td                    0.359      10.999 f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=3)        0.264      11.263         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_74_124/Y3                    td                    0.468      11.731 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N158.eq_2/gateop_A2/Y1
                                   net (fanout=1)        0.158      11.889         _N40             
 CLMA_74_128/A4                                                            r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.889         Logic Levels: 6  
                                                                                   Logic: 2.006ns(38.929%), Route: 3.147ns(61.071%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000      12.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895      16.387         ntclkbufg_1      
 CLMA_74_128/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.093      16.274                          

 Data required time                                                 16.274                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.274                          
 Data arrival time                                                  11.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.385                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_AQ/Cin
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925       6.736         ntclkbufg_1      
 CLMS_18_205/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_18_205/Q2                    tco                   0.223       6.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1080)     0.834       7.793         I_ips_ddr_top/u_ddrphy_top/calib_done
 CLMA_62_192/Y1                    td                    0.151       7.944 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/N114/gateop_perm/Z
                                   net (fanout=10)       0.808       8.752         s00_axi_rvalid   
 CLMS_94_165/Y2                    td                    0.150       8.902 f       mem_read_arbi_m0/N191/gateop_perm/Z
                                   net (fanout=11)       0.808       9.710         ch2_rd_burst_data_valid
                                   td                    0.180       9.890 f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.890         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N19256
 CLMS_78_121/COUT                  td                    0.044       9.934 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.934         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N19258
                                   td                    0.044       9.978 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.978         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N19260
 CLMS_78_125/Y3                    td                    0.387      10.365 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.275      10.640         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [7]
 CLMS_70_121/Y1                    td                    0.359      10.999 f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=3)        0.363      11.362         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wwptr [7]
 CLMS_74_129/COUT                  td                    0.391      11.753 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      11.753         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N287_5.co [8]
 CLMS_74_133/CIN                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_AQ/Cin

 Data arrival time                                                  11.753         Logic Levels: 6  
                                                                                   Logic: 1.929ns(38.449%), Route: 3.088ns(61.551%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000      12.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895      16.387         ntclkbufg_1      
 CLMS_74_133/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_AQ/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.132      16.235                          

 Data required time                                                 16.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.235                          
 Data arrival time                                                  11.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.482                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1dp/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.848
  Launch Clock Delay      :  6.497
  Clock Pessimism Removal :  -0.336

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.005       6.497         ntclkbufg_1      
 CLMA_46_256/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_46_256/Q0                    tco                   0.179       6.676 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.073       6.749         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_46_257/M0                                                            f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1dp/WADM0

 Data arrival time                                                   6.749         Logic Levels: 0  
                                                                                   Logic: 0.179ns(71.032%), Route: 0.073ns(28.968%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.037       6.848         ntclkbufg_1      
 CLMS_46_257/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1dp/WCLK
 clock pessimism                                        -0.336       6.512                          
 clock uncertainty                                       0.200       6.712                          

 Hold time                                               0.293       7.005                          

 Data required time                                                  7.005                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.005                          
 Data arrival time                                                   6.749                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.256                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/ram16x1d/WD
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.848
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895       6.387         ntclkbufg_1      
 CLMA_94_244/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_244/Q1                    tco                   0.180       6.567 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_cmd[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.243       6.810         I_ips_ddr_top/u_ipsxb_ddrc_top/dcd_wr_cmd [3]
 CLMS_94_253/BD                                                            f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/ram16x1d/WD

 Data arrival time                                                   6.810         Logic Levels: 0  
                                                                                   Logic: 0.180ns(42.553%), Route: 0.243ns(57.447%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.037       6.848         ntclkbufg_1      
 CLMS_94_253/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/ram16x1d/WCLK
 clock pessimism                                        -0.319       6.529                          
 clock uncertainty                                       0.200       6.729                          

 Hold time                                               0.293       7.022                          

 Data required time                                                  7.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.022                          
 Data arrival time                                                   6.810                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.212                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1dp/WADM1
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.848
  Launch Clock Delay      :  6.497
  Clock Pessimism Removal :  -0.336

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.005       6.497         ntclkbufg_1      
 CLMA_46_256/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_46_256/Q1                    tco                   0.180       6.677 f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.144       6.821         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [1]
 CLMS_46_257/M1                                                            f       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1dp/WADM1

 Data arrival time                                                   6.821         Logic Levels: 0  
                                                                                   Logic: 0.180ns(55.556%), Route: 0.144ns(44.444%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.037       6.848         ntclkbufg_1      
 CLMS_46_257/CLK                                                           r       I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1dp/WCLK
 clock pessimism                                        -0.336       6.512                          
 clock uncertainty                                       0.200       6.712                          

 Hold time                                               0.293       7.005                          

 Data required time                                                  7.005                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.005                          
 Data arrival time                                                   6.821                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.184                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1770.925 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.925         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1770.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478    1771.461         _N48             
 PLL_158_75/CLK_OUT1               td                    0.079    1771.540 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614    1772.154         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    1772.154 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.925    1773.079         ntclkbufg_3      
 CLMS_162_185/CLK                                                          r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMS_162_185/Q2                   tco                   0.223    1773.302 f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.185    1773.487         frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6]
 CLMS_162_181/M2                                                           f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                1773.487         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.657%), Route: 0.185ns(45.343%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1770.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1770.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423    1772.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    1772.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1773.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1773.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1774.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1774.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    1774.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1774.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1775.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    1775.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895    1776.387         ntclkbufg_1      
 CLMS_162_181/CLK                                                          r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.152    1776.539                          
 clock uncertainty                                      -0.350    1776.189                          

 Setup time                                             -0.068    1776.121                          

 Data required time                                               1776.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1776.121                          
 Data arrival time                                                1773.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.634                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q/CLK
Endpoint    : frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1770.925 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.925         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1770.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478    1771.461         _N48             
 PLL_158_75/CLK_OUT1               td                    0.079    1771.540 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614    1772.154         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    1772.154 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.925    1773.079         ntclkbufg_3      
 CLMS_122_141/CLK                                                          r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q/CLK

 CLMS_122_141/Q2                   tco                   0.223    1773.302 f       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q/Q
                                   net (fanout=1)        0.184    1773.486         frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [9]
 CLMS_122_137/M2                                                           f       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                1773.486         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.791%), Route: 0.184ns(45.209%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1770.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1770.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423    1772.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    1772.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1773.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1773.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1774.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1774.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    1774.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1774.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1775.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    1775.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895    1776.387         ntclkbufg_1      
 CLMS_122_137/CLK                                                          r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.152    1776.539                          
 clock uncertainty                                      -0.350    1776.189                          

 Setup time                                             -0.068    1776.121                          

 Data required time                                               1776.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1776.121                          
 Data arrival time                                                1773.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.635                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1770.925 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.925         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1770.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478    1771.461         _N48             
 PLL_158_75/CLK_OUT1               td                    0.079    1771.540 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614    1772.154         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    1772.154 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.925    1773.079         ntclkbufg_3      
 CLMA_70_124/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_70_124/Q1                    tco                   0.223    1773.302 f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.179    1773.481         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4]
 CLMS_70_121/M0                                                            f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                1773.481         Logic Levels: 0  
                                                                                   Logic: 0.223ns(55.473%), Route: 0.179ns(44.527%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1770.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1770.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423    1772.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    1772.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1773.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1773.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1774.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1774.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    1774.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1774.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1775.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    1775.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895    1776.387         ntclkbufg_1      
 CLMS_70_121/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.152    1776.539                          
 clock uncertainty                                      -0.350    1776.189                          

 Setup time                                             -0.068    1776.121                          

 Data required time                                               1776.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1776.121                          
 Data arrival time                                                1773.481                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.640                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    6730.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    6730.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463    6731.310         _N48             
 PLL_158_75/CLK_OUT1               td                    0.074    6731.384 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    6731.987         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    6731.987 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.895    6732.882         ntclkbufg_3      
 CLMA_70_124/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_70_124/Q3                    tco                   0.178    6733.060 f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058    6733.118         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [5]
 CLMS_70_125/AD                                                            f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                6733.118         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    6730.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    6730.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449    6732.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    6732.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    6733.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    6733.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    6734.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    6734.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    6734.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6734.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    6735.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    6735.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925    6736.736         ntclkbufg_1      
 CLMS_70_125/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                        -0.152    6736.584                          
 clock uncertainty                                       0.350    6736.934                          

 Hold time                                               0.040    6736.974                          

 Data required time                                               6736.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6736.974                          
 Data arrival time                                                6733.118                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.856                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    6730.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    6730.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463    6731.310         _N48             
 PLL_158_75/CLK_OUT1               td                    0.074    6731.384 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    6731.987         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    6731.987 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.895    6732.882         ntclkbufg_3      
 CLMA_70_128/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK

 CLMA_70_128/Q3                    tco                   0.178    6733.060 f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.059    6733.119         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [12]
 CLMS_70_129/AD                                                            f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/D

 Data arrival time                                                6733.119         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    6730.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    6730.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449    6732.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    6732.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    6733.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    6733.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    6734.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    6734.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    6734.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6734.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    6735.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    6735.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925    6736.736         ntclkbufg_1      
 CLMS_70_129/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/CLK
 clock pessimism                                        -0.152    6736.584                          
 clock uncertainty                                       0.350    6736.934                          

 Hold time                                               0.040    6736.974                          

 Data required time                                               6736.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6736.974                          
 Data arrival time                                                6733.119                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.855                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_write_req_gen_m3/write_addr_index[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/frame_fifo_write_m0/write_addr_index_d0[1]/opit_0_inv/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    6730.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    6730.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463    6731.310         _N48             
 PLL_158_75/CLK_OUT1               td                    0.074    6731.384 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    6731.987         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    6731.987 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.895    6732.882         ntclkbufg_3      
 CLMA_94_176/CLK                                                           r       hdmi_write_req_gen_m3/write_addr_index[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_176/Q3                    tco                   0.178    6733.060 f       hdmi_write_req_gen_m3/write_addr_index[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059    6733.119         ch3_write_addr_index[1]
 CLMS_94_177/AD                                                            f       frame_read_write_m3/frame_fifo_write_m0/write_addr_index_d0[1]/opit_0_inv/D

 Data arrival time                                                6733.119         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    6730.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    6730.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449    6732.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    6732.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    6733.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    6733.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    6734.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    6734.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    6734.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6734.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    6735.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    6735.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925    6736.736         ntclkbufg_1      
 CLMS_94_177/CLK                                                           r       frame_read_write_m3/frame_fifo_write_m0/write_addr_index_d0[1]/opit_0_inv/CLK
 clock pessimism                                        -0.152    6736.584                          
 clock uncertainty                                       0.350    6736.934                          

 Hold time                                               0.040    6736.974                          

 Data required time                                               6736.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6736.974                          
 Data arrival time                                                6733.119                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.855                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.440  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      1379.805    1379.805 r                        
 P20                                                     0.000    1379.805 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1379.879         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1380.740 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1380.740         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1380.798 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478    1381.276         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089    1381.365 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614    1381.979         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    1381.979 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925    1382.904         ntclkbufg_8      
 CLMA_126_164/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_126_164/Q1                   tco                   0.223    1383.127 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.160    1383.287         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [9]
 CLMA_126_165/M1                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                1383.287         Logic Levels: 0  
                                                                                   Logic: 0.223ns(58.225%), Route: 0.160ns(41.775%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1380.000    1380.000 r                        
 P20                                                     0.000    1380.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1380.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1380.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1380.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1380.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423    1382.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    1382.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1383.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1383.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1384.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1384.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    1384.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1384.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1385.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    1385.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895    1386.387         ntclkbufg_1      
 CLMA_126_165/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.152    1386.539                          
 clock uncertainty                                      -0.350    1386.189                          

 Setup time                                             -0.068    1386.121                          

 Data required time                                               1386.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1386.121                          
 Data arrival time                                                1383.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.834                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.440  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      1379.805    1379.805 r                        
 P20                                                     0.000    1379.805 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1379.879         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1380.740 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1380.740         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1380.798 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478    1381.276         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089    1381.365 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614    1381.979         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    1381.979 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925    1382.904         ntclkbufg_8      
 CLMS_130_149/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMS_130_149/Q0                   tco                   0.221    1383.125 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.081    1383.206         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [5]
 CLMA_130_148/M0                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                1383.206         Logic Levels: 0  
                                                                                   Logic: 0.221ns(73.179%), Route: 0.081ns(26.821%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1380.000    1380.000 r                        
 P20                                                     0.000    1380.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1380.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1380.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1380.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1380.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423    1382.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    1382.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1383.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1383.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1384.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1384.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    1384.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1384.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1385.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    1385.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895    1386.387         ntclkbufg_1      
 CLMA_130_148/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.152    1386.539                          
 clock uncertainty                                      -0.350    1386.189                          

 Setup time                                             -0.068    1386.121                          

 Data required time                                               1386.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1386.121                          
 Data arrival time                                                1383.206                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.915                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.440  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      1379.805    1379.805 r                        
 P20                                                     0.000    1379.805 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1379.879         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1380.740 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1380.740         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1380.798 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478    1381.276         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089    1381.365 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614    1381.979         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    1381.979 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925    1382.904         ntclkbufg_8      
 CLMA_126_148/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_126_148/Q0                   tco                   0.221    1383.125 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.079    1383.204         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [7]
 CLMA_126_149/M0                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                1383.204         Logic Levels: 0  
                                                                                   Logic: 0.221ns(73.667%), Route: 0.079ns(26.333%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1380.000    1380.000 r                        
 P20                                                     0.000    1380.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1380.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1380.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1380.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1380.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423    1382.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    1382.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1383.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1383.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1384.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1384.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    1384.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1384.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1385.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    1385.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895    1386.387         ntclkbufg_1      
 CLMA_126_149/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.152    1386.539                          
 clock uncertainty                                      -0.350    1386.189                          

 Setup time                                             -0.068    1386.121                          

 Data required time                                               1386.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1386.121                          
 Data arrival time                                                1383.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.917                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.692  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084       1.394 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       1.997 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895       2.892         ntclkbufg_8      
 CLMA_126_164/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_126_164/Q3                   tco                   0.178       3.070 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       3.128         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [10]
 CLMA_126_165/AD                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                   3.128         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925       6.736         ntclkbufg_1      
 CLMA_126_165/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Hold time                                               0.040       6.974                          

 Data required time                                                  6.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.974                          
 Data arrival time                                                   3.128                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.846                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.692  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084       1.394 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       1.997 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895       2.892         ntclkbufg_8      
 CLMA_130_144/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_130_144/Q2                   tco                   0.180       3.072 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       3.130         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4]
 CLMS_130_145/CD                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                   3.130         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925       6.736         ntclkbufg_1      
 CLMS_130_145/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Hold time                                               0.040       6.974                          

 Data required time                                                  6.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.974                          
 Data arrival time                                                   3.130                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.844                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.692  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084       1.394 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       1.997 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895       2.892         ntclkbufg_8      
 CLMS_130_149/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMS_130_149/Q3                   tco                   0.178       3.070 f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.060       3.130         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6]
 CLMA_130_148/AD                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                   3.130         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.790%), Route: 0.060ns(25.210%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925       6.736         ntclkbufg_1      
 CLMA_130_148/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Hold time                                               0.040       6.974                          

 Data required time                                                  6.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.974                          
 Data arrival time                                                   3.130                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.844                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       4.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       4.770 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       4.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       4.770 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       4.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       4.770 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.585 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.585 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         I_ips_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.585 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         I_ips_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       4.770 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       4.770 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       4.770         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       4.770 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.585 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.585 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         I_ips_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.585 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       I_ips_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         I_ips_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.093         ntclkbufg_7      
 CLMA_310_124/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_124/Q1                   tco                   0.224       3.317 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.299       3.616         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMS_298_121/Y3                   td                    0.243       3.859 f       ms72xx_ctl/ms7200_ctl/N2031_3/gateop_perm/Z
                                   net (fanout=1)        0.275       4.134         ms72xx_ctl/ms7200_ctl/_N92162
 CLMA_302_129/Y0                   td                    0.150       4.284 f       ms72xx_ctl/ms7200_ctl/N8_5/gateop_perm/Z
                                   net (fanout=6)        0.381       4.665         ms72xx_ctl/ms7200_ctl/_N92414
 CLMA_310_120/Y3                   td                    0.162       4.827 r       ms72xx_ctl/ms7200_ctl/N63_1/gateop_perm/Z
                                   net (fanout=17)       0.288       5.115         ms72xx_ctl/ms7200_ctl/N261
 CLMA_310_132/Y0                   td                    0.380       5.495 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.302       5.797         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_298_133/Y0                   td                    0.378       6.175 f       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.163       6.338         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_298_132/Y0                   td                    0.150       6.488 f       ms72xx_ctl/ms7200_ctl/N8_8/gateop_perm/Z
                                   net (fanout=3)        0.260       6.748         ms72xx_ctl/ms7200_ctl/N8
 CLMA_302_129/CE                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   6.748         Logic Levels: 6  
                                                                                   Logic: 1.687ns(46.156%), Route: 1.968ns(53.844%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N48             
 PLL_158_75/CLK_OUT0               td                    0.078     101.388 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000     101.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.886         ntclkbufg_7      
 CLMA_302_129/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.177     103.063                          
 clock uncertainty                                      -0.150     102.913                          

 Setup time                                             -0.476     102.437                          

 Data required time                                                102.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.437                          
 Data arrival time                                                   6.748                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.689                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.093         ntclkbufg_7      
 CLMA_310_124/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_124/Q1                   tco                   0.224       3.317 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.299       3.616         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMS_298_121/Y3                   td                    0.243       3.859 f       ms72xx_ctl/ms7200_ctl/N2031_3/gateop_perm/Z
                                   net (fanout=1)        0.275       4.134         ms72xx_ctl/ms7200_ctl/_N92162
 CLMA_302_129/Y0                   td                    0.150       4.284 f       ms72xx_ctl/ms7200_ctl/N8_5/gateop_perm/Z
                                   net (fanout=6)        0.381       4.665         ms72xx_ctl/ms7200_ctl/_N92414
 CLMA_310_120/Y3                   td                    0.162       4.827 r       ms72xx_ctl/ms7200_ctl/N63_1/gateop_perm/Z
                                   net (fanout=17)       0.288       5.115         ms72xx_ctl/ms7200_ctl/N261
 CLMA_310_132/Y0                   td                    0.380       5.495 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.302       5.797         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_298_133/Y0                   td                    0.378       6.175 f       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.163       6.338         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_298_132/Y0                   td                    0.150       6.488 f       ms72xx_ctl/ms7200_ctl/N8_8/gateop_perm/Z
                                   net (fanout=3)        0.260       6.748         ms72xx_ctl/ms7200_ctl/N8
 CLMA_302_129/CE                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   6.748         Logic Levels: 6  
                                                                                   Logic: 1.687ns(46.156%), Route: 1.968ns(53.844%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N48             
 PLL_158_75/CLK_OUT0               td                    0.078     101.388 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000     101.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.886         ntclkbufg_7      
 CLMA_302_129/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.177     103.063                          
 clock uncertainty                                      -0.150     102.913                          

 Setup time                                             -0.476     102.437                          

 Data required time                                                102.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.437                          
 Data arrival time                                                   6.748                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.689                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L3
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.093         ntclkbufg_7      
 CLMA_310_124/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_310_124/Q1                   tco                   0.224       3.317 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.299       3.616         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMS_298_121/Y3                   td                    0.243       3.859 f       ms72xx_ctl/ms7200_ctl/N2031_3/gateop_perm/Z
                                   net (fanout=1)        0.275       4.134         ms72xx_ctl/ms7200_ctl/_N92162
 CLMA_302_129/Y0                   td                    0.150       4.284 f       ms72xx_ctl/ms7200_ctl/N8_5/gateop_perm/Z
                                   net (fanout=6)        0.381       4.665         ms72xx_ctl/ms7200_ctl/_N92414
 CLMA_310_120/Y3                   td                    0.162       4.827 r       ms72xx_ctl/ms7200_ctl/N63_1/gateop_perm/Z
                                   net (fanout=17)       0.288       5.115         ms72xx_ctl/ms7200_ctl/N261
 CLMA_310_132/Y0                   td                    0.380       5.495 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.302       5.797         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_298_133/Y0                   td                    0.378       6.175 f       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.163       6.338         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_298_132/Y0                   td                    0.150       6.488 f       ms72xx_ctl/ms7200_ctl/N8_8/gateop_perm/Z
                                   net (fanout=3)        0.262       6.750         ms72xx_ctl/ms7200_ctl/N8
 CLMA_302_132/A3                                                           f       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L3

 Data arrival time                                                   6.750         Logic Levels: 6  
                                                                                   Logic: 1.687ns(46.131%), Route: 1.970ns(53.869%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N48             
 PLL_158_75/CLK_OUT0               td                    0.078     101.388 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000     101.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.886         ntclkbufg_7      
 CLMA_302_132/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.177     103.063                          
 clock uncertainty                                      -0.150     102.913                          

 Setup time                                             -0.308     102.605                          

 Data required time                                                102.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.605                          
 Data arrival time                                                   6.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.855                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[6]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       1.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.886         ntclkbufg_7      
 CLMA_302_137/CLK                                                          r       ms72xx_ctl/ms7200_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK

 CLMA_302_137/Q1                   tco                   0.184       3.070 r       ms72xx_ctl/ms7200_ctl/cmd_index[1]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.138       3.208         ms72xx_ctl/ms7200_ctl/cmd_index [1]
 DRM_306_128/ADA0[6]                                                       r       ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[6]

 Data arrival time                                                   3.208         Logic Levels: 0  
                                                                                   Logic: 0.184ns(57.143%), Route: 0.138ns(42.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.093         ntclkbufg_7      
 DRM_306_128/CLKA[0]                                                       r       ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.127       3.032                          

 Data required time                                                  3.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.032                          
 Data arrival time                                                   3.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.176                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_tx/pluse_2d/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_tx/pluse_3d/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       1.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.886         ntclkbufg_7      
 CLMA_302_104/CLK                                                          r       ms72xx_ctl/iic_dri_tx/pluse_2d/opit_0_inv/CLK

 CLMA_302_104/Q3                   tco                   0.178       3.064 f       ms72xx_ctl/iic_dri_tx/pluse_2d/opit_0_inv/Q
                                   net (fanout=2)        0.059       3.123         ms72xx_ctl/iic_dri_tx/pluse_2d
 CLMA_302_104/AD                                                           f       ms72xx_ctl/iic_dri_tx/pluse_3d/opit_0_inv/D

 Data arrival time                                                   3.123         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.093         ntclkbufg_7      
 CLMA_302_104/CLK                                                          r       ms72xx_ctl/iic_dri_tx/pluse_3d/opit_0_inv/CLK
 clock pessimism                                        -0.206       2.887                          
 clock uncertainty                                       0.000       2.887                          

 Hold time                                               0.040       2.927                          

 Data required time                                                  2.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.927                          
 Data arrival time                                                   3.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/receiv_data[0]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/receiv_data[1]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       1.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.886         ntclkbufg_7      
 CLMS_314_129/CLK                                                          r       ms72xx_ctl/iic_dri_rx/receiv_data[0]/opit_0_inv/CLK

 CLMS_314_129/Q3                   tco                   0.178       3.064 f       ms72xx_ctl/iic_dri_rx/receiv_data[0]/opit_0_inv/Q
                                   net (fanout=2)        0.061       3.125         ms72xx_ctl/iic_dri_rx/receiv_data [0]
 CLMS_314_129/AD                                                           f       ms72xx_ctl/iic_dri_rx/receiv_data[1]/opit_0_inv/D

 Data arrival time                                                   3.125         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.093         ntclkbufg_7      
 CLMS_314_129/CLK                                                          r       ms72xx_ctl/iic_dri_rx/receiv_data[1]/opit_0_inv/CLK
 clock pessimism                                        -0.206       2.887                          
 clock uncertainty                                       0.000       2.887                          

 Hold time                                               0.040       2.927                          

 Data required time                                                  2.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.927                          
 Data arrival time                                                   3.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.198                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_1/image_brightness_inst/data_r[9]/opit_0_inv/CLK
Endpoint    : u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[7]/opit_0_MUX4TO1Q/I0
Path Group  : top|pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.925       3.377         ntclkbufg_6      
 CLMA_182_101/CLK                                                          r       u_hdmi_data_in_1/image_brightness_inst/data_r[9]/opit_0_inv/CLK

 CLMA_182_101/Y0                   tco                   0.283       3.660 f       u_hdmi_data_in_1/image_brightness_inst/data_r[9]/opit_0_inv/Q
                                   net (fanout=1)        0.383       4.043         u_hdmi_data_in_1/image_brightness_inst/data_r [9]
 CLMA_186_88/Y1                    td                    0.244       4.287 f       u_hdmi_data_in_1/image_brightness_inst/N93[9]/gateop_perm/Z
                                   net (fanout=8)        0.460       4.747         u_hdmi_data_in_1/brightness_data [9]
                                   td                    0.368       5.115 f       u_hdmi_data_in_1/image_contrast_inst/N171.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.115         u_hdmi_data_in_1/image_contrast_inst/N171.co [2]
 CLMS_166_105/Y3                   td                    0.106       5.221 f       u_hdmi_data_in_1/image_contrast_inst/N171.lt_2/gateop_A2/Y1
                                   net (fanout=11)       0.389       5.610         _N20             
 CLMA_174_116/Y3                   td                    0.222       5.832 f       u_hdmi_data_in_1/image_contrast_inst/N172/gateop_perm/Z
                                   net (fanout=9)        0.283       6.115         u_hdmi_data_in_1/image_contrast_inst/N172_rnmt
                                   td                    0.368       6.483 f       u_hdmi_data_in_1/image_contrast_inst/N193_1_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.483         u_hdmi_data_in_1/image_contrast_inst/_N15532
 CLMA_174_108/COUT                 td                    0.044       6.527 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.527         u_hdmi_data_in_1/image_contrast_inst/_N15534
 CLMA_174_112/Y1                   td                    0.383       6.910 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_4/gateop_A2/Y1
                                   net (fanout=1)        0.290       7.200         u_hdmi_data_in_1/image_contrast_inst/_N101302_3
 CLMA_182_112/COUT                 td                    0.394       7.594 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.594         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [3]
 CLMA_182_116/Y1                   td                    0.383       7.977 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_4/gateop_A2/Y1
                                   net (fanout=1)        0.328       8.305         u_hdmi_data_in_1/image_contrast_inst/_N101305_2
 CLMS_174_109/DD                                                           r       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[7]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                   8.305         Logic Levels: 7  
                                                                                   Logic: 2.795ns(56.717%), Route: 2.133ns(43.283%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                    1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N67             
 USCM_84_115/CLK_USCM              td                    0.000    1002.279 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.895    1003.174         ntclkbufg_6      
 CLMS_174_109/CLK                                                          r       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[7]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.184    1003.358                          
 clock uncertainty                                      -0.050    1003.308                          

 Setup time                                             -0.127    1003.181                          

 Data required time                                               1003.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.181                          
 Data arrival time                                                   8.305                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.876                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_1/image_brightness_inst/data_r[9]/opit_0_inv/CLK
Endpoint    : u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[5]/opit_0_MUX4TO1Q/I0
Path Group  : top|pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.925       3.377         ntclkbufg_6      
 CLMA_182_101/CLK                                                          r       u_hdmi_data_in_1/image_brightness_inst/data_r[9]/opit_0_inv/CLK

 CLMA_182_101/Y0                   tco                   0.283       3.660 f       u_hdmi_data_in_1/image_brightness_inst/data_r[9]/opit_0_inv/Q
                                   net (fanout=1)        0.383       4.043         u_hdmi_data_in_1/image_brightness_inst/data_r [9]
 CLMA_186_88/Y1                    td                    0.244       4.287 f       u_hdmi_data_in_1/image_brightness_inst/N93[9]/gateop_perm/Z
                                   net (fanout=8)        0.460       4.747         u_hdmi_data_in_1/brightness_data [9]
                                   td                    0.368       5.115 f       u_hdmi_data_in_1/image_contrast_inst/N171.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.115         u_hdmi_data_in_1/image_contrast_inst/N171.co [2]
 CLMS_166_105/Y3                   td                    0.106       5.221 f       u_hdmi_data_in_1/image_contrast_inst/N171.lt_2/gateop_A2/Y1
                                   net (fanout=11)       0.389       5.610         _N20             
 CLMA_174_116/Y3                   td                    0.222       5.832 f       u_hdmi_data_in_1/image_contrast_inst/N172/gateop_perm/Z
                                   net (fanout=9)        0.283       6.115         u_hdmi_data_in_1/image_contrast_inst/N172_rnmt
                                   td                    0.368       6.483 f       u_hdmi_data_in_1/image_contrast_inst/N193_1_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.483         u_hdmi_data_in_1/image_contrast_inst/_N15532
 CLMA_174_108/COUT                 td                    0.044       6.527 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.527         u_hdmi_data_in_1/image_contrast_inst/_N15534
 CLMA_174_112/Y0                   td                    0.206       6.733 r       u_hdmi_data_in_1/image_contrast_inst/N193_1_4/gateop_A2/Y0
                                   net (fanout=1)        0.292       7.025         u_hdmi_data_in_1/image_contrast_inst/_N101301_3
                                   td                    0.368       7.393 f       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.393         u_hdmi_data_in_1/image_contrast_inst/N155_1.co [1]
 CLMA_182_112/Y3                   td                    0.387       7.780 r       u_hdmi_data_in_1/image_contrast_inst/N155_1.fsub_2/gateop_A2/Y1
                                   net (fanout=1)        0.379       8.159         u_hdmi_data_in_1/image_contrast_inst/_N101303_2
 CLMS_174_109/BD                                                           r       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[5]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                   8.159         Logic Levels: 6  
                                                                                   Logic: 2.596ns(54.287%), Route: 2.186ns(45.713%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                    1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N67             
 USCM_84_115/CLK_USCM              td                    0.000    1002.279 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.895    1003.174         ntclkbufg_6      
 CLMS_174_109/CLK                                                          r       u_hdmi_data_in_1/image_contrast_inst/r_data_d1[8:0]_1[5]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.184    1003.358                          
 clock uncertainty                                      -0.050    1003.308                          

 Setup time                                             -0.127    1003.181                          

 Data required time                                               1003.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.181                          
 Data arrival time                                                   8.159                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.022                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/CLK
Endpoint    : u_hdmi_data_in_1/image_contrast_inst/g_data_d1[8:0]_1[8]/opit_0_AQ_perm/Cin
Path Group  : top|pixclk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.925       3.377         ntclkbufg_6      
 CLMS_170_89/CLK                                                           r       u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/CLK

 CLMS_170_89/Q3                    tco                   0.220       3.597 f       u_hdmi_data_in_1/image_brightness_inst/de_r/opit_0_inv/Q
                                   net (fanout=30)       0.352       3.949         u_hdmi_data_in_1/brightness_de
 CLMS_174_85/Y3                    td                    0.360       4.309 f       u_hdmi_data_in_1/image_brightness_inst/N93[1]/gateop_perm/Z
                                   net (fanout=8)        0.609       4.918         u_hdmi_data_in_1/brightness_data [1]
                                   td                    0.368       5.286 f       u_hdmi_data_in_1/image_contrast_inst/N94.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.286         u_hdmi_data_in_1/image_contrast_inst/N94.co [2]
 CLMA_182_104/Y3                   td                    0.106       5.392 f       u_hdmi_data_in_1/image_contrast_inst/N94.lt_2/gateop_A2/Y1
                                   net (fanout=4)        0.373       5.765         _N19             
 CLMA_174_100/Y2                   td                    0.150       5.915 f       u_hdmi_data_in_1/image_contrast_inst/N96/gateop_perm/Z
                                   net (fanout=7)        0.372       6.287         u_hdmi_data_in_1/image_contrast_inst/N96_rnmt
 CLMA_174_100/Y0                   td                    0.378       6.665 f       u_hdmi_data_in_1/image_contrast_inst/N332_3/gateop_perm/Z
                                   net (fanout=8)        0.467       7.132         u_hdmi_data_in_1/image_contrast_inst/N332_rnmt
 CLMS_170_89/Y3                    td                    0.243       7.375 f       u_hdmi_data_in_1/image_contrast_inst/N294_12[3]/gateop_perm/Z
                                   net (fanout=1)        0.260       7.635         u_hdmi_data_in_1/image_contrast_inst/_N31786
                                   td                    0.368       8.003 f       u_hdmi_data_in_1/image_contrast_inst/g_data_d1[8:0]_1[3]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       8.003         u_hdmi_data_in_1/image_contrast_inst/N41_1.co [1]
 CLMS_170_93/COUT                  td                    0.044       8.047 r       u_hdmi_data_in_1/image_contrast_inst/g_data_d1[8:0]_1[5]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.047         u_hdmi_data_in_1/image_contrast_inst/N41_1.co [3]
                                   td                    0.044       8.091 r       u_hdmi_data_in_1/image_contrast_inst/g_data_d1[8:0]_1[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.091         u_hdmi_data_in_1/image_contrast_inst/N41_1.co [5]
                                                                           r       u_hdmi_data_in_1/image_contrast_inst/g_data_d1[8:0]_1[8]/opit_0_AQ_perm/Cin

 Data arrival time                                                   8.091         Logic Levels: 6  
                                                                                   Logic: 2.281ns(48.388%), Route: 2.433ns(51.612%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                    1000.000    1000.000 r                        
 AA12                                                    0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    1000.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    1000.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    1000.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N67             
 USCM_84_115/CLK_USCM              td                    0.000    1002.279 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.895    1003.174         ntclkbufg_6      
 CLMS_170_97/CLK                                                           r       u_hdmi_data_in_1/image_contrast_inst/g_data_d1[8:0]_1[8]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.188    1003.362                          
 clock uncertainty                                      -0.050    1003.312                          

 Setup time                                             -0.128    1003.184                          

 Data required time                                               1003.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.184                          
 Data arrival time                                                   8.091                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.093                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_1/u_video_scale_down/vout_dat[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hdmi_data_in_1/image_brightness_inst/data_r[3]/opit_0_inv/D
Path Group  : top|pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       2.279 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.895       3.174         ntclkbufg_6      
 CLMS_186_81/CLK                                                           r       u_hdmi_data_in_1/u_video_scale_down/vout_dat[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_186_81/Q0                    tco                   0.182       3.356 r       u_hdmi_data_in_1/u_video_scale_down/vout_dat[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.135       3.491         u_hdmi_data_in_1/vout_dat [3]
 CLMA_182_85/M0                                                            r       u_hdmi_data_in_1/image_brightness_inst/data_r[3]/opit_0_inv/D

 Data arrival time                                                   3.491         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.413%), Route: 0.135ns(42.587%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.925       3.377         ntclkbufg_6      
 CLMA_182_85/CLK                                                           r       u_hdmi_data_in_1/image_brightness_inst/data_r[3]/opit_0_inv/CLK
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Hold time                                              -0.011       3.182                          

 Data required time                                                  3.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.182                          
 Data arrival time                                                   3.491                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_1/image_brightness_inst/b_out[8:0]_1[8]/opit_0_A2Q21/CLK
Endpoint    : u_hdmi_data_in_1/image_contrast_inst/data_r[3]/opit_0_inv_L5Q_perm/L0
Path Group  : top|pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       2.279 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.895       3.174         ntclkbufg_6      
 CLMS_174_85/CLK                                                           r       u_hdmi_data_in_1/image_brightness_inst/b_out[8:0]_1[8]/opit_0_A2Q21/CLK

 CLMS_174_85/Q1                    tco                   0.180       3.354 f       u_hdmi_data_in_1/image_brightness_inst/b_out[8:0]_1[8]/opit_0_A2Q21/Q1
                                   net (fanout=8)        0.067       3.421         u_hdmi_data_in_1/image_brightness_inst/b_out [8]
 CLMA_174_84/C0                                                            f       u_hdmi_data_in_1/image_contrast_inst/data_r[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.421         Logic Levels: 0  
                                                                                   Logic: 0.180ns(72.874%), Route: 0.067ns(27.126%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.925       3.377         ntclkbufg_6      
 CLMA_174_84/CLK                                                           r       u_hdmi_data_in_1/image_contrast_inst/data_r[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.188       3.189                          
 clock uncertainty                                       0.000       3.189                          

 Hold time                                              -0.077       3.112                          

 Data required time                                                  3.112                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.112                          
 Data arrival time                                                   3.421                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_data_in_1/u_video_scale_down/vout_dat[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hdmi_data_in_1/image_brightness_inst/data_r[5]/opit_0_inv/D
Path Group  : top|pixclk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       2.279 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.895       3.174         ntclkbufg_6      
 CLMA_186_80/CLK                                                           r       u_hdmi_data_in_1/u_video_scale_down/vout_dat[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_80/Q3                    tco                   0.182       3.356 r       u_hdmi_data_in_1/u_video_scale_down/vout_dat[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.137       3.493         u_hdmi_data_in_1/vout_dat [5]
 CLMA_182_85/M3                                                            r       u_hdmi_data_in_1/image_brightness_inst/data_r[5]/opit_0_inv/D

 Data arrival time                                                   3.493         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.053%), Route: 0.137ns(42.947%)
----------------------------------------------------------------------------------------------------

 Clock top|pixclk_in (rising edge)                       0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N67             
 USCM_84_115/CLK_USCM              td                    0.000       2.452 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=224)      0.925       3.377         ntclkbufg_6      
 CLMA_182_85/CLK                                                           r       u_hdmi_data_in_1/image_brightness_inst/data_r[5]/opit_0_inv/CLK
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Hold time                                              -0.011       3.182                          

 Data required time                                                  3.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.182                          
 Data arrival time                                                   3.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.311                          
====================================================================================================

====================================================================================================

Startpoint  : N658_m1/gopapm/CLK
Endpoint    : fft_abs[32]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.925       3.099         ntclkbufg_0      
 APM_258_128/CLK                                                           r       N658_m1/gopapm/CLK

 APM_258_128/PO[0]                 tco                   2.016       5.115 r       N658_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       5.115         _N13907          
 APM_258_140/PO[0]                 td                    1.339       6.454 r       N658_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000       6.454         _N99             
 APM_258_152/P[1]                  td                    1.398       7.852 f       N658_m3/gopapm/P[1]
                                   net (fanout=2)        0.670       8.522         N658[19]         
 CLMA_282_140/COUT                 td                    0.391       8.913 r       N662_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.913         _N14172          
                                   td                    0.044       8.957 r       N662_21/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.957         _N14174          
 CLMA_282_144/COUT                 td                    0.044       9.001 r       N662_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.001         _N14176          
                                   td                    0.044       9.045 r       fft_abs[25]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000       9.045         _N14178          
 CLMA_282_148/COUT                 td                    0.044       9.089 r       fft_abs[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.089         _N14180          
                                   td                    0.044       9.133 r       fft_abs[29]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.133         _N14182          
 CLMA_282_152/COUT                 td                    0.044       9.177 r       fft_abs[31]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.177         _N14184          
 CLMA_282_156/CIN                                                          r       fft_abs[32]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   9.177         Logic Levels: 6  
                                                                                   Logic: 5.408ns(88.977%), Route: 0.670ns(11.023%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         7.692       7.692 r                        
 P20                                                     0.000       7.692 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.766         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.501 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.501         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.539 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       9.002         _N48             
 PLL_158_55/CLK_OUT2               td                    0.084       9.086 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       9.689         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       9.689 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.895      10.584         ntclkbufg_0      
 CLMA_282_156/CLK                                                          r       fft_abs[32]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.188      10.772                          
 clock uncertainty                                      -0.150      10.622                          

 Setup time                                             -0.132      10.490                          

 Data required time                                                 10.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.490                          
 Data arrival time                                                   9.177                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.313                          
====================================================================================================

====================================================================================================

Startpoint  : N658_m1/gopapm/CLK
Endpoint    : fft_abs[31]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.925       3.099         ntclkbufg_0      
 APM_258_128/CLK                                                           r       N658_m1/gopapm/CLK

 APM_258_128/PO[0]                 tco                   2.016       5.115 r       N658_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       5.115         _N13907          
 APM_258_140/PO[0]                 td                    1.339       6.454 r       N658_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000       6.454         _N99             
 APM_258_152/P[1]                  td                    1.398       7.852 f       N658_m3/gopapm/P[1]
                                   net (fanout=2)        0.670       8.522         N658[19]         
 CLMA_282_140/COUT                 td                    0.391       8.913 r       N662_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.913         _N14172          
                                   td                    0.044       8.957 r       N662_21/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.957         _N14174          
 CLMA_282_144/COUT                 td                    0.044       9.001 r       N662_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.001         _N14176          
                                   td                    0.044       9.045 r       fft_abs[25]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000       9.045         _N14178          
 CLMA_282_148/COUT                 td                    0.044       9.089 r       fft_abs[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.089         _N14180          
                                   td                    0.044       9.133 r       fft_abs[29]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.133         _N14182          
                                                                           r       fft_abs[31]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   9.133         Logic Levels: 5  
                                                                                   Logic: 5.364ns(88.896%), Route: 0.670ns(11.104%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         7.692       7.692 r                        
 P20                                                     0.000       7.692 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.766         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.501 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.501         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.539 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       9.002         _N48             
 PLL_158_55/CLK_OUT2               td                    0.084       9.086 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       9.689         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       9.689 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.895      10.584         ntclkbufg_0      
 CLMA_282_152/CLK                                                          r       fft_abs[31]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.188      10.772                          
 clock uncertainty                                      -0.150      10.622                          

 Setup time                                             -0.128      10.494                          

 Data required time                                                 10.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.494                          
 Data arrival time                                                   9.133                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.361                          
====================================================================================================

====================================================================================================

Startpoint  : N658_m1/gopapm/CLK
Endpoint    : fft_abs[29]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.925       3.099         ntclkbufg_0      
 APM_258_128/CLK                                                           r       N658_m1/gopapm/CLK

 APM_258_128/PO[0]                 tco                   2.016       5.115 r       N658_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       5.115         _N13907          
 APM_258_140/PO[0]                 td                    1.339       6.454 r       N658_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000       6.454         _N99             
 APM_258_152/P[1]                  td                    1.398       7.852 f       N658_m3/gopapm/P[1]
                                   net (fanout=2)        0.670       8.522         N658[19]         
 CLMA_282_140/COUT                 td                    0.391       8.913 r       N662_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.913         _N14172          
                                   td                    0.044       8.957 r       N662_21/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.957         _N14174          
 CLMA_282_144/COUT                 td                    0.044       9.001 r       N662_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.001         _N14176          
                                   td                    0.044       9.045 r       fft_abs[25]/opit_0_inv_A2Q1/Cout
                                   net (fanout=1)        0.000       9.045         _N14178          
 CLMA_282_148/COUT                 td                    0.044       9.089 r       fft_abs[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.089         _N14180          
 CLMA_282_152/CIN                                                          r       fft_abs[29]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   9.089         Logic Levels: 5  
                                                                                   Logic: 5.320ns(88.815%), Route: 0.670ns(11.185%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         7.692       7.692 r                        
 P20                                                     0.000       7.692 r       sys_clk (port)   
                                   net (fanout=1)        0.074       7.766         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       8.501 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.501         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       8.539 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       9.002         _N48             
 PLL_158_55/CLK_OUT2               td                    0.084       9.086 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       9.689         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       9.689 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.895      10.584         ntclkbufg_0      
 CLMA_282_152/CLK                                                          r       fft_abs[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.188      10.772                          
 clock uncertainty                                      -0.150      10.622                          

 Setup time                                             -0.132      10.490                          

 Data required time                                                 10.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.490                          
 Data arrival time                                                   9.089                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.401                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/o_index[0]/opit_0/CLK
Endpoint    : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WD
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.997         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.895       2.892         ntclkbufg_0      
 CLMA_186_208/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/o_index[0]/opit_0/CLK

 CLMA_186_208/Q3                   tco                   0.178       3.070 f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/o_index[0]/opit_0/Q
                                   net (fanout=1)        0.058       3.128         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_as_index [0]
 CLMS_186_209/AD                                                           f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WD

 Data arrival time                                                   3.128         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.925       3.099         ntclkbufg_0      
 CLMS_186_209/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[1].u_r22_dif_group/bf2_en_and_not_the_last_stage.u_r22_mult_by_twiddle/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 clock pessimism                                        -0.192       2.907                          
 clock uncertainty                                       0.000       2.907                          

 Hold time                                               0.293       3.200                          

 Data required time                                                  3.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.200                          
 Data arrival time                                                   3.128                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.072                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[10]/opit_0/CLK
Endpoint    : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_10/ram16x1d/WD
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.211
  Launch Clock Delay      :  3.002
  Clock Pessimism Removal :  -0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.997         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.005       3.002         ntclkbufg_0      
 CLMA_202_296/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[10]/opit_0/CLK

 CLMA_202_296/Q3                   tco                   0.178       3.180 f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[10]/opit_0/Q
                                   net (fanout=3)        0.059       3.239         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/shift_ram1_re_out [10]
 CLMS_202_297/AD                                                           f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_10/ram16x1d/WD

 Data arrival time                                                   3.239         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.037       3.211         ntclkbufg_0      
 CLMS_202_297/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[2].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_10/ram16x1d/WCLK
 clock pessimism                                        -0.194       3.017                          
 clock uncertainty                                       0.000       3.017                          

 Hold time                                               0.293       3.310                          

 Data required time                                                  3.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.310                          
 Data arrival time                                                   3.239                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.071                          
====================================================================================================

====================================================================================================

Startpoint  : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[18]/opit_0/CLK
Endpoint    : u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_18/ram16x1d/WD
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.211
  Launch Clock Delay      :  3.002
  Clock Pessimism Removal :  -0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.997         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.005       3.002         ntclkbufg_0      
 CLMA_162_252/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[18]/opit_0/CLK

 CLMA_162_252/Q3                   tco                   0.178       3.180 f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_1/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_doreg[18]/opit_0/Q
                                   net (fanout=3)        0.059       3.239         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/shift_ram1_re_out [18]
 CLMS_162_253/AD                                                           f       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_18/ram16x1d/WD

 Data arrival time                                                   3.239         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     1.037       3.211         ntclkbufg_0      
 CLMS_162_253/CLK                                                          r       u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[3].u_r22_dif_group/bf2_en.u_r22_bf2/use_multiplex_as.u_r22bf_as_multi/u_shift_ram_2/use_distram.u_distram_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_18/ram16x1d/WCLK
 clock pessimism                                        -0.194       3.017                          
 clock uncertainty                                       0.000       3.017                          

 Hold time                                               0.293       3.310                          

 Data required time                                                  3.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.310                          
 Data arrival time                                                   3.239                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.071                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     115.219 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.219         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     115.277 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     115.755         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079     115.834 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     116.448         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     116.448 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925     117.373         ntclkbufg_10     
 CLMA_254_36/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK

 CLMA_254_36/Q3                    tco                   0.220     117.593 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.478     118.071         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [7]
 CLMS_254_33/M0                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D

 Data arrival time                                                 118.071         Logic Levels: 0  
                                                                                   Logic: 0.220ns(31.519%), Route: 0.478ns(68.481%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     116.189 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.189         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     116.227 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     116.690         _N48             
 PLL_158_55/CLK_OUT2               td                    0.084     116.774 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603     117.377         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     117.377 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.895     118.272         ntclkbufg_0      
 CLMS_254_33/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                         0.161     118.433                          
 clock uncertainty                                      -0.150     118.283                          

 Setup time                                             -0.068     118.215                          

 Data required time                                                118.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                118.215                          
 Data arrival time                                                 118.071                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.144                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     115.219 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.219         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     115.277 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     115.755         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079     115.834 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     116.448         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     116.448 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925     117.373         ntclkbufg_10     
 CLMA_250_25/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_250_25/Q2                    tco                   0.223     117.596 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.393     117.989         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [5]
 CLMS_254_29/M0                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                 117.989         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.201%), Route: 0.393ns(63.799%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     116.189 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.189         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     116.227 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     116.690         _N48             
 PLL_158_55/CLK_OUT2               td                    0.084     116.774 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603     117.377         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     117.377 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.895     118.272         ntclkbufg_0      
 CLMS_254_29/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.161     118.433                          
 clock uncertainty                                      -0.150     118.283                          

 Setup time                                             -0.068     118.215                          

 Data required time                                                118.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                118.215                          
 Data arrival time                                                 117.989                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.226                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     115.219 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.219         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     115.277 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     115.755         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079     115.834 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     116.448         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     116.448 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925     117.373         ntclkbufg_10     
 CLMA_250_24/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMA_250_24/Q1                    tco                   0.223     117.596 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.379     117.975         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [4]
 CLMS_254_25/M3                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                 117.975         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.043%), Route: 0.379ns(62.957%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     116.189 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.189         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     116.227 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     116.690         _N48             
 PLL_158_55/CLK_OUT2               td                    0.084     116.774 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603     117.377         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     117.377 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.895     118.272         ntclkbufg_0      
 CLMS_254_25/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.161     118.433                          
 clock uncertainty                                      -0.150     118.283                          

 Setup time                                             -0.068     118.215                          

 Data required time                                                118.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                118.215                          
 Data arrival time                                                 117.975                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.240                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       1.987 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895       2.882         ntclkbufg_10     
 CLMA_250_24/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_250_24/Q0                    tco                   0.182       3.064 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138       3.202         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [3]
 CLMS_254_29/M2                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                   3.202         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.875%), Route: 0.138ns(43.125%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.925       3.099         ntclkbufg_0      
 CLMS_254_29/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.161       2.938                          
 clock uncertainty                                       0.150       3.088                          

 Hold time                                              -0.011       3.077                          

 Data required time                                                  3.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.077                          
 Data arrival time                                                   3.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.125                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       1.987 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895       2.882         ntclkbufg_10     
 CLMA_254_36/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK

 CLMA_254_36/Q1                    tco                   0.184       3.066 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139       3.205         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [9]
 CLMS_254_33/M2                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                   3.205         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.966%), Route: 0.139ns(43.034%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.925       3.099         ntclkbufg_0      
 CLMS_254_33/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                        -0.161       2.938                          
 clock uncertainty                                       0.150       3.088                          

 Hold time                                              -0.011       3.077                          

 Data required time                                                  3.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.077                          
 Data arrival time                                                   3.205                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.128                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       1.987 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895       2.882         ntclkbufg_10     
 CLMA_254_36/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMA_254_36/Q0                    tco                   0.182       3.064 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.142       3.206         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wptr [8]
 CLMS_254_33/M3                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                   3.206         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.173%), Route: 0.142ns(43.827%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.925       3.099         ntclkbufg_0      
 CLMS_254_33/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                        -0.161       2.938                          
 clock uncertainty                                       0.150       3.088                          

 Hold time                                              -0.011       3.077                          

 Data required time                                                  3.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.077                          
 Data arrival time                                                   3.206                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.129                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : wav_display_m0/v_data[8]/opit_0/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      0.925       3.093         ntclkbufg_9      
 DRM_234_24/CLKB[0]                                                        r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_234_24/QB0[1]                 tco                   1.780       4.873 f       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[1]
                                   net (fanout=1)        0.443       5.316         wav_display_m0/q [1]
                                   td                    0.368       5.684 f       wav_display_m0/N32.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.684         wav_display_m0/N32.co [2]
 CLMS_226_41/COUT                  td                    0.044       5.728 r       wav_display_m0/N32.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.728         wav_display_m0/N32.co [6]
 CLMS_226_45/Y0                    td                    0.123       5.851 r       wav_display_m0/N32.eq_4/gateop/Y
                                   net (fanout=1)        0.268       6.119         _N9              
 CLMS_226_53/Y0                    td                    0.150       6.269 f       wav_display_m0/N55/gateop_perm/Z
                                   net (fanout=6)        1.186       7.455         wav_display_m0/N55
 CLMA_226_156/RS                                                           f       wav_display_m0/v_data[8]/opit_0/RS

 Data arrival time                                                   7.455         Logic Levels: 3  
                                                                                   Logic: 2.465ns(56.511%), Route: 1.897ns(43.489%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 P20                                                     0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.458         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      16.231 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.694         _N48             
 PLL_158_55/CLK_OUT0               td                    0.078      16.772 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      17.375         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000      17.375 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      0.895      18.270         ntclkbufg_9      
 CLMA_226_156/CLK                                                          r       wav_display_m0/v_data[8]/opit_0/CLK
 clock pessimism                                         0.177      18.447                          
 clock uncertainty                                      -0.150      18.297                          

 Setup time                                             -0.270      18.027                          

 Data required time                                                 18.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.027                          
 Data arrival time                                                   7.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.572                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : wav_display_m0/v_data[9]/opit_0/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      0.925       3.093         ntclkbufg_9      
 DRM_234_24/CLKB[0]                                                        r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_234_24/QB0[1]                 tco                   1.780       4.873 f       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[1]
                                   net (fanout=1)        0.443       5.316         wav_display_m0/q [1]
                                   td                    0.368       5.684 f       wav_display_m0/N32.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.684         wav_display_m0/N32.co [2]
 CLMS_226_41/COUT                  td                    0.044       5.728 r       wav_display_m0/N32.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.728         wav_display_m0/N32.co [6]
 CLMS_226_45/Y0                    td                    0.123       5.851 r       wav_display_m0/N32.eq_4/gateop/Y
                                   net (fanout=1)        0.268       6.119         _N9              
 CLMS_226_53/Y0                    td                    0.150       6.269 f       wav_display_m0/N55/gateop_perm/Z
                                   net (fanout=6)        1.186       7.455         wav_display_m0/N55
 CLMA_226_156/RS                                                           f       wav_display_m0/v_data[9]/opit_0/RS

 Data arrival time                                                   7.455         Logic Levels: 3  
                                                                                   Logic: 2.465ns(56.511%), Route: 1.897ns(43.489%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 P20                                                     0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.458         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      16.231 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.694         _N48             
 PLL_158_55/CLK_OUT0               td                    0.078      16.772 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      17.375         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000      17.375 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      0.895      18.270         ntclkbufg_9      
 CLMA_226_156/CLK                                                          r       wav_display_m0/v_data[9]/opit_0/CLK
 clock pessimism                                         0.177      18.447                          
 clock uncertainty                                      -0.150      18.297                          

 Setup time                                             -0.270      18.027                          

 Data required time                                                 18.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.027                          
 Data arrival time                                                   7.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.572                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : wav_display_m0/v_data[0]/opit_0/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      0.925       3.093         ntclkbufg_9      
 DRM_234_24/CLKB[0]                                                        r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_234_24/QB0[1]                 tco                   1.780       4.873 f       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/QB0[1]
                                   net (fanout=1)        0.443       5.316         wav_display_m0/q [1]
                                   td                    0.368       5.684 f       wav_display_m0/N32.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.684         wav_display_m0/N32.co [2]
 CLMS_226_41/COUT                  td                    0.044       5.728 r       wav_display_m0/N32.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.728         wav_display_m0/N32.co [6]
 CLMS_226_45/Y0                    td                    0.123       5.851 r       wav_display_m0/N32.eq_4/gateop/Y
                                   net (fanout=1)        0.268       6.119         _N9              
 CLMS_226_53/Y0                    td                    0.150       6.269 f       wav_display_m0/N55/gateop_perm/Z
                                   net (fanout=6)        1.002       7.271         wav_display_m0/N55
 CLMS_226_137/RS                                                           f       wav_display_m0/v_data[0]/opit_0/RS

 Data arrival time                                                   7.271         Logic Levels: 3  
                                                                                   Logic: 2.465ns(59.000%), Route: 1.713ns(41.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 P20                                                     0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.074      15.458         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      16.231 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      16.694         _N48             
 PLL_158_55/CLK_OUT0               td                    0.078      16.772 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      17.375         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000      17.375 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      0.895      18.270         ntclkbufg_9      
 CLMS_226_137/CLK                                                          r       wav_display_m0/v_data[0]/opit_0/CLK
 clock pessimism                                         0.177      18.447                          
 clock uncertainty                                      -0.150      18.297                          

 Setup time                                             -0.270      18.027                          

 Data required time                                                 18.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.027                          
 Data arrival time                                                   7.271                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.756                          
====================================================================================================

====================================================================================================

Startpoint  : grid_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK
Endpoint    : wav_display_m0/timing_gen_xy_m0/vs_d0/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       1.991 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      0.895       2.886         ntclkbufg_9      
 CLMA_230_56/CLK                                                           r       grid_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK

 CLMA_230_56/Q3                    tco                   0.178       3.064 f       grid_display_m0/timing_gen_xy_m0/vs_d1/opit_0/Q
                                   net (fanout=14)       0.063       3.127         grid_vs          
 CLMA_230_56/AD                                                            f       wav_display_m0/timing_gen_xy_m0/vs_d0/opit_0/D

 Data arrival time                                                   3.127         Logic Levels: 0  
                                                                                   Logic: 0.178ns(73.859%), Route: 0.063ns(26.141%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      0.925       3.093         ntclkbufg_9      
 CLMA_230_56/CLK                                                           r       wav_display_m0/timing_gen_xy_m0/vs_d0/opit_0/CLK
 clock pessimism                                        -0.206       2.887                          
 clock uncertainty                                       0.000       2.887                          

 Hold time                                               0.040       2.927                          

 Data required time                                                  2.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.927                          
 Data arrival time                                                   3.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.200                          
====================================================================================================

====================================================================================================

Startpoint  : grid_display_m0/timing_gen_xy_m0/x_cnt[11]/opit_0_inv_AQ_perm/CLK
Endpoint    : grid_display_m0/region_active/opit_0_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       1.991 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      0.895       2.886         ntclkbufg_9      
 CLMA_230_73/CLK                                                           r       grid_display_m0/timing_gen_xy_m0/x_cnt[11]/opit_0_inv_AQ_perm/CLK

 CLMA_230_73/Q2                    tco                   0.180       3.066 f       grid_display_m0/timing_gen_xy_m0/x_cnt[11]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.059       3.125         grid_display_m0/pos_x [11]
 CLMA_230_72/A4                                                            f       grid_display_m0/region_active/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.125         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      0.925       3.093         ntclkbufg_9      
 CLMA_230_72/CLK                                                           r       grid_display_m0/region_active/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.192       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                              -0.029       2.872                          

 Data required time                                                  2.872                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.872                          
 Data arrival time                                                   3.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : grid_display_m0/v_data[1]/opit_0/CLK
Endpoint    : wav_display_m0/timing_gen_xy_m0/i_data_d0[1]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       1.991 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      0.895       2.886         ntclkbufg_9      
 CLMS_218_133/CLK                                                          r       grid_display_m0/v_data[1]/opit_0/CLK

 CLMS_218_133/Q1                   tco                   0.180       3.066 f       grid_display_m0/v_data[1]/opit_0/Q
                                   net (fanout=1)        0.132       3.198         grid_b[1]        
 CLMA_218_132/CD                                                           f       wav_display_m0/timing_gen_xy_m0/i_data_d0[1]/opit_0/D

 Data arrival time                                                   3.198         Logic Levels: 0  
                                                                                   Logic: 0.180ns(57.692%), Route: 0.132ns(42.308%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000       2.168 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      0.925       3.093         ntclkbufg_9      
 CLMA_218_132/CLK                                                          r       wav_display_m0/timing_gen_xy_m0/i_data_d0[1]/opit_0/CLK
 clock pessimism                                        -0.192       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.040       2.941                          

 Data required time                                                  2.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.941                          
 Data arrival time                                                   3.198                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display_m0/u_osd_ram/U_ipml_sdpram_osd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : osd_display_m0/v_data[3]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.925       3.089         ntclkbufg_3      
 DRM_178_192/CLKB[0]                                                       r       osd_display_m0/u_osd_ram/U_ipml_sdpram_osd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_178_192/QB0[5]                tco                   1.780       4.869 f       osd_display_m0/u_osd_ram/U_ipml_sdpram_osd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[5]
                                   net (fanout=1)        0.397       5.266         osd_display_m0/q [5]
 CLMA_174_200/Y2                   td                    0.379       5.645 f       osd_display_m0/N35_4/gateop/F
                                   net (fanout=1)        0.315       5.960         osd_display_m0/_N25517
 CLMA_174_176/Y3                   td                    0.222       6.182 f       osd_display_m0/N62/gateop_perm/Z
                                   net (fanout=16)       1.021       7.203         osd_display_m0/N62
 CLMS_114_145/RS                                                           f       osd_display_m0/v_data[3]/opit_0/RS

 Data arrival time                                                   7.203         Logic Levels: 2  
                                                                                   Logic: 2.381ns(57.876%), Route: 1.733ns(42.124%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.539 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.539         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.577 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       8.040         _N48             
 PLL_158_75/CLK_OUT1               td                    0.074       8.114 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       8.717         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       8.717 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.895       9.612         ntclkbufg_3      
 CLMS_114_145/CLK                                                          r       osd_display_m0/v_data[3]/opit_0/CLK
 clock pessimism                                         0.177       9.789                          
 clock uncertainty                                      -0.150       9.639                          

 Setup time                                             -0.270       9.369                          

 Data required time                                                  9.369                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.369                          
 Data arrival time                                                   7.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.166                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display_m0/u_osd_ram/U_ipml_sdpram_osd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : osd_display_m0/v_data[4]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.925       3.089         ntclkbufg_3      
 DRM_178_192/CLKB[0]                                                       r       osd_display_m0/u_osd_ram/U_ipml_sdpram_osd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_178_192/QB0[5]                tco                   1.780       4.869 f       osd_display_m0/u_osd_ram/U_ipml_sdpram_osd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[5]
                                   net (fanout=1)        0.397       5.266         osd_display_m0/q [5]
 CLMA_174_200/Y2                   td                    0.379       5.645 f       osd_display_m0/N35_4/gateop/F
                                   net (fanout=1)        0.315       5.960         osd_display_m0/_N25517
 CLMA_174_176/Y3                   td                    0.222       6.182 f       osd_display_m0/N62/gateop_perm/Z
                                   net (fanout=16)       1.021       7.203         osd_display_m0/N62
 CLMS_114_145/RS                                                           f       osd_display_m0/v_data[4]/opit_0/RS

 Data arrival time                                                   7.203         Logic Levels: 2  
                                                                                   Logic: 2.381ns(57.876%), Route: 1.733ns(42.124%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.539 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.539         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.577 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       8.040         _N48             
 PLL_158_75/CLK_OUT1               td                    0.074       8.114 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       8.717         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       8.717 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.895       9.612         ntclkbufg_3      
 CLMS_114_145/CLK                                                          r       osd_display_m0/v_data[4]/opit_0/CLK
 clock pessimism                                         0.177       9.789                          
 clock uncertainty                                      -0.150       9.639                          

 Setup time                                             -0.270       9.369                          

 Data required time                                                  9.369                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.369                          
 Data arrival time                                                   7.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.166                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display_m0/u_osd_ram/U_ipml_sdpram_osd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : osd_display_m0/v_data[7]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.925       3.089         ntclkbufg_3      
 DRM_178_192/CLKB[0]                                                       r       osd_display_m0/u_osd_ram/U_ipml_sdpram_osd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_178_192/QB0[5]                tco                   1.780       4.869 f       osd_display_m0/u_osd_ram/U_ipml_sdpram_osd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[5]
                                   net (fanout=1)        0.397       5.266         osd_display_m0/q [5]
 CLMA_174_200/Y2                   td                    0.379       5.645 f       osd_display_m0/N35_4/gateop/F
                                   net (fanout=1)        0.315       5.960         osd_display_m0/_N25517
 CLMA_174_176/Y3                   td                    0.222       6.182 f       osd_display_m0/N62/gateop_perm/Z
                                   net (fanout=16)       1.021       7.203         osd_display_m0/N62
 CLMS_114_145/RS                                                           f       osd_display_m0/v_data[7]/opit_0/RS

 Data arrival time                                                   7.203         Logic Levels: 2  
                                                                                   Logic: 2.381ns(57.876%), Route: 1.733ns(42.124%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.539 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.539         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.577 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       8.040         _N48             
 PLL_158_75/CLK_OUT1               td                    0.074       8.114 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       8.717         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       8.717 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.895       9.612         ntclkbufg_3      
 CLMS_114_145/CLK                                                          r       osd_display_m0/v_data[7]/opit_0/CLK
 clock pessimism                                         0.177       9.789                          
 clock uncertainty                                      -0.150       9.639                          

 Setup time                                             -0.270       9.369                          

 Data required time                                                  9.369                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.369                          
 Data arrival time                                                   7.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.166                          
====================================================================================================

====================================================================================================

Startpoint  : sobel_test_m0/ycbcr_de_r[2]/opit_0_inv/CLK
Endpoint    : sobel_test_m0/ycbcr_de_r[3]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_75/CLK_OUT1               td                    0.074       1.384 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       1.987 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.895       2.882         ntclkbufg_3      
 CLMA_210_144/CLK                                                          r       sobel_test_m0/ycbcr_de_r[2]/opit_0_inv/CLK

 CLMA_210_144/Q3                   tco                   0.178       3.060 f       sobel_test_m0/ycbcr_de_r[2]/opit_0_inv/Q
                                   net (fanout=1)        0.058       3.118         sobel_test_m0/ycbcr_de_r [2]
 CLMA_210_144/AD                                                           f       sobel_test_m0/ycbcr_de_r[3]/opit_0_inv/D

 Data arrival time                                                   3.118         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.925       3.089         ntclkbufg_3      
 CLMA_210_144/CLK                                                          r       sobel_test_m0/ycbcr_de_r[3]/opit_0_inv/CLK
 clock pessimism                                        -0.206       2.883                          
 clock uncertainty                                       0.000       2.883                          

 Hold time                                               0.040       2.923                          

 Data required time                                                  2.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.923                          
 Data arrival time                                                   3.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : gs_filter_m0/r1_c0[1]/opit_0_inv/CLK
Endpoint    : gs_filter_m0/r1_c1[1]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_75/CLK_OUT1               td                    0.074       1.384 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       1.987 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.895       2.882         ntclkbufg_3      
 CLMS_174_125/CLK                                                          r       gs_filter_m0/r1_c0[1]/opit_0_inv/CLK

 CLMS_174_125/Q3                   tco                   0.178       3.060 f       gs_filter_m0/r1_c0[1]/opit_0_inv/Q
                                   net (fanout=2)        0.061       3.121         gs_filter_m0/r1_c0 [1]
 CLMS_174_125/AD                                                           f       gs_filter_m0/r1_c1[1]/opit_0_inv/D

 Data arrival time                                                   3.121         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.925       3.089         ntclkbufg_3      
 CLMS_174_125/CLK                                                          r       gs_filter_m0/r1_c1[1]/opit_0_inv/CLK
 clock pessimism                                        -0.206       2.883                          
 clock uncertainty                                       0.000       2.883                          

 Hold time                                               0.040       2.923                          

 Data required time                                                  2.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.923                          
 Data arrival time                                                   3.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.198                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m1/pos_data_d0[8]/opit_0_inv/CLK
Endpoint    : video_rect_read_data_m1/pos_data_d1[8]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_75/CLK_OUT1               td                    0.074       1.384 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       1.987 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.895       2.882         ntclkbufg_3      
 CLMS_114_173/CLK                                                          r       video_rect_read_data_m1/pos_data_d0[8]/opit_0_inv/CLK

 CLMS_114_173/Q2                   tco                   0.180       3.062 f       video_rect_read_data_m1/pos_data_d0[8]/opit_0_inv/Q
                                   net (fanout=1)        0.060       3.122         video_rect_read_data_m1/pos_data_d0 [8]
 CLMS_114_173/CD                                                           f       video_rect_read_data_m1/pos_data_d1[8]/opit_0_inv/D

 Data arrival time                                                   3.122         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.000%), Route: 0.060ns(25.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.925       3.089         ntclkbufg_3      
 CLMS_114_173/CLK                                                          r       video_rect_read_data_m1/pos_data_d1[8]/opit_0_inv/CLK
 clock pessimism                                        -0.206       2.883                          
 clock uncertainty                                       0.000       2.883                          

 Hold time                                               0.040       2.923                          

 Data required time                                                  2.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.923                          
 Data arrival time                                                   3.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.199                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.686  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.898
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449    4962.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    4962.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    4965.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925    4966.736         ntclkbufg_1      
 CLMA_118_196/CLK                                                          r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_118_196/Q3                   tco                   0.220    4966.956 f       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=79)       1.658    4968.614         frame_read_write_m1/read_fifo_aclr
 DRM_26_68/RSTB[0]                                                         f       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                4968.614         Logic Levels: 0  
                                                                                   Logic: 0.220ns(11.715%), Route: 1.658ns(88.285%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463    4961.320         _N48             
 PLL_158_75/CLK_OUT1               td                    0.074    4961.394 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    4961.997 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.911    4962.908         ntclkbufg_3      
 DRM_26_68/CLKB[0]                                                         r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.152    4963.060                          
 clock uncertainty                                      -0.150    4962.910                          

 Setup time                                             -0.022    4962.888                          

 Data required time                                               4962.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.888                          
 Data arrival time                                                4968.614                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.726                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.682  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.902
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449    4962.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    4962.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    4965.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925    4966.736         ntclkbufg_1      
 CLMS_114_129/CLK                                                          r       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMS_114_129/Q0                   tco                   0.221    4966.957 f       frame_read_write_m2/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=75)       1.532    4968.489         frame_read_write_m2/read_fifo_aclr
 DRM_26_24/RSTB[0]                                                         f       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                4968.489         Logic Levels: 0  
                                                                                   Logic: 0.221ns(12.607%), Route: 1.532ns(87.393%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463    4961.320         _N48             
 PLL_158_75/CLK_OUT1               td                    0.074    4961.394 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    4961.997 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.915    4962.912         ntclkbufg_3      
 DRM_26_24/CLKB[0]                                                         r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.152    4963.064                          
 clock uncertainty                                      -0.150    4962.914                          

 Setup time                                             -0.022    4962.892                          

 Data required time                                               4962.892                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.892                          
 Data arrival time                                                4968.489                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.597                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449    4962.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    4962.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    4965.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925    4966.736         ntclkbufg_1      
 CLMA_114_208/CLK                                                          r       frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_208/Q1                   tco                   0.223    4966.959 f       frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=70)       1.476    4968.435         frame_read_write_m3/write_fifo_aclr
 DRM_142_44/RSTA[0]                                                        f       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                4968.435         Logic Levels: 0  
                                                                                   Logic: 0.223ns(13.125%), Route: 1.476ns(86.875%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463    4961.320         _N48             
 PLL_158_75/CLK_OUT1               td                    0.074    4961.394 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    4961.997 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.895    4962.892         ntclkbufg_3      
 DRM_142_44/CLKA[0]                                                        r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.152    4963.044                          
 clock uncertainty                                      -0.150    4962.894                          

 Setup time                                             -0.015    4962.879                          

 Data required time                                               4962.879                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.879                          
 Data arrival time                                                4968.435                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.556                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895       6.387         ntclkbufg_1      
 CLMS_74_117/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMS_74_117/Q2                    tco                   0.183       6.570 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137       6.707         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [3]
 CLMA_70_116/M1                                                            r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                   6.707         Logic Levels: 0  
                                                                                   Logic: 0.183ns(57.188%), Route: 0.137ns(42.812%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.925       3.089         ntclkbufg_3      
 CLMA_70_116/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Hold time                                              -0.011       3.076                          

 Data required time                                                  3.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.076                          
 Data arrival time                                                   6.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.631                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895       6.387         ntclkbufg_1      
 CLMA_78_120/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_78_120/Q0                    tco                   0.182       6.569 r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.142       6.711         frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [5]
 CLMS_74_121/M0                                                            r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                   6.711         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.173%), Route: 0.142ns(43.827%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.925       3.089         ntclkbufg_3      
 CLMS_74_121/CLK                                                           r       frame_read_write_m2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Hold time                                              -0.011       3.076                          

 Data required time                                                  3.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.076                          
 Data arrival time                                                   6.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.635                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895       6.387         ntclkbufg_1      
 CLMA_126_140/CLK                                                          r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_126_140/Q1                   tco                   0.184       6.571 r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.142       6.713         frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [8]
 CLMA_122_140/M2                                                           r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                   6.713         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.442%), Route: 0.142ns(43.558%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.925       3.089         ntclkbufg_3      
 CLMA_122_140/CLK                                                          r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Hold time                                              -0.011       3.076                          

 Data required time                                                  3.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.076                          
 Data arrival time                                                   6.713                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.637                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_m3/active_x[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_color_bar_m3/rgb_b_reg_reg[0]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925       3.099         ntclkbufg_8      
 CLMA_242_84/CLK                                                           r       u_color_bar_m3/active_x[4]/opit_0_inv_A2Q21/CLK

 CLMA_242_84/Q2                    tco                   0.223       3.322 f       u_color_bar_m3/active_x[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=1)        0.257       3.579         u_color_bar_m3/active_x [3]
 CLMA_242_80/Y0                    td                    0.380       3.959 f       u_color_bar_m3/N690_14/gateop_perm/Z
                                   net (fanout=2)        0.403       4.362         u_color_bar_m3/_N108398
 CLMA_230_93/Y0                    td                    0.264       4.626 f       u_color_bar_m3/N690_6/gateop_perm/Z
                                   net (fanout=5)        0.284       4.910         u_color_bar_m3/_N93539
 CLMA_242_96/Y3                    td                    0.360       5.270 f       u_color_bar_m3/N411_3/gateop_perm/Z
                                   net (fanout=3)        0.386       5.656         u_color_bar_m3/_N93695
 CLMA_226_96/Y0                    td                    0.378       6.034 f       u_color_bar_m3/N706_16/gateop/F
                                   net (fanout=1)        0.152       6.186         u_color_bar_m3/_N108423
 CLMA_226_96/Y1                    td                    0.244       6.430 f       u_color_bar_m3/N706_17/gateop/F
                                   net (fanout=3)        0.255       6.685         u_color_bar_m3/N706
 CLMA_230_97/CE                                                            f       u_color_bar_m3/rgb_b_reg_reg[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.685         Logic Levels: 5  
                                                                                   Logic: 1.849ns(51.562%), Route: 1.737ns(48.438%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.423      39.423 r                        
 P20                                                     0.000      39.423 r       sys_clk (port)   
                                   net (fanout=1)        0.074      39.497         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.232 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.232         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.270 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      40.733         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084      40.817 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.420         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000      41.420 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895      42.315         ntclkbufg_8      
 CLMA_230_97/CLK                                                           r       u_color_bar_m3/rgb_b_reg_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188      42.503                          
 clock uncertainty                                      -0.150      42.353                          

 Setup time                                             -0.476      41.877                          

 Data required time                                                 41.877                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 41.877                          
 Data arrival time                                                   6.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.192                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_m3/active_x[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_color_bar_m3/rgb_g_reg_reg[0]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925       3.099         ntclkbufg_8      
 CLMA_242_84/CLK                                                           r       u_color_bar_m3/active_x[4]/opit_0_inv_A2Q21/CLK

 CLMA_242_84/Q2                    tco                   0.223       3.322 f       u_color_bar_m3/active_x[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=1)        0.257       3.579         u_color_bar_m3/active_x [3]
 CLMA_242_80/Y0                    td                    0.380       3.959 f       u_color_bar_m3/N690_14/gateop_perm/Z
                                   net (fanout=2)        0.403       4.362         u_color_bar_m3/_N108398
 CLMA_230_93/Y0                    td                    0.264       4.626 f       u_color_bar_m3/N690_6/gateop_perm/Z
                                   net (fanout=5)        0.284       4.910         u_color_bar_m3/_N93539
 CLMA_242_96/Y3                    td                    0.360       5.270 f       u_color_bar_m3/N411_3/gateop_perm/Z
                                   net (fanout=3)        0.386       5.656         u_color_bar_m3/_N93695
 CLMA_226_96/Y0                    td                    0.378       6.034 f       u_color_bar_m3/N706_16/gateop/F
                                   net (fanout=1)        0.152       6.186         u_color_bar_m3/_N108423
 CLMA_226_96/Y1                    td                    0.244       6.430 f       u_color_bar_m3/N706_17/gateop/F
                                   net (fanout=3)        0.255       6.685         u_color_bar_m3/N706
 CLMA_230_97/CE                                                            f       u_color_bar_m3/rgb_g_reg_reg[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.685         Logic Levels: 5  
                                                                                   Logic: 1.849ns(51.562%), Route: 1.737ns(48.438%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.423      39.423 r                        
 P20                                                     0.000      39.423 r       sys_clk (port)   
                                   net (fanout=1)        0.074      39.497         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.232 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.232         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.270 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      40.733         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084      40.817 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.420         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000      41.420 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895      42.315         ntclkbufg_8      
 CLMA_230_97/CLK                                                           r       u_color_bar_m3/rgb_g_reg_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188      42.503                          
 clock uncertainty                                      -0.150      42.353                          

 Setup time                                             -0.476      41.877                          

 Data required time                                                 41.877                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 41.877                          
 Data arrival time                                                   6.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.192                          
====================================================================================================

====================================================================================================

Startpoint  : u_color_bar_m3/active_x[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_color_bar_m3/rgb_r_reg_reg[0]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925       3.099         ntclkbufg_8      
 CLMA_242_84/CLK                                                           r       u_color_bar_m3/active_x[4]/opit_0_inv_A2Q21/CLK

 CLMA_242_84/Q2                    tco                   0.223       3.322 f       u_color_bar_m3/active_x[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=1)        0.257       3.579         u_color_bar_m3/active_x [3]
 CLMA_242_80/Y0                    td                    0.380       3.959 f       u_color_bar_m3/N690_14/gateop_perm/Z
                                   net (fanout=2)        0.403       4.362         u_color_bar_m3/_N108398
 CLMA_230_93/Y0                    td                    0.264       4.626 f       u_color_bar_m3/N690_6/gateop_perm/Z
                                   net (fanout=5)        0.284       4.910         u_color_bar_m3/_N93539
 CLMA_242_96/Y3                    td                    0.360       5.270 f       u_color_bar_m3/N411_3/gateop_perm/Z
                                   net (fanout=3)        0.386       5.656         u_color_bar_m3/_N93695
 CLMA_226_96/Y0                    td                    0.378       6.034 f       u_color_bar_m3/N706_16/gateop/F
                                   net (fanout=1)        0.152       6.186         u_color_bar_m3/_N108423
 CLMA_226_96/Y1                    td                    0.244       6.430 f       u_color_bar_m3/N706_17/gateop/F
                                   net (fanout=3)        0.255       6.685         u_color_bar_m3/N706
 CLMA_230_97/CE                                                            f       u_color_bar_m3/rgb_r_reg_reg[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.685         Logic Levels: 5  
                                                                                   Logic: 1.849ns(51.562%), Route: 1.737ns(48.438%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.423      39.423 r                        
 P20                                                     0.000      39.423 r       sys_clk (port)   
                                   net (fanout=1)        0.074      39.497         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.232 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.232         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.270 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      40.733         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084      40.817 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.420         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000      41.420 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895      42.315         ntclkbufg_8      
 CLMA_230_97/CLK                                                           r       u_color_bar_m3/rgb_r_reg_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188      42.503                          
 clock uncertainty                                      -0.150      42.353                          

 Setup time                                             -0.476      41.877                          

 Data required time                                                 41.877                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 41.877                          
 Data arrival time                                                   6.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.192                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_m3/vout_data_r[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : camera_delay_inst/cmos_data_d0[15]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084       1.394 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       1.997 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895       2.892         ntclkbufg_8      
 CLMA_218_112/CLK                                                          r       video_rect_read_data_m3/vout_data_r[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_218_112/Q2                   tco                   0.180       3.072 f       video_rect_read_data_m3/vout_data_r[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       3.130         cmos_db[15]      
 CLMS_218_113/CD                                                           f       camera_delay_inst/cmos_data_d0[15]/opit_0/D

 Data arrival time                                                   3.130         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925       3.099         ntclkbufg_8      
 CLMS_218_113/CLK                                                          r       camera_delay_inst/cmos_data_d0[15]/opit_0/CLK
 clock pessimism                                        -0.192       2.907                          
 clock uncertainty                                       0.000       2.907                          

 Hold time                                               0.040       2.947                          

 Data required time                                                  2.947                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.947                          
 Data arrival time                                                   3.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.183                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/cmos_data_d0[12]/opit_0/CLK
Endpoint    : camera_delay_inst/cmos_data_d1[12]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084       1.394 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       1.997 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895       2.892         ntclkbufg_8      
 CLMS_218_113/CLK                                                          r       camera_delay_inst/cmos_data_d0[12]/opit_0/CLK

 CLMS_218_113/Q3                   tco                   0.178       3.070 f       camera_delay_inst/cmos_data_d0[12]/opit_0/Q
                                   net (fanout=1)        0.058       3.128         camera_delay_inst/cmos_data_d0 [12]
 CLMS_218_113/AD                                                           f       camera_delay_inst/cmos_data_d1[12]/opit_0/D

 Data arrival time                                                   3.128         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925       3.099         ntclkbufg_8      
 CLMS_218_113/CLK                                                          r       camera_delay_inst/cmos_data_d1[12]/opit_0/CLK
 clock pessimism                                        -0.206       2.893                          
 clock uncertainty                                       0.000       2.893                          

 Hold time                                               0.040       2.933                          

 Data required time                                                  2.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.933                          
 Data arrival time                                                   3.128                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/CLK
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/wrptr2[12]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084       1.394 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       1.997 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895       2.892         ntclkbufg_8      
 CLMS_246_93/CLK                                                           r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/CLK

 CLMS_246_93/Q3                    tco                   0.178       3.070 f       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0/Q
                                   net (fanout=1)        0.060       3.130         camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/wrptr1 [12]
 CLMS_246_93/AD                                                            f       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/wrptr2[12]/opit_0/D

 Data arrival time                                                   3.130         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.790%), Route: 0.060ns(25.210%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925       3.099         ntclkbufg_8      
 CLMS_246_93/CLK                                                           r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/wrptr2[12]/opit_0/CLK
 clock pessimism                                        -0.206       2.893                          
 clock uncertainty                                       0.000       2.893                          

 Hold time                                               0.040       2.933                          

 Data required time                                                  2.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.933                          
 Data arrival time                                                   3.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.692  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      670.000     670.000 r                        
 P20                                                     0.000     670.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     670.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     670.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     670.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449     672.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000     672.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     673.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     673.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     674.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     674.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000     674.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     674.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     675.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000     675.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925     676.736         ntclkbufg_1      
 CLMA_114_144/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_144/Q1                   tco                   0.223     676.959 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       1.271     678.230         frame_read_write_m3/read_fifo_aclr
 DRM_54_212/RSTB[0]                                                        f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                 678.230         Logic Levels: 0  
                                                                                   Logic: 0.223ns(14.926%), Route: 1.271ns(85.074%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       670.191     670.191 r                        
 P20                                                     0.000     670.191 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.265         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     671.000 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.000         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     671.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     671.501         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084     671.585 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603     672.188         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000     672.188 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895     673.083         ntclkbufg_8      
 DRM_54_212/CLKB[0]                                                        r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.152     673.235                          
 clock uncertainty                                      -0.150     673.085                          

 Setup time                                             -0.022     673.063                          

 Data required time                                                673.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                673.063                          
 Data arrival time                                                 678.230                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.167                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.672  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.912
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      670.000     670.000 r                        
 P20                                                     0.000     670.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     670.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     670.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     670.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449     672.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000     672.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     673.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     673.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     674.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     674.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000     674.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     674.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     675.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000     675.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925     676.736         ntclkbufg_1      
 CLMA_114_144/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_144/Q1                   tco                   0.223     676.959 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       1.241     678.200         frame_read_write_m3/read_fifo_aclr
 DRM_26_88/RSTB[0]                                                         f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                 678.200         Logic Levels: 0  
                                                                                   Logic: 0.223ns(15.232%), Route: 1.241ns(84.768%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       670.191     670.191 r                        
 P20                                                     0.000     670.191 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.265         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     671.000 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.000         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     671.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     671.501         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084     671.585 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603     672.188         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000     672.188 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.915     673.103         ntclkbufg_8      
 DRM_26_88/CLKB[0]                                                         r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.152     673.255                          
 clock uncertainty                                      -0.150     673.105                          

 Setup time                                             -0.022     673.083                          

 Data required time                                                673.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                673.083                          
 Data arrival time                                                 678.200                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.117                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.692  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      670.000     670.000 r                        
 P20                                                     0.000     670.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     670.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     670.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     670.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449     672.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000     672.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     673.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     673.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     674.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     674.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000     674.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     674.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     675.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000     675.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925     676.736         ntclkbufg_1      
 CLMA_114_144/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_144/Q1                   tco                   0.223     676.959 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       1.169     678.128         frame_read_write_m3/read_fifo_aclr
 DRM_26_192/RSTB[0]                                                        f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                 678.128         Logic Levels: 0  
                                                                                   Logic: 0.223ns(16.020%), Route: 1.169ns(83.980%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       670.191     670.191 r                        
 P20                                                     0.000     670.191 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.265         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     671.000 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.000         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     671.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     671.501         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084     671.585 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603     672.188         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000     672.188 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895     673.083         ntclkbufg_8      
 DRM_26_192/CLKB[0]                                                        r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.152     673.235                          
 clock uncertainty                                      -0.150     673.085                          

 Setup time                                             -0.022     673.063                          

 Data required time                                                673.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                673.063                          
 Data arrival time                                                 678.128                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.065                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.440  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     2050.000    2050.000 r                        
 P20                                                     0.000    2050.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    2050.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2050.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    2050.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423    2052.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    2052.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    2053.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    2053.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    2054.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    2054.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    2054.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    2054.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    2055.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    2055.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895    2056.387         ntclkbufg_1      
 CLMA_122_160/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK

 CLMA_122_160/Q0                   tco                   0.182    2056.569 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138    2056.707         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [7]
 CLMS_118_157/M2                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D

 Data arrival time                                                2056.707         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.875%), Route: 0.138ns(43.125%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      2049.996    2049.996 r                        
 P20                                                     0.000    2049.996 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.070         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    2050.931 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2050.931         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    2050.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478    2051.467         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089    2051.556 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614    2052.170         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    2052.170 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925    2053.095         ntclkbufg_8      
 CLMS_118_157/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                        -0.152    2052.943                          
 clock uncertainty                                       0.150    2053.093                          

 Hold time                                              -0.011    2053.082                          

 Data required time                                               2053.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2053.082                          
 Data arrival time                                                2056.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.625                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.440  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     2050.000    2050.000 r                        
 P20                                                     0.000    2050.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    2050.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2050.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    2050.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423    2052.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    2052.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    2053.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    2053.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    2054.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    2054.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    2054.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    2054.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    2055.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    2055.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895    2056.387         ntclkbufg_1      
 CLMA_122_160/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMA_122_160/Q1                   tco                   0.184    2056.571 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138    2056.709         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [8]
 CLMA_126_160/M0                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                2056.709         Logic Levels: 0  
                                                                                   Logic: 0.184ns(57.143%), Route: 0.138ns(42.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      2049.996    2049.996 r                        
 P20                                                     0.000    2049.996 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.070         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    2050.931 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2050.931         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    2050.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478    2051.467         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089    2051.556 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614    2052.170         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    2052.170 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925    2053.095         ntclkbufg_8      
 CLMA_126_160/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                        -0.152    2052.943                          
 clock uncertainty                                       0.150    2053.093                          

 Hold time                                              -0.011    2053.082                          

 Data required time                                               2053.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2053.082                          
 Data arrival time                                                2056.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.627                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.440  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     2050.000    2050.000 r                        
 P20                                                     0.000    2050.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    2050.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2050.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    2050.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423    2052.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    2052.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    2053.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    2053.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    2054.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    2054.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    2054.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    2054.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    2055.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    2055.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895    2056.387         ntclkbufg_1      
 CLMS_118_149/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK

 CLMS_118_149/Q0                   tco                   0.182    2056.569 r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.209    2056.778         frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [0]
 CLMS_118_153/M1                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D

 Data arrival time                                                2056.778         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.547%), Route: 0.209ns(53.453%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      2049.996    2049.996 r                        
 P20                                                     0.000    2049.996 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.070         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    2050.931 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2050.931         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    2050.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478    2051.467         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089    2051.556 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614    2052.170         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    2052.170 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925    2053.095         ntclkbufg_8      
 CLMS_118_153/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.152    2052.943                          
 clock uncertainty                                       0.150    2053.093                          

 Hold time                                              -0.011    2053.082                          

 Data required time                                               2053.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2053.082                          
 Data arrival time                                                2056.778                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.696                          
====================================================================================================

====================================================================================================

Startpoint  : mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : mac_test0/mac_top0/icmp0/reply_checksum_tmp[28]/opit_0_inv_L5Q_perm/L3
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.810
  Launch Clock Delay      :  1.857
  Clock Pessimism Removal :  0.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       0.932         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.925       1.857         gmii_rx_clk      
 CLMA_270_96/CLK                                                           r       mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_270_96/Q3                    tco                   0.220       2.077 f       mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=8)        0.472       2.549         mac_test0/mac_top0/icmp0/icmp_rx_cnt [8]
 CLMA_266_108/Y3                   td                    0.358       2.907 f       mac_test0/mac_top0/icmp0/N617_8/gateop_perm/Z
                                   net (fanout=1)        0.309       3.216         mac_test0/mac_top0/icmp0/_N108052
 CLMA_250_109/Y3                   td                    0.151       3.367 f       mac_test0/mac_top0/icmp0/N617_10/gateop_perm/Z
                                   net (fanout=1)        0.468       3.835         mac_test0/mac_top0/icmp0/_N108054
 CLMA_250_109/Y1                   td                    0.360       4.195 f       mac_test0/mac_top0/icmp0/N617_11/gateop_perm/Z
                                   net (fanout=3)        0.519       4.714         mac_test0/mac_top0/icmp0/_N92347
 CLMS_270_101/Y3                   td                    0.162       4.876 r       mac_test0/mac_top0/icmp0/state_fsm[10:0]_114/gateop_perm/Z
                                   net (fanout=6)        0.170       5.046         mac_test0/mac_top0/icmp0/_N92351
 CLMS_270_105/Y3                   td                    0.358       5.404 f       mac_test0/mac_top0/icmp0/N500_7/gateop_perm/Z
                                   net (fanout=15)       0.497       5.901         mac_test0/mac_top0/icmp0/_N93261
 CLMA_282_92/Y2                    td                    0.150       6.051 f       mac_test0/mac_top0/icmp0/N714/gateop_perm/Z
                                   net (fanout=64)       0.280       6.331         mac_test0/mac_top0/icmp0/N714
 CLMA_290_96/Y0                    td                    0.378       6.709 f       mac_test0/mac_top0/icmp0/N713_8[6]/gateop_perm/Z
                                   net (fanout=2)        0.258       6.967         mac_test0/mac_top0/icmp0/nb7 [6]
 CLMA_286_100/COUT                 td                    0.391       7.358 r       mac_test0/mac_top0/icmp0/N713_9_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.358         mac_test0/mac_top0/icmp0/_N19624
                                   td                    0.044       7.402 r       mac_test0/mac_top0/icmp0/N713_9_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.402         mac_test0/mac_top0/icmp0/_N19626
 CLMA_286_104/COUT                 td                    0.044       7.446 r       mac_test0/mac_top0/icmp0/N713_9_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.446         mac_test0/mac_top0/icmp0/_N19628
                                   td                    0.044       7.490 r       mac_test0/mac_top0/icmp0/N713_9_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.490         mac_test0/mac_top0/icmp0/_N19630
 CLMA_286_108/COUT                 td                    0.044       7.534 r       mac_test0/mac_top0/icmp0/N713_9_14/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.534         mac_test0/mac_top0/icmp0/_N19632
                                   td                    0.044       7.578 r       mac_test0/mac_top0/icmp0/N713_9_16/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.578         mac_test0/mac_top0/icmp0/_N19634
 CLMA_286_112/COUT                 td                    0.044       7.622 r       mac_test0/mac_top0/icmp0/N713_9_18/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.622         mac_test0/mac_top0/icmp0/_N19636
                                   td                    0.044       7.666 r       mac_test0/mac_top0/icmp0/N713_9_20/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.666         mac_test0/mac_top0/icmp0/_N19638
 CLMA_286_116/COUT                 td                    0.044       7.710 r       mac_test0/mac_top0/icmp0/N713_9_22/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.710         mac_test0/mac_top0/icmp0/_N19640
                                   td                    0.044       7.754 r       mac_test0/mac_top0/icmp0/N713_9_24/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.754         mac_test0/mac_top0/icmp0/_N19642
 CLMA_286_120/COUT                 td                    0.044       7.798 r       mac_test0/mac_top0/icmp0/N713_9_26/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.798         mac_test0/mac_top0/icmp0/_N19644
 CLMA_286_124/Y1                   td                    0.366       8.164 f       mac_test0/mac_top0/icmp0/N713_9_28/gateop_A2/Y1
                                   net (fanout=1)        0.320       8.484         mac_test0/mac_top0/icmp0/nb5 [28]
 CLMS_270_121/D3                                                           f       mac_test0/mac_top0/icmp0/reply_checksum_tmp[28]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   8.484         Logic Levels: 14 
                                                                                   Logic: 3.334ns(50.309%), Route: 3.293ns(49.691%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915    1000.915         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000    1000.915 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.895    1001.810         gmii_rx_clk      
 CLMS_270_121/CLK                                                          r       mac_test0/mac_top0/icmp0/reply_checksum_tmp[28]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.032    1001.842                          
 clock uncertainty                                      -0.150    1001.692                          

 Setup time                                             -0.287    1001.405                          

 Data required time                                               1001.405                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.405                          
 Data arrival time                                                   8.484                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.921                          
====================================================================================================

====================================================================================================

Startpoint  : mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : mac_test0/mac_top0/icmp0/reply_checksum_tmp[26]/opit_0_inv_L5Q_perm/L0
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.810
  Launch Clock Delay      :  1.857
  Clock Pessimism Removal :  0.017

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       0.932         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.925       1.857         gmii_rx_clk      
 CLMA_270_96/CLK                                                           r       mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_270_96/Q3                    tco                   0.220       2.077 f       mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=8)        0.472       2.549         mac_test0/mac_top0/icmp0/icmp_rx_cnt [8]
 CLMA_266_108/Y3                   td                    0.358       2.907 f       mac_test0/mac_top0/icmp0/N617_8/gateop_perm/Z
                                   net (fanout=1)        0.309       3.216         mac_test0/mac_top0/icmp0/_N108052
 CLMA_250_109/Y3                   td                    0.151       3.367 f       mac_test0/mac_top0/icmp0/N617_10/gateop_perm/Z
                                   net (fanout=1)        0.468       3.835         mac_test0/mac_top0/icmp0/_N108054
 CLMA_250_109/Y1                   td                    0.360       4.195 f       mac_test0/mac_top0/icmp0/N617_11/gateop_perm/Z
                                   net (fanout=3)        0.519       4.714         mac_test0/mac_top0/icmp0/_N92347
 CLMS_270_101/Y3                   td                    0.162       4.876 r       mac_test0/mac_top0/icmp0/state_fsm[10:0]_114/gateop_perm/Z
                                   net (fanout=6)        0.170       5.046         mac_test0/mac_top0/icmp0/_N92351
 CLMS_270_105/Y3                   td                    0.358       5.404 f       mac_test0/mac_top0/icmp0/N500_7/gateop_perm/Z
                                   net (fanout=15)       0.497       5.901         mac_test0/mac_top0/icmp0/_N93261
 CLMA_282_92/Y2                    td                    0.150       6.051 f       mac_test0/mac_top0/icmp0/N714/gateop_perm/Z
                                   net (fanout=64)       0.280       6.331         mac_test0/mac_top0/icmp0/N714
 CLMA_290_96/Y0                    td                    0.378       6.709 f       mac_test0/mac_top0/icmp0/N713_8[6]/gateop_perm/Z
                                   net (fanout=2)        0.258       6.967         mac_test0/mac_top0/icmp0/nb7 [6]
 CLMA_286_100/COUT                 td                    0.391       7.358 r       mac_test0/mac_top0/icmp0/N713_9_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.358         mac_test0/mac_top0/icmp0/_N19624
                                   td                    0.044       7.402 r       mac_test0/mac_top0/icmp0/N713_9_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.402         mac_test0/mac_top0/icmp0/_N19626
 CLMA_286_104/COUT                 td                    0.044       7.446 r       mac_test0/mac_top0/icmp0/N713_9_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.446         mac_test0/mac_top0/icmp0/_N19628
                                   td                    0.044       7.490 r       mac_test0/mac_top0/icmp0/N713_9_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.490         mac_test0/mac_top0/icmp0/_N19630
 CLMA_286_108/COUT                 td                    0.044       7.534 r       mac_test0/mac_top0/icmp0/N713_9_14/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.534         mac_test0/mac_top0/icmp0/_N19632
                                   td                    0.044       7.578 r       mac_test0/mac_top0/icmp0/N713_9_16/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.578         mac_test0/mac_top0/icmp0/_N19634
 CLMA_286_112/COUT                 td                    0.044       7.622 r       mac_test0/mac_top0/icmp0/N713_9_18/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.622         mac_test0/mac_top0/icmp0/_N19636
                                   td                    0.044       7.666 r       mac_test0/mac_top0/icmp0/N713_9_20/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.666         mac_test0/mac_top0/icmp0/_N19638
 CLMA_286_116/COUT                 td                    0.044       7.710 r       mac_test0/mac_top0/icmp0/N713_9_22/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.710         mac_test0/mac_top0/icmp0/_N19640
                                   td                    0.044       7.754 r       mac_test0/mac_top0/icmp0/N713_9_24/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.754         mac_test0/mac_top0/icmp0/_N19642
 CLMA_286_120/Y3                   td                    0.387       8.141 r       mac_test0/mac_top0/icmp0/N713_9_26/gateop_A2/Y1
                                   net (fanout=1)        0.275       8.416         mac_test0/mac_top0/icmp0/nb5 [26]
 CLMA_290_132/B0                                                           r       mac_test0/mac_top0/icmp0/reply_checksum_tmp[26]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   8.416         Logic Levels: 13 
                                                                                   Logic: 3.311ns(50.480%), Route: 3.248ns(49.520%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915    1000.915         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000    1000.915 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.895    1001.810         gmii_rx_clk      
 CLMA_290_132/CLK                                                          r       mac_test0/mac_top0/icmp0/reply_checksum_tmp[26]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.017    1001.827                          
 clock uncertainty                                      -0.150    1001.677                          

 Setup time                                             -0.152    1001.525                          

 Data required time                                               1001.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.525                          
 Data arrival time                                                   8.416                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.109                          
====================================================================================================

====================================================================================================

Startpoint  : mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : mac_test0/mac_top0/icmp0/reply_checksum_tmp[30]/opit_0_inv_L5Q_perm/L4
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.810
  Launch Clock Delay      :  1.857
  Clock Pessimism Removal :  0.017

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       0.932         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.925       1.857         gmii_rx_clk      
 CLMA_270_96/CLK                                                           r       mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_270_96/Q3                    tco                   0.220       2.077 f       mac_test0/mac_top0/icmp0/icmp_rx_cnt[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=8)        0.472       2.549         mac_test0/mac_top0/icmp0/icmp_rx_cnt [8]
 CLMA_266_108/Y3                   td                    0.358       2.907 f       mac_test0/mac_top0/icmp0/N617_8/gateop_perm/Z
                                   net (fanout=1)        0.309       3.216         mac_test0/mac_top0/icmp0/_N108052
 CLMA_250_109/Y3                   td                    0.151       3.367 f       mac_test0/mac_top0/icmp0/N617_10/gateop_perm/Z
                                   net (fanout=1)        0.468       3.835         mac_test0/mac_top0/icmp0/_N108054
 CLMA_250_109/Y1                   td                    0.360       4.195 f       mac_test0/mac_top0/icmp0/N617_11/gateop_perm/Z
                                   net (fanout=3)        0.519       4.714         mac_test0/mac_top0/icmp0/_N92347
 CLMS_270_101/Y3                   td                    0.162       4.876 r       mac_test0/mac_top0/icmp0/state_fsm[10:0]_114/gateop_perm/Z
                                   net (fanout=6)        0.170       5.046         mac_test0/mac_top0/icmp0/_N92351
 CLMS_270_105/Y3                   td                    0.358       5.404 f       mac_test0/mac_top0/icmp0/N500_7/gateop_perm/Z
                                   net (fanout=15)       0.497       5.901         mac_test0/mac_top0/icmp0/_N93261
 CLMA_282_92/Y2                    td                    0.150       6.051 f       mac_test0/mac_top0/icmp0/N714/gateop_perm/Z
                                   net (fanout=64)       0.280       6.331         mac_test0/mac_top0/icmp0/N714
 CLMA_290_96/Y0                    td                    0.378       6.709 f       mac_test0/mac_top0/icmp0/N713_8[6]/gateop_perm/Z
                                   net (fanout=2)        0.258       6.967         mac_test0/mac_top0/icmp0/nb7 [6]
 CLMA_286_100/COUT                 td                    0.391       7.358 r       mac_test0/mac_top0/icmp0/N713_9_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.358         mac_test0/mac_top0/icmp0/_N19624
                                   td                    0.044       7.402 r       mac_test0/mac_top0/icmp0/N713_9_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.402         mac_test0/mac_top0/icmp0/_N19626
 CLMA_286_104/COUT                 td                    0.044       7.446 r       mac_test0/mac_top0/icmp0/N713_9_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.446         mac_test0/mac_top0/icmp0/_N19628
                                   td                    0.044       7.490 r       mac_test0/mac_top0/icmp0/N713_9_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.490         mac_test0/mac_top0/icmp0/_N19630
 CLMA_286_108/COUT                 td                    0.044       7.534 r       mac_test0/mac_top0/icmp0/N713_9_14/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.534         mac_test0/mac_top0/icmp0/_N19632
                                   td                    0.044       7.578 r       mac_test0/mac_top0/icmp0/N713_9_16/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.578         mac_test0/mac_top0/icmp0/_N19634
 CLMA_286_112/COUT                 td                    0.044       7.622 r       mac_test0/mac_top0/icmp0/N713_9_18/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.622         mac_test0/mac_top0/icmp0/_N19636
                                   td                    0.044       7.666 r       mac_test0/mac_top0/icmp0/N713_9_20/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.666         mac_test0/mac_top0/icmp0/_N19638
 CLMA_286_116/COUT                 td                    0.044       7.710 r       mac_test0/mac_top0/icmp0/N713_9_22/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.710         mac_test0/mac_top0/icmp0/_N19640
                                   td                    0.044       7.754 r       mac_test0/mac_top0/icmp0/N713_9_24/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.754         mac_test0/mac_top0/icmp0/_N19642
 CLMA_286_120/COUT                 td                    0.044       7.798 r       mac_test0/mac_top0/icmp0/N713_9_26/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.798         mac_test0/mac_top0/icmp0/_N19644
                                   td                    0.044       7.842 r       mac_test0/mac_top0/icmp0/N713_9_28/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.842         mac_test0/mac_top0/icmp0/_N19646
 CLMA_286_124/Y3                   td                    0.387       8.229 r       mac_test0/mac_top0/icmp0/N713_9_30/gateop_A2/Y1
                                   net (fanout=1)        0.238       8.467         mac_test0/mac_top0/icmp0/nb5 [30]
 CLMS_282_129/A4                                                           r       mac_test0/mac_top0/icmp0/reply_checksum_tmp[30]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.467         Logic Levels: 14 
                                                                                   Logic: 3.399ns(51.422%), Route: 3.211ns(48.578%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915    1000.915         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000    1000.915 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.895    1001.810         gmii_rx_clk      
 CLMS_282_129/CLK                                                          r       mac_test0/mac_top0/icmp0/reply_checksum_tmp[30]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.017    1001.827                          
 clock uncertainty                                      -0.150    1001.677                          

 Setup time                                             -0.093    1001.584                          

 Data required time                                               1001.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.584                          
 Data arrival time                                                   8.467                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.117                          
====================================================================================================

====================================================================================================

Startpoint  : u_udp_rx/rec_data[11]/opit_0_inv/CLK
Endpoint    : u_udp_rx/rec_data_m2[11]/opit_0/D
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.857
  Launch Clock Delay      :  1.810
  Clock Pessimism Removal :  -0.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       0.915         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.915 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.895       1.810         gmii_rx_clk      
 CLMA_174_200/CLK                                                          r       u_udp_rx/rec_data[11]/opit_0_inv/CLK

 CLMA_174_200/Q2                   tco                   0.180       1.990 f       u_udp_rx/rec_data[11]/opit_0_inv/Q
                                   net (fanout=1)        0.058       2.048         u_udp_rx/rec_data [11]
 CLMS_174_201/CD                                                           f       u_udp_rx/rec_data_m2[11]/opit_0/D

 Data arrival time                                                   2.048         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       0.932         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.925       1.857         gmii_rx_clk      
 CLMS_174_201/CLK                                                          r       u_udp_rx/rec_data_m2[11]/opit_0/CLK
 clock pessimism                                        -0.032       1.825                          
 clock uncertainty                                       0.000       1.825                          

 Hold time                                               0.040       1.865                          

 Data required time                                                  1.865                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.865                          
 Data arrival time                                                   2.048                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.183                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/D
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.857
  Launch Clock Delay      :  1.810
  Clock Pessimism Removal :  -0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       0.915         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.915 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.895       1.810         gmii_rx_clk      
 CLMA_242_56/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK

 CLMA_242_56/Q3                    tco                   0.178       1.988 f       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/Q
                                   net (fanout=1)        0.058       2.046         u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rwptr1 [5]
 CLMA_242_56/AD                                                            f       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/D

 Data arrival time                                                   2.046         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       0.932         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.925       1.857         gmii_rx_clk      
 CLMA_242_56/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/CLK
 clock pessimism                                        -0.046       1.811                          
 clock uncertainty                                       0.000       1.811                          

 Hold time                                               0.040       1.851                          

 Data required time                                                  1.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.851                          
 Data arrival time                                                   2.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : buf_u2_2_sfp1/fifo_ch3/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
Endpoint    : buf_u2_2_sfp1/fifo_ch3/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/D
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.857
  Launch Clock Delay      :  1.810
  Clock Pessimism Removal :  -0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       0.915         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.915 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.895       1.810         gmii_rx_clk      
 CLMS_190_213/CLK                                                          r       buf_u2_2_sfp1/fifo_ch3/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK

 CLMS_190_213/Q3                   tco                   0.178       1.988 f       buf_u2_2_sfp1/fifo_ch3/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/Q
                                   net (fanout=1)        0.060       2.048         buf_u2_2_sfp1/fifo_ch3/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr1 [1]
 CLMS_190_213/AD                                                           f       buf_u2_2_sfp1/fifo_ch3/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/D

 Data arrival time                                                   2.048         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.790%), Route: 0.060ns(25.210%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       0.932         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.925       1.857         gmii_rx_clk      
 CLMS_190_213/CLK                                                          r       buf_u2_2_sfp1/fifo_ch3/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/CLK
 clock pessimism                                        -0.046       1.811                          
 clock uncertainty                                       0.000       1.811                          

 Hold time                                               0.040       1.851                          

 Data required time                                                  1.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.851                          
 Data arrival time                                                   2.048                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       2.164 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925       3.089         ntclkbufg_10     
 CLMA_242_52/CLK                                                           r       u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/CLK

 CLMA_242_52/Q3                    tco                   0.220       3.309 f       u_fifo_ctrl/fifo_wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.607       3.916         u_fifo_ctrl/fifo_wr_en
                                   td                    0.222       4.138 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.138         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/_N14341
 CLMA_250_28/Y3                    td                    0.387       4.525 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.237       4.762         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N2 [3]
 CLMA_254_28/Y1                    td                    0.151       4.913 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N3[3]/gateop_perm/Z
                                   net (fanout=1)        0.354       5.267         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wwptr [3]
                                   td                    0.365       5.632 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.632         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.co [2]
 CLMA_250_33/COUT                  td                    0.044       5.676 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.676         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.co [6]
 CLMA_250_37/Y1                    td                    0.383       6.059 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.330       6.389         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167
 CLMA_250_41/A4                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.389         Logic Levels: 4  
                                                                                   Logic: 1.772ns(53.697%), Route: 1.528ns(46.303%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      29.380 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.380         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      29.418 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      29.881         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074      29.955 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      30.558         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      30.558 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895      31.453         ntclkbufg_10     
 CLMA_250_41/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.188      31.641                          
 clock uncertainty                                      -0.150      31.491                          

 Setup time                                             -0.093      31.398                          

 Data required time                                                 31.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.398                          
 Data arrival time                                                   6.389                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.009                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       2.164 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925       3.089         ntclkbufg_10     
 CLMS_254_69/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/CLK

 CLMS_254_69/Y0                    tco                   0.283       3.372 f       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/Q
                                   net (fanout=4)        0.386       3.758         u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2 [11]
 CLMA_262_56/Y0                    td                    0.380       4.138 f       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N24_3/gateop_perm/Z
                                   net (fanout=3)        0.376       4.514         u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr [7]
 CLMA_254_48/Y3                    td                    0.162       4.676 r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N24_7/gateop_perm/Z
                                   net (fanout=2)        0.162       4.838         u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr [3]
 CLMA_254_44/Y0                    td                    0.162       5.000 r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N24_9/gateop_perm/Z
                                   net (fanout=1)        0.271       5.271         u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr [1]
                                   td                    0.369       5.640 f       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.640         u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.co [2]
 CLMA_254_52/COUT                  td                    0.044       5.684 r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.684         u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.co [6]
 CLMA_254_56/Y1                    td                    0.383       6.067 r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.244       6.311         u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/N167
 CLMA_254_60/A4                                                            r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.311         Logic Levels: 5  
                                                                                   Logic: 1.783ns(55.338%), Route: 1.439ns(44.662%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      29.380 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.380         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      29.418 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      29.881         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074      29.955 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      30.558         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      30.558 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895      31.453         ntclkbufg_10     
 CLMA_254_60/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.192      31.645                          
 clock uncertainty                                      -0.150      31.495                          

 Setup time                                             -0.093      31.402                          

 Data required time                                                 31.402                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.402                          
 Data arrival time                                                   6.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.091                          
====================================================================================================

====================================================================================================

Startpoint  : ad9280_sample_m0/wait_cnt[13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ad9280_sample_m0/state_reg[0]/opit_0_inv/CE
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       2.164 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925       3.089         ntclkbufg_10     
 CLMA_218_40/CLK                                                           r       ad9280_sample_m0/wait_cnt[13]/opit_0_inv_L5Q_perm/CLK

 CLMA_218_40/Q2                    tco                   0.223       3.312 f       ad9280_sample_m0/wait_cnt[13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.268       3.580         ad9280_sample_m0/wait_cnt [13]
 CLMA_218_32/Y1                    td                    0.359       3.939 f       ad9280_sample_m0/N93_17/gateop_perm/Z
                                   net (fanout=1)        0.254       4.193         ad9280_sample_m0/_N107324
 CLMA_222_28/Y0                    td                    0.162       4.355 r       ad9280_sample_m0/N93_23/gateop_perm/Z
                                   net (fanout=14)       0.157       4.512         ad9280_sample_m0/_N107330
 CLMA_222_28/Y1                    td                    0.244       4.756 f       ad9280_sample_m0/N93_25/gateop_perm/Z
                                   net (fanout=3)        0.253       5.009         ad9280_sample_m0/N152 [1]
 CLMA_222_32/Y0                    td                    0.150       5.159 f       ad9280_sample_m0/N121/gateop_perm/Z
                                   net (fanout=3)        0.166       5.325         ad9280_sample_m0/N121
 CLMS_222_29/CE                                                            f       ad9280_sample_m0/state_reg[0]/opit_0_inv/CE

 Data arrival time                                                   5.325         Logic Levels: 4  
                                                                                   Logic: 1.138ns(50.894%), Route: 1.098ns(49.106%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      29.380 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.380         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      29.418 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      29.881         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074      29.955 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      30.558         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      30.558 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895      31.453         ntclkbufg_10     
 CLMS_222_29/CLK                                                           r       ad9280_sample_m0/state_reg[0]/opit_0_inv/CLK
 clock pessimism                                         0.188      31.641                          
 clock uncertainty                                      -0.150      31.491                          

 Setup time                                             -0.476      31.015                          

 Data required time                                                 31.015                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.015                          
 Data arrival time                                                   5.325                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.690                          
====================================================================================================

====================================================================================================

Startpoint  : ad9280_sample_m0/adc_data_d0[3]/opit_0_inv/CLK
Endpoint    : wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[3]
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       1.987 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895       2.882         ntclkbufg_10     
 CLMA_230_24/CLK                                                           r       ad9280_sample_m0/adc_data_d0[3]/opit_0_inv/CLK

 CLMA_230_24/Q0                    tco                   0.179       3.061 f       ad9280_sample_m0/adc_data_d0[3]/opit_0_inv/Q
                                   net (fanout=2)        0.219       3.280         adc0_buf_data[3] 
 DRM_234_24/DA0[3]                                                         f       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[3]

 Data arrival time                                                   3.280         Logic Levels: 0  
                                                                                   Logic: 0.179ns(44.975%), Route: 0.219ns(55.025%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       2.164 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925       3.089         ntclkbufg_10     
 DRM_234_24/CLKA[0]                                                        r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.119       3.020                          

 Data required time                                                  3.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.020                          
 Data arrival time                                                   3.280                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : ad9280_sample_m0/adc_data_d0[1]/opit_0_inv/CLK
Endpoint    : wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[1]
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       1.987 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895       2.882         ntclkbufg_10     
 CLMA_230_24/CLK                                                           r       ad9280_sample_m0/adc_data_d0[1]/opit_0_inv/CLK

 CLMA_230_24/Q1                    tco                   0.180       3.062 f       ad9280_sample_m0/adc_data_d0[1]/opit_0_inv/Q
                                   net (fanout=2)        0.222       3.284         adc0_buf_data[1] 
 DRM_234_24/DA0[1]                                                         f       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[1]

 Data arrival time                                                   3.284         Logic Levels: 0  
                                                                                   Logic: 0.180ns(44.776%), Route: 0.222ns(55.224%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       2.164 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925       3.089         ntclkbufg_10     
 DRM_234_24/CLKA[0]                                                        r       wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.119       3.020                          

 Data required time                                                  3.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.020                          
 Data arrival time                                                   3.284                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.264                          
====================================================================================================

====================================================================================================

Startpoint  : ad9280_sample_m0/state_reg[0]/opit_0_inv/CLK
Endpoint    : ad9280_sample_m0/state_reg[1]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       1.987 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895       2.882         ntclkbufg_10     
 CLMS_222_29/CLK                                                           r       ad9280_sample_m0/state_reg[0]/opit_0_inv/CLK

 CLMS_222_29/Q2                    tco                   0.180       3.062 f       ad9280_sample_m0/state_reg[0]/opit_0_inv/Q
                                   net (fanout=2)        0.059       3.121         ad9280_sample_m0/state_reg [0]
 CLMS_222_29/A4                                                            f       ad9280_sample_m0/state_reg[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.121         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       2.164 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925       3.089         ntclkbufg_10     
 CLMS_222_29/CLK                                                           r       ad9280_sample_m0/state_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.206       2.883                          
 clock uncertainty                                       0.000       2.883                          

 Hold time                                              -0.029       2.854                          

 Data required time                                                  2.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.854                          
 Data arrival time                                                   3.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK
Endpoint    : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       169.224     169.224 r                        
 P20                                                     0.000     169.224 r       sys_clk (port)   
                                   net (fanout=1)        0.074     169.298         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     170.159 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     170.159         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     170.217 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     170.695         _N48             
 PLL_158_55/CLK_OUT0               td                    0.083     170.778 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614     171.392         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000     171.392 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      0.925     172.317         ntclkbufg_9      
 CLMA_230_145/CLK                                                          r       fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK

 CLMA_230_145/Q1                   tco                   0.223     172.540 f       fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/Q
                                   net (fanout=15)       0.376     172.916         wave0_vs         
 CLMS_222_157/A1                                                           f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                 172.916         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.229%), Route: 0.376ns(62.771%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       171.426     171.426 r                        
 P20                                                     0.000     171.426 r       sys_clk (port)   
                                   net (fanout=1)        0.074     171.500         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     172.235 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     172.235         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     172.273 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     172.736         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074     172.810 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603     173.413         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     173.413 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895     174.308         ntclkbufg_10     
 CLMS_222_157/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.161     174.469                          
 clock uncertainty                                      -0.150     174.319                          

 Setup time                                             -0.191     174.128                          

 Data required time                                                174.128                          
----------------------------------------------------------------------------------------------------
 Data required time                                                174.128                          
 Data arrival time                                                 172.916                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.212                          
====================================================================================================

====================================================================================================

Startpoint  : fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK
Endpoint    : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 P20                                                     0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.066         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     200.801 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.801         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     200.839 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     201.302         _N48             
 PLL_158_55/CLK_OUT0               td                    0.078     201.380 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603     201.983         video_clk_adc    
 USCM_84_117/CLK_USCM              td                    0.000     201.983 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=160)      0.895     202.878         ntclkbufg_9      
 CLMA_230_145/CLK                                                          r       fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/CLK

 CLMA_230_145/Q1                   tco                   0.184     203.062 r       fft_display_m0/timing_gen_xy_m0/vs_d1/opit_0/Q
                                   net (fanout=15)       0.288     203.350         wave0_vs         
 CLMS_222_157/A1                                                           r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                 203.350         Logic Levels: 0  
                                                                                   Logic: 0.184ns(38.983%), Route: 0.288ns(61.017%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     200.932 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.932         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     200.990 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     201.468         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079     201.547 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     202.161         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     202.161 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925     203.086         ntclkbufg_10     
 CLMS_222_157/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.161     202.925                          
 clock uncertainty                                       0.150     203.075                          

 Hold time                                              -0.093     202.982                          

 Data required time                                                202.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                202.982                          
 Data arrival time                                                 203.350                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.368                          
====================================================================================================

====================================================================================================

Startpoint  : sobel_test_m0/ycbcr_vs_r[8]/opit_0_inv/CLK
Endpoint    : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1514.250    1514.250 r                        
 P20                                                     0.000    1514.250 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1514.324         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1515.185 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1515.185         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1515.243 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478    1515.721         _N48             
 PLL_158_75/CLK_OUT1               td                    0.079    1515.800 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614    1516.414         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    1516.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.925    1517.339         ntclkbufg_3      
 CLMS_222_161/CLK                                                          r       sobel_test_m0/ycbcr_vs_r[8]/opit_0_inv/CLK

 CLMS_222_161/Q2                   tco                   0.224    1517.563 r       sobel_test_m0/ycbcr_vs_r[8]/opit_0_inv/Q
                                   net (fanout=1)        0.162    1517.725         sobel_vs         
 CLMS_222_157/A4                                                           r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                1517.725         Logic Levels: 0  
                                                                                   Logic: 0.224ns(58.031%), Route: 0.162ns(41.969%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1514.263    1514.263 r                        
 P20                                                     0.000    1514.263 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1514.337         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1515.072 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1515.072         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1515.110 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463    1515.573         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074    1515.647 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    1516.250         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000    1516.250 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895    1517.145         ntclkbufg_10     
 CLMS_222_157/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.152    1517.297                          
 clock uncertainty                                      -0.150    1517.147                          

 Setup time                                             -0.093    1517.054                          

 Data required time                                               1517.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1517.054                          
 Data arrival time                                                1517.725                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.671                          
====================================================================================================

====================================================================================================

Startpoint  : sobel_test_m0/ycbcr_vs_r[8]/opit_0_inv/CLK
Endpoint    : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     13742.660   13742.660 r                        
 P20                                                     0.000   13742.660 r       sys_clk (port)   
                                   net (fanout=1)        0.074   13742.734         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735   13743.469 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   13743.469         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038   13743.507 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463   13743.970         _N48             
 PLL_158_75/CLK_OUT1               td                    0.074   13744.044 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603   13744.647         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000   13744.647 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.895   13745.542         ntclkbufg_3      
 CLMS_222_161/CLK                                                          r       sobel_test_m0/ycbcr_vs_r[8]/opit_0_inv/CLK

 CLMS_222_161/Q2                   tco                   0.180   13745.722 f       sobel_test_m0/ycbcr_vs_r[8]/opit_0_inv/Q
                                   net (fanout=1)        0.153   13745.875         sobel_vs         
 CLMS_222_157/A4                                                           f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/L4

 Data arrival time                                               13745.875         Logic Levels: 0  
                                                                                   Logic: 0.180ns(54.054%), Route: 0.153ns(45.946%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     13742.651   13742.651 r                        
 P20                                                     0.000   13742.651 r       sys_clk (port)   
                                   net (fanout=1)        0.074   13742.725         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   13743.586 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   13743.586         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   13743.644 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478   13744.122         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079   13744.201 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614   13744.815         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000   13744.815 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925   13745.740         ntclkbufg_10     
 CLMS_222_157/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.152   13745.588                          
 clock uncertainty                                       0.150   13745.738                          

 Hold time                                              -0.029   13745.709                          

 Data required time                                              13745.709                          
----------------------------------------------------------------------------------------------------
 Data required time                                              13745.709                          
 Data arrival time                                               13745.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.166                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        84.612      84.612 r                        
 P20                                                     0.000      84.612 r       sys_clk (port)   
                                   net (fanout=1)        0.074      84.686         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      85.547 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      85.547         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      85.605 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478      86.083         _N48             
 PLL_158_55/CLK_OUT2               td                    0.089      86.172 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      86.786         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      86.786 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.925      87.711         ntclkbufg_0      
 CLMS_242_33/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q/CLK

 CLMS_242_33/Q3                    tco                   0.220      87.931 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q/Q
                                   net (fanout=1)        0.381      88.312         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [7]
 CLMS_246_41/M2                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                  88.312         Logic Levels: 0  
                                                                                   Logic: 0.220ns(36.606%), Route: 0.381ns(63.394%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        85.713      85.713 r                        
 P20                                                     0.000      85.713 r       sys_clk (port)   
                                   net (fanout=1)        0.074      85.787         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      86.522 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      86.522         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      86.560 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      87.023         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074      87.097 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      87.700         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      87.700 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895      88.595         ntclkbufg_10     
 CLMS_246_41/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.161      88.756                          
 clock uncertainty                                      -0.150      88.606                          

 Setup time                                             -0.068      88.538                          

 Data required time                                                 88.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 88.538                          
 Data arrival time                                                  88.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.226                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        84.612      84.612 r                        
 P20                                                     0.000      84.612 r       sys_clk (port)   
                                   net (fanout=1)        0.074      84.686         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      85.547 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      85.547         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      85.605 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478      86.083         _N48             
 PLL_158_55/CLK_OUT2               td                    0.089      86.172 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      86.786         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      86.786 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.925      87.711         ntclkbufg_0      
 CLMS_242_33/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMS_242_33/Q1                    tco                   0.223      87.934 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.377      88.311         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [6]
 CLMA_250_24/M1                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                  88.311         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.167%), Route: 0.377ns(62.833%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        85.713      85.713 r                        
 P20                                                     0.000      85.713 r       sys_clk (port)   
                                   net (fanout=1)        0.074      85.787         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      86.522 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      86.522         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      86.560 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      87.023         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074      87.097 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      87.700         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      87.700 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895      88.595         ntclkbufg_10     
 CLMA_250_24/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                         0.161      88.756                          
 clock uncertainty                                      -0.150      88.606                          

 Setup time                                             -0.068      88.538                          

 Data required time                                                 88.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 88.538                          
 Data arrival time                                                  88.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.227                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        84.612      84.612 r                        
 P20                                                     0.000      84.612 r       sys_clk (port)   
                                   net (fanout=1)        0.074      84.686         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      85.547 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      85.547         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      85.605 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478      86.083         _N48             
 PLL_158_55/CLK_OUT2               td                    0.089      86.172 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      86.786         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000      86.786 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.925      87.711         ntclkbufg_0      
 CLMS_242_25/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMS_242_25/Q0                    tco                   0.221      87.932 f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.374      88.306         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [2]
 CLMA_254_28/M3                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D

 Data arrival time                                                  88.306         Logic Levels: 0  
                                                                                   Logic: 0.221ns(37.143%), Route: 0.374ns(62.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        85.713      85.713 r                        
 P20                                                     0.000      85.713 r       sys_clk (port)   
                                   net (fanout=1)        0.074      85.787         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      86.522 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      86.522         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      86.560 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      87.023         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074      87.097 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      87.700         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      87.700 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895      88.595         ntclkbufg_10     
 CLMA_254_28/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.161      88.756                          
 clock uncertainty                                      -0.150      88.606                          

 Setup time                                             -0.068      88.538                          

 Data required time                                                 88.538                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 88.538                          
 Data arrival time                                                  88.306                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.232                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       199.992     199.992 r                        
 P20                                                     0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.066         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     200.801 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.801         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     200.839 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     201.302         _N48             
 PLL_158_55/CLK_OUT2               td                    0.084     201.386 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603     201.989         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     201.989 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.895     202.884         ntclkbufg_0      
 CLMS_242_29/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMS_242_29/Q1                    tco                   0.184     203.068 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139     203.207         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [3]
 CLMA_242_24/M0                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                 203.207         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.966%), Route: 0.139ns(43.034%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     200.932 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.932         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     200.990 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     201.468         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079     201.547 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     202.161         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     202.161 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925     203.086         ntclkbufg_10     
 CLMA_242_24/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.161     202.925                          
 clock uncertainty                                       0.150     203.075                          

 Hold time                                              -0.011     203.064                          

 Data required time                                                203.064                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.064                          
 Data arrival time                                                 203.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.143                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       199.992     199.992 r                        
 P20                                                     0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.066         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     200.801 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.801         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     200.839 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     201.302         _N48             
 PLL_158_55/CLK_OUT2               td                    0.084     201.386 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603     201.989         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     201.989 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.895     202.884         ntclkbufg_0      
 CLMS_254_37/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMS_254_37/Q3                    tco                   0.182     203.066 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.207     203.273         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [9]
 CLMS_246_41/CD                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                 203.273         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.787%), Route: 0.207ns(53.213%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     200.932 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.932         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     200.990 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     201.468         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079     201.547 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     202.161         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     202.161 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925     203.086         ntclkbufg_10     
 CLMS_246_41/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                        -0.161     202.925                          
 clock uncertainty                                       0.150     203.075                          

 Hold time                                               0.034     203.109                          

 Data required time                                                203.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.109                          
 Data arrival time                                                 203.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.164                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       199.992     199.992 r                        
 P20                                                     0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.066         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     200.801 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.801         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     200.839 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     201.302         _N48             
 PLL_158_55/CLK_OUT2               td                    0.084     201.386 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603     201.989         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     201.989 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.895     202.884         ntclkbufg_0      
 CLMS_246_37/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMS_246_37/Q0                    tco                   0.182     203.066 r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.204     203.270         u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rptr [10]
 CLMS_246_41/M1                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                 203.270         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.150%), Route: 0.204ns(52.850%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       199.997     199.997 r                        
 P20                                                     0.000     199.997 r       sys_clk (port)   
                                   net (fanout=1)        0.074     200.071         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     200.932 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.932         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     200.990 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     201.468         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079     201.547 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     202.161         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     202.161 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925     203.086         ntclkbufg_10     
 CLMS_246_41/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                        -0.161     202.925                          
 clock uncertainty                                       0.150     203.075                          

 Hold time                                              -0.011     203.064                          

 Data required time                                                203.064                          
----------------------------------------------------------------------------------------------------
 Data required time                                                203.064                          
 Data arrival time                                                 203.270                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.206                          
====================================================================================================

====================================================================================================

Startpoint  : qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.359  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.873
  Launch Clock Delay      :  2.388
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      1.357       2.388         nt_sys_clk       
 CLMA_242_264/CLK                                                          r       qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_242_264/Q0                   tco                   0.221       2.609 f       qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=45)       1.032       3.641         qsgmii_sfp1_lane0/p0_mm_rst_n
 CLMS_274_333/Y1                   td                    0.244       3.885 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/gateop_perm/Z
                                   net (fanout=6)        0.345       4.230         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
 CLMA_274_340/RS                                                           f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.230         Logic Levels: 1  
                                                                                   Logic: 0.465ns(25.244%), Route: 1.377ns(74.756%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      0.998      21.873         nt_sys_clk       
 CLMA_274_340/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.156      22.029                          
 clock uncertainty                                      -0.050      21.979                          

 Recovery time                                          -0.476      21.503                          

 Data required time                                                 21.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.503                          
 Data arrival time                                                   4.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.273                          
====================================================================================================

====================================================================================================

Startpoint  : qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_reg[0]/opit_0/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.359  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.873
  Launch Clock Delay      :  2.388
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      1.357       2.388         nt_sys_clk       
 CLMA_242_264/CLK                                                          r       qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_242_264/Q0                   tco                   0.221       2.609 f       qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=45)       1.032       3.641         qsgmii_sfp1_lane0/p0_mm_rst_n
 CLMS_274_333/Y1                   td                    0.244       3.885 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/gateop_perm/Z
                                   net (fanout=6)        0.345       4.230         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
 CLMA_274_340/RS                                                           f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_reg[0]/opit_0/RS

 Data arrival time                                                   4.230         Logic Levels: 1  
                                                                                   Logic: 0.465ns(25.244%), Route: 1.377ns(74.756%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      0.998      21.873         nt_sys_clk       
 CLMA_274_340/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_reg[0]/opit_0/CLK
 clock pessimism                                         0.156      22.029                          
 clock uncertainty                                      -0.050      21.979                          

 Recovery time                                          -0.476      21.503                          

 Data required time                                                 21.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.503                          
 Data arrival time                                                   4.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.273                          
====================================================================================================

====================================================================================================

Startpoint  : qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/opit_0_A2Q0/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.250  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.982
  Launch Clock Delay      :  2.388
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      1.357       2.388         nt_sys_clk       
 CLMA_242_264/CLK                                                          r       qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_242_264/Q0                   tco                   0.221       2.609 f       qsgmii_sfp1_lane0/U_qsgmii_core0/port[0].U_qsgmii_port/hsst_cfg_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=45)       1.032       3.641         qsgmii_sfp1_lane0/p0_mm_rst_n
 CLMS_274_333/Y1                   td                    0.244       3.885 f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/gateop_perm/Z
                                   net (fanout=6)        0.365       4.250         the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
 CLMA_282_336/RS                                                           f       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/opit_0_A2Q0/RS

 Data arrival time                                                   4.250         Logic Levels: 1  
                                                                                   Logic: 0.465ns(24.973%), Route: 1.397ns(75.027%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      1.107      21.982         nt_sys_clk       
 CLMA_282_336/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/opit_0_A2Q0/CLK
 clock pessimism                                         0.156      22.138                          
 clock uncertainty                                      -0.050      22.088                          

 Recovery time                                          -0.476      21.612                          

 Data required time                                                 21.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.612                          
 Data arrival time                                                   4.250                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.362                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[2]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.274  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.329
  Launch Clock Delay      :  1.873
  Clock Pessimism Removal :  -0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      0.998       1.873         nt_sys_clk       
 CLMA_274_340/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK

 CLMA_274_340/Q0                   tco                   0.182       2.055 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/Q
                                   net (fanout=8)        1.139       3.194         the_instance_name/U_IPML_HSST_RST/o_pll_done_0
 CLMA_138_325/RS                                                           r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.194         Logic Levels: 0  
                                                                                   Logic: 0.182ns(13.777%), Route: 1.139ns(86.223%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.298       3.329         nt_sys_clk       
 CLMA_138_325/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.182       3.147                          
 clock uncertainty                                       0.000       3.147                          

 Removal time                                           -0.187       2.960                          

 Data required time                                                  2.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.960                          
 Data arrival time                                                   3.194                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.234                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[4]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.274  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.329
  Launch Clock Delay      :  1.873
  Clock Pessimism Removal :  -0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      0.998       1.873         nt_sys_clk       
 CLMA_274_340/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK

 CLMA_274_340/Q0                   tco                   0.182       2.055 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/Q
                                   net (fanout=8)        1.139       3.194         the_instance_name/U_IPML_HSST_RST/o_pll_done_0
 CLMA_138_325/RS                                                           r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[4]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.194         Logic Levels: 0  
                                                                                   Logic: 0.182ns(13.777%), Route: 1.139ns(86.223%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      2.298       3.329         nt_sys_clk       
 CLMA_138_325/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.182       3.147                          
 clock uncertainty                                       0.000       3.147                          

 Removal time                                           -0.187       2.960                          

 Data required time                                                  2.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.960                          
 Data arrival time                                                   3.194                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.234                          
====================================================================================================

====================================================================================================

Startpoint  : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK
Endpoint    : the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_RATE_CHANGE_TCLK_ON_0/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.356  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.385
  Launch Clock Delay      :  1.873
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      0.998       1.873         nt_sys_clk       
 CLMA_274_340/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/CLK

 CLMA_274_340/Q0                   tco                   0.182       2.055 r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.340       2.395         the_instance_name/U_IPML_HSST_RST/o_pll_done_0
 CLMA_250_340/RS                                                           r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_RATE_CHANGE_TCLK_ON_0/opit_0_inv/RS

 Data arrival time                                                   2.395         Logic Levels: 0  
                                                                                   Logic: 0.182ns(34.866%), Route: 0.340ns(65.134%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=341)      1.354       2.385         nt_sys_clk       
 CLMA_250_340/CLK                                                          r       the_instance_name/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_RATE_CHANGE_TCLK_ON_0/opit_0_inv/CLK
 clock pessimism                                        -0.156       2.229                          
 clock uncertainty                                       0.000       2.229                          

 Removal time                                           -0.187       2.042                          

 Data required time                                                  2.042                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.042                          
 Data arrival time                                                   2.395                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.353                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[23]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925       6.736         ntclkbufg_1      
 CLMS_22_193/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_22_193/Q0                    tco                   0.221       6.957 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1017)     1.938       8.895         I_ips_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_118_117/RS                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[23]/opit_0_inv/RS

 Data arrival time                                                   8.895         Logic Levels: 0  
                                                                                   Logic: 0.221ns(10.236%), Route: 1.938ns(89.764%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000      12.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895      16.387         ntclkbufg_1      
 CLMS_118_117/CLK                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[23]/opit_0_inv/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Recovery time                                          -0.476      15.880                          

 Data required time                                                 15.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.880                          
 Data arrival time                                                   8.895                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.985                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[135]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925       6.736         ntclkbufg_1      
 CLMS_22_193/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_22_193/Q0                    tco                   0.221       6.957 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1017)     1.938       8.895         I_ips_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_118_117/RS                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[135]/opit_0_inv/RS

 Data arrival time                                                   8.895         Logic Levels: 0  
                                                                                   Logic: 0.221ns(10.236%), Route: 1.938ns(89.764%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000      12.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895      16.387         ntclkbufg_1      
 CLMS_118_117/CLK                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[135]/opit_0_inv/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Recovery time                                          -0.476      15.880                          

 Data required time                                                 15.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.880                          
 Data arrival time                                                   8.895                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.985                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[246]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925       6.736         ntclkbufg_1      
 CLMS_22_193/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_22_193/Q0                    tco                   0.221       6.957 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1017)     1.938       8.895         I_ips_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_118_117/RS                                                           f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[246]/opit_0_inv/RS

 Data arrival time                                                   8.895         Logic Levels: 0  
                                                                                   Logic: 0.221ns(10.236%), Route: 1.938ns(89.764%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423      12.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000      12.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895      16.387         ntclkbufg_1      
 CLMS_118_117/CLK                                                          r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata[246]/opit_0_inv/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Recovery time                                          -0.476      15.880                          

 Data required time                                                 15.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.880                          
 Data arrival time                                                   8.895                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.985                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895       6.387         ntclkbufg_1      
 CLMS_10_177/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_10_177/Q1                    tco                   0.184       6.571 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=4)        0.200       6.771         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_172/RSCO                  td                    0.092       6.863 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.863         ntR650           
 CLMA_10_176/RSCI                                                          f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.863         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.983%), Route: 0.200ns(42.017%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925       6.736         ntclkbufg_1      
 CLMA_10_176/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Removal time                                            0.000       6.602                          

 Data required time                                                  6.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.602                          
 Data arrival time                                                   6.863                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895       6.387         ntclkbufg_1      
 CLMS_10_177/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_10_177/Q1                    tco                   0.184       6.571 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=4)        0.200       6.771         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_172/RSCO                  td                    0.092       6.863 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.863         ntR650           
 CLMA_10_176/RSCI                                                          f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.863         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.983%), Route: 0.200ns(42.017%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925       6.736         ntclkbufg_1      
 CLMA_10_176/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Removal time                                            0.000       6.602                          

 Data required time                                                  6.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.602                          
 Data arrival time                                                   6.863                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[6]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895       6.387         ntclkbufg_1      
 CLMS_10_177/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_10_177/Q1                    tco                   0.184       6.571 r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=4)        0.200       6.771         I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_172/RSCO                  td                    0.092       6.863 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.863         ntR650           
 CLMA_10_176/RSCI                                                          f       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.863         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.983%), Route: 0.200ns(42.017%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925       6.736         ntclkbufg_1      
 CLMA_10_176/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Removal time                                            0.000       6.602                          

 Data required time                                                  6.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.602                          
 Data arrival time                                                   6.863                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.093         ntclkbufg_7      
 CLMA_302_73/CLK                                                           r       rstn_1ms[12]/opit_0_inv_A2Q21/CLK

 CLMA_302_73/Q3                    tco                   0.220       3.313 f       rstn_1ms[12]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.255       3.568         rstn_1ms[12]     
 CLMA_302_68/Y0                    td                    0.264       3.832 f       N703_10/gateop_perm/Z
                                   net (fanout=2)        0.151       3.983         _N101921         
 CLMA_302_68/Y3                    td                    0.222       4.205 f       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=2)        0.246       4.451         ms72xx_ctl/N0_rnmt
 CLMA_302_72/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   4.451         Logic Levels: 2  
                                                                                   Logic: 0.706ns(51.988%), Route: 0.652ns(48.012%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     101.310         _N48             
 PLL_158_75/CLK_OUT0               td                    0.078     101.388 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000     101.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     102.886         ntclkbufg_7      
 CLMA_302_72/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.192     103.078                          
 clock uncertainty                                      -0.150     102.928                          

 Recovery time                                          -0.476     102.452                          

 Data required time                                                102.452                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.452                          
 Data arrival time                                                   4.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.001                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_75/CLK_OUT0               td                    0.078       1.388 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       1.991 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       2.886         ntclkbufg_7      
 CLMA_302_69/CLK                                                           r       rstn_1ms[8]/opit_0_inv_A2Q21/CLK

 CLMA_302_69/Q3                    tco                   0.178       3.064 f       rstn_1ms[8]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.059       3.123         rstn_1ms[8]      
 CLMA_302_68/Y1                    td                    0.156       3.279 f       N703_11/gateop_perm/Z
                                   net (fanout=2)        0.059       3.338         _N101922         
 CLMA_302_68/Y3                    td                    0.174       3.512 r       ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=2)        0.198       3.710         ms72xx_ctl/N0_rnmt
 CLMA_302_72/RS                                                            r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   3.710         Logic Levels: 2  
                                                                                   Logic: 0.508ns(61.650%), Route: 0.316ns(38.350%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT0               td                    0.083       1.554 r       video_pll_m0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         cfg_clk          
 USCM_84_114/CLK_USCM              td                    0.000       2.168 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       3.093         ntclkbufg_7      
 CLMA_302_72/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.192       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Removal time                                           -0.187       2.714                          

 Data required time                                                  2.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.714                          
 Data arrival time                                                   3.710                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.996                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q1/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     115.219 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.219         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     115.277 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     115.755         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079     115.834 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     116.448         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     116.448 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925     117.373         ntclkbufg_10     
 CLMS_222_157/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK

 CLMS_222_157/Q0                   tco                   0.221     117.594 f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.739     118.333         u_fifo_ctrl/in_vsync_t
 CLMA_230_77/Y0                    td                    0.150     118.483 f       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=133)      0.899     119.382         u_fifo_ctrl/vsync_pulse
 CLMA_262_28/RS                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q1/RS

 Data arrival time                                                 119.382         Logic Levels: 1  
                                                                                   Logic: 0.371ns(18.467%), Route: 1.638ns(81.533%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     116.189 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.189         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     116.227 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     116.690         _N48             
 PLL_158_55/CLK_OUT2               td                    0.084     116.774 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603     117.377         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     117.377 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.895     118.272         ntclkbufg_0      
 CLMA_262_28/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rd_water_level[1]/opit_0_A2Q1/CLK
 clock pessimism                                         0.161     118.433                          
 clock uncertainty                                      -0.150     118.283                          

 Recovery time                                          -0.476     117.807                          

 Data required time                                                117.807                          
----------------------------------------------------------------------------------------------------
 Data required time                                                117.807                          
 Data arrival time                                                 119.382                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.575                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     115.219 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.219         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     115.277 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     115.755         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079     115.834 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     116.448         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     116.448 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925     117.373         ntclkbufg_10     
 CLMS_222_157/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK

 CLMS_222_157/Q0                   tco                   0.221     117.594 f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.739     118.333         u_fifo_ctrl/in_vsync_t
 CLMA_230_77/Y0                    td                    0.150     118.483 f       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=133)      0.899     119.382         u_fifo_ctrl/vsync_pulse
 CLMA_262_28/RS                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RS

 Data arrival time                                                 119.382         Logic Levels: 1  
                                                                                   Logic: 0.371ns(18.467%), Route: 1.638ns(81.533%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     116.189 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.189         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     116.227 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     116.690         _N48             
 PLL_158_55/CLK_OUT2               td                    0.084     116.774 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603     117.377         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     117.377 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.895     118.272         ntclkbufg_0      
 CLMA_262_28/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/CLK
 clock pessimism                                         0.161     118.433                          
 clock uncertainty                                      -0.150     118.283                          

 Recovery time                                          -0.476     117.807                          

 Data required time                                                117.807                          
----------------------------------------------------------------------------------------------------
 Data required time                                                117.807                          
 Data arrival time                                                 119.382                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.575                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rd_water_level[5]/opit_0_A2Q21/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       114.284     114.284 r                        
 P20                                                     0.000     114.284 r       sys_clk (port)   
                                   net (fanout=1)        0.074     114.358         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     115.219 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     115.219         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     115.277 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478     115.755         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079     115.834 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614     116.448         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000     116.448 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925     117.373         ntclkbufg_10     
 CLMS_222_157/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK

 CLMS_222_157/Q0                   tco                   0.221     117.594 f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.739     118.333         u_fifo_ctrl/in_vsync_t
 CLMA_230_77/Y0                    td                    0.150     118.483 f       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=133)      0.847     119.330         u_fifo_ctrl/vsync_pulse
 CLMA_262_32/RS                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rd_water_level[5]/opit_0_A2Q21/RS

 Data arrival time                                                 119.330         Logic Levels: 1  
                                                                                   Logic: 0.371ns(18.958%), Route: 1.586ns(81.042%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       115.380     115.380 r                        
 P20                                                     0.000     115.380 r       sys_clk (port)   
                                   net (fanout=1)        0.074     115.454         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     116.189 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     116.189         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     116.227 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     116.690         _N48             
 PLL_158_55/CLK_OUT2               td                    0.084     116.774 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603     117.377         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000     117.377 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.895     118.272         ntclkbufg_0      
 CLMA_262_32/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rd_water_level[5]/opit_0_A2Q21/CLK
 clock pessimism                                         0.161     118.433                          
 clock uncertainty                                      -0.150     118.283                          

 Recovery time                                          -0.476     117.807                          

 Data required time                                                117.807                          
----------------------------------------------------------------------------------------------------
 Data required time                                                117.807                          
 Data arrival time                                                 119.330                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.523                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       1.987 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895       2.882         ntclkbufg_10     
 CLMA_230_77/CLK                                                           r       u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK

 CLMA_230_77/Q0                    tco                   0.179       3.061 f       u_fifo_ctrl/in_vsync_t0/opit_0_inv/Q
                                   net (fanout=3)        0.060       3.121         u_fifo_ctrl/in_vsync_t0
 CLMA_230_77/Y0                    td                    0.167       3.288 r       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=133)      0.515       3.803         u_fifo_ctrl/vsync_pulse
 DRM_234_4/RSTB[0]                                                         r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   3.803         Logic Levels: 1  
                                                                                   Logic: 0.346ns(37.568%), Route: 0.575ns(62.432%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.925       3.099         ntclkbufg_0      
 DRM_234_4/CLKB[0]                                                         r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.161       2.938                          
 clock uncertainty                                       0.150       3.088                          

 Removal time                                           -0.063       3.025                          

 Data required time                                                  3.025                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.025                          
 Data arrival time                                                   3.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.778                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       1.987 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895       2.882         ntclkbufg_10     
 CLMA_230_77/CLK                                                           r       u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK

 CLMA_230_77/Q0                    tco                   0.179       3.061 f       u_fifo_ctrl/in_vsync_t0/opit_0_inv/Q
                                   net (fanout=3)        0.060       3.121         u_fifo_ctrl/in_vsync_t0
 CLMA_230_77/Y0                    td                    0.167       3.288 r       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=133)      0.506       3.794         u_fifo_ctrl/vsync_pulse
 CLMS_242_33/RS                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.794         Logic Levels: 1  
                                                                                   Logic: 0.346ns(37.939%), Route: 0.566ns(62.061%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.925       3.099         ntclkbufg_0      
 CLMS_242_33/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.161       2.938                          
 clock uncertainty                                       0.150       3.088                          

 Removal time                                           -0.187       2.901                          

 Data required time                                                  2.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.901                          
 Data arrival time                                                   3.794                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.893                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       1.987 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895       2.882         ntclkbufg_10     
 CLMA_230_77/CLK                                                           r       u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK

 CLMA_230_77/Q0                    tco                   0.179       3.061 f       u_fifo_ctrl/in_vsync_t0/opit_0_inv/Q
                                   net (fanout=3)        0.060       3.121         u_fifo_ctrl/in_vsync_t0
 CLMA_230_77/Y0                    td                    0.167       3.288 r       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=133)      0.506       3.794         u_fifo_ctrl/vsync_pulse
 CLMS_242_33/RS                                                            r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.794         Logic Levels: 1  
                                                                                   Logic: 0.346ns(37.939%), Route: 0.566ns(62.061%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.174         nt_da_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.174 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=5235)     0.925       3.099         ntclkbufg_0      
 CLMS_242_33/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.161       2.938                          
 clock uncertainty                                       0.150       3.088                          

 Removal time                                           -0.187       2.901                          

 Data required time                                                  2.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.901                          
 Data arrival time                                                   3.794                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.893                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449    4962.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    4962.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    4965.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925    4966.736         ntclkbufg_1      
 CLMA_114_208/CLK                                                          r       frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_208/Q1                   tco                   0.223    4966.959 f       frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=70)       1.004    4967.963         frame_read_write_m3/write_fifo_aclr
 CLMA_126_129/RS                                                           f       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                4967.963         Logic Levels: 0  
                                                                                   Logic: 0.223ns(18.174%), Route: 1.004ns(81.826%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463    4961.320         _N48             
 PLL_158_75/CLK_OUT1               td                    0.074    4961.394 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    4961.997 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.895    4962.892         ntclkbufg_3      
 CLMA_126_129/CLK                                                          r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.152    4963.044                          
 clock uncertainty                                      -0.150    4962.894                          

 Recovery time                                          -0.476    4962.418                          

 Data required time                                               4962.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.418                          
 Data arrival time                                                4967.963                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.545                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449    4962.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    4962.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    4965.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925    4966.736         ntclkbufg_1      
 CLMA_114_208/CLK                                                          r       frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_208/Q1                   tco                   0.223    4966.959 f       frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=70)       0.950    4967.909         frame_read_write_m3/write_fifo_aclr
 CLMA_126_124/RS                                                           f       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RS

 Data arrival time                                                4967.909         Logic Levels: 0  
                                                                                   Logic: 0.223ns(19.011%), Route: 0.950ns(80.989%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463    4961.320         _N48             
 PLL_158_75/CLK_OUT1               td                    0.074    4961.394 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    4961.997 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.895    4962.892         ntclkbufg_3      
 CLMA_126_124/CLK                                                          r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.152    4963.044                          
 clock uncertainty                                      -0.150    4962.894                          

 Recovery time                                          -0.476    4962.418                          

 Data required time                                               4962.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.418                          
 Data arrival time                                                4967.909                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.491                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449    4962.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    4962.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    4965.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925    4966.736         ntclkbufg_1      
 CLMA_114_208/CLK                                                          r       frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_208/Q1                   tco                   0.223    4966.959 f       frame_read_write_m3/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=70)       0.950    4967.909         frame_read_write_m3/write_fifo_aclr
 CLMA_126_124/RS                                                           f       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS

 Data arrival time                                                4967.909         Logic Levels: 0  
                                                                                   Logic: 0.223ns(19.011%), Route: 0.950ns(80.989%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463    4961.320         _N48             
 PLL_158_75/CLK_OUT1               td                    0.074    4961.394 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000    4961.997 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.895    4962.892         ntclkbufg_3      
 CLMA_126_124/CLK                                                          r       frame_read_write_m3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.152    4963.044                          
 clock uncertainty                                      -0.150    4962.894                          

 Recovery time                                          -0.476    4962.418                          

 Data required time                                               4962.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.418                          
 Data arrival time                                                4967.909                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.491                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895       6.387         ntclkbufg_1      
 CLMA_118_196/CLK                                                          r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_118_196/Q3                   tco                   0.182       6.569 r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=79)       0.363       6.932         frame_read_write_m1/read_fifo_aclr
 CLMA_154_192/RS                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.932         Logic Levels: 0  
                                                                                   Logic: 0.182ns(33.394%), Route: 0.363ns(66.606%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.925       3.089         ntclkbufg_3      
 CLMA_154_192/CLK                                                          r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Removal time                                           -0.187       2.900                          

 Data required time                                                  2.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.900                          
 Data arrival time                                                   6.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.032                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895       6.387         ntclkbufg_1      
 CLMA_118_196/CLK                                                          r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_118_196/Q3                   tco                   0.182       6.569 r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=79)       0.363       6.932         frame_read_write_m1/read_fifo_aclr
 CLMA_154_192/RS                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.932         Logic Levels: 0  
                                                                                   Logic: 0.182ns(33.394%), Route: 0.363ns(66.606%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.925       3.089         ntclkbufg_3      
 CLMA_154_192/CLK                                                          r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Removal time                                           -0.187       2.900                          

 Data required time                                                  2.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.900                          
 Data arrival time                                                   6.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.032                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423       2.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895       6.387         ntclkbufg_1      
 CLMA_118_196/CLK                                                          r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_118_196/Q3                   tco                   0.182       6.569 r       frame_read_write_m1/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=79)       0.363       6.932         frame_read_write_m1/read_fifo_aclr
 CLMA_154_192/RS                                                           r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.932         Logic Levels: 0  
                                                                                   Logic: 0.182ns(33.394%), Route: 0.363ns(66.606%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT1               td                    0.079       1.550 r       video_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         clk_out_3        
 USCM_84_111/CLK_USCM              td                    0.000       2.164 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=939)      0.925       3.089         ntclkbufg_3      
 CLMA_154_192/CLK                                                          r       frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Removal time                                           -0.187       2.900                          

 Data required time                                                  2.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.900                          
 Data arrival time                                                   6.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.032                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925       3.099         ntclkbufg_8      
 CLMA_226_116/CLK                                                          r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK

 CLMA_226_116/Q0                   tco                   0.221       3.320 f       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=42)       0.896       4.216         cmos_vsync_delay 
 CLMA_262_80/RS                                                            f       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.216         Logic Levels: 0  
                                                                                   Logic: 0.221ns(19.785%), Route: 0.896ns(80.215%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.423      39.423 r                        
 P20                                                     0.000      39.423 r       sys_clk (port)   
                                   net (fanout=1)        0.074      39.497         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.232 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.232         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.270 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      40.733         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084      40.817 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.420         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000      41.420 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895      42.315         ntclkbufg_8      
 CLMA_262_80/CLK                                                           r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.188      42.503                          
 clock uncertainty                                      -0.150      42.353                          

 Recovery time                                          -0.476      41.877                          

 Data required time                                                 41.877                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 41.877                          
 Data arrival time                                                   4.216                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.661                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925       3.099         ntclkbufg_8      
 CLMA_226_116/CLK                                                          r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK

 CLMA_226_116/Q0                   tco                   0.221       3.320 f       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=42)       0.896       4.216         cmos_vsync_delay 
 CLMA_262_80/RS                                                            f       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.216         Logic Levels: 0  
                                                                                   Logic: 0.221ns(19.785%), Route: 0.896ns(80.215%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.423      39.423 r                        
 P20                                                     0.000      39.423 r       sys_clk (port)   
                                   net (fanout=1)        0.074      39.497         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.232 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.232         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.270 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      40.733         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084      40.817 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.420         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000      41.420 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895      42.315         ntclkbufg_8      
 CLMA_262_80/CLK                                                           r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.188      42.503                          
 clock uncertainty                                      -0.150      42.353                          

 Recovery time                                          -0.476      41.877                          

 Data required time                                                 41.877                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 41.877                          
 Data arrival time                                                   4.216                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.661                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925       3.099         ntclkbufg_8      
 CLMA_226_116/CLK                                                          r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK

 CLMA_226_116/Q0                   tco                   0.221       3.320 f       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=42)       0.788       4.108         cmos_vsync_delay 
 CLMS_254_81/RS                                                            f       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.108         Logic Levels: 0  
                                                                                   Logic: 0.221ns(21.903%), Route: 0.788ns(78.097%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        39.423      39.423 r                        
 P20                                                     0.000      39.423 r       sys_clk (port)   
                                   net (fanout=1)        0.074      39.497         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.232 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.232         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.270 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      40.733         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084      40.817 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.420         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000      41.420 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895      42.315         ntclkbufg_8      
 CLMS_254_81/CLK                                                           r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.188      42.503                          
 clock uncertainty                                      -0.150      42.353                          

 Recovery time                                          -0.476      41.877                          

 Data required time                                                 41.877                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 41.877                          
 Data arrival time                                                   4.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.769                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084       1.394 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       1.997 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895       2.892         ntclkbufg_8      
 CLMA_226_116/CLK                                                          r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK

 CLMA_226_116/Q0                   tco                   0.182       3.074 r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=42)       0.477       3.551         cmos_vsync_delay 
 DRM_234_68/RSTA[0]                                                        r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.551         Logic Levels: 0  
                                                                                   Logic: 0.182ns(27.618%), Route: 0.477ns(72.382%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925       3.099         ntclkbufg_8      
 DRM_234_68/CLKA[0]                                                        r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.188       2.911                          
 clock uncertainty                                       0.000       2.911                          

 Removal time                                           -0.060       2.851                          

 Data required time                                                  2.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.851                          
 Data arrival time                                                   3.551                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.700                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084       1.394 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       1.997 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895       2.892         ntclkbufg_8      
 CLMA_226_116/CLK                                                          r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK

 CLMA_226_116/Q0                   tco                   0.182       3.074 r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=42)       0.498       3.572         cmos_vsync_delay 
 CLMA_246_80/RSCO                  td                    0.085       3.657 r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.657         ntR785           
 CLMA_246_84/RSCO                  td                    0.085       3.742 r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.742         ntR784           
 CLMA_246_88/RSCO                  td                    0.085       3.827 r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rd_water_level[11]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       3.827         ntR783           
 CLMA_246_92/RSCI                                                          r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RS

 Data arrival time                                                   3.827         Logic Levels: 3  
                                                                                   Logic: 0.437ns(46.738%), Route: 0.498ns(53.262%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925       3.099         ntclkbufg_8      
 CLMA_246_92/CLK                                                           r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/CLK
 clock pessimism                                        -0.188       2.911                          
 clock uncertainty                                       0.000       2.911                          

 Removal time                                            0.000       2.911                          

 Data required time                                                  2.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.911                          
 Data arrival time                                                   3.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.916                          
====================================================================================================

====================================================================================================

Startpoint  : camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK
Endpoint    : camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084       1.394 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       1.997 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895       2.892         ntclkbufg_8      
 CLMA_226_116/CLK                                                          r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/CLK

 CLMA_226_116/Q0                   tco                   0.182       3.074 r       camera_delay_inst/vsync_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=42)       0.578       3.652         cmos_vsync_delay 
 CLMA_250_80/RS                                                            r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS

 Data arrival time                                                   3.652         Logic Levels: 0  
                                                                                   Logic: 0.182ns(23.947%), Route: 0.578ns(76.053%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089       1.560 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000       2.174 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925       3.099         ntclkbufg_8      
 CLMA_250_80/CLK                                                           r       camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                        -0.188       2.911                          
 clock uncertainty                                       0.000       2.911                          

 Removal time                                           -0.187       2.724                          

 Data required time                                                  2.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.724                          
 Data arrival time                                                   3.652                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.928                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.692  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      670.000     670.000 r                        
 P20                                                     0.000     670.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     670.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     670.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     670.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449     672.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000     672.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     673.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     673.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     674.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     674.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000     674.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     674.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     675.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000     675.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925     676.736         ntclkbufg_1      
 CLMA_114_144/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_144/Q1                   tco                   0.223     676.959 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       0.535     677.494         frame_read_write_m3/read_fifo_aclr
 CLMA_126_156/RS                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/RS

 Data arrival time                                                 677.494         Logic Levels: 0  
                                                                                   Logic: 0.223ns(29.420%), Route: 0.535ns(70.580%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       670.191     670.191 r                        
 P20                                                     0.000     670.191 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.265         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     671.000 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.000         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     671.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     671.501         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084     671.585 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603     672.188         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000     672.188 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895     673.083         ntclkbufg_8      
 CLMA_126_156/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/CLK
 clock pessimism                                         0.152     673.235                          
 clock uncertainty                                      -0.150     673.085                          

 Recovery time                                          -0.476     672.609                          

 Data required time                                                672.609                          
----------------------------------------------------------------------------------------------------
 Data required time                                                672.609                          
 Data arrival time                                                 677.494                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.885                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.692  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      670.000     670.000 r                        
 P20                                                     0.000     670.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     670.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     670.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     670.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449     672.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000     672.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     673.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     673.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     674.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     674.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000     674.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     674.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     675.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000     675.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925     676.736         ntclkbufg_1      
 CLMA_114_144/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_144/Q1                   tco                   0.223     676.959 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       0.535     677.494         frame_read_write_m3/read_fifo_aclr
 CLMA_126_156/RS                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RS

 Data arrival time                                                 677.494         Logic Levels: 0  
                                                                                   Logic: 0.223ns(29.420%), Route: 0.535ns(70.580%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       670.191     670.191 r                        
 P20                                                     0.000     670.191 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.265         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     671.000 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.000         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     671.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     671.501         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084     671.585 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603     672.188         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000     672.188 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895     673.083         ntclkbufg_8      
 CLMA_126_156/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/CLK
 clock pessimism                                         0.152     673.235                          
 clock uncertainty                                      -0.150     673.085                          

 Recovery time                                          -0.476     672.609                          

 Data required time                                                672.609                          
----------------------------------------------------------------------------------------------------
 Data required time                                                672.609                          
 Data arrival time                                                 677.494                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.885                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.692  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      670.000     670.000 r                        
 P20                                                     0.000     670.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     670.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     670.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     670.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449     672.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000     672.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     673.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     673.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     674.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     674.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000     674.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     674.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     675.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000     675.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925     676.736         ntclkbufg_1      
 CLMA_114_144/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_144/Q1                   tco                   0.223     676.959 f       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       0.535     677.494         frame_read_write_m3/read_fifo_aclr
 CLMA_126_156/RS                                                           f       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/RS

 Data arrival time                                                 677.494         Logic Levels: 0  
                                                                                   Logic: 0.223ns(29.420%), Route: 0.535ns(70.580%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                       670.191     670.191 r                        
 P20                                                     0.000     670.191 r       sys_clk (port)   
                                   net (fanout=1)        0.074     670.265         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     671.000 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     671.000         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     671.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463     671.501         _N48             
 PLL_158_75/CLK_OUT2               td                    0.084     671.585 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603     672.188         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000     672.188 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.895     673.083         ntclkbufg_8      
 CLMA_126_156/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/CLK
 clock pessimism                                         0.152     673.235                          
 clock uncertainty                                      -0.150     673.085                          

 Recovery time                                          -0.476     672.609                          

 Data required time                                                672.609                          
----------------------------------------------------------------------------------------------------
 Data required time                                                672.609                          
 Data arrival time                                                 677.494                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.885                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.440  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     2050.000    2050.000 r                        
 P20                                                     0.000    2050.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    2050.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2050.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    2050.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423    2052.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    2052.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    2053.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    2053.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    2054.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    2054.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    2054.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    2054.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    2055.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    2055.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895    2056.387         ntclkbufg_1      
 CLMA_114_144/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_144/Q1                   tco                   0.184    2056.571 r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       0.229    2056.800         frame_read_write_m3/read_fifo_aclr
 CLMA_130_144/RS                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                2056.800         Logic Levels: 0  
                                                                                   Logic: 0.184ns(44.552%), Route: 0.229ns(55.448%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      2049.996    2049.996 r                        
 P20                                                     0.000    2049.996 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.070         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    2050.931 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2050.931         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    2050.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478    2051.467         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089    2051.556 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614    2052.170         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    2052.170 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925    2053.095         ntclkbufg_8      
 CLMA_130_144/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.152    2052.943                          
 clock uncertainty                                       0.150    2053.093                          

 Removal time                                           -0.187    2052.906                          

 Data required time                                               2052.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2052.906                          
 Data arrival time                                                2056.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.894                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.440  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     2050.000    2050.000 r                        
 P20                                                     0.000    2050.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    2050.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2050.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    2050.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423    2052.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    2052.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    2053.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    2053.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    2054.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    2054.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    2054.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    2054.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    2055.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    2055.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895    2056.387         ntclkbufg_1      
 CLMA_114_144/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_144/Q1                   tco                   0.184    2056.571 r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       0.290    2056.861         frame_read_write_m3/read_fifo_aclr
 CLMS_118_153/RS                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/RS

 Data arrival time                                                2056.861         Logic Levels: 0  
                                                                                   Logic: 0.184ns(38.819%), Route: 0.290ns(61.181%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      2049.996    2049.996 r                        
 P20                                                     0.000    2049.996 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.070         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    2050.931 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2050.931         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    2050.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478    2051.467         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089    2051.556 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614    2052.170         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    2052.170 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925    2053.095         ntclkbufg_8      
 CLMS_118_153/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.152    2052.943                          
 clock uncertainty                                       0.150    2053.093                          

 Removal time                                           -0.187    2052.906                          

 Data required time                                               2052.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2052.906                          
 Data arrival time                                                2056.861                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.955                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.440  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     2050.000    2050.000 r                        
 P20                                                     0.000    2050.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    2050.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2050.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    2050.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.423    2052.270         _N48             
 USCM_84_119/CLK_USCM              td                    0.000    2052.270 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    2053.251         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    2053.340 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    2054.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    2054.209 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000    2054.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    2054.209 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    2055.492         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000    2055.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.895    2056.387         ntclkbufg_1      
 CLMA_114_144/CLK                                                          r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_114_144/Q1                   tco                   0.184    2056.571 r       frame_read_write_m3/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=77)       0.290    2056.861         frame_read_write_m3/read_fifo_aclr
 CLMS_118_153/RS                                                           r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/RS

 Data arrival time                                                2056.861         Logic Levels: 0  
                                                                                   Logic: 0.184ns(38.819%), Route: 0.290ns(61.181%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                      2049.996    2049.996 r                        
 P20                                                     0.000    2049.996 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2050.070         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    2050.931 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2050.931         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    2050.989 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478    2051.467         _N48             
 PLL_158_75/CLK_OUT2               td                    0.089    2051.556 r       video_pll_m0/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614    2052.170         cmos_pclk        
 USCM_84_116/CLK_USCM              td                    0.000    2052.170 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=215)      0.925    2053.095         ntclkbufg_8      
 CLMS_118_153/CLK                                                          r       frame_read_write_m3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.152    2052.943                          
 clock uncertainty                                       0.150    2053.093                          

 Removal time                                           -0.187    2052.906                          

 Data required time                                               2052.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2052.906                          
 Data arrival time                                                2056.861                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.955                          
====================================================================================================

====================================================================================================

Startpoint  : buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK
Endpoint    : buf_sfp1_2_u2/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[5]/opit_0_inv/RS
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.810
  Launch Clock Delay      :  1.857
  Clock Pessimism Removal :  0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       0.932         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.925       1.857         gmii_rx_clk      
 CLMA_270_216/CLK                                                          r       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK

 CLMA_270_216/Q1                   tco                   0.223       2.080 f       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/Q
                                   net (fanout=116)      0.647       2.727         buf_sfp1_2_u2/ch0_tx_rstn
 CLMA_294_204/RS                                                           f       buf_sfp1_2_u2/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[5]/opit_0_inv/RS

 Data arrival time                                                   2.727         Logic Levels: 0  
                                                                                   Logic: 0.223ns(25.632%), Route: 0.647ns(74.368%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915    1000.915         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000    1000.915 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.895    1001.810         gmii_rx_clk      
 CLMA_294_204/CLK                                                          r       buf_sfp1_2_u2/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[5]/opit_0_inv/CLK
 clock pessimism                                         0.028    1001.838                          
 clock uncertainty                                      -0.150    1001.688                          

 Recovery time                                          -0.476    1001.212                          

 Data required time                                               1001.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.212                          
 Data arrival time                                                   2.727                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.485                          
====================================================================================================

====================================================================================================

Startpoint  : buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK
Endpoint    : buf_sfp1_2_u2/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[7]/opit_0_inv/RS
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.810
  Launch Clock Delay      :  1.857
  Clock Pessimism Removal :  0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       0.932         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.925       1.857         gmii_rx_clk      
 CLMA_270_216/CLK                                                          r       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK

 CLMA_270_216/Q1                   tco                   0.223       2.080 f       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/Q
                                   net (fanout=116)      0.647       2.727         buf_sfp1_2_u2/ch0_tx_rstn
 CLMA_294_204/RS                                                           f       buf_sfp1_2_u2/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[7]/opit_0_inv/RS

 Data arrival time                                                   2.727         Logic Levels: 0  
                                                                                   Logic: 0.223ns(25.632%), Route: 0.647ns(74.368%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915    1000.915         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000    1000.915 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.895    1001.810         gmii_rx_clk      
 CLMA_294_204/CLK                                                          r       buf_sfp1_2_u2/fifo_ch1/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/rwptr2[7]/opit_0_inv/CLK
 clock pessimism                                         0.028    1001.838                          
 clock uncertainty                                      -0.150    1001.688                          

 Recovery time                                          -0.476    1001.212                          

 Data required time                                               1001.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.212                          
 Data arrival time                                                   2.727                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.485                          
====================================================================================================

====================================================================================================

Startpoint  : buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK
Endpoint    : buf_sfp1_2_u2/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0_inv/RS
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.810
  Launch Clock Delay      :  1.857
  Clock Pessimism Removal :  0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       0.932         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.925       1.857         gmii_rx_clk      
 CLMA_270_216/CLK                                                          r       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK

 CLMA_270_216/Q1                   tco                   0.223       2.080 f       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/Q
                                   net (fanout=116)      0.634       2.714         buf_sfp1_2_u2/ch0_tx_rstn
 CLMA_294_232/RS                                                           f       buf_sfp1_2_u2/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0_inv/RS

 Data arrival time                                                   2.714         Logic Levels: 0  
                                                                                   Logic: 0.223ns(26.021%), Route: 0.634ns(73.979%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915    1000.915         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000    1000.915 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.895    1001.810         gmii_rx_clk      
 CLMA_294_232/CLK                                                          r       buf_sfp1_2_u2/fifo_ch2/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0_inv/CLK
 clock pessimism                                         0.028    1001.838                          
 clock uncertainty                                      -0.150    1001.688                          

 Recovery time                                          -0.476    1001.212                          

 Data required time                                               1001.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.212                          
 Data arrival time                                                   2.714                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.498                          
====================================================================================================

====================================================================================================

Startpoint  : buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK
Endpoint    : buf_sfp1_2_u2/fifo_ch3/U_ipml_fifo_fifo_0/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.857
  Launch Clock Delay      :  1.810
  Clock Pessimism Removal :  -0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       0.915         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.915 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.895       1.810         gmii_rx_clk      
 CLMA_270_216/CLK                                                          r       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK

 CLMA_270_216/Q1                   tco                   0.180       1.990 f       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/Q
                                   net (fanout=116)      0.238       2.228         buf_sfp1_2_u2/ch0_tx_rstn
 DRM_278_212/RSTB[0]                                                       f       buf_sfp1_2_u2/fifo_ch3/U_ipml_fifo_fifo_0/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   2.228         Logic Levels: 0  
                                                                                   Logic: 0.180ns(43.062%), Route: 0.238ns(56.938%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       0.932         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.925       1.857         gmii_rx_clk      
 DRM_278_212/CLKB[0]                                                       r       buf_sfp1_2_u2/fifo_ch3/U_ipml_fifo_fifo_0/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.028       1.829                          
 clock uncertainty                                       0.000       1.829                          

 Removal time                                            0.008       1.837                          

 Data required time                                                  1.837                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.837                          
 Data arrival time                                                   2.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.391                          
====================================================================================================

====================================================================================================

Startpoint  : buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK
Endpoint    : buf_sfp1_2_u2/fifo_ch3/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.857
  Launch Clock Delay      :  1.810
  Clock Pessimism Removal :  -0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       0.915         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.915 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.895       1.810         gmii_rx_clk      
 CLMA_270_216/CLK                                                          r       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK

 CLMA_270_216/Q1                   tco                   0.184       1.994 r       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/Q
                                   net (fanout=116)      0.210       2.204         buf_sfp1_2_u2/ch0_tx_rstn
 CLMS_274_217/RSCO                 td                    0.092       2.296 f       buf_sfp1_2_u2/fifo_ch3/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       2.296         ntR742           
 CLMS_274_221/RSCI                                                         f       buf_sfp1_2_u2/fifo_ch3/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.296         Logic Levels: 1  
                                                                                   Logic: 0.276ns(56.790%), Route: 0.210ns(43.210%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       0.932         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.925       1.857         gmii_rx_clk      
 CLMS_274_221/CLK                                                          r       buf_sfp1_2_u2/fifo_ch3/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.028       1.829                          
 clock uncertainty                                       0.000       1.829                          

 Removal time                                            0.000       1.829                          

 Data required time                                                  1.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.829                          
 Data arrival time                                                   2.296                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.467                          
====================================================================================================

====================================================================================================

Startpoint  : buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK
Endpoint    : buf_sfp1_2_u2/fifo_ch3/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS
Path Group  : pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.857
  Launch Clock Delay      :  1.810
  Clock Pessimism Removal :  -0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       0.915         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.915 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.895       1.810         gmii_rx_clk      
 CLMA_270_216/CLK                                                          r       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/CLK

 CLMA_270_216/Q1                   tco                   0.184       1.994 r       buf_sfp1_2_u2/ch0_tx_rstn/opit_0/Q
                                   net (fanout=116)      0.210       2.204         buf_sfp1_2_u2/ch0_tx_rstn
 CLMS_274_217/RSCO                 td                    0.092       2.296 f       buf_sfp1_2_u2/fifo_ch3/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       2.296         ntR742           
 CLMS_274_221/RSCI                                                         f       buf_sfp1_2_u2/fifo_ch3/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.296         Logic Levels: 1  
                                                                                   Logic: 0.276ns(56.790%), Route: 0.210ns(43.210%)
----------------------------------------------------------------------------------------------------

 Clock pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       0.932         util_gmii_to_rgmii_m0/rx_clki_shft
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2324)     0.925       1.857         gmii_rx_clk      
 CLMS_274_221/CLK                                                          r       buf_sfp1_2_u2/fifo_ch3/U_ipml_fifo_fifo_0/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.028       1.829                          
 clock uncertainty                                       0.000       1.829                          

 Removal time                                            0.000       1.829                          

 Data required time                                                  1.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.829                          
 Data arrival time                                                   2.296                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.467                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       2.164 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925       3.089         ntclkbufg_10     
 CLMS_222_157/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK

 CLMS_222_157/Q0                   tco                   0.221       3.310 f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.739       4.049         u_fifo_ctrl/in_vsync_t
 CLMA_230_77/Y0                    td                    0.150       4.199 f       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=133)      0.931       5.130         u_fifo_ctrl/vsync_pulse
 CLMA_254_28/RS                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.130         Logic Levels: 1  
                                                                                   Logic: 0.371ns(18.177%), Route: 1.670ns(81.823%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      29.380 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.380         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      29.418 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      29.881         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074      29.955 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      30.558         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      30.558 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895      31.453         ntclkbufg_10     
 CLMA_254_28/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.177      31.630                          
 clock uncertainty                                      -0.150      31.480                          

 Recovery time                                          -0.476      31.004                          

 Data required time                                                 31.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.004                          
 Data arrival time                                                   5.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.874                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       2.164 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925       3.089         ntclkbufg_10     
 CLMS_222_157/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK

 CLMS_222_157/Q0                   tco                   0.221       3.310 f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.739       4.049         u_fifo_ctrl/in_vsync_t
 CLMA_230_77/Y0                    td                    0.150       4.199 f       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=133)      0.931       5.130         u_fifo_ctrl/vsync_pulse
 CLMA_254_28/RS                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS

 Data arrival time                                                   5.130         Logic Levels: 1  
                                                                                   Logic: 0.371ns(18.177%), Route: 1.670ns(81.823%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      29.380 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.380         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      29.418 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      29.881         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074      29.955 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      30.558         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      30.558 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895      31.453         ntclkbufg_10     
 CLMA_254_28/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.177      31.630                          
 clock uncertainty                                      -0.150      31.480                          

 Recovery time                                          -0.476      31.004                          

 Data required time                                                 31.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.004                          
 Data arrival time                                                   5.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.874                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       2.164 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925       3.089         ntclkbufg_10     
 CLMS_222_157/CLK                                                          r       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/CLK

 CLMS_222_157/Q0                   tco                   0.221       3.310 f       u_fifo_ctrl/in_vsync_t/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.739       4.049         u_fifo_ctrl/in_vsync_t
 CLMA_230_77/Y0                    td                    0.150       4.199 f       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=133)      0.931       5.130         u_fifo_ctrl/vsync_pulse
 CLMA_254_28/RS                                                            f       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RS

 Data arrival time                                                   5.130         Logic Levels: 1  
                                                                                   Logic: 0.371ns(18.177%), Route: 1.670ns(81.823%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        28.571      28.571 r                        
 P20                                                     0.000      28.571 r       sys_clk (port)   
                                   net (fanout=1)        0.074      28.645         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      29.380 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.380         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      29.418 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463      29.881         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074      29.955 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603      30.558         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000      30.558 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895      31.453         ntclkbufg_10     
 CLMA_254_28/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/CLK
 clock pessimism                                         0.177      31.630                          
 clock uncertainty                                      -0.150      31.480                          

 Recovery time                                          -0.476      31.004                          

 Data required time                                                 31.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.004                          
 Data arrival time                                                   5.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.874                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       1.987 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895       2.882         ntclkbufg_10     
 CLMA_230_77/CLK                                                           r       u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK

 CLMA_230_77/Q0                    tco                   0.179       3.061 f       u_fifo_ctrl/in_vsync_t0/opit_0_inv/Q
                                   net (fanout=3)        0.060       3.121         u_fifo_ctrl/in_vsync_t0
 CLMA_230_77/Y0                    td                    0.167       3.288 r       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=133)      0.394       3.682         u_fifo_ctrl/vsync_pulse
 DRM_234_44/RSTA[0]                                                        r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.682         Logic Levels: 1  
                                                                                   Logic: 0.346ns(43.250%), Route: 0.454ns(56.750%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       2.164 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925       3.089         ntclkbufg_10     
 DRM_234_44/CLKA[0]                                                        r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Removal time                                           -0.060       2.841                          

 Data required time                                                  2.841                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.841                          
 Data arrival time                                                   3.682                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.841                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       1.987 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895       2.882         ntclkbufg_10     
 CLMA_230_77/CLK                                                           r       u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK

 CLMA_230_77/Q0                    tco                   0.179       3.061 f       u_fifo_ctrl/in_vsync_t0/opit_0_inv/Q
                                   net (fanout=3)        0.060       3.121         u_fifo_ctrl/in_vsync_t0
 CLMA_230_77/Y0                    td                    0.167       3.288 r       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=133)      0.341       3.629         u_fifo_ctrl/vsync_pulse
 CLMA_250_68/RS                                                            r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.629         Logic Levels: 1  
                                                                                   Logic: 0.346ns(46.319%), Route: 0.401ns(53.681%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       2.164 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925       3.089         ntclkbufg_10     
 CLMA_250_68/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Removal time                                           -0.187       2.714                          

 Data required time                                                  2.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.714                          
 Data arrival time                                                   3.629                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.915                          
====================================================================================================

====================================================================================================

Startpoint  : u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK
Endpoint    : u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.463       1.310         _N48             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       1.987 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.895       2.882         ntclkbufg_10     
 CLMA_230_77/CLK                                                           r       u_fifo_ctrl/in_vsync_t0/opit_0_inv/CLK

 CLMA_230_77/Q0                    tco                   0.179       3.061 f       u_fifo_ctrl/in_vsync_t0/opit_0_inv/Q
                                   net (fanout=3)        0.060       3.121         u_fifo_ctrl/in_vsync_t0
 CLMA_230_77/Y0                    td                    0.167       3.288 r       u_fifo_ctrl/N52/gateop_perm/Z
                                   net (fanout=133)      0.486       3.774         u_fifo_ctrl/vsync_pulse
 CLMS_246_49/RSCO                  td                    0.085       3.859 r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/RSOUT
                                   net (fanout=5)        0.000       3.859         ntR1983          
 CLMS_246_53/RSCI                                                          r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.859         Logic Levels: 2  
                                                                                   Logic: 0.431ns(44.115%), Route: 0.546ns(55.885%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        0.478       1.471         _N48             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       adda_pll_m0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_ad_clk        
 USCM_84_118/CLK_USCM              td                    0.000       2.164 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=148)      0.925       3.089         ntclkbufg_10     
 CLMS_246_53/CLK                                                           r       u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Removal time                                            0.000       2.901                          

 Data required time                                                  2.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.901                          
 Data arrival time                                                   3.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.958                          
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     0.925       6.736         ntclkbufg_1      
 CLMS_18_205/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_18_205/Q2                    tco                   0.223       6.959 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1080)     1.041       8.000         I_ips_ddr_top/u_ddrphy_top/calib_done
 CLMA_14_276/Y0                    td                    0.264       8.264 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        0.977       9.241         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.106       9.347 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.347         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.229      12.576 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      12.672         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  12.672         Logic Levels: 3  
                                                                                   Logic: 3.822ns(64.387%), Route: 2.114ns(35.613%)
====================================================================================================

====================================================================================================

Startpoint  : I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.037       6.848         ntclkbufg_1      
 CLMS_74_269/CLK                                                           r       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_74_269/Q0                    tco                   0.221       7.069 f       I_ips_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=4)        1.410       8.479         nt_ddr_init_done 
 IOL_35_373/DO                     td                    0.106       8.585 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.585         ddr_init_done_obuf/ntO
 IOBS_TB_33_376/PAD                td                    3.238      11.823 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.087      11.910         ddr_init_done    
 A3                                                                        f       ddr_init_done (port)

 Data arrival time                                                  11.910         Logic Levels: 2  
                                                                                   Logic: 3.565ns(70.427%), Route: 1.497ns(29.573%)
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : heart_beat_led (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=3)        1.449       2.442         _N48             
 USCM_84_119/CLK_USCM              td                    0.000       2.442 r       I_ips_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         I_ips_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       I_ips_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_12/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       I_ips_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_122/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=4743)     1.037       6.848         ntclkbufg_1      
 CLMA_66_368/CLK                                                           r       heart_beat_led/opit_0_inv_L5Q_perm/CLK

 CLMA_66_368/Q0                    tco                   0.223       7.071 r       heart_beat_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.233       7.304         nt_heart_beat_led
 IOL_67_374/DO                     td                    0.112       7.416 r       heart_beat_led_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.416         heart_beat_led_obuf/ntO
 IOBD_64_376/PAD                   td                    3.275      10.691 r       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.097      10.788         heart_beat_led   
 C5                                                                        r       heart_beat_led (port)

 Data arrival time                                                  10.788         Logic Levels: 2  
                                                                                   Logic: 3.610ns(91.624%), Route: 0.330ns(8.376%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxctl (port)
Endpoint    : util_gmii_to_rgmii_m0/igddr5/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       rgmii_rxctl (port)
                                   net (fanout=1)        0.063       0.063         rgmii_rxctl      
 IOBS_TB_69_376/DIN                td                    0.735       0.798 r       rgmii_rxctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.798         rgmii_rxctl_ibuf/ntD
 IOL_71_373/DI                                                             r       util_gmii_to_rgmii_m0/igddr5/gateigddr_IOL/PADI

 Data arrival time                                                   0.798         Logic Levels: 1  
                                                                                   Logic: 0.735ns(92.105%), Route: 0.063ns(7.895%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[0] (port)
Endpoint    : util_gmii_to_rgmii_m0/igddr1/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       rgmii_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         rgmii_rxd[0]     
 IOBD_72_376/DIN                   td                    0.735       0.806 r       rgmii_rxd_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.806         rgmii_rxd_ibuf[0]/ntD
 IOL_75_374/DI                                                             r       util_gmii_to_rgmii_m0/igddr1/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_rxd[1] (port)
Endpoint    : util_gmii_to_rgmii_m0/igddr2/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       rgmii_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         rgmii_rxd[1]     
 IOBS_TB_73_376/DIN                td                    0.735       0.806 r       rgmii_rxd_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       0.806         rgmii_rxd_ibuf[1]/ntD
 IOL_75_373/DI                                                             r       util_gmii_to_rgmii_m0/igddr2/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_22_173/CLK         I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_22_173/CLK         I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_22_173/CLK         I_ips_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_78_245/CLK         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_78_245/CLK         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_78_261/CLK         I_ips_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        I_ips_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           High Pulse Width  DRM_306_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_306_128/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_306_128/CLKB[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{top|pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           Low Pulse Width   DRM_142_68/CLKA[0]      frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.282     500.000         0.718           High Pulse Width  DRM_142_68/CLKA[0]      frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 499.282     500.000         0.718           High Pulse Width  DRM_82_68/CLKA[0]       frame_read_write_m1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|adda_pll_m0/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.326       3.846           1.520           High Pulse Width  CLMS_226_81/CLK         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 2.326       3.846           1.520           Low Pulse Width   CLMS_226_81/CLK         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 2.326       3.846           1.520           High Pulse Width  CLMS_226_77/CLK         u_fft_wrapper/use_pipeline.u_pipeline_core/inst_r22_dif_group[0].u_r22_dif_group/bf2_en.u_r22_bf2/use_parallel_as.u_r22bf_as_paral/u_o_user_info_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/ram16x1d/WCLK
====================================================================================================

{sys_clk|adda_pll_m0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.974       7.692           0.718           High Pulse Width  DRM_234_108/CLKB[0]     fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 6.974       7.692           0.718           Low Pulse Width   DRM_234_108/CLKB[0]     fft_display_m0/fft_buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 6.974       7.692           0.718           Low Pulse Width   DRM_234_24/CLKB[0]      wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.455       3.365           0.910           Low Pulse Width   APM_106_228/CLK         rgb_to_ycbcr_m0/N29/gopapm/CLK
 2.455       3.365           0.910           High Pulse Width  APM_106_228/CLK         rgb_to_ycbcr_m0/N29/gopapm/CLK
 2.647       3.365           0.718           Low Pulse Width   DRM_54_148/CLKB[0]      frame_read_write_m1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 18.993      19.711          0.718           High Pulse Width  DRM_234_68/CLKA[0]      camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 18.993      19.711          0.718           High Pulse Width  DRM_278_88/CLKA[0]      camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 18.993      19.711          0.718           High Pulse Width  DRM_278_108/CLKA[0]     camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{pll_sft|util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.787     500.000         1.213           High Pulse Width  IOL_311_374/CLK_SYS     util_gmii_to_rgmii_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
 498.787     500.000         1.213           Low Pulse Width   IOL_311_374/CLK_SYS     util_gmii_to_rgmii_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
 498.787     500.000         1.213           Low Pulse Width   IOL_311_373/CLK_SYS     util_gmii_to_rgmii_m0/gtp_outbuft2/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|adda_pll_m0/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 13.567      14.285          0.718           High Pulse Width  DRM_234_4/CLKA[0]       u_fifo_ctrl/u_fifo_2048x8/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 13.567      14.285          0.718           High Pulse Width  DRM_234_44/CLKA[0]      u_fifo_ctrl/u_fifo_2048x8_m1/U_ipml_fifo_fifo_2048x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 13.567      14.285          0.718           High Pulse Width  DRM_234_24/CLKA[0]      wav_display_m0/buffer/U_ipml_sdpram_dpram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                               
+-------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/place_route/top_pnr.adf       
| Output     | C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/report_timing/top_rtp.adf     
|            | C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/report_timing/top.rtr         
|            | C:/Users/14861/Desktop/11.11/main_test_1/ddr3_ov5640_hdmi/report_timing/rtr.db          
+-------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,598 MB
Total CPU time to report_timing completion : 0h:0m:17s
Process Total CPU time to report_timing completion : 0h:0m:21s
Total real time to report_timing completion : 0h:0m:21s
