{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575490577192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575490577193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 12:16:17 2019 " "Processing started: Wed Dec 04 12:16:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575490577193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1575490577193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VCR_State_Machine -c VCR_State_Machine --analyze_file=C:/intelFPGA_lite/18.1/VCR_STATE_MACHINE/vcr_decoder.sv " "Command: quartus_map --read_settings_files=on --write_settings_files=off VCR_State_Machine -c VCR_State_Machine --analyze_file=C:/intelFPGA_lite/18.1/VCR_STATE_MACHINE/vcr_decoder.sv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1575490577193 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1575490578122 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1575490578122 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" vcr_decoder.sv(53) " "Verilog HDL syntax error at vcr_decoder.sv(53) near text: \";\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vcr_decoder.sv" "" { Text "C:/intelFPGA_lite/18.1/VCR_STATE_MACHINE/vcr_decoder.sv" 53 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1575490594073 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vcr_decoder.sv(112) " "Verilog HDL information at vcr_decoder.sv(112): always construct contains both blocking and non-blocking assignments" {  } { { "vcr_decoder.sv" "" { Text "C:/intelFPGA_lite/18.1/VCR_STATE_MACHINE/vcr_decoder.sv" 112 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1575490594074 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "vcr_decoder vcr_decoder.sv(51) " "Ignored design unit \"vcr_decoder\" at vcr_decoder.sv(51) due to previous errors" {  } { { "vcr_decoder.sv" "" { Text "C:/intelFPGA_lite/18.1/VCR_STATE_MACHINE/vcr_decoder.sv" 51 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1575490594075 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vcr_decoder.sv(246) " "Verilog HDL information at vcr_decoder.sv(246): always construct contains both blocking and non-blocking assignments" {  } { { "vcr_decoder.sv" "" { Text "C:/intelFPGA_lite/18.1/VCR_STATE_MACHINE/vcr_decoder.sv" 246 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1575490594075 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ReadState vcr_decoder.sv(188) " "Ignored design unit \"ReadState\" at vcr_decoder.sv(188) due to previous errors" {  } { { "vcr_decoder.sv" "" { Text "C:/intelFPGA_lite/18.1/VCR_STATE_MACHINE/vcr_decoder.sv" 188 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1575490594075 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ShiftRegister vcr_decoder.sv(319) " "Ignored design unit \"ShiftRegister\" at vcr_decoder.sv(319) due to previous errors" {  } { { "vcr_decoder.sv" "" { Text "C:/intelFPGA_lite/18.1/VCR_STATE_MACHINE/vcr_decoder.sv" 319 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1575490594076 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "SignalDecoder vcr_decoder.sv(341) " "Ignored design unit \"SignalDecoder\" at vcr_decoder.sv(341) due to previous errors" {  } { { "vcr_decoder.sv" "" { Text "C:/intelFPGA_lite/18.1/VCR_STATE_MACHINE/vcr_decoder.sv" 341 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1575490594076 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 5 s 1  Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575490594080 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 04 12:16:34 2019 " "Processing ended: Wed Dec 04 12:16:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575490594080 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575490594080 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575490594080 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1575490594080 ""}
