assign out = (!a & !b & !c) | (!a & b & c) | (a & b & c) | (a & !b & c);
endmodule