<h1 class="text-h2-lightblue">Develop an application using Off-Delay Timer</h1>
<p></p>
<p class="MsoNormal" style="line-height: 150%;"><b><span style="font-size: 12pt; line-height: 150%; font-family: 'Verdana','sans-serif'; color: black;">Introduction</span></b><b><span style="font-size: 12pt; line-height: 150%; font-family: 'Verdana','sans-serif'; color: black;"> </span></b></p>
<p class="PreformattedText"><span style="font-size: 12pt; font-family: 'Verdana','sans-serif';" lang="EN-IN">The timer concept and details of on delay timers with its terminology is discussed in the previous experiment. Let us learn about Off-Delay Timer (TOF). </span></p>
<p>&nbsp; <b><span style="font-size: 12pt; line-height: 150%; font-family: 'Verdana','sans-serif'; color: black;">OFF-Delay Timer:</span></b></p>
<p class="MsoNormal" style="margin-bottom: 0.0001pt; line-height: 150%;"><span style="font-size: 12pt; line-height: 150%; font-family: 'Verdana','sans-serif'; color: black;"> Consider an example where the contents of a storage tank are to transfer to further process. When the low level is detected by level switch the outlet valve is to be closed. To allow entire contents to drain out, some time delay is needed as the level switch is installed slightly above the tank bottom level. This can be achieved by using off delay timer. <br /><br /> Consider an example that, there is a Low level switch to a tank, and we have to close the drain valve of the tank after 5 second delay when low level is reached. In this case this 5 seconds delay can be given using off delay timer as we have to close the drain valve after delay. <br /><br /> The figure below shows a symbolic representation of the off delay timer.<br /><br /><br /><br /><br /><br /><br /></span></p>
<p><img src="http://plc-coep.vlabs.ac.in/images/symbolic_TOFF.jpg" /></p>
<p class="MsoNormal" style="margin-bottom: 0.0001pt; line-height: 150%;"><span style="font-size: 12pt; line-height: 150%; font-family: 'Verdana','sans-serif'; color: black;"> <br />The instruction mainly includes three status bits namely EN, TT, DN. Their significance is as follows: <br /><br /> EN-Enable Bit: - The enable bit indicates the TOF instruction is enabled. <br /><br /> TT-Timer-Timing Bit: - The timing bit indicates the timing operation is in process. <br /><br /> DN- Done Bit: - The done bit changes state whenever the accumulated value reaches the preset value. <br /><br /> ACC- Accumulator Bit: - The accumulated value specifies the number of milliseconds that have elapsed since the TOF instruction was enabled. <br /><br /> Pre-Preset Bit: - The preset value specifies the value (1msec units) which the accumulated value must reach before the instruction clears the DN bit. <br /><br /> The figure shows the timing diagram which illustrates the functioning of all the bits in sequence. <br /><br /> The timing diagram illustrates the functioning of all the bits in sequence.<br /><br /><br /><br /><br /><br /><br /><br /><br /><br /><br /><br /><br /><br /><br /><br /></span></p>
<p><img src="http://plc-coep.vlabs.ac.in/images/timing%20diagram_Toff.jpg" /> <span style="font-size: 12pt; line-height: 150%; font-family: 'Verdana','sans-serif'; color: black;"><br />The following example, will illustrate the function of each bit of Off Delay Timer after downloading the ladder and taking the PLC in run mode. <br /></span><span class="apple-converted-space"><span style="font-size: 12pt; line-height: 150%; font-family: 'Verdana','sans-serif'; color: black;"></span></span><span style="font-size: 12pt; line-height: 150%; font-family: 'Verdana','sans-serif'; color: black;"></span><span class="apple-converted-space"><span style="font-size: 12pt; line-height: 150%; font-family: 'Verdana','sans-serif'; color: black;"></span></span><span style="font-size: 12pt; line-height: 150%; font-family: 'Verdana','sans-serif'; color: black;"></span></p>
<p class="MsoNormal" style="line-height: 150%;">&nbsp;<img src="http://plc-coep.vlabs.ac.in/images/PLC%20_Toff.jpg" /></p>
<p><b><span style="font-size: 12pt; line-height: 150%; font-family: 'Verdana','sans-serif'; color: black;"></span></b><span style="font-size: 12pt; line-height: 150%; font-family: 'Verdana','sans-serif'; color: black;"><br /> </span><span style="font-size: 12pt; line-height: 150%; font-family: 'Verdana','sans-serif'; color: black;"><br /> </span><span style="font-size: 12pt; line-height: 150%; font-family: 'Verdana','sans-serif'; color: black;">For low to high transition of start bit, timer will start lamp 3 will glow, as T1.DN,bit is high. When the start bit is toggled again i.e from high to low, the delay is provided and after 5 seconds delay lamp3 will be off. <br /><br /><b> The Function Block Diagram, Timing diagrams, and ladder diagram solutions are as per the available PLC(Rockwell Automation) in College of Engineering Pune.</b></span></p>