

================================================================
== Vitis HLS Report for 'A_IO_L3_in'
================================================================
* Date:           Thu Sep 12 16:26:58 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.824 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1026|     1026|  5.130 us|  5.130 us|  1026|  1026|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                             Loop Name                            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1_VITIS_LOOP_10_3_VITIS_LOOP_13_4_VITIS_LOOP_15_5  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       45|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|       15|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       15|      108|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln8_fu_84_p2                  |         +|   0|  0|  18|          11|           1|
    |ap_condition_101                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln8_fu_78_p2                 |      icmp|   0|  0|  19|          11|          12|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  45|          26|          18|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten56_load  |   9|          2|   11|         22|
    |fifo_A_A_IO_L2_in_0_blk_n               |   9|          2|    1|          2|
    |fifo_A_A_IO_L3_in_serialize_blk_n       |   9|          2|    1|          2|
    |indvar_flatten56_fu_52                  |   9|          2|   11|         22|
    |real_start                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  63|         14|   27|         54|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |indvar_flatten56_fu_52   |  11|   0|   11|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  15|   0|   15|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------+-----+-----+------------+-----------------------------+--------------+
|                  RTL Ports                 | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+--------------------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                                      |   in|    1|  ap_ctrl_hs|                   A_IO_L3_in|  return value|
|ap_rst                                      |   in|    1|  ap_ctrl_hs|                   A_IO_L3_in|  return value|
|ap_start                                    |   in|    1|  ap_ctrl_hs|                   A_IO_L3_in|  return value|
|start_full_n                                |   in|    1|  ap_ctrl_hs|                   A_IO_L3_in|  return value|
|ap_done                                     |  out|    1|  ap_ctrl_hs|                   A_IO_L3_in|  return value|
|ap_continue                                 |   in|    1|  ap_ctrl_hs|                   A_IO_L3_in|  return value|
|ap_idle                                     |  out|    1|  ap_ctrl_hs|                   A_IO_L3_in|  return value|
|ap_ready                                    |  out|    1|  ap_ctrl_hs|                   A_IO_L3_in|  return value|
|start_out                                   |  out|    1|  ap_ctrl_hs|                   A_IO_L3_in|  return value|
|start_write                                 |  out|    1|  ap_ctrl_hs|                   A_IO_L3_in|  return value|
|fifo_A_A_IO_L3_in_serialize_dout            |   in|  512|     ap_fifo|  fifo_A_A_IO_L3_in_serialize|       pointer|
|fifo_A_A_IO_L3_in_serialize_num_data_valid  |   in|    2|     ap_fifo|  fifo_A_A_IO_L3_in_serialize|       pointer|
|fifo_A_A_IO_L3_in_serialize_fifo_cap        |   in|    2|     ap_fifo|  fifo_A_A_IO_L3_in_serialize|       pointer|
|fifo_A_A_IO_L3_in_serialize_empty_n         |   in|    1|     ap_fifo|  fifo_A_A_IO_L3_in_serialize|       pointer|
|fifo_A_A_IO_L3_in_serialize_read            |  out|    1|     ap_fifo|  fifo_A_A_IO_L3_in_serialize|       pointer|
|fifo_A_A_IO_L2_in_0_din                     |  out|  512|     ap_fifo|          fifo_A_A_IO_L2_in_0|       pointer|
|fifo_A_A_IO_L2_in_0_num_data_valid          |   in|    2|     ap_fifo|          fifo_A_A_IO_L2_in_0|       pointer|
|fifo_A_A_IO_L2_in_0_fifo_cap                |   in|    2|     ap_fifo|          fifo_A_A_IO_L2_in_0|       pointer|
|fifo_A_A_IO_L2_in_0_full_n                  |   in|    1|     ap_fifo|          fifo_A_A_IO_L2_in_0|       pointer|
|fifo_A_A_IO_L2_in_0_write                   |  out|    1|     ap_fifo|          fifo_A_A_IO_L2_in_0|       pointer|
+--------------------------------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.12>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%indvar_flatten56 = alloca i32 1"   --->   Operation 5 'alloca' 'indvar_flatten56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_0, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_0, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L3_in_serialize, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln8 = store i11 0, i11 %indvar_flatten56" [src/kernel_kernel.cpp:8]   --->   Operation 9 'store' 'store_ln8' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln8 = br void %for.inc" [src/kernel_kernel.cpp:8]   --->   Operation 10 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten56_load = load i11 %indvar_flatten56" [src/kernel_kernel.cpp:8]   --->   Operation 11 'load' 'indvar_flatten56_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.73ns)   --->   "%icmp_ln8 = icmp_eq  i11 %indvar_flatten56_load, i11 1024" [src/kernel_kernel.cpp:8]   --->   Operation 12 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.73ns)   --->   "%add_ln8 = add i11 %indvar_flatten56_load, i11 1" [src/kernel_kernel.cpp:8]   --->   Operation 13 'add' 'add_ln8' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %for.inc27, void %for.end29" [src/kernel_kernel.cpp:8]   --->   Operation 14 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln15 = store i11 %add_ln8, i11 %indvar_flatten56" [src/kernel_kernel.cpp:15]   --->   Operation 15 'store' 'store_ln15' <Predicate = (!icmp_ln8)> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln29 = ret" [src/kernel_kernel.cpp:29]   --->   Operation 26 'ret' 'ret_ln29' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.82>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_8_1_VITIS_LOOP_10_3_VITIS_LOOP_13_4_VIT"   --->   Operation 16 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_9_2_VITIS_LOOP_13_4_VITIS_LOOP_15_5_str"   --->   Operation 18 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_10_3_VITIS_LOOP_13_4_VITIS_LOOP_15_5_st"   --->   Operation 19 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_13_4_VITIS_LOOP_15_5_str"   --->   Operation 20 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [src/kernel_kernel.cpp:16]   --->   Operation 21 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_45" [src/kernel_kernel.cpp:15]   --->   Operation 22 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.41ns)   --->   "%fifo_A_A_IO_L3_in_serialize_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L3_in_serialize" [src/kernel_kernel.cpp:22]   --->   Operation 23 'read' 'fifo_A_A_IO_L3_in_serialize_read' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_2 : Operation 24 [1/1] (1.41ns)   --->   "%write_ln24 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0, i512 %fifo_A_A_IO_L3_in_serialize_read" [src/kernel_kernel.cpp:24]   --->   Operation 24 'write' 'write_ln24' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.inc" [src/kernel_kernel.cpp:15]   --->   Operation 25 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_A_A_IO_L3_in_serialize]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_A_IO_L2_in_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten56                 (alloca           ) [ 010]
specmemcore_ln0                  (specmemcore      ) [ 000]
specinterface_ln0                (specinterface    ) [ 000]
specinterface_ln0                (specinterface    ) [ 000]
store_ln8                        (store            ) [ 000]
br_ln8                           (br               ) [ 000]
indvar_flatten56_load            (load             ) [ 000]
icmp_ln8                         (icmp             ) [ 010]
add_ln8                          (add              ) [ 000]
br_ln8                           (br               ) [ 000]
store_ln15                       (store            ) [ 000]
specloopname_ln0                 (specloopname     ) [ 000]
speclooptripcount_ln0            (speclooptripcount) [ 000]
specloopname_ln0                 (specloopname     ) [ 000]
specloopname_ln0                 (specloopname     ) [ 000]
specloopname_ln0                 (specloopname     ) [ 000]
specpipeline_ln16                (specpipeline     ) [ 000]
specloopname_ln15                (specloopname     ) [ 000]
fifo_A_A_IO_L3_in_serialize_read (read             ) [ 000]
write_ln24                       (write            ) [ 000]
br_ln15                          (br               ) [ 000]
ret_ln29                         (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_A_A_IO_L3_in_serialize">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L3_in_serialize"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_A_A_IO_L2_in_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_8_1_VITIS_LOOP_10_3_VITIS_LOOP_13_4_VIT"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_9_2_VITIS_LOOP_13_4_VITIS_LOOP_15_5_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_10_3_VITIS_LOOP_13_4_VITIS_LOOP_15_5_st"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_13_4_VITIS_LOOP_15_5_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_45"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="indvar_flatten56_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten56/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="fifo_A_A_IO_L3_in_serialize_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="512" slack="0"/>
<pin id="58" dir="0" index="1" bw="512" slack="0"/>
<pin id="59" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_A_A_IO_L3_in_serialize_read/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln24_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="512" slack="0"/>
<pin id="65" dir="0" index="2" bw="512" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln24/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="store_ln8_store_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="11" slack="0"/>
<pin id="73" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="indvar_flatten56_load_load_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="11" slack="0"/>
<pin id="77" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten56_load/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="icmp_ln8_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="11" slack="0"/>
<pin id="80" dir="0" index="1" bw="11" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="add_ln8_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="11" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln15_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="11" slack="0"/>
<pin id="92" dir="0" index="1" bw="11" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="95" class="1005" name="indvar_flatten56_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="11" slack="0"/>
<pin id="97" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten56 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="48" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="50" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="56" pin="2"/><net_sink comp="62" pin=2"/></net>

<net id="74"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="82"><net_src comp="75" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="26" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="75" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="28" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="84" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="52" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="100"><net_src comp="95" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="101"><net_src comp="95" pin="1"/><net_sink comp="90" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_A_A_IO_L2_in_0 | {2 }
 - Input state : 
	Port: A_IO_L3_in : fifo_A_A_IO_L3_in_serialize | {2 }
  - Chain level:
	State 1
		store_ln8 : 1
		indvar_flatten56_load : 1
		icmp_ln8 : 2
		add_ln8 : 2
		br_ln8 : 3
		store_ln15 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|
| Operation|               Functional Unit               |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|
|   icmp   |                icmp_ln8_fu_78               |    0    |    18   |
|----------|---------------------------------------------|---------|---------|
|    add   |                add_ln8_fu_84                |    0    |    18   |
|----------|---------------------------------------------|---------|---------|
|   read   | fifo_A_A_IO_L3_in_serialize_read_read_fu_56 |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   write  |            write_ln24_write_fu_62           |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   Total  |                                             |    0    |    36   |
|----------|---------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|indvar_flatten56_reg_95|   11   |
+-----------------------+--------+
|         Total         |   11   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   36   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   11   |    -   |
+-----------+--------+--------+
|   Total   |   11   |   36   |
+-----------+--------+--------+
