<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Robobo: Ssc Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Robobo
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('a00162.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="a01892.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Ssc Struct Reference<div class="ingroups"><a class="el" href="a01416.html">Synchronous Serial Controller</a> &#124; <a class="el" href="a01505.html">Synchronous Serial Controller</a> &#124; <a class="el" href="a01558.html">Synchronous Serial Controller</a> &#124; <a class="el" href="a01628.html">Synchronous Serial Controller</a> &#124; <a class="el" href="a01704.html">Synchronous Serial Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="a00162.html" title="Ssc hardware registers. ">Ssc</a> hardware registers.  
 <a href="a00162.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="a00810_source.html">component_ssc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a174b20793961d33311ace4cdb09c595f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a174b20793961d33311ace4cdb09c595f"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00162.html#a174b20793961d33311ace4cdb09c595f">SSC_CR</a></td></tr>
<tr class="memdesc:a174b20793961d33311ace4cdb09c595f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00162.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x0) Control Register <br /></td></tr>
<tr class="separator:a174b20793961d33311ace4cdb09c595f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78bccfe8e563cdb7d5a879a3bc156ef2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a78bccfe8e563cdb7d5a879a3bc156ef2"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00162.html#a78bccfe8e563cdb7d5a879a3bc156ef2">SSC_CMR</a></td></tr>
<tr class="memdesc:a78bccfe8e563cdb7d5a879a3bc156ef2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00162.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x4) Clock Mode Register <br /></td></tr>
<tr class="separator:a78bccfe8e563cdb7d5a879a3bc156ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66c5cc87a6b00b682496c6e0bac1d64b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a66c5cc87a6b00b682496c6e0bac1d64b"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b> [2]</td></tr>
<tr class="separator:a66c5cc87a6b00b682496c6e0bac1d64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99482615a87b2f07105144a9fffaa265"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a99482615a87b2f07105144a9fffaa265"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00162.html#a99482615a87b2f07105144a9fffaa265">SSC_RCMR</a></td></tr>
<tr class="memdesc:a99482615a87b2f07105144a9fffaa265"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00162.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x10) Receive Clock Mode Register <br /></td></tr>
<tr class="separator:a99482615a87b2f07105144a9fffaa265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab70dce6c953955713adf39be8a0286fc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab70dce6c953955713adf39be8a0286fc"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00162.html#ab70dce6c953955713adf39be8a0286fc">SSC_RFMR</a></td></tr>
<tr class="memdesc:ab70dce6c953955713adf39be8a0286fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00162.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x14) Receive Frame Mode Register <br /></td></tr>
<tr class="separator:ab70dce6c953955713adf39be8a0286fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37c718b3d18534f6e036651708f7db31"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a37c718b3d18534f6e036651708f7db31"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00162.html#a37c718b3d18534f6e036651708f7db31">SSC_TCMR</a></td></tr>
<tr class="memdesc:a37c718b3d18534f6e036651708f7db31"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00162.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x18) Transmit Clock Mode Register <br /></td></tr>
<tr class="separator:a37c718b3d18534f6e036651708f7db31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa6017b7a1af60684cb6ff482c81a12f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa6017b7a1af60684cb6ff482c81a12f"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00162.html#afa6017b7a1af60684cb6ff482c81a12f">SSC_TFMR</a></td></tr>
<tr class="memdesc:afa6017b7a1af60684cb6ff482c81a12f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00162.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x1C) Transmit Frame Mode Register <br /></td></tr>
<tr class="separator:afa6017b7a1af60684cb6ff482c81a12f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b9af1b4b515fbf97b106a5ede2c11d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b9af1b4b515fbf97b106a5ede2c11d6"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00162.html#a3b9af1b4b515fbf97b106a5ede2c11d6">SSC_RHR</a></td></tr>
<tr class="memdesc:a3b9af1b4b515fbf97b106a5ede2c11d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00162.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x20) Receive Holding Register <br /></td></tr>
<tr class="separator:a3b9af1b4b515fbf97b106a5ede2c11d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97b76eeb03c2bd003776071560632a2f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a97b76eeb03c2bd003776071560632a2f"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00162.html#a97b76eeb03c2bd003776071560632a2f">SSC_THR</a></td></tr>
<tr class="memdesc:a97b76eeb03c2bd003776071560632a2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00162.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x24) Transmit Holding Register <br /></td></tr>
<tr class="separator:a97b76eeb03c2bd003776071560632a2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93a9e49d68a651b39549de5b1e1a4fad"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a93a9e49d68a651b39549de5b1e1a4fad"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b> [2]</td></tr>
<tr class="separator:a93a9e49d68a651b39549de5b1e1a4fad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a770ff693574aa0a12d378611b7b089e7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a770ff693574aa0a12d378611b7b089e7"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00162.html#a770ff693574aa0a12d378611b7b089e7">SSC_RSHR</a></td></tr>
<tr class="memdesc:a770ff693574aa0a12d378611b7b089e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00162.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x30) Receive Sync. Holding Register <br /></td></tr>
<tr class="separator:a770ff693574aa0a12d378611b7b089e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a622dee4b5cc63dea055e72fda69297fc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a622dee4b5cc63dea055e72fda69297fc"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00162.html#a622dee4b5cc63dea055e72fda69297fc">SSC_TSHR</a></td></tr>
<tr class="memdesc:a622dee4b5cc63dea055e72fda69297fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00162.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x34) Transmit Sync. Holding Register <br /></td></tr>
<tr class="separator:a622dee4b5cc63dea055e72fda69297fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a26ea7e137ebfe1c7b3c4bc598266b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a42a26ea7e137ebfe1c7b3c4bc598266b"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00162.html#a42a26ea7e137ebfe1c7b3c4bc598266b">SSC_RC0R</a></td></tr>
<tr class="memdesc:a42a26ea7e137ebfe1c7b3c4bc598266b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00162.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x38) Receive Compare 0 Register <br /></td></tr>
<tr class="separator:a42a26ea7e137ebfe1c7b3c4bc598266b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48a9479104c9c551beec2ebf76d48a11"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a48a9479104c9c551beec2ebf76d48a11"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00162.html#a48a9479104c9c551beec2ebf76d48a11">SSC_RC1R</a></td></tr>
<tr class="memdesc:a48a9479104c9c551beec2ebf76d48a11"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00162.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x3C) Receive Compare 1 Register <br /></td></tr>
<tr class="separator:a48a9479104c9c551beec2ebf76d48a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab75f5d2ba3ee448da73735d180b71d92"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab75f5d2ba3ee448da73735d180b71d92"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00162.html#ab75f5d2ba3ee448da73735d180b71d92">SSC_SR</a></td></tr>
<tr class="memdesc:ab75f5d2ba3ee448da73735d180b71d92"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00162.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x40) Status Register <br /></td></tr>
<tr class="separator:ab75f5d2ba3ee448da73735d180b71d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac691523da44ca9096ae749418d3548f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac691523da44ca9096ae749418d3548f0"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00162.html#ac691523da44ca9096ae749418d3548f0">SSC_IER</a></td></tr>
<tr class="memdesc:ac691523da44ca9096ae749418d3548f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00162.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x44) Interrupt Enable Register <br /></td></tr>
<tr class="separator:ac691523da44ca9096ae749418d3548f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad47835ec1aeab5dc5e14209764af0553"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad47835ec1aeab5dc5e14209764af0553"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00162.html#ad47835ec1aeab5dc5e14209764af0553">SSC_IDR</a></td></tr>
<tr class="memdesc:ad47835ec1aeab5dc5e14209764af0553"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00162.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x48) Interrupt Disable Register <br /></td></tr>
<tr class="separator:ad47835ec1aeab5dc5e14209764af0553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a771f5111fc1d5d83a3950a920ebf04ec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a771f5111fc1d5d83a3950a920ebf04ec"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00162.html#a771f5111fc1d5d83a3950a920ebf04ec">SSC_IMR</a></td></tr>
<tr class="memdesc:a771f5111fc1d5d83a3950a920ebf04ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00162.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x4C) Interrupt Mask Register <br /></td></tr>
<tr class="separator:a771f5111fc1d5d83a3950a920ebf04ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f8d20f08a0e1b64323e299363b5c2ae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5f8d20f08a0e1b64323e299363b5c2ae"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b> [37]</td></tr>
<tr class="separator:a5f8d20f08a0e1b64323e299363b5c2ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1390946ae2693f50092fce3a73086a2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af1390946ae2693f50092fce3a73086a2"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00162.html#af1390946ae2693f50092fce3a73086a2">SSC_WPMR</a></td></tr>
<tr class="memdesc:af1390946ae2693f50092fce3a73086a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00162.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0xE4) Write Protect Mode Register <br /></td></tr>
<tr class="separator:af1390946ae2693f50092fce3a73086a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c2d233c343a218f1f23e0a6840e1c7c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c2d233c343a218f1f23e0a6840e1c7c"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00162.html#a4c2d233c343a218f1f23e0a6840e1c7c">SSC_WPSR</a></td></tr>
<tr class="memdesc:a4c2d233c343a218f1f23e0a6840e1c7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00162.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0xE8) Write Protect Status Register <br /></td></tr>
<tr class="separator:a4c2d233c343a218f1f23e0a6840e1c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a519e81d629304c8132be6dea1e993965"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a519e81d629304c8132be6dea1e993965"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b> [5]</td></tr>
<tr class="separator:a519e81d629304c8132be6dea1e993965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb96754b0be99943c112ce4ce5f1db74"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb96754b0be99943c112ce4ce5f1db74"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00162.html#afb96754b0be99943c112ce4ce5f1db74">SSC_RPR</a></td></tr>
<tr class="memdesc:afb96754b0be99943c112ce4ce5f1db74"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00162.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x100) Receive Pointer Register <br /></td></tr>
<tr class="separator:afb96754b0be99943c112ce4ce5f1db74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8c58d26d5b7eaa6a0ea2ef6cf973354"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa8c58d26d5b7eaa6a0ea2ef6cf973354"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00162.html#aa8c58d26d5b7eaa6a0ea2ef6cf973354">SSC_RCR</a></td></tr>
<tr class="memdesc:aa8c58d26d5b7eaa6a0ea2ef6cf973354"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00162.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x104) Receive Counter Register <br /></td></tr>
<tr class="separator:aa8c58d26d5b7eaa6a0ea2ef6cf973354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0133fbfa9011f595922b7a3867140407"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0133fbfa9011f595922b7a3867140407"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00162.html#a0133fbfa9011f595922b7a3867140407">SSC_TPR</a></td></tr>
<tr class="memdesc:a0133fbfa9011f595922b7a3867140407"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00162.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x108) Transmit Pointer Register <br /></td></tr>
<tr class="separator:a0133fbfa9011f595922b7a3867140407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9463e149fc952ef58a269d80bcfe9eae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9463e149fc952ef58a269d80bcfe9eae"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00162.html#a9463e149fc952ef58a269d80bcfe9eae">SSC_TCR</a></td></tr>
<tr class="memdesc:a9463e149fc952ef58a269d80bcfe9eae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00162.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x10C) Transmit Counter Register <br /></td></tr>
<tr class="separator:a9463e149fc952ef58a269d80bcfe9eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2b27ed7b8e436b57ca47e7a91f68d14"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae2b27ed7b8e436b57ca47e7a91f68d14"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00162.html#ae2b27ed7b8e436b57ca47e7a91f68d14">SSC_RNPR</a></td></tr>
<tr class="memdesc:ae2b27ed7b8e436b57ca47e7a91f68d14"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00162.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x110) Receive Next Pointer Register <br /></td></tr>
<tr class="separator:ae2b27ed7b8e436b57ca47e7a91f68d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4f6632fbf12b2f44c7c7f3e3a5cccbb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af4f6632fbf12b2f44c7c7f3e3a5cccbb"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00162.html#af4f6632fbf12b2f44c7c7f3e3a5cccbb">SSC_RNCR</a></td></tr>
<tr class="memdesc:af4f6632fbf12b2f44c7c7f3e3a5cccbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00162.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x114) Receive Next Counter Register <br /></td></tr>
<tr class="separator:af4f6632fbf12b2f44c7c7f3e3a5cccbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae28003cb58976ac51134755343e9d1c6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae28003cb58976ac51134755343e9d1c6"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00162.html#ae28003cb58976ac51134755343e9d1c6">SSC_TNPR</a></td></tr>
<tr class="memdesc:ae28003cb58976ac51134755343e9d1c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00162.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x118) Transmit Next Pointer Register <br /></td></tr>
<tr class="separator:ae28003cb58976ac51134755343e9d1c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2c5e3c7e728d34b521c2885d3a836e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae2c5e3c7e728d34b521c2885d3a836e8"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00162.html#ae2c5e3c7e728d34b521c2885d3a836e8">SSC_TNCR</a></td></tr>
<tr class="memdesc:ae2c5e3c7e728d34b521c2885d3a836e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00162.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x11C) Transmit Next Counter Register <br /></td></tr>
<tr class="separator:ae2c5e3c7e728d34b521c2885d3a836e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a971f90457e50888e23d3ddaf18db39d3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a971f90457e50888e23d3ddaf18db39d3"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00162.html#a971f90457e50888e23d3ddaf18db39d3">SSC_PTCR</a></td></tr>
<tr class="memdesc:a971f90457e50888e23d3ddaf18db39d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00162.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x120) Transfer Control Register <br /></td></tr>
<tr class="separator:a971f90457e50888e23d3ddaf18db39d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5233e0928a813417c6e887326e79e60"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5233e0928a813417c6e887326e79e60"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00162.html#ae5233e0928a813417c6e887326e79e60">SSC_PTSR</a></td></tr>
<tr class="memdesc:ae5233e0928a813417c6e887326e79e60"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00162.html" title="Ssc hardware registers. ">Ssc</a> Offset: 0x124) Transfer Status Register <br /></td></tr>
<tr class="separator:ae5233e0928a813417c6e887326e79e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="a00162.html" title="Ssc hardware registers. ">Ssc</a> hardware registers. </p>
</div><hr/>The documentation for this struct was generated from the following file:<ul>
<li>src/CMSIS/Device/ATMEL/sam3s/include/component/<a class="el" href="a00810_source.html">component_ssc.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="a00162.html">Ssc</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
