// Seed: 94130155
module module_0 #(
    parameter id_8 = 32'd84
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output supply0 id_3;
  inout wire id_2;
  input wire id_1;
  logic id_7["" : -1  ==  1] = id_7;
  assign id_3 = id_7 - 1'b0 ? -1 : id_4;
  parameter id_8 = 1;
  wire id_9;
  defparam id_8.id_8 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_10,
      id_2,
      id_9,
      id_2
  );
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout uwire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout tri id_2;
  inout wire id_1;
  wire id_23;
  assign id_6 = -1 == 1'h0;
  assign id_8 = id_11;
  assign id_2 = -1;
endmodule
