bdd:0.0217708695918
biasing:0.0156439255108
specification:0.0114480401685
simgen:0.010793131744
pci:0.0104617868011
antecedents:0.010429732963
antecedent:0.00953231411505
coverage:0.0093299524271
verilog:0.00796687126753
verification:0.00770829057978
biases:0.00740758247448
trdy:0.00716344892927
checker:0.00659930945517
consequent:0.00652802958786
protocol:0.00606146009588
flash:0.00538199361764
interface:0.00533196864074
activated:0.00504828460779
bugs:0.004860157867
generator:0.00482880322464
module:0.00443840182969
style:0.00442187382229
metric:0.00434641256895
inputs:0.00431602554304
engineer:0.00408972166145
bdds:0.00408527747788
activating:0.00398343563377
constraining:0.00381718557258
bus:0.00368071426538
methodology:0.00362032048544
input generator:0.0170125712694
coverage metric:0.01239777789
50 50:0.0109437011206
input generation:0.0101436364554
the bdd:0.00911975093387
the biasing:0.00863593164323
style rule:0.00835873755278
under verification:0.00785195597048
interface protocol:0.00785195597048
the specification:0.00773732036156
the pci:0.00755644018783
the antecedent:0.00679826001534
the constraints:0.00675215926389
the interface:0.00669432569169
activated constraints:0.00654329664207
verilog module:0.00654329664207
constraining logic:0.00654329664207
functional coverage:0.00654329664207
o unit:0.00654329664207
bus protocol:0.00607438078301
every clock:0.00578854475458
the antecedents:0.00578854475458
corner cases:0.00563535358635
the activating:0.00563535358635
the consequent:0.00557773106499
clock cycle:0.00551038252584
style rules:0.00539745727702
49 out:0.00523463731366
the constraining:0.00523463731366
verification aids:0.00523463731366
50 50 50:0.0119430263965
i o unit:0.00687940648583
every clock cycle:0.00665898367258
the verilog module:0.00550352518867
out of 50:0.00550352518867
the interface protocol:0.00550352518867
the input generator:0.00550352518867
functional coverage metric:0.00550352518867
49 out of:0.00550352518867
on every clock:0.00504531351577
on design automation:0.00494385116626
of the bdd:0.00477721055859
the i o:0.00475186922811
of the design:0.00475005739597
the specification is:0.00448845366228
of the constraints:0.00442777387224
to be true:0.00432635131006
the stanford flash:0.00431867918124
processor bus protocol:0.0041276438915
of 50 times:0.0041276438915
design under verification:0.0041276438915
the separability rule:0.0041276438915
the style rules:0.0041276438915
component under verification:0.0041276438915
the consequent halves:0.0041276438915
interface signal variables:0.0041276438915
the c module:0.0041276438915
the activated constraints:0.0041276438915
cost value problem:0.0041276438915
the constraining logic:0.0041276438915
