Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Nov  7 05:45:59 2023
| Host         : R9-5950X running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_control_timing_summary_routed.rpt -pb main_control_timing_summary_routed.pb -rpx main_control_timing_summary_routed.rpx -warn_on_violation
| Design       : main_control
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         52          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
LUTAR-1    Warning           LUT drives async reset alert                        2           
SYNTH-10   Warning           Wide multiplier                                     6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (52)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (102)
5. checking no_input_delay (4)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (52)
-------------------------
 There are 52 register/latch pins with no clock driven by root clock pin: controller/baudrate_gen/baud_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (102)
--------------------------------------------------
 There are 102 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.378        0.000                      0                  517        0.185        0.000                      0                  517        3.000        0.000                       0                   276  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
nolabel_line66/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0         {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0         {0.000 5.000}      10.000          100.000         
sys_clk_pin                  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
nolabel_line66/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0               3.378        0.000                      0                  444        0.185        0.000                      0                  444        9.500        0.000                       0                   238  
  clkfbout_clk_wiz_0                                                                                                                                                           7.845        0.000                       0                     3  
sys_clk_pin                        3.646        0.000                      0                   65        0.263        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       17.417        0.000                      0                    8        0.617        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line66/inst/clk_in1
  To Clock:  nolabel_line66/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line66/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line66/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line66/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line66/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line66/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line66/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line66/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line66/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 nolabel_line72/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line69/rgb_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.070ns  (logic 10.316ns (64.193%)  route 5.754ns (35.807%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 21.453 - 20.000 ) 
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.572     1.572    nolabel_line72/clk_out1
    SLICE_X50Y0          FDRE                                         r  nolabel_line72/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y0          FDRE (Prop_fdre_C_Q)         0.478     2.050 r  nolabel_line72/y_counter_reg[1]/Q
                         net (fo=12, routed)          1.057     3.107    nolabel_line72/y_control[1]
    SLICE_X55Y8          LUT2 (Prop_lut2_I0_O)        0.295     3.402 r  nolabel_line72/display_ball1_i_39/O
                         net (fo=1, routed)           0.000     3.402    nolabel_line72/display_ball1_i_39_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.952 r  nolabel_line72/display_ball1_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.952    nolabel_line72/display_ball1_i_8_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.066 r  nolabel_line72/display_ball1_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.066    nolabel_line72/display_ball1_i_7_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.180 r  nolabel_line72/display_ball1_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.180    nolabel_line69/display_ball1__1_0[0]
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.514 r  nolabel_line69/display_ball1_i_5/O[1]
                         net (fo=4, routed)           0.776     5.290    nolabel_line69/display_ball1_i_5_n_6
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     9.505 r  nolabel_line69/display_ball1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.507    nolabel_line69/display_ball1__0_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.025 r  nolabel_line69/display_ball1__1/P[0]
                         net (fo=2, routed)           0.766    11.791    nolabel_line69/display_ball1__1_n_105
    SLICE_X54Y10         LUT2 (Prop_lut2_I0_O)        0.124    11.915 r  nolabel_line69/display_ball1_carry_i_3/O
                         net (fo=1, routed)           0.000    11.915    nolabel_line69/display_ball1_carry_i_3_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.448 r  nolabel_line69/display_ball1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.448    nolabel_line69/display_ball1_carry_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.565 r  nolabel_line69/display_ball1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.565    nolabel_line69/display_ball1_carry__0_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.888 r  nolabel_line69/display_ball1_carry__1/O[1]
                         net (fo=1, routed)           0.452    13.340    nolabel_line69/display_ball1_carry__1_n_6
    SLICE_X56Y11         LUT2 (Prop_lut2_I1_O)        0.306    13.646 r  nolabel_line69/display_ball0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    13.646    nolabel_line69/display_ball0_carry__5_i_3_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.179 r  nolabel_line69/display_ball0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.179    nolabel_line69/display_ball0_carry__5_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.398 r  nolabel_line69/display_ball0_carry__6/O[0]
                         net (fo=1, routed)           0.625    15.024    nolabel_line69/display_ball0[28]
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.295    15.319 r  nolabel_line69/rgb_reg[2]_i_11/O
                         net (fo=1, routed)           0.545    15.864    nolabel_line69/rgb_reg[2]_i_11_n_0
    SLICE_X57Y9          LUT6 (Prop_lut6_I3_O)        0.124    15.988 f  nolabel_line69/rgb_reg[2]_i_4/O
                         net (fo=6, routed)           1.143    17.132    nolabel_line72/rgb_reg_reg[0]_0
    SLICE_X57Y3          LUT6 (Prop_lut6_I5_O)        0.124    17.256 r  nolabel_line72/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.387    17.643    nolabel_line69/SR[0]
    SLICE_X57Y3          FDRE                                         r  nolabel_line69/rgb_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.453    21.453    nolabel_line69/clk_out1
    SLICE_X57Y3          FDRE                                         r  nolabel_line69/rgb_reg_reg[0]/C
                         clock pessimism              0.080    21.533    
                         clock uncertainty           -0.084    21.450    
    SLICE_X57Y3          FDRE (Setup_fdre_C_R)       -0.429    21.021    nolabel_line69/rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         21.021    
                         arrival time                         -17.643    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 nolabel_line72/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line69/rgb_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.093ns  (logic 10.316ns (64.103%)  route 5.777ns (35.897%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 21.518 - 20.000 ) 
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.572     1.572    nolabel_line72/clk_out1
    SLICE_X50Y0          FDRE                                         r  nolabel_line72/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y0          FDRE (Prop_fdre_C_Q)         0.478     2.050 r  nolabel_line72/y_counter_reg[1]/Q
                         net (fo=12, routed)          1.057     3.107    nolabel_line72/y_control[1]
    SLICE_X55Y8          LUT2 (Prop_lut2_I0_O)        0.295     3.402 r  nolabel_line72/display_ball1_i_39/O
                         net (fo=1, routed)           0.000     3.402    nolabel_line72/display_ball1_i_39_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.952 r  nolabel_line72/display_ball1_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.952    nolabel_line72/display_ball1_i_8_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.066 r  nolabel_line72/display_ball1_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.066    nolabel_line72/display_ball1_i_7_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.180 r  nolabel_line72/display_ball1_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.180    nolabel_line69/display_ball1__1_0[0]
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.514 r  nolabel_line69/display_ball1_i_5/O[1]
                         net (fo=4, routed)           0.776     5.290    nolabel_line69/display_ball1_i_5_n_6
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     9.505 r  nolabel_line69/display_ball1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.507    nolabel_line69/display_ball1__0_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.025 r  nolabel_line69/display_ball1__1/P[0]
                         net (fo=2, routed)           0.766    11.791    nolabel_line69/display_ball1__1_n_105
    SLICE_X54Y10         LUT2 (Prop_lut2_I0_O)        0.124    11.915 r  nolabel_line69/display_ball1_carry_i_3/O
                         net (fo=1, routed)           0.000    11.915    nolabel_line69/display_ball1_carry_i_3_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.448 r  nolabel_line69/display_ball1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.448    nolabel_line69/display_ball1_carry_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.565 r  nolabel_line69/display_ball1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.565    nolabel_line69/display_ball1_carry__0_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.888 r  nolabel_line69/display_ball1_carry__1/O[1]
                         net (fo=1, routed)           0.452    13.340    nolabel_line69/display_ball1_carry__1_n_6
    SLICE_X56Y11         LUT2 (Prop_lut2_I1_O)        0.306    13.646 r  nolabel_line69/display_ball0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    13.646    nolabel_line69/display_ball0_carry__5_i_3_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.179 r  nolabel_line69/display_ball0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.179    nolabel_line69/display_ball0_carry__5_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.398 r  nolabel_line69/display_ball0_carry__6/O[0]
                         net (fo=1, routed)           0.625    15.024    nolabel_line69/display_ball0[28]
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.295    15.319 r  nolabel_line69/rgb_reg[2]_i_11/O
                         net (fo=1, routed)           0.545    15.864    nolabel_line69/rgb_reg[2]_i_11_n_0
    SLICE_X57Y9          LUT6 (Prop_lut6_I3_O)        0.124    15.988 f  nolabel_line69/rgb_reg[2]_i_4/O
                         net (fo=6, routed)           0.976    16.964    nolabel_line72/rgb_reg_reg[0]_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I4_O)        0.124    17.088 r  nolabel_line72/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.577    17.665    nolabel_line69/SR[1]
    SLICE_X59Y3          FDRE                                         r  nolabel_line69/rgb_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.518    21.518    nolabel_line69/clk_out1
    SLICE_X59Y3          FDRE                                         r  nolabel_line69/rgb_reg_reg[1]/C
                         clock pessimism              0.080    21.598    
                         clock uncertainty           -0.084    21.515    
    SLICE_X59Y3          FDRE (Setup_fdre_C_R)       -0.429    21.086    nolabel_line69/rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         21.086    
                         arrival time                         -17.665    
  -------------------------------------------------------------------
                         slack                                  3.421    

Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 nolabel_line72/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line69/rgb_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.043ns  (logic 10.316ns (64.303%)  route 5.727ns (35.697%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 21.518 - 20.000 ) 
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.572     1.572    nolabel_line72/clk_out1
    SLICE_X50Y0          FDRE                                         r  nolabel_line72/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y0          FDRE (Prop_fdre_C_Q)         0.478     2.050 r  nolabel_line72/y_counter_reg[1]/Q
                         net (fo=12, routed)          1.057     3.107    nolabel_line72/y_control[1]
    SLICE_X55Y8          LUT2 (Prop_lut2_I0_O)        0.295     3.402 r  nolabel_line72/display_ball1_i_39/O
                         net (fo=1, routed)           0.000     3.402    nolabel_line72/display_ball1_i_39_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.952 r  nolabel_line72/display_ball1_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.952    nolabel_line72/display_ball1_i_8_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.066 r  nolabel_line72/display_ball1_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.066    nolabel_line72/display_ball1_i_7_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.180 r  nolabel_line72/display_ball1_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.180    nolabel_line69/display_ball1__1_0[0]
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.514 r  nolabel_line69/display_ball1_i_5/O[1]
                         net (fo=4, routed)           0.776     5.290    nolabel_line69/display_ball1_i_5_n_6
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     9.505 r  nolabel_line69/display_ball1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.507    nolabel_line69/display_ball1__0_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.025 r  nolabel_line69/display_ball1__1/P[0]
                         net (fo=2, routed)           0.766    11.791    nolabel_line69/display_ball1__1_n_105
    SLICE_X54Y10         LUT2 (Prop_lut2_I0_O)        0.124    11.915 r  nolabel_line69/display_ball1_carry_i_3/O
                         net (fo=1, routed)           0.000    11.915    nolabel_line69/display_ball1_carry_i_3_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.448 r  nolabel_line69/display_ball1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.448    nolabel_line69/display_ball1_carry_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.565 r  nolabel_line69/display_ball1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.565    nolabel_line69/display_ball1_carry__0_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.888 r  nolabel_line69/display_ball1_carry__1/O[1]
                         net (fo=1, routed)           0.452    13.340    nolabel_line69/display_ball1_carry__1_n_6
    SLICE_X56Y11         LUT2 (Prop_lut2_I1_O)        0.306    13.646 r  nolabel_line69/display_ball0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    13.646    nolabel_line69/display_ball0_carry__5_i_3_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.179 r  nolabel_line69/display_ball0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.179    nolabel_line69/display_ball0_carry__5_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.398 r  nolabel_line69/display_ball0_carry__6/O[0]
                         net (fo=1, routed)           0.625    15.024    nolabel_line69/display_ball0[28]
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.295    15.319 r  nolabel_line69/rgb_reg[2]_i_11/O
                         net (fo=1, routed)           0.545    15.864    nolabel_line69/rgb_reg[2]_i_11_n_0
    SLICE_X57Y9          LUT6 (Prop_lut6_I3_O)        0.124    15.988 f  nolabel_line69/rgb_reg[2]_i_4/O
                         net (fo=6, routed)           0.954    16.943    nolabel_line69/rgb_reg[2]_i_13_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I2_O)        0.124    17.067 r  nolabel_line69/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.548    17.615    nolabel_line69/rgb_reg[2]_i_1_n_0
    SLICE_X58Y3          FDRE                                         r  nolabel_line69/rgb_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.518    21.518    nolabel_line69/clk_out1
    SLICE_X58Y3          FDRE                                         r  nolabel_line69/rgb_reg_reg[2]/C
                         clock pessimism              0.080    21.598    
                         clock uncertainty           -0.084    21.515    
    SLICE_X58Y3          FDRE (Setup_fdre_C_R)       -0.429    21.086    nolabel_line69/rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         21.086    
                         arrival time                         -17.615    
  -------------------------------------------------------------------
                         slack                                  3.471    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 nolabel_line72/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line69/rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.802ns  (logic 10.316ns (65.283%)  route 5.486ns (34.717%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 21.518 - 20.000 ) 
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.572     1.572    nolabel_line72/clk_out1
    SLICE_X50Y0          FDRE                                         r  nolabel_line72/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y0          FDRE (Prop_fdre_C_Q)         0.478     2.050 r  nolabel_line72/y_counter_reg[1]/Q
                         net (fo=12, routed)          1.057     3.107    nolabel_line72/y_control[1]
    SLICE_X55Y8          LUT2 (Prop_lut2_I0_O)        0.295     3.402 r  nolabel_line72/display_ball1_i_39/O
                         net (fo=1, routed)           0.000     3.402    nolabel_line72/display_ball1_i_39_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.952 r  nolabel_line72/display_ball1_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.952    nolabel_line72/display_ball1_i_8_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.066 r  nolabel_line72/display_ball1_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.066    nolabel_line72/display_ball1_i_7_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.180 r  nolabel_line72/display_ball1_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.180    nolabel_line69/display_ball1__1_0[0]
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.514 r  nolabel_line69/display_ball1_i_5/O[1]
                         net (fo=4, routed)           0.776     5.290    nolabel_line69/display_ball1_i_5_n_6
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     9.505 r  nolabel_line69/display_ball1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.507    nolabel_line69/display_ball1__0_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.025 r  nolabel_line69/display_ball1__1/P[0]
                         net (fo=2, routed)           0.766    11.791    nolabel_line69/display_ball1__1_n_105
    SLICE_X54Y10         LUT2 (Prop_lut2_I0_O)        0.124    11.915 r  nolabel_line69/display_ball1_carry_i_3/O
                         net (fo=1, routed)           0.000    11.915    nolabel_line69/display_ball1_carry_i_3_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.448 r  nolabel_line69/display_ball1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.448    nolabel_line69/display_ball1_carry_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.565 r  nolabel_line69/display_ball1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.565    nolabel_line69/display_ball1_carry__0_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.888 r  nolabel_line69/display_ball1_carry__1/O[1]
                         net (fo=1, routed)           0.452    13.340    nolabel_line69/display_ball1_carry__1_n_6
    SLICE_X56Y11         LUT2 (Prop_lut2_I1_O)        0.306    13.646 r  nolabel_line69/display_ball0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    13.646    nolabel_line69/display_ball0_carry__5_i_3_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.179 r  nolabel_line69/display_ball0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.179    nolabel_line69/display_ball0_carry__5_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.398 f  nolabel_line69/display_ball0_carry__6/O[0]
                         net (fo=1, routed)           0.625    15.024    nolabel_line69/display_ball0[28]
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.295    15.319 f  nolabel_line69/rgb_reg[2]_i_11/O
                         net (fo=1, routed)           0.545    15.864    nolabel_line69/rgb_reg[2]_i_11_n_0
    SLICE_X57Y9          LUT6 (Prop_lut6_I3_O)        0.124    15.988 r  nolabel_line69/rgb_reg[2]_i_4/O
                         net (fo=6, routed)           1.262    17.250    nolabel_line69/rgb_reg[2]_i_13_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I2_O)        0.124    17.374 r  nolabel_line69/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.000    17.374    nolabel_line69/rgb_reg[2]_i_2_n_0
    SLICE_X58Y3          FDRE                                         r  nolabel_line69/rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.518    21.518    nolabel_line69/clk_out1
    SLICE_X58Y3          FDRE                                         r  nolabel_line69/rgb_reg_reg[2]/C
                         clock pessimism              0.080    21.598    
                         clock uncertainty           -0.084    21.515    
    SLICE_X58Y3          FDRE (Setup_fdre_C_D)        0.029    21.544    nolabel_line69/rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         21.544    
                         arrival time                         -17.374    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.393ns  (required time - arrival time)
  Source:                 nolabel_line72/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line69/rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.513ns  (logic 10.316ns (66.498%)  route 5.197ns (33.502%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 21.453 - 20.000 ) 
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.572     1.572    nolabel_line72/clk_out1
    SLICE_X50Y0          FDRE                                         r  nolabel_line72/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y0          FDRE (Prop_fdre_C_Q)         0.478     2.050 r  nolabel_line72/y_counter_reg[1]/Q
                         net (fo=12, routed)          1.057     3.107    nolabel_line72/y_control[1]
    SLICE_X55Y8          LUT2 (Prop_lut2_I0_O)        0.295     3.402 r  nolabel_line72/display_ball1_i_39/O
                         net (fo=1, routed)           0.000     3.402    nolabel_line72/display_ball1_i_39_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.952 r  nolabel_line72/display_ball1_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.952    nolabel_line72/display_ball1_i_8_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.066 r  nolabel_line72/display_ball1_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.066    nolabel_line72/display_ball1_i_7_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.180 r  nolabel_line72/display_ball1_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.180    nolabel_line69/display_ball1__1_0[0]
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.514 r  nolabel_line69/display_ball1_i_5/O[1]
                         net (fo=4, routed)           0.776     5.290    nolabel_line69/display_ball1_i_5_n_6
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     9.505 r  nolabel_line69/display_ball1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.507    nolabel_line69/display_ball1__0_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.025 r  nolabel_line69/display_ball1__1/P[0]
                         net (fo=2, routed)           0.766    11.791    nolabel_line69/display_ball1__1_n_105
    SLICE_X54Y10         LUT2 (Prop_lut2_I0_O)        0.124    11.915 r  nolabel_line69/display_ball1_carry_i_3/O
                         net (fo=1, routed)           0.000    11.915    nolabel_line69/display_ball1_carry_i_3_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.448 r  nolabel_line69/display_ball1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.448    nolabel_line69/display_ball1_carry_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.565 r  nolabel_line69/display_ball1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.565    nolabel_line69/display_ball1_carry__0_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.888 r  nolabel_line69/display_ball1_carry__1/O[1]
                         net (fo=1, routed)           0.452    13.340    nolabel_line69/display_ball1_carry__1_n_6
    SLICE_X56Y11         LUT2 (Prop_lut2_I1_O)        0.306    13.646 r  nolabel_line69/display_ball0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    13.646    nolabel_line69/display_ball0_carry__5_i_3_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.179 r  nolabel_line69/display_ball0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.179    nolabel_line69/display_ball0_carry__5_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.398 f  nolabel_line69/display_ball0_carry__6/O[0]
                         net (fo=1, routed)           0.625    15.024    nolabel_line69/display_ball0[28]
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.295    15.319 f  nolabel_line69/rgb_reg[2]_i_11/O
                         net (fo=1, routed)           0.545    15.864    nolabel_line69/rgb_reg[2]_i_11_n_0
    SLICE_X57Y9          LUT6 (Prop_lut6_I3_O)        0.124    15.988 r  nolabel_line69/rgb_reg[2]_i_4/O
                         net (fo=6, routed)           0.973    16.962    nolabel_line72/rgb_reg_reg[0]_0
    SLICE_X57Y3          LUT6 (Prop_lut6_I4_O)        0.124    17.086 r  nolabel_line72/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.000    17.086    nolabel_line69/D[0]
    SLICE_X57Y3          FDRE                                         r  nolabel_line69/rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.453    21.453    nolabel_line69/clk_out1
    SLICE_X57Y3          FDRE                                         r  nolabel_line69/rgb_reg_reg[0]/C
                         clock pessimism              0.080    21.533    
                         clock uncertainty           -0.084    21.450    
    SLICE_X57Y3          FDRE (Setup_fdre_C_D)        0.029    21.479    nolabel_line69/rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         21.479    
                         arrival time                         -17.086    
  -------------------------------------------------------------------
                         slack                                  4.393    

Slack (MET) :             4.714ns  (required time - arrival time)
  Source:                 nolabel_line72/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line69/rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.257ns  (logic 10.316ns (67.613%)  route 4.941ns (32.387%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 21.518 - 20.000 ) 
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.572     1.572    nolabel_line72/clk_out1
    SLICE_X50Y0          FDRE                                         r  nolabel_line72/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y0          FDRE (Prop_fdre_C_Q)         0.478     2.050 r  nolabel_line72/y_counter_reg[1]/Q
                         net (fo=12, routed)          1.057     3.107    nolabel_line72/y_control[1]
    SLICE_X55Y8          LUT2 (Prop_lut2_I0_O)        0.295     3.402 r  nolabel_line72/display_ball1_i_39/O
                         net (fo=1, routed)           0.000     3.402    nolabel_line72/display_ball1_i_39_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.952 r  nolabel_line72/display_ball1_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.952    nolabel_line72/display_ball1_i_8_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.066 r  nolabel_line72/display_ball1_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.066    nolabel_line72/display_ball1_i_7_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.180 r  nolabel_line72/display_ball1_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.180    nolabel_line69/display_ball1__1_0[0]
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.514 r  nolabel_line69/display_ball1_i_5/O[1]
                         net (fo=4, routed)           0.776     5.290    nolabel_line69/display_ball1_i_5_n_6
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     9.505 r  nolabel_line69/display_ball1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.507    nolabel_line69/display_ball1__0_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.025 r  nolabel_line69/display_ball1__1/P[0]
                         net (fo=2, routed)           0.766    11.791    nolabel_line69/display_ball1__1_n_105
    SLICE_X54Y10         LUT2 (Prop_lut2_I0_O)        0.124    11.915 r  nolabel_line69/display_ball1_carry_i_3/O
                         net (fo=1, routed)           0.000    11.915    nolabel_line69/display_ball1_carry_i_3_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.448 r  nolabel_line69/display_ball1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.448    nolabel_line69/display_ball1_carry_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.565 r  nolabel_line69/display_ball1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.565    nolabel_line69/display_ball1_carry__0_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.888 r  nolabel_line69/display_ball1_carry__1/O[1]
                         net (fo=1, routed)           0.452    13.340    nolabel_line69/display_ball1_carry__1_n_6
    SLICE_X56Y11         LUT2 (Prop_lut2_I1_O)        0.306    13.646 r  nolabel_line69/display_ball0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    13.646    nolabel_line69/display_ball0_carry__5_i_3_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.179 r  nolabel_line69/display_ball0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.179    nolabel_line69/display_ball0_carry__5_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.398 f  nolabel_line69/display_ball0_carry__6/O[0]
                         net (fo=1, routed)           0.625    15.024    nolabel_line69/display_ball0[28]
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.295    15.319 f  nolabel_line69/rgb_reg[2]_i_11/O
                         net (fo=1, routed)           0.545    15.864    nolabel_line69/rgb_reg[2]_i_11_n_0
    SLICE_X57Y9          LUT6 (Prop_lut6_I3_O)        0.124    15.988 r  nolabel_line69/rgb_reg[2]_i_4/O
                         net (fo=6, routed)           0.717    16.706    nolabel_line69/rgb_reg[2]_i_13_0
    SLICE_X59Y3          LUT5 (Prop_lut5_I1_O)        0.124    16.830 r  nolabel_line69/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.000    16.830    nolabel_line69/rgb_reg[1]_i_2_n_0
    SLICE_X59Y3          FDRE                                         r  nolabel_line69/rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.518    21.518    nolabel_line69/clk_out1
    SLICE_X59Y3          FDRE                                         r  nolabel_line69/rgb_reg_reg[1]/C
                         clock pessimism              0.080    21.598    
                         clock uncertainty           -0.084    21.515    
    SLICE_X59Y3          FDRE (Setup_fdre_C_D)        0.029    21.544    nolabel_line69/rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         21.544    
                         arrival time                         -16.830    
  -------------------------------------------------------------------
                         slack                                  4.714    

Slack (MET) :             10.957ns  (required time - arrival time)
  Source:                 nolabel_line69/bottombar_l_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line69/vertical_velocity_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.956ns  (logic 3.110ns (34.724%)  route 5.846ns (65.276%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 21.452 - 20.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.566     1.566    nolabel_line69/clk_out1
    SLICE_X40Y6          FDCE                                         r  nolabel_line69/bottombar_l_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDCE (Prop_fdce_C_Q)         0.456     2.022 f  nolabel_line69/bottombar_l_reg[5]/Q
                         net (fo=13, routed)          1.663     3.685    nolabel_line69/bottombar_l_reg[9]_0[4]
    SLICE_X32Y3          LUT1 (Prop_lut1_I0_O)        0.124     3.809 r  nolabel_line69/vertical_velocity_next4_carry_i_12/O
                         net (fo=1, routed)           0.000     3.809    nolabel_line69/vertical_velocity_next4_carry_i_12_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.210 r  nolabel_line69/vertical_velocity_next4_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.210    nolabel_line69/vertical_velocity_next4_carry_i_10_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.324 r  nolabel_line69/vertical_velocity_next4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.324    nolabel_line69/vertical_velocity_next4_carry_i_9_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.438 r  nolabel_line69/vertical_velocity_next4_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.438    nolabel_line69/vertical_velocity_next4_carry__0_i_10_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.552 r  nolabel_line69/vertical_velocity_next4_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.552    nolabel_line69/vertical_velocity_next4_carry__0_i_9_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.666 r  nolabel_line69/vertical_velocity_next4_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.666    nolabel_line69/vertical_velocity_next4_carry__1_i_10_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.780 r  nolabel_line69/vertical_velocity_next4_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.780    nolabel_line69/vertical_velocity_next4_carry__1_i_9_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.114 r  nolabel_line69/vertical_velocity_next4_carry__2_i_10/O[1]
                         net (fo=2, routed)           1.403     6.517    nolabel_line69/vertical_velocity_next5[27]
    SLICE_X49Y8          LUT4 (Prop_lut4_I0_O)        0.303     6.820 r  nolabel_line69/vertical_velocity_next4_carry__2_i_7/O
                         net (fo=1, routed)           0.000     6.820    nolabel_line69/vertical_velocity_next4_carry__2_i_7_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.370 r  nolabel_line69/vertical_velocity_next4_carry__2/CO[3]
                         net (fo=1, routed)           0.659     8.029    nolabel_line69/vertical_velocity_next4
    SLICE_X48Y8          LUT4 (Prop_lut4_I3_O)        0.124     8.153 f  nolabel_line69/vertical_velocity_reg[30]_i_2/O
                         net (fo=3, routed)           1.291     9.444    nolabel_line69/vertical_velocity_reg[30]_i_2_n_0
    SLICE_X49Y3          LUT5 (Prop_lut5_I2_O)        0.124     9.568 r  nolabel_line69/vertical_velocity_reg[30]_i_3/O
                         net (fo=3, routed)           0.830    10.399    nolabel_line69/vertical_velocity_reg[30]_i_3_n_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I4_O)        0.124    10.523 r  nolabel_line69/vertical_velocity_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.523    nolabel_line69/vertical_velocity_reg[1]_i_1_n_0
    SLICE_X49Y1          FDCE                                         r  nolabel_line69/vertical_velocity_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.452    21.452    nolabel_line69/clk_out1
    SLICE_X49Y1          FDCE                                         r  nolabel_line69/vertical_velocity_reg_reg[1]/C
                         clock pessimism              0.080    21.532    
                         clock uncertainty           -0.084    21.449    
    SLICE_X49Y1          FDCE (Setup_fdce_C_D)        0.031    21.480    nolabel_line69/vertical_velocity_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         21.480    
                         arrival time                         -10.523    
  -------------------------------------------------------------------
                         slack                                 10.957    

Slack (MET) :             10.975ns  (required time - arrival time)
  Source:                 nolabel_line69/bottombar_l_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line69/vertical_velocity_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 3.138ns (34.936%)  route 5.844ns (65.064%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 21.452 - 20.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.566     1.566    nolabel_line69/clk_out1
    SLICE_X40Y6          FDCE                                         r  nolabel_line69/bottombar_l_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDCE (Prop_fdce_C_Q)         0.456     2.022 f  nolabel_line69/bottombar_l_reg[5]/Q
                         net (fo=13, routed)          1.663     3.685    nolabel_line69/bottombar_l_reg[9]_0[4]
    SLICE_X32Y3          LUT1 (Prop_lut1_I0_O)        0.124     3.809 r  nolabel_line69/vertical_velocity_next4_carry_i_12/O
                         net (fo=1, routed)           0.000     3.809    nolabel_line69/vertical_velocity_next4_carry_i_12_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.210 r  nolabel_line69/vertical_velocity_next4_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.210    nolabel_line69/vertical_velocity_next4_carry_i_10_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.324 r  nolabel_line69/vertical_velocity_next4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.324    nolabel_line69/vertical_velocity_next4_carry_i_9_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.438 r  nolabel_line69/vertical_velocity_next4_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.438    nolabel_line69/vertical_velocity_next4_carry__0_i_10_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.552 r  nolabel_line69/vertical_velocity_next4_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.552    nolabel_line69/vertical_velocity_next4_carry__0_i_9_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.666 r  nolabel_line69/vertical_velocity_next4_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.666    nolabel_line69/vertical_velocity_next4_carry__1_i_10_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.780 r  nolabel_line69/vertical_velocity_next4_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.780    nolabel_line69/vertical_velocity_next4_carry__1_i_9_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.114 r  nolabel_line69/vertical_velocity_next4_carry__2_i_10/O[1]
                         net (fo=2, routed)           1.403     6.517    nolabel_line69/vertical_velocity_next5[27]
    SLICE_X49Y8          LUT4 (Prop_lut4_I0_O)        0.303     6.820 r  nolabel_line69/vertical_velocity_next4_carry__2_i_7/O
                         net (fo=1, routed)           0.000     6.820    nolabel_line69/vertical_velocity_next4_carry__2_i_7_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.370 r  nolabel_line69/vertical_velocity_next4_carry__2/CO[3]
                         net (fo=1, routed)           0.659     8.029    nolabel_line69/vertical_velocity_next4
    SLICE_X48Y8          LUT4 (Prop_lut4_I3_O)        0.124     8.153 f  nolabel_line69/vertical_velocity_reg[30]_i_2/O
                         net (fo=3, routed)           1.291     9.444    nolabel_line69/vertical_velocity_reg[30]_i_2_n_0
    SLICE_X49Y3          LUT5 (Prop_lut5_I2_O)        0.124     9.568 r  nolabel_line69/vertical_velocity_reg[30]_i_3/O
                         net (fo=3, routed)           0.828    10.397    nolabel_line69/vertical_velocity_reg[30]_i_3_n_0
    SLICE_X49Y1          LUT3 (Prop_lut3_I1_O)        0.152    10.549 r  nolabel_line69/vertical_velocity_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.549    nolabel_line69/vertical_velocity_reg[0]_i_1_n_0
    SLICE_X49Y1          FDCE                                         r  nolabel_line69/vertical_velocity_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.452    21.452    nolabel_line69/clk_out1
    SLICE_X49Y1          FDCE                                         r  nolabel_line69/vertical_velocity_reg_reg[0]/C
                         clock pessimism              0.080    21.532    
                         clock uncertainty           -0.084    21.449    
    SLICE_X49Y1          FDCE (Setup_fdce_C_D)        0.075    21.524    nolabel_line69/vertical_velocity_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         21.524    
                         arrival time                         -10.549    
  -------------------------------------------------------------------
                         slack                                 10.975    

Slack (MET) :             11.477ns  (required time - arrival time)
  Source:                 nolabel_line69/bottombar_l_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line69/vertical_velocity_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.434ns  (logic 3.110ns (36.875%)  route 5.324ns (63.125%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 21.452 - 20.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.566     1.566    nolabel_line69/clk_out1
    SLICE_X40Y6          FDCE                                         r  nolabel_line69/bottombar_l_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDCE (Prop_fdce_C_Q)         0.456     2.022 f  nolabel_line69/bottombar_l_reg[5]/Q
                         net (fo=13, routed)          1.663     3.685    nolabel_line69/bottombar_l_reg[9]_0[4]
    SLICE_X32Y3          LUT1 (Prop_lut1_I0_O)        0.124     3.809 r  nolabel_line69/vertical_velocity_next4_carry_i_12/O
                         net (fo=1, routed)           0.000     3.809    nolabel_line69/vertical_velocity_next4_carry_i_12_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.210 r  nolabel_line69/vertical_velocity_next4_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.210    nolabel_line69/vertical_velocity_next4_carry_i_10_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.324 r  nolabel_line69/vertical_velocity_next4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.324    nolabel_line69/vertical_velocity_next4_carry_i_9_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.438 r  nolabel_line69/vertical_velocity_next4_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.438    nolabel_line69/vertical_velocity_next4_carry__0_i_10_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.552 r  nolabel_line69/vertical_velocity_next4_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.552    nolabel_line69/vertical_velocity_next4_carry__0_i_9_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.666 r  nolabel_line69/vertical_velocity_next4_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.666    nolabel_line69/vertical_velocity_next4_carry__1_i_10_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.780 r  nolabel_line69/vertical_velocity_next4_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.780    nolabel_line69/vertical_velocity_next4_carry__1_i_9_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.114 r  nolabel_line69/vertical_velocity_next4_carry__2_i_10/O[1]
                         net (fo=2, routed)           1.403     6.517    nolabel_line69/vertical_velocity_next5[27]
    SLICE_X49Y8          LUT4 (Prop_lut4_I0_O)        0.303     6.820 r  nolabel_line69/vertical_velocity_next4_carry__2_i_7/O
                         net (fo=1, routed)           0.000     6.820    nolabel_line69/vertical_velocity_next4_carry__2_i_7_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.370 r  nolabel_line69/vertical_velocity_next4_carry__2/CO[3]
                         net (fo=1, routed)           0.659     8.029    nolabel_line69/vertical_velocity_next4
    SLICE_X48Y8          LUT4 (Prop_lut4_I3_O)        0.124     8.153 f  nolabel_line69/vertical_velocity_reg[30]_i_2/O
                         net (fo=3, routed)           1.291     9.444    nolabel_line69/vertical_velocity_reg[30]_i_2_n_0
    SLICE_X49Y3          LUT5 (Prop_lut5_I2_O)        0.124     9.568 r  nolabel_line69/vertical_velocity_reg[30]_i_3/O
                         net (fo=3, routed)           0.308     9.876    nolabel_line69/vertical_velocity_reg[30]_i_3_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I4_O)        0.124    10.000 r  nolabel_line69/vertical_velocity_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    10.000    nolabel_line69/vertical_velocity_reg[30]_i_1_n_0
    SLICE_X49Y2          FDCE                                         r  nolabel_line69/vertical_velocity_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.452    21.452    nolabel_line69/clk_out1
    SLICE_X49Y2          FDCE                                         r  nolabel_line69/vertical_velocity_reg_reg[30]/C
                         clock pessimism              0.080    21.532    
                         clock uncertainty           -0.084    21.449    
    SLICE_X49Y2          FDCE (Setup_fdce_C_D)        0.029    21.478    nolabel_line69/vertical_velocity_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         21.478    
                         arrival time                         -10.000    
  -------------------------------------------------------------------
                         slack                                 11.477    

Slack (MET) :             11.775ns  (required time - arrival time)
  Source:                 nolabel_line69/ball_c_t_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line69/ball_c_l_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.134ns  (logic 1.151ns (14.151%)  route 6.983ns (85.849%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 21.450 - 20.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.569     1.569    nolabel_line69/clk_out1
    SLICE_X54Y9          FDCE                                         r  nolabel_line69/ball_c_t_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDCE (Prop_fdce_C_Q)         0.478     2.047 r  nolabel_line69/ball_c_t_reg[28]/Q
                         net (fo=12, routed)          1.932     3.979    nolabel_line69/ball_c_t[28]
    SLICE_X52Y5          LUT4 (Prop_lut4_I3_O)        0.301     4.280 r  nolabel_line69/horizontal_velocity_reg[8]_i_7/O
                         net (fo=3, routed)           0.682     4.962    nolabel_line69/horizontal_velocity_reg[8]_i_7_n_0
    SLICE_X52Y5          LUT5 (Prop_lut5_I4_O)        0.124     5.086 f  nolabel_line69/horizontal_velocity_reg[8]_i_5/O
                         net (fo=1, routed)           0.804     5.890    nolabel_line69/horizontal_velocity_reg[8]_i_5_n_0
    SLICE_X51Y5          LUT6 (Prop_lut6_I4_O)        0.124     6.014 f  nolabel_line69/horizontal_velocity_reg[8]_i_2/O
                         net (fo=60, routed)          3.565     9.579    nolabel_line69/horizontal_velocity_reg[8]_i_2_n_0
    SLICE_X53Y9          LUT2 (Prop_lut2_I1_O)        0.124     9.703 r  nolabel_line69/ball_c_l[25]_i_1/O
                         net (fo=1, routed)           0.000     9.703    nolabel_line69/ball_c_l[25]_i_1_n_0
    SLICE_X53Y9          FDCE                                         r  nolabel_line69/ball_c_l_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.450    21.450    nolabel_line69/clk_out1
    SLICE_X53Y9          FDCE                                         r  nolabel_line69/ball_c_l_reg[25]/C
                         clock pessimism              0.080    21.530    
                         clock uncertainty           -0.084    21.447    
    SLICE_X53Y9          FDCE (Setup_fdce_C_D)        0.031    21.478    nolabel_line69/ball_c_l_reg[25]
  -------------------------------------------------------------------
                         required time                         21.478    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                 11.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 nolabel_line72/counter_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line72/counter_h_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.380%)  route 0.355ns (65.620%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.563     0.563    nolabel_line72/clk_out1
    SLICE_X35Y0          FDCE                                         r  nolabel_line72/counter_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDCE (Prop_fdce_C_Q)         0.141     0.704 r  nolabel_line72/counter_h_reg[4]/Q
                         net (fo=5, routed)           0.355     1.059    nolabel_line72/counter_h_reg[4]
    SLICE_X36Y0          LUT4 (Prop_lut4_I2_O)        0.045     1.104 r  nolabel_line72/counter_h[5]_i_1/O
                         net (fo=1, routed)           0.000     1.104    nolabel_line72/p_0_in[5]
    SLICE_X36Y0          FDCE                                         r  nolabel_line72/counter_h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.833     0.833    nolabel_line72/clk_out1
    SLICE_X36Y0          FDCE                                         r  nolabel_line72/counter_h_reg[5]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X36Y0          FDCE (Hold_fdce_C_D)         0.091     0.919    nolabel_line72/counter_h_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 nolabel_line72/counter_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line72/counter_v_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.564     0.564    nolabel_line72/clk_out1
    SLICE_X39Y0          FDCE                                         r  nolabel_line72/counter_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDCE (Prop_fdce_C_Q)         0.128     0.692 r  nolabel_line72/counter_v_reg[1]/Q
                         net (fo=8, routed)           0.084     0.775    nolabel_line72/counter_v_reg[1]
    SLICE_X39Y0          LUT6 (Prop_lut6_I3_O)        0.099     0.874 r  nolabel_line72/counter_v[5]_i_1/O
                         net (fo=1, routed)           0.000     0.874    nolabel_line72/p_0_in__0[5]
    SLICE_X39Y0          FDCE                                         r  nolabel_line72/counter_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.833     0.833    nolabel_line72/clk_out1
    SLICE_X39Y0          FDCE                                         r  nolabel_line72/counter_v_reg[5]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X39Y0          FDCE (Hold_fdce_C_D)         0.092     0.656    nolabel_line72/counter_v_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 nolabel_line72/counter_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line72/counter_h_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.563     0.563    nolabel_line72/clk_out1
    SLICE_X34Y0          FDCE                                         r  nolabel_line72/counter_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDCE (Prop_fdce_C_Q)         0.164     0.727 r  nolabel_line72/counter_h_reg[0]/Q
                         net (fo=8, routed)           0.128     0.854    nolabel_line72/counter_h_reg[0]
    SLICE_X35Y0          LUT3 (Prop_lut3_I1_O)        0.048     0.902 r  nolabel_line72/counter_h[2]_i_1/O
                         net (fo=1, routed)           0.000     0.902    nolabel_line72/p_0_in[2]
    SLICE_X35Y0          FDCE                                         r  nolabel_line72/counter_h_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.832     0.832    nolabel_line72/clk_out1
    SLICE_X35Y0          FDCE                                         r  nolabel_line72/counter_h_reg[2]/C
                         clock pessimism             -0.256     0.576    
    SLICE_X35Y0          FDCE (Hold_fdce_C_D)         0.107     0.683    nolabel_line72/counter_h_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 nolabel_line72/counter_v_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line72/counter_v_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.047%)  route 0.193ns (50.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.564     0.564    nolabel_line72/clk_out1
    SLICE_X39Y0          FDCE                                         r  nolabel_line72/counter_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDCE (Prop_fdce_C_Q)         0.141     0.705 r  nolabel_line72/counter_v_reg[6]/Q
                         net (fo=7, routed)           0.193     0.898    nolabel_line72/counter_v_reg[6]
    SLICE_X42Y0          LUT6 (Prop_lut6_I2_O)        0.045     0.943 r  nolabel_line72/counter_v[9]_i_2/O
                         net (fo=1, routed)           0.000     0.943    nolabel_line72/p_0_in__0[9]
    SLICE_X42Y0          FDCE                                         r  nolabel_line72/counter_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.834     0.834    nolabel_line72/clk_out1
    SLICE_X42Y0          FDCE                                         r  nolabel_line72/counter_v_reg[9]/C
                         clock pessimism             -0.234     0.600    
    SLICE_X42Y0          FDCE (Hold_fdce_C_D)         0.121     0.721    nolabel_line72/counter_v_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 nolabel_line72/y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line72/y_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.212ns (61.841%)  route 0.131ns (38.159%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.567     0.567    nolabel_line72/clk_out1
    SLICE_X50Y0          FDRE                                         r  nolabel_line72/y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y0          FDRE (Prop_fdre_C_Q)         0.164     0.731 r  nolabel_line72/y_counter_reg[0]/Q
                         net (fo=11, routed)          0.131     0.861    nolabel_line72/y_control[0]
    SLICE_X51Y0          LUT5 (Prop_lut5_I2_O)        0.048     0.909 r  nolabel_line72/y_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.909    nolabel_line72/p_0_in__1[3]
    SLICE_X51Y0          FDRE                                         r  nolabel_line72/y_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.838     0.838    nolabel_line72/clk_out1
    SLICE_X51Y0          FDRE                                         r  nolabel_line72/y_counter_reg[3]/C
                         clock pessimism             -0.258     0.580    
    SLICE_X51Y0          FDRE (Hold_fdre_C_D)         0.107     0.687    nolabel_line72/y_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 nolabel_line72/counter_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line72/counter_h_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.917%)  route 0.129ns (38.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.563     0.563    nolabel_line72/clk_out1
    SLICE_X34Y0          FDCE                                         r  nolabel_line72/counter_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDCE (Prop_fdce_C_Q)         0.164     0.727 r  nolabel_line72/counter_h_reg[0]/Q
                         net (fo=8, routed)           0.129     0.855    nolabel_line72/counter_h_reg[0]
    SLICE_X35Y0          LUT4 (Prop_lut4_I1_O)        0.045     0.900 r  nolabel_line72/counter_h[3]_i_1/O
                         net (fo=1, routed)           0.000     0.900    nolabel_line72/p_0_in[3]
    SLICE_X35Y0          FDCE                                         r  nolabel_line72/counter_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.832     0.832    nolabel_line72/clk_out1
    SLICE_X35Y0          FDCE                                         r  nolabel_line72/counter_h_reg[3]/C
                         clock pessimism             -0.256     0.576    
    SLICE_X35Y0          FDCE (Hold_fdce_C_D)         0.092     0.668    nolabel_line72/counter_h_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 nolabel_line72/counter_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line72/counter_h_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.563     0.563    nolabel_line72/clk_out1
    SLICE_X34Y0          FDCE                                         r  nolabel_line72/counter_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDCE (Prop_fdce_C_Q)         0.164     0.727 r  nolabel_line72/counter_h_reg[0]/Q
                         net (fo=8, routed)           0.128     0.854    nolabel_line72/counter_h_reg[0]
    SLICE_X35Y0          LUT2 (Prop_lut2_I0_O)        0.045     0.899 r  nolabel_line72/counter_h[1]_i_1/O
                         net (fo=1, routed)           0.000     0.899    nolabel_line72/p_0_in[1]
    SLICE_X35Y0          FDCE                                         r  nolabel_line72/counter_h_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.832     0.832    nolabel_line72/clk_out1
    SLICE_X35Y0          FDCE                                         r  nolabel_line72/counter_h_reg[1]/C
                         clock pessimism             -0.256     0.576    
    SLICE_X35Y0          FDCE (Hold_fdce_C_D)         0.091     0.667    nolabel_line72/counter_h_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 nolabel_line72/y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line72/y_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.504%)  route 0.131ns (38.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.567     0.567    nolabel_line72/clk_out1
    SLICE_X50Y0          FDRE                                         r  nolabel_line72/y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y0          FDRE (Prop_fdre_C_Q)         0.164     0.731 r  nolabel_line72/y_counter_reg[0]/Q
                         net (fo=11, routed)          0.131     0.861    nolabel_line72/y_control[0]
    SLICE_X51Y0          LUT4 (Prop_lut4_I2_O)        0.045     0.906 r  nolabel_line72/y_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.906    nolabel_line72/p_0_in__1[2]
    SLICE_X51Y0          FDRE                                         r  nolabel_line72/y_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.838     0.838    nolabel_line72/clk_out1
    SLICE_X51Y0          FDRE                                         r  nolabel_line72/y_counter_reg[2]/C
                         clock pessimism             -0.258     0.580    
    SLICE_X51Y0          FDRE (Hold_fdre_C_D)         0.091     0.671    nolabel_line72/y_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 nolabel_line72/y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line72/y_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.209ns (61.324%)  route 0.132ns (38.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.567     0.567    nolabel_line72/clk_out1
    SLICE_X50Y0          FDRE                                         r  nolabel_line72/y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y0          FDRE (Prop_fdre_C_Q)         0.164     0.731 r  nolabel_line72/y_counter_reg[0]/Q
                         net (fo=11, routed)          0.132     0.862    nolabel_line72/y_control[0]
    SLICE_X51Y0          LUT6 (Prop_lut6_I3_O)        0.045     0.907 r  nolabel_line72/y_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.907    nolabel_line72/p_0_in__1[4]
    SLICE_X51Y0          FDRE                                         r  nolabel_line72/y_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.838     0.838    nolabel_line72/clk_out1
    SLICE_X51Y0          FDRE                                         r  nolabel_line72/y_counter_reg[4]/C
                         clock pessimism             -0.258     0.580    
    SLICE_X51Y0          FDRE (Hold_fdre_C_D)         0.092     0.672    nolabel_line72/y_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 nolabel_line72/counter_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line72/counter_v_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.117%)  route 0.139ns (39.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.564     0.564    nolabel_line72/clk_out1
    SLICE_X38Y0          FDCE                                         r  nolabel_line72/counter_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDCE (Prop_fdce_C_Q)         0.164     0.728 r  nolabel_line72/counter_v_reg[2]/Q
                         net (fo=10, routed)          0.139     0.866    nolabel_line72/counter_v_reg[2]
    SLICE_X39Y0          LUT6 (Prop_lut6_I1_O)        0.045     0.911 r  nolabel_line72/counter_v[6]_i_1/O
                         net (fo=1, routed)           0.000     0.911    nolabel_line72/p_0_in__0[6]
    SLICE_X39Y0          FDCE                                         r  nolabel_line72/counter_v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.833     0.833    nolabel_line72/clk_out1
    SLICE_X39Y0          FDCE                                         r  nolabel_line72/counter_v_reg[6]/C
                         clock pessimism             -0.256     0.577    
    SLICE_X39Y0          FDCE (Hold_fdce_C_D)         0.091     0.668    nolabel_line72/counter_v_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { nolabel_line66/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    nolabel_line66/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X46Y16     player1_score_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X46Y16     player1_score_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X46Y16     player1_score_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X46Y16     player1_score_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X47Y15     player2_score_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X47Y15     player2_score_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X47Y15     player2_score_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X47Y15     player2_score_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y16     player1_score_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y16     player1_score_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y16     player1_score_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y16     player1_score_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y16     player1_score_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y16     player1_score_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y16     player1_score_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y16     player1_score_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y15     player2_score_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y15     player2_score_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y16     player1_score_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y16     player1_score_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y16     player1_score_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y16     player1_score_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y16     player1_score_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y16     player1_score_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y16     player1_score_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y16     player1_score_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y15     player2_score_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X47Y15     player2_score_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line66/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    nolabel_line66/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line66/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line66/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line66/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  nolabel_line66/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 controller/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/baudrate_gen/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 2.443ns (41.627%)  route 3.426ns (58.373%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.561     5.082    controller/baudrate_gen/clk
    SLICE_X37Y37         FDRE                                         r  controller/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  controller/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.605     6.143    controller/baudrate_gen/counter_reg[5]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.799 r  controller/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.799    controller/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  controller/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.913    controller/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  controller/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    controller/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  controller/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.141    controller/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  controller/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.255    controller/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  controller/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.369    controller/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.703 f  controller/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.507    controller/baudrate_gen/p_0_in__4[30]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.810 f  controller/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.950     9.760    controller/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.884 r  controller/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.067    10.951    controller/baudrate_gen/clear
    SLICE_X37Y43         FDRE                                         r  controller/baudrate_gen/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    controller/baudrate_gen/clk
    SLICE_X37Y43         FDRE                                         r  controller/baudrate_gen/counter_reg[28]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    controller/baudrate_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.951    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 controller/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/baudrate_gen/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 2.443ns (41.627%)  route 3.426ns (58.373%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.561     5.082    controller/baudrate_gen/clk
    SLICE_X37Y37         FDRE                                         r  controller/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  controller/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.605     6.143    controller/baudrate_gen/counter_reg[5]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.799 r  controller/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.799    controller/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  controller/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.913    controller/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  controller/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    controller/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  controller/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.141    controller/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  controller/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.255    controller/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  controller/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.369    controller/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.703 f  controller/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.507    controller/baudrate_gen/p_0_in__4[30]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.810 f  controller/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.950     9.760    controller/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.884 r  controller/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.067    10.951    controller/baudrate_gen/clear
    SLICE_X37Y43         FDRE                                         r  controller/baudrate_gen/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    controller/baudrate_gen/clk
    SLICE_X37Y43         FDRE                                         r  controller/baudrate_gen/counter_reg[29]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    controller/baudrate_gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.951    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 controller/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/baudrate_gen/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 2.443ns (41.627%)  route 3.426ns (58.373%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.561     5.082    controller/baudrate_gen/clk
    SLICE_X37Y37         FDRE                                         r  controller/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  controller/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.605     6.143    controller/baudrate_gen/counter_reg[5]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.799 r  controller/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.799    controller/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  controller/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.913    controller/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  controller/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    controller/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  controller/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.141    controller/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  controller/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.255    controller/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  controller/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.369    controller/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.703 f  controller/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.507    controller/baudrate_gen/p_0_in__4[30]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.810 f  controller/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.950     9.760    controller/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.884 r  controller/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.067    10.951    controller/baudrate_gen/clear
    SLICE_X37Y43         FDRE                                         r  controller/baudrate_gen/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    controller/baudrate_gen/clk
    SLICE_X37Y43         FDRE                                         r  controller/baudrate_gen/counter_reg[30]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    controller/baudrate_gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.951    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 controller/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/baudrate_gen/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 2.443ns (41.627%)  route 3.426ns (58.373%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.561     5.082    controller/baudrate_gen/clk
    SLICE_X37Y37         FDRE                                         r  controller/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  controller/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.605     6.143    controller/baudrate_gen/counter_reg[5]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.799 r  controller/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.799    controller/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  controller/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.913    controller/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  controller/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    controller/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  controller/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.141    controller/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  controller/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.255    controller/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  controller/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.369    controller/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.703 f  controller/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.507    controller/baudrate_gen/p_0_in__4[30]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.810 f  controller/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.950     9.760    controller/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.884 r  controller/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.067    10.951    controller/baudrate_gen/clear
    SLICE_X37Y43         FDRE                                         r  controller/baudrate_gen/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    controller/baudrate_gen/clk
    SLICE_X37Y43         FDRE                                         r  controller/baudrate_gen/counter_reg[31]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    controller/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.951    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 controller/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/baudrate_gen/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 2.443ns (41.699%)  route 3.416ns (58.301%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.561     5.082    controller/baudrate_gen/clk
    SLICE_X37Y37         FDRE                                         r  controller/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  controller/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.605     6.143    controller/baudrate_gen/counter_reg[5]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.799 r  controller/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.799    controller/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  controller/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.913    controller/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  controller/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    controller/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  controller/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.141    controller/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  controller/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.255    controller/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  controller/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.369    controller/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.703 f  controller/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.507    controller/baudrate_gen/p_0_in__4[30]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.810 f  controller/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.950     9.760    controller/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.884 r  controller/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.057    10.941    controller/baudrate_gen/clear
    SLICE_X37Y42         FDRE                                         r  controller/baudrate_gen/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    controller/baudrate_gen/clk
    SLICE_X37Y42         FDRE                                         r  controller/baudrate_gen/counter_reg[24]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X37Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    controller/baudrate_gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.941    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 controller/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/baudrate_gen/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 2.443ns (41.699%)  route 3.416ns (58.301%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.561     5.082    controller/baudrate_gen/clk
    SLICE_X37Y37         FDRE                                         r  controller/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  controller/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.605     6.143    controller/baudrate_gen/counter_reg[5]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.799 r  controller/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.799    controller/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  controller/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.913    controller/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  controller/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    controller/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  controller/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.141    controller/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  controller/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.255    controller/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  controller/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.369    controller/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.703 f  controller/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.507    controller/baudrate_gen/p_0_in__4[30]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.810 f  controller/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.950     9.760    controller/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.884 r  controller/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.057    10.941    controller/baudrate_gen/clear
    SLICE_X37Y42         FDRE                                         r  controller/baudrate_gen/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    controller/baudrate_gen/clk
    SLICE_X37Y42         FDRE                                         r  controller/baudrate_gen/counter_reg[25]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X37Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    controller/baudrate_gen/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.941    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 controller/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/baudrate_gen/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 2.443ns (41.699%)  route 3.416ns (58.301%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.561     5.082    controller/baudrate_gen/clk
    SLICE_X37Y37         FDRE                                         r  controller/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  controller/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.605     6.143    controller/baudrate_gen/counter_reg[5]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.799 r  controller/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.799    controller/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  controller/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.913    controller/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  controller/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    controller/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  controller/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.141    controller/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  controller/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.255    controller/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  controller/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.369    controller/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.703 f  controller/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.507    controller/baudrate_gen/p_0_in__4[30]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.810 f  controller/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.950     9.760    controller/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.884 r  controller/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.057    10.941    controller/baudrate_gen/clear
    SLICE_X37Y42         FDRE                                         r  controller/baudrate_gen/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    controller/baudrate_gen/clk
    SLICE_X37Y42         FDRE                                         r  controller/baudrate_gen/counter_reg[26]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X37Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    controller/baudrate_gen/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.941    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 controller/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/baudrate_gen/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 2.443ns (41.699%)  route 3.416ns (58.301%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.561     5.082    controller/baudrate_gen/clk
    SLICE_X37Y37         FDRE                                         r  controller/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  controller/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.605     6.143    controller/baudrate_gen/counter_reg[5]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.799 r  controller/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.799    controller/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  controller/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.913    controller/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  controller/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    controller/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  controller/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.141    controller/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  controller/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.255    controller/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  controller/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.369    controller/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.703 f  controller/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.507    controller/baudrate_gen/p_0_in__4[30]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.810 f  controller/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.950     9.760    controller/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.884 r  controller/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.057    10.941    controller/baudrate_gen/clear
    SLICE_X37Y42         FDRE                                         r  controller/baudrate_gen/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    controller/baudrate_gen/clk
    SLICE_X37Y42         FDRE                                         r  controller/baudrate_gen/counter_reg[27]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X37Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    controller/baudrate_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.941    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.797ns  (required time - arrival time)
  Source:                 controller/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/baudrate_gen/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 2.443ns (42.734%)  route 3.274ns (57.266%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.561     5.082    controller/baudrate_gen/clk
    SLICE_X37Y37         FDRE                                         r  controller/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  controller/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.605     6.143    controller/baudrate_gen/counter_reg[5]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.799 r  controller/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.799    controller/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  controller/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.913    controller/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  controller/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    controller/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  controller/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.141    controller/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  controller/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.255    controller/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  controller/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.369    controller/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.703 f  controller/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.507    controller/baudrate_gen/p_0_in__4[30]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.810 f  controller/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.950     9.760    controller/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.884 r  controller/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.915    10.799    controller/baudrate_gen/clear
    SLICE_X37Y41         FDRE                                         r  controller/baudrate_gen/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    controller/baudrate_gen/clk
    SLICE_X37Y41         FDRE                                         r  controller/baudrate_gen/counter_reg[20]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.429    14.596    controller/baudrate_gen/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.799    
  -------------------------------------------------------------------
                         slack                                  3.797    

Slack (MET) :             3.797ns  (required time - arrival time)
  Source:                 controller/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/baudrate_gen/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 2.443ns (42.734%)  route 3.274ns (57.266%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.561     5.082    controller/baudrate_gen/clk
    SLICE_X37Y37         FDRE                                         r  controller/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  controller/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.605     6.143    controller/baudrate_gen/counter_reg[5]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.799 r  controller/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.799    controller/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.913 r  controller/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.913    controller/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.027 r  controller/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    controller/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.141 r  controller/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.141    controller/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.255 r  controller/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.255    controller/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.369 r  controller/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.369    controller/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.703 f  controller/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.507    controller/baudrate_gen/p_0_in__4[30]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.810 f  controller/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.950     9.760    controller/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.884 r  controller/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.915    10.799    controller/baudrate_gen/clear
    SLICE_X37Y41         FDRE                                         r  controller/baudrate_gen/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    controller/baudrate_gen/clk
    SLICE_X37Y41         FDRE                                         r  controller/baudrate_gen/counter_reg[21]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.429    14.596    controller/baudrate_gen/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.799    
  -------------------------------------------------------------------
                         slack                                  3.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 controller/baudrate_gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/baudrate_gen/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    controller/baudrate_gen/clk
    SLICE_X37Y40         FDRE                                         r  controller/baudrate_gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  controller/baudrate_gen/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.705    controller/baudrate_gen/counter_reg[19]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  controller/baudrate_gen/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    controller/baudrate_gen/counter_reg[16]_i_1_n_4
    SLICE_X37Y40         FDRE                                         r  controller/baudrate_gen/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    controller/baudrate_gen/clk
    SLICE_X37Y40         FDRE                                         r  controller/baudrate_gen/counter_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    controller/baudrate_gen/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 controller/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/baudrate_gen/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    controller/baudrate_gen/clk
    SLICE_X37Y41         FDRE                                         r  controller/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  controller/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.705    controller/baudrate_gen/counter_reg[23]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  controller/baudrate_gen/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    controller/baudrate_gen/counter_reg[20]_i_1_n_4
    SLICE_X37Y41         FDRE                                         r  controller/baudrate_gen/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    controller/baudrate_gen/clk
    SLICE_X37Y41         FDRE                                         r  controller/baudrate_gen/counter_reg[23]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    controller/baudrate_gen/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 controller/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/baudrate_gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    controller/baudrate_gen/clk
    SLICE_X37Y42         FDRE                                         r  controller/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  controller/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.705    controller/baudrate_gen/counter_reg[27]
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  controller/baudrate_gen/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    controller/baudrate_gen/counter_reg[24]_i_1_n_4
    SLICE_X37Y42         FDRE                                         r  controller/baudrate_gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    controller/baudrate_gen/clk
    SLICE_X37Y42         FDRE                                         r  controller/baudrate_gen/counter_reg[27]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    controller/baudrate_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 controller/baudrate_gen/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/baudrate_gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.446    controller/baudrate_gen/clk
    SLICE_X37Y43         FDRE                                         r  controller/baudrate_gen/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  controller/baudrate_gen/counter_reg[31]/Q
                         net (fo=2, routed)           0.119     1.706    controller/baudrate_gen/counter_reg[31]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  controller/baudrate_gen/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    controller/baudrate_gen/counter_reg[28]_i_1_n_4
    SLICE_X37Y43         FDRE                                         r  controller/baudrate_gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    controller/baudrate_gen/clk
    SLICE_X37Y43         FDRE                                         r  controller/baudrate_gen/counter_reg[31]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    controller/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 controller/baudrate_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/baudrate_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.442    controller/baudrate_gen/clk
    SLICE_X37Y36         FDRE                                         r  controller/baudrate_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  controller/baudrate_gen/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.702    controller/baudrate_gen/counter_reg[3]
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  controller/baudrate_gen/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.810    controller/baudrate_gen/counter_reg[0]_i_2_n_4
    SLICE_X37Y36         FDRE                                         r  controller/baudrate_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     1.954    controller/baudrate_gen/clk
    SLICE_X37Y36         FDRE                                         r  controller/baudrate_gen/counter_reg[3]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    controller/baudrate_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 controller/baudrate_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/baudrate_gen/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.560     1.443    controller/baudrate_gen/clk
    SLICE_X37Y37         FDRE                                         r  controller/baudrate_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  controller/baudrate_gen/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.703    controller/baudrate_gen/counter_reg[7]
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  controller/baudrate_gen/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    controller/baudrate_gen/counter_reg[4]_i_1_n_4
    SLICE_X37Y37         FDRE                                         r  controller/baudrate_gen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.828     1.955    controller/baudrate_gen/clk
    SLICE_X37Y37         FDRE                                         r  controller/baudrate_gen/counter_reg[7]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.105     1.548    controller/baudrate_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 controller/baudrate_gen/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/baudrate_gen/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.444    controller/baudrate_gen/clk
    SLICE_X37Y38         FDRE                                         r  controller/baudrate_gen/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  controller/baudrate_gen/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.704    controller/baudrate_gen/counter_reg[11]
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  controller/baudrate_gen/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    controller/baudrate_gen/counter_reg[8]_i_1_n_4
    SLICE_X37Y38         FDRE                                         r  controller/baudrate_gen/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.957    controller/baudrate_gen/clk
    SLICE_X37Y38         FDRE                                         r  controller/baudrate_gen/counter_reg[11]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.105     1.549    controller/baudrate_gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 controller/baudrate_gen/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/baudrate_gen/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.444    controller/baudrate_gen/clk
    SLICE_X37Y39         FDRE                                         r  controller/baudrate_gen/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  controller/baudrate_gen/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.704    controller/baudrate_gen/counter_reg[15]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  controller/baudrate_gen/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    controller/baudrate_gen/counter_reg[12]_i_1_n_4
    SLICE_X37Y39         FDRE                                         r  controller/baudrate_gen/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.957    controller/baudrate_gen/clk
    SLICE_X37Y39         FDRE                                         r  controller/baudrate_gen/counter_reg[15]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    controller/baudrate_gen/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 controller/baudrate_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/baudrate_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.442    controller/baudrate_gen/clk
    SLICE_X37Y36         FDRE                                         r  controller/baudrate_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  controller/baudrate_gen/counter_reg[2]/Q
                         net (fo=2, routed)           0.120     1.704    controller/baudrate_gen/counter_reg[2]
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.815 r  controller/baudrate_gen/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.815    controller/baudrate_gen/counter_reg[0]_i_2_n_5
    SLICE_X37Y36         FDRE                                         r  controller/baudrate_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     1.954    controller/baudrate_gen/clk
    SLICE_X37Y36         FDRE                                         r  controller/baudrate_gen/counter_reg[2]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    controller/baudrate_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 controller/baudrate_gen/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/baudrate_gen/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    controller/baudrate_gen/clk
    SLICE_X37Y40         FDRE                                         r  controller/baudrate_gen/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  controller/baudrate_gen/counter_reg[18]/Q
                         net (fo=2, routed)           0.120     1.707    controller/baudrate_gen/counter_reg[18]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  controller/baudrate_gen/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.818    controller/baudrate_gen/counter_reg[16]_i_1_n_5
    SLICE_X37Y40         FDRE                                         r  controller/baudrate_gen/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    controller/baudrate_gen/clk
    SLICE_X37Y40         FDRE                                         r  controller/baudrate_gen/counter_reg[18]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    controller/baudrate_gen/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   controller/baudrate_gen/baud_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y36   controller/baudrate_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y38   controller/baudrate_gen/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y38   controller/baudrate_gen/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y39   controller/baudrate_gen/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y39   controller/baudrate_gen/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y39   controller/baudrate_gen/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y39   controller/baudrate_gen/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y40   controller/baudrate_gen/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   controller/baudrate_gen/baud_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   controller/baudrate_gen/baud_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y36   controller/baudrate_gen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y36   controller/baudrate_gen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y38   controller/baudrate_gen/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y38   controller/baudrate_gen/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y38   controller/baudrate_gen/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y38   controller/baudrate_gen/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y39   controller/baudrate_gen/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y39   controller/baudrate_gen/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   controller/baudrate_gen/baud_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   controller/baudrate_gen/baud_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y36   controller/baudrate_gen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y36   controller/baudrate_gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y38   controller/baudrate_gen/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y38   controller/baudrate_gen/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y38   controller/baudrate_gen/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y38   controller/baudrate_gen/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y39   controller/baudrate_gen/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y39   controller/baudrate_gen/counter_reg[12]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.617ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.417ns  (required time - arrival time)
  Source:                 player2_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.718ns (34.282%)  route 1.376ns (65.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 21.442 - 20.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.560     1.560    clk_50
    SLICE_X47Y15         FDCE                                         r  player2_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDCE (Prop_fdce_C_Q)         0.419     1.979 r  player2_score_reg[1]/Q
                         net (fo=5, routed)           0.755     2.734    player2_score[1]
    SLICE_X47Y15         LUT5 (Prop_lut5_I3_O)        0.299     3.033 f  player2_score[3]_i_3/O
                         net (fo=4, routed)           0.622     3.655    player2_score0
    SLICE_X47Y15         FDCE                                         f  player2_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.442    21.442    clk_50
    SLICE_X47Y15         FDCE                                         r  player2_score_reg[0]/C
                         clock pessimism              0.118    21.560    
                         clock uncertainty           -0.084    21.477    
    SLICE_X47Y15         FDCE (Recov_fdce_C_CLR)     -0.405    21.072    player2_score_reg[0]
  -------------------------------------------------------------------
                         required time                         21.072    
                         arrival time                          -3.655    
  -------------------------------------------------------------------
                         slack                                 17.417    

Slack (MET) :             17.417ns  (required time - arrival time)
  Source:                 player2_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.718ns (34.282%)  route 1.376ns (65.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 21.442 - 20.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.560     1.560    clk_50
    SLICE_X47Y15         FDCE                                         r  player2_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDCE (Prop_fdce_C_Q)         0.419     1.979 r  player2_score_reg[1]/Q
                         net (fo=5, routed)           0.755     2.734    player2_score[1]
    SLICE_X47Y15         LUT5 (Prop_lut5_I3_O)        0.299     3.033 f  player2_score[3]_i_3/O
                         net (fo=4, routed)           0.622     3.655    player2_score0
    SLICE_X47Y15         FDCE                                         f  player2_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.442    21.442    clk_50
    SLICE_X47Y15         FDCE                                         r  player2_score_reg[1]/C
                         clock pessimism              0.118    21.560    
                         clock uncertainty           -0.084    21.477    
    SLICE_X47Y15         FDCE (Recov_fdce_C_CLR)     -0.405    21.072    player2_score_reg[1]
  -------------------------------------------------------------------
                         required time                         21.072    
                         arrival time                          -3.655    
  -------------------------------------------------------------------
                         slack                                 17.417    

Slack (MET) :             17.417ns  (required time - arrival time)
  Source:                 player2_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.718ns (34.282%)  route 1.376ns (65.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 21.442 - 20.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.560     1.560    clk_50
    SLICE_X47Y15         FDCE                                         r  player2_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDCE (Prop_fdce_C_Q)         0.419     1.979 r  player2_score_reg[1]/Q
                         net (fo=5, routed)           0.755     2.734    player2_score[1]
    SLICE_X47Y15         LUT5 (Prop_lut5_I3_O)        0.299     3.033 f  player2_score[3]_i_3/O
                         net (fo=4, routed)           0.622     3.655    player2_score0
    SLICE_X47Y15         FDCE                                         f  player2_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.442    21.442    clk_50
    SLICE_X47Y15         FDCE                                         r  player2_score_reg[2]/C
                         clock pessimism              0.118    21.560    
                         clock uncertainty           -0.084    21.477    
    SLICE_X47Y15         FDCE (Recov_fdce_C_CLR)     -0.405    21.072    player2_score_reg[2]
  -------------------------------------------------------------------
                         required time                         21.072    
                         arrival time                          -3.655    
  -------------------------------------------------------------------
                         slack                                 17.417    

Slack (MET) :             17.417ns  (required time - arrival time)
  Source:                 player2_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.718ns (34.282%)  route 1.376ns (65.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 21.442 - 20.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.560     1.560    clk_50
    SLICE_X47Y15         FDCE                                         r  player2_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDCE (Prop_fdce_C_Q)         0.419     1.979 r  player2_score_reg[1]/Q
                         net (fo=5, routed)           0.755     2.734    player2_score[1]
    SLICE_X47Y15         LUT5 (Prop_lut5_I3_O)        0.299     3.033 f  player2_score[3]_i_3/O
                         net (fo=4, routed)           0.622     3.655    player2_score0
    SLICE_X47Y15         FDCE                                         f  player2_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.442    21.442    clk_50
    SLICE_X47Y15         FDCE                                         r  player2_score_reg[3]/C
                         clock pessimism              0.118    21.560    
                         clock uncertainty           -0.084    21.477    
    SLICE_X47Y15         FDCE (Recov_fdce_C_CLR)     -0.405    21.072    player2_score_reg[3]
  -------------------------------------------------------------------
                         required time                         21.072    
                         arrival time                          -3.655    
  -------------------------------------------------------------------
                         slack                                 17.417    

Slack (MET) :             17.455ns  (required time - arrival time)
  Source:                 player1_score_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.642ns (30.572%)  route 1.458ns (69.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 21.441 - 20.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.559     1.559    clk_50
    SLICE_X46Y16         FDCE                                         r  player1_score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.518     2.077 r  player1_score_reg[2]/Q
                         net (fo=4, routed)           0.882     2.959    player1_score[2]
    SLICE_X46Y16         LUT5 (Prop_lut5_I1_O)        0.124     3.083 f  player1_score[3]_i_3/O
                         net (fo=4, routed)           0.576     3.659    player1_score0
    SLICE_X46Y16         FDCE                                         f  player1_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.441    21.441    clk_50
    SLICE_X46Y16         FDCE                                         r  player1_score_reg[1]/C
                         clock pessimism              0.118    21.559    
                         clock uncertainty           -0.084    21.476    
    SLICE_X46Y16         FDCE (Recov_fdce_C_CLR)     -0.361    21.115    player1_score_reg[1]
  -------------------------------------------------------------------
                         required time                         21.115    
                         arrival time                          -3.659    
  -------------------------------------------------------------------
                         slack                                 17.455    

Slack (MET) :             17.455ns  (required time - arrival time)
  Source:                 player1_score_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.642ns (30.572%)  route 1.458ns (69.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 21.441 - 20.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.559     1.559    clk_50
    SLICE_X46Y16         FDCE                                         r  player1_score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.518     2.077 r  player1_score_reg[2]/Q
                         net (fo=4, routed)           0.882     2.959    player1_score[2]
    SLICE_X46Y16         LUT5 (Prop_lut5_I1_O)        0.124     3.083 f  player1_score[3]_i_3/O
                         net (fo=4, routed)           0.576     3.659    player1_score0
    SLICE_X46Y16         FDCE                                         f  player1_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.441    21.441    clk_50
    SLICE_X46Y16         FDCE                                         r  player1_score_reg[3]/C
                         clock pessimism              0.118    21.559    
                         clock uncertainty           -0.084    21.476    
    SLICE_X46Y16         FDCE (Recov_fdce_C_CLR)     -0.361    21.115    player1_score_reg[3]
  -------------------------------------------------------------------
                         required time                         21.115    
                         arrival time                          -3.659    
  -------------------------------------------------------------------
                         slack                                 17.455    

Slack (MET) :             17.497ns  (required time - arrival time)
  Source:                 player1_score_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.642ns (30.572%)  route 1.458ns (69.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 21.441 - 20.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.559     1.559    clk_50
    SLICE_X46Y16         FDCE                                         r  player1_score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.518     2.077 r  player1_score_reg[2]/Q
                         net (fo=4, routed)           0.882     2.959    player1_score[2]
    SLICE_X46Y16         LUT5 (Prop_lut5_I1_O)        0.124     3.083 f  player1_score[3]_i_3/O
                         net (fo=4, routed)           0.576     3.659    player1_score0
    SLICE_X46Y16         FDCE                                         f  player1_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.441    21.441    clk_50
    SLICE_X46Y16         FDCE                                         r  player1_score_reg[0]/C
                         clock pessimism              0.118    21.559    
                         clock uncertainty           -0.084    21.476    
    SLICE_X46Y16         FDCE (Recov_fdce_C_CLR)     -0.319    21.157    player1_score_reg[0]
  -------------------------------------------------------------------
                         required time                         21.157    
                         arrival time                          -3.659    
  -------------------------------------------------------------------
                         slack                                 17.497    

Slack (MET) :             17.497ns  (required time - arrival time)
  Source:                 player1_score_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.642ns (30.572%)  route 1.458ns (69.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 21.441 - 20.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.559     1.559    clk_50
    SLICE_X46Y16         FDCE                                         r  player1_score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.518     2.077 r  player1_score_reg[2]/Q
                         net (fo=4, routed)           0.882     2.959    player1_score[2]
    SLICE_X46Y16         LUT5 (Prop_lut5_I1_O)        0.124     3.083 f  player1_score[3]_i_3/O
                         net (fo=4, routed)           0.576     3.659    player1_score0
    SLICE_X46Y16         FDCE                                         f  player1_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.441    21.441    clk_50
    SLICE_X46Y16         FDCE                                         r  player1_score_reg[2]/C
                         clock pessimism              0.118    21.559    
                         clock uncertainty           -0.084    21.476    
    SLICE_X46Y16         FDCE (Recov_fdce_C_CLR)     -0.319    21.157    player1_score_reg[2]
  -------------------------------------------------------------------
                         required time                         21.157    
                         arrival time                          -3.659    
  -------------------------------------------------------------------
                         slack                                 17.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 player1_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.247ns (44.905%)  route 0.303ns (55.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.559     0.559    clk_50
    SLICE_X46Y16         FDCE                                         r  player1_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.148     0.707 f  player1_score_reg[3]/Q
                         net (fo=3, routed)           0.124     0.830    player1_score[3]
    SLICE_X46Y16         LUT5 (Prop_lut5_I0_O)        0.099     0.929 f  player1_score[3]_i_3/O
                         net (fo=4, routed)           0.179     1.109    player1_score0
    SLICE_X46Y16         FDCE                                         f  player1_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.827     0.827    clk_50
    SLICE_X46Y16         FDCE                                         r  player1_score_reg[0]/C
                         clock pessimism             -0.268     0.559    
    SLICE_X46Y16         FDCE (Remov_fdce_C_CLR)     -0.067     0.492    player1_score_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 player1_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.247ns (44.905%)  route 0.303ns (55.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.559     0.559    clk_50
    SLICE_X46Y16         FDCE                                         r  player1_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.148     0.707 f  player1_score_reg[3]/Q
                         net (fo=3, routed)           0.124     0.830    player1_score[3]
    SLICE_X46Y16         LUT5 (Prop_lut5_I0_O)        0.099     0.929 f  player1_score[3]_i_3/O
                         net (fo=4, routed)           0.179     1.109    player1_score0
    SLICE_X46Y16         FDCE                                         f  player1_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.827     0.827    clk_50
    SLICE_X46Y16         FDCE                                         r  player1_score_reg[1]/C
                         clock pessimism             -0.268     0.559    
    SLICE_X46Y16         FDCE (Remov_fdce_C_CLR)     -0.067     0.492    player1_score_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 player1_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.247ns (44.905%)  route 0.303ns (55.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.559     0.559    clk_50
    SLICE_X46Y16         FDCE                                         r  player1_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.148     0.707 f  player1_score_reg[3]/Q
                         net (fo=3, routed)           0.124     0.830    player1_score[3]
    SLICE_X46Y16         LUT5 (Prop_lut5_I0_O)        0.099     0.929 f  player1_score[3]_i_3/O
                         net (fo=4, routed)           0.179     1.109    player1_score0
    SLICE_X46Y16         FDCE                                         f  player1_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.827     0.827    clk_50
    SLICE_X46Y16         FDCE                                         r  player1_score_reg[2]/C
                         clock pessimism             -0.268     0.559    
    SLICE_X46Y16         FDCE (Remov_fdce_C_CLR)     -0.067     0.492    player1_score_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 player1_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.247ns (44.905%)  route 0.303ns (55.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.559     0.559    clk_50
    SLICE_X46Y16         FDCE                                         r  player1_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.148     0.707 f  player1_score_reg[3]/Q
                         net (fo=3, routed)           0.124     0.830    player1_score[3]
    SLICE_X46Y16         LUT5 (Prop_lut5_I0_O)        0.099     0.929 f  player1_score[3]_i_3/O
                         net (fo=4, routed)           0.179     1.109    player1_score0
    SLICE_X46Y16         FDCE                                         f  player1_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.827     0.827    clk_50
    SLICE_X46Y16         FDCE                                         r  player1_score_reg[3]/C
                         clock pessimism             -0.268     0.559    
    SLICE_X46Y16         FDCE (Remov_fdce_C_CLR)     -0.067     0.492    player1_score_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.226ns (39.460%)  route 0.347ns (60.540%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.560     0.560    clk_50
    SLICE_X47Y15         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDCE (Prop_fdce_C_Q)         0.128     0.688 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.116     0.804    player2_score[3]
    SLICE_X47Y15         LUT5 (Prop_lut5_I0_O)        0.098     0.902 f  player2_score[3]_i_3/O
                         net (fo=4, routed)           0.231     1.132    player2_score0
    SLICE_X47Y15         FDCE                                         f  player2_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.828     0.828    clk_50
    SLICE_X47Y15         FDCE                                         r  player2_score_reg[0]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X47Y15         FDCE (Remov_fdce_C_CLR)     -0.092     0.468    player2_score_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.468    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.226ns (39.460%)  route 0.347ns (60.540%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.560     0.560    clk_50
    SLICE_X47Y15         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDCE (Prop_fdce_C_Q)         0.128     0.688 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.116     0.804    player2_score[3]
    SLICE_X47Y15         LUT5 (Prop_lut5_I0_O)        0.098     0.902 f  player2_score[3]_i_3/O
                         net (fo=4, routed)           0.231     1.132    player2_score0
    SLICE_X47Y15         FDCE                                         f  player2_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.828     0.828    clk_50
    SLICE_X47Y15         FDCE                                         r  player2_score_reg[1]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X47Y15         FDCE (Remov_fdce_C_CLR)     -0.092     0.468    player2_score_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.468    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.226ns (39.460%)  route 0.347ns (60.540%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.560     0.560    clk_50
    SLICE_X47Y15         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDCE (Prop_fdce_C_Q)         0.128     0.688 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.116     0.804    player2_score[3]
    SLICE_X47Y15         LUT5 (Prop_lut5_I0_O)        0.098     0.902 f  player2_score[3]_i_3/O
                         net (fo=4, routed)           0.231     1.132    player2_score0
    SLICE_X47Y15         FDCE                                         f  player2_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.828     0.828    clk_50
    SLICE_X47Y15         FDCE                                         r  player2_score_reg[2]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X47Y15         FDCE (Remov_fdce_C_CLR)     -0.092     0.468    player2_score_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.468    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 player2_score_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.226ns (39.460%)  route 0.347ns (60.540%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.560     0.560    clk_50
    SLICE_X47Y15         FDCE                                         r  player2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDCE (Prop_fdce_C_Q)         0.128     0.688 f  player2_score_reg[3]/Q
                         net (fo=3, routed)           0.116     0.804    player2_score[3]
    SLICE_X47Y15         LUT5 (Prop_lut5_I0_O)        0.098     0.902 f  player2_score[3]_i_3/O
                         net (fo=4, routed)           0.231     1.132    player2_score0
    SLICE_X47Y15         FDCE                                         f  player2_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.828     0.828    clk_50
    SLICE_X47Y15         FDCE                                         r  player2_score_reg[3]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X47Y15         FDCE (Remov_fdce_C_CLR)     -0.092     0.468    player2_score_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.468    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.665    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.277ns  (logic 3.974ns (42.835%)  route 5.303ns (57.165%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y12         FDRE                         0.000     0.000 r  controller/transmitter/bit_out_reg/C
    SLICE_X45Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  controller/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           5.303     5.759    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     9.277 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     9.277    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            controller/receiver/data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 1.456ns (21.304%)  route 5.379ns (78.696%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          5.379     6.836    controller/receiver/D[0]
    SLICE_X44Y13         FDRE                                         r  controller/receiver/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            controller/receiver/data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.695ns  (logic 1.456ns (21.749%)  route 5.239ns (78.251%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          5.239     6.695    controller/receiver/D[0]
    SLICE_X44Y12         FDRE                                         r  controller/receiver/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            controller/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.494ns  (logic 1.606ns (24.733%)  route 4.888ns (75.267%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.888     6.344    controller/receiver/D[0]
    SLICE_X39Y13         LUT4 (Prop_lut4_I1_O)        0.150     6.494 r  controller/receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     6.494    controller/receiver/receiving_i_1_n_0
    SLICE_X39Y13         FDRE                                         r  controller/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            controller/receiver/done_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.468ns  (logic 1.580ns (24.430%)  route 4.888ns (75.570%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.888     6.344    controller/receiver/D[0]
    SLICE_X39Y13         LUT5 (Prop_lut5_I2_O)        0.124     6.468 r  controller/receiver/done_i_1/O
                         net (fo=1, routed)           0.000     6.468    controller/receiver/done_i_1_n_0
    SLICE_X39Y13         FDRE                                         r  controller/receiver/done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            controller/receiver/data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.333ns  (logic 1.456ns (22.995%)  route 4.877ns (77.005%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.877     6.333    controller/receiver/D[0]
    SLICE_X42Y14         FDRE                                         r  controller/receiver/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            controller/receiver/data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.291ns  (logic 1.456ns (23.148%)  route 4.835ns (76.852%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.835     6.291    controller/receiver/D[0]
    SLICE_X41Y12         FDRE                                         r  controller/receiver/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            controller/receiver/last_bit_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.101ns  (logic 1.456ns (23.867%)  route 4.645ns (76.133%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.645     6.101    controller/receiver/D[0]
    SLICE_X39Y13         FDRE                                         r  controller/receiver/last_bit_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            controller/receiver/data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.059ns  (logic 1.456ns (24.033%)  route 4.603ns (75.967%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.603     6.059    controller/receiver/D[0]
    SLICE_X40Y13         FDRE                                         r  controller/receiver/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            controller/receiver/data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.053ns  (logic 1.456ns (24.056%)  route 4.597ns (75.944%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.597     6.053    controller/receiver/D[0]
    SLICE_X41Y13         FDRE                                         r  controller/receiver/data_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/payload_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            controller/transmitter/temp_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.148ns (55.940%)  route 0.117ns (44.060%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE                         0.000     0.000 r  controller/payload_reg[7]/C
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  controller/payload_reg[7]/Q
                         net (fo=1, routed)           0.117     0.265    controller/transmitter/Q[7]
    SLICE_X45Y13         FDRE                                         r  controller/transmitter/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/receiver/data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            controller/payload_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.233%)  route 0.164ns (53.767%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE                         0.000     0.000 r  controller/receiver/data_reg[2]/C
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  controller/receiver/data_reg[2]/Q
                         net (fo=7, routed)           0.164     0.305    controller/incoming_data[2]
    SLICE_X42Y13         FDRE                                         r  controller/payload_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/payload_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            controller/transmitter/temp_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.148ns (47.972%)  route 0.161ns (52.028%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE                         0.000     0.000 r  controller/payload_reg[6]/C
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  controller/payload_reg[6]/Q
                         net (fo=1, routed)           0.161     0.309    controller/transmitter/Q[6]
    SLICE_X46Y13         FDRE                                         r  controller/transmitter/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/receiver/data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            controller/payload_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.282%)  route 0.170ns (54.718%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE                         0.000     0.000 r  controller/receiver/data_reg[6]/C
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  controller/receiver/data_reg[6]/Q
                         net (fo=4, routed)           0.170     0.311    controller/incoming_data[6]
    SLICE_X42Y13         FDRE                                         r  controller/payload_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/receiver/data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            controller/payload_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (45.099%)  route 0.172ns (54.901%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE                         0.000     0.000 r  controller/receiver/data_reg[4]/C
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  controller/receiver/data_reg[4]/Q
                         net (fo=4, routed)           0.172     0.313    controller/incoming_data[4]
    SLICE_X42Y13         FDRE                                         r  controller/payload_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/payload_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            controller/transmitter/temp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.148ns (46.157%)  route 0.173ns (53.843%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE                         0.000     0.000 r  controller/payload_reg[4]/C
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  controller/payload_reg[4]/Q
                         net (fo=1, routed)           0.173     0.321    controller/transmitter/Q[4]
    SLICE_X45Y13         FDRE                                         r  controller/transmitter/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/payload_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            controller/transmitter/temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.148ns (46.076%)  route 0.173ns (53.924%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE                         0.000     0.000 r  controller/payload_reg[5]/C
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  controller/payload_reg[5]/Q
                         net (fo=1, routed)           0.173     0.321    controller/transmitter/Q[5]
    SLICE_X45Y13         FDRE                                         r  controller/transmitter/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/payload_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            controller/transmitter/temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.164ns (50.440%)  route 0.161ns (49.560%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE                         0.000     0.000 r  controller/payload_reg[1]/C
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  controller/payload_reg[1]/Q
                         net (fo=1, routed)           0.161     0.325    controller/transmitter/Q[1]
    SLICE_X45Y13         FDRE                                         r  controller/transmitter/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/receiver/done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            controller/last_rec_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.141ns (42.305%)  route 0.192ns (57.695%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE                         0.000     0.000 r  controller/receiver/done_reg/C
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  controller/receiver/done_reg/Q
                         net (fo=4, routed)           0.192     0.333    controller/received
    SLICE_X43Y12         FDRE                                         r  controller/last_rec_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/payload_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            controller/transmitter/temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.164ns (49.152%)  route 0.170ns (50.848%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE                         0.000     0.000 r  controller/payload_reg[0]/C
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  controller/payload_reg[0]/Q
                         net (fo=1, routed)           0.170     0.334    controller/transmitter/Q[0]
    SLICE_X45Y13         FDRE                                         r  controller/transmitter/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line94/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.564ns  (logic 4.703ns (49.169%)  route 4.862ns (50.831%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.562     1.562    nolabel_line94/clk_out1
    SLICE_X47Y13         FDRE                                         r  nolabel_line94/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  nolabel_line94/count_reg[17]/Q
                         net (fo=9, routed)           1.195     3.213    nolabel_line94/p_0_in[1]
    SLICE_X47Y16         LUT4 (Prop_lut4_I0_O)        0.149     3.362 r  nolabel_line94/a_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.340     4.702    nolabel_line94/a_OBUF_inst_i_2_n_0
    SLICE_X49Y18         LUT4 (Prop_lut4_I0_O)        0.360     5.062 r  nolabel_line94/d_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.327     7.389    d_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.738    11.127 r  d_OBUF_inst/O
                         net (fo=0)                   0.000    11.127    d
    V8                                                                r  d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line94/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.493ns  (logic 4.693ns (49.437%)  route 4.800ns (50.563%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.562     1.562    nolabel_line94/clk_out1
    SLICE_X47Y13         FDRE                                         r  nolabel_line94/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  nolabel_line94/count_reg[17]/Q
                         net (fo=9, routed)           1.195     3.213    nolabel_line94/p_0_in[1]
    SLICE_X47Y16         LUT4 (Prop_lut4_I0_O)        0.149     3.362 r  nolabel_line94/a_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.342     4.704    nolabel_line94/a_OBUF_inst_i_2_n_0
    SLICE_X49Y18         LUT4 (Prop_lut4_I3_O)        0.360     5.064 r  nolabel_line94/e_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.263     7.327    e_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.728    11.055 r  e_OBUF_inst/O
                         net (fo=0)                   0.000    11.055    e
    U5                                                                r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line94/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.314ns  (logic 4.466ns (47.951%)  route 4.848ns (52.049%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.562     1.562    nolabel_line94/clk_out1
    SLICE_X47Y13         FDRE                                         r  nolabel_line94/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  nolabel_line94/count_reg[17]/Q
                         net (fo=9, routed)           1.195     3.213    nolabel_line94/p_0_in[1]
    SLICE_X47Y16         LUT4 (Prop_lut4_I0_O)        0.149     3.362 r  nolabel_line94/a_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.342     4.704    nolabel_line94/a_OBUF_inst_i_2_n_0
    SLICE_X49Y18         LUT4 (Prop_lut4_I3_O)        0.332     5.036 r  nolabel_line94/b_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.311     7.347    b_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.876 r  b_OBUF_inst/O
                         net (fo=0)                   0.000    10.876    b
    W6                                                                r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line94/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.312ns  (logic 4.448ns (47.761%)  route 4.865ns (52.239%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.562     1.562    nolabel_line94/clk_out1
    SLICE_X47Y13         FDRE                                         r  nolabel_line94/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  nolabel_line94/count_reg[17]/Q
                         net (fo=9, routed)           1.195     3.213    nolabel_line94/p_0_in[1]
    SLICE_X47Y16         LUT4 (Prop_lut4_I0_O)        0.149     3.362 r  nolabel_line94/a_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.340     4.702    nolabel_line94/a_OBUF_inst_i_2_n_0
    SLICE_X49Y18         LUT4 (Prop_lut4_I0_O)        0.332     5.034 r  nolabel_line94/a_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.330     7.364    a_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.875 r  a_OBUF_inst/O
                         net (fo=0)                   0.000    10.875    a
    W7                                                                r  a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line94/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.979ns  (logic 4.438ns (49.434%)  route 4.540ns (50.566%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.562     1.562    nolabel_line94/clk_out1
    SLICE_X47Y13         FDRE                                         r  nolabel_line94/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  nolabel_line94/count_reg[17]/Q
                         net (fo=9, routed)           1.166     3.185    nolabel_line94/p_0_in[1]
    SLICE_X47Y16         LUT4 (Prop_lut4_I0_O)        0.124     3.309 f  nolabel_line94/a_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.229     4.537    nolabel_line94/a_OBUF_inst_i_5_n_0
    SLICE_X49Y17         LUT4 (Prop_lut4_I2_O)        0.152     4.689 r  nolabel_line94/f_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.145     6.835    f_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.706    10.541 r  f_OBUF_inst/O
                         net (fo=0)                   0.000    10.541    f
    V5                                                                r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line94/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.963ns  (logic 4.239ns (47.294%)  route 4.724ns (52.706%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.562     1.562    nolabel_line94/clk_out1
    SLICE_X47Y13         FDRE                                         r  nolabel_line94/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  nolabel_line94/count_reg[17]/Q
                         net (fo=9, routed)           1.166     3.185    nolabel_line94/p_0_in[1]
    SLICE_X47Y16         LUT4 (Prop_lut4_I0_O)        0.124     3.309 r  nolabel_line94/a_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.229     4.537    nolabel_line94/a_OBUF_inst_i_5_n_0
    SLICE_X49Y17         LUT4 (Prop_lut4_I2_O)        0.124     4.661 r  nolabel_line94/c_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.329     6.991    c_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.526 r  c_OBUF_inst/O
                         net (fo=0)                   0.000    10.526    c
    U8                                                                r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line94/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.865ns  (logic 4.468ns (50.404%)  route 4.397ns (49.596%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.562     1.562    nolabel_line94/clk_out1
    SLICE_X47Y13         FDRE                                         r  nolabel_line94/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  nolabel_line94/count_reg[17]/Q
                         net (fo=9, routed)           1.195     3.213    nolabel_line94/p_0_in[1]
    SLICE_X47Y16         LUT4 (Prop_lut4_I0_O)        0.149     3.362 r  nolabel_line94/a_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.032     4.394    nolabel_line94/a_OBUF_inst_i_2_n_0
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.332     4.726 r  nolabel_line94/g_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.170     6.896    g_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.428 r  g_OBUF_inst/O
                         net (fo=0)                   0.000    10.428    g
    U7                                                                r  g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line69/rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.757ns  (logic 3.986ns (45.522%)  route 4.771ns (54.478%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.637     1.637    nolabel_line69/clk_out1
    SLICE_X59Y3          FDRE                                         r  nolabel_line69/rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y3          FDRE (Prop_fdre_C_Q)         0.456     2.093 r  nolabel_line69/rgb_reg_reg[1]/Q
                         net (fo=1, routed)           4.771     6.864    rgb_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530    10.395 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.395    rgb[1]
    D17                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line94/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.464ns  (logic 4.316ns (50.992%)  route 4.148ns (49.008%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.562     1.562    nolabel_line94/clk_out1
    SLICE_X47Y13         FDRE                                         r  nolabel_line94/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  nolabel_line94/count_reg[17]/Q
                         net (fo=9, routed)           1.166     3.185    nolabel_line94/p_0_in[1]
    SLICE_X47Y16         LUT2 (Prop_lut2_I0_O)        0.154     3.339 r  nolabel_line94/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.982     6.320    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.706    10.026 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.026    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line69/rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.122ns  (logic 3.958ns (48.740%)  route 4.163ns (51.260%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.637     1.637    nolabel_line69/clk_out1
    SLICE_X58Y3          FDRE                                         r  nolabel_line69/rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y3          FDRE (Prop_fdre_C_Q)         0.456     2.093 r  nolabel_line69/rgb_reg_reg[2]/Q
                         net (fo=1, routed)           4.163     6.257    rgb_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502     9.759 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.759    rgb[2]
    N19                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 player1_score_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.439ns  (logic 1.486ns (60.932%)  route 0.953ns (39.068%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.559     0.559    clk_50
    SLICE_X46Y16         FDCE                                         r  player1_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.164     0.723 r  player1_score_reg[0]/Q
                         net (fo=6, routed)           0.155     0.878    nolabel_line94/a_OBUF_inst_i_1_0[0]
    SLICE_X47Y16         LUT4 (Prop_lut4_I1_O)        0.045     0.923 f  nolabel_line94/a_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.203     1.125    nolabel_line94/a_OBUF_inst_i_5_n_0
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.045     1.170 r  nolabel_line94/g_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.595     1.766    g_OBUF
    U7                   OBUF (Prop_obuf_I_O)         1.232     2.998 r  g_OBUF_inst/O
                         net (fo=0)                   0.000     2.998    g
    U7                                                                r  g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line72/horizontal_scanning_buffer_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            horizontal_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.549ns  (logic 1.339ns (52.523%)  route 1.210ns (47.477%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.564     0.564    nolabel_line72/clk_out1
    SLICE_X36Y1          FDCE                                         r  nolabel_line72/horizontal_scanning_buffer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDCE (Prop_fdce_C_Q)         0.141     0.705 r  nolabel_line72/horizontal_scanning_buffer_reg/Q
                         net (fo=1, routed)           1.210     1.915    horizontal_sync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.113 r  horizontal_sync_OBUF_inst/O
                         net (fo=0)                   0.000     3.113    horizontal_sync
    P19                                                               r  horizontal_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player1_score_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.557ns  (logic 1.525ns (59.634%)  route 1.032ns (40.366%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.559     0.559    clk_50
    SLICE_X46Y16         FDCE                                         r  player1_score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.164     0.723 r  player1_score_reg[2]/Q
                         net (fo=4, routed)           0.157     0.880    nolabel_line94/a_OBUF_inst_i_1_0[2]
    SLICE_X47Y16         LUT4 (Prop_lut4_I3_O)        0.045     0.925 r  nolabel_line94/a_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.299     1.223    nolabel_line94/a_OBUF_inst_i_3_n_0
    SLICE_X49Y17         LUT4 (Prop_lut4_I3_O)        0.048     1.271 r  nolabel_line94/f_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.576     1.848    f_OBUF
    V5                   OBUF (Prop_obuf_I_O)         1.268     3.115 r  f_OBUF_inst/O
                         net (fo=0)                   0.000     3.115    f
    V5                                                                r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line94/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.574ns  (logic 1.475ns (57.306%)  route 1.099ns (42.694%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.560     0.560    nolabel_line94/clk_out1
    SLICE_X47Y13         FDRE                                         r  nolabel_line94/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  nolabel_line94/count_reg[16]/Q
                         net (fo=9, routed)           0.228     0.929    nolabel_line94/p_0_in[0]
    SLICE_X47Y16         LUT2 (Prop_lut2_I0_O)        0.048     0.977 r  nolabel_line94/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.871     1.847    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     3.133 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.133    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line72/vertical_scanning_buffer_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vertical_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.580ns  (logic 1.345ns (52.159%)  route 1.234ns (47.841%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.564     0.564    nolabel_line72/clk_out1
    SLICE_X40Y0          FDRE                                         r  nolabel_line72/vertical_scanning_buffer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  nolabel_line72/vertical_scanning_buffer_reg/Q
                         net (fo=1, routed)           1.234     1.939    vertical_sync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.143 r  vertical_sync_OBUF_inst/O
                         net (fo=0)                   0.000     3.143    vertical_sync
    R19                                                               r  vertical_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line94/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.598ns  (logic 1.468ns (56.526%)  route 1.129ns (43.474%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.560     0.560    nolabel_line94/clk_out1
    SLICE_X47Y13         FDRE                                         r  nolabel_line94/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  nolabel_line94/count_reg[16]/Q
                         net (fo=9, routed)           0.229     0.930    nolabel_line94/p_0_in[0]
    SLICE_X47Y16         LUT2 (Prop_lut2_I1_O)        0.049     0.979 r  nolabel_line94/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.900     1.879    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     3.157 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.157    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player1_score_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.599ns  (logic 1.490ns (57.328%)  route 1.109ns (42.672%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.559     0.559    clk_50
    SLICE_X46Y16         FDCE                                         r  player1_score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.164     0.723 r  player1_score_reg[2]/Q
                         net (fo=4, routed)           0.157     0.880    nolabel_line94/a_OBUF_inst_i_1_0[2]
    SLICE_X47Y16         LUT4 (Prop_lut4_I3_O)        0.045     0.925 r  nolabel_line94/a_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.299     1.223    nolabel_line94/a_OBUF_inst_i_3_n_0
    SLICE_X49Y17         LUT4 (Prop_lut4_I3_O)        0.045     1.268 r  nolabel_line94/c_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.653     1.922    c_OBUF
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.158 r  c_OBUF_inst/O
                         net (fo=0)                   0.000     3.158    c
    U8                                                                r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player1_score_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.635ns  (logic 1.466ns (55.634%)  route 1.169ns (44.366%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.559     0.559    clk_50
    SLICE_X46Y16         FDCE                                         r  player1_score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.164     0.723 r  player1_score_reg[2]/Q
                         net (fo=4, routed)           0.157     0.880    nolabel_line94/a_OBUF_inst_i_1_0[2]
    SLICE_X47Y16         LUT4 (Prop_lut4_I3_O)        0.045     0.925 r  nolabel_line94/a_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.363     1.287    nolabel_line94/a_OBUF_inst_i_3_n_0
    SLICE_X49Y18         LUT4 (Prop_lut4_I1_O)        0.045     1.332 r  nolabel_line94/a_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.649     1.981    a_OBUF
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.193 r  a_OBUF_inst/O
                         net (fo=0)                   0.000     3.193    a
    W7                                                                r  a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player1_score_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.655ns  (logic 1.484ns (55.894%)  route 1.171ns (44.106%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.559     0.559    clk_50
    SLICE_X46Y16         FDCE                                         r  player1_score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.164     0.723 r  player1_score_reg[2]/Q
                         net (fo=4, routed)           0.157     0.880    nolabel_line94/a_OBUF_inst_i_1_0[2]
    SLICE_X47Y16         LUT4 (Prop_lut4_I3_O)        0.045     0.925 r  nolabel_line94/a_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.364     1.288    nolabel_line94/a_OBUF_inst_i_3_n_0
    SLICE_X49Y18         LUT4 (Prop_lut4_I2_O)        0.045     1.333 r  nolabel_line94/b_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.650     1.984    b_OBUF
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.214 r  b_OBUF_inst/O
                         net (fo=0)                   0.000     3.214    b
    W6                                                                r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line94/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.662ns  (logic 1.386ns (52.077%)  route 1.276ns (47.923%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.560     0.560    nolabel_line94/clk_out1
    SLICE_X47Y13         FDRE                                         r  nolabel_line94/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  nolabel_line94/count_reg[16]/Q
                         net (fo=9, routed)           0.355     1.056    nolabel_line94/p_0_in[0]
    SLICE_X47Y16         LUT2 (Prop_lut2_I1_O)        0.045     1.101 r  nolabel_line94/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.920     2.021    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.222 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.222    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line66/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     6.575    nolabel_line66/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  nolabel_line66/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    nolabel_line66/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.000 f  nolabel_line66/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    nolabel_line66/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  nolabel_line66/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line66/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line66/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  nolabel_line66/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    nolabel_line66/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line66/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    nolabel_line66/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  nolabel_line66/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           333 Endpoints
Min Delay           333 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line69/ball_c_l_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.485ns  (logic 1.461ns (19.522%)  route 6.024ns (80.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_IBUF_inst/O
                         net (fo=161, routed)         6.024     7.485    nolabel_line69/reset_IBUF
    SLICE_X58Y6          FDCE                                         f  nolabel_line69/ball_c_l_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     1.457    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.518     1.518    nolabel_line69/clk_out1
    SLICE_X58Y6          FDCE                                         r  nolabel_line69/ball_c_l_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line69/ball_c_l_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.485ns  (logic 1.461ns (19.522%)  route 6.024ns (80.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_IBUF_inst/O
                         net (fo=161, routed)         6.024     7.485    nolabel_line69/reset_IBUF
    SLICE_X58Y6          FDCE                                         f  nolabel_line69/ball_c_l_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     1.457    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.518     1.518    nolabel_line69/clk_out1
    SLICE_X58Y6          FDCE                                         r  nolabel_line69/ball_c_l_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line69/ball_c_l_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.485ns  (logic 1.461ns (19.522%)  route 6.024ns (80.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_IBUF_inst/O
                         net (fo=161, routed)         6.024     7.485    nolabel_line69/reset_IBUF
    SLICE_X58Y6          FDCE                                         f  nolabel_line69/ball_c_l_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     1.457    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.518     1.518    nolabel_line69/clk_out1
    SLICE_X58Y6          FDCE                                         r  nolabel_line69/ball_c_l_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line69/ball_c_t_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.485ns  (logic 1.461ns (19.522%)  route 6.024ns (80.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_IBUF_inst/O
                         net (fo=161, routed)         6.024     7.485    nolabel_line69/reset_IBUF
    SLICE_X58Y6          FDCE                                         f  nolabel_line69/ball_c_t_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     1.457    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.518     1.518    nolabel_line69/clk_out1
    SLICE_X58Y6          FDCE                                         r  nolabel_line69/ball_c_t_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line69/ball_c_t_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.485ns  (logic 1.461ns (19.522%)  route 6.024ns (80.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_IBUF_inst/O
                         net (fo=161, routed)         6.024     7.485    nolabel_line69/reset_IBUF
    SLICE_X58Y6          FDCE                                         f  nolabel_line69/ball_c_t_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     1.457    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.518     1.518    nolabel_line69/clk_out1
    SLICE_X58Y6          FDCE                                         r  nolabel_line69/ball_c_t_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line69/ball_c_t_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.485ns  (logic 1.461ns (19.522%)  route 6.024ns (80.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_IBUF_inst/O
                         net (fo=161, routed)         6.024     7.485    nolabel_line69/reset_IBUF
    SLICE_X58Y6          FDCE                                         f  nolabel_line69/ball_c_t_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     1.457    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.518     1.518    nolabel_line69/clk_out1
    SLICE_X58Y6          FDCE                                         r  nolabel_line69/ball_c_t_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line69/ball_c_l_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.421ns  (logic 1.461ns (19.692%)  route 5.960ns (80.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_IBUF_inst/O
                         net (fo=161, routed)         5.960     7.421    nolabel_line69/reset_IBUF
    SLICE_X56Y3          FDCE                                         f  nolabel_line69/ball_c_l_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     1.457    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.453     1.453    nolabel_line69/clk_out1
    SLICE_X56Y3          FDCE                                         r  nolabel_line69/ball_c_l_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line69/ball_c_l_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.421ns  (logic 1.461ns (19.692%)  route 5.960ns (80.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_IBUF_inst/O
                         net (fo=161, routed)         5.960     7.421    nolabel_line69/reset_IBUF
    SLICE_X56Y3          FDCE                                         f  nolabel_line69/ball_c_l_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     1.457    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.453     1.453    nolabel_line69/clk_out1
    SLICE_X56Y3          FDCE                                         r  nolabel_line69/ball_c_l_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line69/ball_c_t_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.421ns  (logic 1.461ns (19.692%)  route 5.960ns (80.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_IBUF_inst/O
                         net (fo=161, routed)         5.960     7.421    nolabel_line69/reset_IBUF
    SLICE_X56Y3          FDCE                                         f  nolabel_line69/ball_c_t_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     1.457    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.453     1.453    nolabel_line69/clk_out1
    SLICE_X56Y3          FDCE                                         r  nolabel_line69/ball_c_t_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line69/ball_c_t_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.421ns  (logic 1.461ns (19.692%)  route 5.960ns (80.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_IBUF_inst/O
                         net (fo=161, routed)         5.960     7.421    nolabel_line69/reset_IBUF
    SLICE_X56Y3          FDCE                                         f  nolabel_line69/ball_c_t_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     1.457    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         1.453     1.453    nolabel_line69/clk_out1
    SLICE_X56Y3          FDCE                                         r  nolabel_line69/ball_c_t_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/bottom_button_l_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line69/bottombar_l_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.501ns  (logic 0.279ns (55.675%)  route 0.222ns (44.325%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE                         0.000     0.000 r  controller/bottom_button_l_reg/C
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  controller/bottom_button_l_reg/Q
                         net (fo=59, routed)          0.222     0.386    nolabel_line69/bottom_button_l
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.045     0.431 r  nolabel_line69/bottombar_l[21]_i_9/O
                         net (fo=1, routed)           0.000     0.431    nolabel_line69/bottombar_l[21]_i_9_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.501 r  nolabel_line69/bottombar_l_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.501    nolabel_line69/bottombar_l_reg[21]_i_1_n_7
    SLICE_X40Y10         FDCE                                         r  nolabel_line69/bottombar_l_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.831     0.831    nolabel_line69/clk_out1
    SLICE_X40Y10         FDCE                                         r  nolabel_line69/bottombar_l_reg[21]/C

Slack:                    inf
  Source:                 controller/bottom_button_l_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line69/bottombar_l_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.524ns  (logic 0.272ns (51.896%)  route 0.252ns (48.104%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE                         0.000     0.000 r  controller/bottom_button_l_reg/C
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  controller/bottom_button_l_reg/Q
                         net (fo=59, routed)          0.252     0.416    nolabel_line69/bottom_button_l
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.045     0.461 r  nolabel_line69/bottombar_l[21]_i_6/O
                         net (fo=1, routed)           0.000     0.461    nolabel_line69/bottombar_l[21]_i_6_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.524 r  nolabel_line69/bottombar_l_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.524    nolabel_line69/bottombar_l_reg[21]_i_1_n_4
    SLICE_X40Y10         FDCE                                         r  nolabel_line69/bottombar_l_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.831     0.831    nolabel_line69/clk_out1
    SLICE_X40Y10         FDCE                                         r  nolabel_line69/bottombar_l_reg[24]/C

Slack:                    inf
  Source:                 controller/bottom_button_l_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line69/bottombar_l_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.529ns  (logic 0.307ns (58.020%)  route 0.222ns (41.980%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE                         0.000     0.000 r  controller/bottom_button_l_reg/C
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  controller/bottom_button_l_reg/Q
                         net (fo=59, routed)          0.222     0.386    controller/bottom_button_l
    SLICE_X40Y10         LUT2 (Prop_lut2_I0_O)        0.046     0.432 r  controller/bottombar_l[21]_i_5/O
                         net (fo=1, routed)           0.000     0.432    nolabel_line69/bottombar_l_reg[24]_0[0]
    SLICE_X40Y10         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     0.529 r  nolabel_line69/bottombar_l_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.529    nolabel_line69/bottombar_l_reg[21]_i_1_n_6
    SLICE_X40Y10         FDCE                                         r  nolabel_line69/bottombar_l_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.831     0.831    nolabel_line69/clk_out1
    SLICE_X40Y10         FDCE                                         r  nolabel_line69/bottombar_l_reg[22]/C

Slack:                    inf
  Source:                 controller/bottom_button_l_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line69/bottombar_l_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.531ns  (logic 0.275ns (51.807%)  route 0.256ns (48.193%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE                         0.000     0.000 r  controller/bottom_button_l_reg/C
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  controller/bottom_button_l_reg/Q
                         net (fo=59, routed)          0.256     0.420    nolabel_line69/bottom_button_l
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.045     0.465 r  nolabel_line69/bottombar_l[21]_i_7/O
                         net (fo=1, routed)           0.000     0.465    nolabel_line69/bottombar_l[21]_i_7_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.531 r  nolabel_line69/bottombar_l_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.531    nolabel_line69/bottombar_l_reg[21]_i_1_n_5
    SLICE_X40Y10         FDCE                                         r  nolabel_line69/bottombar_l_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.831     0.831    nolabel_line69/clk_out1
    SLICE_X40Y10         FDCE                                         r  nolabel_line69/bottombar_l_reg[23]/C

Slack:                    inf
  Source:                 controller/bottom_button_l_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line69/bottombar_l_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.279ns (52.348%)  route 0.254ns (47.652%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE                         0.000     0.000 r  controller/bottom_button_l_reg/C
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  controller/bottom_button_l_reg/Q
                         net (fo=59, routed)          0.254     0.418    nolabel_line69/bottom_button_l
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.045     0.463 r  nolabel_line69/bottombar_l[25]_i_9/O
                         net (fo=1, routed)           0.000     0.463    nolabel_line69/bottombar_l[25]_i_9_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.533 r  nolabel_line69/bottombar_l_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.533    nolabel_line69/bottombar_l_reg[25]_i_1_n_7
    SLICE_X40Y11         FDCE                                         r  nolabel_line69/bottombar_l_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.831     0.831    nolabel_line69/clk_out1
    SLICE_X40Y11         FDCE                                         r  nolabel_line69/bottombar_l_reg[25]/C

Slack:                    inf
  Source:                 controller/bottom_button_l_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line69/bottombar_l_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.272ns (49.510%)  route 0.277ns (50.490%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE                         0.000     0.000 r  controller/bottom_button_l_reg/C
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  controller/bottom_button_l_reg/Q
                         net (fo=59, routed)          0.277     0.441    nolabel_line69/bottom_button_l
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.045     0.486 r  nolabel_line69/bottombar_l[17]_i_6/O
                         net (fo=1, routed)           0.000     0.486    nolabel_line69/bottombar_l[17]_i_6_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.549 r  nolabel_line69/bottombar_l_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.549    nolabel_line69/bottombar_l_reg[17]_i_1_n_4
    SLICE_X40Y9          FDCE                                         r  nolabel_line69/bottombar_l_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.832     0.832    nolabel_line69/clk_out1
    SLICE_X40Y9          FDCE                                         r  nolabel_line69/bottombar_l_reg[20]/C

Slack:                    inf
  Source:                 controller/bottom_button_l_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line69/bottombar_l_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.556ns  (logic 0.275ns (49.454%)  route 0.281ns (50.546%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE                         0.000     0.000 r  controller/bottom_button_l_reg/C
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  controller/bottom_button_l_reg/Q
                         net (fo=59, routed)          0.281     0.445    nolabel_line69/bottom_button_l
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.045     0.490 r  nolabel_line69/bottombar_l[17]_i_7/O
                         net (fo=1, routed)           0.000     0.490    nolabel_line69/bottombar_l[17]_i_7_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.556 r  nolabel_line69/bottombar_l_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.556    nolabel_line69/bottombar_l_reg[17]_i_1_n_5
    SLICE_X40Y9          FDCE                                         r  nolabel_line69/bottombar_l_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.832     0.832    nolabel_line69/clk_out1
    SLICE_X40Y9          FDCE                                         r  nolabel_line69/bottombar_l_reg[19]/C

Slack:                    inf
  Source:                 controller/bottom_button_l_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line69/bottombar_l_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.563ns  (logic 0.309ns (54.887%)  route 0.254ns (45.113%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE                         0.000     0.000 r  controller/bottom_button_l_reg/C
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  controller/bottom_button_l_reg/Q
                         net (fo=59, routed)          0.254     0.418    controller/bottom_button_l
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.048     0.466 r  controller/bottombar_l[25]_i_5/O
                         net (fo=1, routed)           0.000     0.466    nolabel_line69/bottombar_l_reg[28]_0[0]
    SLICE_X40Y11         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     0.563 r  nolabel_line69/bottombar_l_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.563    nolabel_line69/bottombar_l_reg[25]_i_1_n_6
    SLICE_X40Y11         FDCE                                         r  nolabel_line69/bottombar_l_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.831     0.831    nolabel_line69/clk_out1
    SLICE_X40Y11         FDCE                                         r  nolabel_line69/bottombar_l_reg[26]/C

Slack:                    inf
  Source:                 controller/bottom_button_l_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line69/bottombar_l_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.337ns (57.025%)  route 0.254ns (42.975%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE                         0.000     0.000 r  controller/bottom_button_l_reg/C
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  controller/bottom_button_l_reg/Q
                         net (fo=59, routed)          0.254     0.418    controller/bottom_button_l
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.048     0.466 r  controller/bottombar_l[25]_i_5/O
                         net (fo=1, routed)           0.000     0.466    nolabel_line69/bottombar_l_reg[28]_0[0]
    SLICE_X40Y11         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.125     0.591 r  nolabel_line69/bottombar_l_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.591    nolabel_line69/bottombar_l_reg[25]_i_1_n_5
    SLICE_X40Y11         FDCE                                         r  nolabel_line69/bottombar_l_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.831     0.831    nolabel_line69/clk_out1
    SLICE_X40Y11         FDCE                                         r  nolabel_line69/bottombar_l_reg[27]/C

Slack:                    inf
  Source:                 controller/top_button_l_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line69/topbar_l_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.247ns (41.366%)  route 0.350ns (58.634%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE                         0.000     0.000 r  controller/top_button_l_reg/C
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  controller/top_button_l_reg/Q
                         net (fo=59, routed)          0.100     0.248    nolabel_line69/top_button_l
    SLICE_X42Y10         LUT5 (Prop_lut5_I3_O)        0.099     0.347 r  nolabel_line69/topbar_l[1]_i_1/O
                         net (fo=31, routed)          0.250     0.597    nolabel_line69/topbar_l[1]_i_1_n_0
    SLICE_X41Y7          FDCE                                         r  nolabel_line69/topbar_l_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line66/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line66/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line66/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line66/inst/clkout1_buf/O
                         net (fo=236, routed)         0.832     0.832    nolabel_line69/clk_out1
    SLICE_X41Y7          FDCE                                         r  nolabel_line69/topbar_l_reg[29]/C





