<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Frames src/hotspot/os_cpu/linux_arm/atomic_linux_arm.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
    <script type="text/javascript" src="../../../../navigation.js"></script>
  </head>
<body onkeypress="keypress(event);">
<a name="0"></a>
<hr />
<pre>  1 /*
  2  * Copyright (c) 2008, 2019, Oracle and/or its affiliates. All rights reserved.
  3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  4  *
  5  * This code is free software; you can redistribute it and/or modify it
  6  * under the terms of the GNU General Public License version 2 only, as
  7  * published by the Free Software Foundation.
  8  *
  9  * This code is distributed in the hope that it will be useful, but WITHOUT
 10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 12  * version 2 for more details (a copy is included in the LICENSE file that
 13  * accompanied this code).
 14  *
 15  * You should have received a copy of the GNU General Public License version
 16  * 2 along with this work; if not, write to the Free Software Foundation,
 17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 18  *
 19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 20  * or visit www.oracle.com if you need additional information or have any
 21  * questions.
 22  *
 23  */
 24 
 25 #ifndef OS_CPU_LINUX_ARM_ATOMIC_LINUX_ARM_HPP
 26 #define OS_CPU_LINUX_ARM_ATOMIC_LINUX_ARM_HPP
 27 
 28 #include &quot;runtime/os.hpp&quot;
<a name="1" id="anc1"></a><span class="line-modified"> 29 #include &quot;vm_version_arm.hpp&quot;</span>
 30 
 31 // Implementation of class atomic
 32 
 33 /*
 34  * Atomic long operations on 32-bit ARM
 35  * ARM v7 supports LDREXD/STREXD synchronization instructions so no problem.
 36  * ARM &lt; v7 does not have explicit 64 atomic load/store capability.
 37  * However, gcc emits LDRD/STRD instructions on v5te and LDM/STM on v5t
 38  * when loading/storing 64 bits.
 39  * For non-MP machines (which is all we support for ARM &lt; v7)
 40  * under current Linux distros these instructions appear atomic.
 41  * See section A3.5.3 of ARM Architecture Reference Manual for ARM v7.
 42  * Also, for cmpxchg64, if ARM &lt; v7 we check for cmpxchg64 support in the
 43  * Linux kernel using _kuser_helper_version. See entry-armv.S in the Linux
 44  * kernel source or kernel_user_helpers.txt in Linux Doc.
 45  */
 46 
 47 template&lt;&gt;
 48 template&lt;typename T&gt;
 49 inline T Atomic::PlatformLoad&lt;8&gt;::operator()(T const volatile* src) const {
 50   STATIC_ASSERT(8 == sizeof(T));
 51   return PrimitiveConversions::cast&lt;T&gt;(
 52     (*os::atomic_load_long_func)(reinterpret_cast&lt;const volatile int64_t*&gt;(src)));
 53 }
 54 
 55 template&lt;&gt;
 56 template&lt;typename T&gt;
<a name="2" id="anc2"></a><span class="line-modified"> 57 inline void Atomic::PlatformStore&lt;8&gt;::operator()(T store_value,</span>
<span class="line-modified"> 58                                                  T volatile* dest) const {</span>
 59   STATIC_ASSERT(8 == sizeof(T));
 60   (*os::atomic_store_long_func)(
 61     PrimitiveConversions::cast&lt;int64_t&gt;(store_value), reinterpret_cast&lt;volatile int64_t*&gt;(dest));
 62 }
 63 
 64 // As per atomic.hpp all read-modify-write operations have to provide two-way
 65 // barriers semantics.
 66 //
 67 // For ARMv7 we add explicit barriers in the stubs.
 68 
 69 template&lt;size_t byte_size&gt;
<a name="3" id="anc3"></a><span class="line-modified"> 70 struct Atomic::PlatformAdd</span>
<span class="line-modified"> 71   : Atomic::AddAndFetch&lt;Atomic::PlatformAdd&lt;byte_size&gt; &gt;</span>
<span class="line-modified"> 72 {</span>
<span class="line-modified"> 73   template&lt;typename I, typename D&gt;</span>
<span class="line-modified"> 74   D add_and_fetch(I add_value, D volatile* dest, atomic_memory_order order) const;</span>



 75 };
 76 
 77 template&lt;&gt;
<a name="4" id="anc4"></a><span class="line-modified"> 78 template&lt;typename I, typename D&gt;</span>
<span class="line-modified"> 79 inline D Atomic::PlatformAdd&lt;4&gt;::add_and_fetch(I add_value, D volatile* dest,</span>
 80                                                atomic_memory_order order) const {
 81   STATIC_ASSERT(4 == sizeof(I));
 82   STATIC_ASSERT(4 == sizeof(D));
<a name="5" id="anc5"></a><span class="line-modified"> 83   return add_using_helper&lt;int32_t&gt;(os::atomic_add_func, add_value, dest);</span>
 84 }
 85 
 86 
 87 template&lt;&gt;
 88 template&lt;typename T&gt;
<a name="6" id="anc6"></a><span class="line-modified"> 89 inline T Atomic::PlatformXchg&lt;4&gt;::operator()(T exchange_value,</span>
<span class="line-modified"> 90                                              T volatile* dest,</span>
 91                                              atomic_memory_order order) const {
 92   STATIC_ASSERT(4 == sizeof(T));
<a name="7" id="anc7"></a><span class="line-modified"> 93   return xchg_using_helper&lt;int32_t&gt;(os::atomic_xchg_func, exchange_value, dest);</span>
 94 }
 95 
 96 
 97 // The memory_order parameter is ignored - we always provide the strongest/most-conservative ordering
 98 
 99 // No direct support for cmpxchg of bytes; emulate using int.
100 template&lt;&gt;
101 struct Atomic::PlatformCmpxchg&lt;1&gt; : Atomic::CmpxchgByteUsingInt {};
102 
103 
104 inline int32_t reorder_cmpxchg_func(int32_t exchange_value,
105                                     int32_t volatile* dest,
106                                     int32_t compare_value) {
107   // Warning:  Arguments are swapped to avoid moving them for kernel call
108   return (*os::atomic_cmpxchg_func)(compare_value, exchange_value, dest);
109 }
110 
111 inline int64_t reorder_cmpxchg_long_func(int64_t exchange_value,
112                                          int64_t volatile* dest,
113                                          int64_t compare_value) {
114   assert(VM_Version::supports_cx8(), &quot;Atomic compare and exchange int64_t not supported on this architecture!&quot;);
115   // Warning:  Arguments are swapped to avoid moving them for kernel call
116   return (*os::atomic_cmpxchg_long_func)(compare_value, exchange_value, dest);
117 }
118 
119 
120 template&lt;&gt;
121 template&lt;typename T&gt;
<a name="8" id="anc8"></a><span class="line-modified">122 inline T Atomic::PlatformCmpxchg&lt;4&gt;::operator()(T exchange_value,</span>
<span class="line-removed">123                                                 T volatile* dest,</span>
124                                                 T compare_value,
<a name="9" id="anc9"></a>
125                                                 atomic_memory_order order) const {
126   STATIC_ASSERT(4 == sizeof(T));
<a name="10" id="anc10"></a><span class="line-modified">127   return cmpxchg_using_helper&lt;int32_t&gt;(reorder_cmpxchg_func, exchange_value, dest, compare_value);</span>
128 }
129 
130 template&lt;&gt;
131 template&lt;typename T&gt;
<a name="11" id="anc11"></a><span class="line-modified">132 inline T Atomic::PlatformCmpxchg&lt;8&gt;::operator()(T exchange_value,</span>
<span class="line-removed">133                                                 T volatile* dest,</span>
134                                                 T compare_value,
<a name="12" id="anc12"></a>
135                                                 atomic_memory_order order) const {
136   STATIC_ASSERT(8 == sizeof(T));
<a name="13" id="anc13"></a><span class="line-modified">137   return cmpxchg_using_helper&lt;int64_t&gt;(reorder_cmpxchg_long_func, exchange_value, dest, compare_value);</span>
138 }
139 
140 #endif // OS_CPU_LINUX_ARM_ATOMIC_LINUX_ARM_HPP
<a name="14" id="anc14"></a><b style="font-size: large; color: red">--- EOF ---</b>
















































































</pre>
<input id="eof" value="14" type="hidden" />
</body>
</html>