

================================================================
== Vitis HLS Report for 'Autocorrelation'
================================================================
* Date:           Thu May 29 16:47:04 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        GSM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.651 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      971|     1298|  7.768 us|  10.384 us|  971|  1298|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_loc34 = alloca i64 1"   --->   Operation 24 'alloca' 'p_loc34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_loc33 = alloca i64 1"   --->   Operation 25 'alloca' 'p_loc33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_loc32 = alloca i64 1"   --->   Operation 26 'alloca' 'p_loc32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_loc31 = alloca i64 1"   --->   Operation 27 'alloca' 'p_loc31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_loc30 = alloca i64 1"   --->   Operation 28 'alloca' 'p_loc30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_loc29 = alloca i64 1"   --->   Operation 29 'alloca' 'p_loc29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_loc28 = alloca i64 1"   --->   Operation 30 'alloca' 'p_loc28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_loc27 = alloca i64 1"   --->   Operation 31 'alloca' 'p_loc27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 32 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%smax_loc = alloca i64 1"   --->   Operation 33 'alloca' 'smax_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Autocorrelation_Pipeline_Autocorrelation_label0, i16 %indata, i16 %smax_loc"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 35 [1/2] (1.09ns)   --->   "%call_ln0 = call void @Autocorrelation_Pipeline_Autocorrelation_label0, i16 %indata, i16 %smax_loc"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.30>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%smax_loc_load = load i16 %smax_loc"   --->   Operation 36 'load' 'smax_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.78ns)   --->   "%icmp_ln57 = icmp_eq  i16 %smax_loc_load, i16 0" [data/benchmarks/gsm/gsm_lpc.c:57]   --->   Operation 37 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%a_assign_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %smax_loc_load, i16 0" [data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 38 'bitconcatenate' 'a_assign_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.88ns)   --->   "%icmp_ln107 = icmp_slt  i32 %a_assign_s, i32 3221225473" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 39 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %smax_loc_load, i32 15" [data/benchmarks/gsm/gsm_add.c:105->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 40 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xor_ln105)   --->   "%select_ln105 = select i1 %tmp_26, i32 4294967295, i32 0" [data/benchmarks/gsm/gsm_add.c:105->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 41 'select' 'select_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xor_ln70)   --->   "%select_ln105_4 = select i1 %tmp_26, i24 16777215, i24 0" [data/benchmarks/gsm/gsm_add.c:105->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 42 'select' 'select_ln105_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xor_ln70)   --->   "%trunc_ln105 = trunc i16 %smax_loc_load" [data/benchmarks/gsm/gsm_add.c:105->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 43 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xor_ln70)   --->   "%trunc_ln105_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %trunc_ln105, i16 0" [data/benchmarks/gsm/gsm_add.c:105->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 44 'bitconcatenate' 'trunc_ln105_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln105 = xor i32 %a_assign_s, i32 %select_ln105" [data/benchmarks/gsm/gsm_add.c:105->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 45 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.30ns) (out node of the LUT)   --->   "%xor_ln70 = xor i24 %trunc_ln105_4, i24 %select_ln105_4" [data/benchmarks/gsm/gsm_add.c:70->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 46 'xor' 'xor_ln70' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln105, i32 16, i32 31" [data/benchmarks/gsm/gsm_add.c:112->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 47 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.78ns)   --->   "%icmp_ln112 = icmp_eq  i16 %tmp_27, i16 0" [data/benchmarks/gsm/gsm_add.c:112->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 48 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln105, i32 24, i32 31" [data/benchmarks/gsm/gsm_add.c:113->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 49 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.70ns)   --->   "%icmp_ln113 = icmp_eq  i8 %tmp_28, i8 0" [data/benchmarks/gsm/gsm_add.c:113->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 50 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.30ns)   --->   "%select_ln115 = select i1 %tmp_26, i64 255, i64 0" [data/benchmarks/gsm/gsm_add.c:115->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 51 'select' 'select_ln115' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%bitoff_addr = getelementptr i4 %bitoff, i64 0, i64 %select_ln115" [data/benchmarks/gsm/gsm_add.c:115->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 52 'getelementptr' 'bitoff_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (0.61ns)   --->   "%bitoff_load = load i8 %bitoff_addr" [data/benchmarks/gsm/gsm_add.c:115->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 53 'load' 'bitoff_load' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln70, i32 16, i32 23" [data/benchmarks/gsm/gsm_add.c:114->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 54 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i8 %trunc_ln" [data/benchmarks/gsm/gsm_add.c:114->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 55 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%bitoff_addr_4 = getelementptr i4 %bitoff, i64 0, i64 %zext_ln114" [data/benchmarks/gsm/gsm_add.c:114->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 56 'getelementptr' 'bitoff_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (0.61ns)   --->   "%bitoff_load_4 = load i8 %bitoff_addr_4" [data/benchmarks/gsm/gsm_add.c:114->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 57 'load' 'bitoff_load_4' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i8 %tmp_28" [data/benchmarks/gsm/gsm_add.c:113->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 58 'zext' 'zext_ln113_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%bitoff_addr_5 = getelementptr i4 %bitoff, i64 0, i64 %zext_ln113_2" [data/benchmarks/gsm/gsm_add.c:113->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 59 'getelementptr' 'bitoff_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (0.61ns)   --->   "%bitoff_load_5 = load i8 %bitoff_addr_5" [data/benchmarks/gsm/gsm_add.c:113->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 60 'load' 'bitoff_load_5' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_3 : Operation 61 [1/1] (0.12ns)   --->   "%xor_ln107 = xor i1 %icmp_ln107, i1 1" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 61 'xor' 'xor_ln107' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %xor_ln105, i32 8, i32 31" [data/benchmarks/gsm/gsm_add.c:115->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 62 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.83ns)   --->   "%icmp_ln115 = icmp_eq  i24 %tmp_29, i24 0" [data/benchmarks/gsm/gsm_add.c:115->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 63 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.12ns)   --->   "%and_ln107 = and i1 %icmp_ln115, i1 %xor_ln107" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 64 'and' 'and_ln107' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln107)   --->   "%and_ln107_5 = and i1 %tmp_26, i1 %xor_ln107" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 65 'and' 'and_ln107_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln107)   --->   "%and_ln107_6 = and i1 %and_ln107_5, i1 %icmp_ln112" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 66 'and' 'and_ln107_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_8)   --->   "%xor_ln112 = xor i1 %icmp_ln112, i1 1" [data/benchmarks/gsm/gsm_add.c:112->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 67 'xor' 'xor_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_8)   --->   "%and_ln107_7 = and i1 %xor_ln112, i1 %xor_ln107" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 68 'and' 'and_ln107_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln107_8 = and i1 %and_ln107_7, i1 %icmp_ln113" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 69 'and' 'and_ln107_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln107 = or i1 %and_ln107_8, i1 %and_ln107_6" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 70 'or' 'or_ln107' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.12>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %indata, void @empty_9, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%L_ACF_addr = getelementptr i64 %L_ACF, i64 0, i64 0" [data/benchmarks/gsm/gsm_lpc.c:35]   --->   Operation 72 'getelementptr' 'L_ACF_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/2] (0.61ns)   --->   "%bitoff_load = load i8 %bitoff_addr" [data/benchmarks/gsm/gsm_add.c:115->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 73 'load' 'bitoff_load' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i4 %bitoff_load" [data/benchmarks/gsm/gsm_add.c:112->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 74 'zext' 'zext_ln112' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.70ns)   --->   "%add_ln112 = add i5 %zext_ln112, i5 23" [data/benchmarks/gsm/gsm_add.c:112->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 75 'add' 'add_ln112' <Predicate = (and_ln107 & !or_ln107 & !icmp_ln57)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.70ns)   --->   "%add_ln112_4 = add i5 %zext_ln112, i5 15" [data/benchmarks/gsm/gsm_add.c:112->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 76 'add' 'add_ln112_4' <Predicate = (!and_ln107_8 & or_ln107 & !icmp_ln57)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/2] (0.61ns)   --->   "%bitoff_load_4 = load i8 %bitoff_addr_4" [data/benchmarks/gsm/gsm_add.c:114->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 77 'load' 'bitoff_load_4' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_4 : Operation 78 [1/1] (0.70ns)   --->   "%add_ln112_5 = add i4 %bitoff_load_4, i4 7" [data/benchmarks/gsm/gsm_add.c:112->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 78 'add' 'add_ln112_5' <Predicate = (and_ln107_8 & or_ln107 & !icmp_ln57)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_5)   --->   "%zext_ln113 = zext i4 %add_ln112_5" [data/benchmarks/gsm/gsm_add.c:113->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 79 'zext' 'zext_ln113' <Predicate = (and_ln107_8 & or_ln107 & !icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 80 [1/2] (0.61ns)   --->   "%bitoff_load_5 = load i8 %bitoff_addr_5" [data/benchmarks/gsm/gsm_add.c:113->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 80 'load' 'bitoff_load_5' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_4 : Operation 81 [1/1] (0.70ns)   --->   "%add_ln112_6 = add i4 %bitoff_load_5, i4 15" [data/benchmarks/gsm/gsm_add.c:112->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 81 'add' 'add_ln112_6' <Predicate = (!icmp_ln57)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node scalauto)   --->   "%sext_ln107 = sext i4 %add_ln112_6" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 82 'sext' 'sext_ln107' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_5)   --->   "%select_ln107 = select i1 %and_ln107_8, i5 %zext_ln113, i5 %add_ln112_4" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 83 'select' 'select_ln107' <Predicate = (or_ln107 & !icmp_ln57)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_5)   --->   "%select_ln107_4 = select i1 %and_ln107, i5 %add_ln112, i5 0" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 84 'select' 'select_ln107_4' <Predicate = (!or_ln107 & !icmp_ln57)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node scalauto)   --->   "%or_ln107_3 = or i1 %and_ln107, i1 %icmp_ln107" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 85 'or' 'or_ln107_3' <Predicate = (!icmp_ln57)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln107_5 = select i1 %or_ln107, i5 %select_ln107, i5 %select_ln107_4" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 86 'select' 'select_ln107_5' <Predicate = (!icmp_ln57)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node scalauto)   --->   "%zext_ln107 = zext i5 %select_ln107_5" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 87 'zext' 'zext_ln107' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node scalauto)   --->   "%or_ln107_4 = or i1 %or_ln107, i1 %or_ln107_3" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 88 'or' 'or_ln107_4' <Predicate = (!icmp_ln57)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node scalauto)   --->   "%select_ln107_6 = select i1 %or_ln107_4, i6 %zext_ln107, i6 %sext_ln107" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 89 'select' 'select_ln107_6' <Predicate = (!icmp_ln57)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.70ns) (out node of the LUT)   --->   "%scalauto = sub i6 4, i6 %select_ln107_6" [data/benchmarks/gsm/gsm_lpc.c:60]   --->   Operation 90 'sub' 'scalauto' <Predicate = (!icmp_ln57)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.29ns)   --->   "%scalauto_2 = select i1 %icmp_ln57, i6 0, i6 %scalauto" [data/benchmarks/gsm/gsm_lpc.c:57]   --->   Operation 91 'select' 'scalauto_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.70ns)   --->   "%icmp_ln62 = icmp_sgt  i6 %scalauto_2, i6 0" [data/benchmarks/gsm/gsm_lpc.c:62]   --->   Operation 92 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.70ns)   --->   "%add_ln62 = add i6 %scalauto_2, i6 63" [data/benchmarks/gsm/gsm_lpc.c:62]   --->   Operation 93 'add' 'add_ln62' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln62, i32 2, i32 5" [data/benchmarks/gsm/gsm_lpc.c:62]   --->   Operation 94 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.70ns)   --->   "%icmp_ln62_1 = icmp_eq  i4 %tmp_30, i4 0" [data/benchmarks/gsm/gsm_lpc.c:62]   --->   Operation 95 'icmp' 'icmp_ln62_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62_1, void %if.end32, void %VITIS_LOOP_65_1" [data/benchmarks/gsm/gsm_lpc.c:62]   --->   Operation 96 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%empty = trunc i6 %add_ln62" [data/benchmarks/gsm/gsm_lpc.c:62]   --->   Operation 97 'trunc' 'empty' <Predicate = (icmp_ln62_1)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%sub24_cast = zext i2 %empty" [data/benchmarks/gsm/gsm_lpc.c:62]   --->   Operation 98 'zext' 'sub24_cast' <Predicate = (icmp_ln62_1)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.82ns)   --->   "%b_assign = lshr i15 16384, i15 %sub24_cast" [data/benchmarks/gsm/gsm_lpc.c:62]   --->   Operation 99 'lshr' 'b_assign' <Predicate = (icmp_ln62_1)> <Delay = 0.82> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [2/2] (0.00ns)   --->   "%call_ln62 = call void @Autocorrelation_Pipeline_VITIS_LOOP_65_1, i16 %indata, i15 %b_assign" [data/benchmarks/gsm/gsm_lpc.c:62]   --->   Operation 100 'call' 'call_ln62' <Predicate = (icmp_ln62_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 101 [1/2] (0.00ns)   --->   "%call_ln62 = call void @Autocorrelation_Pipeline_VITIS_LOOP_65_1, i16 %indata, i15 %b_assign" [data/benchmarks/gsm/gsm_lpc.c:62]   --->   Operation 101 'call' 'call_ln62' <Predicate = (icmp_ln62_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end32"   --->   Operation 102 'br' 'br_ln0' <Predicate = (icmp_ln62_1)> <Delay = 0.00>
ST_5 : Operation 103 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Autocorrelation_Pipeline_Autocorrelation_label2, i64 %L_ACF"   --->   Operation 103 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.17>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%indata_addr_2 = getelementptr i16 %indata, i64 0, i64 0" [data/benchmarks/gsm/gsm_lpc.c:73]   --->   Operation 104 'getelementptr' 'indata_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [2/2] (1.17ns)   --->   "%sl = load i8 %indata_addr_2" [data/benchmarks/gsm/gsm_lpc.c:73]   --->   Operation 105 'load' 'sl' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_6 : Operation 106 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Autocorrelation_Pipeline_Autocorrelation_label2, i64 %L_ACF"   --->   Operation 106 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.17>
ST_7 : Operation 107 [1/2] (1.17ns)   --->   "%sl = load i8 %indata_addr_2" [data/benchmarks/gsm/gsm_lpc.c:73]   --->   Operation 107 'load' 'sl' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%indata_addr_4 = getelementptr i16 %indata, i64 0, i64 2" [data/benchmarks/gsm/gsm_lpc.c:88]   --->   Operation 108 'getelementptr' 'indata_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [2/2] (1.17ns)   --->   "%sl_2 = load i8 %indata_addr_4" [data/benchmarks/gsm/gsm_lpc.c:88]   --->   Operation 109 'load' 'sl_2' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%indata_addr_5 = getelementptr i16 %indata, i64 0, i64 3" [data/benchmarks/gsm/gsm_lpc.c:92]   --->   Operation 110 'getelementptr' 'indata_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [2/2] (1.17ns)   --->   "%sl_3 = load i8 %indata_addr_5" [data/benchmarks/gsm/gsm_lpc.c:92]   --->   Operation 111 'load' 'sl_3' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>

State 8 <SV = 7> <Delay = 1.17>
ST_8 : Operation 112 [1/2] (1.17ns)   --->   "%sl_2 = load i8 %indata_addr_4" [data/benchmarks/gsm/gsm_lpc.c:88]   --->   Operation 112 'load' 'sl_2' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_8 : Operation 113 [1/2] (1.17ns)   --->   "%sl_3 = load i8 %indata_addr_5" [data/benchmarks/gsm/gsm_lpc.c:92]   --->   Operation 113 'load' 'sl_3' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%indata_addr_6 = getelementptr i16 %indata, i64 0, i64 4" [data/benchmarks/gsm/gsm_lpc.c:97]   --->   Operation 114 'getelementptr' 'indata_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [2/2] (1.17ns)   --->   "%sl_4 = load i8 %indata_addr_6" [data/benchmarks/gsm/gsm_lpc.c:97]   --->   Operation 115 'load' 'sl_4' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%indata_addr_7 = getelementptr i16 %indata, i64 0, i64 5" [data/benchmarks/gsm/gsm_lpc.c:103]   --->   Operation 116 'getelementptr' 'indata_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [2/2] (1.17ns)   --->   "%sl_5 = load i8 %indata_addr_7" [data/benchmarks/gsm/gsm_lpc.c:103]   --->   Operation 117 'load' 'sl_5' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>

State 9 <SV = 8> <Delay = 1.17>
ST_9 : Operation 118 [2/2] (0.71ns)   --->   "%L_ACF_load = load i4 %L_ACF_addr" [data/benchmarks/gsm/gsm_lpc.c:84]   --->   Operation 118 'load' 'L_ACF_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_9 : Operation 119 [1/2] (1.17ns)   --->   "%sl_4 = load i8 %indata_addr_6" [data/benchmarks/gsm/gsm_lpc.c:97]   --->   Operation 119 'load' 'sl_4' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_9 : Operation 120 [1/2] (1.17ns)   --->   "%sl_5 = load i8 %indata_addr_7" [data/benchmarks/gsm/gsm_lpc.c:103]   --->   Operation 120 'load' 'sl_5' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%indata_addr_8 = getelementptr i16 %indata, i64 0, i64 6" [data/benchmarks/gsm/gsm_lpc.c:110]   --->   Operation 121 'getelementptr' 'indata_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [2/2] (1.17ns)   --->   "%sl_6 = load i8 %indata_addr_8" [data/benchmarks/gsm/gsm_lpc.c:110]   --->   Operation 122 'load' 'sl_6' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%indata_addr = getelementptr i16 %indata, i64 0, i64 7" [data/benchmarks/gsm/gsm_lpc.c:118]   --->   Operation 123 'getelementptr' 'indata_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [2/2] (1.17ns)   --->   "%sl_7 = load i8 %indata_addr" [data/benchmarks/gsm/gsm_lpc.c:118]   --->   Operation 124 'load' 'sl_7' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>

State 10 <SV = 9> <Delay = 4.56>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i16 %sl" [data/benchmarks/gsm/gsm_lpc.c:84]   --->   Operation 125 'sext' 'sext_ln84' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/2] (0.71ns)   --->   "%L_ACF_load = load i4 %L_ACF_addr" [data/benchmarks/gsm/gsm_lpc.c:84]   --->   Operation 126 'load' 'L_ACF_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%indata_addr_3 = getelementptr i16 %indata, i64 0, i64 1" [data/benchmarks/gsm/gsm_lpc.c:85]   --->   Operation 127 'getelementptr' 'indata_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [2/2] (1.17ns)   --->   "%sl_1 = load i8 %indata_addr_3" [data/benchmarks/gsm/gsm_lpc.c:85]   --->   Operation 128 'load' 'sl_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%L_ACF_addr_2 = getelementptr i64 %L_ACF, i64 0, i64 1" [data/benchmarks/gsm/gsm_lpc.c:87]   --->   Operation 129 'getelementptr' 'L_ACF_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [2/2] (0.71ns)   --->   "%L_ACF_load_1 = load i4 %L_ACF_addr_2" [data/benchmarks/gsm/gsm_lpc.c:87]   --->   Operation 130 'load' 'L_ACF_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i16 %sl_2" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 131 'sext' 'sext_ln89' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln89_1 = sext i16 %sl_2" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 132 'sext' 'sext_ln89_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%L_ACF_addr_3 = getelementptr i64 %L_ACF, i64 0, i64 2" [data/benchmarks/gsm/gsm_lpc.c:91]   --->   Operation 133 'getelementptr' 'L_ACF_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [2/2] (0.71ns)   --->   "%L_ACF_load_2 = load i4 %L_ACF_addr_3" [data/benchmarks/gsm/gsm_lpc.c:91]   --->   Operation 134 'load' 'L_ACF_load_2' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i16 %sl_3" [data/benchmarks/gsm/gsm_lpc.c:93]   --->   Operation 135 'sext' 'sext_ln93' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln93_1 = sext i16 %sl_3" [data/benchmarks/gsm/gsm_lpc.c:93]   --->   Operation 136 'sext' 'sext_ln93_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln98 = sext i16 %sl_4" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 137 'sext' 'sext_ln98' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln98_1 = sext i16 %sl_4" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 138 'sext' 'sext_ln98_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln104_1 = sext i16 %sl_5" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 139 'sext' 'sext_ln104_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/2] (1.17ns)   --->   "%sl_6 = load i8 %indata_addr_8" [data/benchmarks/gsm/gsm_lpc.c:110]   --->   Operation 140 'load' 'sl_6' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i16 %sl_6" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 141 'sext' 'sext_ln111' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (1.69ns) (grouped into DSP with root node add_ln120_2)   --->   "%tmp = add i17 %sext_ln111, i17 %sext_ln98_1" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 142 'add' 'tmp' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 143 [1/1] (0.00ns) (grouped into DSP with root node add_ln120_2)   --->   "%tmp_cast = sext i17 %tmp" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 143 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [3/3] (0.99ns) (grouped into DSP with root node add_ln120_2)   --->   "%tmp18 = mul i33 %tmp_cast, i33 %sext_ln104_1" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 144 'mul' 'tmp18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 145 [1/1] (1.69ns) (grouped into DSP with root node add_ln121_2)   --->   "%tmp23 = add i17 %sext_ln111, i17 %sext_ln89" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 145 'add' 'tmp23' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 146 [1/1] (0.00ns) (grouped into DSP with root node add_ln121_2)   --->   "%tmp23_cast = sext i17 %tmp23" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 146 'sext' 'tmp23_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [3/3] (0.99ns) (grouped into DSP with root node add_ln121_2)   --->   "%tmp24 = mul i33 %tmp23_cast, i33 %sext_ln98" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 147 'mul' 'tmp24' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 148 [1/1] (2.39ns) (grouped into DSP with root node tmp28)   --->   "%tmp27 = add i17 %sext_ln111, i17 %sext_ln84" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 148 'add' 'tmp27' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 149 [1/1] (0.00ns) (grouped into DSP with root node tmp28)   --->   "%tmp27_cast = sext i17 %tmp27" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 149 'sext' 'tmp27_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp28 = mul i33 %tmp27_cast, i33 %sext_ln93" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 150 'mul' 'tmp28' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 151 [1/2] (1.17ns)   --->   "%sl_7 = load i8 %indata_addr" [data/benchmarks/gsm/gsm_lpc.c:118]   --->   Operation 151 'load' 'sl_7' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln119_1 = sext i16 %sl_7" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 152 'sext' 'sext_ln119_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [3/3] (0.99ns) (grouped into DSP with root node add_ln119_5)   --->   "%mul_ln119 = mul i32 %sext_ln119_1, i32 %sext_ln119_1" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 153 'mul' 'mul_ln119' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 154 [3/3] (0.99ns) (grouped into DSP with root node add_ln123_2)   --->   "%mul_ln123 = mul i32 %sext_ln119_1, i32 %sext_ln93_1" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 154 'mul' 'mul_ln123' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 155 [3/3] (0.99ns) (grouped into DSP with root node add_ln124_2)   --->   "%mul_ln124 = mul i32 %sext_ln119_1, i32 %sext_ln89_1" [data/benchmarks/gsm/gsm_lpc.c:124]   --->   Operation 155 'mul' 'mul_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.86>
ST_11 : Operation 156 [1/2] (1.17ns)   --->   "%sl_1 = load i8 %indata_addr_3" [data/benchmarks/gsm/gsm_lpc.c:85]   --->   Operation 156 'load' 'sl_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 160> <RAM>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i16 %sl_1" [data/benchmarks/gsm/gsm_lpc.c:86]   --->   Operation 157 'sext' 'sext_ln86' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln86_1 = sext i16 %sl_1" [data/benchmarks/gsm/gsm_lpc.c:86]   --->   Operation 158 'sext' 'sext_ln86_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln86_2 = sext i16 %sl_1" [data/benchmarks/gsm/gsm_lpc.c:86]   --->   Operation 159 'sext' 'sext_ln86_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 160 [1/2] (0.71ns)   --->   "%L_ACF_load_1 = load i4 %L_ACF_addr_2" [data/benchmarks/gsm/gsm_lpc.c:87]   --->   Operation 160 'load' 'L_ACF_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_11 : Operation 161 [3/3] (0.99ns) (grouped into DSP with root node add_ln119_2)   --->   "%mul_ln89 = mul i32 %sext_ln89_1, i32 %sext_ln89_1" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 161 'mul' 'mul_ln89' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 162 [1/2] (0.71ns)   --->   "%L_ACF_load_2 = load i4 %L_ACF_addr_3" [data/benchmarks/gsm/gsm_lpc.c:91]   --->   Operation 162 'load' 'L_ACF_load_2' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%L_ACF_addr_4 = getelementptr i64 %L_ACF, i64 0, i64 3" [data/benchmarks/gsm/gsm_lpc.c:96]   --->   Operation 163 'getelementptr' 'L_ACF_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 164 [2/2] (0.71ns)   --->   "%L_ACF_load_3 = load i4 %L_ACF_addr_4" [data/benchmarks/gsm/gsm_lpc.c:96]   --->   Operation 164 'load' 'L_ACF_load_3' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln98_2 = sext i16 %sl_4" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 165 'sext' 'sext_ln98_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [3/3] (0.99ns) (grouped into DSP with root node add_ln119_4)   --->   "%mul_ln98 = mul i32 %sext_ln98_2, i32 %sext_ln98_2" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 166 'mul' 'mul_ln98' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%L_ACF_addr_5 = getelementptr i64 %L_ACF, i64 0, i64 4" [data/benchmarks/gsm/gsm_lpc.c:102]   --->   Operation 167 'getelementptr' 'L_ACF_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 168 [2/2] (0.71ns)   --->   "%L_ACF_load_4 = load i4 %L_ACF_addr_5" [data/benchmarks/gsm/gsm_lpc.c:102]   --->   Operation 168 'load' 'L_ACF_load_4' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln104 = sext i16 %sl_5" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 169 'sext' 'sext_ln104' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln104_2 = sext i16 %sl_5" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 170 'sext' 'sext_ln104_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 171 [3/3] (0.99ns) (grouped into DSP with root node add_ln119_6)   --->   "%mul_ln104 = mul i32 %sext_ln104_2, i32 %sext_ln104_2" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 171 'mul' 'mul_ln104' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 172 [3/3] (0.99ns) (grouped into DSP with root node add_ln123_3)   --->   "%mul_ln108 = mul i32 %sext_ln104_2, i32 %sext_ln86_2" [data/benchmarks/gsm/gsm_lpc.c:108]   --->   Operation 172 'mul' 'mul_ln108' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 173 [2/3] (0.99ns) (grouped into DSP with root node add_ln120_2)   --->   "%tmp18 = mul i33 %tmp_cast, i33 %sext_ln104_1" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 173 'mul' 'tmp18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 174 [1/1] (1.69ns) (grouped into DSP with root node add_ln120_3)   --->   "%tmp19 = add i17 %sext_ln98_1, i17 %sext_ln89" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 174 'add' 'tmp19' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 175 [1/1] (0.00ns) (grouped into DSP with root node add_ln120_3)   --->   "%tmp19_cast = sext i17 %tmp19" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 175 'sext' 'tmp19_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 176 [3/3] (0.99ns) (grouped into DSP with root node add_ln120_3)   --->   "%tmp20 = mul i33 %tmp19_cast, i33 %sext_ln93" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 176 'mul' 'tmp20' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 177 [1/1] (2.39ns) (grouped into DSP with root node tmp22)   --->   "%tmp21 = add i17 %sext_ln89, i17 %sext_ln84" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 177 'add' 'tmp21' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 178 [1/1] (0.00ns) (grouped into DSP with root node tmp22)   --->   "%tmp21_cast = sext i17 %tmp21" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 178 'sext' 'tmp21_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 179 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp22 = mul i33 %tmp21_cast, i33 %sext_ln86_1" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 179 'mul' 'tmp22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 180 [2/3] (0.99ns) (grouped into DSP with root node add_ln121_2)   --->   "%tmp24 = mul i33 %tmp23_cast, i33 %sext_ln98" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 180 'mul' 'tmp24' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 181 [1/1] (1.69ns) (grouped into DSP with root node add_ln121_3)   --->   "%tmp25 = add i17 %sext_ln104, i17 %sext_ln86" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 181 'add' 'tmp25' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 182 [1/1] (0.00ns) (grouped into DSP with root node add_ln121_3)   --->   "%tmp25_cast = sext i17 %tmp25" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 182 'sext' 'tmp25_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 183 [3/3] (0.99ns) (grouped into DSP with root node add_ln121_3)   --->   "%tmp26 = mul i33 %tmp25_cast, i33 %sext_ln93" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 183 'mul' 'tmp26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 184 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp28 = mul i33 %tmp27_cast, i33 %sext_ln93" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 184 'mul' 'tmp28' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln119 = sext i16 %sl_7" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 185 'sext' 'sext_ln119' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 186 [2/3] (0.99ns) (grouped into DSP with root node add_ln119_5)   --->   "%mul_ln119 = mul i32 %sext_ln119_1, i32 %sext_ln119_1" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 186 'mul' 'mul_ln119' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 187 [1/1] (1.69ns) (grouped into DSP with root node add_ln122_2)   --->   "%tmp29 = add i17 %sext_ln119, i17 %sext_ln86" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 187 'add' 'tmp29' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 188 [1/1] (0.00ns) (grouped into DSP with root node add_ln122_2)   --->   "%tmp29_cast = sext i17 %tmp29" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 188 'sext' 'tmp29_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [3/3] (0.99ns) (grouped into DSP with root node add_ln122_2)   --->   "%tmp30 = mul i33 %tmp29_cast, i33 %sext_ln98" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 189 'mul' 'tmp30' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 190 [2/3] (0.99ns) (grouped into DSP with root node add_ln123_2)   --->   "%mul_ln123 = mul i32 %sext_ln119_1, i32 %sext_ln93_1" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 190 'mul' 'mul_ln123' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 191 [2/3] (0.99ns) (grouped into DSP with root node add_ln124_2)   --->   "%mul_ln124 = mul i32 %sext_ln119_1, i32 %sext_ln89_1" [data/benchmarks/gsm/gsm_lpc.c:124]   --->   Operation 191 'mul' 'mul_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 192 [3/3] (0.99ns) (grouped into DSP with root node add_ln125_1)   --->   "%mul_ln125 = mul i32 %sext_ln119_1, i32 %sext_ln86_2" [data/benchmarks/gsm/gsm_lpc.c:125]   --->   Operation 192 'mul' 'mul_ln125' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 2.58>
ST_12 : Operation 193 [2/3] (0.99ns) (grouped into DSP with root node add_ln119_2)   --->   "%mul_ln89 = mul i32 %sext_ln89_1, i32 %sext_ln89_1" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 193 'mul' 'mul_ln89' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 194 [1/2] (0.71ns)   --->   "%L_ACF_load_3 = load i4 %L_ACF_addr_4" [data/benchmarks/gsm/gsm_lpc.c:96]   --->   Operation 194 'load' 'L_ACF_load_3' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_12 : Operation 195 [2/3] (0.99ns) (grouped into DSP with root node add_ln119_4)   --->   "%mul_ln98 = mul i32 %sext_ln98_2, i32 %sext_ln98_2" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 195 'mul' 'mul_ln98' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 196 [1/2] (0.71ns)   --->   "%L_ACF_load_4 = load i4 %L_ACF_addr_5" [data/benchmarks/gsm/gsm_lpc.c:102]   --->   Operation 196 'load' 'L_ACF_load_4' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_12 : Operation 197 [2/3] (0.99ns) (grouped into DSP with root node add_ln119_6)   --->   "%mul_ln104 = mul i32 %sext_ln104_2, i32 %sext_ln104_2" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 197 'mul' 'mul_ln104' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 198 [2/3] (0.99ns) (grouped into DSP with root node add_ln123_3)   --->   "%mul_ln108 = mul i32 %sext_ln104_2, i32 %sext_ln86_2" [data/benchmarks/gsm/gsm_lpc.c:108]   --->   Operation 198 'mul' 'mul_ln108' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%L_ACF_addr_6 = getelementptr i64 %L_ACF, i64 0, i64 5" [data/benchmarks/gsm/gsm_lpc.c:109]   --->   Operation 199 'getelementptr' 'L_ACF_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 200 [2/2] (0.71ns)   --->   "%L_ACF_load_5 = load i4 %L_ACF_addr_6" [data/benchmarks/gsm/gsm_lpc.c:109]   --->   Operation 200 'load' 'L_ACF_load_5' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln111_1 = sext i16 %sl_6" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 201 'sext' 'sext_ln111_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (1.94ns)   --->   "%mul_ln111 = mul i32 %sext_ln111_1, i32 %sext_ln111_1" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 202 'mul' 'mul_ln111' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "%mul_ln111_cast = sext i32 %mul_ln111" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 203 'sext' 'mul_ln111_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 204 [1/3] (0.00ns) (grouped into DSP with root node add_ln120_2)   --->   "%tmp18 = mul i33 %tmp_cast, i33 %sext_ln104_1" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 204 'mul' 'tmp18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 205 [2/3] (0.99ns) (grouped into DSP with root node add_ln120_3)   --->   "%tmp20 = mul i33 %tmp19_cast, i33 %sext_ln93" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 205 'mul' 'tmp20' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 206 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp22 = mul i33 %tmp21_cast, i33 %sext_ln86_1" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 206 'mul' 'tmp22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 207 [1/3] (0.00ns) (grouped into DSP with root node add_ln121_2)   --->   "%tmp24 = mul i33 %tmp23_cast, i33 %sext_ln98" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 207 'mul' 'tmp24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 208 [2/3] (0.99ns) (grouped into DSP with root node add_ln121_3)   --->   "%tmp26 = mul i33 %tmp25_cast, i33 %sext_ln93" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 208 'mul' 'tmp26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 209 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp28 = mul i33 %tmp27_cast, i33 %sext_ln93" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 209 'mul' 'tmp28' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 210 [1/1] (1.94ns)   --->   "%mul_ln115 = mul i32 %sext_ln111_1, i32 %sext_ln89_1" [data/benchmarks/gsm/gsm_lpc.c:115]   --->   Operation 210 'mul' 'mul_ln115' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln116 = sext i32 %mul_ln115" [data/benchmarks/gsm/gsm_lpc.c:116]   --->   Operation 211 'sext' 'sext_ln116' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 212 [1/1] (1.94ns)   --->   "%mul_ln116 = mul i32 %sext_ln111_1, i32 %sext_ln86_2" [data/benchmarks/gsm/gsm_lpc.c:116]   --->   Operation 212 'mul' 'mul_ln116' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln117 = sext i32 %mul_ln116" [data/benchmarks/gsm/gsm_lpc.c:117]   --->   Operation 213 'sext' 'sext_ln117' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "%L_ACF_addr_7 = getelementptr i64 %L_ACF, i64 0, i64 6" [data/benchmarks/gsm/gsm_lpc.c:117]   --->   Operation 214 'getelementptr' 'L_ACF_addr_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 215 [2/2] (0.71ns)   --->   "%L_ACF_load_6 = load i4 %L_ACF_addr_7" [data/benchmarks/gsm/gsm_lpc.c:117]   --->   Operation 215 'load' 'L_ACF_load_6' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_12 : Operation 216 [1/3] (0.00ns) (grouped into DSP with root node add_ln119_5)   --->   "%mul_ln119 = mul i32 %sext_ln119_1, i32 %sext_ln119_1" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 216 'mul' 'mul_ln119' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 217 [1/1] (0.00ns) (grouped into DSP with root node add_ln119_5)   --->   "%sext_ln119_2 = sext i32 %mul_ln119" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 217 'sext' 'sext_ln119_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 218 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln119_5 = add i33 %mul_ln111_cast, i33 %sext_ln119_2" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 218 'add' 'add_ln119_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 219 [1/1] (1.94ns)   --->   "%mul_ln120 = mul i32 %sext_ln119_1, i32 %sext_ln111_1" [data/benchmarks/gsm/gsm_lpc.c:120]   --->   Operation 219 'mul' 'mul_ln120' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln120 = sext i32 %mul_ln120" [data/benchmarks/gsm/gsm_lpc.c:120]   --->   Operation 220 'sext' 'sext_ln120' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 221 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln120_2 = add i33 %tmp18, i33 %sext_ln120" [data/benchmarks/gsm/gsm_lpc.c:120]   --->   Operation 221 'add' 'add_ln120_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 222 [1/1] (1.94ns)   --->   "%mul_ln121 = mul i32 %sext_ln119_1, i32 %sext_ln104_2" [data/benchmarks/gsm/gsm_lpc.c:121]   --->   Operation 222 'mul' 'mul_ln121' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln121 = sext i32 %mul_ln121" [data/benchmarks/gsm/gsm_lpc.c:121]   --->   Operation 223 'sext' 'sext_ln121' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 224 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln121_2 = add i33 %tmp24, i33 %sext_ln121" [data/benchmarks/gsm/gsm_lpc.c:121]   --->   Operation 224 'add' 'add_ln121_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 225 [2/3] (0.99ns) (grouped into DSP with root node add_ln122_2)   --->   "%tmp30 = mul i33 %tmp29_cast, i33 %sext_ln98" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 225 'mul' 'tmp30' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 226 [1/3] (0.00ns) (grouped into DSP with root node add_ln123_2)   --->   "%mul_ln123 = mul i32 %sext_ln119_1, i32 %sext_ln93_1" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 226 'mul' 'mul_ln123' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 227 [1/1] (0.00ns) (grouped into DSP with root node add_ln123_2)   --->   "%sext_ln123 = sext i32 %mul_ln123" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 227 'sext' 'sext_ln123' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 228 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln123_2 = add i33 %sext_ln116, i33 %sext_ln123" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 228 'add' 'add_ln123_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 229 [1/3] (0.00ns) (grouped into DSP with root node add_ln124_2)   --->   "%mul_ln124 = mul i32 %sext_ln119_1, i32 %sext_ln89_1" [data/benchmarks/gsm/gsm_lpc.c:124]   --->   Operation 229 'mul' 'mul_ln124' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 230 [1/1] (0.00ns) (grouped into DSP with root node add_ln124_2)   --->   "%sext_ln124 = sext i32 %mul_ln124" [data/benchmarks/gsm/gsm_lpc.c:124]   --->   Operation 230 'sext' 'sext_ln124' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 231 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln124_2 = add i33 %sext_ln117, i33 %sext_ln124" [data/benchmarks/gsm/gsm_lpc.c:124]   --->   Operation 231 'add' 'add_ln124_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 232 [2/3] (0.99ns) (grouped into DSP with root node add_ln125_1)   --->   "%mul_ln125 = mul i32 %sext_ln119_1, i32 %sext_ln86_2" [data/benchmarks/gsm/gsm_lpc.c:125]   --->   Operation 232 'mul' 'mul_ln125' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 3.08>
ST_13 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln84_1 = sext i16 %sl" [data/benchmarks/gsm/gsm_lpc.c:84]   --->   Operation 233 'sext' 'sext_ln84_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 234 [1/1] (1.94ns)   --->   "%mul_ln84 = mul i32 %sext_ln84_1, i32 %sext_ln84_1" [data/benchmarks/gsm/gsm_lpc.c:84]   --->   Operation 234 'mul' 'mul_ln84' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln84_2 = sext i32 %mul_ln84" [data/benchmarks/gsm/gsm_lpc.c:84]   --->   Operation 235 'sext' 'sext_ln84_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 236 [1/1] (1.94ns)   --->   "%mul_ln86 = mul i32 %sext_ln86_2, i32 %sext_ln86_2" [data/benchmarks/gsm/gsm_lpc.c:86]   --->   Operation 236 'mul' 'mul_ln86' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i32 %mul_ln86" [data/benchmarks/gsm/gsm_lpc.c:87]   --->   Operation 237 'sext' 'sext_ln87' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 238 [1/3] (0.00ns) (grouped into DSP with root node add_ln119_2)   --->   "%mul_ln89 = mul i32 %sext_ln89_1, i32 %sext_ln89_1" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 238 'mul' 'mul_ln89' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 239 [1/1] (0.00ns) (grouped into DSP with root node add_ln119_2)   --->   "%sext_ln91 = sext i32 %mul_ln89" [data/benchmarks/gsm/gsm_lpc.c:91]   --->   Operation 239 'sext' 'sext_ln91' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 240 [1/1] (1.94ns)   --->   "%mul_ln91 = mul i32 %sext_ln89_1, i32 %sext_ln84_1" [data/benchmarks/gsm/gsm_lpc.c:91]   --->   Operation 240 'mul' 'mul_ln91' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 241 [1/1] (1.94ns)   --->   "%mul_ln93 = mul i32 %sext_ln93_1, i32 %sext_ln93_1" [data/benchmarks/gsm/gsm_lpc.c:93]   --->   Operation 241 'mul' 'mul_ln93' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln96 = sext i32 %mul_ln93" [data/benchmarks/gsm/gsm_lpc.c:96]   --->   Operation 242 'sext' 'sext_ln96' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 243 [1/3] (0.00ns) (grouped into DSP with root node add_ln119_4)   --->   "%mul_ln98 = mul i32 %sext_ln98_2, i32 %sext_ln98_2" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 243 'mul' 'mul_ln98' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 244 [1/1] (0.00ns) (grouped into DSP with root node add_ln119_4)   --->   "%sext_ln102 = sext i32 %mul_ln98" [data/benchmarks/gsm/gsm_lpc.c:102]   --->   Operation 244 'sext' 'sext_ln102' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 245 [1/1] (1.94ns)   --->   "%mul_ln102 = mul i32 %sext_ln98_2, i32 %sext_ln84_1" [data/benchmarks/gsm/gsm_lpc.c:102]   --->   Operation 245 'mul' 'mul_ln102' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 246 [1/3] (0.00ns) (grouped into DSP with root node add_ln119_6)   --->   "%mul_ln104 = mul i32 %sext_ln104_2, i32 %sext_ln104_2" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 246 'mul' 'mul_ln104' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 247 [1/1] (0.00ns) (grouped into DSP with root node add_ln119_6)   --->   "%sext_ln107_1 = sext i32 %mul_ln104" [data/benchmarks/gsm/gsm_lpc.c:107]   --->   Operation 247 'sext' 'sext_ln107_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 248 [1/1] (1.94ns)   --->   "%mul_ln107 = mul i32 %sext_ln104_2, i32 %sext_ln89_1" [data/benchmarks/gsm/gsm_lpc.c:107]   --->   Operation 248 'mul' 'mul_ln107' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 249 [1/3] (0.00ns) (grouped into DSP with root node add_ln123_3)   --->   "%mul_ln108 = mul i32 %sext_ln104_2, i32 %sext_ln86_2" [data/benchmarks/gsm/gsm_lpc.c:108]   --->   Operation 249 'mul' 'mul_ln108' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 250 [1/1] (0.00ns) (grouped into DSP with root node add_ln123_3)   --->   "%sext_ln109 = sext i32 %mul_ln108" [data/benchmarks/gsm/gsm_lpc.c:109]   --->   Operation 250 'sext' 'sext_ln109' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 251 [1/1] (1.94ns)   --->   "%mul_ln109 = mul i32 %sext_ln104_2, i32 %sext_ln84_1" [data/benchmarks/gsm/gsm_lpc.c:109]   --->   Operation 251 'mul' 'mul_ln109' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln109_1 = sext i32 %mul_ln109" [data/benchmarks/gsm/gsm_lpc.c:109]   --->   Operation 252 'sext' 'sext_ln109_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 253 [1/2] (0.71ns)   --->   "%L_ACF_load_5 = load i4 %L_ACF_addr_6" [data/benchmarks/gsm/gsm_lpc.c:109]   --->   Operation 253 'load' 'L_ACF_load_5' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_13 : Operation 254 [1/3] (0.00ns) (grouped into DSP with root node add_ln120_3)   --->   "%tmp20 = mul i33 %tmp19_cast, i33 %sext_ln93" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 254 'mul' 'tmp20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 255 [1/1] (0.00ns) (grouped into DSP with root node add_ln120_3)   --->   "%tmp20_cast = sext i33 %tmp20" [data/benchmarks/gsm/gsm_lpc.c:98]   --->   Operation 255 'sext' 'tmp20_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 256 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp22 = mul i33 %tmp21_cast, i33 %sext_ln86_1" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 256 'mul' 'tmp22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 257 [1/3] (0.00ns) (grouped into DSP with root node add_ln121_3)   --->   "%tmp26 = mul i33 %tmp25_cast, i33 %sext_ln93" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 257 'mul' 'tmp26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 258 [1/1] (0.00ns) (grouped into DSP with root node add_ln121_3)   --->   "%tmp26_cast = sext i33 %tmp26" [data/benchmarks/gsm/gsm_lpc.c:104]   --->   Operation 258 'sext' 'tmp26_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 259 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp28 = mul i33 %tmp27_cast, i33 %sext_ln93" [data/benchmarks/gsm/gsm_lpc.c:111]   --->   Operation 259 'mul' 'tmp28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i33 %tmp28" [data/benchmarks/gsm/gsm_lpc.c:115]   --->   Operation 260 'sext' 'sext_ln115' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 261 [1/1] (1.94ns)   --->   "%mul_ln117 = mul i32 %sext_ln111_1, i32 %sext_ln84_1" [data/benchmarks/gsm/gsm_lpc.c:117]   --->   Operation 261 'mul' 'mul_ln117' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln117_1 = sext i32 %mul_ln117" [data/benchmarks/gsm/gsm_lpc.c:117]   --->   Operation 262 'sext' 'sext_ln117_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 263 [1/2] (0.71ns)   --->   "%L_ACF_load_6 = load i4 %L_ACF_addr_7" [data/benchmarks/gsm/gsm_lpc.c:117]   --->   Operation 263 'load' 'L_ACF_load_6' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_13 : Operation 264 [1/1] (1.14ns)   --->   "%add_ln119_1 = add i64 %L_ACF_load, i64 %sext_ln84_2" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 264 'add' 'add_ln119_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 265 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln119_2 = add i33 %sext_ln87, i33 %sext_ln91" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 265 'add' 'add_ln119_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 266 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln119_4 = add i33 %sext_ln96, i33 %sext_ln102" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 266 'add' 'add_ln119_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 267 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln119_5 = add i33 %mul_ln111_cast, i33 %sext_ln119_2" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 267 'add' 'add_ln119_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 268 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln119_6 = add i33 %add_ln119_5, i33 %sext_ln107_1" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 268 'add' 'add_ln119_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 269 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln120_2 = add i33 %tmp18, i33 %sext_ln120" [data/benchmarks/gsm/gsm_lpc.c:120]   --->   Operation 269 'add' 'add_ln120_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln120_1 = sext i33 %add_ln120_2" [data/benchmarks/gsm/gsm_lpc.c:120]   --->   Operation 270 'sext' 'sext_ln120_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 271 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln120_3 = add i34 %sext_ln120_1, i34 %tmp20_cast" [data/benchmarks/gsm/gsm_lpc.c:120]   --->   Operation 271 'add' 'add_ln120_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 272 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln121_2 = add i33 %tmp24, i33 %sext_ln121" [data/benchmarks/gsm/gsm_lpc.c:121]   --->   Operation 272 'add' 'add_ln121_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln121_1 = sext i33 %add_ln121_2" [data/benchmarks/gsm/gsm_lpc.c:121]   --->   Operation 273 'sext' 'sext_ln121_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 274 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln121_3 = add i34 %sext_ln121_1, i34 %tmp26_cast" [data/benchmarks/gsm/gsm_lpc.c:121]   --->   Operation 274 'add' 'add_ln121_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 275 [1/3] (0.00ns) (grouped into DSP with root node add_ln122_2)   --->   "%tmp30 = mul i33 %tmp29_cast, i33 %sext_ln98" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 275 'mul' 'tmp30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 276 [1/1] (0.00ns) (grouped into DSP with root node add_ln122_2)   --->   "%sext_ln122 = sext i33 %tmp30" [data/benchmarks/gsm/gsm_lpc.c:122]   --->   Operation 276 'sext' 'sext_ln122' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 277 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln122_2 = add i34 %sext_ln115, i34 %sext_ln122" [data/benchmarks/gsm/gsm_lpc.c:122]   --->   Operation 277 'add' 'add_ln122_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 278 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln123_2 = add i33 %sext_ln116, i33 %sext_ln123" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 278 'add' 'add_ln123_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 279 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln123_3 = add i33 %add_ln123_2, i33 %sext_ln109" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 279 'add' 'add_ln123_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 280 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln124_1 = add i64 %L_ACF_load_5, i64 %sext_ln109_1" [data/benchmarks/gsm/gsm_lpc.c:124]   --->   Operation 280 'add' 'add_ln124_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 281 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln124_2 = add i33 %sext_ln117, i33 %sext_ln124" [data/benchmarks/gsm/gsm_lpc.c:124]   --->   Operation 281 'add' 'add_ln124_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln124_1 = sext i33 %add_ln124_2" [data/benchmarks/gsm/gsm_lpc.c:124]   --->   Operation 282 'sext' 'sext_ln124_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 283 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln124 = add i64 %sext_ln124_1, i64 %add_ln124_1" [data/benchmarks/gsm/gsm_lpc.c:124]   --->   Operation 283 'add' 'add_ln124' <Predicate = true> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 284 [1/3] (0.00ns) (grouped into DSP with root node add_ln125_1)   --->   "%mul_ln125 = mul i32 %sext_ln119_1, i32 %sext_ln86_2" [data/benchmarks/gsm/gsm_lpc.c:125]   --->   Operation 284 'mul' 'mul_ln125' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 285 [1/1] (0.00ns) (grouped into DSP with root node add_ln125_1)   --->   "%sext_ln125 = sext i32 %mul_ln125" [data/benchmarks/gsm/gsm_lpc.c:125]   --->   Operation 285 'sext' 'sext_ln125' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 286 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln125_1 = add i33 %sext_ln117_1, i33 %sext_ln125" [data/benchmarks/gsm/gsm_lpc.c:125]   --->   Operation 286 'add' 'add_ln125_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 287 [1/1] (1.94ns)   --->   "%mul_ln126 = mul i32 %sext_ln119_1, i32 %sext_ln84_1" [data/benchmarks/gsm/gsm_lpc.c:126]   --->   Operation 287 'mul' 'mul_ln126' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 288 [1/1] (0.00ns)   --->   "%L_ACF_addr_8 = getelementptr i64 %L_ACF, i64 0, i64 7" [data/benchmarks/gsm/gsm_lpc.c:126]   --->   Operation 288 'getelementptr' 'L_ACF_addr_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 289 [2/2] (0.71ns)   --->   "%L_ACF_load_7 = load i4 %L_ACF_addr_8" [data/benchmarks/gsm/gsm_lpc.c:126]   --->   Operation 289 'load' 'L_ACF_load_7' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_13 : Operation 290 [1/1] (0.00ns)   --->   "%L_ACF_addr_9 = getelementptr i64 %L_ACF, i64 0, i64 8"   --->   Operation 290 'getelementptr' 'L_ACF_addr_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 291 [2/2] (0.71ns)   --->   "%L_ACF_load_8 = load i4 %L_ACF_addr_9" [data/benchmarks/gsm/gsm_lpc.c:140]   --->   Operation 291 'load' 'L_ACF_load_8' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>

State 14 <SV = 13> <Delay = 2.76>
ST_14 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln91_1 = sext i32 %mul_ln91" [data/benchmarks/gsm/gsm_lpc.c:91]   --->   Operation 292 'sext' 'sext_ln91_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln102_1 = sext i32 %mul_ln102" [data/benchmarks/gsm/gsm_lpc.c:102]   --->   Operation 293 'sext' 'sext_ln102_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i32 %mul_ln107" [data/benchmarks/gsm/gsm_lpc.c:108]   --->   Operation 294 'sext' 'sext_ln108' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 295 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp22 = mul i33 %tmp21_cast, i33 %sext_ln86_1" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 295 'mul' 'tmp22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 296 [1/1] (0.00ns)   --->   "%tmp22_cast = sext i33 %tmp22" [data/benchmarks/gsm/gsm_lpc.c:89]   --->   Operation 296 'sext' 'tmp22_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 297 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln119_2 = add i33 %sext_ln87, i33 %sext_ln91" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 297 'add' 'add_ln119_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln119_3 = sext i33 %add_ln119_2" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 298 'sext' 'sext_ln119_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 299 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_3 = add i64 %sext_ln119_3, i64 %add_ln119_1" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 299 'add' 'add_ln119_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 300 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln119_4 = add i33 %sext_ln96, i33 %sext_ln102" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 300 'add' 'add_ln119_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln119_4 = sext i33 %add_ln119_4" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 301 'sext' 'sext_ln119_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 302 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln119_6 = add i33 %add_ln119_5, i33 %sext_ln107_1" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 302 'add' 'add_ln119_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln119_5 = sext i33 %add_ln119_6" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 303 'sext' 'sext_ln119_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 304 [1/1] (0.89ns)   --->   "%add_ln119_7 = add i34 %sext_ln119_5, i34 %sext_ln119_4" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 304 'add' 'add_ln119_7' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln119_6 = sext i34 %add_ln119_7" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 305 'sext' 'sext_ln119_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 306 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln119 = add i64 %sext_ln119_6, i64 %add_ln119_3" [data/benchmarks/gsm/gsm_lpc.c:119]   --->   Operation 306 'add' 'add_ln119' <Predicate = true> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120_1 = add i64 %L_ACF_load_1, i64 %tmp22_cast" [data/benchmarks/gsm/gsm_lpc.c:120]   --->   Operation 307 'add' 'add_ln120_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 308 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln120_3 = add i34 %sext_ln120_1, i34 %tmp20_cast" [data/benchmarks/gsm/gsm_lpc.c:120]   --->   Operation 308 'add' 'add_ln120_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln120_2 = sext i34 %add_ln120_3" [data/benchmarks/gsm/gsm_lpc.c:120]   --->   Operation 309 'sext' 'sext_ln120_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 310 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln120 = add i64 %sext_ln120_2, i64 %add_ln120_1" [data/benchmarks/gsm/gsm_lpc.c:120]   --->   Operation 310 'add' 'add_ln120' <Predicate = true> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_1 = add i64 %L_ACF_load_2, i64 %sext_ln91_1" [data/benchmarks/gsm/gsm_lpc.c:121]   --->   Operation 311 'add' 'add_ln121_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 312 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln121_3 = add i34 %sext_ln121_1, i34 %tmp26_cast" [data/benchmarks/gsm/gsm_lpc.c:121]   --->   Operation 312 'add' 'add_ln121_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln121_2 = sext i34 %add_ln121_3" [data/benchmarks/gsm/gsm_lpc.c:121]   --->   Operation 313 'sext' 'sext_ln121_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 314 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln121 = add i64 %sext_ln121_2, i64 %add_ln121_1" [data/benchmarks/gsm/gsm_lpc.c:121]   --->   Operation 314 'add' 'add_ln121' <Predicate = true> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 315 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln122_1 = add i64 %L_ACF_load_3, i64 %sext_ln108" [data/benchmarks/gsm/gsm_lpc.c:122]   --->   Operation 315 'add' 'add_ln122_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 316 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln122_2 = add i34 %sext_ln115, i34 %sext_ln122" [data/benchmarks/gsm/gsm_lpc.c:122]   --->   Operation 316 'add' 'add_ln122_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln122_1 = sext i34 %add_ln122_2" [data/benchmarks/gsm/gsm_lpc.c:122]   --->   Operation 317 'sext' 'sext_ln122_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 318 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln122 = add i64 %sext_ln122_1, i64 %add_ln122_1" [data/benchmarks/gsm/gsm_lpc.c:122]   --->   Operation 318 'add' 'add_ln122' <Predicate = true> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 319 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln123_1 = add i64 %L_ACF_load_4, i64 %sext_ln102_1" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 319 'add' 'add_ln123_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 320 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln123_3 = add i33 %add_ln123_2, i33 %sext_ln109" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 320 'add' 'add_ln123_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln123_1 = sext i33 %add_ln123_3" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 321 'sext' 'sext_ln123_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 322 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln123 = add i64 %sext_ln123_1, i64 %add_ln123_1" [data/benchmarks/gsm/gsm_lpc.c:123]   --->   Operation 322 'add' 'add_ln123' <Predicate = true> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 323 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln125_1 = add i33 %sext_ln117_1, i33 %sext_ln125" [data/benchmarks/gsm/gsm_lpc.c:125]   --->   Operation 323 'add' 'add_ln125_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln125_1 = sext i33 %add_ln125_1" [data/benchmarks/gsm/gsm_lpc.c:125]   --->   Operation 324 'sext' 'sext_ln125_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 325 [1/1] (1.14ns)   --->   "%add_ln125 = add i64 %sext_ln125_1, i64 %L_ACF_load_6" [data/benchmarks/gsm/gsm_lpc.c:125]   --->   Operation 325 'add' 'add_ln125' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i32 %mul_ln126" [data/benchmarks/gsm/gsm_lpc.c:126]   --->   Operation 326 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 327 [1/2] (0.71ns)   --->   "%L_ACF_load_7 = load i4 %L_ACF_addr_8" [data/benchmarks/gsm/gsm_lpc.c:126]   --->   Operation 327 'load' 'L_ACF_load_7' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_14 : Operation 328 [1/1] (1.14ns)   --->   "%add_ln126 = add i64 %L_ACF_load_7, i64 %sext_ln126" [data/benchmarks/gsm/gsm_lpc.c:126]   --->   Operation 328 'add' 'add_ln126' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 329 [1/2] (0.71ns)   --->   "%L_ACF_load_8 = load i4 %L_ACF_addr_9" [data/benchmarks/gsm/gsm_lpc.c:140]   --->   Operation 329 'load' 'L_ACF_load_8' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_14 : Operation 330 [2/2] (0.38ns)   --->   "%call_ln140 = call void @Autocorrelation_Pipeline_Autocorrelation_label3, i64 %L_ACF_load_8, i64 %add_ln126, i64 %add_ln125, i64 %add_ln124, i64 %add_ln123, i64 %add_ln122, i64 %add_ln121, i64 %add_ln120, i64 %add_ln119, i16 %indata, i64 %p_loc, i64 %p_loc27, i64 %p_loc28, i64 %p_loc29, i64 %p_loc30, i64 %p_loc31, i64 %p_loc32, i64 %p_loc33, i64 %p_loc34" [data/benchmarks/gsm/gsm_lpc.c:140]   --->   Operation 330 'call' 'call_ln140' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 331 [1/2] (0.00ns)   --->   "%call_ln140 = call void @Autocorrelation_Pipeline_Autocorrelation_label3, i64 %L_ACF_load_8, i64 %add_ln126, i64 %add_ln125, i64 %add_ln124, i64 %add_ln123, i64 %add_ln122, i64 %add_ln121, i64 %add_ln120, i64 %add_ln119, i16 %indata, i64 %p_loc, i64 %p_loc27, i64 %p_loc28, i64 %p_loc29, i64 %p_loc30, i64 %p_loc31, i64 %p_loc32, i64 %p_loc33, i64 %p_loc34" [data/benchmarks/gsm/gsm_lpc.c:140]   --->   Operation 331 'call' 'call_ln140' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.71>
ST_16 : Operation 332 [1/1] (0.00ns)   --->   "%p_loc33_load = load i64 %p_loc33"   --->   Operation 332 'load' 'p_loc33_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 333 [1/1] (0.00ns)   --->   "%p_loc34_load = load i64 %p_loc34"   --->   Operation 333 'load' 'p_loc34_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 334 [1/1] (0.71ns)   --->   "%store_ln132 = store i64 %p_loc34_load, i4 %L_ACF_addr" [data/benchmarks/gsm/gsm_lpc.c:132]   --->   Operation 334 'store' 'store_ln132' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_16 : Operation 335 [1/1] (0.71ns)   --->   "%store_ln133 = store i64 %p_loc33_load, i4 %L_ACF_addr_2" [data/benchmarks/gsm/gsm_lpc.c:133]   --->   Operation 335 'store' 'store_ln133' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>

State 17 <SV = 16> <Delay = 0.71>
ST_17 : Operation 336 [1/1] (0.00ns)   --->   "%p_loc31_load = load i64 %p_loc31"   --->   Operation 336 'load' 'p_loc31_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 337 [1/1] (0.00ns)   --->   "%p_loc32_load = load i64 %p_loc32"   --->   Operation 337 'load' 'p_loc32_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 338 [1/1] (0.71ns)   --->   "%store_ln134 = store i64 %p_loc32_load, i4 %L_ACF_addr_3" [data/benchmarks/gsm/gsm_lpc.c:134]   --->   Operation 338 'store' 'store_ln134' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_17 : Operation 339 [1/1] (0.71ns)   --->   "%store_ln135 = store i64 %p_loc31_load, i4 %L_ACF_addr_4" [data/benchmarks/gsm/gsm_lpc.c:135]   --->   Operation 339 'store' 'store_ln135' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>

State 18 <SV = 17> <Delay = 0.71>
ST_18 : Operation 340 [1/1] (0.00ns)   --->   "%p_loc29_load = load i64 %p_loc29"   --->   Operation 340 'load' 'p_loc29_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 341 [1/1] (0.00ns)   --->   "%p_loc30_load = load i64 %p_loc30"   --->   Operation 341 'load' 'p_loc30_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 342 [1/1] (0.71ns)   --->   "%store_ln136 = store i64 %p_loc30_load, i4 %L_ACF_addr_5" [data/benchmarks/gsm/gsm_lpc.c:136]   --->   Operation 342 'store' 'store_ln136' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_18 : Operation 343 [1/1] (0.71ns)   --->   "%store_ln137 = store i64 %p_loc29_load, i4 %L_ACF_addr_6" [data/benchmarks/gsm/gsm_lpc.c:137]   --->   Operation 343 'store' 'store_ln137' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>

State 19 <SV = 18> <Delay = 0.71>
ST_19 : Operation 344 [1/1] (0.00ns)   --->   "%p_loc27_load = load i64 %p_loc27"   --->   Operation 344 'load' 'p_loc27_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 345 [1/1] (0.00ns)   --->   "%p_loc28_load = load i64 %p_loc28"   --->   Operation 345 'load' 'p_loc28_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 346 [1/1] (0.71ns)   --->   "%store_ln138 = store i64 %p_loc28_load, i4 %L_ACF_addr_7" [data/benchmarks/gsm/gsm_lpc.c:138]   --->   Operation 346 'store' 'store_ln138' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_19 : Operation 347 [1/1] (0.71ns)   --->   "%store_ln139 = store i64 %p_loc27_load, i4 %L_ACF_addr_8" [data/benchmarks/gsm/gsm_lpc.c:139]   --->   Operation 347 'store' 'store_ln139' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>

State 20 <SV = 19> <Delay = 0.71>
ST_20 : Operation 348 [1/1] (0.00ns)   --->   "%p_loc_load = load i64 %p_loc"   --->   Operation 348 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 349 [1/1] (0.71ns)   --->   "%store_ln140 = store i64 %p_loc_load, i4 %L_ACF_addr_9" [data/benchmarks/gsm/gsm_lpc.c:140]   --->   Operation 349 'store' 'store_ln140' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 350 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Autocorrelation_Pipeline_Autocorrelation_label4, i64 %L_ACF"   --->   Operation 350 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 351 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Autocorrelation_Pipeline_Autocorrelation_label4, i64 %L_ACF"   --->   Operation 351 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln150 = br i1 %icmp_ln62, void %if.end344, void %Autocorrelation_label5" [data/benchmarks/gsm/gsm_lpc.c:150]   --->   Operation 352 'br' 'br_ln150' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 353 [1/1] (0.00ns)   --->   "%empty_89 = trunc i6 %scalauto_2" [data/benchmarks/gsm/gsm_lpc.c:57]   --->   Operation 353 'trunc' 'empty_89' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_22 : Operation 354 [2/2] (0.00ns)   --->   "%call_ln57 = call void @Autocorrelation_Pipeline_Autocorrelation_label5, i16 %indata, i3 %empty_89" [data/benchmarks/gsm/gsm_lpc.c:57]   --->   Operation 354 'call' 'call_ln57' <Predicate = (icmp_ln62)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 355 [1/2] (0.00ns)   --->   "%call_ln57 = call void @Autocorrelation_Pipeline_Autocorrelation_label5, i16 %indata, i3 %empty_89" [data/benchmarks/gsm/gsm_lpc.c:57]   --->   Operation 355 'call' 'call_ln57' <Predicate = (icmp_ln62)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end344"   --->   Operation 356 'br' 'br_ln0' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_23 : Operation 357 [1/1] (0.00ns)   --->   "%ret_ln157 = ret" [data/benchmarks/gsm/gsm_lpc.c:157]   --->   Operation 357 'ret' 'ret_ln157' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 1.092ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'Autocorrelation_Pipeline_Autocorrelation_label0' [15]  (1.092 ns)

 <State 3>: 1.307ns
The critical path consists of the following:
	'load' operation 16 bit ('smax_loc_load') on local variable 'smax_loc' [16]  (0.000 ns)
	'select' operation 32 bit ('select_ln105', data/benchmarks/gsm/gsm_add.c:105->data/benchmarks/gsm/gsm_lpc.c:60) [22]  (0.000 ns)
	'xor' operation 32 bit ('a', data/benchmarks/gsm/gsm_add.c:105->data/benchmarks/gsm/gsm_lpc.c:60) [26]  (0.278 ns)
	'icmp' operation 1 bit ('icmp_ln112', data/benchmarks/gsm/gsm_add.c:112->data/benchmarks/gsm/gsm_lpc.c:60) [29]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln112', data/benchmarks/gsm/gsm_add.c:112->data/benchmarks/gsm/gsm_lpc.c:60) [55]  (0.000 ns)
	'and' operation 1 bit ('and_ln107_7', data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60) [56]  (0.000 ns)
	'and' operation 1 bit ('and_ln107_8', data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60) [57]  (0.122 ns)
	'or' operation 1 bit ('or_ln107', data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60) [59]  (0.122 ns)

 <State 4>: 4.129ns
The critical path consists of the following:
	'load' operation 4 bit ('bitoff_load_4', data/benchmarks/gsm/gsm_add.c:114->data/benchmarks/gsm/gsm_lpc.c:60) on array 'bitoff' [41]  (0.610 ns)
	'add' operation 4 bit ('add_ln112_5', data/benchmarks/gsm/gsm_add.c:112->data/benchmarks/gsm/gsm_lpc.c:60) [42]  (0.708 ns)
	'select' operation 5 bit ('select_ln107', data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60) [58]  (0.000 ns)
	'select' operation 5 bit ('select_ln107_5', data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60) [62]  (0.278 ns)
	'select' operation 6 bit ('select_ln107_6', data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:60) [65]  (0.000 ns)
	'sub' operation 6 bit ('scalauto', data/benchmarks/gsm/gsm_lpc.c:60) [66]  (0.706 ns)
	'select' operation 6 bit ('scalauto', data/benchmarks/gsm/gsm_lpc.c:57) [67]  (0.293 ns)
	'add' operation 6 bit ('add_ln62', data/benchmarks/gsm/gsm_lpc.c:62) [69]  (0.706 ns)
	'lshr' operation 15 bit ('b_assign', data/benchmarks/gsm/gsm_lpc.c:62) [76]  (0.827 ns)

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 1.177ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('indata_addr_2', data/benchmarks/gsm/gsm_lpc.c:73) [80]  (0.000 ns)
	'load' operation 16 bit ('sl', data/benchmarks/gsm/gsm_lpc.c:73) on array 'indata' [81]  (1.177 ns)

 <State 7>: 1.177ns
The critical path consists of the following:
	'load' operation 16 bit ('sl', data/benchmarks/gsm/gsm_lpc.c:73) on array 'indata' [81]  (1.177 ns)

 <State 8>: 1.177ns
The critical path consists of the following:
	'load' operation 16 bit ('sl', data/benchmarks/gsm/gsm_lpc.c:88) on array 'indata' [98]  (1.177 ns)

 <State 9>: 1.177ns
The critical path consists of the following:
	'load' operation 16 bit ('sl', data/benchmarks/gsm/gsm_lpc.c:97) on array 'indata' [116]  (1.177 ns)

 <State 10>: 4.569ns
The critical path consists of the following:
	'load' operation 16 bit ('sl', data/benchmarks/gsm/gsm_lpc.c:110) on array 'indata' [142]  (1.177 ns)
	'add' operation 17 bit of DSP[167] ('tmp27', data/benchmarks/gsm/gsm_lpc.c:111) [165]  (2.396 ns)
	'mul' operation 33 bit of DSP[167] ('tmp28', data/benchmarks/gsm/gsm_lpc.c:111) [167]  (0.996 ns)

 <State 11>: 3.869ns
The critical path consists of the following:
	'load' operation 16 bit ('sl', data/benchmarks/gsm/gsm_lpc.c:85) on array 'indata' [89]  (1.177 ns)
	'add' operation 17 bit of DSP[208] ('tmp25', data/benchmarks/gsm/gsm_lpc.c:104) [161]  (1.696 ns)
	'mul' operation 33 bit of DSP[208] ('tmp26', data/benchmarks/gsm/gsm_lpc.c:104) [163]  (0.996 ns)

 <State 12>: 2.585ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln111', data/benchmarks/gsm/gsm_lpc.c:111) [145]  (1.940 ns)
	'add' operation 33 bit of DSP[189] ('add_ln119_5', data/benchmarks/gsm/gsm_lpc.c:119) [189]  (0.645 ns)

 <State 13>: 3.087ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln84', data/benchmarks/gsm/gsm_lpc.c:84) [85]  (1.940 ns)
	'add' operation 64 bit ('add_ln119_1', data/benchmarks/gsm/gsm_lpc.c:119) [183]  (1.147 ns)

 <State 14>: 2.765ns
The critical path consists of the following:
	'add' operation 33 bit of DSP[187] ('add_ln119_4', data/benchmarks/gsm/gsm_lpc.c:119) [187]  (0.645 ns)
	'add' operation 34 bit ('add_ln119_7', data/benchmarks/gsm/gsm_lpc.c:119) [192]  (0.890 ns)
	'add' operation 64 bit ('add_ln119', data/benchmarks/gsm/gsm_lpc.c:119) [194]  (0.843 ns)
	'call' operation 0 bit ('call_ln140', data/benchmarks/gsm/gsm_lpc.c:140) to 'Autocorrelation_Pipeline_Autocorrelation_label3' [244]  (0.387 ns)

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('p_loc34_load') on local variable 'p_loc34' [253]  (0.000 ns)
	'store' operation 0 bit ('store_ln132', data/benchmarks/gsm/gsm_lpc.c:132) of variable 'p_loc34_load' on array 'L_ACF' [254]  (0.714 ns)

 <State 17>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('p_loc32_load') on local variable 'p_loc32' [251]  (0.000 ns)
	'store' operation 0 bit ('store_ln134', data/benchmarks/gsm/gsm_lpc.c:134) of variable 'p_loc32_load' on array 'L_ACF' [256]  (0.714 ns)

 <State 18>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('p_loc30_load') on local variable 'p_loc30' [249]  (0.000 ns)
	'store' operation 0 bit ('store_ln136', data/benchmarks/gsm/gsm_lpc.c:136) of variable 'p_loc30_load' on array 'L_ACF' [258]  (0.714 ns)

 <State 19>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('p_loc28_load') on local variable 'p_loc28' [247]  (0.000 ns)
	'store' operation 0 bit ('store_ln138', data/benchmarks/gsm/gsm_lpc.c:138) of variable 'p_loc28_load' on array 'L_ACF' [260]  (0.714 ns)

 <State 20>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('p_loc_load') on local variable 'p_loc' [245]  (0.000 ns)
	'store' operation 0 bit ('store_ln140', data/benchmarks/gsm/gsm_lpc.c:140) of variable 'p_loc_load' on array 'L_ACF' [262]  (0.714 ns)

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
