--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1147 paths analyzed, 165 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.971ns.
--------------------------------------------------------------------------------
Slack:                  15.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_2 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.918ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_2 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y46.CQ      Tcko                  0.476   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_2
    SLICE_X15Y47.C6      net (fanout=6)        0.615   M_beta_game_boardout[2]
    SLICE_X15Y47.C       Tilo                  0.259   M_game_state_q_FSM_FFd1
                                                       beta_game/Mmux_M_alu_a91
    SLICE_X15Y47.A2      net (fanout=2)        0.548   beta_game/M_alu_a[2]
    SLICE_X15Y47.A       Tilo                  0.259   M_game_state_q_FSM_FFd1
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<0>_SW1
    SLICE_X16Y48.A2      net (fanout=1)        0.900   beta_game/alu/cmp/N32
    SLICE_X16Y48.COUT    Topcya                0.474   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<0>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.COUT    Tbyp                  0.093   beta_game/Mmux_out21
                                                       beta_game/alu/Mmux_out22_cy1
    SLICE_X15Y46.A5      net (fanout=2)        0.918   beta_game/Mmux_out21
    SLICE_X15Y46.CLK     Tas                   0.373   M_beta_game_debug[5]
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.918ns (1.934ns logic, 2.984ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  15.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_1 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.832ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_1 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y46.AQ      Tcko                  0.476   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_1
    SLICE_X15Y47.B3      net (fanout=6)        0.841   M_beta_game_boardout[1]
    SLICE_X15Y47.B       Tilo                  0.259   M_game_state_q_FSM_FFd1
                                                       beta_game/Mmux_M_alu_a81
    SLICE_X15Y47.A5      net (fanout=2)        0.236   beta_game/M_alu_a[1]
    SLICE_X15Y47.A       Tilo                  0.259   M_game_state_q_FSM_FFd1
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<0>_SW1
    SLICE_X16Y48.A2      net (fanout=1)        0.900   beta_game/alu/cmp/N32
    SLICE_X16Y48.COUT    Topcya                0.474   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<0>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.COUT    Tbyp                  0.093   beta_game/Mmux_out21
                                                       beta_game/alu/Mmux_out22_cy1
    SLICE_X15Y46.A5      net (fanout=2)        0.918   beta_game/Mmux_out21
    SLICE_X15Y46.CLK     Tas                   0.373   M_beta_game_debug[5]
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.832ns (1.934ns logic, 2.898ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  15.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_2 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.778ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_2 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y46.CQ      Tcko                  0.430   M_beta_game_debug[5]
                                                       beta_game/level/M_regs_q_2
    SLICE_X15Y47.C4      net (fanout=4)        0.521   M_beta_game_debug[2]
    SLICE_X15Y47.C       Tilo                  0.259   M_game_state_q_FSM_FFd1
                                                       beta_game/Mmux_M_alu_a91
    SLICE_X15Y47.A2      net (fanout=2)        0.548   beta_game/M_alu_a[2]
    SLICE_X15Y47.A       Tilo                  0.259   M_game_state_q_FSM_FFd1
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<0>_SW1
    SLICE_X16Y48.A2      net (fanout=1)        0.900   beta_game/alu/cmp/N32
    SLICE_X16Y48.COUT    Topcya                0.474   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<0>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.COUT    Tbyp                  0.093   beta_game/Mmux_out21
                                                       beta_game/alu/Mmux_out22_cy1
    SLICE_X15Y46.A5      net (fanout=2)        0.918   beta_game/Mmux_out21
    SLICE_X15Y46.CLK     Tas                   0.373   M_beta_game_debug[5]
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.778ns (1.888ns logic, 2.890ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  15.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.676ns (Levels of Logic = 4)
  Clock Path Skew:      -0.085ns (0.600 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y50.BQ      Tcko                  0.525   M_beta_game_boardout[0]
                                                       beta_game/board/M_regs_q_0
    SLICE_X16Y46.A4      net (fanout=4)        1.123   M_beta_game_boardout[0]
    SLICE_X16Y46.A       Tilo                  0.254   beta_game/alu/cmp/N31
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X16Y48.A1      net (fanout=2)        0.913   beta_game/M_alu_a[0]
    SLICE_X16Y48.COUT    Topcya                0.474   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<0>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.COUT    Tbyp                  0.093   beta_game/Mmux_out21
                                                       beta_game/alu/Mmux_out22_cy1
    SLICE_X15Y46.A5      net (fanout=2)        0.918   beta_game/Mmux_out21
    SLICE_X15Y46.CLK     Tas                   0.373   M_beta_game_debug[5]
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.676ns (1.719ns logic, 2.957ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  15.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_2 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.718ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_2 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y46.CQ      Tcko                  0.476   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_2
    SLICE_X16Y46.C1      net (fanout=6)        0.962   M_beta_game_boardout[2]
    SLICE_X16Y46.C       Tilo                  0.255   beta_game/alu/cmp/N31
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<0>_SW0
    SLICE_X16Y48.A3      net (fanout=1)        1.164   beta_game/alu/cmp/N31
    SLICE_X16Y48.COUT    Topcya                0.474   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<0>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.COUT    Tbyp                  0.093   beta_game/Mmux_out21
                                                       beta_game/alu/Mmux_out22_cy1
    SLICE_X15Y46.A5      net (fanout=2)        0.918   beta_game/Mmux_out21
    SLICE_X15Y46.CLK     Tas                   0.373   M_beta_game_debug[5]
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.718ns (1.671ns logic, 3.047ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  15.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_4 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.606ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_4 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.BQ      Tcko                  0.430   M_regs_q_4
                                                       beta_game/level/M_regs_q_4
    SLICE_X17Y46.C1      net (fanout=12)       0.764   M_regs_q_4
    SLICE_X17Y46.C       Tilo                  0.259   M_regs_q_4
                                                       beta_game/Mmux_M_alu_a111
    SLICE_X16Y48.B4      net (fanout=2)        1.283   beta_game/M_alu_a[4]
    SLICE_X16Y48.COUT    Topcyb                0.483   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.COUT    Tbyp                  0.093   beta_game/Mmux_out21
                                                       beta_game/alu/Mmux_out22_cy1
    SLICE_X15Y46.A5      net (fanout=2)        0.918   beta_game/Mmux_out21
    SLICE_X15Y46.CLK     Tas                   0.373   M_beta_game_debug[5]
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.606ns (1.638ns logic, 2.968ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  15.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_1 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.505ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_1 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y46.AQ      Tcko                  0.476   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_1
    SLICE_X16Y46.C2      net (fanout=6)        0.749   M_beta_game_boardout[1]
    SLICE_X16Y46.C       Tilo                  0.255   beta_game/alu/cmp/N31
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<0>_SW0
    SLICE_X16Y48.A3      net (fanout=1)        1.164   beta_game/alu/cmp/N31
    SLICE_X16Y48.COUT    Topcya                0.474   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<0>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.COUT    Tbyp                  0.093   beta_game/Mmux_out21
                                                       beta_game/alu/Mmux_out22_cy1
    SLICE_X15Y46.A5      net (fanout=2)        0.918   beta_game/Mmux_out21
    SLICE_X15Y46.CLK     Tas                   0.373   M_beta_game_debug[5]
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.505ns (1.671ns logic, 2.834ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  15.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_5 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.497ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.295 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_5 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y47.AQ      Tcko                  0.525   M_beta_game_boardout[6]
                                                       beta_game/board/M_regs_q_5
    SLICE_X13Y46.A3      net (fanout=5)        0.832   M_beta_game_boardout[5]
    SLICE_X13Y46.A       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a121
    SLICE_X16Y48.B2      net (fanout=2)        1.011   beta_game/M_alu_a[5]
    SLICE_X16Y48.COUT    Topcyb                0.483   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.COUT    Tbyp                  0.093   beta_game/Mmux_out21
                                                       beta_game/alu/Mmux_out22_cy1
    SLICE_X15Y46.A5      net (fanout=2)        0.918   beta_game/Mmux_out21
    SLICE_X15Y46.CLK     Tas                   0.373   M_beta_game_debug[5]
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.497ns (1.733ns logic, 2.764ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  15.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/level/M_regs_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.454ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.296 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/level/M_regs_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y50.BQ      Tcko                  0.525   M_beta_game_boardout[0]
                                                       beta_game/board/M_regs_q_0
    SLICE_X16Y46.A4      net (fanout=4)        1.123   M_beta_game_boardout[0]
    SLICE_X16Y46.A       Tilo                  0.254   beta_game/alu/cmp/N31
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X14Y46.A3      net (fanout=2)        0.554   beta_game/M_alu_a[0]
    SLICE_X14Y46.COUT    Topcya                0.495   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/M_alu_a[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X14Y47.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X14Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X14Y48.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X14Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[11]
    SLICE_X14Y49.BMUX    Tcinb                 0.277   beta_game/alu/M_add_n
                                                       beta_game/alu/add/Maddsub_holder_xor<15>
    SLICE_X15Y49.A2      net (fanout=1)        0.771   beta_game/alu/M_add_out[13]
    SLICE_X15Y49.CLK     Tas                   0.264   beta_game/M_regs_q_15
                                                       beta_game/alu/Mmux_out64
                                                       beta_game/level/M_regs_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.454ns (1.997ns logic, 2.457ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack:                  15.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/level/M_regs_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.439ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.296 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/level/M_regs_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y50.BQ      Tcko                  0.525   M_beta_game_boardout[0]
                                                       beta_game/board/M_regs_q_0
    SLICE_X17Y48.B3      net (fanout=4)        0.766   M_beta_game_boardout[0]
    SLICE_X17Y48.B       Tilo                  0.259   beta_game/M_alu_a[9]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X14Y46.A2      net (fanout=1)        0.914   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X14Y46.COUT    Topcya                0.472   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X14Y47.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X14Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X14Y48.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X14Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[11]
    SLICE_X14Y49.BMUX    Tcinb                 0.277   beta_game/alu/M_add_n
                                                       beta_game/alu/add/Maddsub_holder_xor<15>
    SLICE_X15Y49.A2      net (fanout=1)        0.771   beta_game/alu/M_add_out[13]
    SLICE_X15Y49.CLK     Tas                   0.264   beta_game/M_regs_q_15
                                                       beta_game/alu/Mmux_out64
                                                       beta_game/level/M_regs_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.439ns (1.979ns logic, 2.460ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack:                  15.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/level/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.340ns (Levels of Logic = 4)
  Clock Path Skew:      -0.085ns (0.600 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/level/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y50.BQ      Tcko                  0.525   M_beta_game_boardout[0]
                                                       beta_game/board/M_regs_q_0
    SLICE_X16Y46.A4      net (fanout=4)        1.123   M_beta_game_boardout[0]
    SLICE_X16Y46.A       Tilo                  0.254   beta_game/alu/cmp/N31
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X14Y46.A3      net (fanout=2)        0.554   beta_game/M_alu_a[0]
    SLICE_X14Y46.COUT    Topcya                0.495   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/M_alu_a[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X14Y47.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X15Y46.D2      net (fanout=1)        0.736   beta_game/alu/M_add_out[5]
    SLICE_X15Y46.CLK     Tas                   0.373   M_beta_game_debug[5]
                                                       beta_game/alu/Mmux_out134
                                                       beta_game/level/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.340ns (1.924ns logic, 2.416ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack:                  15.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/level/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.325ns (Levels of Logic = 4)
  Clock Path Skew:      -0.085ns (0.600 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/level/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y50.BQ      Tcko                  0.525   M_beta_game_boardout[0]
                                                       beta_game/board/M_regs_q_0
    SLICE_X17Y48.B3      net (fanout=4)        0.766   M_beta_game_boardout[0]
    SLICE_X17Y48.B       Tilo                  0.259   beta_game/M_alu_a[9]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X14Y46.A2      net (fanout=1)        0.914   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X14Y46.COUT    Topcya                0.472   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X14Y47.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X15Y46.D2      net (fanout=1)        0.736   beta_game/alu/M_add_out[5]
    SLICE_X15Y46.CLK     Tas                   0.373   M_beta_game_debug[5]
                                                       beta_game/alu/Mmux_out134
                                                       beta_game/level/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.325ns (1.906ns logic, 2.419ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack:                  15.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/level/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.322ns (Levels of Logic = 4)
  Clock Path Skew:      -0.085ns (0.600 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/level/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y50.BQ      Tcko                  0.525   M_beta_game_boardout[0]
                                                       beta_game/board/M_regs_q_0
    SLICE_X16Y46.A4      net (fanout=4)        1.123   M_beta_game_boardout[0]
    SLICE_X16Y46.A       Tilo                  0.254   beta_game/alu/cmp/N31
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X14Y46.A3      net (fanout=2)        0.554   beta_game/M_alu_a[0]
    SLICE_X14Y46.COUT    Topcya                0.495   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/M_alu_a[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X14Y47.CMUX    Tcinc                 0.289   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X12Y47.A2      net (fanout=1)        0.740   beta_game/alu/M_add_out[6]
    SLICE_X12Y47.CLK     Tas                   0.339   M_beta_game_debug[7]
                                                       beta_game/alu/Mmux_out144
                                                       beta_game/level/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.322ns (1.902ns logic, 2.420ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack:                  15.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/level/M_regs_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.385ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.296 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/level/M_regs_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y50.BQ      Tcko                  0.525   M_beta_game_boardout[0]
                                                       beta_game/board/M_regs_q_0
    SLICE_X16Y46.A4      net (fanout=4)        1.123   M_beta_game_boardout[0]
    SLICE_X16Y46.A       Tilo                  0.254   beta_game/alu/cmp/N31
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X14Y46.A3      net (fanout=2)        0.554   beta_game/M_alu_a[0]
    SLICE_X14Y46.COUT    Topcya                0.495   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/M_alu_a[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X14Y47.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X14Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X14Y48.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X14Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[11]
    SLICE_X14Y49.DMUX    Tcind                 0.289   beta_game/alu/M_add_n
                                                       beta_game/alu/add/Maddsub_holder_xor<15>
    SLICE_X15Y49.B4      net (fanout=1)        0.581   beta_game/alu/M_add_n
    SLICE_X15Y49.CLK     Tas                   0.373   beta_game/M_regs_q_15
                                                       beta_game/alu/Mmux_out86
                                                       beta_game/level/M_regs_q_15
    -------------------------------------------------  ---------------------------
    Total                                      4.385ns (2.118ns logic, 2.267ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack:                  15.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_1 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.392ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_1 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y46.BQ      Tcko                  0.430   M_beta_game_debug[5]
                                                       beta_game/level/M_regs_q_1
    SLICE_X15Y47.B5      net (fanout=4)        0.447   M_beta_game_debug[1]
    SLICE_X15Y47.B       Tilo                  0.259   M_game_state_q_FSM_FFd1
                                                       beta_game/Mmux_M_alu_a81
    SLICE_X15Y47.A5      net (fanout=2)        0.236   beta_game/M_alu_a[1]
    SLICE_X15Y47.A       Tilo                  0.259   M_game_state_q_FSM_FFd1
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<0>_SW1
    SLICE_X16Y48.A2      net (fanout=1)        0.900   beta_game/alu/cmp/N32
    SLICE_X16Y48.COUT    Topcya                0.474   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<0>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.COUT    Tbyp                  0.093   beta_game/Mmux_out21
                                                       beta_game/alu/Mmux_out22_cy1
    SLICE_X15Y46.A5      net (fanout=2)        0.918   beta_game/Mmux_out21
    SLICE_X15Y46.CLK     Tas                   0.373   M_beta_game_debug[5]
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.392ns (1.888ns logic, 2.504ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack:                  15.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/level/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.307ns (Levels of Logic = 4)
  Clock Path Skew:      -0.085ns (0.600 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/level/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y50.BQ      Tcko                  0.525   M_beta_game_boardout[0]
                                                       beta_game/board/M_regs_q_0
    SLICE_X17Y48.B3      net (fanout=4)        0.766   M_beta_game_boardout[0]
    SLICE_X17Y48.B       Tilo                  0.259   beta_game/M_alu_a[9]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X14Y46.A2      net (fanout=1)        0.914   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X14Y46.COUT    Topcya                0.472   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X14Y47.CMUX    Tcinc                 0.289   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X12Y47.A2      net (fanout=1)        0.740   beta_game/alu/M_add_out[6]
    SLICE_X12Y47.CLK     Tas                   0.339   M_beta_game_debug[7]
                                                       beta_game/alu/Mmux_out144
                                                       beta_game/level/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.307ns (1.884ns logic, 2.423ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  15.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/level/M_regs_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.370ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.296 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/level/M_regs_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y50.BQ      Tcko                  0.525   M_beta_game_boardout[0]
                                                       beta_game/board/M_regs_q_0
    SLICE_X17Y48.B3      net (fanout=4)        0.766   M_beta_game_boardout[0]
    SLICE_X17Y48.B       Tilo                  0.259   beta_game/M_alu_a[9]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X14Y46.A2      net (fanout=1)        0.914   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X14Y46.COUT    Topcya                0.472   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X14Y47.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X14Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X14Y48.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X14Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[11]
    SLICE_X14Y49.DMUX    Tcind                 0.289   beta_game/alu/M_add_n
                                                       beta_game/alu/add/Maddsub_holder_xor<15>
    SLICE_X15Y49.B4      net (fanout=1)        0.581   beta_game/alu/M_add_n
    SLICE_X15Y49.CLK     Tas                   0.373   beta_game/M_regs_q_15
                                                       beta_game/alu/Mmux_out86
                                                       beta_game/level/M_regs_q_15
    -------------------------------------------------  ---------------------------
    Total                                      4.370ns (2.100ns logic, 2.270ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack:                  15.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/level/M_regs_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.366ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.296 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/level/M_regs_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y50.BQ      Tcko                  0.525   M_beta_game_boardout[0]
                                                       beta_game/board/M_regs_q_0
    SLICE_X16Y46.A4      net (fanout=4)        1.123   M_beta_game_boardout[0]
    SLICE_X16Y46.A       Tilo                  0.254   beta_game/alu/cmp/N31
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X14Y46.A3      net (fanout=2)        0.554   beta_game/M_alu_a[0]
    SLICE_X14Y46.COUT    Topcya                0.495   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/M_alu_a[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X14Y47.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X14Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X14Y48.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X14Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[11]
    SLICE_X14Y49.AMUX    Tcina                 0.210   beta_game/alu/M_add_n
                                                       beta_game/alu/add/Maddsub_holder_xor<15>
    SLICE_X15Y49.B1      net (fanout=1)        0.750   beta_game/alu/M_add_out[12]
    SLICE_X15Y49.CLK     Tas                   0.264   beta_game/M_regs_q_15
                                                       beta_game/alu/Mmux_out55
                                                       beta_game/level/M_regs_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.366ns (1.930ns logic, 2.436ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack:                  15.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/level/M_regs_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.351ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.296 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/level/M_regs_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y50.BQ      Tcko                  0.525   M_beta_game_boardout[0]
                                                       beta_game/board/M_regs_q_0
    SLICE_X17Y48.B3      net (fanout=4)        0.766   M_beta_game_boardout[0]
    SLICE_X17Y48.B       Tilo                  0.259   beta_game/M_alu_a[9]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X14Y46.A2      net (fanout=1)        0.914   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X14Y46.COUT    Topcya                0.472   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X14Y47.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X14Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X14Y48.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X14Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[11]
    SLICE_X14Y49.AMUX    Tcina                 0.210   beta_game/alu/M_add_n
                                                       beta_game/alu/add/Maddsub_holder_xor<15>
    SLICE_X15Y49.B1      net (fanout=1)        0.750   beta_game/alu/M_add_out[12]
    SLICE_X15Y49.CLK     Tas                   0.264   beta_game/M_regs_q_15
                                                       beta_game/alu/Mmux_out55
                                                       beta_game/level/M_regs_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.351ns (1.912ns logic, 2.439ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack:                  15.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/level/M_regs_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.210ns (Levels of Logic = 3)
  Clock Path Skew:      -0.084ns (0.601 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/level/M_regs_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y50.BQ      Tcko                  0.525   M_beta_game_boardout[0]
                                                       beta_game/board/M_regs_q_0
    SLICE_X17Y48.B3      net (fanout=4)        0.766   M_beta_game_boardout[0]
    SLICE_X17Y48.B       Tilo                  0.259   beta_game/M_alu_a[9]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X14Y46.A2      net (fanout=1)        0.914   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X14Y46.DMUX    Topad                 0.667   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X17Y46.A5      net (fanout=1)        0.706   beta_game/alu/M_add_out[3]
    SLICE_X17Y46.CLK     Tas                   0.373   M_regs_q_4
                                                       beta_game/alu/Mmux_out116
                                                       beta_game/level/M_regs_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.210ns (1.824ns logic, 2.386ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack:                  15.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_10 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.202ns (Levels of Logic = 4)
  Clock Path Skew:      -0.086ns (0.600 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_10 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.CQ      Tcko                  0.476   M_beta_game_boardout[10]
                                                       beta_game/board/M_regs_q_10
    SLICE_X19Y48.A2      net (fanout=5)        0.754   M_beta_game_boardout[10]
    SLICE_X19Y48.A       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/Mmux_M_alu_a21
    SLICE_X16Y48.D1      net (fanout=2)        1.014   beta_game/M_alu_a[10]
    SLICE_X16Y48.COUT    Topcyd                0.312   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.COUT    Tbyp                  0.093   beta_game/Mmux_out21
                                                       beta_game/alu/Mmux_out22_cy1
    SLICE_X15Y46.A5      net (fanout=2)        0.918   beta_game/Mmux_out21
    SLICE_X15Y46.CLK     Tas                   0.373   M_beta_game_debug[5]
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.202ns (1.513ns logic, 2.689ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  15.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/level/M_regs_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.204ns (Levels of Logic = 3)
  Clock Path Skew:      -0.084ns (0.601 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/level/M_regs_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y50.BQ      Tcko                  0.525   M_beta_game_boardout[0]
                                                       beta_game/board/M_regs_q_0
    SLICE_X16Y46.A4      net (fanout=4)        1.123   M_beta_game_boardout[0]
    SLICE_X16Y46.A       Tilo                  0.254   beta_game/alu/cmp/N31
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X14Y46.A3      net (fanout=2)        0.554   beta_game/M_alu_a[0]
    SLICE_X14Y46.DMUX    Topad                 0.669   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/M_alu_a[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X17Y46.A5      net (fanout=1)        0.706   beta_game/alu/M_add_out[3]
    SLICE_X17Y46.CLK     Tas                   0.373   M_regs_q_4
                                                       beta_game/alu/Mmux_out116
                                                       beta_game/level/M_regs_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.204ns (1.821ns logic, 2.383ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack:                  15.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_4 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.261ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.295 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_4 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.CQ      Tcko                  0.430   M_beta_game_boardout[4]
                                                       beta_game/board/M_regs_q_4
    SLICE_X17Y46.C5      net (fanout=5)        0.419   M_beta_game_boardout[4]
    SLICE_X17Y46.C       Tilo                  0.259   M_regs_q_4
                                                       beta_game/Mmux_M_alu_a111
    SLICE_X16Y48.B4      net (fanout=2)        1.283   beta_game/M_alu_a[4]
    SLICE_X16Y48.COUT    Topcyb                0.483   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.COUT    Tbyp                  0.093   beta_game/Mmux_out21
                                                       beta_game/alu/Mmux_out22_cy1
    SLICE_X15Y46.A5      net (fanout=2)        0.918   beta_game/Mmux_out21
    SLICE_X15Y46.CLK     Tas                   0.373   M_beta_game_debug[5]
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.261ns (1.638ns logic, 2.623ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  15.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/level/M_regs_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.263ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.296 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/level/M_regs_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y50.BQ      Tcko                  0.525   M_beta_game_boardout[0]
                                                       beta_game/board/M_regs_q_0
    SLICE_X16Y46.A4      net (fanout=4)        1.123   M_beta_game_boardout[0]
    SLICE_X16Y46.A       Tilo                  0.254   beta_game/alu/cmp/N31
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X14Y46.A3      net (fanout=2)        0.554   beta_game/M_alu_a[0]
    SLICE_X14Y46.COUT    Topcya                0.495   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/M_alu_a[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X14Y47.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X14Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X14Y48.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X14Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[11]
    SLICE_X14Y49.CMUX    Tcinc                 0.289   beta_game/alu/M_add_n
                                                       beta_game/alu/add/Maddsub_holder_xor<15>
    SLICE_X15Y49.A5      net (fanout=1)        0.459   beta_game/alu/M_add_out[14]
    SLICE_X15Y49.CLK     Tas                   0.373   beta_game/M_regs_q_15
                                                       beta_game/alu/Mmux_out74
                                                       beta_game/level/M_regs_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.263ns (2.118ns logic, 2.145ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack:                  15.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/level/M_regs_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.248ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.296 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/level/M_regs_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y50.BQ      Tcko                  0.525   M_beta_game_boardout[0]
                                                       beta_game/board/M_regs_q_0
    SLICE_X17Y48.B3      net (fanout=4)        0.766   M_beta_game_boardout[0]
    SLICE_X17Y48.B       Tilo                  0.259   beta_game/M_alu_a[9]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X14Y46.A2      net (fanout=1)        0.914   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X14Y46.COUT    Topcya                0.472   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X14Y47.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X14Y48.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X14Y48.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X14Y49.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[11]
    SLICE_X14Y49.CMUX    Tcinc                 0.289   beta_game/alu/M_add_n
                                                       beta_game/alu/add/Maddsub_holder_xor<15>
    SLICE_X15Y49.A5      net (fanout=1)        0.459   beta_game/alu/M_add_out[14]
    SLICE_X15Y49.CLK     Tas                   0.373   beta_game/M_regs_q_15
                                                       beta_game/alu/Mmux_out74
                                                       beta_game/level/M_regs_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.248ns (2.100ns logic, 2.148ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack:                  15.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_2 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.261ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_2 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y46.CQ      Tcko                  0.430   M_beta_game_debug[5]
                                                       beta_game/level/M_regs_q_2
    SLICE_X16Y46.C4      net (fanout=4)        0.551   M_beta_game_debug[2]
    SLICE_X16Y46.C       Tilo                  0.255   beta_game/alu/cmp/N31
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<0>_SW0
    SLICE_X16Y48.A3      net (fanout=1)        1.164   beta_game/alu/cmp/N31
    SLICE_X16Y48.COUT    Topcya                0.474   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<0>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.COUT    Tbyp                  0.093   beta_game/Mmux_out21
                                                       beta_game/alu/Mmux_out22_cy1
    SLICE_X15Y46.A5      net (fanout=2)        0.918   beta_game/Mmux_out21
    SLICE_X15Y46.CLK     Tas                   0.373   M_beta_game_debug[5]
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.261ns (1.625ns logic, 2.636ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  15.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_0 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.252ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_0 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y46.AQ      Tcko                  0.430   M_beta_game_debug[5]
                                                       beta_game/level/M_regs_q_0
    SLICE_X16Y46.A1      net (fanout=3)        0.794   M_beta_game_debug[0]
    SLICE_X16Y46.A       Tilo                  0.254   beta_game/alu/cmp/N31
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X16Y48.A1      net (fanout=2)        0.913   beta_game/M_alu_a[0]
    SLICE_X16Y48.COUT    Topcya                0.474   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<0>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.COUT    Tbyp                  0.093   beta_game/Mmux_out21
                                                       beta_game/alu/Mmux_out22_cy1
    SLICE_X15Y46.A5      net (fanout=2)        0.918   beta_game/Mmux_out21
    SLICE_X15Y46.CLK     Tas                   0.373   M_beta_game_debug[5]
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.252ns (1.624ns logic, 2.628ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  15.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/level/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.149ns (Levels of Logic = 4)
  Clock Path Skew:      -0.084ns (0.601 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/level/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y50.BQ      Tcko                  0.525   M_beta_game_boardout[0]
                                                       beta_game/board/M_regs_q_0
    SLICE_X16Y46.A4      net (fanout=4)        1.123   M_beta_game_boardout[0]
    SLICE_X16Y46.A       Tilo                  0.254   beta_game/alu/cmp/N31
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X14Y46.A3      net (fanout=2)        0.554   beta_game/M_alu_a[0]
    SLICE_X14Y46.COUT    Topcya                0.495   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/M_alu_a[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X14Y47.AMUX    Tcina                 0.210   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X17Y46.B4      net (fanout=1)        0.612   beta_game/alu/M_add_out[4]
    SLICE_X17Y46.CLK     Tas                   0.373   M_regs_q_4
                                                       beta_game/alu/Mmux_out125
                                                       beta_game/level/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.149ns (1.857ns logic, 2.292ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack:                  15.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_5 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.228ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_5 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y46.DQ      Tcko                  0.430   M_beta_game_debug[5]
                                                       beta_game/level/M_regs_q_5
    SLICE_X13Y46.A5      net (fanout=3)        0.658   M_beta_game_debug[5]
    SLICE_X13Y46.A       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a121
    SLICE_X16Y48.B2      net (fanout=2)        1.011   beta_game/M_alu_a[5]
    SLICE_X16Y48.COUT    Topcyb                0.483   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X16Y49.COUT    Tbyp                  0.093   beta_game/Mmux_out21
                                                       beta_game/alu/Mmux_out22_cy1
    SLICE_X15Y46.A5      net (fanout=2)        0.918   beta_game/Mmux_out21
    SLICE_X15Y46.CLK     Tas                   0.373   M_beta_game_debug[5]
                                                       beta_game/alu/Mmux_out28
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.228ns (1.638ns logic, 2.590ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  15.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/level/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.134ns (Levels of Logic = 4)
  Clock Path Skew:      -0.084ns (0.601 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/level/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y50.BQ      Tcko                  0.525   M_beta_game_boardout[0]
                                                       beta_game/board/M_regs_q_0
    SLICE_X17Y48.B3      net (fanout=4)        0.766   M_beta_game_boardout[0]
    SLICE_X17Y48.B       Tilo                  0.259   beta_game/M_alu_a[9]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X14Y46.A2      net (fanout=1)        0.914   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X14Y46.COUT    Topcya                0.472   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y47.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X14Y47.AMUX    Tcina                 0.210   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X17Y46.B4      net (fanout=1)        0.612   beta_game/alu/M_add_out[4]
    SLICE_X17Y46.CLK     Tas                   0.373   M_regs_q_4
                                                       beta_game/alu/Mmux_out125
                                                       beta_game/level/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.134ns (1.839ns logic, 2.295ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_beta_game_boardout[0]/CLK
  Logical resource: beta_game/board/M_regs_q_0/CK
  Location pin: SLICE_X16Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_beta_game_debug[7]/CLK
  Logical resource: beta_game/level/M_regs_q_6/CK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_beta_game_debug[7]/CLK
  Logical resource: beta_game/level/M_regs_q_7/CK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_beta_game_boardout[6]/CLK
  Logical resource: beta_game/board/M_regs_q_5/CK
  Location pin: SLICE_X16Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_beta_game_boardout[6]/CLK
  Logical resource: beta_game/board/M_regs_q_6/CK
  Location pin: SLICE_X16Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_beta_game_boardout[2]/CLK
  Logical resource: beta_game/board/M_regs_q_1/CK
  Location pin: SLICE_X18Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_beta_game_boardout[2]/CLK
  Logical resource: beta_game/board/M_regs_q_2/CK
  Location pin: SLICE_X18Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_beta_game_boardout[8]/CLK
  Logical resource: beta_game/board/M_regs_q_7/CK
  Location pin: SLICE_X18Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_beta_game_boardout[8]/CLK
  Logical resource: beta_game/board/M_regs_q_8/CK
  Location pin: SLICE_X18Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_beta_game_boardout[11]/CLK
  Logical resource: beta_game/board/M_regs_q_11/CK
  Location pin: SLICE_X18Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_beta_game_boardout[10]/CLK
  Logical resource: beta_game/board/M_regs_q_9/CK
  Location pin: SLICE_X18Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.971|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1147 paths, 0 nets, and 234 connections

Design statistics:
   Minimum period:   4.971ns{1}   (Maximum frequency: 201.167MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 29 01:36:35 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 399 MB



