$comment
	File created using the following command:
		vcd file adder4bit.msim.vcd -direction
$end
$date
	Mon Mar 30 21:55:14 2015
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module adder4bit_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var reg 1 # Cin $end
$var wire 1 $ Cout $end
$var wire 1 % S [3] $end
$var wire 1 & S [2] $end
$var wire 1 ' S [1] $end
$var wire 1 ( S [0] $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 S[0]~output_o $end
$var wire 1 1 S[1]~output_o $end
$var wire 1 2 S[2]~output_o $end
$var wire 1 3 S[3]~output_o $end
$var wire 1 4 Cout~output_o $end
$var wire 1 5 B[0]~input_o $end
$var wire 1 6 A[0]~input_o $end
$var wire 1 7 Cin~input_o $end
$var wire 1 8 inst1|gate5~1_cout $end
$var wire 1 9 inst1|gate5~2_combout $end
$var wire 1 : B[1]~input_o $end
$var wire 1 ; A[1]~input_o $end
$var wire 1 < inst1|gate5~3 $end
$var wire 1 = inst1|gate5~4_combout $end
$var wire 1 > B[2]~input_o $end
$var wire 1 ? A[2]~input_o $end
$var wire 1 @ inst1|gate5~5 $end
$var wire 1 A inst1|gate5~6_combout $end
$var wire 1 B B[3]~input_o $end
$var wire 1 C A[3]~input_o $end
$var wire 1 D inst1|gate5~7 $end
$var wire 1 E inst1|gate5~8_combout $end
$var wire 1 F inst1|gate5~9 $end
$var wire 1 G inst1|gate5~10_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
0$
0(
0'
0&
0%
x)
0*
1+
x,
1-
1.
1/
00
01
02
03
04
05
06
07
08
09
0:
0;
1<
0=
0>
0?
0@
0A
0B
0C
1D
0E
0F
0G
$end
#130000
1#
17
0)
18
19
10
1(
#260000
b1 "
0#
15
07
1)
0<
08
09
1<
00
0(
1=
19
11
10
1'
1(
0=
01
0'
#390000
1#
17
0)
18
0<
09
00
0(
1=
11
1'
#500000
b1 !
b0 "
0#
05
16
07
1)
08
1<
19
10
1(
0=
01
0'
#630000
1#
17
0)
18
0<
09
00
0(
1=
11
1'
#750000
b1 "
0#
15
07
1)
08
19
10
1(
09
00
0(
#890000
1#
17
0)
18
19
10
1(
#1000000
