#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Mar  1 18:23:55 2024
# Process ID: 21288
# Current directory: S:/Documents/GitHub/Real_Time_Video_Filter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13592 S:\Documents\GitHub\Real_Time_Video_Filter\Real_Time_Video_Filter.xpr
# Log file: S:/Documents/GitHub/Real_Time_Video_Filter/vivado.log
# Journal file: S:/Documents/GitHub/Real_Time_Video_Filter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project S:/Documents/GitHub/Real_Time_Video_Filter/Real_Time_Video_Filter.xpr
create_bd_design "Real_Time_Video_Filter"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_5bits ( Push buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {8KB} clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} cores {1} debug_module {Debug Only} ecc {None} local_mem {8KB} preset {None}}  [get_bd_cells microblaze_0]
undo
undo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_1
endgroup
delete_bd_objs [get_bd_cells processing_system7_1]
startgroup
set_property -dict [list CONFIG.C_INTERRUPT_PRESENT {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_1
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_1]
connect_bd_net [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins processing_system7_0/IRQ_F2P]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_1/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins processing_system7_1/M_AXI_GP0]
regenerate_bd_layout
undo
undo
undo
undo
undo
connect_bd_net [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins processing_system7_0/IRQ_F2P]
startgroup
endgroup
startgroup
endgroup
set_property  ip_repo_paths  S:/Documents/GitHub/Real_Time_Video_Filter/Real_Time_Video_Filter.ip_user_files [current_project]
update_ip_catalog
update_ip_catalog -rebuild
update_ip_catalog -add_ip S:/Documents/GitHub/Real_Time_Video_Filter/Real_Time_Video_Filter.ip_user_files/sfu.ca_user_RGB_to_RGBX_1.0.zip -repo_path s:/Documents/GitHub/Real_Time_Video_Filter/Real_Time_Video_Filter.ip_user_files
startgroup
create_bd_cell -type ip -vlnv ShakeebZacky:user:RGB_to_RGBX:1.0 RGB_to_RGBX_0
endgroup
set_property location {2 741 126} [get_bd_cells RGB_to_RGBX_0]
regenerate_bd_layout
delete_bd_objs [get_bd_cells RGB_to_RGBX_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  S:/Documents/GitHub/Real_Time_Video_Filter/Real_Time_Video_Filter.ip_user_files [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  S:/Documents/GitHub/Real_Time_Video_Filter/Real_Time_Video_Filter.ip_user_files [current_project]
update_ip_catalog
update_ip_catalog -add_ip S:/Documents/GitHub/Real_Time_Video_Filter/Real_Time_Video_Filter.ip_user_files/ShakeebZacky_user_RGB_to_RGBX_1.0.zip -repo_path s:/Documents/GitHub/Real_Time_Video_Filter/Real_Time_Video_Filter.ip_user_files
startgroup
create_bd_cell -type ip -vlnv ShakeebZacky:user:RGB_to_RGBX:1.0 RGB_to_RGBX_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins RGB_to_RGBX_0/clk]
save_bd_design
