Table allocation done 1 time(s), state = INITIAL
Number of stages in table allocation: 11
  Number of stages for ingress table allocation: 11
  Number of stages for egress table allocation: 0
Critical path length through the table dependency graph: 11
Number of tables allocated: 52
+-------+-----------------------------------------+
|Stage  |Table Name                               |
+-------+-----------------------------------------+
|0      |tbl_fsmmf167                             |
|0      |tbl_fsmmf170                             |
|0      |tbl_t_igr_aiTs                           |
|0      |tbl_ingress_objects136                   |
|0      |ingress_assign_const_to_phv_0            |
|0      |Ingress.t_igr.tiForward                  |
|1      |tbl_t_igr_aiSetfid                       |
|1      |tbl_t_igr_aiSetpktlen                    |
|1      |tbl_bottlenecked_rate_read_cms_act2      |
|2      |tbl_t_igr_aiCaldT                        |
|2      |tbl_t_igr_aiSetTableKey                  |
|2      |tbl_t_igr_aiSetburstStage                |
|2      |tbl_bottlenecked_rate_read_cms_act1      |
|2      |tbl_bottlenecked_rate_read_cms_act3      |
|3      |Ingress.t_igr.tiRate                     |
|3      |Ingress.t_igr.tiCalc_log_dt              |
|3      |tbl_t_igr_aiFcount                       |
|3      |tbl_t_igr_test_dt                        |
|3      |tbl_Bottlenecked_Rate68                  |
|3      |tbl_t_igr_aiTs_ms                        |
|4      |tbl_t_igr_aiCalburst_t                   |
|4      |Ingress.t_igr.tiCalc_dt_x_rate           |
|4      |tbl_Bottlenecked_Rate69                  |
|4      |tbl_t_igr_test_rate                      |
|5      |tbl_t_igr_aiCalc_pktlen_minus_dt_x_rate  |
|5      |tbl_t_igr_test_dt_x_rate                 |
|5      |tbl_Bottlenecked_Rate70                  |
|6      |tbl_t_igr_aiSetRC                        |
|6      |tbl_Bottlenecked_Rate73                  |
|7      |Ingress.t_igr.tiRC_nag                   |
|8      |tbl_t_igr_aiCal_RC_minus_threshold       |
|8      |tbl_t_igr_aiCalc_gapRC                   |
|8      |tbl_t_igr_aiSetBottleneck                |
|9      |tbl_t_igr_aiCalc_gap_minus_tolerance     |
|9      |Ingress.t_igr.tiGapRC_pos                |
|9      |tbl_t_igr_aiSetecnflag                   |
|9      |tbl_t_igr_aiSetnoecnflag                 |
|9      |tbl_t_igr_aiSetnodropflag                |
|9      |tbl_t_igr_aiSetdropflag                  |
|9      |tbl_ingress79                            |
|9      |cond-21                                  |
|9      |cond-26                                  |
|10     |tbl_ingress112                           |
|10     |cond-28                                  |
|10     |tbl_ingress114                           |
|10     |tbl_ingress98                            |
|10     |cond-23                                  |
|10     |tbl_ingress100                           |
|10     |tbl_ingress102                           |
|10     |tbl_ingress105                           |
|10     |tbl_t_igr_test_gapRC                     |
|10     |tbl_t_igr_test_burstdrop                 |
|0      |cond-15                                  |
|0      |cond-16                                  |
|3      |cond-17                                  |
|8      |cond-18                                  |
|8      |cond-20                                  |
|9      |cond-19                                  |
|10     |cond-22                                  |
|10     |cond-24                                  |
|10     |cond-25                                  |
|10     |cond-23$split                            |
|10     |cond-27                                  |
|10     |cond-28$split                            |
+-------+-----------------------------------------+

