DSCH 2.6h
VERSION 3/5/2003 9:34:10 PM
BB(-70,15,244,185)
SYM  #button1
BB(-64,56,-55,64)
TITLE -60 60  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(-63,57,6,6,r)
VIS 1
PIN(-55,60,0.000,0.000)Enable
LIG(-56,60,-55,60)
LIG(-64,64,-64,56)
LIG(-56,64,-64,64)
LIG(-56,56,-56,64)
LIG(-64,56,-56,56)
LIG(-63,63,-63,57)
LIG(-57,63,-63,63)
LIG(-57,57,-57,63)
LIG(-63,57,-57,57)
FSYM
SYM  #button2
BB(-64,76,-55,84)
TITLE -60 80  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(-63,77,6,6,r)
VIS 1
PIN(-55,80,0.000,0.000)Raz
LIG(-56,80,-55,80)
LIG(-64,84,-64,76)
LIG(-56,84,-64,84)
LIG(-56,76,-56,84)
LIG(-64,76,-56,76)
LIG(-63,83,-63,77)
LIG(-57,83,-63,83)
LIG(-57,77,-57,83)
LIG(-63,77,-57,77)
FSYM
SYM  #and2
BB(-25,125,10,145)
TITLE -13 136  #&
MODEL 402
PROP                                                                                                                                                                                                            
REC(0,0,0,0,)
VIS 4
PIN(-25,140,0.000,0.000)b
PIN(-25,130,0.000,0.000)a
PIN(10,135,0.060,0.280)s
LIG(-25,140,-19,140)
LIG(-25,130,-19,130)
LIG(-19,125,-19,145)
LIG(-19,145,2,145)
LIG(2,145,2,125)
LIG(2,125,-19,125)
LIG(10,135,2,135)
VLG    and and2(out,a,b);
FSYM
SYM  #light5
BB(183,15,189,29)
TITLE 185 29  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(184,16,4,4,y)
VIS 1
PIN(185,30,0.000,0.000)D
LIG(188,21,188,16)
LIG(188,16,187,15)
LIG(184,16,184,21)
LIG(187,26,187,23)
LIG(186,26,189,26)
LIG(186,28,188,26)
LIG(187,28,189,26)
LIG(183,23,189,23)
LIG(185,23,185,30)
LIG(183,21,183,23)
LIG(189,21,183,21)
LIG(189,23,189,21)
LIG(185,15,184,16)
LIG(187,15,185,15)
FSYM
SYM  #clock1
BB(-70,102,-55,108)
TITLE -65 105  #clock
MODEL 69
PROP   10.000 10.000                                                                                                                                                                                                        
REC(-68,103,6,4,r)
VIS 1
PIN(-55,105,1.000,0.280)Clock
LIG(-60,105,-55,105)
LIG(-65,103,-67,103)
LIG(-61,103,-63,103)
LIG(-60,102,-60,108)
LIG(-70,108,-70,102)
LIG(-65,107,-65,103)
LIG(-63,103,-63,107)
LIG(-63,107,-65,107)
LIG(-67,107,-69,107)
LIG(-67,103,-67,107)
LIG(-60,108,-70,108)
LIG(-60,102,-70,102)
FSYM
SYM  #not1
BB(185,165,220,185)
TITLE 200 175  #1
MODEL 101
PROP                                                                                                                                                                                                            
REC(5,5,0,0,)
VIS 4
PIN(185,175,0.000,0.000)in
PIN(220,175,1.000,0.070)out
LIG(210,173,214,175)
LIG(185,175,195,175)
LIG(195,165,195,185)
LIG(195,185,210,185)
LIG(210,185,210,165)
LIG(210,165,195,165)
LIG(210,175,220,175)
VLG       not not1(out,in);
FSYM
SYM  #button3
BB(-64,136,-55,144)
TITLE -60 140  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(-63,137,6,6,r)
VIS 1
PIN(-55,140,0.000,0.000)ResetB
LIG(-56,140,-55,140)
LIG(-64,144,-64,136)
LIG(-56,144,-64,144)
LIG(-56,136,-56,144)
LIG(-64,136,-56,136)
LIG(-63,143,-63,137)
LIG(-57,143,-63,143)
LIG(-57,137,-57,143)
LIG(-63,137,-57,137)
FSYM
SYM  #T_reset_FF
BB(45,50,70,100)
TITLE 55 60  #T_reset_FF
MODEL 6000
PROP                                                                                                                                                                                                            
REC(50,55,15,40,r)
VIS 5
PIN(45,60,0.000,0.000)T
PIN(45,70,0.000,0.000)reset
PIN(45,80,0.000,0.000)raz
PIN(45,90,0.000,0.000)ck
PIN(70,60,0.040,0.280)q
PIN(70,70,0.040,0.210)c_out
LIG(45,60,50,60)
LIG(45,70,50,70)
LIG(45,80,50,80)
LIG(45,90,50,90)
LIG(65,60,70,60)
LIG(65,70,70,70)
LIG(50,55,50,95)
LIG(50,55,65,55)
LIG(65,55,65,95)
LIG(65,95,50,95)
VLG     module T_reset_FF( T,reset,raz,ck,q,c_out);
VLG      input T,reset,raz,ck;
VLG      output q,c_out;
VLG      xor xor2(w6,q,T)
VLG      and and2(w7,reset,w6)
VLG      dreg dreg3(q,w8,w7,raz,ck)
VLG      and and2(c_out,T,q)
VLG     endmodule
FSYM
SYM  #light1
BB(238,105,244,119)
TITLE 240 119  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(239,106,4,4,r)
VIS 1
PIN(240,120,0.000,0.000)Sup9
LIG(243,111,243,106)
LIG(243,106,242,105)
LIG(239,106,239,111)
LIG(242,116,242,113)
LIG(241,116,244,116)
LIG(241,118,243,116)
LIG(242,118,244,116)
LIG(238,113,244,113)
LIG(240,113,240,120)
LIG(238,111,238,113)
LIG(244,111,238,111)
LIG(244,113,244,111)
LIG(240,105,239,106)
LIG(242,105,240,105)
FSYM
SYM  #nand3
BB(140,125,180,155)
TITLE 166 134  #&
MODEL 203
PROP                                                                                                                                                                                                            
REC(180,125,0,0,P)
VIS 4
PIN(180,130,0.000,0.000)a
PIN(180,140,0.000,0.000)b
PIN(180,150,0.000,0.000)c
PIN(140,140,1.000,0.140)out
LIG(180,150,170,150)
LIG(180,140,170,140)
LIG(180,130,170,130)
LIG(170,125,170,155)
LIG(170,155,150,155)
LIG(150,155,150,125)
LIG(150,125,170,125)
LIG(150,140,140,140)
LIG(150,138,145,140)
VLG       nand nand3(out,a,b,c);
FSYM
SYM  #T_reset_FF
BB(-10,50,15,100)
TITLE 0 60  #T_reset_FF
MODEL 6000
PROP                                                                                                                                                                                                            
REC(-5,55,15,40,r)
VIS 5
PIN(-10,60,0.000,0.000)T
PIN(-10,70,0.000,0.000)reset
PIN(-10,80,0.000,0.000)raz
PIN(-10,90,0.000,0.000)ck
PIN(15,60,0.040,0.350)q
PIN(15,70,0.040,0.210)c_out
LIG(-10,60,-5,60)
LIG(-10,70,-5,70)
LIG(-10,80,-5,80)
LIG(-10,90,-5,90)
LIG(10,60,15,60)
LIG(10,70,15,70)
LIG(-5,55,-5,95)
LIG(-5,55,10,55)
LIG(10,55,10,95)
LIG(10,95,-5,95)
VLG module T_reset_FF( T,reset,raz,ck,q,c_out);
VLG  input T,reset,raz,ck;
VLG  output q,c_out;
VLG  xor xor2(w6,q,T)
VLG  and and2(w7,reset,w6)
VLG  dreg dreg3(q,w8,w7,raz,ck)
VLG  and and2(c_out,T,q)
VLG endmodule
FSYM
SYM  #T_reset_FF
BB(100,50,125,100)
TITLE 110 60  #T_reset_FF
MODEL 6000
PROP                                                                                                                                                                                                            
REC(105,55,15,40,r)
VIS 5
PIN(100,60,0.000,0.000)T
PIN(100,70,0.000,0.000)reset
PIN(100,80,0.000,0.000)raz
PIN(100,90,0.000,0.000)ck
PIN(125,60,0.040,0.280)q
PIN(125,70,0.040,0.210)c_out
LIG(100,60,105,60)
LIG(100,70,105,70)
LIG(100,80,105,80)
LIG(100,90,105,90)
LIG(120,60,125,60)
LIG(120,70,125,70)
LIG(105,55,105,95)
LIG(105,55,120,55)
LIG(120,55,120,95)
LIG(120,95,105,95)
VLG     module T_reset_FF( T,reset,raz,ck,q,c_out);
VLG      input T,reset,raz,ck;
VLG      output q,c_out;
VLG      xor xor2(w6,q,T)
VLG      and and2(w7,reset,w6)
VLG      dreg dreg3(q,w8,w7,raz,ck)
VLG      and and2(c_out,T,q)
VLG     endmodule
FSYM
SYM  #T_reset_FF
BB(150,50,175,100)
TITLE 160 60  #T_reset_FF
MODEL 6000
PROP                                                                                                                                                                                                            
REC(155,55,15,40,r)
VIS 5
PIN(150,60,0.000,0.000)T
PIN(150,70,0.000,0.000)reset
PIN(150,80,0.000,0.000)raz
PIN(150,90,0.000,0.000)ck
PIN(175,60,0.040,0.350)q
PIN(175,70,0.040,0.070)c_out
LIG(150,60,155,60)
LIG(150,70,155,70)
LIG(150,80,155,80)
LIG(150,90,155,90)
LIG(170,60,175,60)
LIG(170,70,175,70)
LIG(155,55,155,95)
LIG(155,55,170,55)
LIG(170,55,170,95)
LIG(170,95,155,95)
VLG     module T_reset_FF( T,reset,raz,ck,q,c_out);
VLG      input T,reset,raz,ck;
VLG      output q,c_out;
VLG      xor xor2(w6,q,T)
VLG      and and2(w7,reset,w6)
VLG      dreg dreg3(q,w8,w7,raz,ck)
VLG      and and2(c_out,T,q)
VLG     endmodule
FSYM
SYM  #light2
BB(18,15,24,29)
TITLE 20 29  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(19,16,4,4,y)
VIS 1
PIN(20,30,0.000,0.000)A
LIG(23,21,23,16)
LIG(23,16,22,15)
LIG(19,16,19,21)
LIG(22,26,22,23)
LIG(21,26,24,26)
LIG(21,28,23,26)
LIG(22,28,24,26)
LIG(18,23,24,23)
LIG(20,23,20,30)
LIG(18,21,18,23)
LIG(24,21,18,21)
LIG(24,23,24,21)
LIG(20,15,19,16)
LIG(22,15,20,15)
FSYM
SYM  #light3
BB(78,15,84,29)
TITLE 80 29  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(79,16,4,4,y)
VIS 1
PIN(80,30,0.000,0.000)B
LIG(83,21,83,16)
LIG(83,16,82,15)
LIG(79,16,79,21)
LIG(82,26,82,23)
LIG(81,26,84,26)
LIG(81,28,83,26)
LIG(82,28,84,26)
LIG(78,23,84,23)
LIG(80,23,80,30)
LIG(78,21,78,23)
LIG(84,21,78,21)
LIG(84,23,84,21)
LIG(80,15,79,16)
LIG(82,15,80,15)
FSYM
SYM  #light4
BB(133,15,139,29)
TITLE 135 29  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(134,16,4,4,y)
VIS 1
PIN(135,30,0.000,0.000)C
LIG(138,21,138,16)
LIG(138,16,137,15)
LIG(134,16,134,21)
LIG(137,26,137,23)
LIG(136,26,139,26)
LIG(136,28,138,26)
LIG(137,28,139,26)
LIG(133,23,139,23)
LIG(135,23,135,30)
LIG(133,21,133,23)
LIG(139,21,133,21)
LIG(139,23,139,21)
LIG(135,15,134,16)
LIG(137,15,135,15)
FSYM
CNC(45 105)
CNC(-40 60)
CNC(20 40)
CNC(-20 80)
CNC(95 100)
CNC(40 100)
CNC(100 105)
CNC(-10 105)
CNC(-20 80)
CNC(185 50)
CNC(185 50)
CNC(185 50)
CNC(-40 60)
CNC(130 140)
CNC(90 110)
CNC(10 110)
CNC(35 110)
LIG(15,70,30,70)
LIG(30,70,30,60)
LIG(30,60,45,60)
LIG(70,70,85,70)
LIG(85,70,85,60)
LIG(85,60,100,60)
LIG(125,70,140,70)
LIG(140,70,140,60)
LIG(140,60,150,60)
LIG(20,40,20,30)
LIG(-20,100,40,100)
LIG(135,30,135,60)
LIG(70,60,80,60)
LIG(80,30,80,60)
LIG(35,110,90,110)
LIG(125,60,135,60)
LIG(10,110,35,110)
LIG(175,60,185,60)
LIG(185,60,185,50)
LIG(130,140,130,175)
LIG(-10,60,-40,60)
LIG(-55,80,-20,80)
LIG(190,165,190,150)
LIG(150,90,145,90)
LIG(145,90,145,105)
LIG(100,90,100,105)
LIG(45,90,45,105)
LIG(-10,90,-10,105)
LIG(-20,80,-20,100)
LIG(15,60,20,60)
LIG(140,80,140,100)
LIG(140,80,150,80)
LIG(220,175,240,175)
LIG(150,70,145,70)
LIG(145,70,145,75)
LIG(145,75,130,75)
LIG(-35,110,-35,70)
LIG(90,70,100,70)
LIG(100,80,95,80)
LIG(95,80,95,100)
LIG(45,80,40,80)
LIG(40,80,40,100)
LIG(-40,60,-40,165)
LIG(-40,165,190,165)
LIG(-30,115,130,115)
LIG(180,150,190,150)
LIG(-35,70,-10,70)
LIG(45,70,35,70)
LIG(-55,140,-25,140)
LIG(185,50,200,50)
LIG(200,50,200,130)
LIG(180,130,200,130)
LIG(20,40,210,40)
LIG(210,40,210,140)
LIG(180,140,210,140)
LIG(90,70,90,110)
LIG(140,140,130,140)
LIG(-30,115,-30,130)
LIG(-30,130,-25,130)
LIG(-55,105,-10,105)
LIG(10,135,10,110)
LIG(-35,110,10,110)
LIG(35,70,35,110)
LIG(130,75,130,110)
LIG(130,115,130,140)
LIG(185,175,130,175)
LIG(20,40,20,60)
LIG(185,30,185,50)
LIG(-40,60,-55,60)
LIG(-20,80,-10,80)
LIG(100,105,145,105)
LIG(45,105,100,105)
LIG(-10,105,45,105)
LIG(95,100,140,100)
LIG(40,100,95,100)
LIG(90,110,130,110)
LIG(240,120,240,175)
FFIG C:\Documents and Settings\Administrator\My Documents\Dsch2\Book on CMOS\ClkDiv_10.sch
