CC:   0 reg_write: 0 rs1: 00 rs2: 00, rd: 00 rd_din: 0000000000000000 rs1_dout=0000000000000000, rs2_dout=0000000000000000
CC:   1 reg_write: 0 rs1: 00 rs2: 00, rd: 00 rd_din: 0000000000000000 rs1_dout=0000000000000000, rs2_dout=0000000000000000
CC:   2 reg_write: 0 rs1: 00 rs2: 00, rd: 00 rd_din: 0000000000000000 rs1_dout=0000000000000000, rs2_dout=0000000000000000
CC:   3 reg_write: 1 rs1: 01 rs2: 02, rd: 01 rd_din: 0000000000000004 rs1_dout=0000000000000004, rs2_dout=0000000000000000
CC:   4 reg_write: 1 rs1: 02 rs2: 03, rd: 02 rd_din: 0000000000000008 rs1_dout=0000000000000008, rs2_dout=0000000000000000
CC:   5 reg_write: 1 rs1: 03 rs2: 04, rd: 03 rd_din: 000000000000000c rs1_dout=000000000000000c, rs2_dout=0000000000000000
CC:   6 reg_write: 1 rs1: 04 rs2: 05, rd: 04 rd_din: 0000000000000010 rs1_dout=0000000000000010, rs2_dout=0000000000000000
CC:   7 reg_write: 1 rs1: 05 rs2: 06, rd: 05 rd_din: 0000000000000014 rs1_dout=0000000000000014, rs2_dout=0000000000000000
CC:   8 reg_write: 1 rs1: 06 rs2: 07, rd: 06 rd_din: 0000000000000018 rs1_dout=0000000000000018, rs2_dout=0000000000000000
CC:   9 reg_write: 1 rs1: 07 rs2: 08, rd: 07 rd_din: 000000000000001c rs1_dout=000000000000001c, rs2_dout=0000000000000000
CC:  10 reg_write: 1 rs1: 08 rs2: 09, rd: 08 rd_din: 0000000000000020 rs1_dout=0000000000000020, rs2_dout=0000000000000000
CC:  11 reg_write: 1 rs1: 09 rs2: 0a, rd: 09 rd_din: 0000000000000024 rs1_dout=0000000000000024, rs2_dout=0000000000000000
CC:  12 reg_write: 1 rs1: 0a rs2: 0b, rd: 0a rd_din: 0000000000000028 rs1_dout=0000000000000028, rs2_dout=0000000000000000
CC:  13 reg_write: 1 rs1: 0b rs2: 0c, rd: 0b rd_din: 000000000000002c rs1_dout=000000000000002c, rs2_dout=0000000000000000
CC:  14 reg_write: 1 rs1: 0c rs2: 0d, rd: 0c rd_din: 0000000000000030 rs1_dout=0000000000000030, rs2_dout=0000000000000000
CC:  15 reg_write: 1 rs1: 0d rs2: 0e, rd: 0d rd_din: 0000000000000034 rs1_dout=0000000000000034, rs2_dout=0000000000000000
CC:  16 reg_write: 1 rs1: 0e rs2: 0f, rd: 0e rd_din: 0000000000000038 rs1_dout=0000000000000038, rs2_dout=0000000000000000
CC:  17 reg_write: 1 rs1: 0f rs2: 10, rd: 0f rd_din: 000000000000003c rs1_dout=000000000000003c, rs2_dout=0000000000000000
CC:  18 reg_write: 1 rs1: 10 rs2: 11, rd: 10 rd_din: 0000000000000040 rs1_dout=0000000000000040, rs2_dout=0000000000000000
CC:  19 reg_write: 1 rs1: 11 rs2: 12, rd: 11 rd_din: 0000000000000044 rs1_dout=0000000000000044, rs2_dout=0000000000000000
CC:  20 reg_write: 1 rs1: 12 rs2: 13, rd: 12 rd_din: 0000000000000048 rs1_dout=0000000000000048, rs2_dout=0000000000000000
CC:  21 reg_write: 1 rs1: 13 rs2: 14, rd: 13 rd_din: 000000000000004c rs1_dout=000000000000004c, rs2_dout=0000000000000000
CC:  22 reg_write: 1 rs1: 14 rs2: 15, rd: 14 rd_din: 0000000000000050 rs1_dout=0000000000000050, rs2_dout=0000000000000000
CC:  23 reg_write: 1 rs1: 15 rs2: 16, rd: 15 rd_din: 0000000000000054 rs1_dout=0000000000000054, rs2_dout=0000000000000000
CC:  24 reg_write: 1 rs1: 16 rs2: 17, rd: 16 rd_din: 0000000000000058 rs1_dout=0000000000000058, rs2_dout=0000000000000000
CC:  25 reg_write: 1 rs1: 17 rs2: 18, rd: 17 rd_din: 000000000000005c rs1_dout=000000000000005c, rs2_dout=0000000000000000
CC:  26 reg_write: 1 rs1: 18 rs2: 19, rd: 18 rd_din: 0000000000000060 rs1_dout=0000000000000060, rs2_dout=0000000000000000
CC:  27 reg_write: 1 rs1: 19 rs2: 1a, rd: 19 rd_din: 0000000000000064 rs1_dout=0000000000000064, rs2_dout=0000000000000000
CC:  28 reg_write: 1 rs1: 1a rs2: 1b, rd: 1a rd_din: 0000000000000068 rs1_dout=0000000000000068, rs2_dout=0000000000000000
CC:  29 reg_write: 1 rs1: 1b rs2: 1c, rd: 1b rd_din: 000000000000006c rs1_dout=000000000000006c, rs2_dout=0000000000000000
CC:  30 reg_write: 1 rs1: 1c rs2: 1d, rd: 1c rd_din: 0000000000000070 rs1_dout=0000000000000070, rs2_dout=0000000000000000
CC:  31 reg_write: 1 rs1: 1d rs2: 1e, rd: 1d rd_din: 0000000000000074 rs1_dout=0000000000000074, rs2_dout=0000000000000000
CC:  32 reg_write: 1 rs1: 1e rs2: 1f, rd: 1e rd_din: 0000000000000078 rs1_dout=0000000000000078, rs2_dout=0000000000000000
CC:  33 reg_write: 1 rs1: 1f rs2: 00, rd: 1f rd_din: 000000000000007c rs1_dout=000000000000007c, rs2_dout=0000000000000000
CC:  34 reg_write: 1 rs1: 00 rs2: 01, rd: 00 rd_din: 0000000000000080 rs1_dout=0000000000000000, rs2_dout=0000000000000004
CC:  35 reg_write: 0 rs1: 01 rs2: 02, rd: 01 rd_din: 0000000000000084 rs1_dout=0000000000000004, rs2_dout=0000000000000008
CC:  36 reg_write: 0 rs1: 02 rs2: 03, rd: 02 rd_din: 0000000000000088 rs1_dout=0000000000000008, rs2_dout=000000000000000c
CC:  37 reg_write: 0 rs1: 03 rs2: 04, rd: 03 rd_din: 000000000000008c rs1_dout=000000000000000c, rs2_dout=0000000000000010
CC:  38 reg_write: 0 rs1: 04 rs2: 05, rd: 04 rd_din: 0000000000000090 rs1_dout=0000000000000010, rs2_dout=0000000000000014
CC:  39 reg_write: 0 rs1: 05 rs2: 06, rd: 05 rd_din: 0000000000000094 rs1_dout=0000000000000014, rs2_dout=0000000000000018
CC:  40 reg_write: 0 rs1: 06 rs2: 07, rd: 06 rd_din: 0000000000000098 rs1_dout=0000000000000018, rs2_dout=000000000000001c
CC:  41 reg_write: 0 rs1: 07 rs2: 08, rd: 07 rd_din: 000000000000009c rs1_dout=000000000000001c, rs2_dout=0000000000000020
CC:  42 reg_write: 0 rs1: 08 rs2: 09, rd: 08 rd_din: 00000000000000a0 rs1_dout=0000000000000020, rs2_dout=0000000000000024
CC:  43 reg_write: 0 rs1: 09 rs2: 0a, rd: 09 rd_din: 00000000000000a4 rs1_dout=0000000000000024, rs2_dout=0000000000000028
CC:  44 reg_write: 0 rs1: 0a rs2: 0b, rd: 0a rd_din: 00000000000000a8 rs1_dout=0000000000000028, rs2_dout=000000000000002c
CC:  45 reg_write: 0 rs1: 0b rs2: 0c, rd: 0b rd_din: 00000000000000ac rs1_dout=000000000000002c, rs2_dout=0000000000000030
CC:  46 reg_write: 0 rs1: 0c rs2: 0d, rd: 0c rd_din: 00000000000000b0 rs1_dout=0000000000000030, rs2_dout=0000000000000034
CC:  47 reg_write: 0 rs1: 0d rs2: 0e, rd: 0d rd_din: 00000000000000b4 rs1_dout=0000000000000034, rs2_dout=0000000000000038
CC:  48 reg_write: 0 rs1: 0e rs2: 0f, rd: 0e rd_din: 00000000000000b8 rs1_dout=0000000000000038, rs2_dout=000000000000003c
CC:  49 reg_write: 0 rs1: 0f rs2: 10, rd: 0f rd_din: 00000000000000bc rs1_dout=000000000000003c, rs2_dout=0000000000000040
CC:  50 reg_write: 0 rs1: 10 rs2: 11, rd: 10 rd_din: 00000000000000c0 rs1_dout=0000000000000040, rs2_dout=0000000000000044
CC:  51 reg_write: 0 rs1: 11 rs2: 12, rd: 11 rd_din: 00000000000000c4 rs1_dout=0000000000000044, rs2_dout=0000000000000048
CC:  52 reg_write: 0 rs1: 12 rs2: 13, rd: 12 rd_din: 00000000000000c8 rs1_dout=0000000000000048, rs2_dout=000000000000004c
CC:  53 reg_write: 0 rs1: 13 rs2: 14, rd: 13 rd_din: 00000000000000cc rs1_dout=000000000000004c, rs2_dout=0000000000000050
CC:  54 reg_write: 0 rs1: 14 rs2: 15, rd: 14 rd_din: 00000000000000d0 rs1_dout=0000000000000050, rs2_dout=0000000000000054
CC:  55 reg_write: 0 rs1: 15 rs2: 16, rd: 15 rd_din: 00000000000000d4 rs1_dout=0000000000000054, rs2_dout=0000000000000058
CC:  56 reg_write: 0 rs1: 16 rs2: 17, rd: 16 rd_din: 00000000000000d8 rs1_dout=0000000000000058, rs2_dout=000000000000005c
CC:  57 reg_write: 0 rs1: 17 rs2: 18, rd: 17 rd_din: 00000000000000dc rs1_dout=000000000000005c, rs2_dout=0000000000000060
CC:  58 reg_write: 0 rs1: 18 rs2: 19, rd: 18 rd_din: 00000000000000e0 rs1_dout=0000000000000060, rs2_dout=0000000000000064
CC:  59 reg_write: 0 rs1: 19 rs2: 1a, rd: 19 rd_din: 00000000000000e4 rs1_dout=0000000000000064, rs2_dout=0000000000000068
CC:  60 reg_write: 0 rs1: 1a rs2: 1b, rd: 1a rd_din: 00000000000000e8 rs1_dout=0000000000000068, rs2_dout=000000000000006c
CC:  61 reg_write: 0 rs1: 1b rs2: 1c, rd: 1b rd_din: 00000000000000ec rs1_dout=000000000000006c, rs2_dout=0000000000000070
CC:  62 reg_write: 0 rs1: 1c rs2: 1d, rd: 1c rd_din: 00000000000000f0 rs1_dout=0000000000000070, rs2_dout=0000000000000074
CC:  63 reg_write: 0 rs1: 1d rs2: 1e, rd: 1d rd_din: 00000000000000f4 rs1_dout=0000000000000074, rs2_dout=0000000000000078
CC:  64 reg_write: 0 rs1: 1e rs2: 1f, rd: 1e rd_din: 00000000000000f8 rs1_dout=0000000000000078, rs2_dout=000000000000007c
CC:  65 reg_write: 0 rs1: 1f rs2: 00, rd: 1f rd_din: 00000000000000fc rs1_dout=000000000000007c, rs2_dout=0000000000000000
CC:  66 reg_write: 0 rs1: 00 rs2: 01, rd: 00 rd_din: 0000000000000100 rs1_dout=0000000000000000, rs2_dout=0000000000000004
CC:  67 reg_write: 0 rs1: 01 rs2: 02, rd: 01 rd_din: 0000000000000104 rs1_dout=0000000000000004, rs2_dout=0000000000000008
RF[ 0]: 0000000000000080
RF[ 1]: 0000000000000004
RF[ 2]: 0000000000000008
RF[ 3]: 000000000000000c
RF[ 4]: 0000000000000010
RF[ 5]: 0000000000000014
RF[ 6]: 0000000000000018
RF[ 7]: 000000000000001c
RF[ 8]: 0000000000000020
RF[ 9]: 0000000000000024
RF[10]: 0000000000000028
RF[11]: 000000000000002c
RF[12]: 0000000000000030
RF[13]: 0000000000000034
RF[14]: 0000000000000038
RF[15]: 000000000000003c
RF[16]: 0000000000000040
RF[17]: 0000000000000044
RF[18]: 0000000000000048
RF[19]: 000000000000004c
RF[20]: 0000000000000050
RF[21]: 0000000000000054
RF[22]: 0000000000000058
RF[23]: 000000000000005c
RF[24]: 0000000000000060
RF[25]: 0000000000000064
RF[26]: 0000000000000068
RF[27]: 000000000000006c
RF[28]: 0000000000000070
RF[29]: 0000000000000074
RF[30]: 0000000000000078
RF[31]: 000000000000007c
