Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Nov 10 16:15:38 2020
| Host         : CEBA-X1C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_lite_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.843        0.000                      0                11570        0.118        0.000                      0                11570        3.000        0.000                       0                  3739  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll   {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll    {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                     8.408        0.000                       0                     3  
  cpu_clk_clk_pll          0.843        0.000                      0                11504        0.118        0.000                      0                11504        8.870        0.000                       0                  3634  
  timer_clk_clk_pll        6.620        0.000                      0                   66        0.118        0.000                      0                   66        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y2   pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        0.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.351ns  (logic 4.613ns (25.137%)  route 13.738ns (74.863%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=2 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.440ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        1.748    -1.440    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.125     0.685 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.652     3.337    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_6[7]
    SLICE_X112Y55        LUT6 (Prop_lut6_I3_O)        0.105     3.442 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.442    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_4_n_0
    SLICE_X112Y55        MUXF7 (Prop_muxf7_I1_O)      0.206     3.648 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.648    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_n_0
    SLICE_X112Y55        MUXF8 (Prop_muxf8_I0_O)      0.082     3.730 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=1, routed)           0.345     4.075    bridge_1x2/douta[23]
    SLICE_X116Y55        LUT4 (Prop_lut4_I0_O)        0.259     4.334 r  bridge_1x2/ms_to_ws_bus_r[55]_i_3/O
                         net (fo=5, routed)           0.487     4.822    bridge_1x2/cpu_data_rdata[23]
    SLICE_X118Y55        LUT5 (Prop_lut5_I2_O)        0.105     4.927 r  bridge_1x2/ms_to_ws_bus_r[63]_i_3/O
                         net (fo=4, routed)           0.152     5.079    cpu/mem_stage/ms_to_ws_bus_r_reg[39]
    SLICE_X118Y55        LUT3 (Prop_lut3_I0_O)        0.105     5.184 r  cpu/mem_stage/ms_to_ws_bus_r[62]_i_2/O
                         net (fo=35, routed)          0.743     5.927    cpu/mem_stage/ms_to_ws_bus_r[62]_i_2_n_0
    SLICE_X118Y61        LUT4 (Prop_lut4_I1_O)        0.105     6.032 r  cpu/mem_stage/ms_to_ws_bus_r[44]_i_1/O
                         net (fo=3, routed)           0.525     6.556    cpu/id_stage/u_regfile/ms_fwd_blk_bus[2]
    SLICE_X111Y64        LUT6 (Prop_lut6_I5_O)        0.105     6.661 r  cpu/id_stage/u_regfile/ds_to_es_bus_r[76]_i_3/O
                         net (fo=1, routed)           0.427     7.088    cpu/exe_stage/signed_mult_res__2_11
    SLICE_X109Y65        LUT5 (Prop_lut5_I4_O)        0.105     7.193 r  cpu/exe_stage/ds_to_es_bus_r[76]_i_1/O
                         net (fo=7, routed)           0.831     8.024    cpu/exe_stage/es_to_ms_bus_r_reg[72][11]
    SLICE_X107Y67        LUT6 (Prop_lut6_I0_O)        0.105     8.129 r  cpu/exe_stage/fs_pc[31]_i_49/O
                         net (fo=1, routed)           0.000     8.129    cpu/exe_stage/fs_pc[31]_i_49_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.569 r  cpu/exe_stage/fs_pc_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.569    cpu/exe_stage/fs_pc_reg[31]_i_39_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.759 r  cpu/exe_stage/fs_pc_reg[31]_i_24/CO[2]
                         net (fo=1, routed)           1.080     9.839    cpu/id_stage/CO[0]
    SLICE_X90Y81         LUT6 (Prop_lut6_I4_O)        0.261    10.100 r  cpu/id_stage/fs_pc[31]_i_14/O
                         net (fo=1, routed)           0.663    10.763    cpu/id_stage/fs_pc[31]_i_14_n_0
    SLICE_X91Y95         LUT6 (Prop_lut6_I4_O)        0.105    10.868 r  cpu/id_stage/fs_pc[31]_i_6/O
                         net (fo=32, routed)          1.089    11.957    cpu/wb_stage/u_cp0/br_bus[32]
    SLICE_X73Y97         LUT6 (Prop_lut6_I1_O)        0.105    12.062 r  cpu/wb_stage/u_cp0/fs_pc[18]_i_1/O
                         net (fo=66, routed)          1.937    13.999    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_init.ram/addra[15]
    SLICE_X59Y123        LUT5 (Prop_lut5_I2_O)        0.105    14.104 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__22/O
                         net (fo=4, routed)           2.808    16.911    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_init.ram/addra_13_sn_1
    RAMB36_X0Y38         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        1.416    18.749    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_init.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.228    
                         clock uncertainty           -0.087    18.141    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.754    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.754    
                         arrival time                         -16.911    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[148].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.293ns  (logic 4.718ns (25.792%)  route 13.575ns (74.209%))
  Logic Levels:           17  (CARRY4=2 LUT3=2 LUT4=2 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 18.749 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.440ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        1.748    -1.440    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.125     0.685 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.652     3.337    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_6[7]
    SLICE_X112Y55        LUT6 (Prop_lut6_I3_O)        0.105     3.442 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.442    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_4_n_0
    SLICE_X112Y55        MUXF7 (Prop_muxf7_I1_O)      0.206     3.648 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.648    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_n_0
    SLICE_X112Y55        MUXF8 (Prop_muxf8_I0_O)      0.082     3.730 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=1, routed)           0.345     4.075    bridge_1x2/douta[23]
    SLICE_X116Y55        LUT4 (Prop_lut4_I0_O)        0.259     4.334 r  bridge_1x2/ms_to_ws_bus_r[55]_i_3/O
                         net (fo=5, routed)           0.487     4.822    bridge_1x2/cpu_data_rdata[23]
    SLICE_X118Y55        LUT5 (Prop_lut5_I2_O)        0.105     4.927 r  bridge_1x2/ms_to_ws_bus_r[63]_i_3/O
                         net (fo=4, routed)           0.152     5.079    cpu/mem_stage/ms_to_ws_bus_r_reg[39]
    SLICE_X118Y55        LUT3 (Prop_lut3_I0_O)        0.105     5.184 r  cpu/mem_stage/ms_to_ws_bus_r[62]_i_2/O
                         net (fo=35, routed)          0.743     5.927    cpu/mem_stage/ms_to_ws_bus_r[62]_i_2_n_0
    SLICE_X118Y61        LUT4 (Prop_lut4_I1_O)        0.105     6.032 r  cpu/mem_stage/ms_to_ws_bus_r[44]_i_1/O
                         net (fo=3, routed)           0.525     6.556    cpu/id_stage/u_regfile/ms_fwd_blk_bus[2]
    SLICE_X111Y64        LUT6 (Prop_lut6_I5_O)        0.105     6.661 r  cpu/id_stage/u_regfile/ds_to_es_bus_r[76]_i_3/O
                         net (fo=1, routed)           0.427     7.088    cpu/exe_stage/signed_mult_res__2_11
    SLICE_X109Y65        LUT5 (Prop_lut5_I4_O)        0.105     7.193 r  cpu/exe_stage/ds_to_es_bus_r[76]_i_1/O
                         net (fo=7, routed)           0.831     8.024    cpu/exe_stage/es_to_ms_bus_r_reg[72][11]
    SLICE_X107Y67        LUT6 (Prop_lut6_I0_O)        0.105     8.129 r  cpu/exe_stage/fs_pc[31]_i_49/O
                         net (fo=1, routed)           0.000     8.129    cpu/exe_stage/fs_pc[31]_i_49_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.569 r  cpu/exe_stage/fs_pc_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.569    cpu/exe_stage/fs_pc_reg[31]_i_39_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.759 r  cpu/exe_stage/fs_pc_reg[31]_i_24/CO[2]
                         net (fo=1, routed)           1.080     9.839    cpu/id_stage/CO[0]
    SLICE_X90Y81         LUT6 (Prop_lut6_I4_O)        0.261    10.100 r  cpu/id_stage/fs_pc[31]_i_14/O
                         net (fo=1, routed)           0.663    10.763    cpu/id_stage/fs_pc[31]_i_14_n_0
    SLICE_X91Y95         LUT6 (Prop_lut6_I4_O)        0.105    10.868 r  cpu/id_stage/fs_pc[31]_i_6/O
                         net (fo=32, routed)          0.894    11.761    cpu/wb_stage/u_cp0/br_bus[32]
    SLICE_X83Y102        LUT6 (Prop_lut6_I1_O)        0.105    11.866 f  cpu/wb_stage/u_cp0/fs_pc[19]_i_1/O
                         net (fo=6, routed)           1.102    12.968    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_init.ram/addra[17]
    SLICE_X67Y124        LUT3 (Prop_lut3_I2_O)        0.105    13.073 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=16, routed)          1.409    14.482    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[148].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X36Y136        LUT5 (Prop_lut5_I4_O)        0.105    14.587 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[148].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__20/O
                         net (fo=4, routed)           2.266    16.853    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[148].ram.r/prim_init.ram/addra_14_sn_1
    RAMB36_X0Y39         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[148].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        1.416    18.749    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[148].ram.r/prim_init.ram/clka
    RAMB36_X0Y39         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[148].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.228    
                         clock uncertainty           -0.087    18.141    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.754    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[148].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.754    
                         arrival time                         -16.853    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[149].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.421ns  (logic 4.718ns (25.613%)  route 13.703ns (74.387%))
  Logic Levels:           17  (CARRY4=2 LUT3=2 LUT4=2 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.089ns = ( 18.911 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.440ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        1.748    -1.440    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.125     0.685 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.652     3.337    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_6[7]
    SLICE_X112Y55        LUT6 (Prop_lut6_I3_O)        0.105     3.442 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.442    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_4_n_0
    SLICE_X112Y55        MUXF7 (Prop_muxf7_I1_O)      0.206     3.648 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.648    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_n_0
    SLICE_X112Y55        MUXF8 (Prop_muxf8_I0_O)      0.082     3.730 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=1, routed)           0.345     4.075    bridge_1x2/douta[23]
    SLICE_X116Y55        LUT4 (Prop_lut4_I0_O)        0.259     4.334 r  bridge_1x2/ms_to_ws_bus_r[55]_i_3/O
                         net (fo=5, routed)           0.487     4.822    bridge_1x2/cpu_data_rdata[23]
    SLICE_X118Y55        LUT5 (Prop_lut5_I2_O)        0.105     4.927 r  bridge_1x2/ms_to_ws_bus_r[63]_i_3/O
                         net (fo=4, routed)           0.152     5.079    cpu/mem_stage/ms_to_ws_bus_r_reg[39]
    SLICE_X118Y55        LUT3 (Prop_lut3_I0_O)        0.105     5.184 r  cpu/mem_stage/ms_to_ws_bus_r[62]_i_2/O
                         net (fo=35, routed)          0.743     5.927    cpu/mem_stage/ms_to_ws_bus_r[62]_i_2_n_0
    SLICE_X118Y61        LUT4 (Prop_lut4_I1_O)        0.105     6.032 r  cpu/mem_stage/ms_to_ws_bus_r[44]_i_1/O
                         net (fo=3, routed)           0.525     6.556    cpu/id_stage/u_regfile/ms_fwd_blk_bus[2]
    SLICE_X111Y64        LUT6 (Prop_lut6_I5_O)        0.105     6.661 r  cpu/id_stage/u_regfile/ds_to_es_bus_r[76]_i_3/O
                         net (fo=1, routed)           0.427     7.088    cpu/exe_stage/signed_mult_res__2_11
    SLICE_X109Y65        LUT5 (Prop_lut5_I4_O)        0.105     7.193 r  cpu/exe_stage/ds_to_es_bus_r[76]_i_1/O
                         net (fo=7, routed)           0.831     8.024    cpu/exe_stage/es_to_ms_bus_r_reg[72][11]
    SLICE_X107Y67        LUT6 (Prop_lut6_I0_O)        0.105     8.129 r  cpu/exe_stage/fs_pc[31]_i_49/O
                         net (fo=1, routed)           0.000     8.129    cpu/exe_stage/fs_pc[31]_i_49_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.569 r  cpu/exe_stage/fs_pc_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.569    cpu/exe_stage/fs_pc_reg[31]_i_39_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.759 r  cpu/exe_stage/fs_pc_reg[31]_i_24/CO[2]
                         net (fo=1, routed)           1.080     9.839    cpu/id_stage/CO[0]
    SLICE_X90Y81         LUT6 (Prop_lut6_I4_O)        0.261    10.100 r  cpu/id_stage/fs_pc[31]_i_14/O
                         net (fo=1, routed)           0.663    10.763    cpu/id_stage/fs_pc[31]_i_14_n_0
    SLICE_X91Y95         LUT6 (Prop_lut6_I4_O)        0.105    10.868 r  cpu/id_stage/fs_pc[31]_i_6/O
                         net (fo=32, routed)          0.894    11.761    cpu/wb_stage/u_cp0/br_bus[32]
    SLICE_X83Y102        LUT6 (Prop_lut6_I1_O)        0.105    11.866 f  cpu/wb_stage/u_cp0/fs_pc[19]_i_1/O
                         net (fo=6, routed)           0.969    12.835    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/addra[17]
    SLICE_X79Y123        LUT3 (Prop_lut3_I2_O)        0.105    12.940 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=16, routed)          1.766    14.706    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[149].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X40Y128        LUT5 (Prop_lut5_I4_O)        0.105    14.811 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[149].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__58/O
                         net (fo=4, routed)           2.170    16.981    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[149].ram.r/prim_init.ram/addra_14_sn_1
    RAMB36_X1Y41         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[149].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        1.578    18.911    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[149].ram.r/prim_init.ram/clka
    RAMB36_X1Y41         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[149].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.390    
                         clock uncertainty           -0.087    18.303    
    RAMB36_X1Y41         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.916    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[149].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.916    
                         arrival time                         -16.981    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[209].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.395ns  (logic 4.613ns (25.078%)  route 13.782ns (74.922%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=2 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.086ns = ( 18.914 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.440ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        1.748    -1.440    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.125     0.685 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.652     3.337    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_6[7]
    SLICE_X112Y55        LUT6 (Prop_lut6_I3_O)        0.105     3.442 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.442    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_4_n_0
    SLICE_X112Y55        MUXF7 (Prop_muxf7_I1_O)      0.206     3.648 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.648    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_n_0
    SLICE_X112Y55        MUXF8 (Prop_muxf8_I0_O)      0.082     3.730 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=1, routed)           0.345     4.075    bridge_1x2/douta[23]
    SLICE_X116Y55        LUT4 (Prop_lut4_I0_O)        0.259     4.334 r  bridge_1x2/ms_to_ws_bus_r[55]_i_3/O
                         net (fo=5, routed)           0.487     4.822    bridge_1x2/cpu_data_rdata[23]
    SLICE_X118Y55        LUT5 (Prop_lut5_I2_O)        0.105     4.927 r  bridge_1x2/ms_to_ws_bus_r[63]_i_3/O
                         net (fo=4, routed)           0.152     5.079    cpu/mem_stage/ms_to_ws_bus_r_reg[39]
    SLICE_X118Y55        LUT3 (Prop_lut3_I0_O)        0.105     5.184 r  cpu/mem_stage/ms_to_ws_bus_r[62]_i_2/O
                         net (fo=35, routed)          0.743     5.927    cpu/mem_stage/ms_to_ws_bus_r[62]_i_2_n_0
    SLICE_X118Y61        LUT4 (Prop_lut4_I1_O)        0.105     6.032 r  cpu/mem_stage/ms_to_ws_bus_r[44]_i_1/O
                         net (fo=3, routed)           0.525     6.556    cpu/id_stage/u_regfile/ms_fwd_blk_bus[2]
    SLICE_X111Y64        LUT6 (Prop_lut6_I5_O)        0.105     6.661 r  cpu/id_stage/u_regfile/ds_to_es_bus_r[76]_i_3/O
                         net (fo=1, routed)           0.427     7.088    cpu/exe_stage/signed_mult_res__2_11
    SLICE_X109Y65        LUT5 (Prop_lut5_I4_O)        0.105     7.193 r  cpu/exe_stage/ds_to_es_bus_r[76]_i_1/O
                         net (fo=7, routed)           0.831     8.024    cpu/exe_stage/es_to_ms_bus_r_reg[72][11]
    SLICE_X107Y67        LUT6 (Prop_lut6_I0_O)        0.105     8.129 r  cpu/exe_stage/fs_pc[31]_i_49/O
                         net (fo=1, routed)           0.000     8.129    cpu/exe_stage/fs_pc[31]_i_49_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.569 r  cpu/exe_stage/fs_pc_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.569    cpu/exe_stage/fs_pc_reg[31]_i_39_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.759 r  cpu/exe_stage/fs_pc_reg[31]_i_24/CO[2]
                         net (fo=1, routed)           1.080     9.839    cpu/id_stage/CO[0]
    SLICE_X90Y81         LUT6 (Prop_lut6_I4_O)        0.261    10.100 r  cpu/id_stage/fs_pc[31]_i_14/O
                         net (fo=1, routed)           0.663    10.763    cpu/id_stage/fs_pc[31]_i_14_n_0
    SLICE_X91Y95         LUT6 (Prop_lut6_I4_O)        0.105    10.868 r  cpu/id_stage/fs_pc[31]_i_6/O
                         net (fo=32, routed)          1.089    11.957    cpu/wb_stage/u_cp0/br_bus[32]
    SLICE_X73Y97         LUT6 (Prop_lut6_I1_O)        0.105    12.062 r  cpu/wb_stage/u_cp0/fs_pc[18]_i_1/O
                         net (fo=66, routed)          1.731    13.793    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[145].ram.r/prim_init.ram/addra[15]
    SLICE_X62Y123        LUT5 (Prop_lut5_I2_O)        0.105    13.898 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[145].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__34/O
                         net (fo=4, routed)           3.058    16.955    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[209].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    RAMB36_X0Y41         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[209].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        1.581    18.914    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[209].ram.r/prim_init.ram/clka
    RAMB36_X0Y41         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[209].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.393    
                         clock uncertainty           -0.087    18.306    
    RAMB36_X0Y41         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.919    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[209].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.919    
                         arrival time                         -16.955    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[151].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.279ns  (logic 4.718ns (25.811%)  route 13.561ns (74.189%))
  Logic Levels:           17  (CARRY4=2 LUT3=2 LUT4=2 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.187ns = ( 18.813 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.440ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        1.748    -1.440    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.125     0.685 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.652     3.337    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_6[7]
    SLICE_X112Y55        LUT6 (Prop_lut6_I3_O)        0.105     3.442 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.442    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_4_n_0
    SLICE_X112Y55        MUXF7 (Prop_muxf7_I1_O)      0.206     3.648 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.648    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_n_0
    SLICE_X112Y55        MUXF8 (Prop_muxf8_I0_O)      0.082     3.730 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=1, routed)           0.345     4.075    bridge_1x2/douta[23]
    SLICE_X116Y55        LUT4 (Prop_lut4_I0_O)        0.259     4.334 r  bridge_1x2/ms_to_ws_bus_r[55]_i_3/O
                         net (fo=5, routed)           0.487     4.822    bridge_1x2/cpu_data_rdata[23]
    SLICE_X118Y55        LUT5 (Prop_lut5_I2_O)        0.105     4.927 r  bridge_1x2/ms_to_ws_bus_r[63]_i_3/O
                         net (fo=4, routed)           0.152     5.079    cpu/mem_stage/ms_to_ws_bus_r_reg[39]
    SLICE_X118Y55        LUT3 (Prop_lut3_I0_O)        0.105     5.184 r  cpu/mem_stage/ms_to_ws_bus_r[62]_i_2/O
                         net (fo=35, routed)          0.743     5.927    cpu/mem_stage/ms_to_ws_bus_r[62]_i_2_n_0
    SLICE_X118Y61        LUT4 (Prop_lut4_I1_O)        0.105     6.032 r  cpu/mem_stage/ms_to_ws_bus_r[44]_i_1/O
                         net (fo=3, routed)           0.525     6.556    cpu/id_stage/u_regfile/ms_fwd_blk_bus[2]
    SLICE_X111Y64        LUT6 (Prop_lut6_I5_O)        0.105     6.661 r  cpu/id_stage/u_regfile/ds_to_es_bus_r[76]_i_3/O
                         net (fo=1, routed)           0.427     7.088    cpu/exe_stage/signed_mult_res__2_11
    SLICE_X109Y65        LUT5 (Prop_lut5_I4_O)        0.105     7.193 r  cpu/exe_stage/ds_to_es_bus_r[76]_i_1/O
                         net (fo=7, routed)           0.831     8.024    cpu/exe_stage/es_to_ms_bus_r_reg[72][11]
    SLICE_X107Y67        LUT6 (Prop_lut6_I0_O)        0.105     8.129 r  cpu/exe_stage/fs_pc[31]_i_49/O
                         net (fo=1, routed)           0.000     8.129    cpu/exe_stage/fs_pc[31]_i_49_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.569 r  cpu/exe_stage/fs_pc_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.569    cpu/exe_stage/fs_pc_reg[31]_i_39_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.759 r  cpu/exe_stage/fs_pc_reg[31]_i_24/CO[2]
                         net (fo=1, routed)           1.080     9.839    cpu/id_stage/CO[0]
    SLICE_X90Y81         LUT6 (Prop_lut6_I4_O)        0.261    10.100 r  cpu/id_stage/fs_pc[31]_i_14/O
                         net (fo=1, routed)           0.663    10.763    cpu/id_stage/fs_pc[31]_i_14_n_0
    SLICE_X91Y95         LUT6 (Prop_lut6_I4_O)        0.105    10.868 r  cpu/id_stage/fs_pc[31]_i_6/O
                         net (fo=32, routed)          0.894    11.761    cpu/wb_stage/u_cp0/br_bus[32]
    SLICE_X83Y102        LUT6 (Prop_lut6_I1_O)        0.105    11.866 f  cpu/wb_stage/u_cp0/fs_pc[19]_i_1/O
                         net (fo=6, routed)           0.969    12.835    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/addra[17]
    SLICE_X79Y123        LUT3 (Prop_lut3_I2_O)        0.105    12.940 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=16, routed)          1.295    14.235    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[151].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X51Y135        LUT5 (Prop_lut5_I4_O)        0.105    14.340 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[151].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__57/O
                         net (fo=4, routed)           2.499    16.839    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[151].ram.r/prim_init.ram/addra_13_sn_1
    RAMB36_X2Y45         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[151].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        1.480    18.813    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[151].ram.r/prim_init.ram/clka
    RAMB36_X2Y45         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[151].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.292    
                         clock uncertainty           -0.087    18.205    
    RAMB36_X2Y45         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.818    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[151].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.818    
                         arrival time                         -16.839    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[147].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.203ns  (logic 4.718ns (25.919%)  route 13.485ns (74.081%))
  Logic Levels:           17  (CARRY4=2 LUT3=2 LUT4=2 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 18.743 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.440ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        1.748    -1.440    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.125     0.685 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.652     3.337    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_6[7]
    SLICE_X112Y55        LUT6 (Prop_lut6_I3_O)        0.105     3.442 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.442    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_4_n_0
    SLICE_X112Y55        MUXF7 (Prop_muxf7_I1_O)      0.206     3.648 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.648    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_n_0
    SLICE_X112Y55        MUXF8 (Prop_muxf8_I0_O)      0.082     3.730 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=1, routed)           0.345     4.075    bridge_1x2/douta[23]
    SLICE_X116Y55        LUT4 (Prop_lut4_I0_O)        0.259     4.334 r  bridge_1x2/ms_to_ws_bus_r[55]_i_3/O
                         net (fo=5, routed)           0.487     4.822    bridge_1x2/cpu_data_rdata[23]
    SLICE_X118Y55        LUT5 (Prop_lut5_I2_O)        0.105     4.927 r  bridge_1x2/ms_to_ws_bus_r[63]_i_3/O
                         net (fo=4, routed)           0.152     5.079    cpu/mem_stage/ms_to_ws_bus_r_reg[39]
    SLICE_X118Y55        LUT3 (Prop_lut3_I0_O)        0.105     5.184 r  cpu/mem_stage/ms_to_ws_bus_r[62]_i_2/O
                         net (fo=35, routed)          0.743     5.927    cpu/mem_stage/ms_to_ws_bus_r[62]_i_2_n_0
    SLICE_X118Y61        LUT4 (Prop_lut4_I1_O)        0.105     6.032 r  cpu/mem_stage/ms_to_ws_bus_r[44]_i_1/O
                         net (fo=3, routed)           0.525     6.556    cpu/id_stage/u_regfile/ms_fwd_blk_bus[2]
    SLICE_X111Y64        LUT6 (Prop_lut6_I5_O)        0.105     6.661 r  cpu/id_stage/u_regfile/ds_to_es_bus_r[76]_i_3/O
                         net (fo=1, routed)           0.427     7.088    cpu/exe_stage/signed_mult_res__2_11
    SLICE_X109Y65        LUT5 (Prop_lut5_I4_O)        0.105     7.193 r  cpu/exe_stage/ds_to_es_bus_r[76]_i_1/O
                         net (fo=7, routed)           0.831     8.024    cpu/exe_stage/es_to_ms_bus_r_reg[72][11]
    SLICE_X107Y67        LUT6 (Prop_lut6_I0_O)        0.105     8.129 r  cpu/exe_stage/fs_pc[31]_i_49/O
                         net (fo=1, routed)           0.000     8.129    cpu/exe_stage/fs_pc[31]_i_49_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.569 r  cpu/exe_stage/fs_pc_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.569    cpu/exe_stage/fs_pc_reg[31]_i_39_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.759 r  cpu/exe_stage/fs_pc_reg[31]_i_24/CO[2]
                         net (fo=1, routed)           1.080     9.839    cpu/id_stage/CO[0]
    SLICE_X90Y81         LUT6 (Prop_lut6_I4_O)        0.261    10.100 r  cpu/id_stage/fs_pc[31]_i_14/O
                         net (fo=1, routed)           0.663    10.763    cpu/id_stage/fs_pc[31]_i_14_n_0
    SLICE_X91Y95         LUT6 (Prop_lut6_I4_O)        0.105    10.868 r  cpu/id_stage/fs_pc[31]_i_6/O
                         net (fo=32, routed)          0.894    11.761    cpu/wb_stage/u_cp0/br_bus[32]
    SLICE_X83Y102        LUT6 (Prop_lut6_I1_O)        0.105    11.866 f  cpu/wb_stage/u_cp0/fs_pc[19]_i_1/O
                         net (fo=6, routed)           0.969    12.835    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/addra[17]
    SLICE_X79Y123        LUT3 (Prop_lut3_I2_O)        0.105    12.940 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=16, routed)          1.465    14.404    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[147].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X42Y123        LUT5 (Prop_lut5_I4_O)        0.105    14.509 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[147].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__59/O
                         net (fo=4, routed)           2.254    16.763    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[147].ram.r/prim_init.ram/addra_13_sn_1
    RAMB36_X1Y37         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[147].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        1.410    18.743    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[147].ram.r/prim_init.ram/clka
    RAMB36_X1Y37         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[147].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.222    
                         clock uncertainty           -0.087    18.135    
    RAMB36_X1Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.748    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[147].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.748    
                         arrival time                         -16.763    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.176ns  (logic 4.718ns (25.957%)  route 13.458ns (74.043%))
  Logic Levels:           17  (CARRY4=2 LUT3=2 LUT4=2 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 18.724 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.440ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        1.748    -1.440    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.125     0.685 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.652     3.337    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_6[7]
    SLICE_X112Y55        LUT6 (Prop_lut6_I3_O)        0.105     3.442 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.442    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_4_n_0
    SLICE_X112Y55        MUXF7 (Prop_muxf7_I1_O)      0.206     3.648 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.648    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_n_0
    SLICE_X112Y55        MUXF8 (Prop_muxf8_I0_O)      0.082     3.730 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=1, routed)           0.345     4.075    bridge_1x2/douta[23]
    SLICE_X116Y55        LUT4 (Prop_lut4_I0_O)        0.259     4.334 r  bridge_1x2/ms_to_ws_bus_r[55]_i_3/O
                         net (fo=5, routed)           0.487     4.822    bridge_1x2/cpu_data_rdata[23]
    SLICE_X118Y55        LUT5 (Prop_lut5_I2_O)        0.105     4.927 r  bridge_1x2/ms_to_ws_bus_r[63]_i_3/O
                         net (fo=4, routed)           0.152     5.079    cpu/mem_stage/ms_to_ws_bus_r_reg[39]
    SLICE_X118Y55        LUT3 (Prop_lut3_I0_O)        0.105     5.184 r  cpu/mem_stage/ms_to_ws_bus_r[62]_i_2/O
                         net (fo=35, routed)          0.743     5.927    cpu/mem_stage/ms_to_ws_bus_r[62]_i_2_n_0
    SLICE_X118Y61        LUT4 (Prop_lut4_I1_O)        0.105     6.032 r  cpu/mem_stage/ms_to_ws_bus_r[44]_i_1/O
                         net (fo=3, routed)           0.525     6.556    cpu/id_stage/u_regfile/ms_fwd_blk_bus[2]
    SLICE_X111Y64        LUT6 (Prop_lut6_I5_O)        0.105     6.661 r  cpu/id_stage/u_regfile/ds_to_es_bus_r[76]_i_3/O
                         net (fo=1, routed)           0.427     7.088    cpu/exe_stage/signed_mult_res__2_11
    SLICE_X109Y65        LUT5 (Prop_lut5_I4_O)        0.105     7.193 r  cpu/exe_stage/ds_to_es_bus_r[76]_i_1/O
                         net (fo=7, routed)           0.831     8.024    cpu/exe_stage/es_to_ms_bus_r_reg[72][11]
    SLICE_X107Y67        LUT6 (Prop_lut6_I0_O)        0.105     8.129 r  cpu/exe_stage/fs_pc[31]_i_49/O
                         net (fo=1, routed)           0.000     8.129    cpu/exe_stage/fs_pc[31]_i_49_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.569 r  cpu/exe_stage/fs_pc_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.569    cpu/exe_stage/fs_pc_reg[31]_i_39_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.759 r  cpu/exe_stage/fs_pc_reg[31]_i_24/CO[2]
                         net (fo=1, routed)           1.080     9.839    cpu/id_stage/CO[0]
    SLICE_X90Y81         LUT6 (Prop_lut6_I4_O)        0.261    10.100 r  cpu/id_stage/fs_pc[31]_i_14/O
                         net (fo=1, routed)           0.663    10.763    cpu/id_stage/fs_pc[31]_i_14_n_0
    SLICE_X91Y95         LUT6 (Prop_lut6_I4_O)        0.105    10.868 r  cpu/id_stage/fs_pc[31]_i_6/O
                         net (fo=32, routed)          0.894    11.761    cpu/wb_stage/u_cp0/br_bus[32]
    SLICE_X83Y102        LUT6 (Prop_lut6_I1_O)        0.105    11.866 f  cpu/wb_stage/u_cp0/fs_pc[19]_i_1/O
                         net (fo=6, routed)           1.102    12.968    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_init.ram/addra[17]
    SLICE_X67Y124        LUT3 (Prop_lut3_I2_O)        0.105    13.073 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=16, routed)          0.582    13.655    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X68Y128        LUT5 (Prop_lut5_I4_O)        0.105    13.760 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__27/O
                         net (fo=4, routed)           2.976    16.736    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_init.ram/addra_13_sn_1
    RAMB36_X8Y35         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        1.391    18.724    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_init.ram/clka
    RAMB36_X8Y35         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.203    
                         clock uncertainty           -0.087    18.116    
    RAMB36_X8Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.729    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.729    
                         arrival time                         -16.736    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.170ns  (logic 4.613ns (25.387%)  route 13.557ns (74.613%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=2 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 18.730 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.440ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        1.748    -1.440    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.125     0.685 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.652     3.337    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_6[7]
    SLICE_X112Y55        LUT6 (Prop_lut6_I3_O)        0.105     3.442 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.442    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_4_n_0
    SLICE_X112Y55        MUXF7 (Prop_muxf7_I1_O)      0.206     3.648 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.648    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_n_0
    SLICE_X112Y55        MUXF8 (Prop_muxf8_I0_O)      0.082     3.730 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=1, routed)           0.345     4.075    bridge_1x2/douta[23]
    SLICE_X116Y55        LUT4 (Prop_lut4_I0_O)        0.259     4.334 r  bridge_1x2/ms_to_ws_bus_r[55]_i_3/O
                         net (fo=5, routed)           0.487     4.822    bridge_1x2/cpu_data_rdata[23]
    SLICE_X118Y55        LUT5 (Prop_lut5_I2_O)        0.105     4.927 r  bridge_1x2/ms_to_ws_bus_r[63]_i_3/O
                         net (fo=4, routed)           0.152     5.079    cpu/mem_stage/ms_to_ws_bus_r_reg[39]
    SLICE_X118Y55        LUT3 (Prop_lut3_I0_O)        0.105     5.184 r  cpu/mem_stage/ms_to_ws_bus_r[62]_i_2/O
                         net (fo=35, routed)          0.743     5.927    cpu/mem_stage/ms_to_ws_bus_r[62]_i_2_n_0
    SLICE_X118Y61        LUT4 (Prop_lut4_I1_O)        0.105     6.032 r  cpu/mem_stage/ms_to_ws_bus_r[44]_i_1/O
                         net (fo=3, routed)           0.525     6.556    cpu/id_stage/u_regfile/ms_fwd_blk_bus[2]
    SLICE_X111Y64        LUT6 (Prop_lut6_I5_O)        0.105     6.661 r  cpu/id_stage/u_regfile/ds_to_es_bus_r[76]_i_3/O
                         net (fo=1, routed)           0.427     7.088    cpu/exe_stage/signed_mult_res__2_11
    SLICE_X109Y65        LUT5 (Prop_lut5_I4_O)        0.105     7.193 r  cpu/exe_stage/ds_to_es_bus_r[76]_i_1/O
                         net (fo=7, routed)           0.831     8.024    cpu/exe_stage/es_to_ms_bus_r_reg[72][11]
    SLICE_X107Y67        LUT6 (Prop_lut6_I0_O)        0.105     8.129 r  cpu/exe_stage/fs_pc[31]_i_49/O
                         net (fo=1, routed)           0.000     8.129    cpu/exe_stage/fs_pc[31]_i_49_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.569 r  cpu/exe_stage/fs_pc_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.569    cpu/exe_stage/fs_pc_reg[31]_i_39_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.759 r  cpu/exe_stage/fs_pc_reg[31]_i_24/CO[2]
                         net (fo=1, routed)           1.080     9.839    cpu/id_stage/CO[0]
    SLICE_X90Y81         LUT6 (Prop_lut6_I4_O)        0.261    10.100 r  cpu/id_stage/fs_pc[31]_i_14/O
                         net (fo=1, routed)           0.663    10.763    cpu/id_stage/fs_pc[31]_i_14_n_0
    SLICE_X91Y95         LUT6 (Prop_lut6_I4_O)        0.105    10.868 r  cpu/id_stage/fs_pc[31]_i_6/O
                         net (fo=32, routed)          1.089    11.957    cpu/wb_stage/u_cp0/br_bus[32]
    SLICE_X73Y97         LUT6 (Prop_lut6_I1_O)        0.105    12.062 f  cpu/wb_stage/u_cp0/fs_pc[18]_i_1/O
                         net (fo=66, routed)          1.701    13.763    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_init.ram/addra[15]
    SLICE_X86Y123        LUT5 (Prop_lut5_I3_O)        0.105    13.868 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__36/O
                         net (fo=4, routed)           2.863    16.731    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_init.ram/addra_13_sn_1
    RAMB36_X8Y36         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        1.397    18.730    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_init.ram/clka
    RAMB36_X8Y36         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.209    
                         clock uncertainty           -0.087    18.122    
    RAMB36_X8Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.735    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.735    
                         arrival time                         -16.731    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[154].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.354ns  (logic 4.718ns (25.705%)  route 13.636ns (74.295%))
  Logic Levels:           17  (CARRY4=2 LUT3=2 LUT4=2 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.085ns = ( 18.915 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.440ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        1.748    -1.440    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.125     0.685 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.652     3.337    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_6[7]
    SLICE_X112Y55        LUT6 (Prop_lut6_I3_O)        0.105     3.442 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.442    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_4_n_0
    SLICE_X112Y55        MUXF7 (Prop_muxf7_I1_O)      0.206     3.648 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.648    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_n_0
    SLICE_X112Y55        MUXF8 (Prop_muxf8_I0_O)      0.082     3.730 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=1, routed)           0.345     4.075    bridge_1x2/douta[23]
    SLICE_X116Y55        LUT4 (Prop_lut4_I0_O)        0.259     4.334 r  bridge_1x2/ms_to_ws_bus_r[55]_i_3/O
                         net (fo=5, routed)           0.487     4.822    bridge_1x2/cpu_data_rdata[23]
    SLICE_X118Y55        LUT5 (Prop_lut5_I2_O)        0.105     4.927 r  bridge_1x2/ms_to_ws_bus_r[63]_i_3/O
                         net (fo=4, routed)           0.152     5.079    cpu/mem_stage/ms_to_ws_bus_r_reg[39]
    SLICE_X118Y55        LUT3 (Prop_lut3_I0_O)        0.105     5.184 r  cpu/mem_stage/ms_to_ws_bus_r[62]_i_2/O
                         net (fo=35, routed)          0.743     5.927    cpu/mem_stage/ms_to_ws_bus_r[62]_i_2_n_0
    SLICE_X118Y61        LUT4 (Prop_lut4_I1_O)        0.105     6.032 r  cpu/mem_stage/ms_to_ws_bus_r[44]_i_1/O
                         net (fo=3, routed)           0.525     6.556    cpu/id_stage/u_regfile/ms_fwd_blk_bus[2]
    SLICE_X111Y64        LUT6 (Prop_lut6_I5_O)        0.105     6.661 r  cpu/id_stage/u_regfile/ds_to_es_bus_r[76]_i_3/O
                         net (fo=1, routed)           0.427     7.088    cpu/exe_stage/signed_mult_res__2_11
    SLICE_X109Y65        LUT5 (Prop_lut5_I4_O)        0.105     7.193 r  cpu/exe_stage/ds_to_es_bus_r[76]_i_1/O
                         net (fo=7, routed)           0.831     8.024    cpu/exe_stage/es_to_ms_bus_r_reg[72][11]
    SLICE_X107Y67        LUT6 (Prop_lut6_I0_O)        0.105     8.129 r  cpu/exe_stage/fs_pc[31]_i_49/O
                         net (fo=1, routed)           0.000     8.129    cpu/exe_stage/fs_pc[31]_i_49_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.569 r  cpu/exe_stage/fs_pc_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.569    cpu/exe_stage/fs_pc_reg[31]_i_39_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.759 r  cpu/exe_stage/fs_pc_reg[31]_i_24/CO[2]
                         net (fo=1, routed)           1.080     9.839    cpu/id_stage/CO[0]
    SLICE_X90Y81         LUT6 (Prop_lut6_I4_O)        0.261    10.100 r  cpu/id_stage/fs_pc[31]_i_14/O
                         net (fo=1, routed)           0.663    10.763    cpu/id_stage/fs_pc[31]_i_14_n_0
    SLICE_X91Y95         LUT6 (Prop_lut6_I4_O)        0.105    10.868 r  cpu/id_stage/fs_pc[31]_i_6/O
                         net (fo=32, routed)          0.894    11.761    cpu/wb_stage/u_cp0/br_bus[32]
    SLICE_X83Y102        LUT6 (Prop_lut6_I1_O)        0.105    11.866 f  cpu/wb_stage/u_cp0/fs_pc[19]_i_1/O
                         net (fo=6, routed)           1.102    12.968    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_init.ram/addra[17]
    SLICE_X67Y124        LUT3 (Prop_lut3_I2_O)        0.105    13.073 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=16, routed)          1.384    14.458    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[154].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X40Y130        LUT5 (Prop_lut5_I4_O)        0.105    14.563 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[154].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__17/O
                         net (fo=4, routed)           2.352    16.915    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[154].ram.r/prim_init.ram/addra_13_sn_1
    RAMB36_X0Y40         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[154].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        1.582    18.915    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[154].ram.r/prim_init.ram/clka
    RAMB36_X0Y40         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[154].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.394    
                         clock uncertainty           -0.087    18.307    
    RAMB36_X0Y40         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.920    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[154].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.920    
                         arrival time                         -16.915    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[141].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.162ns  (logic 4.613ns (25.399%)  route 13.549ns (74.601%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=2 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.267ns = ( 18.733 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.440ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        1.748    -1.440    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.125     0.685 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.652     3.337    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_6[7]
    SLICE_X112Y55        LUT6 (Prop_lut6_I3_O)        0.105     3.442 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.442    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_4_n_0
    SLICE_X112Y55        MUXF7 (Prop_muxf7_I1_O)      0.206     3.648 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.648    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_n_0
    SLICE_X112Y55        MUXF8 (Prop_muxf8_I0_O)      0.082     3.730 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=1, routed)           0.345     4.075    bridge_1x2/douta[23]
    SLICE_X116Y55        LUT4 (Prop_lut4_I0_O)        0.259     4.334 r  bridge_1x2/ms_to_ws_bus_r[55]_i_3/O
                         net (fo=5, routed)           0.487     4.822    bridge_1x2/cpu_data_rdata[23]
    SLICE_X118Y55        LUT5 (Prop_lut5_I2_O)        0.105     4.927 r  bridge_1x2/ms_to_ws_bus_r[63]_i_3/O
                         net (fo=4, routed)           0.152     5.079    cpu/mem_stage/ms_to_ws_bus_r_reg[39]
    SLICE_X118Y55        LUT3 (Prop_lut3_I0_O)        0.105     5.184 r  cpu/mem_stage/ms_to_ws_bus_r[62]_i_2/O
                         net (fo=35, routed)          0.743     5.927    cpu/mem_stage/ms_to_ws_bus_r[62]_i_2_n_0
    SLICE_X118Y61        LUT4 (Prop_lut4_I1_O)        0.105     6.032 r  cpu/mem_stage/ms_to_ws_bus_r[44]_i_1/O
                         net (fo=3, routed)           0.525     6.556    cpu/id_stage/u_regfile/ms_fwd_blk_bus[2]
    SLICE_X111Y64        LUT6 (Prop_lut6_I5_O)        0.105     6.661 r  cpu/id_stage/u_regfile/ds_to_es_bus_r[76]_i_3/O
                         net (fo=1, routed)           0.427     7.088    cpu/exe_stage/signed_mult_res__2_11
    SLICE_X109Y65        LUT5 (Prop_lut5_I4_O)        0.105     7.193 r  cpu/exe_stage/ds_to_es_bus_r[76]_i_1/O
                         net (fo=7, routed)           0.831     8.024    cpu/exe_stage/es_to_ms_bus_r_reg[72][11]
    SLICE_X107Y67        LUT6 (Prop_lut6_I0_O)        0.105     8.129 r  cpu/exe_stage/fs_pc[31]_i_49/O
                         net (fo=1, routed)           0.000     8.129    cpu/exe_stage/fs_pc[31]_i_49_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.569 r  cpu/exe_stage/fs_pc_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.569    cpu/exe_stage/fs_pc_reg[31]_i_39_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     8.759 r  cpu/exe_stage/fs_pc_reg[31]_i_24/CO[2]
                         net (fo=1, routed)           1.080     9.839    cpu/id_stage/CO[0]
    SLICE_X90Y81         LUT6 (Prop_lut6_I4_O)        0.261    10.100 r  cpu/id_stage/fs_pc[31]_i_14/O
                         net (fo=1, routed)           0.663    10.763    cpu/id_stage/fs_pc[31]_i_14_n_0
    SLICE_X91Y95         LUT6 (Prop_lut6_I4_O)        0.105    10.868 r  cpu/id_stage/fs_pc[31]_i_6/O
                         net (fo=32, routed)          1.089    11.957    cpu/wb_stage/u_cp0/br_bus[32]
    SLICE_X73Y97         LUT6 (Prop_lut6_I1_O)        0.105    12.062 f  cpu/wb_stage/u_cp0/fs_pc[18]_i_1/O
                         net (fo=66, routed)          1.916    13.978    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[141].ram.r/prim_init.ram/addra[15]
    SLICE_X74Y137        LUT5 (Prop_lut5_I3_O)        0.105    14.083 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[141].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__61/O
                         net (fo=4, routed)           2.639    16.722    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[141].ram.r/prim_init.ram/addra_14_sn_1
    RAMB36_X7Y38         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[141].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        1.400    18.733    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[141].ram.r/prim_init.ram/clka
    RAMB36_X7Y38         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[141].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.212    
                         clock uncertainty           -0.087    18.125    
    RAMB36_X7Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.738    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[141].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.738    
                         arrival time                         -16.722    
  -------------------------------------------------------------------
                         slack                                  1.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        0.645    -0.474    cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X107Y77        FDRE                                         r  cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y77        FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]/Q
                         net (fo=1, routed)           0.055    -0.278    cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]_0[23]
    SLICE_X107Y77        FDRE                                         r  cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        0.917    -0.234    cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X107Y77        FDRE                                         r  cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism             -0.240    -0.474    
    SLICE_X107Y77        FDRE (Hold_fdre_C_D)         0.078    -0.396    cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].quot_gen.quot_reg.i_div_n1.quot_out/opt_has_pipe.first_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.quot_sel/opt_has_pipe.first_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        0.654    -0.465    cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].quot_gen.quot_reg.i_div_n1.quot_out/aclk
    SLICE_X111Y87        FDRE                                         r  cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].quot_gen.quot_reg.i_div_n1.quot_out/opt_has_pipe.first_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].quot_gen.quot_reg.i_div_n1.quot_out/opt_has_pipe.first_q_reg[18]/Q
                         net (fo=1, routed)           0.055    -0.269    cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.quot_sel/D[26]
    SLICE_X111Y87        FDRE                                         r  cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.quot_sel/opt_has_pipe.first_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        0.928    -0.223    cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.quot_sel/aclk
    SLICE_X111Y87        FDRE                                         r  cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.quot_sel/opt_has_pipe.first_q_reg[26]/C
                         clock pessimism             -0.242    -0.465    
    SLICE_X111Y87        FDRE (Hold_fdre_C_D)         0.078    -0.387    cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.quot_sel/opt_has_pipe.first_q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        0.645    -0.474    cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X115Y75        FDRE                                         r  cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[22]/Q
                         net (fo=1, routed)           0.055    -0.278    cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]_0[22]
    SLICE_X115Y75        FDRE                                         r  cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        0.917    -0.234    cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X115Y75        FDRE                                         r  cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism             -0.240    -0.474    
    SLICE_X115Y75        FDRE (Hold_fdre_C_D)         0.078    -0.396    cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        0.646    -0.473    cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X117Y75        FDRE                                         r  cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]/Q
                         net (fo=1, routed)           0.055    -0.277    cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]_0[23]
    SLICE_X117Y75        FDRE                                         r  cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        0.918    -0.233    cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X117Y75        FDRE                                         r  cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism             -0.240    -0.473    
    SLICE_X117Y75        FDRE (Hold_fdre_C_D)         0.078    -0.395    cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        0.645    -0.474    cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X107Y77        FDRE                                         r  cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y77        FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[22]/Q
                         net (fo=1, routed)           0.055    -0.278    cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]_0[22]
    SLICE_X107Y77        FDRE                                         r  cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        0.917    -0.234    cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X107Y77        FDRE                                         r  cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism             -0.240    -0.474    
    SLICE_X107Y77        FDRE (Hold_fdre_C_D)         0.076    -0.398    cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].quot_gen.quot_reg.i_div_n1.quot_out/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.quot_sel/opt_has_pipe.first_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        0.654    -0.465    cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].quot_gen.quot_reg.i_div_n1.quot_out/aclk
    SLICE_X111Y87        FDRE                                         r  cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].quot_gen.quot_reg.i_div_n1.quot_out/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].quot_gen.quot_reg.i_div_n1.quot_out/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=1, routed)           0.055    -0.269    cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.quot_sel/D[25]
    SLICE_X111Y87        FDRE                                         r  cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.quot_sel/opt_has_pipe.first_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        0.928    -0.223    cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.quot_sel/aclk
    SLICE_X111Y87        FDRE                                         r  cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.quot_sel/opt_has_pipe.first_q_reg[25]/C
                         clock pessimism             -0.242    -0.465    
    SLICE_X111Y87        FDRE (Hold_fdre_C_D)         0.076    -0.389    cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/final_sel.quot_sel/opt_has_pipe.first_q_reg[25]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        0.646    -0.473    cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X117Y75        FDRE                                         r  cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=1, routed)           0.055    -0.277    cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]_0[20]
    SLICE_X117Y75        FDRE                                         r  cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        0.918    -0.233    cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X117Y75        FDRE                                         r  cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism             -0.240    -0.473    
    SLICE_X117Y75        FDRE (Hold_fdre_C_D)         0.076    -0.397    cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        0.645    -0.474    cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X115Y75        FDRE                                         r  cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[21]/Q
                         net (fo=1, routed)           0.055    -0.278    cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]_0[21]
    SLICE_X115Y75        FDRE                                         r  cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        0.917    -0.234    cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X115Y75        FDRE                                         r  cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism             -0.240    -0.474    
    SLICE_X115Y75        FDRE (Hold_fdre_C_D)         0.076    -0.398    cpu/exe_stage/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        0.649    -0.470    confreg/cpu_clk
    SLICE_X123Y72        FDRE                                         r  confreg/timer_r1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  confreg/timer_r1_reg[31]/Q
                         net (fo=1, routed)           0.055    -0.274    confreg/timer_r1[31]
    SLICE_X123Y72        FDRE                                         r  confreg/timer_r2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        0.921    -0.230    confreg/cpu_clk
    SLICE_X123Y72        FDRE                                         r  confreg/timer_r2_reg[31]/C
                         clock pessimism             -0.240    -0.470    
    SLICE_X123Y72        FDRE (Hold_fdre_C_D)         0.076    -0.394    confreg/timer_r2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        0.645    -0.474    cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X107Y77        FDRE                                         r  cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y77        FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=1, routed)           0.055    -0.278    cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]_0[17]
    SLICE_X107Y77        FDRE                                         r  cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=3639, routed)        0.917    -0.234    cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X107Y77        FDRE                                         r  cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism             -0.240    -0.474    
    SLICE_X107Y77        FDRE (Hold_fdre_C_D)         0.075    -0.399    cpu/exe_stage/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X5Y13    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X5Y13    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y9     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X1Y9     inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X6Y38    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X6Y38    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[136].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y30    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y30    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y12    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y12    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y63   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y63   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y63   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y63   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X108Y62   cpu/id_stage/u_regfile/rf_reg_r1_0_31_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X108Y62   cpu/id_stage/u_regfile/rf_reg_r1_0_31_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X108Y62   cpu/id_stage/u_regfile/rf_reg_r1_0_31_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X108Y62   cpu/id_stage/u_regfile/rf_reg_r1_0_31_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X108Y62   cpu/id_stage/u_regfile/rf_reg_r1_0_31_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X108Y62   cpu/id_stage/u_regfile/rf_reg_r1_0_31_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y63   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y63   cpu/id_stage/u_regfile/rf_reg_r1_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y63   cpu/id_stage/u_regfile/rf_reg_r1_0_31_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y63   cpu/id_stage/u_regfile/rf_reg_r1_0_31_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y62   cpu/id_stage/u_regfile/rf_reg_r1_0_31_28_28/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y62   cpu/id_stage/u_regfile/rf_reg_r1_0_31_28_28/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y62   cpu/id_stage/u_regfile/rf_reg_r1_0_31_29_29/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y62   cpu/id_stage/u_regfile/rf_reg_r1_0_31_29_29/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y63   cpu/id_stage/u_regfile/rf_reg_r1_0_31_2_2/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X104Y63   cpu/id_stage/u_regfile/rf_reg_r1_0_31_2_2/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.620ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 1.925ns (57.638%)  route 1.415ns (42.362%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.224ns = ( 8.776 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.634ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.554    -1.634    confreg/timer_clk
    SLICE_X120Y73        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y73        FDRE (Prop_fdre_C_Q)         0.398    -1.236 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.415     0.179    confreg/write_timer_begin_r3
    SLICE_X121Y65        LUT4 (Prop_lut4_I3_O)        0.234     0.413 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.413    confreg/timer[0]_i_6_n_0
    SLICE_X121Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.853 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.853    confreg/timer_reg[0]_i_1_n_0
    SLICE_X121Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.951 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.951    confreg/timer_reg[4]_i_1_n_0
    SLICE_X121Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.049 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.049    confreg/timer_reg[8]_i_1_n_0
    SLICE_X121Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.147 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.147    confreg/timer_reg[12]_i_1_n_0
    SLICE_X121Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.245 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.245    confreg/timer_reg[16]_i_1_n_0
    SLICE_X121Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.343 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    confreg/timer_reg[20]_i_1_n_0
    SLICE_X121Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.441 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.441    confreg/timer_reg[24]_i_1_n_0
    SLICE_X121Y72        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.706 r  confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.706    confreg/timer_reg[28]_i_1_n_6
    SLICE_X121Y72        FDRE                                         r  confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.443     8.776    confreg/timer_clk
    SLICE_X121Y72        FDRE                                         r  confreg/timer_reg[29]/C
                         clock pessimism             -0.432     8.344    
                         clock uncertainty           -0.077     8.267    
    SLICE_X121Y72        FDRE (Setup_fdre_C_D)        0.059     8.326    confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -1.706    
  -------------------------------------------------------------------
                         slack                                  6.620    

Slack (MET) :             6.625ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 1.920ns (57.574%)  route 1.415ns (42.426%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.224ns = ( 8.776 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.634ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.554    -1.634    confreg/timer_clk
    SLICE_X120Y73        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y73        FDRE (Prop_fdre_C_Q)         0.398    -1.236 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.415     0.179    confreg/write_timer_begin_r3
    SLICE_X121Y65        LUT4 (Prop_lut4_I3_O)        0.234     0.413 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.413    confreg/timer[0]_i_6_n_0
    SLICE_X121Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.853 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.853    confreg/timer_reg[0]_i_1_n_0
    SLICE_X121Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.951 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.951    confreg/timer_reg[4]_i_1_n_0
    SLICE_X121Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.049 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.049    confreg/timer_reg[8]_i_1_n_0
    SLICE_X121Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.147 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.147    confreg/timer_reg[12]_i_1_n_0
    SLICE_X121Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.245 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.245    confreg/timer_reg[16]_i_1_n_0
    SLICE_X121Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.343 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    confreg/timer_reg[20]_i_1_n_0
    SLICE_X121Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.441 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.441    confreg/timer_reg[24]_i_1_n_0
    SLICE_X121Y72        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.701 r  confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.701    confreg/timer_reg[28]_i_1_n_4
    SLICE_X121Y72        FDRE                                         r  confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.443     8.776    confreg/timer_clk
    SLICE_X121Y72        FDRE                                         r  confreg/timer_reg[31]/C
                         clock pessimism             -0.432     8.344    
                         clock uncertainty           -0.077     8.267    
    SLICE_X121Y72        FDRE (Setup_fdre_C_D)        0.059     8.326    confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -1.701    
  -------------------------------------------------------------------
                         slack                                  6.625    

Slack (MET) :             6.685ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 1.860ns (56.797%)  route 1.415ns (43.203%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.224ns = ( 8.776 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.634ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.554    -1.634    confreg/timer_clk
    SLICE_X120Y73        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y73        FDRE (Prop_fdre_C_Q)         0.398    -1.236 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.415     0.179    confreg/write_timer_begin_r3
    SLICE_X121Y65        LUT4 (Prop_lut4_I3_O)        0.234     0.413 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.413    confreg/timer[0]_i_6_n_0
    SLICE_X121Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.853 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.853    confreg/timer_reg[0]_i_1_n_0
    SLICE_X121Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.951 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.951    confreg/timer_reg[4]_i_1_n_0
    SLICE_X121Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.049 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.049    confreg/timer_reg[8]_i_1_n_0
    SLICE_X121Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.147 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.147    confreg/timer_reg[12]_i_1_n_0
    SLICE_X121Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.245 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.245    confreg/timer_reg[16]_i_1_n_0
    SLICE_X121Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.343 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    confreg/timer_reg[20]_i_1_n_0
    SLICE_X121Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.441 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.441    confreg/timer_reg[24]_i_1_n_0
    SLICE_X121Y72        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.641 r  confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.641    confreg/timer_reg[28]_i_1_n_5
    SLICE_X121Y72        FDRE                                         r  confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.443     8.776    confreg/timer_clk
    SLICE_X121Y72        FDRE                                         r  confreg/timer_reg[30]/C
                         clock pessimism             -0.432     8.344    
                         clock uncertainty           -0.077     8.267    
    SLICE_X121Y72        FDRE (Setup_fdre_C_D)        0.059     8.326    confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -1.641    
  -------------------------------------------------------------------
                         slack                                  6.685    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 1.841ns (56.545%)  route 1.415ns (43.455%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.224ns = ( 8.776 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.634ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.554    -1.634    confreg/timer_clk
    SLICE_X120Y73        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y73        FDRE (Prop_fdre_C_Q)         0.398    -1.236 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.415     0.179    confreg/write_timer_begin_r3
    SLICE_X121Y65        LUT4 (Prop_lut4_I3_O)        0.234     0.413 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.413    confreg/timer[0]_i_6_n_0
    SLICE_X121Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.853 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.853    confreg/timer_reg[0]_i_1_n_0
    SLICE_X121Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.951 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.951    confreg/timer_reg[4]_i_1_n_0
    SLICE_X121Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.049 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.049    confreg/timer_reg[8]_i_1_n_0
    SLICE_X121Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.147 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.147    confreg/timer_reg[12]_i_1_n_0
    SLICE_X121Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.245 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.245    confreg/timer_reg[16]_i_1_n_0
    SLICE_X121Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.343 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    confreg/timer_reg[20]_i_1_n_0
    SLICE_X121Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.441 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.441    confreg/timer_reg[24]_i_1_n_0
    SLICE_X121Y72        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.622 r  confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.622    confreg/timer_reg[28]_i_1_n_7
    SLICE_X121Y72        FDRE                                         r  confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.443     8.776    confreg/timer_clk
    SLICE_X121Y72        FDRE                                         r  confreg/timer_reg[28]/C
                         clock pessimism             -0.432     8.344    
                         clock uncertainty           -0.077     8.267    
    SLICE_X121Y72        FDRE (Setup_fdre_C_D)        0.059     8.326    confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -1.622    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.718ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 1.827ns (56.357%)  route 1.415ns (43.643%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.224ns = ( 8.776 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.634ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.554    -1.634    confreg/timer_clk
    SLICE_X120Y73        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y73        FDRE (Prop_fdre_C_Q)         0.398    -1.236 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.415     0.179    confreg/write_timer_begin_r3
    SLICE_X121Y65        LUT4 (Prop_lut4_I3_O)        0.234     0.413 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.413    confreg/timer[0]_i_6_n_0
    SLICE_X121Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.853 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.853    confreg/timer_reg[0]_i_1_n_0
    SLICE_X121Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.951 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.951    confreg/timer_reg[4]_i_1_n_0
    SLICE_X121Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.049 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.049    confreg/timer_reg[8]_i_1_n_0
    SLICE_X121Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.147 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.147    confreg/timer_reg[12]_i_1_n_0
    SLICE_X121Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.245 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.245    confreg/timer_reg[16]_i_1_n_0
    SLICE_X121Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.343 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    confreg/timer_reg[20]_i_1_n_0
    SLICE_X121Y71        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.608 r  confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.608    confreg/timer_reg[24]_i_1_n_6
    SLICE_X121Y71        FDRE                                         r  confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.443     8.776    confreg/timer_clk
    SLICE_X121Y71        FDRE                                         r  confreg/timer_reg[25]/C
                         clock pessimism             -0.432     8.344    
                         clock uncertainty           -0.077     8.267    
    SLICE_X121Y71        FDRE (Setup_fdre_C_D)        0.059     8.326    confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -1.608    
  -------------------------------------------------------------------
                         slack                                  6.718    

Slack (MET) :             6.723ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 1.822ns (56.290%)  route 1.415ns (43.710%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.224ns = ( 8.776 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.634ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.554    -1.634    confreg/timer_clk
    SLICE_X120Y73        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y73        FDRE (Prop_fdre_C_Q)         0.398    -1.236 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.415     0.179    confreg/write_timer_begin_r3
    SLICE_X121Y65        LUT4 (Prop_lut4_I3_O)        0.234     0.413 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.413    confreg/timer[0]_i_6_n_0
    SLICE_X121Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.853 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.853    confreg/timer_reg[0]_i_1_n_0
    SLICE_X121Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.951 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.951    confreg/timer_reg[4]_i_1_n_0
    SLICE_X121Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.049 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.049    confreg/timer_reg[8]_i_1_n_0
    SLICE_X121Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.147 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.147    confreg/timer_reg[12]_i_1_n_0
    SLICE_X121Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.245 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.245    confreg/timer_reg[16]_i_1_n_0
    SLICE_X121Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.343 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    confreg/timer_reg[20]_i_1_n_0
    SLICE_X121Y71        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.603 r  confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.603    confreg/timer_reg[24]_i_1_n_4
    SLICE_X121Y71        FDRE                                         r  confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.443     8.776    confreg/timer_clk
    SLICE_X121Y71        FDRE                                         r  confreg/timer_reg[27]/C
                         clock pessimism             -0.432     8.344    
                         clock uncertainty           -0.077     8.267    
    SLICE_X121Y71        FDRE (Setup_fdre_C_D)        0.059     8.326    confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -1.603    
  -------------------------------------------------------------------
                         slack                                  6.723    

Slack (MET) :             6.783ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 1.762ns (55.464%)  route 1.415ns (44.536%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.224ns = ( 8.776 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.634ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.554    -1.634    confreg/timer_clk
    SLICE_X120Y73        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y73        FDRE (Prop_fdre_C_Q)         0.398    -1.236 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.415     0.179    confreg/write_timer_begin_r3
    SLICE_X121Y65        LUT4 (Prop_lut4_I3_O)        0.234     0.413 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.413    confreg/timer[0]_i_6_n_0
    SLICE_X121Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.853 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.853    confreg/timer_reg[0]_i_1_n_0
    SLICE_X121Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.951 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.951    confreg/timer_reg[4]_i_1_n_0
    SLICE_X121Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.049 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.049    confreg/timer_reg[8]_i_1_n_0
    SLICE_X121Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.147 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.147    confreg/timer_reg[12]_i_1_n_0
    SLICE_X121Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.245 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.245    confreg/timer_reg[16]_i_1_n_0
    SLICE_X121Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.343 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    confreg/timer_reg[20]_i_1_n_0
    SLICE_X121Y71        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.543 r  confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.543    confreg/timer_reg[24]_i_1_n_5
    SLICE_X121Y71        FDRE                                         r  confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.443     8.776    confreg/timer_clk
    SLICE_X121Y71        FDRE                                         r  confreg/timer_reg[26]/C
                         clock pessimism             -0.432     8.344    
                         clock uncertainty           -0.077     8.267    
    SLICE_X121Y71        FDRE (Setup_fdre_C_D)        0.059     8.326    confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -1.543    
  -------------------------------------------------------------------
                         slack                                  6.783    

Slack (MET) :             6.802ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 1.743ns (55.196%)  route 1.415ns (44.804%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.224ns = ( 8.776 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.634ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.554    -1.634    confreg/timer_clk
    SLICE_X120Y73        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y73        FDRE (Prop_fdre_C_Q)         0.398    -1.236 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.415     0.179    confreg/write_timer_begin_r3
    SLICE_X121Y65        LUT4 (Prop_lut4_I3_O)        0.234     0.413 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.413    confreg/timer[0]_i_6_n_0
    SLICE_X121Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.853 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.853    confreg/timer_reg[0]_i_1_n_0
    SLICE_X121Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.951 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.951    confreg/timer_reg[4]_i_1_n_0
    SLICE_X121Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.049 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.049    confreg/timer_reg[8]_i_1_n_0
    SLICE_X121Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.147 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.147    confreg/timer_reg[12]_i_1_n_0
    SLICE_X121Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.245 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.245    confreg/timer_reg[16]_i_1_n_0
    SLICE_X121Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.343 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.343    confreg/timer_reg[20]_i_1_n_0
    SLICE_X121Y71        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.524 r  confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.524    confreg/timer_reg[24]_i_1_n_7
    SLICE_X121Y71        FDRE                                         r  confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.443     8.776    confreg/timer_clk
    SLICE_X121Y71        FDRE                                         r  confreg/timer_reg[24]/C
                         clock pessimism             -0.432     8.344    
                         clock uncertainty           -0.077     8.267    
    SLICE_X121Y71        FDRE (Setup_fdre_C_D)        0.059     8.326    confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          8.326    
                         arrival time                          -1.524    
  -------------------------------------------------------------------
                         slack                                  6.802    

Slack (MET) :             6.818ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 1.729ns (54.997%)  route 1.415ns (45.004%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.222ns = ( 8.778 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.634ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.554    -1.634    confreg/timer_clk
    SLICE_X120Y73        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y73        FDRE (Prop_fdre_C_Q)         0.398    -1.236 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.415     0.179    confreg/write_timer_begin_r3
    SLICE_X121Y65        LUT4 (Prop_lut4_I3_O)        0.234     0.413 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.413    confreg/timer[0]_i_6_n_0
    SLICE_X121Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.853 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.853    confreg/timer_reg[0]_i_1_n_0
    SLICE_X121Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.951 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.951    confreg/timer_reg[4]_i_1_n_0
    SLICE_X121Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.049 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.049    confreg/timer_reg[8]_i_1_n_0
    SLICE_X121Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.147 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.147    confreg/timer_reg[12]_i_1_n_0
    SLICE_X121Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.245 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.245    confreg/timer_reg[16]_i_1_n_0
    SLICE_X121Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.510 r  confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.510    confreg/timer_reg[20]_i_1_n_6
    SLICE_X121Y70        FDRE                                         r  confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.445     8.778    confreg/timer_clk
    SLICE_X121Y70        FDRE                                         r  confreg/timer_reg[21]/C
                         clock pessimism             -0.432     8.346    
                         clock uncertainty           -0.077     8.269    
    SLICE_X121Y70        FDRE (Setup_fdre_C_D)        0.059     8.328    confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          8.328    
                         arrival time                          -1.510    
  -------------------------------------------------------------------
                         slack                                  6.818    

Slack (MET) :             6.823ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 1.724ns (54.925%)  route 1.415ns (45.075%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.222ns = ( 8.778 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.634ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.554    -1.634    confreg/timer_clk
    SLICE_X120Y73        FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y73        FDRE (Prop_fdre_C_Q)         0.398    -1.236 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.415     0.179    confreg/write_timer_begin_r3
    SLICE_X121Y65        LUT4 (Prop_lut4_I3_O)        0.234     0.413 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.413    confreg/timer[0]_i_6_n_0
    SLICE_X121Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.853 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.853    confreg/timer_reg[0]_i_1_n_0
    SLICE_X121Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.951 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.951    confreg/timer_reg[4]_i_1_n_0
    SLICE_X121Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.049 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.049    confreg/timer_reg[8]_i_1_n_0
    SLICE_X121Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.147 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.147    confreg/timer_reg[12]_i_1_n_0
    SLICE_X121Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.245 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.245    confreg/timer_reg[16]_i_1_n_0
    SLICE_X121Y70        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.505 r  confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.505    confreg/timer_reg[20]_i_1_n_4
    SLICE_X121Y70        FDRE                                         r  confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.445     8.778    confreg/timer_clk
    SLICE_X121Y70        FDRE                                         r  confreg/timer_reg[23]/C
                         clock pessimism             -0.432     8.346    
                         clock uncertainty           -0.077     8.269    
    SLICE_X121Y70        FDRE (Setup_fdre_C_D)        0.059     8.328    confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          8.328    
                         arrival time                          -1.505    
  -------------------------------------------------------------------
                         slack                                  6.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.655    -0.464    confreg/timer_clk
    SLICE_X121Y64        FDRE                                         r  confreg/conf_wdata_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y64        FDRE (Prop_fdre_C_Q)         0.141    -0.323 r  confreg/conf_wdata_r1_reg[8]/Q
                         net (fo=1, routed)           0.055    -0.268    confreg/conf_wdata_r1[8]
    SLICE_X121Y64        FDRE                                         r  confreg/conf_wdata_r2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.929    -0.222    confreg/timer_clk
    SLICE_X121Y64        FDRE                                         r  confreg/conf_wdata_r2_reg[8]/C
                         clock pessimism             -0.242    -0.464    
    SLICE_X121Y64        FDRE (Hold_fdre_C_D)         0.078    -0.386    confreg/conf_wdata_r2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.655    -0.464    confreg/timer_clk
    SLICE_X121Y64        FDRE                                         r  confreg/conf_wdata_r1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y64        FDRE (Prop_fdre_C_Q)         0.141    -0.323 r  confreg/conf_wdata_r1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.268    confreg/conf_wdata_r1[6]
    SLICE_X121Y64        FDRE                                         r  confreg/conf_wdata_r2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.929    -0.222    confreg/timer_clk
    SLICE_X121Y64        FDRE                                         r  confreg/conf_wdata_r2_reg[6]/C
                         clock pessimism             -0.242    -0.464    
    SLICE_X121Y64        FDRE (Hold_fdre_C_D)         0.076    -0.388    confreg/conf_wdata_r2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.655    -0.464    confreg/timer_clk
    SLICE_X121Y64        FDRE                                         r  confreg/conf_wdata_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y64        FDRE (Prop_fdre_C_Q)         0.141    -0.323 r  confreg/conf_wdata_r1_reg[4]/Q
                         net (fo=1, routed)           0.055    -0.268    confreg/conf_wdata_r1[4]
    SLICE_X121Y64        FDRE                                         r  confreg/conf_wdata_r2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.929    -0.222    confreg/timer_clk
    SLICE_X121Y64        FDRE                                         r  confreg/conf_wdata_r2_reg[4]/C
                         clock pessimism             -0.242    -0.464    
    SLICE_X121Y64        FDRE (Hold_fdre_C_D)         0.075    -0.389    confreg/conf_wdata_r2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.655    -0.464    confreg/timer_clk
    SLICE_X121Y64        FDRE                                         r  confreg/conf_wdata_r1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y64        FDRE (Prop_fdre_C_Q)         0.141    -0.323 r  confreg/conf_wdata_r1_reg[5]/Q
                         net (fo=1, routed)           0.055    -0.268    confreg/conf_wdata_r1[5]
    SLICE_X121Y64        FDRE                                         r  confreg/conf_wdata_r2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.929    -0.222    confreg/timer_clk
    SLICE_X121Y64        FDRE                                         r  confreg/conf_wdata_r2_reg[5]/C
                         clock pessimism             -0.242    -0.464    
    SLICE_X121Y64        FDRE (Hold_fdre_C_D)         0.071    -0.393    confreg/conf_wdata_r2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.646    -0.473    confreg/timer_clk
    SLICE_X120Y75        FDRE                                         r  confreg/conf_wdata_r1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y75        FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  confreg/conf_wdata_r1_reg[29]/Q
                         net (fo=1, routed)           0.055    -0.254    confreg/conf_wdata_r1[29]
    SLICE_X120Y75        FDRE                                         r  confreg/conf_wdata_r2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.918    -0.233    confreg/timer_clk
    SLICE_X120Y75        FDRE                                         r  confreg/conf_wdata_r2_reg[29]/C
                         clock pessimism             -0.240    -0.473    
    SLICE_X120Y75        FDRE (Hold_fdre_C_D)         0.053    -0.420    confreg/conf_wdata_r2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.198%)  route 0.108ns (39.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.649    -0.470    confreg/timer_clk
    SLICE_X116Y71        FDRE                                         r  confreg/conf_wdata_r1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y71        FDRE (Prop_fdre_C_Q)         0.164    -0.306 r  confreg/conf_wdata_r1_reg[18]/Q
                         net (fo=1, routed)           0.108    -0.198    confreg/conf_wdata_r1[18]
    SLICE_X116Y70        FDRE                                         r  confreg/conf_wdata_r2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.923    -0.228    confreg/timer_clk
    SLICE_X116Y70        FDRE                                         r  confreg/conf_wdata_r2_reg[18]/C
                         clock pessimism             -0.227    -0.455    
    SLICE_X116Y70        FDRE (Hold_fdre_C_D)         0.059    -0.396    confreg/conf_wdata_r2_reg[18]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.198%)  route 0.108ns (39.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.647    -0.472    confreg/timer_clk
    SLICE_X120Y76        FDRE                                         r  confreg/conf_wdata_r1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y76        FDRE (Prop_fdre_C_Q)         0.164    -0.308 r  confreg/conf_wdata_r1_reg[28]/Q
                         net (fo=1, routed)           0.108    -0.200    confreg/conf_wdata_r1[28]
    SLICE_X120Y75        FDRE                                         r  confreg/conf_wdata_r2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.918    -0.233    confreg/timer_clk
    SLICE_X120Y75        FDRE                                         r  confreg/conf_wdata_r2_reg[28]/C
                         clock pessimism             -0.227    -0.460    
    SLICE_X120Y75        FDRE (Hold_fdre_C_D)         0.060    -0.400    confreg/conf_wdata_r2_reg[28]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.151%)  route 0.158ns (52.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.647    -0.472    confreg/timer_clk
    SLICE_X117Y73        FDRE                                         r  confreg/conf_wdata_r1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y73        FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  confreg/conf_wdata_r1_reg[27]/Q
                         net (fo=1, routed)           0.158    -0.173    confreg/conf_wdata_r1[27]
    SLICE_X120Y73        FDRE                                         r  confreg/conf_wdata_r2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.919    -0.232    confreg/timer_clk
    SLICE_X120Y73        FDRE                                         r  confreg/conf_wdata_r2_reg[27]/C
                         clock pessimism             -0.206    -0.438    
    SLICE_X120Y73        FDRE (Hold_fdre_C_D)         0.060    -0.378    confreg/conf_wdata_r2_reg[27]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.198%)  route 0.108ns (39.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.646    -0.473    confreg/timer_clk
    SLICE_X120Y75        FDRE                                         r  confreg/conf_wdata_r1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y75        FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  confreg/conf_wdata_r1_reg[24]/Q
                         net (fo=1, routed)           0.108    -0.201    confreg/conf_wdata_r1[24]
    SLICE_X120Y75        FDRE                                         r  confreg/conf_wdata_r2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.918    -0.233    confreg/timer_clk
    SLICE_X120Y75        FDRE                                         r  confreg/conf_wdata_r2_reg[24]/C
                         clock pessimism             -0.240    -0.473    
    SLICE_X120Y75        FDRE (Hold_fdre_C_D)         0.063    -0.410    confreg/conf_wdata_r2_reg[24]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.470%)  route 0.169ns (54.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.655    -0.464    confreg/timer_clk
    SLICE_X121Y63        FDRE                                         r  confreg/conf_wdata_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.323 r  confreg/conf_wdata_r1_reg[2]/Q
                         net (fo=1, routed)           0.169    -0.154    confreg/conf_wdata_r1[2]
    SLICE_X121Y63        FDRE                                         r  confreg/conf_wdata_r2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.929    -0.222    confreg/timer_clk
    SLICE_X121Y63        FDRE                                         r  confreg/conf_wdata_r2_reg[2]/C
                         clock pessimism             -0.242    -0.464    
    SLICE_X121Y63        FDRE (Hold_fdre_C_D)         0.072    -0.392    confreg/conf_wdata_r2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1   pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X120Y61   confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X129Y65   confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X123Y65   confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X119Y67   confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X119Y67   confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X118Y68   confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X119Y67   confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X122Y72   confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X120Y61   confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X119Y67   confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X119Y67   confreg/conf_wdata_r1_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X119Y67   confreg/conf_wdata_r1_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X120Y75   confreg/conf_wdata_r1_reg[24]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X120Y75   confreg/conf_wdata_r1_reg[29]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X120Y75   confreg/conf_wdata_r1_reg[30]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X120Y61   confreg/conf_wdata_r2_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X119Y67   confreg/conf_wdata_r2_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X119Y67   confreg/conf_wdata_r2_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X120Y61   confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X129Y65   confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X123Y65   confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X119Y67   confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X119Y67   confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X118Y68   confreg/conf_wdata_r1_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X119Y67   confreg/conf_wdata_r1_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X123Y68   confreg/conf_wdata_r1_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X116Y71   confreg/conf_wdata_r1_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X116Y71   confreg/conf_wdata_r1_reg[19]/C



