# 16-bit-Multicycle-RISC-V-processor
I have designed the datapath and tested using verilog on the FPGA board. R-type, I-type, B-type and S-type instruction format has been implemented in the design.The design was verified in Xilinx Vivado. Implemented on FPGA board Tech: Verilog, Xilinx Vivado
[KV PSD Lab Ex1 24 1.pdf](https://github.com/user-attachments/files/17082925/KV.PSD.Lab.Ex1.24.1.pdf)
