#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002436f968110 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002436f9682a0 .scope module, "hazard_unit" "hazard_unit" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 1 "alu_src";
    .port_info 5 /INPUT 1 "branch";
    .port_info 6 /INPUT 1 "jump";
    .port_info 7 /OUTPUT 1 "stall_out";
    .port_info 8 /OUTPUT 1 "flush_out";
o000002436f995528 .functor BUFZ 1, C4<z>; HiZ drive
v000002436f98c1b0_0 .net "alu_src", 0 0, o000002436f995528;  0 drivers
o000002436f995558 .functor BUFZ 1, C4<z>; HiZ drive
v000002436f98bcb0_0 .net "branch", 0 0, o000002436f995558;  0 drivers
o000002436f995588 .functor BUFZ 1, C4<z>; HiZ drive
v000002436f98bb70_0 .net "clk", 0 0, o000002436f995588;  0 drivers
v000002436f98c250_0 .var "flush_out", 0 0;
o000002436f9955e8 .functor BUFZ 1, C4<z>; HiZ drive
v000002436f98c2f0_0 .net "jump", 0 0, o000002436f9955e8;  0 drivers
o000002436f995618 .functor BUFZ 1, C4<z>; HiZ drive
v000002436f98c390_0 .net "mem_read", 0 0, o000002436f995618;  0 drivers
o000002436f995648 .functor BUFZ 1, C4<z>; HiZ drive
v000002436f98c430_0 .net "mem_write", 0 0, o000002436f995648;  0 drivers
o000002436f995678 .functor BUFZ 1, C4<z>; HiZ drive
v000002436f98c890_0 .net "reset", 0 0, o000002436f995678;  0 drivers
v000002436f98c4d0_0 .var "stall_out", 0 0;
E_000002436f991d60 .event posedge, v000002436f98c890_0, v000002436f98bb70_0;
S_000002436f967b30 .scope module, "tb_pipeline" "tb_pipeline" 4 1;
 .timescale 0 0;
v000002436fa433b0_0 .net "addr", 31 0, L_000002436f9346a0;  1 drivers
v000002436fa42690_0 .var "clk", 0 0;
v000002436fa42c30_0 .var "reset", 0 0;
v000002436fa436d0_0 .net "result", 31 0, L_000002436f934550;  1 drivers
S_000002436f967cc0 .scope module, "uut" "riscv_pipeline" 4 6, 5 4 0, S_000002436f967b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instr_in";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "addr";
o000002436f9974a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_000002436f9345c0 .functor BUFZ 32, o000002436f9974a8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002436f934550 .functor BUFZ 32, v000002436f9ed410_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002436f9ee130_0 .net "addr", 31 0, L_000002436f9346a0;  alias, 1 drivers
v000002436f9ee4f0_0 .net "addr_d", 31 0, L_000002436f9349b0;  1 drivers
v000002436f9ecab0_0 .net "alu_control_d", 3 0, v000002436f98c610_0;  1 drivers
v000002436f9ec650_0 .net "alu_control_e", 3 0, v000002436f9ead20_0;  1 drivers
v000002436f9ec830_0 .net "alu_out_d", 31 0, v000002436f9ec1c0_0;  1 drivers
v000002436f9ec790_0 .net "alu_out_e", 31 0, v000002436f98c570_0;  1 drivers
v000002436f9ec8d0_0 .net "alu_out_m", 31 0, v000002436f9ebb80_0;  1 drivers
v000002436f9ecbf0_0 .net "alu_out_w", 31 0, v000002436f9ed410_0;  1 drivers
v000002436f9ecd30_0 .net "alu_src_d", 0 0, v000002436f98be90_0;  1 drivers
v000002436f9ecfb0_0 .net "alu_src_e", 0 0, v000002436f9edcd0_0;  1 drivers
v000002436fa43f90_0 .net "branch_d", 0 0, v000002436f98c6b0_0;  1 drivers
v000002436fa43310_0 .net "branch_e", 0 0, v000002436f9edff0_0;  1 drivers
v000002436fa425f0_0 .net "clk", 0 0, v000002436fa42690_0;  1 drivers
v000002436fa43770_0 .net "fwd_data", 31 0, v000002436f9ea780_0;  1 drivers
v000002436fa42e10_0 .net "imm_e", 31 0, v000002436f9ed190_0;  1 drivers
v000002436fa42eb0_0 .net "instrD", 31 0, v000002436f9ed7d0_0;  1 drivers
v000002436fa42370_0 .net "instrF", 31 0, L_000002436f9345c0;  1 drivers
v000002436fa42af0_0 .net "instr_in", 31 0, o000002436f9974a8;  0 drivers
v000002436fa43d10_0 .net "instr_passthru", 31 0, L_000002436f934780;  1 drivers
v000002436fa43ef0_0 .net "jump_d", 0 0, v000002436f98c070_0;  1 drivers
v000002436fa424b0_0 .net "jump_e", 0 0, v000002436f9ed0f0_0;  1 drivers
L_000002436fa441d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002436fa42b90_0 .net "mem_out_d", 31 0, L_000002436fa441d8;  1 drivers
v000002436fa43a90_0 .net "mem_out_m", 31 0, v000002436f9ebea0_0;  1 drivers
v000002436fa43e50_0 .net "mem_out_w", 31 0, v000002436f9ed910_0;  1 drivers
v000002436fa43590_0 .net "mem_read_d", 0 0, v000002436f9eb540_0;  1 drivers
v000002436fa43810_0 .net "mem_read_e", 0 0, v000002436f9ed4b0_0;  1 drivers
v000002436fa42f50_0 .net "mem_read_m", 0 0, v000002436f9eb220_0;  1 drivers
v000002436fa42ff0_0 .net "mem_write_d", 0 0, v000002436f9eb5e0_0;  1 drivers
v000002436fa420f0_0 .net "mem_write_e", 0 0, v000002436f9edaf0_0;  1 drivers
v000002436fa438b0_0 .net "mem_write_m", 0 0, v000002436f9eac80_0;  1 drivers
v000002436fa43090_0 .net "pcD", 31 0, v000002436f9ecc90_0;  1 drivers
L_000002436fa440b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002436fa43630_0 .net "pcF", 31 0, L_000002436fa440b8;  1 drivers
v000002436fa42410_0 .net "pc_passthru", 31 0, L_000002436f9344e0;  1 drivers
v000002436fa43130_0 .net "rd_e", 4 0, v000002436f9ee310_0;  1 drivers
v000002436fa43c70_0 .net "rd_m", 4 0, v000002436f9ec3a0_0;  1 drivers
v000002436fa42d70_0 .net "rd_w", 4 0, v000002436f9ecb50_0;  1 drivers
L_000002436fa44100 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002436fa43950_0 .net "reg_data1_d", 31 0, L_000002436fa44100;  1 drivers
v000002436fa43db0_0 .net "reg_data1_e", 31 0, v000002436f9ed550_0;  1 drivers
L_000002436fa44148 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002436fa43b30_0 .net "reg_data2_d", 31 0, L_000002436fa44148;  1 drivers
v000002436fa42550_0 .net "reg_data2_e", 31 0, v000002436f9ede10_0;  1 drivers
v000002436fa427d0_0 .net "reg_write_d", 0 0, v000002436f9ec080_0;  1 drivers
v000002436fa42190_0 .net "reg_write_e", 0 0, v000002436f9ed5f0_0;  1 drivers
v000002436fa43270_0 .net "reg_write_m", 0 0, v000002436f9eadc0_0;  1 drivers
v000002436fa42230_0 .net "reg_write_w", 0 0, v000002436f9eda50_0;  1 drivers
v000002436fa422d0_0 .net "reset", 0 0, v000002436fa42c30_0;  1 drivers
v000002436fa42a50_0 .net "result", 31 0, L_000002436f934550;  alias, 1 drivers
v000002436fa431d0_0 .net "wb_data_d", 31 0, L_000002436f9340f0;  1 drivers
S_000002436f950530 .scope module, "alu_i" "alu" 5 96, 6 2 0, S_000002436f967cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "alu_result";
v000002436f98c9d0_0 .net "alu_control", 3 0, v000002436f9ead20_0;  alias, 1 drivers
v000002436f98c570_0 .var "alu_result", 31 0;
v000002436f98ca70_0 .net "operand1", 31 0, v000002436f9ed550_0;  alias, 1 drivers
v000002436f98bc10_0 .net "operand2", 31 0, v000002436f9ede10_0;  alias, 1 drivers
v000002436f98bd50_0 .var "shamt", 4 0;
E_000002436f9921e0 .event anyedge, v000002436f98c9d0_0, v000002436f98ca70_0, v000002436f98bc10_0, v000002436f98bd50_0;
S_000002436f9506c0 .scope module, "ctrl" "controller" 5 50, 7 1 0, S_000002436f967cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_in";
    .port_info 1 /OUTPUT 4 "alu_control";
    .port_info 2 /OUTPUT 1 "mem_read";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "reg_write";
    .port_info 5 /OUTPUT 1 "alu_src";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "jump";
v000002436f98c610_0 .var "alu_control", 3 0;
v000002436f98be90_0 .var "alu_src", 0 0;
v000002436f98c6b0_0 .var "branch", 0 0;
v000002436f98c110_0 .net "instr_in", 31 0, v000002436f9ed7d0_0;  alias, 1 drivers
v000002436f98c070_0 .var "jump", 0 0;
v000002436f9eb540_0 .var "mem_read", 0 0;
v000002436f9eb5e0_0 .var "mem_write", 0 0;
v000002436f9ec080_0 .var "reg_write", 0 0;
E_000002436f9928a0 .event anyedge, v000002436f98c110_0;
S_000002436f94ed50 .scope module, "dp" "datapath" 5 32, 8 2 0, S_000002436f967cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instr_in";
    .port_info 4 /OUTPUT 32 "pc_out";
    .port_info 5 /OUTPUT 32 "instr_out";
    .port_info 6 /OUTPUT 32 "reg_data1";
    .port_info 7 /OUTPUT 32 "reg_data2";
    .port_info 8 /OUTPUT 32 "alu_out";
    .port_info 9 /OUTPUT 32 "mem_out";
    .port_info 10 /OUTPUT 32 "wb_data";
    .port_info 11 /OUTPUT 32 "addr";
L_000002436f9344e0 .functor BUFZ 32, v000002436f9ecc90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002436f934780 .functor BUFZ 32, v000002436f9ed7d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002436f9340f0 .functor BUFZ 32, L_000002436fa441d8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002436f9eb180_0 .net "addr", 31 0, L_000002436f9349b0;  alias, 1 drivers
v000002436f9eb860_0 .net "alu_out", 31 0, v000002436f9ec1c0_0;  alias, 1 drivers
v000002436f9ea6e0_0 .net "clk", 0 0, v000002436fa42690_0;  alias, 1 drivers
v000002436f9eab40_0 .net "instr_in", 31 0, v000002436f9ed7d0_0;  alias, 1 drivers
v000002436f9eb900_0 .net "instr_out", 31 0, L_000002436f934780;  alias, 1 drivers
v000002436f9eb9a0_0 .net "mem_out", 31 0, L_000002436fa441d8;  alias, 1 drivers
v000002436f9eb2c0_0 .net "pc_in", 31 0, v000002436f9ecc90_0;  alias, 1 drivers
v000002436f9eb4a0_0 .net "pc_out", 31 0, L_000002436f9344e0;  alias, 1 drivers
v000002436f9eba40_0 .net "reg_data1", 31 0, L_000002436fa44100;  alias, 1 drivers
v000002436f9ebe00_0 .net "reg_data2", 31 0, L_000002436fa44148;  alias, 1 drivers
v000002436f9ec260_0 .net "reset", 0 0, v000002436fa42c30_0;  alias, 1 drivers
v000002436f9eae60_0 .net "wb_data", 31 0, L_000002436f9340f0;  alias, 1 drivers
S_000002436f94eee0 .scope module, "alu_unit" "alu" 8 28, 6 2 0, S_000002436f94ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "alu_result";
L_000002436fa44190 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002436f9ec120_0 .net "alu_control", 3 0, L_000002436fa44190;  1 drivers
v000002436f9ec1c0_0 .var "alu_result", 31 0;
v000002436f9eaa00_0 .net "operand1", 31 0, L_000002436fa44100;  alias, 1 drivers
v000002436f9ebcc0_0 .net "operand2", 31 0, L_000002436fa44148;  alias, 1 drivers
v000002436f9eb360_0 .var "shamt", 4 0;
E_000002436f992be0 .event anyedge, v000002436f9ec120_0, v000002436f9eaa00_0, v000002436f9ebcc0_0, v000002436f9eb360_0;
S_000002436f942ce0 .scope module, "mem_unit" "memory" 8 36, 9 5 0, S_000002436f94ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_result";
    .port_info 1 /OUTPUT 32 "mem_out";
    .port_info 2 /OUTPUT 32 "addr";
L_000002436f9349b0 .functor BUFZ 32, v000002436f9ec1c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002436f9eb7c0_0 .net "addr", 31 0, L_000002436f9349b0;  alias, 1 drivers
v000002436f9eb680_0 .net "alu_result", 31 0, v000002436f9ec1c0_0;  alias, 1 drivers
v000002436f9eb400_0 .net "mem_out", 31 0, L_000002436fa441d8;  alias, 1 drivers
S_000002436f942e70 .scope module, "rf" "regfile" 8 20, 10 2 0, S_000002436f94ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "reg_data1";
    .port_info 3 /OUTPUT 32 "reg_data2";
v000002436f9eafa0_0 .net "clk", 0 0, v000002436fa42690_0;  alias, 1 drivers
v000002436f9eaf00_0 .net "reg_data1", 31 0, L_000002436fa44100;  alias, 1 drivers
v000002436f9eb720_0 .net "reg_data2", 31 0, L_000002436fa44148;  alias, 1 drivers
v000002436f9ebae0_0 .net "reset", 0 0, v000002436fa42c30_0;  alias, 1 drivers
S_000002436f93a8b0 .scope module, "ex_mem_reg" "EX_MEM" 5 108, 11 2 0, S_000002436f967cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "alu_out_in";
    .port_info 3 /INPUT 32 "mem_out_in";
    .port_info 4 /INPUT 5 "reg_dest_in";
    .port_info 5 /INPUT 1 "reg_write_in";
    .port_info 6 /INPUT 1 "mem_read_in";
    .port_info 7 /INPUT 1 "mem_write_in";
    .port_info 8 /OUTPUT 32 "alu_out_out";
    .port_info 9 /OUTPUT 32 "mem_out_out";
    .port_info 10 /OUTPUT 5 "reg_dest_out";
    .port_info 11 /OUTPUT 1 "reg_write_out";
    .port_info 12 /OUTPUT 1 "mem_read_out";
    .port_info 13 /OUTPUT 1 "mem_write_out";
v000002436f9ebd60_0 .net "alu_out_in", 31 0, v000002436f98c570_0;  alias, 1 drivers
v000002436f9ebb80_0 .var "alu_out_out", 31 0;
v000002436f9ec300_0 .net "clk", 0 0, v000002436fa42690_0;  alias, 1 drivers
L_000002436fa442b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002436f9ea960_0 .net "mem_out_in", 31 0, L_000002436fa442b0;  1 drivers
v000002436f9ebea0_0 .var "mem_out_out", 31 0;
v000002436f9ebc20_0 .net "mem_read_in", 0 0, v000002436f9ed4b0_0;  alias, 1 drivers
v000002436f9eb220_0 .var "mem_read_out", 0 0;
v000002436f9ebf40_0 .net "mem_write_in", 0 0, v000002436f9edaf0_0;  alias, 1 drivers
v000002436f9eac80_0 .var "mem_write_out", 0 0;
v000002436f9ebfe0_0 .net "reg_dest_in", 4 0, v000002436f9ee310_0;  alias, 1 drivers
v000002436f9ec3a0_0 .var "reg_dest_out", 4 0;
v000002436f9eaaa0_0 .net "reg_write_in", 0 0, v000002436f9ed5f0_0;  alias, 1 drivers
v000002436f9eadc0_0 .var "reg_write_out", 0 0;
v000002436f9eb040_0 .net "reset", 0 0, v000002436fa42c30_0;  alias, 1 drivers
E_000002436f992220 .event posedge, v000002436f9ebae0_0, v000002436f9eafa0_0;
S_000002436f93aa40 .scope module, "fwd" "forwarding_unit" 5 152, 12 5 0, S_000002436f967cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "mem_write";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 32 "mem_out";
    .port_info 3 /INPUT 32 "alu_out";
    .port_info 4 /INPUT 5 "reg_dest";
    .port_info 5 /OUTPUT 32 "forwarding_data";
v000002436f9ea640_0 .net "alu_out", 31 0, v000002436f9ebb80_0;  alias, 1 drivers
v000002436f9ea780_0 .var "forwarding_data", 31 0;
v000002436f9ec440_0 .net "mem_out", 31 0, v000002436f9ebea0_0;  alias, 1 drivers
v000002436f9ec4e0_0 .net "mem_write", 0 0, v000002436f9eac80_0;  alias, 1 drivers
v000002436f9ea820_0 .net "reg_dest", 4 0, v000002436f9ec3a0_0;  alias, 1 drivers
v000002436f9ea8c0_0 .net "reg_write", 0 0, v000002436f9eadc0_0;  alias, 1 drivers
E_000002436f991e60 .event anyedge, v000002436f9eadc0_0, v000002436f9ebb80_0, v000002436f9ebea0_0;
S_000002436f9369e0 .scope module, "id_ex_reg" "ID_EX" 5 67, 13 2 0, S_000002436f967cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "reg_data1_in";
    .port_info 3 /INPUT 32 "reg_data2_in";
    .port_info 4 /INPUT 32 "imm_in";
    .port_info 5 /INPUT 5 "reg_dest_in";
    .port_info 6 /INPUT 4 "alu_control_in";
    .port_info 7 /INPUT 1 "mem_read_in";
    .port_info 8 /INPUT 1 "mem_write_in";
    .port_info 9 /INPUT 1 "reg_write_in";
    .port_info 10 /INPUT 1 "alu_src_in";
    .port_info 11 /INPUT 1 "branch_in";
    .port_info 12 /INPUT 1 "jump_in";
    .port_info 13 /OUTPUT 32 "reg_data1_out";
    .port_info 14 /OUTPUT 32 "reg_data2_out";
    .port_info 15 /OUTPUT 32 "imm_out";
    .port_info 16 /OUTPUT 5 "reg_dest_out";
    .port_info 17 /OUTPUT 4 "alu_control_out";
    .port_info 18 /OUTPUT 1 "mem_read_out";
    .port_info 19 /OUTPUT 1 "mem_write_out";
    .port_info 20 /OUTPUT 1 "reg_write_out";
    .port_info 21 /OUTPUT 1 "alu_src_out";
    .port_info 22 /OUTPUT 1 "branch_out";
    .port_info 23 /OUTPUT 1 "jump_out";
v000002436f9eabe0_0 .net "alu_control_in", 3 0, v000002436f98c610_0;  alias, 1 drivers
v000002436f9ead20_0 .var "alu_control_out", 3 0;
v000002436f9eb0e0_0 .net "alu_src_in", 0 0, v000002436f98be90_0;  alias, 1 drivers
v000002436f9edcd0_0 .var "alu_src_out", 0 0;
v000002436f9ed730_0 .net "branch_in", 0 0, v000002436f98c6b0_0;  alias, 1 drivers
v000002436f9edff0_0 .var "branch_out", 0 0;
v000002436f9ed050_0 .net "clk", 0 0, v000002436fa42690_0;  alias, 1 drivers
L_000002436fa44220 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002436f9edb90_0 .net "imm_in", 31 0, L_000002436fa44220;  1 drivers
v000002436f9ed190_0 .var "imm_out", 31 0;
v000002436f9eca10_0 .net "jump_in", 0 0, v000002436f98c070_0;  alias, 1 drivers
v000002436f9ed0f0_0 .var "jump_out", 0 0;
v000002436f9edc30_0 .net "mem_read_in", 0 0, v000002436f9eb540_0;  alias, 1 drivers
v000002436f9ed4b0_0 .var "mem_read_out", 0 0;
v000002436f9ee1d0_0 .net "mem_write_in", 0 0, v000002436f9eb5e0_0;  alias, 1 drivers
v000002436f9edaf0_0 .var "mem_write_out", 0 0;
v000002436f9edd70_0 .net "reg_data1_in", 31 0, L_000002436fa44100;  alias, 1 drivers
v000002436f9ed550_0 .var "reg_data1_out", 31 0;
v000002436f9ee3b0_0 .net "reg_data2_in", 31 0, L_000002436fa44148;  alias, 1 drivers
v000002436f9ede10_0 .var "reg_data2_out", 31 0;
L_000002436fa44268 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002436f9ec970_0 .net "reg_dest_in", 4 0, L_000002436fa44268;  1 drivers
v000002436f9ee310_0 .var "reg_dest_out", 4 0;
v000002436f9ee270_0 .net "reg_write_in", 0 0, v000002436f9ec080_0;  alias, 1 drivers
v000002436f9ed5f0_0 .var "reg_write_out", 0 0;
v000002436f9ed690_0 .net "reset", 0 0, v000002436fa42c30_0;  alias, 1 drivers
S_000002436f95f3e0 .scope module, "if_id_reg" "IF_ID" 5 18, 14 2 0, S_000002436f967cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instr_in";
    .port_info 4 /OUTPUT 32 "pc_out";
    .port_info 5 /OUTPUT 32 "instr_out";
v000002436f9ecdd0_0 .net "clk", 0 0, v000002436fa42690_0;  alias, 1 drivers
v000002436f9edeb0_0 .net "instr_in", 31 0, L_000002436f9345c0;  alias, 1 drivers
v000002436f9ed7d0_0 .var "instr_out", 31 0;
v000002436f9ed870_0 .net "pc_in", 31 0, L_000002436fa440b8;  alias, 1 drivers
v000002436f9ecc90_0 .var "pc_out", 31 0;
v000002436f9ed230_0 .net "reset", 0 0, v000002436fa42c30_0;  alias, 1 drivers
S_000002436fa418b0 .scope module, "mem_adapt" "memory" 5 126, 9 5 0, S_000002436f967cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_result";
    .port_info 1 /OUTPUT 32 "mem_out";
    .port_info 2 /OUTPUT 32 "addr";
L_000002436f9346a0 .functor BUFZ 32, v000002436f9ebb80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002436f9edf50_0 .net "addr", 31 0, L_000002436f9346a0;  alias, 1 drivers
v000002436f9ed2d0_0 .net "alu_result", 31 0, v000002436f9ebb80_0;  alias, 1 drivers
L_000002436fa442f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002436f9ee450_0 .net "mem_out", 31 0, L_000002436fa442f8;  1 drivers
S_000002436fa41590 .scope module, "mem_wb_reg" "MEM_WB" 5 137, 15 2 0, S_000002436f967cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "mem_out_in";
    .port_info 3 /INPUT 32 "alu_out_in";
    .port_info 4 /INPUT 5 "reg_dest_in";
    .port_info 5 /INPUT 1 "reg_write_in";
    .port_info 6 /OUTPUT 32 "mem_out_out";
    .port_info 7 /OUTPUT 32 "alu_out_out";
    .port_info 8 /OUTPUT 5 "reg_dest_out";
    .port_info 9 /OUTPUT 1 "reg_write_out";
v000002436f9ed370_0 .net "alu_out_in", 31 0, v000002436f9ebb80_0;  alias, 1 drivers
v000002436f9ed410_0 .var "alu_out_out", 31 0;
v000002436f9ee090_0 .net "clk", 0 0, v000002436fa42690_0;  alias, 1 drivers
v000002436f9ecf10_0 .net "mem_out_in", 31 0, v000002436f9ebea0_0;  alias, 1 drivers
v000002436f9ed910_0 .var "mem_out_out", 31 0;
v000002436f9ec6f0_0 .net "reg_dest_in", 4 0, v000002436f9ec3a0_0;  alias, 1 drivers
v000002436f9ecb50_0 .var "reg_dest_out", 4 0;
v000002436f9ed9b0_0 .net "reg_write_in", 0 0, v000002436f9eadc0_0;  alias, 1 drivers
v000002436f9eda50_0 .var "reg_write_out", 0 0;
v000002436f9ece70_0 .net "reset", 0 0, v000002436fa42c30_0;  alias, 1 drivers
    .scope S_000002436f9682a0;
T_0 ;
    %wait E_000002436f991d60;
    %load/vec4 v000002436f98c890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002436f98c4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002436f98c250_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002436f98c390_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v000002436f98c430_0;
    %nor/r;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002436f98c4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002436f98c250_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002436f98c4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002436f98c250_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002436f95f3e0;
T_1 ;
    %wait E_000002436f992220;
    %load/vec4 v000002436f9ed230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002436f9ecc90_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000002436f9ed7d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002436f9ed870_0;
    %assign/vec4 v000002436f9ecc90_0, 0;
    %load/vec4 v000002436f9edeb0_0;
    %assign/vec4 v000002436f9ed7d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002436f94eee0;
T_2 ;
    %load/vec4 v000002436f9ebcc0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v000002436f9eb360_0, 0, 5;
    %end;
    .thread T_2, $init;
    .scope S_000002436f94eee0;
T_3 ;
Ewait_0 .event/or E_000002436f992be0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000002436f9ec120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %load/vec4 v000002436f9eaa00_0;
    %load/vec4 v000002436f9ebcc0_0;
    %add;
    %store/vec4 v000002436f9ec1c0_0, 0, 32;
    %jmp T_3.11;
T_3.0 ;
    %load/vec4 v000002436f9eaa00_0;
    %load/vec4 v000002436f9ebcc0_0;
    %add;
    %store/vec4 v000002436f9ec1c0_0, 0, 32;
    %jmp T_3.11;
T_3.1 ;
    %load/vec4 v000002436f9eaa00_0;
    %load/vec4 v000002436f9ebcc0_0;
    %sub;
    %store/vec4 v000002436f9ec1c0_0, 0, 32;
    %jmp T_3.11;
T_3.2 ;
    %load/vec4 v000002436f9eaa00_0;
    %load/vec4 v000002436f9ebcc0_0;
    %and;
    %store/vec4 v000002436f9ec1c0_0, 0, 32;
    %jmp T_3.11;
T_3.3 ;
    %load/vec4 v000002436f9eaa00_0;
    %load/vec4 v000002436f9ebcc0_0;
    %or;
    %store/vec4 v000002436f9ec1c0_0, 0, 32;
    %jmp T_3.11;
T_3.4 ;
    %load/vec4 v000002436f9eaa00_0;
    %load/vec4 v000002436f9ebcc0_0;
    %xor;
    %store/vec4 v000002436f9ec1c0_0, 0, 32;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v000002436f9eaa00_0;
    %load/vec4 v000002436f9ebcc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %store/vec4 v000002436f9ec1c0_0, 0, 32;
    %jmp T_3.11;
T_3.6 ;
    %load/vec4 v000002436f9eaa00_0;
    %load/vec4 v000002436f9ebcc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %store/vec4 v000002436f9ec1c0_0, 0, 32;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v000002436f9eaa00_0;
    %ix/getv 4, v000002436f9eb360_0;
    %shiftl 4;
    %store/vec4 v000002436f9ec1c0_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v000002436f9eaa00_0;
    %ix/getv 4, v000002436f9eb360_0;
    %shiftr 4;
    %store/vec4 v000002436f9ec1c0_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v000002436f9eaa00_0;
    %ix/getv 4, v000002436f9eb360_0;
    %shiftr/s 4;
    %store/vec4 v000002436f9ec1c0_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002436f9506c0;
T_4 ;
    %wait E_000002436f9928a0;
    %load/vec4 v000002436f98c110_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002436f9eb540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002436f9eb5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002436f9ec080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002436f98be90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002436f98c6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002436f98c070_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002436f98c610_0, 0, 4;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002436f9eb540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002436f9eb5e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002436f9ec080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002436f98be90_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002436f98c610_0, 0, 4;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002436f9eb540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002436f9eb5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002436f9ec080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002436f98be90_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002436f98c610_0, 0, 4;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002436f9eb540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002436f9eb5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002436f9ec080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002436f98be90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002436f98c6b0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002436f98c610_0, 0, 4;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002436f9369e0;
T_5 ;
    %wait E_000002436f992220;
    %load/vec4 v000002436f9ed690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002436f9ed550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002436f9ede10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002436f9ed190_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002436f9ee310_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002436f9ead20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002436f9ed4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002436f9edaf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002436f9ed5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002436f9edcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002436f9edff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002436f9ed0f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002436f9edd70_0;
    %assign/vec4 v000002436f9ed550_0, 0;
    %load/vec4 v000002436f9ee3b0_0;
    %assign/vec4 v000002436f9ede10_0, 0;
    %load/vec4 v000002436f9edb90_0;
    %assign/vec4 v000002436f9ed190_0, 0;
    %load/vec4 v000002436f9ec970_0;
    %assign/vec4 v000002436f9ee310_0, 0;
    %load/vec4 v000002436f9eabe0_0;
    %assign/vec4 v000002436f9ead20_0, 0;
    %load/vec4 v000002436f9edc30_0;
    %assign/vec4 v000002436f9ed4b0_0, 0;
    %load/vec4 v000002436f9ee1d0_0;
    %assign/vec4 v000002436f9edaf0_0, 0;
    %load/vec4 v000002436f9ee270_0;
    %assign/vec4 v000002436f9ed5f0_0, 0;
    %load/vec4 v000002436f9eb0e0_0;
    %assign/vec4 v000002436f9edcd0_0, 0;
    %load/vec4 v000002436f9ed730_0;
    %assign/vec4 v000002436f9edff0_0, 0;
    %load/vec4 v000002436f9eca10_0;
    %assign/vec4 v000002436f9ed0f0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002436f950530;
T_6 ;
    %load/vec4 v000002436f98bc10_0;
    %parti/s 5, 0, 2;
    %store/vec4 v000002436f98bd50_0, 0, 5;
    %end;
    .thread T_6, $init;
    .scope S_000002436f950530;
T_7 ;
Ewait_1 .event/or E_000002436f9921e0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000002436f98c9d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %load/vec4 v000002436f98ca70_0;
    %load/vec4 v000002436f98bc10_0;
    %add;
    %store/vec4 v000002436f98c570_0, 0, 32;
    %jmp T_7.11;
T_7.0 ;
    %load/vec4 v000002436f98ca70_0;
    %load/vec4 v000002436f98bc10_0;
    %add;
    %store/vec4 v000002436f98c570_0, 0, 32;
    %jmp T_7.11;
T_7.1 ;
    %load/vec4 v000002436f98ca70_0;
    %load/vec4 v000002436f98bc10_0;
    %sub;
    %store/vec4 v000002436f98c570_0, 0, 32;
    %jmp T_7.11;
T_7.2 ;
    %load/vec4 v000002436f98ca70_0;
    %load/vec4 v000002436f98bc10_0;
    %and;
    %store/vec4 v000002436f98c570_0, 0, 32;
    %jmp T_7.11;
T_7.3 ;
    %load/vec4 v000002436f98ca70_0;
    %load/vec4 v000002436f98bc10_0;
    %or;
    %store/vec4 v000002436f98c570_0, 0, 32;
    %jmp T_7.11;
T_7.4 ;
    %load/vec4 v000002436f98ca70_0;
    %load/vec4 v000002436f98bc10_0;
    %xor;
    %store/vec4 v000002436f98c570_0, 0, 32;
    %jmp T_7.11;
T_7.5 ;
    %load/vec4 v000002436f98ca70_0;
    %load/vec4 v000002436f98bc10_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %store/vec4 v000002436f98c570_0, 0, 32;
    %jmp T_7.11;
T_7.6 ;
    %load/vec4 v000002436f98ca70_0;
    %load/vec4 v000002436f98bc10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %store/vec4 v000002436f98c570_0, 0, 32;
    %jmp T_7.11;
T_7.7 ;
    %load/vec4 v000002436f98ca70_0;
    %ix/getv 4, v000002436f98bd50_0;
    %shiftl 4;
    %store/vec4 v000002436f98c570_0, 0, 32;
    %jmp T_7.11;
T_7.8 ;
    %load/vec4 v000002436f98ca70_0;
    %ix/getv 4, v000002436f98bd50_0;
    %shiftr 4;
    %store/vec4 v000002436f98c570_0, 0, 32;
    %jmp T_7.11;
T_7.9 ;
    %load/vec4 v000002436f98ca70_0;
    %ix/getv 4, v000002436f98bd50_0;
    %shiftr/s 4;
    %store/vec4 v000002436f98c570_0, 0, 32;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002436f93a8b0;
T_8 ;
    %wait E_000002436f992220;
    %load/vec4 v000002436f9eb040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002436f9ebb80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002436f9ebea0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002436f9ec3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002436f9eadc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002436f9eb220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002436f9eac80_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002436f9ebd60_0;
    %assign/vec4 v000002436f9ebb80_0, 0;
    %load/vec4 v000002436f9ea960_0;
    %assign/vec4 v000002436f9ebea0_0, 0;
    %load/vec4 v000002436f9ebfe0_0;
    %assign/vec4 v000002436f9ec3a0_0, 0;
    %load/vec4 v000002436f9eaaa0_0;
    %assign/vec4 v000002436f9eadc0_0, 0;
    %load/vec4 v000002436f9ebc20_0;
    %assign/vec4 v000002436f9eb220_0, 0;
    %load/vec4 v000002436f9ebf40_0;
    %assign/vec4 v000002436f9eac80_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002436fa41590;
T_9 ;
    %wait E_000002436f992220;
    %load/vec4 v000002436f9ece70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002436f9ed910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002436f9ed410_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002436f9ecb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002436f9eda50_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002436f9ecf10_0;
    %assign/vec4 v000002436f9ed910_0, 0;
    %load/vec4 v000002436f9ed370_0;
    %assign/vec4 v000002436f9ed410_0, 0;
    %load/vec4 v000002436f9ec6f0_0;
    %assign/vec4 v000002436f9ecb50_0, 0;
    %load/vec4 v000002436f9ed9b0_0;
    %assign/vec4 v000002436f9eda50_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002436f93aa40;
T_10 ;
Ewait_2 .event/or E_000002436f991e60, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000002436f9ea8c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %load/vec4 v000002436f9ea640_0;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v000002436f9ec440_0;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %store/vec4 v000002436f9ea780_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002436f967b30;
T_11 ;
    %delay 658067456, 1164;
    %load/vec4 v000002436fa42690_0;
    %inv;
    %store/vec4 v000002436fa42690_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_000002436f967b30;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002436fa42690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002436fa42c30_0, 0, 1;
    %delay 1316134912, 2328;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002436fa42c30_0, 0, 1;
    %delay 276447232, 23283;
    %end;
    .thread T_12;
    .scope S_000002436f967b30;
T_13 ;
    %vpi_call/w 4 31 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 4 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002436f967b30 {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "-";
    "src/hazard_unit.sv";
    "tb/tb.sv";
    "src/RVX10pipeline_clean.sv";
    "src/alu.sv";
    "src/controller.sv";
    "src/datapath.sv";
    "src/memory.sv";
    "src/regfile.sv";
    "src/EX_MEM.sv";
    "src/forwarding_unit.sv";
    "src/ID_EX.sv";
    "src/IF_ID.sv";
    "src/MEM_WB.sv";
