

================================================================
== Vitis HLS Report for 'adap_fir'
================================================================
* Date:           Sun Nov  3 12:02:31 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        adap_fir_proj
* Solution:       adap_fir (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      181|      181|  1.810 us|  1.810 us|  182|  182|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_adap_fir_Pipeline_Shift_Accum_Loop_fu_77   |adap_fir_Pipeline_Shift_Accum_Loop   |      128|      128|  1.280 us|  1.280 us|  128|  128|       no|
        |grp_adap_fir_Pipeline_Coeff_Update_Loop_fu_88  |adap_fir_Pipeline_Coeff_Update_Loop  |       40|       40|  0.400 us|  0.400 us|   40|   40|       no|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      -|      -|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        0|  10|   1397|   1984|    -|
|Memory           |        0|   -|     96|     24|    0|
|Multiplexer      |        -|   -|      -|    256|    -|
|Register         |        -|   -|    176|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|  10|   1669|   2264|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|  12|      4|     12|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |grp_adap_fir_Pipeline_Coeff_Update_Loop_fu_88  |adap_fir_Pipeline_Coeff_Update_Loop  |        0|   3|  408|  417|    0|
    |grp_adap_fir_Pipeline_Shift_Accum_Loop_fu_77   |adap_fir_Pipeline_Shift_Accum_Loop   |        0|   0|  286|  234|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U16             |fadd_32ns_32ns_32_5_full_dsp_1       |        0|   2|  205|  390|    0|
    |fir_io_s_axi_U                                 |fir_io_s_axi                         |        0|   0|  150|  232|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15              |fmul_32ns_32ns_32_4_max_dsp_1        |        0|   3|  143|  321|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U14             |fsub_32ns_32ns_32_5_full_dsp_1       |        0|   2|  205|  390|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |Total                                          |                                     |        0|  10| 1397| 1984|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |coeffs_1_U   |coeffs_1_RAM_AUTO_1R1W   |        0|  64|  12|    0|    24|   32|     1|          768|
    |shift_reg_U  |shift_reg_RAM_AUTO_1R1W  |        0|  32|  12|    0|    24|   32|     1|          768|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |                         |        0|  96|  24|    0|    48|   64|     2|         1536|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  65|         15|    1|         15|
    |coeffs_1_address0   |  20|          4|    5|         20|
    |coeffs_1_ce0        |  20|          4|    1|          4|
    |coeffs_1_ce1        |   9|          2|    1|          2|
    |coeffs_1_we0        |   9|          2|    1|          2|
    |grp_fu_102_ce       |  14|          3|    1|          3|
    |grp_fu_102_p0       |  20|          4|   32|        128|
    |grp_fu_102_p1       |  20|          4|   32|        128|
    |grp_fu_151_ce       |  14|          3|    1|          3|
    |grp_fu_151_p0       |  14|          3|   32|         96|
    |grp_fu_151_p1       |  14|          3|   32|         96|
    |shift_reg_address0  |  14|          3|    5|         15|
    |shift_reg_ce0       |  14|          3|    1|          3|
    |shift_reg_we0       |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 256|         55|  146|        517|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                   |  14|   0|   14|          0|
    |coeffs_1_load_reg_122                                       |  32|   0|   32|          0|
    |d_read_reg_127                                              |  32|   0|   32|          0|
    |error_reg_146                                               |  32|   0|   32|          0|
    |grp_adap_fir_Pipeline_Coeff_Update_Loop_fu_88_ap_start_reg  |   1|   0|    1|          0|
    |grp_adap_fir_Pipeline_Shift_Accum_Loop_fu_77_ap_start_reg   |   1|   0|    1|          0|
    |mul_reg_138                                                 |  32|   0|   32|          0|
    |x_read_reg_132                                              |  32|   0|   32|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 176|   0|  176|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_fir_io_AWVALID  |   in|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_AWREADY  |  out|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_AWADDR   |   in|    6|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_WVALID   |   in|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_WREADY   |  out|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_WDATA    |   in|   32|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_WSTRB    |   in|    4|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_ARVALID  |   in|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_ARREADY  |  out|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_ARADDR   |   in|    6|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_RVALID   |  out|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_RREADY   |   in|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_RDATA    |  out|   32|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_RRESP    |  out|    2|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_BVALID   |  out|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_BREADY   |   in|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_BRESP    |  out|    2|       s_axi|        fir_io|        scalar|
|ap_clk                |   in|    1|  ap_ctrl_hs|      adap_fir|  return value|
|ap_rst_n              |   in|    1|  ap_ctrl_hs|      adap_fir|  return value|
|interrupt             |  out|    1|  ap_ctrl_hs|      adap_fir|  return value|
+----------------------+-----+-----+------------+--------------+--------------+

