/*
 * PS4Delta : PS4/PS5 emulation and research project
 */

#include "gpu/vulkan/vk_pipeline_cache.h"

#include "gpu/gcn/gcn_translate.h"
#include "gpu/shaders/quad_frag_spv.h"
#include "gpu/shaders/quad_vert_spv.h"
#include "gpu/shaders/tex_frag_spv.h"
#include "gpu/shaders/tex_vert_spv.h"
#include "gpu/vulkan/vk_debug.h"
#include "gpu/vulkan/vk_device.h"
#include "gpu/vulkan/vk_format.h"
#include "gpu/vulkan/vk_hash.h"
#include "gpu/vulkan/vk_render_target.h"
#include "gpu/vulkan/vk_texture_cache.h"
#include "gpu/vulkan/vk_upload_ring.h"

#include <algorithm>
#include <cstdio>
#include <cstdlib>
#include <utility>
#include <vector>

#include <base/logging.h>
#include <base/strings/format.h>
#include <base/strings/xstring.h>
#include <utl/options.h>

namespace {
DELTA_OPTION(bool, kDoCull, "DELTA_GPU_CULL", false);
// DELTA_GPU_PIPETRACE=1 traces the first pipelines built; =<ps addr> traces
// only that shader's. Pipelines are built in load order, so a flat cap only
// ever shows the loading screens -- a negative from it says nothing about the
// draw you care about.
DELTA_OPTION(uint64_t, kGpuPipetrace, "DELTA_GPU_PIPETRACE", 0);
DELTA_OPTION(bool, kNoMaskDiag, "DELTA_GPU_NOMASK", false);
DELTA_OPTION(bool, kNoRectGs, "DELTA_GPU_NORECTGS", false);
// A depth prepass leaves the shaded pass testing ZFUNC=EQUAL against depth we
// cannot reproduce bit-exactly; on by default because rejecting the whole scene
// is never the better failure. DELTA_GPU_ZEQUAL=strict restores the raw op.
DELTA_OPTION(bool, kRelaxDepthEqual, "DELTA_GPU_RELAX_ZEQUAL", true);
// DELTA_GPU_NOZTEST=1: build every pipeline with the depth test off. Tells
// "this pass produced nothing because the depth test rejected it" apart from
// "its shader computed nothing", which look identical in an empty target.
DELTA_OPTION(bool, kNoZTest, "DELTA_GPU_NOZTEST", false);
// DELTA_GPU_NOZTEST_PS=<ps guest addr>: the same, for ONE pass. NOZTEST is a
// blunt instrument -- it disables the depth test on every pipeline, so a frame
// that improves under it has told you only that SOME depth test was responsible,
// and every other pass is now drawing over everything at the same time. Naming
// one shader answers the question the blunt version cannot: whether THIS pass is
// being rejected by the comparison, or is computing nothing to begin with.
DELTA_OPTION(const char*, kNoZTestPs, "DELTA_GPU_NOZTEST_PS", nullptr);
// DELTA_GPU_NOZWRITE_PS=<list>: the twin of the above for depth WRITES. The pair
// separates the two things a depth-tested, depth-writing pass can get wrong:
// disabling the TEST asks whether the pass is being rejected by what it reads
// from the plane; disabling the WRITE asks whether what it puts INTO the plane
// is what breaks a later pass. Neither question is answerable from the other.
DELTA_OPTION(const char*, kNoZWritePs, "DELTA_GPU_NOZWRITE_PS", nullptr);
// DELTA_GPU_ZWRITE_PS=<list>: force depth WRITE ON for named shaders. The point
// is measurement, not correctness: a pass that only ever READS the depth plane
// leaves no trace of the z it computed, so there is no way to find out where its
// geometry actually lands. Force its write, turn its test off with
// DELTA_GPU_NOZTEST_PS so every fragment gets through, and the depth plane then
// holds that pass's own z for you to read back. It corrupts the plane for
// everything downstream, so it is a probe and nothing else.
DELTA_OPTION(const char*, kZWritePs, "DELTA_GPU_ZWRITE_PS", nullptr);

// Comma-separated list, because a target is routinely written by more than one
// pass: P.T.'s light buffers take 34 draws from one shader and 28 from another,
// and disabling the depth test on either alone proves nothing about the pair.
std::vector<uint64_t> ParsePsList(const char* e, const char* tag) {
  std::vector<uint64_t> out;
  if (e)
    for (const char* p = e; *p;) {
      while (*p == ',' || *p == ' ')
        p++;
      if (!*p)
        break;
      out.push_back(std::strtoull(p, nullptr, 0));
      while (*p && *p != ',')
        p++;
    }
  if (!out.empty()) {
    base::String armed;
    base::FormatTo(armed, "armed for {} shader(s):", out.size());
    for (uint64_t v : out)
      base::FormatTo(armed, " {:#x}", (unsigned long long)v);
    BASE_LOGI(tag, "{}", armed.c_str());
  }
  return out;
}

bool NoZTestForPs(uint64_t ps) {
  static const std::vector<uint64_t> list = ParsePsList(kNoZTestPs, "nozps");
  if (list.empty() || !ps)
    return false;
  for (uint64_t v : list)
    if (v == ps)
      return true;
  return false;
}

bool NoZWriteForPs(uint64_t ps) {
  static const std::vector<uint64_t> list = ParsePsList(kNoZWritePs, "nozwps");
  if (list.empty() || !ps)
    return false;
  for (uint64_t v : list)
    if (v == ps)
      return true;
  return false;
}

bool ForceZWriteForPs(uint64_t ps) {
  static const std::vector<uint64_t> list = ParsePsList(kZWritePs, "zwps");
  if (list.empty() || !ps)
    return false;
  for (uint64_t v : list)
    if (v == ps)
      return true;
  return false;
}
}  // namespace

namespace gpu::vk {

using rhi::DrawInfo;

VkStencilOp StencilOp(uint32_t op) {
  switch (op & 0xF) {
    case 1:
      return VK_STENCIL_OP_ZERO;
    case 2:
    case 3:
    case 4:
      return VK_STENCIL_OP_REPLACE;
    case 5:
      return VK_STENCIL_OP_INCREMENT_AND_CLAMP;
    case 6:
      return VK_STENCIL_OP_DECREMENT_AND_CLAMP;
    case 7:
      return VK_STENCIL_OP_INVERT;
    case 8:
      return VK_STENCIL_OP_INCREMENT_AND_WRAP;
    case 9:
      return VK_STENCIL_OP_DECREMENT_AND_WRAP;
    default:
      return VK_STENCIL_OP_KEEP;
  }
}

VkStencilOpState StencilState(const DrawInfo& d, bool back) {
  const uint32_t shift = back ? 12 : 0;
  const uint32_t refmask = back ? d.stencil_refmask_bf : d.stencil_refmask;
  VkStencilOpState state{};
  state.failOp = StencilOp(d.stencil_control >> shift);
  state.passOp = StencilOp(d.stencil_control >> (shift + 4));
  state.depthFailOp = StencilOp(d.stencil_control >> (shift + 8));
  state.compareOp = static_cast<VkCompareOp>(
      (d.depth_control >> (back ? 20 : 8)) & 0x7);
  state.compareMask = (refmask >> 8) & 0xFF;
  state.writeMask = (refmask >> 16) & 0xFF;
  state.reference = refmask & 0xFF;
  return state;
}

RecompPipe* RecompiledPipelineCache::Find(uint64_t key) {
  const auto it = pipelines_.find(key);
  return it == pipelines_.end() ? nullptr : &it->second;
}

RecompPipe* RecompiledPipelineCache::Store(uint64_t key, RecompPipe pipeline) {
  return &pipelines_.emplace(key, std::move(pipeline)).first->second;
}

// Build a graphics pipeline for the colored (textured=false) or textured quad
// with the given colour-blend attachment. Shaders + layout selected by
// `textured`.
VkPipeline BuildPipeline(bool textured,
                         VkPipelineColorBlendAttachmentState cba,
                         VkFormat color_format) {
  VkShaderModule vs =
      MakeModule(textured ? tex_vert_spv : quad_vert_spv,
                 textured ? sizeof(tex_vert_spv) : sizeof(quad_vert_spv));
  VkShaderModule fs =
      MakeModule(textured ? tex_frag_spv : quad_frag_spv,
                 textured ? sizeof(tex_frag_spv) : sizeof(quad_frag_spv));
  VkPipelineShaderStageCreateInfo stages[2]{};
  stages[0] = {VK_STRUCTURE_TYPE_PIPELINE_SHADER_STAGE_CREATE_INFO};
  stages[0].stage = VK_SHADER_STAGE_VERTEX_BIT;
  stages[0].module = vs;
  stages[0].pName = "main";
  stages[1] = {VK_STRUCTURE_TYPE_PIPELINE_SHADER_STAGE_CREATE_INFO};
  stages[1].stage = VK_SHADER_STAGE_FRAGMENT_BIT;
  stages[1].module = fs;
  stages[1].pName = "main";

  // Interleaved repacked vertex: pos.xy@0, color.rgba@8, uv.xy@24, stride 32.
  VkVertexInputBindingDescription bind{0, 32, VK_VERTEX_INPUT_RATE_VERTEX};
  VkVertexInputAttributeDescription attrs[3] = {
      {0, 0, VK_FORMAT_R32G32_SFLOAT, 0},
      {1, 0, VK_FORMAT_R32G32B32A32_SFLOAT, 8},
      {2, 0, VK_FORMAT_R32G32_SFLOAT, 24},
  };
  VkPipelineVertexInputStateCreateInfo vi{
      VK_STRUCTURE_TYPE_PIPELINE_VERTEX_INPUT_STATE_CREATE_INFO};
  vi.vertexBindingDescriptionCount = 1;
  vi.pVertexBindingDescriptions = &bind;
  vi.vertexAttributeDescriptionCount = 3;
  vi.pVertexAttributeDescriptions = attrs;
  // GNM draws are indexed triangle LISTS (VGT_PRIMITIVE_TYPE 4); the previous
  // hardcoded strip connected separate sprites into long diagonal triangles.
  VkPipelineInputAssemblyStateCreateInfo ia{
      VK_STRUCTURE_TYPE_PIPELINE_INPUT_ASSEMBLY_STATE_CREATE_INFO};
  ia.topology = VK_PRIMITIVE_TOPOLOGY_TRIANGLE_LIST;
  VkPipelineViewportStateCreateInfo vp{
      VK_STRUCTURE_TYPE_PIPELINE_VIEWPORT_STATE_CREATE_INFO};
  vp.viewportCount = 1;
  vp.scissorCount = 1;
  VkPipelineRasterizationStateCreateInfo rs{
      VK_STRUCTURE_TYPE_PIPELINE_RASTERIZATION_STATE_CREATE_INFO};
  rs.polygonMode = VK_POLYGON_MODE_FILL;
  rs.cullMode = VK_CULL_MODE_NONE;
  rs.frontFace = VK_FRONT_FACE_COUNTER_CLOCKWISE;
  rs.lineWidth = 1.0f;
  VkPipelineMultisampleStateCreateInfo ms{
      VK_STRUCTURE_TYPE_PIPELINE_MULTISAMPLE_STATE_CREATE_INFO};
  ms.rasterizationSamples = VK_SAMPLE_COUNT_1_BIT;
  VkPipelineDepthStencilStateCreateInfo dss{
      VK_STRUCTURE_TYPE_PIPELINE_DEPTH_STENCIL_STATE_CREATE_INFO};
  VkPipelineColorBlendStateCreateInfo cb{
      VK_STRUCTURE_TYPE_PIPELINE_COLOR_BLEND_STATE_CREATE_INFO};
  cb.attachmentCount = 1;
  cb.pAttachments = &cba;
  VkDynamicState dyns[2] = {VK_DYNAMIC_STATE_VIEWPORT,
                            VK_DYNAMIC_STATE_SCISSOR};
  VkPipelineDynamicStateCreateInfo dy{
      VK_STRUCTURE_TYPE_PIPELINE_DYNAMIC_STATE_CREATE_INFO};
  dy.dynamicStateCount = 2;
  dy.pDynamicStates = dyns;
  VkPipelineRenderingCreateInfo rci{
      VK_STRUCTURE_TYPE_PIPELINE_RENDERING_CREATE_INFO};
  rci.colorAttachmentCount = 1;
  rci.pColorAttachmentFormats = &color_format;
  VkGraphicsPipelineCreateInfo pi{
      VK_STRUCTURE_TYPE_GRAPHICS_PIPELINE_CREATE_INFO};
  pi.pNext = &rci;
  pi.stageCount = 2;
  pi.pStages = stages;
  pi.pVertexInputState = &vi;
  pi.pInputAssemblyState = &ia;
  pi.pViewportState = &vp;
  pi.pRasterizationState = &rs;
  pi.pMultisampleState = &ms;
  pi.pDepthStencilState = &dss;
  pi.pColorBlendState = &cb;
  pi.pDynamicState = &dy;
  pi.layout = textured ? g_quad.tex_layout : g_quad.layout;
  VkPipeline p = VK_NULL_HANDLE;
  vkCreateGraphicsPipelines(g_dev.device, g_dev.pipeline_cache, 1, &pi, nullptr,
                            &p);
  // New pipeline compiled: fold it into the on-disk cache (throttled).
  SavePipelineCache();
  vkDestroyShaderModule(g_dev.device, vs, nullptr);
  vkDestroyShaderModule(g_dev.device, fs, nullptr);
  return p;
}

// Pipeline for a draw's blend state, cached. Returns the default src-alpha
// pipeline when the per-state build fails so a draw never silently drops.
VkPipeline GetPipeline(bool textured,
                       uint32_t bc,
                       bool en,
                       VkFormat color_format) {
  uint64_t key = (textured ? 1ull : 0) | (en ? 2ull : 0) |
                 ((uint64_t)(en ? (bc & 0x7FFFFFFFu) : 0u) << 2);
  key = HashWord(key, color_format);
  auto it = g_quad.cache.find(key);
  if (it != g_quad.cache.end())
    return it->second;
  VkPipeline p = BuildPipeline(textured, BlendAttachment(bc, en), color_format);
  if (!p && color_format == kDefaultRtFormat)
    p = textured ? g_quad.tex_pipeline : g_quad.pipeline;
  g_quad.cache[key] = p;
  return p;
}

bool CreatePipeline() {
  if (g_quad.pipeline)
    return true;
  VkPushConstantRange pcr{VK_SHADER_STAGE_VERTEX_BIT, 0, 64};  // mat4
  VkPipelineLayoutCreateInfo li{VK_STRUCTURE_TYPE_PIPELINE_LAYOUT_CREATE_INFO};
  li.pushConstantRangeCount = 1;
  li.pPushConstantRanges = &pcr;
  VKOK(vkCreatePipelineLayout(g_dev.device, &li, nullptr, &g_quad.layout));
  // Default colored pipeline: classic src-alpha (used as the fallback / for
  // draws that don't enable blend the cache builds an opaque one on demand).
  VkPipelineColorBlendAttachmentState cba{};
  cba.blendEnable = VK_TRUE;
  cba.srcColorBlendFactor = VK_BLEND_FACTOR_SRC_ALPHA;
  cba.dstColorBlendFactor = VK_BLEND_FACTOR_ONE_MINUS_SRC_ALPHA;
  cba.colorBlendOp = VK_BLEND_OP_ADD;
  cba.srcAlphaBlendFactor = VK_BLEND_FACTOR_ONE;
  cba.dstAlphaBlendFactor = VK_BLEND_FACTOR_ZERO;
  cba.alphaBlendOp = VK_BLEND_OP_ADD;
  cba.colorWriteMask = 0xF;
  g_quad.pipeline = BuildPipeline(false, cba, kDefaultRtFormat);
  if (!g_quad.pipeline) {
    BASE_LOGI("gpuvk", "pipeline failed");
    return false;
  }
  return true;
}

bool CreateTexPipeline() {
  if (g_quad.tex_pipeline)
    return true;
  if (!CreateTextureDescriptors())
    return false;
  VkPushConstantRange pcr{VK_SHADER_STAGE_VERTEX_BIT, 0,
                          68};  // mat4 + clipUV flag
  VkPipelineLayoutCreateInfo li{VK_STRUCTURE_TYPE_PIPELINE_LAYOUT_CREATE_INFO};
  li.setLayoutCount = 1;
  li.pSetLayouts = &g_tex.ds_layout;
  li.pushConstantRangeCount = 1;
  li.pPushConstantRanges = &pcr;
  VKOK(vkCreatePipelineLayout(g_dev.device, &li, nullptr, &g_quad.tex_layout));

  // Default textured pipeline: src-alpha over (the common sprite blend).
  // Per-draw blend states build their own pipeline on demand via GetPipeline().
  VkPipelineColorBlendAttachmentState cba{};
  cba.blendEnable = VK_TRUE;
  cba.srcColorBlendFactor = VK_BLEND_FACTOR_SRC_ALPHA;
  cba.dstColorBlendFactor = VK_BLEND_FACTOR_ONE_MINUS_SRC_ALPHA;
  cba.colorBlendOp = VK_BLEND_OP_ADD;
  cba.srcAlphaBlendFactor = VK_BLEND_FACTOR_ONE;
  cba.dstAlphaBlendFactor = VK_BLEND_FACTOR_ONE_MINUS_SRC_ALPHA;
  cba.alphaBlendOp = VK_BLEND_OP_ADD;
  cba.colorWriteMask = 0xF;
  g_quad.tex_pipeline = BuildPipeline(true, cba, kDefaultRtFormat);
  if (!g_quad.tex_pipeline) {
    BASE_LOGI("gpuvk", "tex pipeline failed");
    return false;
  }
  return true;
}

// Build (or fetch) the pipeline for a recompiled draw, keyed by the shader pair
// + blend state + vertex layout.
RecompPipe* GetRecompPipe(const DrawInfo& d) {
  if (d.recomp->ps_texs.size() > kMaxTex)
    return nullptr;
  uint32_t mrt_n = std::min(d.mrt_count, 8u);
  // Depth + primitive-setup state folded into the pipeline key (mixed through
  // an FNV prime so it spreads across the whole 64-bit space, away from the
  // blend/stride bits).
  uint32_t dstate = (d.depth_base ? 1u : 0u) | (d.depth_test_enable ? 2u : 0u) |
                    (d.depth_write_enable ? 4u : 0u) |
                    ((d.depth_func & 7u) << 3) | ((d.prim_type & 0x1Fu) << 6) |
                    ((d.cull_mode & 3u) << 11) |
                    (d.front_ccw ? 0u : (1u << 13));
  uint64_t key =
      d.vs_addr * 0x9e3779b97f4a7c15ull ^ d.ps_addr ^
      ((uint64_t)(d.blend_enable ? (d.blend_control & 0x7FFFFFFFu) : 0) << 1) ^
      ((uint64_t)d.vertex_stride << 33) ^ ((uint64_t)mrt_n << 60) ^
      ((uint64_t)dstate * 0x100000001b3ull);
  key = HashWord(key, d.ps4_neo ? 1 : 0);
  key = HashWord(key, d.stencil_enable ? d.depth_control : 0);
  key = HashWord(key, d.stencil_enable ? d.stencil_control : 0);
  key = HashWord(key, d.stencil_enable ? d.stencil_refmask : 0);
  key = HashWord(key, d.stencil_enable && d.stencil_backface_enable
                          ? d.stencil_refmask_bf
                          : 0);
  key = HashWord(key, d.num_vattrs);
  // A sampler reading a volume image translates the same PS address to a
  // different module, whose image types the pipeline layout has to match.
  uint32_t tex_3d_mask = 0, tex_1d_mask = 0;
  for (uint32_t i = 0; i < d.num_texs && i < kMaxTex; i++) {
    if (d.texs[i].is_3d)
      tex_3d_mask |= 1u << i;
    if (d.texs[i].is_1d)
      tex_1d_mask |= 1u << i;
  }
  key = HashWord(key, tex_3d_mask);
  key = HashWord(key, tex_1d_mask);
  key = HashWord(key, d.target_mask);
  key = HashWord(key, d.shader_mask);
  for (uint32_t i = 0; i < mrt_n; i++)
    key = HashWord(key, ColorTargetFormat(d.mrt_info[i]));
  // The vertex-input layout (binding count + per-binding strides + per-attr
  // binding assignment) is baked into the pipeline, so it must be part of the
  // key or a later multi-stream draw would reuse a single-stream pipeline (or
  // vice versa) for the same shader pair.
  key = HashWord(key, d.num_vbufs);
  for (uint32_t j = 0; j < d.num_vbufs; j++)
    key = HashWord(key, d.vbufs[j].stride);
  for (uint32_t i = 0; i < d.num_vattrs; i++) {
    key = HashWord(key, d.vattrs[i].location);
    key = HashWord(key, d.vattrs[i].binding);
    key = HashWord(key, d.vattrs[i].offset);
    key = HashWord(key, d.vattrs[i].num_comps);
    key = HashWord(key, d.vattrs[i].dfmt);
    key = HashWord(key, d.vattrs[i].nfmt);
  }
  if (RecompPipe* pipeline = g_recomp_cache.Find(key))
    return pipeline;
  RecompPipe rp;
  rp.textured = !d.recomp->ps_texs.empty() || !d.recomp->vs_texs.empty();
  const bool has_storage =
      std::any_of(d.recomp->ps_texs.begin(), d.recomp->ps_texs.end(),
                  [](const gcn::ShaderTex& tex) { return tex.storage; });
  // A vertex texture fetch takes a binding of its own in set 0, so the exact
  // per-binding layout below is the only one that can describe the draw.
  const size_t n_tex = d.recomp->ps_texs.size() + d.recomp->vs_texs.size();
  rp.multi_tex = n_tex > 1 || has_storage || !d.recomp->vs_texs.empty();

  // set 0 = texture(s) (or an empty layout when untextured), set 1 = cbuffer
  // UBO. Multi/storage shaders use an exact per-binding descriptor layout;
  // single-sampler shaders retain the shared one-binding layout.
  VkDescriptorSetLayout set0 =
      !rp.textured ? g_ring.empty_layout : g_tex.ds_layout;
  if (rp.multi_tex) {
    VkDescriptorSetLayoutBinding bindings[kMaxTex];
    const uint32_t n_bind = static_cast<uint32_t>(std::min(n_tex, size_t(kMaxTex)));
    for (uint32_t i = 0; i < n_bind; i++) {
      const bool is_vs = i >= d.recomp->ps_texs.size();
      const bool storage =
          !is_vs && d.recomp->ps_texs[i].storage;
      bindings[i] = {i,
                     storage ? VK_DESCRIPTOR_TYPE_STORAGE_IMAGE
                             : VK_DESCRIPTOR_TYPE_COMBINED_IMAGE_SAMPLER,
                     1,
                     is_vs ? VK_SHADER_STAGE_VERTEX_BIT
                           : VK_SHADER_STAGE_FRAGMENT_BIT,
                     nullptr};
    }
    VkDescriptorSetLayoutCreateInfo sl{
        VK_STRUCTURE_TYPE_DESCRIPTOR_SET_LAYOUT_CREATE_INFO};
    sl.bindingCount = n_bind;
    sl.pBindings = bindings;
    if (vkCreateDescriptorSetLayout(g_dev.device, &sl, nullptr,
                                    &rp.tex_set_layout) != VK_SUCCESS)
      return nullptr;
    set0 = rp.tex_set_layout;
  }
  rp.raw_bufs = !d.recomp->vs_bufs.empty() || !d.recomp->ps_bufs.empty();
  VkDescriptorSetLayout sls[3] = {set0, g_ring.ubo_layout, g_ring.sbo_layout};
  // One 64-byte window per stage: 16 user-data dwords each, 128 bytes total,
  // which is the guaranteed minimum push-constant size, plus each stage's own
  // code-address words (VS 128..135, PS 136..143) pushed per draw for
  // s_getpc_b64.
  //
  // ONE range naming both stages, not one range per stage. The two stages'
  // windows interleave -- VS owns [0,64) and [128,136), PS [64,128) and
  // [136,144) -- so no pair of per-stage ranges can cover that without
  // overlapping, and Vulkan requires a push to name every stage of every range
  // it overlaps (VUID-vkCmdPushConstants-offset-01796). The per-stage form
  // declared VERTEX over [0,136) and FRAGMENT over [64,144), so the PS user
  // data and the VS code address were both being pushed through a range that
  // did not name their stage: undefined, and the PS user data is where the
  // shader's descriptor pointers live. Every push below names both stages to
  // match; the bytes written are unchanged.
  const bool pc_base = gpu::gcn::PushCodeBase();
  const VkPushConstantRange push[1] = {
      {VK_SHADER_STAGE_VERTEX_BIT | VK_SHADER_STAGE_FRAGMENT_BIT, 0,
       pc_base ? 144u : 128u},
  };
  VkPipelineLayoutCreateInfo li{VK_STRUCTURE_TYPE_PIPELINE_LAYOUT_CREATE_INFO};
  li.setLayoutCount = rp.raw_bufs ? 3 : 2;
  li.pSetLayouts = sls;
  li.pushConstantRangeCount = 1;
  li.pPushConstantRanges = push;
  if (vkCreatePipelineLayout(g_dev.device, &li, nullptr, &rp.layout) !=
      VK_SUCCESS)
    return nullptr;

  VkShaderModule vs = MakeModuleVec(d.recomp->vs_spirv);
  VkShaderModule fs = MakeModuleVec(d.recomp->fs_spirv);
  // RECTLIST is primitive type 17 on GFX7 but 7 on gfx10.3 (PrimitiveType::
  // kRectList; 17 is kRectListLegacy there). Missing the gfx10 number rendered
  // every PS5 fullscreen pass as a single triangle covering half the rect.
  const bool is_rect_list = d.prim_type == 17 || d.prim_type == 7;
  bool rect_list =
      is_rect_list && !kNoRectGs && g_dev.geometry_shader &&
      !d.recomp->gs_spirv.empty();
  VkShaderModule gs =
      rect_list ? MakeModuleVec(d.recomp->gs_spirv) : VK_NULL_HANDLE;
  VkPipelineShaderStageCreateInfo stages[3]{};
  uint32_t stage_count = 0;
  stages[stage_count] = {VK_STRUCTURE_TYPE_PIPELINE_SHADER_STAGE_CREATE_INFO};
  stages[stage_count].stage = VK_SHADER_STAGE_VERTEX_BIT;
  stages[stage_count].module = vs;
  stages[stage_count++].pName = "main";
  if (rect_list) {
    stages[stage_count] = {VK_STRUCTURE_TYPE_PIPELINE_SHADER_STAGE_CREATE_INFO};
    stages[stage_count].stage = VK_SHADER_STAGE_GEOMETRY_BIT;
    stages[stage_count].module = gs;
    stages[stage_count++].pName = "main";
  }
  stages[stage_count] = {VK_STRUCTURE_TYPE_PIPELINE_SHADER_STAGE_CREATE_INFO};
  stages[stage_count].stage = VK_SHADER_STAGE_FRAGMENT_BIT;
  stages[stage_count].module = fs;
  stages[stage_count++].pName = "main";

  // One Vulkan binding per resolved vertex buffer (single-stream draws stay a
  // single binding, identical to before); attributes reference their binding.
  uint32_t nbind = d.num_vattrs ? std::min(d.num_vbufs, 8u) : 0;
  VkVertexInputBindingDescription binds[8];
  for (uint32_t j = 0; j < nbind; j++)
    binds[j] = {j, d.vbufs[j].stride, VK_VERTEX_INPUT_RATE_VERTEX};
  VkVertexInputAttributeDescription attrs[8];
  for (uint32_t i = 0; i < d.num_vattrs; i++)
    attrs[i] = {d.vattrs[i].location, d.vattrs[i].binding,
                VertexFormat(d.vattrs[i].dfmt, d.vattrs[i].nfmt),
                d.vattrs[i].offset};
  VkPipelineVertexInputStateCreateInfo vi{
      VK_STRUCTURE_TYPE_PIPELINE_VERTEX_INPUT_STATE_CREATE_INFO};
  vi.vertexBindingDescriptionCount = nbind;
  vi.pVertexBindingDescriptions = nbind ? binds : nullptr;
  vi.vertexAttributeDescriptionCount = d.num_vattrs;
  vi.pVertexAttributeDescriptions = attrs;

  VkPipelineInputAssemblyStateCreateInfo ia{
      VK_STRUCTURE_TYPE_PIPELINE_INPUT_ASSEMBLY_STATE_CREATE_INFO};
  ia.topology = PrimitiveTopology(d.prim_type);
  VkPipelineViewportStateCreateInfo vp{
      VK_STRUCTURE_TYPE_PIPELINE_VIEWPORT_STATE_CREATE_INFO};
  vp.viewportCount = 1;
  vp.scissorCount = 1;
  VkPipelineRasterizationStateCreateInfo rs{
      VK_STRUCTURE_TYPE_PIPELINE_RASTERIZATION_STATE_CREATE_INFO};
  rs.polygonMode = VK_POLYGON_MODE_FILL;
  // Face culling from PA_SU_SC_MODE_CNTL (CULL_FRONT[0]/CULL_BACK[1] map 1:1
  // onto the Vulkan cull-mode bits). The render region uses a negative-height
  // (y-up) viewport to match GCN rasterisation, which flips triangle winding in
  // framebuffer space, so the guest's front-face sense is inverted here to
  // compensate. Culling is opt-in (DELTA_GPU_CULL=1) until the winding can be
  // validated against visible 3D geometry: Doom64's world textures are
  // compute-built (unimplemented) so its geometry is not yet visible, and depth
  // already resolves occlusion, so the default stays cull-none to avoid
  // dropping correctly-drawn faces (some HUD draws set cull bits).
  rs.cullMode =
      kDoCull ? (VkCullModeFlags)(d.cull_mode & 0x3) : VK_CULL_MODE_NONE;
  rs.frontFace =
      d.front_ccw ? VK_FRONT_FACE_CLOCKWISE : VK_FRONT_FACE_COUNTER_CLOCKWISE;
  rs.lineWidth = 1.0f;
  VkPipelineMultisampleStateCreateInfo ms{
      VK_STRUCTURE_TYPE_PIPELINE_MULTISAMPLE_STATE_CREATE_INFO};
  ms.rasterizationSamples = VK_SAMPLE_COUNT_1_BIT;
  // Depth test/write from DB_DEPTH_CONTROL (only when the draw bound a Z
  // buffer; 2D draws leave depth_base 0 so this stays fully disabled, unchanged
  // from before).
  VkPipelineDepthStencilStateCreateInfo dss{
      VK_STRUCTURE_TYPE_PIPELINE_DEPTH_STENCIL_STATE_CREATE_INFO};
  if (d.depth_base) {
    const bool per_ps = NoZTestForPs(d.ps_addr);
    const bool skip_ztest = kNoZTest || per_ps;
    // Say so, once per shader. A knob that silently does not match its target
    // produces a null result indistinguishable from a real one, and this
    // title's record is full of exactly that mistake.
    if (per_ps) {
      static std::vector<uint64_t> said;
      if (std::find(said.begin(), said.end(), d.ps_addr) == said.end()) {
        said.push_back(d.ps_addr);
        BASE_LOGI("nozps",
                  "depth test disabled for ps={:#x} (test_enable was {}, func {})",
                  (unsigned long long)d.ps_addr, (int)d.depth_test_enable,
                  d.depth_func & 0x7);
      }
    }
    dss.depthTestEnable =
        (d.depth_test_enable && !skip_ztest) ? VK_TRUE : VK_FALSE;
    const bool no_write = NoZWriteForPs(d.ps_addr);
    if (no_write) {
      static std::vector<uint64_t> said;
      if (std::find(said.begin(), said.end(), d.ps_addr) == said.end()) {
        said.push_back(d.ps_addr);
        BASE_LOGI("nozwps", "depth write disabled for ps={:#x} (was {})",
                  (unsigned long long)d.ps_addr, (int)d.depth_write_enable);
      }
    }
    const bool force_write = ForceZWriteForPs(d.ps_addr);
    if (force_write) {
      static std::vector<uint64_t> said;
      if (std::find(said.begin(), said.end(), d.ps_addr) == said.end()) {
        said.push_back(d.ps_addr);
        BASE_LOGI("zwps", "depth write FORCED for ps={:#x} (was {})",
                  (unsigned long long)d.ps_addr, (int)d.depth_write_enable);
      }
    }
    dss.depthWriteEnable =
        ((d.depth_write_enable || force_write) && !no_write) ? VK_TRUE
                                                            : VK_FALSE;
    dss.depthCompareOp = (VkCompareOp)(d.depth_func & 0x7);  // ZFUNC maps 1:1
    // A depth-prepass title re-draws its geometry with ZFUNC=EQUAL against the
    // depth the prepass laid down. That only works when both passes compute
    // gl_Position bit-identically, which a hardware driver guarantees for one
    // shader but we cannot: the title uses a position-only VS for the prepass
    // and the full VS for the shaded pass, and our two SPIR-V modules are
    // optimised independently, so the interpolated depth differs by an ULP and
    // EQUAL rejects the whole scene. Widen EQUAL to the direction the prepass
    // wrote, which admits exactly the surface the prepass kept -- nothing can
    // be nearer than the nearest surface -- so the visible result matches.
    if (kRelaxDepthEqual && dss.depthCompareOp == VK_COMPARE_OP_EQUAL &&
        !d.depth_write_enable)
      dss.depthCompareOp = d.depth_clear <= 0.5f
                               ? VK_COMPARE_OP_GREATER_OR_EQUAL
                               : VK_COMPARE_OP_LESS_OR_EQUAL;
    if (d.stencil_enable) {
      dss.stencilTestEnable = VK_TRUE;
      dss.front = StencilState(d, false);
      dss.back = d.stencil_backface_enable ? StencilState(d, true) : dss.front;
    }
  }
  // One blend attachment per bound MRT target, each from its own
  // CB_BLENDn_CONTROL (mrt_blend[i] / mrt_blend_mask bit i); target 0 mirrors
  // blend_control/blend_enable so the single-RT path is unchanged. Targets the
  // PS does not export to are write-masked off so they keep their loaded
  // content.
  VkPipelineColorBlendAttachmentState cb_att[8];
  for (uint32_t i = 0; i < mrt_n; i++) {
    uint32_t bc = i == 0 ? d.blend_control : d.mrt_blend[i];
    bool en = i == 0 ? d.blend_enable : ((d.mrt_blend_mask >> i) & 1u);
    // Vulkan forbids blending on an integer attachment, and the hardware
    // agrees: CB_COLORn_INFO sets BLEND_BYPASS on exactly these targets.
    if (IsIntegerColorFormat(ColorTargetFormat(d.mrt_info[i])))
      en = false;
    cb_att[i] = BlendAttachment(bc, en);
    // Mask attachments the PS does not export to. A PS with no color export
    // at all (depth-only / buffer-store passes) writes nothing -- previously a
    // white fallback was painted, which poisoned multi-pass chains (PT).
    if (!kNoMaskDiag && !(d.recomp->ps_mrt_mask & (1u << i)))
      cb_att[i].colorWriteMask = 0;
    // Per-channel mask. A channel the PS leaves out of its export keeps its
    // previous contents on hardware, but the recompiler has to store a whole
    // vec4, so without this the omitted channels are overwritten with zero. A
    // zero CB_SHADER_MASK means the register was never programmed, not that
    // the shader exports nothing; ps_mrt_mask above already covers that case.
    if (!kNoMaskDiag && d.shader_mask)
      cb_att[i].colorWriteMask &= VkColorComponentFlags(
          (d.target_mask >> (4 * i)) & (d.shader_mask >> (4 * i)) & 0xF);
  }
  // DELTA_GPU_PIPETRACE: the colour-blend state a pipeline is actually built
  // with, next to the PS's export mask -- the two have to agree or an
  // attachment is silently write-masked off (or written unblended).
  if (kGpuPipetrace &&
      (kGpuPipetrace == 1 || d.ps_addr == kGpuPipetrace)) {
    static int n = 0;
    if (n++ < 24)
      BASE_LOGI("pipe",
                "ps={:#x} mrtN={} psMrtMask={:#x} tmask={:#x} smask={:#x} "
                "att0: en={} src={} dst={} src_a={} dst_a={} writeMask={:#x}",
                (unsigned long)d.ps_addr, mrt_n, d.recomp->ps_mrt_mask,
                d.target_mask, d.shader_mask, cb_att[0].blendEnable,
                (int)cb_att[0].srcColorBlendFactor,
                (int)cb_att[0].dstColorBlendFactor,
                (int)cb_att[0].srcAlphaBlendFactor,
                (int)cb_att[0].dstAlphaBlendFactor, cb_att[0].colorWriteMask);
  }
  VkPipelineColorBlendStateCreateInfo cb{
      VK_STRUCTURE_TYPE_PIPELINE_COLOR_BLEND_STATE_CREATE_INFO};
  cb.attachmentCount = mrt_n;
  cb.pAttachments = cb_att;
  VkDynamicState dyns[2] = {VK_DYNAMIC_STATE_VIEWPORT,
                            VK_DYNAMIC_STATE_SCISSOR};
  VkPipelineDynamicStateCreateInfo dy{
      VK_STRUCTURE_TYPE_PIPELINE_DYNAMIC_STATE_CREATE_INFO};
  dy.dynamicStateCount = 2;
  dy.pDynamicStates = dyns;
  VkFormat fmts[8];
  for (uint32_t i = 0; i < mrt_n; i++)
    fmts[i] = ColorTargetFormat(d.mrt_info[i]);
  VkPipelineRenderingCreateInfo rci{
      VK_STRUCTURE_TYPE_PIPELINE_RENDERING_CREATE_INFO};
  rci.colorAttachmentCount = mrt_n;
  rci.pColorAttachmentFormats = fmts;
  if (d.depth_base)
    rci.depthAttachmentFormat = kDepthFormat;
  if (d.stencil_enable)
    rci.stencilAttachmentFormat = kDepthFormat;
  VkGraphicsPipelineCreateInfo pi{
      VK_STRUCTURE_TYPE_GRAPHICS_PIPELINE_CREATE_INFO};
  pi.pNext = &rci;
  pi.stageCount = stage_count;
  pi.pStages = stages;
  pi.pVertexInputState = &vi;
  pi.pInputAssemblyState = &ia;
  pi.pViewportState = &vp;
  pi.pRasterizationState = &rs;
  pi.pMultisampleState = &ms;
  pi.pDepthStencilState = &dss;
  pi.pColorBlendState = &cb;
  pi.pDynamicState = &dy;
  pi.layout = rp.layout;
  VkResult r = vkCreateGraphicsPipelines(g_dev.device, g_dev.pipeline_cache, 1,
                                         &pi, nullptr, &rp.pipe);
  vkDestroyShaderModule(g_dev.device, vs, nullptr);
  if (gs)
    vkDestroyShaderModule(g_dev.device, gs, nullptr);
  vkDestroyShaderModule(g_dev.device, fs, nullptr);
  if (r != VK_SUCCESS) {
    BASE_LOGI("gpuvk", "recomp pipeline failed: {}", (int)r);
    return nullptr;
  }
  NameObject(VK_OBJECT_TYPE_PIPELINE, (uint64_t)rp.pipe,
             "recomp vs=%#llx ps=%#llx", (unsigned long long)d.vs_addr,
             (unsigned long long)d.ps_addr);
  return g_recomp_cache.Store(key, std::move(rp));
}

}  // namespace gpu::vk
