INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:28:46 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.542ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/stq_addr_13_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 1.464ns (24.453%)  route 4.523ns (75.547%))
  Logic Levels:           16  (CARRY4=8 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2656, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X64Y144        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_addr_13_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y144        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/stq_addr_13_q_reg[0]/Q
                         net (fo=17, routed)          0.838     1.600    lsq1/handshake_lsq_lsq1_core/stq_addr_13_q[0]
    SLICE_X53Y149        LUT6 (Prop_lut6_I1_O)        0.043     1.643 r  lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_327/O
                         net (fo=1, routed)           0.000     1.643    lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_327_n_0
    SLICE_X53Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.894 r  lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_117/CO[3]
                         net (fo=8, routed)           0.797     2.691    lsq1/handshake_lsq_lsq1_core/p_14_in1018_in
    SLICE_X56Y143        LUT5 (Prop_lut5_I2_O)        0.043     2.734 r  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q[23]_i_20/O
                         net (fo=1, routed)           0.000     2.734    lsq1/handshake_lsq_lsq1_core/ldq_data_2_q[23]_i_20_n_0
    SLICE_X56Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     2.922 r  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.922    lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[23]_i_7_n_0
    SLICE_X56Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.971 r  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     2.971    lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[31]_i_25_n_0
    SLICE_X56Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.020 r  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.020    lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[31]_i_23_n_0
    SLICE_X56Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.069 r  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     3.069    lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[31]_i_21_n_0
    SLICE_X56Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.118 r  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.118    lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[23]_i_8_n_0
    SLICE_X56Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.167 r  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.167    lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[31]_i_26_n_0
    SLICE_X56Y149        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     3.274 f  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[31]_i_24/O[2]
                         net (fo=1, routed)           0.517     3.790    lsq1/handshake_lsq_lsq1_core/TEMP_84_double_out1[26]
    SLICE_X54Y145        LUT6 (Prop_lut6_I1_O)        0.118     3.908 f  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q[31]_i_15/O
                         net (fo=33, routed)          0.382     4.290    lsq1/handshake_lsq_lsq1_core/ldq_data_2_q[31]_i_15_n_0
    SLICE_X58Y147        LUT6 (Prop_lut6_I5_O)        0.043     4.333 f  lsq1/handshake_lsq_lsq1_core/ldq_issue_2_q_i_12/O
                         net (fo=1, routed)           0.095     4.428    lsq1/handshake_lsq_lsq1_core/ldq_issue_2_q_i_12_n_0
    SLICE_X58Y147        LUT6 (Prop_lut6_I0_O)        0.043     4.471 f  lsq1/handshake_lsq_lsq1_core/ldq_issue_2_q_i_6/O
                         net (fo=1, routed)           0.395     4.866    lsq1/handshake_lsq_lsq1_core/ldq_issue_2_q_i_6_n_0
    SLICE_X55Y147        LUT6 (Prop_lut6_I0_O)        0.043     4.909 f  lsq1/handshake_lsq_lsq1_core/ldq_issue_2_q_i_3/O
                         net (fo=1, routed)           0.313     5.222    lsq1/handshake_lsq_lsq1_core/ldq_issue_2_q_i_3_n_0
    SLICE_X53Y154        LUT6 (Prop_lut6_I0_O)        0.043     5.265 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_2_q_i_2/O
                         net (fo=2, routed)           0.214     5.479    lsq1/handshake_lsq_lsq1_core/ldq_issue_2_q_i_2_n_0
    SLICE_X53Y154        LUT6 (Prop_lut6_I5_O)        0.043     5.522 r  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q[31]_i_1/O
                         net (fo=33, routed)          0.973     6.495    lsq1/handshake_lsq_lsq1_core/p_69_in
    SLICE_X73Y175        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=2656, unset)         0.483     3.183    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X73Y175        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[0]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
    SLICE_X73Y175        FDRE (Setup_fdre_C_CE)      -0.194     2.953    lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.953    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                 -3.542    




