#!/bin/ksh
#  Generated by Cadence Encounter(r) RTL Compiler v07.20-p004_1
 
export WORKDIR=/home/student/EMC08/digital_A/top/dft_temp/structural_v//atpg
 
ncverilog \
   +nospecify \
   +access+rwc \
   +ncstatus \
   +TESTFILE1=$WORKDIR/testresults/verilog/VER.FULLSCAN.emc_top_atpg.data.scan.ex1.ts1 \
   +TESTFILE2=$WORKDIR/testresults/verilog/VER.FULLSCAN.emc_top_atpg.data.logic.ex1.ts2 \
   +HEARTBEAT \
   +FAILSET \
   +nctimescale+1ns/1ps \
   +ncoverride_timescale \
   +ncseq_udp_delay+1ps \
   +libext+.v+.V+.z+.Z+.gz \
   +nclibdirname+$WORKDIR/Inca_libs_14_33_59 \
   -l $WORKDIR/ncverilog_FULLSCAN.log \
  -v /ddk/XFABC018/cadence/xc018/verilog/D_CELLS.v \
  -v /ddk/XFABC018/cadence/xc018/verilog/VLG_PRIMITIVES.v \
$WORKDIR/emc_top.et_netlist.v \
$WORKDIR/testresults/verilog/VER.FULLSCAN.emc_top_atpg.mainsim.v
