#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Mar  1 03:02:57 2024
# Process ID: 32758
# Current directory: /home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_2_wstrm_0_synth_1
# Command line: vivado -log finn_design_MatrixVectorActivation_2_wstrm_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source finn_design_MatrixVectorActivation_2_wstrm_0.tcl
# Log file: /home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_2_wstrm_0_synth_1/finn_design_MatrixVectorActivation_2_wstrm_0.vds
# Journal file: /home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_2_wstrm_0_synth_1/vivado.jou
# Running On: artti-desktop, OS: Linux, CPU Frequency: 3900.128 MHz, CPU Physical cores: 6, Host memory: 16689 MB
#-----------------------------------------------------------
source finn_design_MatrixVectorActivation_2_wstrm_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.770 ; gain = 0.023 ; free physical = 2014 ; free virtual = 9360
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/artti/Desktop/finn/finn-rtllib/memstream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_0__4zh_l2k/project_StreamingFIFO_0/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_Thresholding_Batch_0_67kvum50/project_Thresholding_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_1__5kud3bo/project_StreamingFIFO_1/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_FMPadding_Batch_0_y8e9p8bj/project_FMPadding_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_2__utui9ov/project_StreamingFIFO_2/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_ConvolutionInputGenerator_0_7jlsbrs7/project_ConvolutionInputGenerator_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_3_7ld679uy/project_StreamingFIFO_3/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_0_0vm64gti/project_MatrixVectorActivation_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_Thresholding_Batch_1_pqw_ruey/project_Thresholding_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_Thresholding_Batch_2_6vq4feh_/project_Thresholding_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_6_m2t8wwiz/project_StreamingFIFO_6/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_FMPadding_Batch_1_70n3qvut/project_FMPadding_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_7_iu3sxmag/project_StreamingFIFO_7/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_ConvolutionInputGenerator_1_5v75f3x2/project_ConvolutionInputGenerator_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_8__8v1bg9w/project_StreamingFIFO_8/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_1_w0mv_wzk/project_MatrixVectorActivation_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_Thresholding_Batch_3_7ypbgh70/project_Thresholding_Batch_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_Thresholding_Batch_4_vg83ee_x/project_Thresholding_Batch_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_FMPadding_Batch_2_mzgwzo4y/project_FMPadding_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_12_f2zdnjow/project_StreamingFIFO_12/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_ConvolutionInputGenerator_2_ruue1qfd/project_ConvolutionInputGenerator_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_13_m9zk1oq0/project_StreamingFIFO_13/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_2_bqkc6j7o/project_MatrixVectorActivation_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_Thresholding_Batch_5_t7_9f8lu/project_Thresholding_Batch_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_Thresholding_Batch_6_oycw_ll6/project_Thresholding_Batch_6/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_FMPadding_Batch_3_mkrl0729/project_FMPadding_Batch_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_17_4xdwllc6/project_StreamingFIFO_17/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_ConvolutionInputGenerator_3_2b_1or5q/project_ConvolutionInputGenerator_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_StreamingFIFO_18_97swl15m/project_StreamingFIFO_18/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_3_ijcbbx8h/project_MatrixVectorActivation_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_Thresholding_Batch_7_901tt180/project_Thresholding_Batch_7/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_ConvolutionInputGenerator_4_vcfod7w4/project_ConvolutionInputGenerator_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_artti/code_gen_ipgen_Pool_Batch_0_a3up63aq/project_Pool_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: finn_design_MatrixVectorActivation_2_wstrm_0
Command: synth_design -top finn_design_MatrixVectorActivation_2_wstrm_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32788
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2064.984 ; gain = 404.684 ; free physical = 1010 ; free virtual = 8355
---------------------------------------------------------------------------------
WARNING: [Synth 8-9661] initial value of parameter 'DEPTH' is omitted [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream.sv:34]
WARNING: [Synth 8-9661] initial value of parameter 'WIDTH' is omitted [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream.sv:35]
WARNING: [Synth 8-10636] default field of an assignment pattern cannot contain another assignment pattern [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream.sv:73]
WARNING: [Synth 8-9661] initial value of parameter 'DEPTH' is omitted [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi.sv:34]
WARNING: [Synth 8-9661] initial value of parameter 'WIDTH' is omitted [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi.sv:35]
WARNING: [Synth 8-10592] closing label :memstream_axi_wrapper is only allowed in SystemVerilog mode [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi_wrapper.v:123]
WARNING: [Synth 8-10592] closing label :memstream_axi_wrapper is only allowed in SystemVerilog mode [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi_wrapper.v:123]
INFO: [Synth 8-6157] synthesizing module 'finn_design_MatrixVectorActivation_2_wstrm_0' [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_2_wstrm_0/synth/finn_design_MatrixVectorActivation_2_wstrm_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'memstream_axi_wrapper' [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi_wrapper.v:33]
INFO: [Synth 8-6157] synthesizing module 'memstream_axi' [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi.sv:33]
INFO: [Synth 8-6157] synthesizing module 'axi4lite_if' [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/axilite_if.v:31]
INFO: [Synth 8-6155] done synthesizing module 'axi4lite_if' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/axilite_if.v:31]
WARNING: [Synth 8-689] width (32) of port connection 'ip_addr' does not match port width (13) of module 'axi4lite_if' [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi.sv:105]
INFO: [Synth 8-6157] synthesizing module 'memstream' [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream.sv:33]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_artti/code_gen_ipgen_MatrixVectorActivation_2_bqkc6j7o/memblock.dat' is read successfully [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream.sv:138]
INFO: [Synth 8-6155] done synthesizing module 'memstream' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'memstream_axi' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'memstream_axi_wrapper' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi_wrapper.v:33]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MatrixVectorActivation_2_wstrm_0' (0#1) [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_2_wstrm_0/synth/finn_design_MatrixVectorActivation_2_wstrm_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element wready_reg was removed.  [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/axilite_if.v:135]
WARNING: [Synth 8-6014] Unused sequential element internal_wack_reg was removed.  [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/axilite_if.v:154]
WARNING: [Synth 8-3936] Found unconnected internal register 'no_fold.ip_wdata_wide_reg' and it is trimmed from '32' to '8' bits. [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/axilite_if.v:164]
WARNING: [Synth 8-3936] Found unconnected internal register 'internal_wdata_reg' and it is trimmed from '32' to '8' bits. [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/axilite_if.v:129]
WARNING: [Synth 8-7129] Port config_address[31] in module memstream is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[30] in module memstream is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[29] in module memstream is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[28] in module memstream is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[27] in module memstream is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[26] in module memstream is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[25] in module memstream is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[24] in module memstream is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[23] in module memstream is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[22] in module memstream is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[21] in module memstream is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[20] in module memstream is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[19] in module memstream is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[18] in module memstream is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[17] in module memstream is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[16] in module memstream is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[15] in module memstream is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[14] in module memstream is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[13] in module memstream is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[12] in module memstream is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[11] in module memstream is either unconnected or has no load
WARNING: [Synth 8-7129] Port awprot[2] in module axi4lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port awprot[1] in module axi4lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port awprot[0] in module axi4lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[31] in module axi4lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[30] in module axi4lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[29] in module axi4lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[28] in module axi4lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[27] in module axi4lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[26] in module axi4lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[25] in module axi4lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[24] in module axi4lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[23] in module axi4lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[22] in module axi4lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[21] in module axi4lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[20] in module axi4lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[19] in module axi4lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[18] in module axi4lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[17] in module axi4lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[16] in module axi4lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[15] in module axi4lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[14] in module axi4lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[13] in module axi4lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[12] in module axi4lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[11] in module axi4lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[10] in module axi4lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[9] in module axi4lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[8] in module axi4lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wstrb[3] in module axi4lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wstrb[2] in module axi4lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wstrb[1] in module axi4lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port wstrb[0] in module axi4lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[2] in module axi4lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[1] in module axi4lite_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[0] in module axi4lite_if is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2144.953 ; gain = 484.652 ; free physical = 908 ; free virtual = 8255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2159.797 ; gain = 499.496 ; free physical = 906 ; free virtual = 8253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2159.797 ; gain = 499.496 ; free physical = 906 ; free virtual = 8253
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2159.797 ; gain = 0.000 ; free physical = 906 ; free virtual = 8253
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2280.539 ; gain = 0.000 ; free physical = 882 ; free virtual = 8228
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2280.574 ; gain = 0.000 ; free physical = 881 ; free virtual = 8228
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2280.574 ; gain = 620.273 ; free physical = 823 ; free virtual = 8172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2280.574 ; gain = 620.273 ; free physical = 823 ; free virtual = 8172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2280.574 ; gain = 620.273 ; free physical = 823 ; free virtual = 8172
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi4lite_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
             STATE_WRITE |                               01 |                               10
              STATE_READ |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi4lite_if'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2280.574 ; gain = 620.273 ; free physical = 825 ; free virtual = 8175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---RAMs : 
	               9K Bit	(1152 X 8 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 3     
	   3 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 10    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'inst/core/config_if/ip_addr_reg' and it is trimmed from '13' to '11' bits. [/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/axilite_if.v:153]
WARNING: [Synth 8-7129] Port awprot[2] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port awprot[1] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port awprot[0] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port awaddr[1] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port awaddr[0] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[31] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[30] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[29] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[28] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[27] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[26] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[25] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[24] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[23] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[22] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[21] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[20] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[19] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[18] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[17] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[16] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[15] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[14] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[13] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[12] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[11] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[10] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[9] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[8] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wstrb[3] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wstrb[2] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wstrb[1] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wstrb[0] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[2] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[1] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[0] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port araddr[1] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port araddr[0] in module finn_design_MatrixVectorActivation_2_wstrm_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2280.574 ; gain = 620.273 ; free physical = 817 ; free virtual = 8166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                  | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|finn_design_MatrixVectorActivation_2_wstrm_0 | inst/core/mem/blkStage2.Mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2280.574 ; gain = 620.273 ; free physical = 813 ; free virtual = 8163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2280.574 ; gain = 620.273 ; free physical = 813 ; free virtual = 8163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                  | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|finn_design_MatrixVectorActivation_2_wstrm_0 | inst/core/mem/blkStage2.Mem_reg | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/core/mem/blkStage2.Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2280.574 ; gain = 620.273 ; free physical = 805 ; free virtual = 8155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2280.574 ; gain = 620.273 ; free physical = 833 ; free virtual = 8182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2280.574 ; gain = 620.273 ; free physical = 833 ; free virtual = 8182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2280.574 ; gain = 620.273 ; free physical = 833 ; free virtual = 8182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2280.574 ; gain = 620.273 ; free physical = 833 ; free virtual = 8182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2280.574 ; gain = 620.273 ; free physical = 833 ; free virtual = 8182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2280.574 ; gain = 620.273 ; free physical = 833 ; free virtual = 8182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     3|
|2     |LUT1     |     1|
|3     |LUT2     |    11|
|4     |LUT3     |    13|
|5     |LUT4     |     8|
|6     |LUT5     |    10|
|7     |LUT6     |    31|
|8     |RAMB18E1 |     1|
|9     |FDCE     |    12|
|10    |FDRE     |    71|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2280.574 ; gain = 620.273 ; free physical = 832 ; free virtual = 8181
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2280.574 ; gain = 499.496 ; free physical = 832 ; free virtual = 8181
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2280.574 ; gain = 620.273 ; free physical = 832 ; free virtual = 8181
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2280.574 ; gain = 0.000 ; free physical = 832 ; free virtual = 8181
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2280.574 ; gain = 0.000 ; free physical = 1134 ; free virtual = 8484
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d487ea34
INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2280.574 ; gain = 949.805 ; free physical = 1134 ; free virtual = 8484
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1831.654; main = 1529.862; forked = 377.625
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3279.094; main = 2280.543; forked = 1014.559
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.551 ; gain = 0.000 ; free physical = 1134 ; free virtual = 8484
INFO: [Common 17-1381] The checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_2_wstrm_0_synth_1/finn_design_MatrixVectorActivation_2_wstrm_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP finn_design_MatrixVectorActivation_2_wstrm_0, cache-ID = f520a3470832eca6
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2304.551 ; gain = 0.000 ; free physical = 1140 ; free virtual = 8490
INFO: [Common 17-1381] The checkpoint '/home/artti/Desktop/finn/notebooks/sat6_cnn/raw/output_estimates_only/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_MatrixVectorActivation_2_wstrm_0_synth_1/finn_design_MatrixVectorActivation_2_wstrm_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file finn_design_MatrixVectorActivation_2_wstrm_0_utilization_synth.rpt -pb finn_design_MatrixVectorActivation_2_wstrm_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar  1 03:03:28 2024...
