;redcode
;assert 1
	SPL 0, #-12
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, #-12
	CMP 10, 208
	JMN 0, #0
	ADD 0, <52
	DJN -1, @-20
	ADD <-607, <680
	SUB 0, @0
	SUB 1, 20
	SPL -7, @-20
	ADD 12, @10
	JMP @72, #202
	SUB 12, @-10
	JMP 12, <-10
	DJN 12, <-10
	CMP 10, 208
	SUB 100, @-100
	SUB 27, 933
	CMP @121, 103
	SUB 10, 208
	ADD #220, 82
	MOV -7, <-20
	MOV -7, <-20
	SUB 100, @-100
	ADD 1, 20
	SUB 100, @-100
	CMP @0, @2
	DJN -607, @680
	CMP @0, @2
	SUB @127, 106
	JMZ 607, @650
	MOV -1, <-20
	JMZ 607, @650
	SPL 72, 500
	CMP @127, 106
	SUB @1, 2
	MOV -1, <-20
	JMP @172, #200
	JMP @172, #200
	SUB @127, 106
	SUB @127, 106
	JMN <127, -186
	SPL 0, #-12
	SUB @127, 106
	MOV -7, <-20
	MOV -1, <-20
	MOV -7, <-20
	MOV -17, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, #-12
	CMP 10, 208
