/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Dec  4 15:33:18 2014
 *                 Full Compile MD5 Checksum  56e4d67431c9c20b478163a0398e46d2
 *                     (minus title and desc)
 *                 MD5 Checksum               4f20593ca4d982166bb9cd16fec140cc
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15262
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_AIF_WB_ODU_CORE_INTR2_1_1_H__
#define BCHP_AIF_WB_ODU_CORE_INTR2_1_1_H__

/***************************************************************************
 *AIF_WB_ODU_CORE_INTR2_1_1 - AIF WB ODU Interrupt In 1 Register Set
 ***************************************************************************/
#define BCHP_AIF_WB_ODU_CORE_INTR2_1_1_CPU_STATUS 0x00239800 /* [RO] CPU interrupt Status Register */
#define BCHP_AIF_WB_ODU_CORE_INTR2_1_1_CPU_SET   0x00239804 /* [WO] CPU interrupt Set Register */
#define BCHP_AIF_WB_ODU_CORE_INTR2_1_1_CPU_CLEAR 0x00239808 /* [WO] CPU interrupt Clear Register */
#define BCHP_AIF_WB_ODU_CORE_INTR2_1_1_CPU_MASK_STATUS 0x0023980c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_AIF_WB_ODU_CORE_INTR2_1_1_CPU_MASK_SET 0x00239810 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_AIF_WB_ODU_CORE_INTR2_1_1_CPU_MASK_CLEAR 0x00239814 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_AIF_WB_ODU_CORE_INTR2_1_1_PCI_STATUS 0x00239818 /* [RO] PCI interrupt Status Register */
#define BCHP_AIF_WB_ODU_CORE_INTR2_1_1_PCI_SET   0x0023981c /* [WO] PCI interrupt Set Register */
#define BCHP_AIF_WB_ODU_CORE_INTR2_1_1_PCI_CLEAR 0x00239820 /* [WO] PCI interrupt Clear Register */
#define BCHP_AIF_WB_ODU_CORE_INTR2_1_1_PCI_MASK_STATUS 0x00239824 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_AIF_WB_ODU_CORE_INTR2_1_1_PCI_MASK_SET 0x00239828 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_AIF_WB_ODU_CORE_INTR2_1_1_PCI_MASK_CLEAR 0x0023982c /* [WO] PCI interrupt Mask Clear Register */

#endif /* #ifndef BCHP_AIF_WB_ODU_CORE_INTR2_1_1_H__ */

/* End of File */
