ARM GAS  /tmp/cco44JBN.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_timebase_tim.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_InitTick,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_InitTick
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_InitTick:
  25              	.LVL0:
  26              	.LFB65:
  27              		.file 1 "Core/Src/stm32f1xx_hal_timebase_tim.c"
   1:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_timebase_tim.c **** /**
   3:Core/Src/stm32f1xx_hal_timebase_tim.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @file    stm32f1xx_hal_timebase_TIM.c
   5:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @brief   HAL time base based on the hardware TIM.
   6:Core/Src/stm32f1xx_hal_timebase_tim.c ****   ******************************************************************************
   7:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @attention
   8:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *
   9:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * All rights reserved.
  11:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *
  12:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * in the root directory of this software component.
  14:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *
  16:Core/Src/stm32f1xx_hal_timebase_tim.c ****   ******************************************************************************
  17:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
  18:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* USER CODE END Header */
  19:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  20:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/stm32f1xx_hal_timebase_tim.c **** #include "stm32f1xx_hal.h"
  22:Core/Src/stm32f1xx_hal_timebase_tim.c **** #include "stm32f1xx_hal_tim.h"
  23:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  24:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private typedef -----------------------------------------------------------*/
  25:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private define ------------------------------------------------------------*/
  26:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private macro -------------------------------------------------------------*/
  27:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private variables ---------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_timebase_tim.c **** TIM_HandleTypeDef        htim1;
  29:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private function prototypes -----------------------------------------------*/
  30:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private functions ---------------------------------------------------------*/
  31:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
ARM GAS  /tmp/cco44JBN.s 			page 2


  32:Core/Src/stm32f1xx_hal_timebase_tim.c **** /**
  33:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @brief  This function configures the TIM1 as a time base source.
  34:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *         The time source is configured  to have 1ms time base with a dedicated
  35:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *         Tick interrupt priority.
  36:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @note   This function is called  automatically at the beginning of program after
  37:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  38:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @param  TickPriority: Tick interrupt priority.
  39:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @retval HAL status
  40:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
  41:Core/Src/stm32f1xx_hal_timebase_tim.c **** HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
  42:Core/Src/stm32f1xx_hal_timebase_tim.c **** {
  28              		.loc 1 42 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  43:Core/Src/stm32f1xx_hal_timebase_tim.c ****   RCC_ClkInitTypeDef    clkconfig;
  32              		.loc 1 43 3 view .LVU1
  44:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uint32_t              uwTimclock = 0;
  33              		.loc 1 44 3 view .LVU2
  45:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uint32_t              uwPrescalerValue = 0;
  34              		.loc 1 45 3 view .LVU3
  46:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uint32_t              pFLatency;
  35              		.loc 1 46 3 view .LVU4
  47:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /*Configure the TIM1 IRQ priority */
  48:Core/Src/stm32f1xx_hal_timebase_tim.c ****   HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
  36              		.loc 1 48 3 view .LVU5
  42:Core/Src/stm32f1xx_hal_timebase_tim.c ****   RCC_ClkInitTypeDef    clkconfig;
  37              		.loc 1 42 1 is_stmt 0 view .LVU6
  38 0000 10B5     		push	{r4, lr}
  39              	.LCFI0:
  40              		.cfi_def_cfa_offset 8
  41              		.cfi_offset 4, -8
  42              		.cfi_offset 14, -4
  43 0002 0146     		mov	r1, r0
  44 0004 88B0     		sub	sp, sp, #32
  45              	.LCFI1:
  46              		.cfi_def_cfa_offset 40
  47              		.loc 1 48 3 view .LVU7
  48 0006 0022     		movs	r2, #0
  49 0008 1920     		movs	r0, #25
  50              	.LVL1:
  51              		.loc 1 48 3 view .LVU8
  52 000a FFF7FEFF 		bl	HAL_NVIC_SetPriority
  53              	.LVL2:
  49:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  50:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Enable the TIM1 global Interrupt */
  51:Core/Src/stm32f1xx_hal_timebase_tim.c ****   HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
  54              		.loc 1 51 3 is_stmt 1 view .LVU9
  55 000e 1920     		movs	r0, #25
  56 0010 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  57              	.LVL3:
  52:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  53:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Enable TIM1 clock */
  54:Core/Src/stm32f1xx_hal_timebase_tim.c ****   __HAL_RCC_TIM1_CLK_ENABLE();
  58              		.loc 1 54 3 view .LVU10
  59              	.LBB2:
  60              		.loc 1 54 3 view .LVU11
ARM GAS  /tmp/cco44JBN.s 			page 3


  61              		.loc 1 54 3 view .LVU12
  62 0014 144B     		ldr	r3, .L4
  63              	.LBE2:
  55:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  56:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Get clock configuration */
  57:Core/Src/stm32f1xx_hal_timebase_tim.c ****   HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
  64              		.loc 1 57 3 is_stmt 0 view .LVU13
  65 0016 01A9     		add	r1, sp, #4
  66              	.LBB3:
  54:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  67              		.loc 1 54 3 view .LVU14
  68 0018 9A69     		ldr	r2, [r3, #24]
  69              	.LBE3:
  70              		.loc 1 57 3 view .LVU15
  71 001a 03A8     		add	r0, sp, #12
  72              	.LBB4:
  54:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  73              		.loc 1 54 3 view .LVU16
  74 001c 42F40062 		orr	r2, r2, #2048
  75 0020 9A61     		str	r2, [r3, #24]
  54:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  76              		.loc 1 54 3 is_stmt 1 view .LVU17
  77 0022 9B69     		ldr	r3, [r3, #24]
  78              	.LBE4:
  58:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  59:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Compute TIM1 clock */
  60:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uwTimclock = HAL_RCC_GetPCLK2Freq();
  61:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  62:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
  63:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  64:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Initialize TIM1 */
  65:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim1.Instance = TIM1;
  79              		.loc 1 65 18 is_stmt 0 view .LVU18
  80 0024 114C     		ldr	r4, .L4+4
  81              	.LBB5:
  54:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  82              		.loc 1 54 3 view .LVU19
  83 0026 03F40063 		and	r3, r3, #2048
  84 002a 0293     		str	r3, [sp, #8]
  54:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  85              		.loc 1 54 3 is_stmt 1 view .LVU20
  86 002c 029B     		ldr	r3, [sp, #8]
  87              	.LBE5:
  54:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  88              		.loc 1 54 3 view .LVU21
  57:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  89              		.loc 1 57 3 view .LVU22
  90 002e FFF7FEFF 		bl	HAL_RCC_GetClockConfig
  91              	.LVL4:
  60:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  92              		.loc 1 60 3 view .LVU23
  60:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  93              		.loc 1 60 16 is_stmt 0 view .LVU24
  94 0032 FFF7FEFF 		bl	HAL_RCC_GetPCLK2Freq
  95              	.LVL5:
  62:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  96              		.loc 1 62 3 is_stmt 1 view .LVU25
ARM GAS  /tmp/cco44JBN.s 			page 4


  97              		.loc 1 65 3 view .LVU26
  98              		.loc 1 65 18 is_stmt 0 view .LVU27
  99 0036 0E4B     		ldr	r3, .L4+8
 100 0038 2360     		str	r3, [r4]
  66:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  67:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Initialize TIMx peripheral as follow:
  68:Core/Src/stm32f1xx_hal_timebase_tim.c ****   + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  69:Core/Src/stm32f1xx_hal_timebase_tim.c ****   + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  70:Core/Src/stm32f1xx_hal_timebase_tim.c ****   + ClockDivision = 0
  71:Core/Src/stm32f1xx_hal_timebase_tim.c ****   + Counter direction = Up
  72:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
  73:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim1.Init.Period = (1000000U / 1000U) - 1U;
 101              		.loc 1 73 3 is_stmt 1 view .LVU28
 102              		.loc 1 73 21 is_stmt 0 view .LVU29
 103 003a 40F2E733 		movw	r3, #999
 104 003e E360     		str	r3, [r4, #12]
  74:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim1.Init.Prescaler = uwPrescalerValue;
 105              		.loc 1 74 3 is_stmt 1 view .LVU30
  62:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
 106              		.loc 1 62 46 is_stmt 0 view .LVU31
 107 0040 0C4B     		ldr	r3, .L4+12
 108 0042 B0FBF3F0 		udiv	r0, r0, r3
 109              	.LVL6:
  75:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim1.Init.ClockDivision = 0;
 110              		.loc 1 75 28 view .LVU32
 111 0046 0023     		movs	r3, #0
  62:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
 112              		.loc 1 62 20 view .LVU33
 113 0048 0138     		subs	r0, r0, #1
 114              	.LVL7:
  74:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim1.Init.Prescaler = uwPrescalerValue;
 115              		.loc 1 74 24 view .LVU34
 116 004a 6060     		str	r0, [r4, #4]
 117              		.loc 1 75 3 is_stmt 1 view .LVU35
  76:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  77:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  78:Core/Src/stm32f1xx_hal_timebase_tim.c ****   if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 118              		.loc 1 78 6 is_stmt 0 view .LVU36
 119 004c 2046     		mov	r0, r4
 120              	.LVL8:
  75:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 121              		.loc 1 75 28 view .LVU37
 122 004e 2361     		str	r3, [r4, #16]
  76:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 123              		.loc 1 76 3 is_stmt 1 view .LVU38
  76:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 124              		.loc 1 76 26 is_stmt 0 view .LVU39
 125 0050 A360     		str	r3, [r4, #8]
 126              		.loc 1 78 3 is_stmt 1 view .LVU40
 127              		.loc 1 78 6 is_stmt 0 view .LVU41
 128 0052 FFF7FEFF 		bl	HAL_TIM_Base_Init
 129              	.LVL9:
 130              		.loc 1 78 5 view .LVU42
 131 0056 20B9     		cbnz	r0, .L3
  79:Core/Src/stm32f1xx_hal_timebase_tim.c ****   {
  80:Core/Src/stm32f1xx_hal_timebase_tim.c ****     /* Start the TIM time Base generation in interrupt mode */
  81:Core/Src/stm32f1xx_hal_timebase_tim.c ****     return HAL_TIM_Base_Start_IT(&htim1);
ARM GAS  /tmp/cco44JBN.s 			page 5


 132              		.loc 1 81 5 is_stmt 1 view .LVU43
 133              		.loc 1 81 12 is_stmt 0 view .LVU44
 134 0058 2046     		mov	r0, r4
 135 005a FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 136              	.LVL10:
 137              	.L2:
  82:Core/Src/stm32f1xx_hal_timebase_tim.c ****   }
  83:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  84:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Return function status */
  85:Core/Src/stm32f1xx_hal_timebase_tim.c ****   return HAL_ERROR;
  86:Core/Src/stm32f1xx_hal_timebase_tim.c **** }
 138              		.loc 1 86 1 view .LVU45
 139 005e 08B0     		add	sp, sp, #32
 140              	.LCFI2:
 141              		.cfi_remember_state
 142              		.cfi_def_cfa_offset 8
 143              		@ sp needed
 144 0060 10BD     		pop	{r4, pc}
 145              	.L3:
 146              	.LCFI3:
 147              		.cfi_restore_state
  85:Core/Src/stm32f1xx_hal_timebase_tim.c **** }
 148              		.loc 1 85 10 view .LVU46
 149 0062 0120     		movs	r0, #1
 150 0064 FBE7     		b	.L2
 151              	.L5:
 152 0066 00BF     		.align	2
 153              	.L4:
 154 0068 00100240 		.word	1073876992
 155 006c 00000000 		.word	htim1
 156 0070 002C0140 		.word	1073818624
 157 0074 40420F00 		.word	1000000
 158              		.cfi_endproc
 159              	.LFE65:
 161              		.section	.text.HAL_SuspendTick,"ax",%progbits
 162              		.align	1
 163              		.global	HAL_SuspendTick
 164              		.syntax unified
 165              		.thumb
 166              		.thumb_func
 167              		.fpu softvfp
 169              	HAL_SuspendTick:
 170              	.LFB66:
  87:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  88:Core/Src/stm32f1xx_hal_timebase_tim.c **** /**
  89:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @brief  Suspend Tick increment.
  90:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @note   Disable the tick increment by disabling TIM1 update interrupt.
  91:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @param  None
  92:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @retval None
  93:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
  94:Core/Src/stm32f1xx_hal_timebase_tim.c **** void HAL_SuspendTick(void)
  95:Core/Src/stm32f1xx_hal_timebase_tim.c **** {
 171              		.loc 1 95 1 is_stmt 1 view -0
 172              		.cfi_startproc
 173              		@ args = 0, pretend = 0, frame = 0
 174              		@ frame_needed = 0, uses_anonymous_args = 0
 175              		@ link register save eliminated.
ARM GAS  /tmp/cco44JBN.s 			page 6


  96:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Disable TIM1 update Interrupt */
  97:Core/Src/stm32f1xx_hal_timebase_tim.c ****   __HAL_TIM_DISABLE_IT(&htim1, TIM_IT_UPDATE);
 176              		.loc 1 97 3 view .LVU48
 177 0000 034B     		ldr	r3, .L7
 178 0002 1A68     		ldr	r2, [r3]
 179 0004 D368     		ldr	r3, [r2, #12]
 180 0006 23F00103 		bic	r3, r3, #1
 181 000a D360     		str	r3, [r2, #12]
  98:Core/Src/stm32f1xx_hal_timebase_tim.c **** }
 182              		.loc 1 98 1 is_stmt 0 view .LVU49
 183 000c 7047     		bx	lr
 184              	.L8:
 185 000e 00BF     		.align	2
 186              	.L7:
 187 0010 00000000 		.word	htim1
 188              		.cfi_endproc
 189              	.LFE66:
 191              		.section	.text.HAL_ResumeTick,"ax",%progbits
 192              		.align	1
 193              		.global	HAL_ResumeTick
 194              		.syntax unified
 195              		.thumb
 196              		.thumb_func
 197              		.fpu softvfp
 199              	HAL_ResumeTick:
 200              	.LFB67:
  99:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
 100:Core/Src/stm32f1xx_hal_timebase_tim.c **** /**
 101:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @brief  Resume Tick increment.
 102:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @note   Enable the tick increment by Enabling TIM1 update interrupt.
 103:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @param  None
 104:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @retval None
 105:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
 106:Core/Src/stm32f1xx_hal_timebase_tim.c **** void HAL_ResumeTick(void)
 107:Core/Src/stm32f1xx_hal_timebase_tim.c **** {
 201              		.loc 1 107 1 is_stmt 1 view -0
 202              		.cfi_startproc
 203              		@ args = 0, pretend = 0, frame = 0
 204              		@ frame_needed = 0, uses_anonymous_args = 0
 205              		@ link register save eliminated.
 108:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Enable TIM1 Update interrupt */
 109:Core/Src/stm32f1xx_hal_timebase_tim.c ****   __HAL_TIM_ENABLE_IT(&htim1, TIM_IT_UPDATE);
 206              		.loc 1 109 3 view .LVU51
 207 0000 034B     		ldr	r3, .L10
 208 0002 1A68     		ldr	r2, [r3]
 209 0004 D368     		ldr	r3, [r2, #12]
 210 0006 43F00103 		orr	r3, r3, #1
 211 000a D360     		str	r3, [r2, #12]
 110:Core/Src/stm32f1xx_hal_timebase_tim.c **** }
 212              		.loc 1 110 1 is_stmt 0 view .LVU52
 213 000c 7047     		bx	lr
 214              	.L11:
 215 000e 00BF     		.align	2
 216              	.L10:
 217 0010 00000000 		.word	htim1
 218              		.cfi_endproc
 219              	.LFE67:
ARM GAS  /tmp/cco44JBN.s 			page 7


 221              		.comm	htim1,72,4
 222              		.text
 223              	.Letext0:
 224              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 225              		.file 3 "Drivers/CMSIS/Include/core_cm3.h"
 226              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 227              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 228              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 229              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 230              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 231              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 232              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 233              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/cco44JBN.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_timebase_tim.c
     /tmp/cco44JBN.s:16     .text.HAL_InitTick:0000000000000000 $t
     /tmp/cco44JBN.s:24     .text.HAL_InitTick:0000000000000000 HAL_InitTick
     /tmp/cco44JBN.s:154    .text.HAL_InitTick:0000000000000068 $d
                            *COM*:0000000000000048 htim1
     /tmp/cco44JBN.s:162    .text.HAL_SuspendTick:0000000000000000 $t
     /tmp/cco44JBN.s:169    .text.HAL_SuspendTick:0000000000000000 HAL_SuspendTick
     /tmp/cco44JBN.s:187    .text.HAL_SuspendTick:0000000000000010 $d
     /tmp/cco44JBN.s:192    .text.HAL_ResumeTick:0000000000000000 $t
     /tmp/cco44JBN.s:199    .text.HAL_ResumeTick:0000000000000000 HAL_ResumeTick
     /tmp/cco44JBN.s:217    .text.HAL_ResumeTick:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_RCC_GetClockConfig
HAL_RCC_GetPCLK2Freq
HAL_TIM_Base_Init
HAL_TIM_Base_Start_IT
