Design Assistant report for ECE385
Sun Jun 02 11:41:30 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant Summary
  3. Design Assistant Settings
  4. Critical Violations
  5. High Violations
  6. Medium Violations
  7. Information only Violations
  8. Rule Suppression Assignments
  9. Design Assistant Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------+
; Design Assistant Summary                                                ;
+-----------------------------------+-------------------------------------+
; Design Assistant Status           ; Analyzed - Sun Jun 02 11:41:30 2019 ;
; Revision Name                     ; ECE385                              ;
; Top-level Entity Name             ; project_top                         ;
; Family                            ; Cyclone IV E                        ;
; Total Critical Violations         ; 3                                   ;
; - Rule C101                       ; 3                                   ;
; Total High Violations             ; 149                                 ;
; - Rule R101                       ; 1                                   ;
; - Rule R103                       ; 2                                   ;
; - Rule S104                       ; 4                                   ;
; - Rule D101                       ; 139                                 ;
; - Rule D103                       ; 3                                   ;
; Total Medium Violations           ; 10                                  ;
; - Rule C103                       ; 3                                   ;
; - Rule C104                       ; 2                                   ;
; - Rule C106                       ; 3                                   ;
; - Rule R105                       ; 2                                   ;
; Total Information only Violations ; 1194                                ;
; - Rule T101                       ; 1144                                ;
; - Rule T102                       ; 50                                  ;
+-----------------------------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant Settings                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------+
; Option                                                                                                                                                               ; Setting        ; To       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------+
; Design Assistant mode                                                                                                                                                ; Post-Synthesis ;          ;
; Threshold value for clock net not mapped to clock spines rule                                                                                                        ; 25             ;          ;
; Minimum number of clock port feed by gated clocks                                                                                                                    ; 30             ;          ;
; Minimum number of node fan-out                                                                                                                                       ; 30             ;          ;
; Maximum number of nodes to report                                                                                                                                    ; 50             ;          ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme                                                                             ; On             ;          ;
; Rule C102: Logic cell should not be used to generate an inverted clock signal                                                                                        ; On             ;          ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                          ; On             ;          ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                   ; On             ;          ;
; Rule C105: Clock signal should be a global signal                                                                                                                    ; On             ;          ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                         ; On             ;          ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                         ; On             ;          ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                ; On             ;          ;
; Rule R103: External reset signal should be correctly synchronized                                                                                                    ; On             ;          ;
; Rule R104: The reset signal that is generated in one clock domain and used in another clock domain should be correctly synchronized                                  ; On             ;          ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                            ; On             ;          ;
; Rule T101: Nodes with more than the specified number of fan-outs                                                                                                     ; On             ;          ;
; Rule T102: Top nodes with the highest number of fan-outs                                                                                                             ; On             ;          ;
; Rule A101: Design should not contain combinational loops                                                                                                             ; On             ;          ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic                                                           ; On             ;          ;
; Rule A103: Design should not contain delay chains                                                                                                                    ; On             ;          ;
; Rule A104: Design should not contain ripple clock structures                                                                                                         ; On             ;          ;
; Rule A105: Pulses should not be implemented asynchronously                                                                                                           ; On             ;          ;
; Rule A106: Multiple pulses should not be generated in design                                                                                                         ; On             ;          ;
; Rule A107: Design should not contain SR latches                                                                                                                      ; On             ;          ;
; Rule A108: Design should not contain latches                                                                                                                         ; On             ;          ;
; Rule S101: Output enable and input of the same tri-state node should not be driven by same signal source                                                             ; On             ;          ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                ; On             ;          ;
; Rule S103: More than one asynchronous port of a register should not be driven by the same signal source                                                              ; On             ;          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                ; On             ;          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                        ; On             ;          ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; On             ;          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                              ; On             ;          ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; Off            ; wdata[7] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; Off            ; wdata[6] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; Off            ; wdata[5] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; Off            ; wdata[2] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; Off            ; wdata[3] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; Off            ; wdata[1] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; Off            ; wdata[0] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; Off            ; wdata[4] ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Critical Violations                                                                                                                                           ;
+------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
; Rule name                                                                                ; Name                                                               ;
+------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme ; ECE385:ECE385_sys|lantian_mdio:eth0_mdio|LessThan0                 ;
;  Gated clock destination node(s) list                                                    ; ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[10] ;
;  Gated clock destination node(s) list                                                    ; ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[8]  ;
;  Gated clock destination node(s) list                                                    ; ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[6]  ;
;  Gated clock destination node(s) list                                                    ; ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[5]  ;
;  Gated clock destination node(s) list                                                    ; ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[11] ;
;  Gated clock destination node(s) list                                                    ; ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[9]  ;
;  Gated clock destination node(s) list                                                    ; ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[15] ;
;  Gated clock destination node(s) list                                                    ; ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[7]  ;
;  Gated clock destination node(s) list                                                    ; ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[13] ;
;  Gated clock destination node(s) list                                                    ; ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[3]  ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme ; ECE385:ECE385_sys|lantian_mdio:eth1_mdio|LessThan0                 ;
;  Gated clock destination node(s) list                                                    ; ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[10] ;
;  Gated clock destination node(s) list                                                    ; ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[8]  ;
;  Gated clock destination node(s) list                                                    ; ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[6]  ;
;  Gated clock destination node(s) list                                                    ; ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[5]  ;
;  Gated clock destination node(s) list                                                    ; ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[11] ;
;  Gated clock destination node(s) list                                                    ; ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[9]  ;
;  Gated clock destination node(s) list                                                    ; ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[15] ;
;  Gated clock destination node(s) list                                                    ; ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[7]  ;
;  Gated clock destination node(s) list                                                    ; ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[13] ;
;  Gated clock destination node(s) list                                                    ; ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[3]  ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme ; wm8731:wm8731_inst|I2C_SCLK                                        ;
;  Gated clock destination node(s) list                                                    ; wm8731:wm8731_inst|word_count[1]                                   ;
;  Gated clock destination node(s) list                                                    ; wm8731:wm8731_inst|word_count[0]                                   ;
;  Gated clock destination node(s) list                                                    ; wm8731:wm8731_inst|word_count[2]                                   ;
;  Gated clock destination node(s) list                                                    ; wm8731:wm8731_inst|word_count[3]                                   ;
+------------------------------------------------------------------------------------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; High Violations                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                                         ; Name                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                      ; wm8731:wm8731_inst|word_counter~0                                                                                                                   ;
;  Reset signal destination node(s) list                                                                                            ; wm8731:wm8731_inst|word_count[3]                                                                                                                    ;
; Rule R103: External reset signal should be correctly synchronized                                                                 ; RESET                                                                                                                                               ;
;  Reset signal destination node(s) list                                                                                            ; ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out         ;
;  Reset signal destination node(s) list                                                                                            ; ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]          ;
;  Reset signal destination node(s) list                                                                                            ; ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]          ;
;  Reset signal destination node(s) list                                                                                            ; wm8731:wm8731_inst|bck0                                                                                                                             ;
;  Reset signal destination node(s) list                                                                                            ; wm8731:wm8731_inst|bck1                                                                                                                             ;
;  Reset signal destination node(s) list                                                                                            ; wm8731:wm8731_inst|dack1                                                                                                                            ;
;  Reset signal destination node(s) list                                                                                            ; wm8731:wm8731_inst|dack0                                                                                                                            ;
;  Reset signal destination node(s) list                                                                                            ; wm8731:wm8731_inst|i2c_counter[2]                                                                                                                   ;
;  Reset signal destination node(s) list                                                                                            ; wm8731:wm8731_inst|i2c_counter[1]                                                                                                                   ;
;  Reset signal destination node(s) list                                                                                            ; wm8731:wm8731_inst|i2c_counter[0]                                                                                                                   ;
; Rule R103: External reset signal should be correctly synchronized                                                                 ; RESET_USB                                                                                                                                           ;
;  Reset signal destination node(s) list                                                                                            ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ;
;  Reset signal destination node(s) list                                                                                            ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]      ;
;  Reset signal destination node(s) list                                                                                            ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]      ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                             ; wm8731:wm8731_inst|word_count[1]                                                                                                                    ;
;  Violated clock and other port source node(s) list                                                                                ; wm8731:wm8731_inst|state.b_end                                                                                                                      ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                             ; wm8731:wm8731_inst|word_count[0]                                                                                                                    ;
;  Violated clock and other port source node(s) list                                                                                ; wm8731:wm8731_inst|state.b_end                                                                                                                      ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                             ; wm8731:wm8731_inst|word_count[2]                                                                                                                    ;
;  Violated clock and other port source node(s) list                                                                                ; wm8731:wm8731_inst|state.b_end                                                                                                                      ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                             ; wm8731:wm8731_inst|word_count[3]                                                                                                                    ;
;  Violated clock and other port source node(s) list                                                                                ; wm8731:wm8731_inst|state.b_end                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 1                       ;                                                                                                                                                     ;
;  Source node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[3]"       ; VGA_controller:VGA|h_counter[0]                                                                                                                     ;
;  Destination node(s) from clock "CLOCK_50"                                                                                        ; ECE385:ECE385_sys|ECE385_vga_sprite_1:vga_sprite_1|altsyncram:the_altsyncram|altsyncram_0q22:auto_generated|ram_block1a23~portb_address_reg0        ;
;  Destination node(s) from clock "CLOCK_50"                                                                                        ; ECE385:ECE385_sys|ECE385_vga_sprite_1:vga_sprite_1|altsyncram:the_altsyncram|altsyncram_0q22:auto_generated|ram_block1a7~portb_address_reg0         ;
;  Destination node(s) from clock "CLOCK_50"                                                                                        ; ECE385:ECE385_sys|ECE385_vga_sprite_0:vga_sprite_0|altsyncram:the_altsyncram|altsyncram_vp22:auto_generated|ram_block1a23~portb_address_reg0        ;
;  Destination node(s) from clock "CLOCK_50"                                                                                        ; ECE385:ECE385_sys|ECE385_vga_sprite_0:vga_sprite_0|altsyncram:the_altsyncram|altsyncram_vp22:auto_generated|ram_block1a7~portb_address_reg0         ;
;  Destination node(s) from clock "CLOCK_50"                                                                                        ; ECE385:ECE385_sys|ECE385_vga_sprite_3:vga_sprite_3|altsyncram:the_altsyncram|altsyncram_2q22:auto_generated|ram_block1a23~portb_address_reg0        ;
;  Destination node(s) from clock "CLOCK_50"                                                                                        ; ECE385:ECE385_sys|ECE385_vga_sprite_3:vga_sprite_3|altsyncram:the_altsyncram|altsyncram_2q22:auto_generated|ram_block1a7~portb_address_reg0         ;
;  Destination node(s) from clock "CLOCK_50"                                                                                        ; ECE385:ECE385_sys|ECE385_vga_sprite_2:vga_sprite_2|altsyncram:the_altsyncram|altsyncram_1q22:auto_generated|ram_block1a23~portb_address_reg0        ;
;  Destination node(s) from clock "CLOCK_50"                                                                                        ; ECE385:ECE385_sys|ECE385_vga_sprite_2:vga_sprite_2|altsyncram:the_altsyncram|altsyncram_1q22:auto_generated|ram_block1a7~portb_address_reg0         ;
;  Destination node(s) from clock "CLOCK_50"                                                                                        ; ECE385:ECE385_sys|ECE385_vga_sprite_4:vga_sprite_4|altsyncram:the_altsyncram|altsyncram_3q22:auto_generated|ram_block1a23~portb_address_reg0        ;
;  Destination node(s) from clock "CLOCK_50"                                                                                        ; ECE385:ECE385_sys|ECE385_vga_sprite_4:vga_sprite_4|altsyncram:the_altsyncram|altsyncram_3q22:auto_generated|ram_block1a7~portb_address_reg0         ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[9]                                                                                    ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[8]                                                                                    ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[4]                                                                                    ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[3]                                                                                    ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[2]                                                                                    ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[1]                                                                                    ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[0]                                                                                    ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[5]                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 2                       ;                                                                                                                                                     ;
;  Source node(s) from clock "CLOCK_50"                                                                                             ; RESET                                                                                                                                               ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[3]"  ; VGA_controller:VGA|h_counter[0]                                                                                                                     ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[3]"  ; VGA_controller:VGA|VGA_VS                                                                                                                           ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[3]"  ; VGA_controller:VGA|v_counter[9]                                                                                                                     ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[3]"  ; VGA_controller:VGA|v_counter[8]                                                                                                                     ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[3]"  ; VGA_controller:VGA|v_counter[7]                                                                                                                     ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[3]"  ; VGA_controller:VGA|v_counter[6]                                                                                                                     ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[3]"  ; VGA_controller:VGA|v_counter[5]                                                                                                                     ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[3]"  ; VGA_controller:VGA|v_counter[4]                                                                                                                     ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[3]"  ; VGA_controller:VGA|v_counter[3]                                                                                                                     ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[3]"  ; VGA_controller:VGA|v_counter[2]                                                                                                                     ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[0]"  ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[5]                                                                                   ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[0]"  ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[2]                                                                                   ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[0]"  ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[1]                                                                                   ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[0]"  ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[0]                                                                                   ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[0]"  ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[4]                                                                                   ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[0]"  ; eth_mac_1g_rgmii:ETH0|speed_reg[0]                                                                                                                  ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[0]"  ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[3]                                                                                   ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[0]"  ; eth_mac_1g_rgmii:ETH0|speed_reg[1]                                                                                                                  ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[0]"  ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_fall                                                                              ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[0]"  ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[5]                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 3                       ;                                                                                                                                                     ;
;  Source node(s) from clock "CLOCK_50"                                                                                             ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[11]                                                              ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[9]                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 4                       ;                                                                                                                                                     ;
;  Source node(s) from clock "CLOCK_50"                                                                                             ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator|read_accepted         ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                                                       ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_OE_N                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 5                       ;                                                                                                                                                     ;
;  Source node(s) from clock "CLOCK_50"                                                                                             ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_dma_m_read_agent|hold_waitrequest                     ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                                                       ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_OE_N                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 6                       ;                                                                                                                                                     ;
;  Source node(s) from clock "CLOCK_50"                                                                                             ; ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out         ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 7                       ;                                                                                                                                                     ;
;  Source node(s) from clock "CLOCK_50"                                                                                             ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[9]                                                               ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 8                       ;                                                                                                                                                     ;
;  Source node(s) from clock "CLOCK_50"                                                                                             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[7]                               ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[5]                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 9                       ;                                                                                                                                                     ;
;  Source node(s) from clock "CLOCK_50"                                                                                             ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[5]                                                               ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[3]                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 10                      ;                                                                                                                                                     ;
;  Source node(s) from clock "CLOCK_50"                                                                                             ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[6]                                                               ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[4]                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 11                      ;                                                                                                                                                     ;
;  Source node(s) from clock "CLOCK_50"                                                                                             ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator|write_accepted        ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                                                       ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_OE_N                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 12                      ;                                                                                                                                                     ;
;  Source node(s) from clock "CLOCK_50"                                                                                             ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_read                                                                        ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                                                       ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_OE_N                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 13                      ;                                                                                                                                                     ;
;  Source node(s) from clock "CLOCK_50"                                                                                             ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|has_pending_responses           ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                                                       ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_OE_N                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 14                      ;                                                                                                                                                     ;
;  Source node(s) from clock "CLOCK_50"                                                                                             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[5]                                  ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[3]                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 15                      ;                                                                                                                                                     ;
;  Source node(s) from clock "CLOCK_50"                                                                                             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_read                                        ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                                                       ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_OE_N                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 16                      ;                                                                                                                                                     ;
;  Source node(s) from clock "CLOCK_50"                                                                                             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[8]                                  ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 17                      ;                                                                                                                                                     ;
;  Source node(s) from clock "CLOCK_50"                                                                                             ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[7]                                                               ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[5]                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 18                      ;                                                                                                                                                     ;
;  Source node(s) from clock "CLOCK_50"                                                                                             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[12]                              ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[10]                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 19                      ;                                                                                                                                                     ;
;  Source node(s) from clock "CLOCK_50"                                                                                             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[6]                                  ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[4]                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 20                      ;                                                                                                                                                     ;
;  Source node(s) from clock "CLOCK_50"                                                                                             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[14]                                 ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[12]                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 21                      ;                                                                                                                                                     ;
;  Source node(s) from clock "CLOCK_50"                                                                                             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[10]                              ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[8]                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 22                      ;                                                                                                                                                     ;
;  Source node(s) from clock "CLOCK_50"                                                                                             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_write                                    ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                                                       ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_OE_N                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 23                      ;                                                                                                                                                     ;
;  Source node(s) from clock "CLOCK_50"                                                                                             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[14]                              ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[12]                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 24                      ;                                                                                                                                                     ;
;  Source node(s) from clock "CLOCK_50"                                                                                             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[2]                               ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[0]                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 25                      ;                                                                                                                                                     ;
;  Source node(s) from clock "CLOCK_50"                                                                                             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[4]                                  ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[2]                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 26                      ;                                                                                                                                                     ;
;  Source node(s) from clock "CLOCK_50"                                                                                             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[11]                                 ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[9]                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 27                      ;                                                                                                                                                     ;
;  Source node(s) from clock "CLOCK_50"                                                                                             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[2]                                  ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[0]                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 28                      ;                                                                                                                                                     ;
;  Source node(s) from clock "CLOCK_50"                                                                                             ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[12]                                                              ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[10]                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 29                      ;                                                                                                                                                     ;
;  Source node(s) from clock "CLOCK_50"                                                                                             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[6]                               ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[4]                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 30                      ;                                                                                                                                                     ;
;  Source node(s) from clock "CLOCK_50"                                                                                             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[8]                               ;
;  Destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]"  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 31                      ;                                                                                                                                                     ;
;  Structure 31                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[4]                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 32                      ;                                                                                                                                                     ;
;  Structure 32                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[13]                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 33                      ;                                                                                                                                                     ;
;  Structure 33                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[15]                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 34                      ;                                                                                                                                                     ;
;  Structure 34                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[9]                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 35                      ;                                                                                                                                                     ;
;  Structure 35                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[13]                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 36                      ;                                                                                                                                                     ;
;  Structure 36                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[14]                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 37                      ;                                                                                                                                                     ;
;  Structure 37                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[27]                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 38                      ;                                                                                                                                                     ;
;  Structure 38                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[9]                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 39                      ;                                                                                                                                                     ;
;  Structure 39                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[3]                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 40                      ;                                                                                                                                                     ;
;  Structure 40                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[7]                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 41                      ;                                                                                                                                                     ;
;  Structure 41                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[13]                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 42                      ;                                                                                                                                                     ;
;  Structure 42                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[10]                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 43                      ;                                                                                                                                                     ;
;  Structure 43                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[12]                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 44                      ;                                                                                                                                                     ;
;  Structure 44                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[15]                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 45                      ;                                                                                                                                                     ;
;  Structure 45                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[23]                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 46                      ;                                                                                                                                                     ;
;  Structure 46                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[23]                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 47                      ;                                                                                                                                                     ;
;  Structure 47                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_write                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 48                      ;                                                                                                                                                     ;
;  Structure 48                                                                                                                     ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent|hold_waitrequest                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 49                      ;                                                                                                                                                     ;
;  Structure 49                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[11]                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 50                      ;                                                                                                                                                     ;
;  Structure 50                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[10]                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 51                      ;                                                                                                                                                     ;
;  Structure 51                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[15]                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 52                      ;                                                                                                                                                     ;
;  Structure 52                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[8]                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 53                      ;                                                                                                                                                     ;
;  Structure 53                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[16]                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 54                      ;                                                                                                                                                     ;
;  Structure 54                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[2]                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 55                      ;                                                                                                                                                     ;
;  Structure 55                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[4]                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 56                      ;                                                                                                                                                     ;
;  Structure 56                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[18]                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 57                      ;                                                                                                                                                     ;
;  Structure 57                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[5]                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 58                      ;                                                                                                                                                     ;
;  Structure 58                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[3]                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 59                      ;                                                                                                                                                     ;
;  Structure 59                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[3]                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 60                      ;                                                                                                                                                     ;
;  Structure 60                                                                                                                     ; VGA_controller:VGA|v_counter[0]                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 61                      ;                                                                                                                                                     ;
;  Structure 61                                                                                                                     ; VGA_controller:VGA|v_counter[1]                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 62                      ;                                                                                                                                                     ;
;  Structure 62                                                                                                                     ; VGA_controller:VGA|h_counter[1]                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 63                      ;                                                                                                                                                     ;
;  Structure 63                                                                                                                     ; VGA_controller:VGA|h_counter[2]                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 64                      ;                                                                                                                                                     ;
;  Structure 64                                                                                                                     ; VGA_controller:VGA|h_counter[3]                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 65                      ;                                                                                                                                                     ;
;  Structure 65                                                                                                                     ; VGA_controller:VGA|h_counter[4]                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 66                      ;                                                                                                                                                     ;
;  Structure 66                                                                                                                     ; VGA_controller:VGA|h_counter[5]                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 67                      ;                                                                                                                                                     ;
;  Structure 67                                                                                                                     ; VGA_controller:VGA|h_counter[6]                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 68                      ;                                                                                                                                                     ;
;  Structure 68                                                                                                                     ; VGA_controller:VGA|h_counter[7]                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 69                      ;                                                                                                                                                     ;
;  Structure 69                                                                                                                     ; VGA_controller:VGA|h_counter[8]                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 70                      ;                                                                                                                                                     ;
;  Structure 70                                                                                                                     ; VGA_controller:VGA|h_counter[9]                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 71                      ;                                                                                                                                                     ;
;  Structure 71                                                                                                                     ; VGA_controller:VGA|v_counter[2]                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 72                      ;                                                                                                                                                     ;
;  Structure 72                                                                                                                     ; VGA_controller:VGA|v_counter[6]                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 73                      ;                                                                                                                                                     ;
;  Structure 73                                                                                                                     ; VGA_controller:VGA|v_counter[8]                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 74                      ;                                                                                                                                                     ;
;  Structure 74                                                                                                                     ; VGA_controller:VGA|v_counter[9]                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 75                      ;                                                                                                                                                     ;
;  Structure 75                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[17]                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 76                      ;                                                                                                                                                     ;
;  Structure 76                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[19]                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 77                      ;                                                                                                                                                     ;
;  Structure 77                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[20]                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 78                      ;                                                                                                                                                     ;
;  Structure 78                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[27]                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 79                      ;                                                                                                                                                     ;
;  Structure 79                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[16]                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 80                      ;                                                                                                                                                     ;
;  Structure 80                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[16]                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 81                      ;                                                                                                                                                     ;
;  Structure 81                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[21]                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 82                      ;                                                                                                                                                     ;
;  Structure 82                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[22]                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 83                      ;                                                                                                                                                     ;
;  Structure 83                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[18]                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 84                      ;                                                                                                                                                     ;
;  Structure 84                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[17]                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 85                      ;                                                                                                                                                     ;
;  Structure 85                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[19]                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 86                      ;                                                                                                                                                     ;
;  Structure 86                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[20]                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 87                      ;                                                                                                                                                     ;
;  Structure 87                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[21]                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 88                      ;                                                                                                                                                     ;
;  Structure 88                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[22]                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 89                      ;                                                                                                                                                     ;
;  Structure 89                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[24]                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 90                      ;                                                                                                                                                     ;
;  Structure 90                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[24]                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 91                      ;                                                                                                                                                     ;
;  Structure 91                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[25]                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 92                      ;                                                                                                                                                     ;
;  Structure 92                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[26]                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 93                      ;                                                                                                                                                     ;
;  Structure 93                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[22]                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 94                      ;                                                                                                                                                     ;
;  Structure 94                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[17]                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 95                      ;                                                                                                                                                     ;
;  Structure 95                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[19]                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 96                      ;                                                                                                                                                     ;
;  Structure 96                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[20]                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 97                      ;                                                                                                                                                     ;
;  Structure 97                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[21]                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 98                      ;                                                                                                                                                     ;
;  Structure 98                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[26]                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 99                      ;                                                                                                                                                     ;
;  Structure 99                                                                                                                     ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[23]                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 100                     ;                                                                                                                                                     ;
;  Structure 100                                                                                                                    ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[24]                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 101                     ;                                                                                                                                                     ;
;  Structure 101                                                                                                                    ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[25]                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 102                     ;                                                                                                                                                     ;
;  Structure 102                                                                                                                    ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[27]                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 103                     ;                                                                                                                                                     ;
;  Structure 103                                                                                                                    ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[25]                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 104                     ;                                                                                                                                                     ;
;  Structure 104                                                                                                                    ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[26]                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 105                     ;                                                                                                                                                     ;
;  Structure 105                                                                                                                    ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA_LOW[10]                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 106                     ;                                                                                                                                                     ;
;  Structure 106                                                                                                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|wait_latency_counter[1] ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 107                     ;                                                                                                                                                     ;
;  Structure 107                                                                                                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|wait_latency_counter[0] ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 108                     ;                                                                                                                                                     ;
;  Structure 108                                                                                                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_multiplexer_avl_agent_rsp_fifo|mem_used[1]                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 109                     ;                                                                                                                                                     ;
;  Structure 109                                                                                                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0]                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 110                     ;                                                                                                                                                     ;
;  Structure 110                                                                                                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[1]                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 111                     ;                                                                                                                                                     ;
;  Structure 111                                                                                                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|last_channel[3]                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 112                     ;                                                                                                                                                     ;
;  Structure 112                                                                                                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[2]                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 113                     ;                                                                                                                                                     ;
;  Structure 113                                                                                                                    ; ECE385:ECE385_sys|ECE385_audio_position_end:vga_background_offset|data_out[8]                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 114                     ;                                                                                                                                                     ;
;  Structure 114                                                                                                                    ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA_LOW[8]                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 115                     ;                                                                                                                                                     ;
;  Structure 115                                                                                                                    ; ECE385:ECE385_sys|ECE385_audio_position_end:vga_background_offset|data_out[6]                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 116                     ;                                                                                                                                                     ;
;  Structure 116                                                                                                                    ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA_LOW[6]                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 117                     ;                                                                                                                                                     ;
;  Structure 117                                                                                                                    ; ECE385:ECE385_sys|ECE385_audio_position_end:vga_background_offset|data_out[5]                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 118                     ;                                                                                                                                                     ;
;  Structure 118                                                                                                                    ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA_LOW[5]                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 119                     ;                                                                                                                                                     ;
;  Structure 119                                                                                                                    ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA_LOW[11]                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 120                     ;                                                                                                                                                     ;
;  Structure 120                                                                                                                    ; ECE385:ECE385_sys|ECE385_audio_position_end:vga_background_offset|data_out[9]                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 121                     ;                                                                                                                                                     ;
;  Structure 121                                                                                                                    ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA_LOW[9]                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 122                     ;                                                                                                                                                     ;
;  Structure 122                                                                                                                    ; ECE385:ECE385_sys|ECE385_audio_position_end:vga_background_offset|data_out[31]                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 123                     ;                                                                                                                                                     ;
;  Structure 123                                                                                                                    ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA_LOW[15]                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 124                     ;                                                                                                                                                     ;
;  Structure 124                                                                                                                    ; ECE385:ECE385_sys|ECE385_audio_position_end:vga_background_offset|data_out[7]                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 125                     ;                                                                                                                                                     ;
;  Structure 125                                                                                                                    ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA_LOW[7]                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 126                     ;                                                                                                                                                     ;
;  Structure 126                                                                                                                    ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA_LOW[13]                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 127                     ;                                                                                                                                                     ;
;  Structure 127                                                                                                                    ; ECE385:ECE385_sys|ECE385_audio_position_end:vga_background_offset|data_out[3]                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 128                     ;                                                                                                                                                     ;
;  Structure 128                                                                                                                    ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA_LOW[3]                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 129                     ;                                                                                                                                                     ;
;  Structure 129                                                                                                                    ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA_LOW[12]                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 130                     ;                                                                                                                                                     ;
;  Structure 130                                                                                                                    ; ECE385:ECE385_sys|ECE385_audio_position_end:vga_background_offset|data_out[2]                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 131                     ;                                                                                                                                                     ;
;  Structure 131                                                                                                                    ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA_LOW[2]                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 132                     ;                                                                                                                                                     ;
;  Structure 132                                                                                                                    ; ECE385:ECE385_sys|ECE385_audio_position_end:vga_background_offset|data_out[1]                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 133                     ;                                                                                                                                                     ;
;  Structure 133                                                                                                                    ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA_LOW[1]                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 134                     ;                                                                                                                                                     ;
;  Structure 134                                                                                                                    ; ECE385:ECE385_sys|ECE385_audio_position_end:vga_background_offset|data_out[0]                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 135                     ;                                                                                                                                                     ;
;  Structure 135                                                                                                                    ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA_LOW[0]                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 136                     ;                                                                                                                                                     ;
;  Structure 136                                                                                                                    ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[18]                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 137                     ;                                                                                                                                                     ;
;  Structure 137                                                                                                                    ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA_LOW[14]                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 138                     ;                                                                                                                                                     ;
;  Structure 138                                                                                                                    ; ECE385:ECE385_sys|ECE385_audio_position_end:vga_background_offset|data_out[4]                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 139                     ;                                                                                                                                                     ;
;  Structure 139                                                                                                                    ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA_LOW[4]                                                                             ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 1             ;                                                                                                                                                     ;
;  Source node(s) from clock "CLOCK_50"                                                                                             ; RESET                                                                                                                                               ;
;  Synchronizer node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[0]" ; eth_mac_1g_rgmii:ETH0|mii_select_reg                                                                                                                ;
;  Synchronizer node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[0]" ; eth_mac_1g_rgmii:ETH0|tx_mii_select_sync[0]                                                                                                         ;
;  Synchronizer node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[0]" ; eth_mac_1g_rgmii:ETH1|mii_select_reg                                                                                                                ;
;  Synchronizer node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[0]" ; eth_mac_1g_rgmii:ETH1|tx_mii_select_sync[0]                                                                                                         ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 2             ;                                                                                                                                                     ;
;  Source node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[3]"       ; VGA_controller:VGA|VGA_VS                                                                                                                           ;
;  Synchronizer node(s) from clock "CLOCK_50"                                                                                       ; ECE385:ECE385_sys|ECE385_io_vga_sync:io_vga_sync|readdata[0]                                                                                        ;
;  Synchronizer node(s) from clock "CLOCK_50"                                                                                       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:io_vga_sync_s1_translator|av_readdata_pre[0]            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 3             ;                                                                                                                                                     ;
;  Source node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_locked"       ; ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|pll_lock_sync                                                         ;
;  Synchronizer node(s) from clock "CLOCK_50"                                                                                       ; ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_stdsync_sv6:stdsync2|ECE385_nios2_pll_dffpipe_l2c:dffpipe3|dffe4a[0]                  ;
;  Synchronizer node(s) from clock "CLOCK_50"                                                                                       ; ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_stdsync_sv6:stdsync2|ECE385_nios2_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Medium Violations                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                                                     ; Name                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                   ; ECE385:ECE385_sys|lantian_mdio:eth0_mdio|LessThan0                                                                                                   ;
;  Gated clock destination node(s) list                                                                                                         ; ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[10]                                                                                   ;
;  Gated clock destination node(s) list                                                                                                         ; ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[8]                                                                                    ;
;  Gated clock destination node(s) list                                                                                                         ; ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[6]                                                                                    ;
;  Gated clock destination node(s) list                                                                                                         ; ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[5]                                                                                    ;
;  Gated clock destination node(s) list                                                                                                         ; ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[11]                                                                                   ;
;  Gated clock destination node(s) list                                                                                                         ; ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[9]                                                                                    ;
;  Gated clock destination node(s) list                                                                                                         ; ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[15]                                                                                   ;
;  Gated clock destination node(s) list                                                                                                         ; ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[7]                                                                                    ;
;  Gated clock destination node(s) list                                                                                                         ; ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[13]                                                                                   ;
;  Gated clock destination node(s) list                                                                                                         ; ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[3]                                                                                    ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                   ; ECE385:ECE385_sys|lantian_mdio:eth1_mdio|LessThan0                                                                                                   ;
;  Gated clock destination node(s) list                                                                                                         ; ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[10]                                                                                   ;
;  Gated clock destination node(s) list                                                                                                         ; ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[8]                                                                                    ;
;  Gated clock destination node(s) list                                                                                                         ; ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[6]                                                                                    ;
;  Gated clock destination node(s) list                                                                                                         ; ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[5]                                                                                    ;
;  Gated clock destination node(s) list                                                                                                         ; ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[11]                                                                                   ;
;  Gated clock destination node(s) list                                                                                                         ; ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[9]                                                                                    ;
;  Gated clock destination node(s) list                                                                                                         ; ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[15]                                                                                   ;
;  Gated clock destination node(s) list                                                                                                         ; ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[7]                                                                                    ;
;  Gated clock destination node(s) list                                                                                                         ; ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[13]                                                                                   ;
;  Gated clock destination node(s) list                                                                                                         ; ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[3]                                                                                    ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                   ; wm8731:wm8731_inst|I2C_SCLK                                                                                                                          ;
;  Gated clock destination node(s) list                                                                                                         ; wm8731:wm8731_inst|word_count[1]                                                                                                                     ;
;  Gated clock destination node(s) list                                                                                                         ; wm8731:wm8731_inst|word_count[0]                                                                                                                     ;
;  Gated clock destination node(s) list                                                                                                         ; wm8731:wm8731_inst|word_count[2]                                                                                                                     ;
;  Gated clock destination node(s) list                                                                                                         ; wm8731:wm8731_inst|word_count[3]                                                                                                                     ;
; Rule C104: Clock signal source should drive only clock input ports                                                                            ; wm8731:wm8731_inst|flag1                                                                                                                             ;
;  Clock ports destination node(s) list                                                                                                         ; wm8731_buffer:wm8731_buf|MEM_ADDR[30]                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                         ; wm8731_buffer:wm8731_buf|MEM_ADDR[31]                                                                                                                ;
;  Clock ports destination node(s) list                                                                                                         ; wm8731_buffer:wm8731_buf|MEM_ADDR[0]                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                         ; wm8731_buffer:wm8731_buf|MEM_ADDR[1]                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                         ; wm8731_buffer:wm8731_buf|MEM_ADDR[2]                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                         ; wm8731_buffer:wm8731_buf|MEM_ADDR[3]                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                         ; wm8731_buffer:wm8731_buf|MEM_ADDR[4]                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                         ; wm8731_buffer:wm8731_buf|MEM_ADDR[5]                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                         ; wm8731_buffer:wm8731_buf|MEM_ADDR[6]                                                                                                                 ;
;  Clock ports destination node(s) list                                                                                                         ; wm8731_buffer:wm8731_buf|MEM_ADDR[7]                                                                                                                 ;
;  Non-clock ports destination node(s) list                                                                                                     ; wm8731:wm8731_inst|flag1~0                                                                                                                           ;
; Rule C104: Clock signal source should drive only clock input ports                                                                            ; wm8731:wm8731_inst|I2C_SCLK                                                                                                                          ;
;  Clock ports destination node(s) list                                                                                                         ; wm8731:wm8731_inst|word_count[1]                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                         ; wm8731:wm8731_inst|word_count[0]                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                         ; wm8731:wm8731_inst|word_count[2]                                                                                                                     ;
;  Clock ports destination node(s) list                                                                                                         ; wm8731:wm8731_inst|word_count[3]                                                                                                                     ;
;  Non-clock ports destination node(s) list                                                                                                     ; wm8731:wm8731_inst|sck0                                                                                                                              ;
;  Non-clock ports destination node(s) list                                                                                                     ; wm8731:wm8731_inst|next_state.b_stop1~0                                                                                                              ;
;  Non-clock ports destination node(s) list                                                                                                     ; wm8731:wm8731_inst|Selector29~0                                                                                                                      ;
;  Non-clock ports destination node(s) list                                                                                                     ; wm8731:wm8731_inst|Selector1~0                                                                                                                       ;
;  Non-clock ports destination node(s) list                                                                                                     ; wm8731:wm8731_inst|Selector0~1                                                                                                                       ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                  ; CLOCK_50                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                       ; RESET                                                                                                                                                ;
;  Positive edge destination node(s) list                                                                                                       ; wm8731:wm8731_inst|state.b_end                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                       ; wm8731:wm8731_inst|state.d_ack                                                                                                                       ;
;  Negative edge destination node(s) list                                                                                                       ; wm8731_buffer:wm8731_buf|MEM_ADDR[29]                                                                                                                ;
;  Negative edge destination node(s) list                                                                                                       ; wm8731_buffer:wm8731_buf|MEM_ADDR[28]                                                                                                                ;
;  Negative edge destination node(s) list                                                                                                       ; wm8731_buffer:wm8731_buf|MEM_ADDR[27]                                                                                                                ;
;  Negative edge destination node(s) list                                                                                                       ; wm8731_buffer:wm8731_buf|MEM_ADDR[26]                                                                                                                ;
;  Negative edge destination node(s) list                                                                                                       ; wm8731_buffer:wm8731_buf|MEM_ADDR[25]                                                                                                                ;
;  Negative edge destination node(s) list                                                                                                       ; wm8731_buffer:wm8731_buf|MEM_ADDR[24]                                                                                                                ;
;  Negative edge destination node(s) list                                                                                                       ; wm8731_buffer:wm8731_buf|MEM_ADDR[23]                                                                                                                ;
;  Negative edge destination node(s) list                                                                                                       ; wm8731_buffer:wm8731_buf|MEM_ADDR[22]                                                                                                                ;
;  Negative edge destination node(s) list                                                                                                       ; wm8731_buffer:wm8731_buf|MEM_ADDR[21]                                                                                                                ;
;  Negative edge destination node(s) list                                                                                                       ; wm8731_buffer:wm8731_buf|MEM_ADDR[20]                                                                                                                ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                  ; wm8731:wm8731_inst|flag1                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                       ; ECE385:ECE385_sys|ECE385_audio_position:audio_position|readdata[30]                                                                                  ;
;  Positive edge destination node(s) list                                                                                                       ; ECE385:ECE385_sys|ECE385_audio_position:audio_position|readdata[31]                                                                                  ;
;  Positive edge destination node(s) list                                                                                                       ; ECE385:ECE385_sys|ECE385_audio_mem:audio_mem|altsyncram:the_altsyncram|altsyncram_ci22:auto_generated|ram_block1a23~portb_address_reg0               ;
;  Positive edge destination node(s) list                                                                                                       ; ECE385:ECE385_sys|ECE385_audio_mem:audio_mem|altsyncram:the_altsyncram|altsyncram_ci22:auto_generated|ram_block1a8~portb_address_reg0                ;
;  Positive edge destination node(s) list                                                                                                       ; ECE385:ECE385_sys|ECE385_audio_mem:audio_mem|altsyncram:the_altsyncram|altsyncram_ci22:auto_generated|ram_block1a10~portb_address_reg0               ;
;  Positive edge destination node(s) list                                                                                                       ; ECE385:ECE385_sys|ECE385_audio_mem:audio_mem|altsyncram:the_altsyncram|altsyncram_ci22:auto_generated|ram_block1a16~portb_address_reg0               ;
;  Positive edge destination node(s) list                                                                                                       ; ECE385:ECE385_sys|ECE385_audio_mem:audio_mem|altsyncram:the_altsyncram|altsyncram_ci22:auto_generated|ram_block1a22~portb_address_reg0               ;
;  Positive edge destination node(s) list                                                                                                       ; ECE385:ECE385_sys|ECE385_audio_mem:audio_mem|altsyncram:the_altsyncram|altsyncram_ci22:auto_generated|ram_block1a24~portb_address_reg0               ;
;  Positive edge destination node(s) list                                                                                                       ; ECE385:ECE385_sys|ECE385_audio_mem:audio_mem|altsyncram:the_altsyncram|altsyncram_ci22:auto_generated|ram_block1a30~portb_address_reg0               ;
;  Positive edge destination node(s) list                                                                                                       ; ECE385:ECE385_sys|ECE385_audio_mem:audio_mem|altsyncram:the_altsyncram|altsyncram_ci22:auto_generated|ram_block1a27~portb_address_reg0               ;
;  Negative edge destination node(s) list                                                                                                       ; wm8731_buffer:wm8731_buf|MEM_ADDR[30]                                                                                                                ;
;  Negative edge destination node(s) list                                                                                                       ; wm8731_buffer:wm8731_buf|MEM_ADDR[31]                                                                                                                ;
;  Negative edge destination node(s) list                                                                                                       ; wm8731_buffer:wm8731_buf|MEM_ADDR[0]                                                                                                                 ;
;  Negative edge destination node(s) list                                                                                                       ; wm8731_buffer:wm8731_buf|MEM_ADDR[1]                                                                                                                 ;
;  Negative edge destination node(s) list                                                                                                       ; wm8731_buffer:wm8731_buf|MEM_ADDR[2]                                                                                                                 ;
;  Negative edge destination node(s) list                                                                                                       ; wm8731_buffer:wm8731_buf|MEM_ADDR[3]                                                                                                                 ;
;  Negative edge destination node(s) list                                                                                                       ; wm8731_buffer:wm8731_buf|MEM_ADDR[4]                                                                                                                 ;
;  Negative edge destination node(s) list                                                                                                       ; wm8731_buffer:wm8731_buf|MEM_ADDR[5]                                                                                                                 ;
;  Negative edge destination node(s) list                                                                                                       ; wm8731_buffer:wm8731_buf|MEM_ADDR[6]                                                                                                                 ;
;  Negative edge destination node(s) list                                                                                                       ; wm8731_buffer:wm8731_buf|MEM_ADDR[7]                                                                                                                 ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                  ; wm8731:wm8731_inst|I2C_SCLK                                                                                                                          ;
;  Positive edge destination node(s) list                                                                                                       ; wm8731:wm8731_inst|state.initialize                                                                                                                  ;
;  Positive edge destination node(s) list                                                                                                       ; wm8731:wm8731_inst|state.b_stop0                                                                                                                     ;
;  Negative edge destination node(s) list                                                                                                       ; wm8731:wm8731_inst|word_count[1]                                                                                                                     ;
;  Negative edge destination node(s) list                                                                                                       ; wm8731:wm8731_inst|word_count[0]                                                                                                                     ;
;  Negative edge destination node(s) list                                                                                                       ; wm8731:wm8731_inst|word_count[2]                                                                                                                     ;
;  Negative edge destination node(s) list                                                                                                       ; wm8731:wm8731_inst|word_count[3]                                                                                                                     ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                     ; RESET                                                                                                                                                ;
;  Reset signal destination node(s) from clock "ENET1_RX_CLK"                                                                                   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[6]                                                                               ;
;  Reset signal destination node(s) from clock "ENET1_RX_CLK"                                                                                   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[7]                                                                                    ;
;  Reset signal destination node(s) from clock "ENET1_RX_CLK"                                                                                   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                            ;
;  Reset signal destination node(s) from clock "ENET1_RX_CLK"                                                                                   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ;
;  Reset signal destination node(s) from clock "ENET1_RX_CLK"                                                                                   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ;
;  Reset signal destination node(s) from clock "ENET1_RX_CLK"                                                                                   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ;
;  Reset signal destination node(s) from clock "ENET1_RX_CLK"                                                                                   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[8]                                                                                    ;
;  Reset signal destination node(s) from clock "ENET1_RX_CLK"                                                                                   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[9]                                                                                    ;
;  Reset signal destination node(s) from clock "ENET1_RX_CLK"                                                                                   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[10]                                                                                   ;
;  Reset signal destination node(s) from clock "ENET1_RX_CLK"                                                                                   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ;
;  Reset signal destination node(s) from clock "ENET0_RX_CLK"                                                                                   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[6]                                                                               ;
;  Reset signal destination node(s) from clock "ENET0_RX_CLK"                                                                                   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[7]                                                                                    ;
;  Reset signal destination node(s) from clock "ENET0_RX_CLK"                                                                                   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                            ;
;  Reset signal destination node(s) from clock "ENET0_RX_CLK"                                                                                   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ;
;  Reset signal destination node(s) from clock "ENET0_RX_CLK"                                                                                   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ;
;  Reset signal destination node(s) from clock "ENET0_RX_CLK"                                                                                   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ;
;  Reset signal destination node(s) from clock "ENET0_RX_CLK"                                                                                   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[8]                                                                                    ;
;  Reset signal destination node(s) from clock "ENET0_RX_CLK"                                                                                   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[9]                                                                                    ;
;  Reset signal destination node(s) from clock "ENET0_RX_CLK"                                                                                   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[10]                                                                                   ;
;  Reset signal destination node(s) from clock "ENET0_RX_CLK"                                                                                   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ;
;  Reset signal destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[0]" ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[10]                                                                             ;
;  Reset signal destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[0]" ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[10]                                                                                  ;
;  Reset signal destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[0]" ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_valid                                                                                       ;
;  Reset signal destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[0]" ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_valid         ;
;  Reset signal destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[0]" ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_valid       ;
;  Reset signal destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[0]" ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0]                                                                                   ;
;  Reset signal destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[0]" ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[1]                                                                                   ;
;  Reset signal destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[0]" ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[2]                                                                                   ;
;  Reset signal destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[0]" ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[3]                                                                                   ;
;  Reset signal destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[0]" ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_endofpacket ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                     ; ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|prev_reset                                                                                              ;
;  Reset signal destination node(s) from clock "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_locked" ; ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|pll_lock_sync                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Information only Violations                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule name                                                        ; Name                                                                                                                                                                                                                                                                                                                                                                        ; Fan-Out ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_controller:VGA|Add0~0                                                                                                                                                                                                                                                                                                                                                   ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; RESET                                                                                                                                                                                                                                                                                                                                                                       ; 893     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[0]                                                                                                                                                                                                                                                                              ; 602     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]                                                                                                                                                                                                                                                                              ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[140].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|src_data[38]                                                                                                                                                                                                                                                      ; 320     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2]                                                                                                                                                                                                                                                    ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                      ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[14]                                                                                                                                                                                                                                                                                              ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                             ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_dma_m_read_agent|hold_waitrequest                                                                                                                                                                                                                                             ; 227     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                 ; 3200    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_008|saved_grant[0]                                                                                                                                                                                                                                                    ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                                        ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                     ; 405     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_sysclk:the_ECE385_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe                                         ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                        ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                ; 269     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                                                                                                ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                         ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                         ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                    ; 109     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                 ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                          ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[14]                                                                                                                                                                                                                                                                                  ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux_002|saved_grant[0]                                                                                                                                                                                                                                                    ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                                                                                                                                                     ; 1605    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; RESET_USB                                                                                                                                                                                                                                                                                                                                                                   ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                            ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_keycode_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                             ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_src1~1                                                                                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[15]                                                                                                                                                                                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                   ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                             ; 520     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[2]                                                                                                                                                      ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:usb_nios2_cpu_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                    ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[0]                                                                                                                                                      ; 198     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[1]                                                                                                                                                      ; 221     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[3]                                                                                                                                                      ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_alu_sub                                                                                                                                                                                                                                                                                 ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[26]                                                                                                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|address[8]                                                                                                                                                                                                      ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[25]                                                                                                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[31]                                                                                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux_003|src_data[49]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux_003|saved_grant[0]                                                                                                                                                                                                                                                    ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[4]                                                                                                                                                                                                                                                                           ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_ctrl_shift_rot_right                                                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[3]                                                                                                                                                      ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                              ; 523     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[1]                                                                                                                                                      ; 223     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[0]                                                                                                                                                      ; 198     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[2]                                                                                                                                                      ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[24]                                                                                                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux_003|src_data[48]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_nios2_ocimem:the_ECE385_usb_nios2_cpu_cpu_nios2_ocimem|ociram_reset_req                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_nios2_ocimem:the_ECE385_usb_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access                                                                                                                 ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_sysclk:the_ECE385_usb_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe     ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:ECE385_usb_nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0                               ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                                              ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                              ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:ECE385_usb_nios2_cpu_cpu_debug_slave_phy|virtual_state_cdr~0                               ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_nios2_ocimem:the_ECE385_usb_nios2_cpu_cpu_nios2_ocimem|MonDReg[31]~9                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_nios2_ocimem:the_ECE385_usb_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~10                                                                                                                   ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_nios2_ocimem:the_ECE385_usb_nios2_cpu_cpu_nios2_ocimem|ociram_addr[7]~7                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[30]                                                                                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_nios2_ocimem:the_ECE385_usb_nios2_cpu_cpu_nios2_ocimem|ociram_addr[6]~6                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[29]                                                                                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux_003|src_data[47]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux_003|src_data[46]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux_003|src_data[45]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[9]                                                                                                                                                                                                                                                                           ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[28]                                                                                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_nios2_ocimem:the_ECE385_usb_nios2_cpu_cpu_nios2_ocimem|ociram_addr[5]~5                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[7]                                                                                                                                                                                                                                                                           ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_ctrl_logic                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_nios2_ocimem:the_ECE385_usb_nios2_cpu_cpu_nios2_ocimem|ociram_addr[4]~4                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[23]                                                                                                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_nios2_ocimem:the_ECE385_usb_nios2_cpu_cpu_nios2_ocimem|ociram_addr[3]~3                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_nios2_ocimem:the_ECE385_usb_nios2_cpu_cpu_nios2_ocimem|ociram_addr[2]~2                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_nios2_ocimem:the_ECE385_usb_nios2_cpu_cpu_nios2_ocimem|ociram_addr[1]~1                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[3]                                                                                                                                                                                                                                                                           ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_nios2_ocimem:the_ECE385_usb_nios2_cpu_cpu_nios2_ocimem|ociram_addr[0]~0                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[22]                                                                                                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                                                                                                           ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                                                                                                                           ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                                                                                                                           ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                                                                                                           ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                                           ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux_003|src_data[44]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[8]                                                                                                                                                                                                                                                                           ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_logic_op[0]                                                                                                                                                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_logic_op[1]                                                                                                                                                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux_003|src_data[43]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux_003|src_data[42]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[6]                                                                                                                                                                                                                                                                           ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux_003|src_data[41]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[5]                                                                                                                                                                                                                                                                           ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_ctrl_ld                                                                                                                                                                                                                                                                                 ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                                                           ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[27]                                                                                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                       ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|byteenable_gen_which_resides_within_ECE385_nios2_dma:the_byteenable_gen_which_resides_within_ECE385_nios2_dma|thirty_two_bit_byteenable_FSM_which_resides_within_ECE385_nios2_dma:the_thirty_two_bit_byteenable_FSM|waitrequest_out~1                                    ; 76      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_020|saved_grant[2]                                                                                                                                                                                                                                                    ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[7]                                                                                                                                                                                                                                                       ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_grabber:the_ECE385_nios2_dma_command_grabber|command_valid                                                                                                                                                                                                                                            ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|ram_read_address[0]~0                                                                                                                                        ; 75      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|valid_rreq                                                                                                                                                   ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|valid_wreq                                                                                                                                                   ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_rsp_demux:rsp_demux|src4_valid                                                                                                                                                                                                                                                        ; 222     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|comb~1                                                                                                                                                                                                                                                                                                                     ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|descriptor_read_read                                                                                                                             ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|comb~2                                                                                                                                                                                                                                                                                                                     ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|descriptor_read_read                                                                                                                                         ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|comb~3                                                                                                                                                                                                                                                                                                                         ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|comb~2                                                                                                                                                                                                                                                                                                                         ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|saved_grant[9]                                                                                                                                                                                                                                                        ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|reset_n                                                                                                                                                                                                                                                                                                                        ; 1339    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|control_status_slave_which_resides_within_ECE385_nios2_dma:the_control_status_slave_which_resides_within_ECE385_nios2_dma|clear_run~2                                                                                                                                        ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[5]                                                                                                                                                                                                                                                                                       ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                            ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_src1~1                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[15]                                                                                                                                                                                                                                                                                              ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux_011:rsp_demux_014|src3_valid                                                                                                                                                                                                                                                ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_014|saved_grant[0]                                                                                                                                                                                                                                                ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[6]                                                                                                                                                                                                                                                                                       ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|address[8]                                                                                                                                                                                                                          ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_alu_sub                                                                                                                                                                                                                                                                                             ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|has_pending_responses                                                                                                                                                                                                                                   ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[5]                                                                                                                                                                                                                                                          ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|Equal2~1                                                                                                                                                                                                                                                                   ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_read                                                                                                                                                                                                                                                                ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[8]                                                                                                                                                                                                                                                          ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|cntr_snb:wr_ptr|counter_reg_bit[0]                                                                                                                           ; 75      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|always10~0                                                                                                                                                   ; 112     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|run_rising_edge_in~0                                                                                                                                         ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|delayed_run                                                                                                                                                  ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|control_status_slave_which_resides_within_ECE385_nios2_dma:the_control_status_slave_which_resides_within_ECE385_nios2_dma|run~0                                                                                                                                              ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_dma_csr_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                              ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[7]                                                                                                                                                                                                                                                                                       ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_ocimem:the_ECE385_nios2_cpu_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_ocimem:the_ECE385_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access                                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:ECE385_nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0                                                               ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                              ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                              ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:ECE385_nios2_cpu_cpu_debug_slave_phy|virtual_state_cdr~0                                                               ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_011|saved_grant[0]                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|control_status_slave_which_resides_within_ECE385_nios2_dma:the_control_status_slave_which_resides_within_ECE385_nios2_dma|pollen_clear_run~0                                                                                                                                 ; 113     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[5]                                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[26]                                                                                                                                                                                                                                                                                              ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_onchip_mem:nios2_onchip_mem|altsyncram:the_altsyncram|altsyncram_bv42:auto_generated|address_reg_a[2]                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|save_dest_id~0                                                                                                                                                                                                                                          ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[6]                                                                                                                                                                                                                                                          ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_onchip_mem:nios2_onchip_mem|altsyncram:the_altsyncram|altsyncram_bv42:auto_generated|address_reg_b[2]                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_grabber:the_ECE385_eth0_rx_dma_command_grabber|command_valid                                                                                                                                                                                                                                    ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|valid_wreq                                                                                                                                         ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|valid_rreq                                                                                                                                         ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_rsp_demux:rsp_demux|src2_valid                                                                                                                                                                                                                                                        ; 146     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|descriptor_read_read                                                                                                                             ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|comb~2                                                                                                                                                                                                                                                                                                                     ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|comb~0                                                                                                                                                                                                                                                                                                                     ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|saved_grant[7]                                                                                                                                                                                                                                                        ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|reset_n                                                                                                                                                                                                                                                                                                                    ; 716     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|control_status_slave_which_resides_within_ECE385_eth0_rx_dma:the_control_status_slave_which_resides_within_ECE385_eth0_rx_dma|control_reg_en~1                                                                                                                       ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_008|saved_grant[2]                                                                                                                                                                                                                                                    ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[14]                                                                                                                                                                                                                                                         ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|src_data[33]                                                                                                                                                                                                                                                          ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|saved_grant[8]                                                                                                                                                                                                                                                        ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|comb~0                                                                                                                                                                                                                                                                                                                     ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|descriptor_read_read                                                                                                                             ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|comb~1                                                                                                                                                                                                                                                                                                                     ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_rsp_demux:rsp_demux|src3_valid                                                                                                                                                                                                                                                        ; 125     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|descriptor_read_read                                                                                                                             ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|comb~1                                                                                                                                                                                                                                                                                                                     ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|comb~0                                                                                                                                                                                                                                                                                                                     ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|saved_grant[6]                                                                                                                                                                                                                                                        ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|reset_n                                                                                                                                                                                                                                                                                                                    ; 757     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|control_status_slave_which_resides_within_ECE385_eth0_tx_dma:the_control_status_slave_which_resides_within_ECE385_eth0_tx_dma|control_reg_en~1                                                                                                                       ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|src_data[50]                                                                                                                                                                                                                                                          ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|ram_read_address[0]~0                                                                                                                              ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|cntr_snb:wr_ptr|counter_reg_bit[0]                                                                                                                 ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|always10~0                                                                                                                                       ; 74      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|control_status_slave_which_resides_within_ECE385_eth0_rx_dma:the_control_status_slave_which_resides_within_ECE385_eth0_rx_dma|pollen_clear_run~0                                                                                                                     ; 75      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_rx_barrel:the_ECE385_nios2_dma_rx_barrel|pipeline_valid                                                                                                                                                                                                                                                       ; 95      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|valid_rreq~1                                                                                                                                                     ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_write                                                                                                                                                                                                                                                            ; 74      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|src_data[32]                                                                                                                                                                                                                                                          ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|control_status_slave_which_resides_within_ECE385_eth0_rx_dma:the_control_status_slave_which_resides_within_ECE385_eth0_rx_dma|run~1                                                                                                                                  ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|ram_read_address[1]~1                                                                                                                                            ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_rx_barrel:the_ECE385_nios2_dma_rx_barrel|out_eop                                                                                                                                                                                                                                                              ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|ram_read_address[0]~0                                                                                                                                            ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[1]                                                                                                                               ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|transmitted_sop_int~1                                                                                                                                                                                                                                                ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|pipeline_valid~0                                                                                                                                                                                                                                                     ; 107     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[4]                                                                                                                                                                                                                                                          ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|src_data[49]                                                                                                                                                                                                                                                          ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|delayed_run                                                                                                                                      ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|src_data[48]                                                                                                                                                                                                                                                          ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|src_data[47]                                                                                                                                                                                                                                                          ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|src_data[46]                                                                                                                                                                                                                                                          ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|src_data[45]                                                                                                                                                                                                                                                          ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|src_data[44]                                                                                                                                                                                                                                                          ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|src_data[43]                                                                                                                                                                                                                                                          ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|src_data[42]                                                                                                                                                                                                                                                          ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|comb~1                                                                                                                                                                                                                                                                                                                     ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_grabber:the_ECE385_eth0_rx_dma_command_grabber|command_valid                                                                                                                                                                                                                                    ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|valid_wreq                                                                                                                                         ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|valid_rreq                                                                                                                                         ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_rsp_demux:rsp_demux|src0_valid                                                                                                                                                                                                                                                        ; 147     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|saved_grant[5]                                                                                                                                                                                                                                                        ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|comb~0                                                                                                                                                                                                                                                                                                                     ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|reset_n                                                                                                                                                                                                                                                                                                                    ; 716     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|control_status_slave_which_resides_within_ECE385_eth0_rx_dma:the_control_status_slave_which_resides_within_ECE385_eth0_rx_dma|control_reg_en~1                                                                                                                       ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_006|src_data[41]                                                                                                                                                                                                                                                      ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[2]                                                                                                                                                                                                                                                    ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_006|saved_grant[0]                                                                                                                                                                                                                                                    ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|src_data[41]                                                                                                                                                                                                                                                          ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|src_data[40]                                                                                                                                                                                                                                                          ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|ram_read_address[0]~0                                                                                                                              ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|cntr_snb:wr_ptr|counter_reg_bit[0]                                                                                                                 ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|always10~0                                                                                                                                       ; 74      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|control_status_slave_which_resides_within_ECE385_eth0_rx_dma:the_control_status_slave_which_resides_within_ECE385_eth0_rx_dma|pollen_clear_run~0                                                                                                                     ; 75      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|cntr_tnb:wr_ptr|counter_reg_bit[0]                                                                                                                               ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_readfifo:the_ECE385_nios2_dma_m_readfifo|ECE385_nios2_dma_m_readfifo_m_readfifo:the_ECE385_nios2_dma_m_readfifo_m_readfifo|scfifo:ECE385_nios2_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_fv31:auto_generated|a_dpfifo_m541:dpfifo|ram_read_address[5]~5                                                   ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_readfifo:the_ECE385_nios2_dma_m_readfifo|ECE385_nios2_dma_m_readfifo_m_readfifo:the_ECE385_nios2_dma_m_readfifo_m_readfifo|scfifo:ECE385_nios2_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_fv31:auto_generated|a_dpfifo_m541:dpfifo|valid_rreq                                                              ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_readfifo:the_ECE385_nios2_dma_m_readfifo|ECE385_nios2_dma_m_readfifo_m_readfifo:the_ECE385_nios2_dma_m_readfifo_m_readfifo|scfifo:ECE385_nios2_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_fv31:auto_generated|a_dpfifo_m541:dpfifo|ram_read_address[4]~4                                                   ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_readfifo:the_ECE385_nios2_dma_m_readfifo|ECE385_nios2_dma_m_readfifo_m_readfifo:the_ECE385_nios2_dma_m_readfifo_m_readfifo|scfifo:ECE385_nios2_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_fv31:auto_generated|a_dpfifo_m541:dpfifo|ram_read_address[3]~3                                                   ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_readfifo:the_ECE385_nios2_dma_m_readfifo|ECE385_nios2_dma_m_readfifo_m_readfifo:the_ECE385_nios2_dma_m_readfifo_m_readfifo|scfifo:ECE385_nios2_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_fv31:auto_generated|a_dpfifo_m541:dpfifo|ram_read_address[2]~2                                                   ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_readfifo:the_ECE385_nios2_dma_m_readfifo|ECE385_nios2_dma_m_readfifo_m_readfifo:the_ECE385_nios2_dma_m_readfifo_m_readfifo|scfifo:ECE385_nios2_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_fv31:auto_generated|a_dpfifo_m541:dpfifo|ram_read_address[1]~1                                                   ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_readfifo:the_ECE385_nios2_dma_m_readfifo|ECE385_nios2_dma_m_readfifo_m_readfifo:the_ECE385_nios2_dma_m_readfifo_m_readfifo|scfifo:ECE385_nios2_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_fv31:auto_generated|a_dpfifo_m541:dpfifo|ram_read_address[0]~0                                                   ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_readfifo:the_ECE385_nios2_dma_m_readfifo|ECE385_nios2_dma_m_readfifo_m_readfifo:the_ECE385_nios2_dma_m_readfifo_m_readfifo|scfifo:ECE385_nios2_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_fv31:auto_generated|a_dpfifo_m541:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                      ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_readfifo:the_ECE385_nios2_dma_m_readfifo|ECE385_nios2_dma_m_readfifo_m_readfifo:the_ECE385_nios2_dma_m_readfifo_m_readfifo|scfifo:ECE385_nios2_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_fv31:auto_generated|a_dpfifo_m541:dpfifo|valid_wreq                                                              ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_readfifo:the_ECE385_nios2_dma_m_readfifo|ECE385_nios2_dma_m_readfifo_m_readfifo:the_ECE385_nios2_dma_m_readfifo_m_readfifo|scfifo:ECE385_nios2_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_fv31:auto_generated|a_dpfifo_m541:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                      ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_readfifo:the_ECE385_nios2_dma_m_readfifo|ECE385_nios2_dma_m_readfifo_m_readfifo:the_ECE385_nios2_dma_m_readfifo_m_readfifo|scfifo:ECE385_nios2_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_fv31:auto_generated|a_dpfifo_m541:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                      ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_readfifo:the_ECE385_nios2_dma_m_readfifo|ECE385_nios2_dma_m_readfifo_m_readfifo:the_ECE385_nios2_dma_m_readfifo_m_readfifo|scfifo:ECE385_nios2_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_fv31:auto_generated|a_dpfifo_m541:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                      ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_readfifo:the_ECE385_nios2_dma_m_readfifo|ECE385_nios2_dma_m_readfifo_m_readfifo:the_ECE385_nios2_dma_m_readfifo_m_readfifo|scfifo:ECE385_nios2_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_fv31:auto_generated|a_dpfifo_m541:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                      ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_readfifo:the_ECE385_nios2_dma_m_readfifo|ECE385_nios2_dma_m_readfifo_m_readfifo:the_ECE385_nios2_dma_m_readfifo_m_readfifo|scfifo:ECE385_nios2_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_fv31:auto_generated|a_dpfifo_m541:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                      ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_audio_position:audio_position|Equal0~0                                                                                                                                                                                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[2]                                                                                                                                                                                                                                                          ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|src_data[35]                                                                                                                                                                                                                                                          ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|control_status_slave_which_resides_within_ECE385_eth0_rx_dma:the_control_status_slave_which_resides_within_ECE385_eth0_rx_dma|run~1                                                                                                                                  ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[25]                                                                                                                                                                                                                                                                                              ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_011|saved_grant[2]                                                                                                                                                                                                                                                ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[6]                                                                                                                                                                                                                                                       ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[4]                                                                                                                                                                                                                                                       ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|src_data[39]                                                                                                                                                                                                                                                          ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|src_data[38]                                                                                                                                                                                                                                                          ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|delayed_run                                                                                                                                      ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_read:the_ECE385_eth0_tx_dma_m_read|Equal1~1                                                                                                                                                                                                                                                           ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_grabber:the_ECE385_eth0_tx_dma_command_grabber|command_valid                                                                                                                                                                                                                                    ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|valid_wreq                                                                                                                                         ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|valid_rreq                                                                                                                                         ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_rsp_demux:rsp_demux|src1_valid                                                                                                                                                                                                                                                        ; 125     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|always10~0                                                                                                                                       ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|run_rising_edge_in~0                                                                                                                             ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|delayed_run                                                                                                                                      ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|control_status_slave_which_resides_within_ECE385_eth0_tx_dma:the_control_status_slave_which_resides_within_ECE385_eth0_tx_dma|run~0                                                                                                                                  ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_007|saved_grant[0]                                                                                                                                                                                                                                                    ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_dma_m_write_agent|cp_valid                                                                                                                                                                                                                                                    ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                               ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_rx_barrel:the_ECE385_nios2_dma_rx_barrel|sop_leveltwo                                                                                                                                                                                                                                                         ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|shift_reg[0]                                                                                                                                                                                                                                                         ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|shift_reg[1]                                                                                                                                                                                                                                                         ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux_017:rsp_demux_024|src1_valid~0                                                                                                                                                                                                                                              ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_017:cmd_mux_024|saved_grant[0]                                                                                                                                                                                                                                                ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[24]                                                                                                                                                                                                                                                                                              ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_ocimem:the_ECE385_nios2_cpu_cpu_nios2_ocimem|ociram_addr[7]~7                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|rx_shift[1]                                                                                                                                                                                                                                                              ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|rx_shift[0]                                                                                                                                                                                                                                                              ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[31]                                                                                                                                                                                                                                                                                              ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_ocimem:the_ECE385_nios2_cpu_cpu_nios2_ocimem|ociram_addr[6]~6                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[30]                                                                                                                                                                                                                                                                                              ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|src_data[35]                                                                                                                                                                                                                                                  ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|saved_grant[2]                                                                                                                                                                                                                                                ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|reset_n                                                                                                                                                                                                                                                                                                                    ; 757     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|control_status_slave_which_resides_within_ECE385_eth1_tx_dma:the_control_status_slave_which_resides_within_ECE385_eth1_tx_dma|control_reg_en~1                                                                                                                       ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[2]                                                                                                                                                                                                                                                    ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[3]                                                                                                                                                                                                                                                          ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|src_data[34]                                                                                                                                                                                                                                                          ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|always0~0                                                                                                                                                                                                                                                                                   ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_next~0                                                                                                                                                                                                                                                                         ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ~GND                                                                                                                                                                                                                                                                                                                                                                        ; 338     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|always0~0                                                                                                                                                                                                                                                                                   ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_next~0                                                                                                                                                                                                                                                                         ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|ram_read_address[0]~0                                                                                                                              ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|cntr_snb:wr_ptr|counter_reg_bit[0]                                                                                                                 ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|control_status_slave_which_resides_within_ECE385_eth0_tx_dma:the_control_status_slave_which_resides_within_ECE385_eth0_tx_dma|pollen_clear_run~0                                                                                                                     ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_007|saved_grant[2]                                                                                                                                                                                                                                                    ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[23]                                                                                                                                                                                                                                                                                              ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|src_data[34]                                                                                                                                                                                                                                                  ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|saved_grant[0]                                                                                                                                                                                                                                                ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[22]                                                                                                                                                                                                                                                                                              ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|src_data[50]                                                                                                                                                                                                                                                  ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator|uav_read                                                                                                                                                                                                                                      ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator|uav_write~0                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|src_data[49]                                                                                                                                                                                                                                                  ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|src_data[48]                                                                                                                                                                                                                                                  ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|src_data[47]                                                                                                                                                                                                                                                  ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|src_data[46]                                                                                                                                                                                                                                                  ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[29]                                                                                                                                                                                                                                                                                              ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_ocimem:the_ECE385_nios2_cpu_cpu_nios2_ocimem|ociram_addr[5]~5                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent|cp_valid~0                                                                                                                                                                                                                                              ; 95      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[28]                                                                                                                                                                                                                                                                                              ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|src_data[45]                                                                                                                                                                                                                                                  ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|src_data[44]                                                                                                                                                                                                                                                  ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[8]                                                                                                                                                                                                                                                                                       ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_shift_rot_right                                                                                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_ocimem:the_ECE385_nios2_cpu_cpu_nios2_ocimem|ociram_addr[4]~4                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_ocimem:the_ECE385_nios2_cpu_cpu_nios2_ocimem|ociram_addr[3]~3                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_ocimem:the_ECE385_nios2_cpu_cpu_nios2_ocimem|ociram_addr[2]~2                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_ocimem:the_ECE385_nios2_cpu_cpu_nios2_ocimem|ociram_addr[1]~1                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_grabber:the_ECE385_eth1_tx_dma_command_grabber|command_valid                                                                                                                                                                                                                                    ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|valid_wreq                                                                                                                                         ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|valid_rreq                                                                                                                                         ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|ram_read_address[0]~0                                                                                                                              ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|cntr_snb:wr_ptr|counter_reg_bit[0]                                                                                                                 ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|always10~0                                                                                                                                       ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|control_status_slave_which_resides_within_ECE385_eth1_tx_dma:the_control_status_slave_which_resides_within_ECE385_eth1_tx_dma|pollen_clear_run~0                                                                                                                     ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_009|saved_grant[0]                                                                                                                                                                                                                                                    ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                                                                                                                       ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_ocimem:the_ECE385_nios2_cpu_cpu_nios2_ocimem|ociram_addr[0]~0                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[2]                                                                                                                                                                                                                                                                                       ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_read:the_ECE385_eth1_tx_dma_m_read|Equal1~1                                                                                                                                                                                                                                                           ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|control_status_slave_which_resides_within_ECE385_eth1_tx_dma:the_control_status_slave_which_resides_within_ECE385_eth1_tx_dma|run~0                                                                                                                                  ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; wm8731_buffer:wm8731_buf|MEM_ADDR~54                                                                                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; wm8731_buffer:wm8731_buf|MEM_ADDR[0]                                                                                                                                                                                                                                                                                                                                        ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; wm8731:wm8731_inst|flag1                                                                                                                                                                                                                                                                                                                                                    ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; wm8731:wm8731_inst|Bcount~0                                                                                                                                                                                                                                                                                                                                                 ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; wm8731_buffer:wm8731_buf|MEM_ADDR[1]                                                                                                                                                                                                                                                                                                                                        ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; wm8731_buffer:wm8731_buf|MEM_ADDR[2]                                                                                                                                                                                                                                                                                                                                        ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; wm8731_buffer:wm8731_buf|MEM_ADDR[3]                                                                                                                                                                                                                                                                                                                                        ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; wm8731_buffer:wm8731_buf|MEM_ADDR[4]                                                                                                                                                                                                                                                                                                                                        ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; wm8731_buffer:wm8731_buf|MEM_ADDR[5]                                                                                                                                                                                                                                                                                                                                        ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; wm8731_buffer:wm8731_buf|MEM_ADDR[6]                                                                                                                                                                                                                                                                                                                                        ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; wm8731_buffer:wm8731_buf|MEM_ADDR[7]                                                                                                                                                                                                                                                                                                                                        ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; wm8731_buffer:wm8731_buf|MEM_ADDR[8]                                                                                                                                                                                                                                                                                                                                        ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; wm8731_buffer:wm8731_buf|MEM_ADDR[9]                                                                                                                                                                                                                                                                                                                                        ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; wm8731_buffer:wm8731_buf|MEM_ADDR[10]                                                                                                                                                                                                                                                                                                                                       ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; wm8731_buffer:wm8731_buf|MEM_ADDR[11]                                                                                                                                                                                                                                                                                                                                       ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_audio_position_end:audio_position_end|always0~2                                                                                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_031|saved_grant[2]                                                                                                                                                                                                                                                    ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[4]                                                                                                                                                                                                                                                                                       ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                                                                                                                                       ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_vga_sprite_5:vga_sprite_5|altsyncram:the_altsyncram|altsyncram_4q22:auto_generated|address_reg_a[0]                                                                                                                                                                                                                                                ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_027|saved_grant[2]                                                                                                                                                                                                                                                    ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state~0                                                                                                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state~0                                                                                                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|src_data[43]                                                                                                                                                                                                                                                  ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|src_data[42]                                                                                                                                                                                                                                                  ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|src_data[41]                                                                                                                                                                                                                                                  ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[5]                                                                                                                                                                                                                                                       ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|src_data[40]                                                                                                                                                                                                                                                  ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|src_data[39]                                                                                                                                                                                                                                                  ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[3]                                                                                                                                                                                                                                                       ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[3]                                                                                                                                                                                                                                                                                       ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_logic                                                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_logic_op[0]                                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                                                                                                                                       ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                                                                                                                       ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_ocimem:the_ECE385_nios2_cpu_cpu_nios2_ocimem|MonDReg[31]~11                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_sysclk:the_ECE385_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_ocimem:the_ECE385_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_ocimem:the_ECE385_nios2_cpu_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                                              ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                                                       ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_sysid_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                        ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_vga_sprite_6:vga_sprite_6|altsyncram:the_altsyncram|altsyncram_5q22:auto_generated|address_reg_a[0]                                                                                                                                                                                                                                                ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_028|saved_grant[2]                                                                                                                                                                                                                                                    ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_028|saved_grant[0]                                                                                                                                                                                                                                                    ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[6].VGA_sprite_instance|Add4~29                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[25].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|src_data[39]                                                                                                                                                                                                                                                      ; 1163    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0]                                                                                                                                                                                                                                                    ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|src_data[40]                                                                                                                                                                                                                                                      ; 1170    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|src_data[41]                                                                                                                                                                                                                                                      ; 1170    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|src_data[42]                                                                                                                                                                                                                                                      ; 1177    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|Equal0~15                                                                                                                                                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|src_data[43]                                                                                                                                                                                                                                                      ; 1167    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|src_data[44]                                                                                                                                                                                                                                                      ; 1167    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|src_data[45]                                                                                                                                                                                                                                                      ; 1170    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[115].entity_register|Dout~24                                                                                                                                                                                                                                                                       ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_vga_sprite_7:vga_sprite_7|altsyncram:the_altsyncram|altsyncram_6q22:auto_generated|address_reg_a[0]                                                                                                                                                                                                                                                ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_029|saved_grant[2]                                                                                                                                                                                                                                                    ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_029|saved_grant[0]                                                                                                                                                                                                                                                    ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[7].VGA_sprite_instance|Add4~29                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[29].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_controller:VGA|DrawY[0]~9                                                                                                                                                                                                                                                                                                                                               ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_controller:VGA|Add0~2                                                                                                                                                                                                                                                                                                                                                   ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_controller:VGA|Add0~4                                                                                                                                                                                                                                                                                                                                                   ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_controller:VGA|Add0~6                                                                                                                                                                                                                                                                                                                                                   ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_controller:VGA|Add0~8                                                                                                                                                                                                                                                                                                                                                   ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_controller:VGA|Add0~12                                                                                                                                                                                                                                                                                                                                                  ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_controller:VGA|Add0~14                                                                                                                                                                                                                                                                                                                                                  ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_controller:VGA|DrawX[8]~1                                                                                                                                                                                                                                                                                                                                               ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_controller:VGA|DrawX[9]~0                                                                                                                                                                                                                                                                                                                                               ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_controller:VGA|DrawY[2]~7                                                                                                                                                                                                                                                                                                                                               ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_controller:VGA|DrawY[3]~6                                                                                                                                                                                                                                                                                                                                               ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_controller:VGA|DrawY[9]~3                                                                                                                                                                                                                                                                                                                                               ; 95      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[115].entity_register|Dout~14                                                                                                                                                                                                                                                                       ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_controller:VGA|DrawY[1]~8                                                                                                                                                                                                                                                                                                                                               ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[115].entity_register|Dout~16                                                                                                                                                                                                                                                                       ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[115].entity_register|Dout~18                                                                                                                                                                                                                                                                       ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|control_status_slave_which_resides_within_ECE385_nios2_dma:the_control_status_slave_which_resides_within_ECE385_nios2_dma|Mux29~0                                                                                                                                            ; 97      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[6].VGA_sprite_instance|Add4~26                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[24].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[115].entity_register|Dout~20                                                                                                                                                                                                                                                                       ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[7].VGA_sprite_instance|Add4~26                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[28].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[115].entity_register|Dout~10                                                                                                                                                                                                                                                                       ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[7].VGA_sprite_instance|Add4~23                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[115].entity_register|Dout~6                                                                                                                                                                                                                                                                        ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[5].VGA_sprite_instance|Add4~29                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[21].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_controller:VGA|DrawY[4]~5                                                                                                                                                                                                                                                                                                                                               ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_controller:VGA|DrawY[5]~4                                                                                                                                                                                                                                                                                                                                               ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[115].entity_register|Dout~12                                                                                                                                                                                                                                                                       ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[7].VGA_sprite_instance|Add4~20                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[27].entity_register|Dout~1                                                                                                                                                                                                                                                                         ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[174].entity_register|Dout~2                                                                                                                                                                                                                                                                        ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[7].VGA_sprite_instance|Add4~17                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_controller:VGA|DrawX[5]~2                                                                                                                                                                                                                                                                                                                                               ; 80      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[31].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[116].entity_register|Dout~1                                                                                                                                                                                                                                                                        ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_controller:VGA|DrawY[7]~2                                                                                                                                                                                                                                                                                                                                               ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_controller:VGA|DrawY[8]~1                                                                                                                                                                                                                                                                                                                                               ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_controller:VGA|DrawY[6]~0                                                                                                                                                                                                                                                                                                                                               ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[7].VGA_sprite_instance|Add4~14                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[30].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[116].entity_register|Dout~5                                                                                                                                                                                                                                                                        ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[7].VGA_sprite_instance|Add4~11                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[7].VGA_sprite_instance|Add4~8                                                                                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[7].VGA_sprite_instance|Add4~5                                                                                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[7].VGA_sprite_instance|Add4~2                                                                                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_029|src_data[46]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_029|src_data[45]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_029|src_data[44]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_029|src_data[43]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_029|src_data[42]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_029|src_data[41]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_029|src_data[40]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_029|src_data[39]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_029|src_data[38]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[27]                                                                                                                                                                                                                                                                                              ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|src_data[38]                                                                                                                                                                                                                                                  ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[6].VGA_sprite_instance|Add4~23                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[115].entity_register|Dout~4                                                                                                                                                                                                                                                                        ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                             ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_logic_op[1]                                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_ld                                                                                                                                                                                                                                                                                             ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                                                                       ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[2]                                                                                                                                                                                                                                                                                        ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux:rsp_demux_029|src1_valid~0                                                                                                                                                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[5].VGA_sprite_instance|Add4~26                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[20].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[115].entity_register|Dout~8                                                                                                                                                                                                                                                                        ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[6].VGA_sprite_instance|Add4~20                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[27].entity_register|Dout~8                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[116].entity_register|Dout~3                                                                                                                                                                                                                                                                        ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[115].entity_register|Dout~22                                                                                                                                                                                                                                                                       ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[5].VGA_sprite_instance|Add4~23                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[115].entity_register|Dout~1                                                                                                                                                                                                                                                                        ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                   ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_vga_sprite_3:vga_sprite_3|altsyncram:the_altsyncram|altsyncram_2q22:auto_generated|address_reg_a[0]                                                                                                                                                                                                                                                ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[3].VGA_sprite_instance|Add4~29                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[13].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[14].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[12].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[27].entity_register|Dout~3                                                                                                                                                                                                                                                                         ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[27].entity_register|Dout~5                                                                                                                                                                                                                                                                         ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[6].VGA_sprite_instance|Add4~17                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[26].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[6].VGA_sprite_instance|Add4~14                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[6].VGA_sprite_instance|Add4~11                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[6].VGA_sprite_instance|Add4~8                                                                                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[6].VGA_sprite_instance|Add4~5                                                                                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[6].VGA_sprite_instance|Add4~2                                                                                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_028|src_data[46]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_028|src_data[45]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_028|src_data[44]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_028|src_data[43]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_028|src_data[42]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_028|src_data[41]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_028|src_data[40]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_028|src_data[39]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_028|src_data[38]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[0]                                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux:rsp_demux_028|src1_valid~0                                                                                                                                                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_vga_sprite_4:vga_sprite_4|altsyncram:the_altsyncram|altsyncram_3q22:auto_generated|address_reg_a[0]                                                                                                                                                                                                                                                ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_026|saved_grant[2]                                                                                                                                                                                                                                                    ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_026|saved_grant[0]                                                                                                                                                                                                                                                    ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[4].VGA_sprite_instance|Add4~29                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[17].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[18].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[16].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[27].entity_register|Dout~7                                                                                                                                                                                                                                                                         ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[3]                                                                                                                                                                                                                                                                                        ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[5].VGA_sprite_instance|Add4~20                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[23].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[22].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[5].VGA_sprite_instance|Add4~17                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[5].VGA_sprite_instance|Add4~14                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[5].VGA_sprite_instance|Add4~11                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[5].VGA_sprite_instance|Add4~8                                                                                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[5].VGA_sprite_instance|Add4~5                                                                                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[5].VGA_sprite_instance|Add4~2                                                                                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_027|saved_grant[0]                                                                                                                                                                                                                                                    ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_027|src_data[46]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_027|src_data[45]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_027|src_data[44]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_027|src_data[43]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_027|src_data[42]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_027|src_data[41]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_027|src_data[40]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_027|src_data[39]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_027|src_data[38]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux:rsp_demux_027|src1_valid~0                                                                                                                                                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[4].VGA_sprite_instance|Add4~26                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[19].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[4].VGA_sprite_instance|Add4~23                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[4].VGA_sprite_instance|Add4~20                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[4].VGA_sprite_instance|Add4~17                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[4].VGA_sprite_instance|Add4~14                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[4].VGA_sprite_instance|Add4~11                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[4].VGA_sprite_instance|Add4~8                                                                                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[4].VGA_sprite_instance|Add4~5                                                                                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[4].VGA_sprite_instance|Add4~2                                                                                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_026|src_data[46]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_026|src_data[45]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_026|src_data[44]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_026|src_data[43]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_026|src_data[42]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_026|src_data[41]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_026|src_data[40]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_026|src_data[39]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_026|src_data[38]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux:rsp_demux_026|src1_valid~0                                                                                                                                                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_vga_sprite_2:vga_sprite_2|altsyncram:the_altsyncram|altsyncram_1q22:auto_generated|address_reg_a[0]                                                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_023|saved_grant[2]                                                                                                                                                                                                                                                    ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_023|saved_grant[0]                                                                                                                                                                                                                                                    ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[2].VGA_sprite_instance|Add4~29                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[9].entity_register|Dout~0                                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[10].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[8].entity_register|Dout~0                                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[11].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[2].VGA_sprite_instance|Add4~26                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[2].VGA_sprite_instance|Add4~23                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[2].VGA_sprite_instance|Add4~20                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[2].VGA_sprite_instance|Add4~17                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[2].VGA_sprite_instance|Add4~14                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[2].VGA_sprite_instance|Add4~11                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[2].VGA_sprite_instance|Add4~8                                                                                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[2].VGA_sprite_instance|Add4~5                                                                                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[2].VGA_sprite_instance|Add4~2                                                                                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_023|src_data[46]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_023|src_data[45]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_023|src_data[44]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_023|src_data[43]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_023|src_data[42]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_023|src_data[41]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_023|src_data[40]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_023|src_data[39]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_023|src_data[38]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[3].VGA_sprite_instance|Add4~26                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[15].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[3].VGA_sprite_instance|Add4~23                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[3].VGA_sprite_instance|Add4~20                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[3].VGA_sprite_instance|Add4~17                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[3].VGA_sprite_instance|Add4~14                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[3].VGA_sprite_instance|Add4~11                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[3].VGA_sprite_instance|Add4~8                                                                                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[3].VGA_sprite_instance|Add4~5                                                                                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[3].VGA_sprite_instance|Add4~2                                                                                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_017:cmd_mux_024|src_data[46]                                                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_017:cmd_mux_024|src_data[45]                                                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_017:cmd_mux_024|src_data[44]                                                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_017:cmd_mux_024|src_data[43]                                                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_017:cmd_mux_024|src_data[42]                                                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_017:cmd_mux_024|src_data[41]                                                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_017:cmd_mux_024|src_data[40]                                                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_017:cmd_mux_024|src_data[39]                                                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_017:cmd_mux_024|src_data[38]                                                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux:rsp_demux_023|src1_valid~0                                                                                                                                                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_vga_sprite_0:vga_sprite_0|altsyncram:the_altsyncram|altsyncram_vp22:auto_generated|address_reg_a[0]                                                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_021|saved_grant[2]                                                                                                                                                                                                                                                    ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_021|saved_grant[0]                                                                                                                                                                                                                                                    ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[0].VGA_sprite_instance|Add4~29                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[1].entity_register|Dout~0                                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[2].entity_register|Dout~0                                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[0].entity_register|Dout~0                                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[3].entity_register|Dout~0                                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[0].VGA_sprite_instance|Add4~26                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[0].VGA_sprite_instance|Add4~23                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[0].VGA_sprite_instance|Add4~20                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[0].VGA_sprite_instance|Add4~17                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[0].VGA_sprite_instance|Add4~14                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[0].VGA_sprite_instance|Add4~11                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[0].VGA_sprite_instance|Add4~8                                                                                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[0].VGA_sprite_instance|Add4~5                                                                                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[0].VGA_sprite_instance|Add4~2                                                                                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_021|src_data[46]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_021|src_data[45]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_021|src_data[44]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_021|src_data[43]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_021|src_data[42]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_021|src_data[41]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_021|src_data[40]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_021|src_data[39]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_021|src_data[38]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_vga_sprite_1:vga_sprite_1|altsyncram:the_altsyncram|altsyncram_0q22:auto_generated|address_reg_a[0]                                                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_022|saved_grant[2]                                                                                                                                                                                                                                                    ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_022|saved_grant[0]                                                                                                                                                                                                                                                    ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[1].VGA_sprite_instance|Add4~29                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[5].entity_register|Dout~0                                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[6].entity_register|Dout~0                                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[4].entity_register|Dout~0                                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[7].entity_register|Dout~0                                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[1].VGA_sprite_instance|Add4~26                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[1].VGA_sprite_instance|Add4~23                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[1].VGA_sprite_instance|Add4~20                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[1].VGA_sprite_instance|Add4~17                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[1].VGA_sprite_instance|Add4~14                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[1].VGA_sprite_instance|Add4~11                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[1].VGA_sprite_instance|Add4~8                                                                                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[1].VGA_sprite_instance|Add4~5                                                                                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_sprite:generate_vga_sprites[1].VGA_sprite_instance|Add4~2                                                                                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_022|src_data[46]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_022|src_data[45]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_022|src_data[44]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_022|src_data[43]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_022|src_data[42]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_022|src_data[41]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_022|src_data[40]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_022|src_data[39]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_022|src_data[38]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux:rsp_demux_022|src1_valid~0                                                                                                                                                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux:rsp_demux_021|src1_valid~0                                                                                                                                                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_audio_position_end:vga_background_offset|Equal0~1                                                                                                                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_033|saved_grant[2]                                                                                                                                                                                                                                                    ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_033|saved_grant[0]                                                                                                                                                                                                                                                    ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_audio_position_end:vga_background_offset|always0~1                                                                                                                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_034|saved_grant[2]                                                                                                                                                                                                                                                    ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_034|saved_grant[0]                                                                                                                                                                                                                                                    ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_034|src_data[45]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_034|src_data[44]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_034|src_data[43]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_034|src_data[42]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_034|src_data[41]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_034|src_data[40]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_034|src_data[39]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_034|src_data[38]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_alu_result[2]                                                                                                                                                                                                                                                                           ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_nios2_ocimem:the_ECE385_usb_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_sysclk:the_ECE385_usb_nios2_cpu_cpu_debug_slave_sysclk|take_action_break_a~0 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_sysclk:the_ECE385_usb_nios2_cpu_cpu_debug_slave_sysclk|jdo[37]               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_sysclk:the_ECE385_usb_nios2_cpu_cpu_debug_slave_sysclk|jdo[36]               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_nios2_ocimem:the_ECE385_usb_nios2_cpu_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                  ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux_017:rsp_demux_024|src0_valid~0                                                                                                                                                                                                                                              ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux:rsp_demux_029|src0_valid~1                                                                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                 ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux:rsp_demux_027|src0_valid~1                                                                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux:rsp_demux_026|src0_valid~1                                                                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux:rsp_demux_022|src0_valid~1                                                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux:rsp_demux_021|src0_valid~1                                                                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_audio_position_end:audio_position_end|Equal0~0                                                                                                                                                                                                                                                                                                     ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_031|saved_grant[0]                                                                                                                                                                                                                                                    ; 71      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux:rsp_demux_033|src0_valid~1                                                                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux:rsp_demux_031|src0_valid~1                                                                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux:rsp_demux_030|src0_valid~1                                                                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_030|saved_grant[0]                                                                                                                                                                                                                                                    ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_030|saved_grant[2]                                                                                                                                                                                                                                                    ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_020|src_data[38]                                                                                                                                                                                                                                                      ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_020|saved_grant[0]                                                                                                                                                                                                                                                    ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_030|src_data[49]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_030|src_data[48]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_030|src_data[47]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_030|src_data[46]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_030|src_data[45]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_030|src_data[44]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_030|src_data[43]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_030|src_data[42]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_030|src_data[41]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_030|src_data[40]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_030|src_data[39]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_030|src_data[38]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_audio_mem:audio_mem|wren~0                                                                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth1_tx_dma_csr_agent|m0_read~0                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|control_status_slave_which_resides_within_ECE385_eth1_tx_dma:the_control_status_slave_which_resides_within_ECE385_eth1_tx_dma|descriptor_pointer_lower_reg_en                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|control_status_slave_which_resides_within_ECE385_eth1_tx_dma:the_control_status_slave_which_resides_within_ECE385_eth1_tx_dma|Mux29~0                                                                                                                                ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_009|src_data[40]                                                                                                                                                                                                                                                      ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|control_status_slave_which_resides_within_ECE385_eth1_tx_dma:the_control_status_slave_which_resides_within_ECE385_eth1_tx_dma|descriptor_read_read_r                                                                                                                 ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|run_rising_edge_in~0                                                                                                                             ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|delayed_run                                                                                                                                      ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_009|src_data[41]                                                                                                                                                                                                                                                      ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|control_status_slave_which_resides_within_ECE385_eth1_tx_dma:the_control_status_slave_which_resides_within_ECE385_eth1_tx_dma|descriptor_pointer_upper_reg_en~0                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_020|src_data[40]                                                                                                                                                                                                                                                      ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_020|src_data[39]                                                                                                                                                                                                                                                      ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_io_hex:io_hex|wr_strobe~0                                                                                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_io_hex:io_hex|data_out~68                                                                                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux:rsp_demux_020|src0_valid~1                                                                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux:rsp_demux_009|src0_valid~1                                                                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth0_rx_dma_csr_agent|m0_read~0                                                                                                                                                                                                                                                      ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|control_status_slave_which_resides_within_ECE385_eth0_rx_dma:the_control_status_slave_which_resides_within_ECE385_eth0_rx_dma|descriptor_pointer_lower_reg_en                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|control_status_slave_which_resides_within_ECE385_eth0_rx_dma:the_control_status_slave_which_resides_within_ECE385_eth0_rx_dma|Mux30~2                                                                                                                                ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|control_status_slave_which_resides_within_ECE385_eth0_rx_dma:the_control_status_slave_which_resides_within_ECE385_eth0_rx_dma|descriptor_read_read_r                                                                                                                 ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|run_rising_edge_in~0                                                                                                                             ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_onchip_mem:nios2_onchip_mem|altsyncram:the_altsyncram|altsyncram_bv42:auto_generated|decode_rsa:decode3|w_anode4270w[3]                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_desc_address_fifo:the_ECE385_eth1_tx_dma_desc_address_fifo|scfifo:ECE385_eth1_tx_dma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|valid_wreq                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_desc_address_fifo:the_ECE385_nios2_dma_desc_address_fifo|scfifo:ECE385_nios2_dma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|valid_wreq                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|control_status_slave_which_resides_within_ECE385_nios2_dma:the_control_status_slave_which_resides_within_ECE385_nios2_dma|descriptor_pointer_lower_reg_en                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|control_status_slave_which_resides_within_ECE385_nios2_dma:the_control_status_slave_which_resides_within_ECE385_nios2_dma|descriptor_read_read_r                                                                                                                             ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_desc_address_fifo:the_ECE385_eth0_tx_dma_desc_address_fifo|scfifo:ECE385_eth0_tx_dma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|valid_wreq                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|control_status_slave_which_resides_within_ECE385_eth0_tx_dma:the_control_status_slave_which_resides_within_ECE385_eth0_tx_dma|descriptor_pointer_lower_reg_en                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|control_status_slave_which_resides_within_ECE385_eth0_tx_dma:the_control_status_slave_which_resides_within_ECE385_eth0_tx_dma|Mux29~0                                                                                                                                ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_007|src_data[40]                                                                                                                                                                                                                                                      ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|control_status_slave_which_resides_within_ECE385_eth0_tx_dma:the_control_status_slave_which_resides_within_ECE385_eth0_tx_dma|descriptor_read_read_r                                                                                                                 ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_desc_address_fifo:the_ECE385_eth0_rx_dma_desc_address_fifo|scfifo:ECE385_eth0_rx_dma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|valid_wreq                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|run_rising_edge_in~0                                                                                                                             ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|control_status_slave_which_resides_within_ECE385_eth0_rx_dma:the_control_status_slave_which_resides_within_ECE385_eth0_rx_dma|descriptor_pointer_lower_reg_en                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_008|src_data[41]                                                                                                                                                                                                                                                      ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|control_status_slave_which_resides_within_ECE385_eth0_rx_dma:the_control_status_slave_which_resides_within_ECE385_eth0_rx_dma|Mux30~2                                                                                                                                ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|control_status_slave_which_resides_within_ECE385_eth0_rx_dma:the_control_status_slave_which_resides_within_ECE385_eth0_rx_dma|descriptor_read_read_r                                                                                                                 ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_desc_address_fifo:the_ECE385_eth0_rx_dma_desc_address_fifo|scfifo:ECE385_eth0_rx_dma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|valid_wreq                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_onchip_mem:nios2_onchip_mem|altsyncram:the_altsyncram|altsyncram_bv42:auto_generated|decode_rsa:decode2|w_anode4270w[3]                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_onchip_mem:nios2_onchip_mem|altsyncram:the_altsyncram|altsyncram_bv42:auto_generated|decode_rsa:decode3|w_anode4233w[3]                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_onchip_mem:nios2_onchip_mem|altsyncram:the_altsyncram|altsyncram_bv42:auto_generated|decode_rsa:decode2|w_anode4233w[3]                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_onchip_mem:nios2_onchip_mem|altsyncram:the_altsyncram|altsyncram_bv42:auto_generated|address_reg_b[1]                                                                                                                                                                                                                                        ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_onchip_mem:nios2_onchip_mem|altsyncram:the_altsyncram|altsyncram_bv42:auto_generated|decode_rsa:decode3|w_anode4260w[3]                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_onchip_mem:nios2_onchip_mem|altsyncram:the_altsyncram|altsyncram_bv42:auto_generated|decode_rsa:decode2|w_anode4260w[3]                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_onchip_mem:nios2_onchip_mem|altsyncram:the_altsyncram|altsyncram_bv42:auto_generated|address_reg_b[0]                                                                                                                                                                                                                                        ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_onchip_mem:nios2_onchip_mem|altsyncram:the_altsyncram|altsyncram_bv42:auto_generated|decode_rsa:decode3|w_anode4250w[3]                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_onchip_mem:nios2_onchip_mem|altsyncram:the_altsyncram|altsyncram_bv42:auto_generated|decode_rsa:decode2|w_anode4250w[3]                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_onchip_mem:nios2_onchip_mem|altsyncram:the_altsyncram|altsyncram_bv42:auto_generated|decode_rsa:decode3|w_anode4310w[3]                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_onchip_mem:nios2_onchip_mem|altsyncram:the_altsyncram|altsyncram_bv42:auto_generated|decode_rsa:decode2|w_anode4310w[3]                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_onchip_mem:nios2_onchip_mem|altsyncram:the_altsyncram|altsyncram_bv42:auto_generated|decode_rsa:decode3|w_anode4280w[3]                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_onchip_mem:nios2_onchip_mem|altsyncram:the_altsyncram|altsyncram_bv42:auto_generated|decode_rsa:decode2|w_anode4280w[3]                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_onchip_mem:nios2_onchip_mem|altsyncram:the_altsyncram|altsyncram_bv42:auto_generated|decode_rsa:decode3|w_anode4290w[3]                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_onchip_mem:nios2_onchip_mem|altsyncram:the_altsyncram|altsyncram_bv42:auto_generated|decode_rsa:decode2|w_anode4290w[3]                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_onchip_mem:nios2_onchip_mem|altsyncram:the_altsyncram|altsyncram_bv42:auto_generated|decode_rsa:decode3|w_anode4300w[3]                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_onchip_mem:nios2_onchip_mem|altsyncram:the_altsyncram|altsyncram_bv42:auto_generated|decode_rsa:decode2|w_anode4300w[3]                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|control_status_slave_which_resides_within_ECE385_eth0_rx_dma:the_control_status_slave_which_resides_within_ECE385_eth0_rx_dma|descriptor_pointer_upper_reg_en~0                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_006|src_data[40]                                                                                                                                                                                                                                                      ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux:rsp_demux_006|src0_valid~1                                                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth0_tx_dma_csr_agent|m0_read~0                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_keycode:usb_keycode|wren2~0                                                                                                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_keycode:usb_keycode|wren~0                                                                                                                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux:rsp_demux_034|src1_valid~0                                                                                                                                                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux:rsp_demux_033|src1_valid~0                                                                                                                                                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux:rsp_demux_030|src1_valid~0                                                                                                                                                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux:rsp_demux_031|src1_valid~0                                                                                                                                                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux:rsp_demux_020|src1_valid~0                                                                                                                                                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux_011:rsp_demux_014|src1_valid                                                                                                                                                                                                                                                ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_rsp_demux:rsp_demux_003|src0_valid~0                                                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux_003|src_data[40]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux_003|src_data[39]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux_003|src_data[38]                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_usb_nios2_onchip_mem:usb_nios2_onchip_mem|wren~0                                                                                                                                                                                                                                                                                                   ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux_011:rsp_demux_013|src1_valid                                                                                                                                                                                                                                                ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux:rsp_demux_009|src1_valid~0                                                                                                                                                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux_011:rsp_demux_011|src1_valid                                                                                                                                                                                                                                                ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_007|src_data[41]                                                                                                                                                                                                                                                      ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|control_status_slave_which_resides_within_ECE385_eth0_tx_dma:the_control_status_slave_which_resides_within_ECE385_eth0_tx_dma|descriptor_pointer_upper_reg_en~0                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth1_rx_dma_csr_agent|m0_read~0                                                                                                                                                                                                                                                      ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|control_status_slave_which_resides_within_ECE385_eth0_rx_dma:the_control_status_slave_which_resides_within_ECE385_eth0_rx_dma|descriptor_pointer_upper_reg_en~0                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_008|src_data[40]                                                                                                                                                                                                                                                      ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux:rsp_demux_008|src1_valid~0                                                                                                                                                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux:rsp_demux_007|src1_valid~0                                                                                                                                                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[255].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|Equal0~14                                                                                                                                                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[232].entity_register|Dout~8                                                                                                                                                                                                                                                                        ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[183].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|Equal0~5                                                                                                                                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[191].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[247].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[125].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|Equal0~12                                                                                                                                                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[53].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|Equal0~10                                                                                                                                                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[117].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[61].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[253].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[181].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[189].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[245].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[127].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[55].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[119].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[63].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[219].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|Equal0~13                                                                                                                                                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[89].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|Equal0~11                                                                                                                                                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[91].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[217].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[147].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|Equal0~1                                                                                                                                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[145].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[155].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[153].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[211].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[81].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[209].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[83].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[251].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[121].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[123].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[249].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[179].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[49].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[177].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[51].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[187].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[57].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[59].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[185].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[243].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[113].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[241].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[115].entity_register|Dout~2                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[223].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[93].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[95].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[221].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[151].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[149].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[215].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[85].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[213].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[87].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[159].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[157].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[238].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[226].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[230].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[234].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[142].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[130].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[134].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[138].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[206].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[194].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[198].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[202].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[174].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[162].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[166].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[170].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[108].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[68].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[100].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[76].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[40].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[32].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[44].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[36].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[104].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[64].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[96].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[72].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[236].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[164].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[228].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[172].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[200].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[128].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[192].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[136].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[204].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[132].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[196].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[232].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[160].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[224].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[168].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[110].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[70].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[102].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[78].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[42].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[34].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[106].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[66].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[98].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[74].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[46].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[38].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[254].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[124].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[126].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[252].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[182].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[52].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[54].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[180].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[246].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[116].entity_register|Dout~6                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[244].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[118].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[190].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[60].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[62].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[188].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[218].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[208].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[216].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[210].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[90].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[80].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[88].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[82].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[154].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[144].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[152].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[146].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[250].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[240].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[248].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[242].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[58].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[48].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[56].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[50].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[122].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[112].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[120].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[114].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[186].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[176].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[184].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[178].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[222].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[212].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[220].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[214].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[94].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[84].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[92].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[86].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[158].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[148].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[156].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[150].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[239].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[143].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[175].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[207].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[227].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[131].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[163].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[195].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[231].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[135].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[199].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[167].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[235].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[139].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[171].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[203].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[109].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[69].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[77].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[101].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[41].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[33].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[105].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[65].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[73].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[97].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[45].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[37].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[237].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[225].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[233].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[229].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[141].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[129].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[133].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[137].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[173].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[161].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[165].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[169].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[205].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[193].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[201].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[197].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[111].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[75].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[107].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[79].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[39].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[35].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[47].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[43].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[103].entity_register|Dout~0                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[67].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[71].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[99].entity_register|Dout~0                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux:rsp_demux_006|src1_valid~0                                                                                                                                                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux:rsp_demux_004|src1_valid~0                                                                                                                                                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux:rsp_demux_008|src0_valid~1                                                                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux:rsp_demux_007|src0_valid~1                                                                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_dma_csr_agent|m0_read~2                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|control_status_slave_which_resides_within_ECE385_nios2_dma:the_control_status_slave_which_resides_within_ECE385_nios2_dma|descriptor_pointer_upper_reg_en~0                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[232].entity_register|Dout~14                                                                                                                                                                                                                                                                       ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux:rsp_demux_004|src0_valid~1                                                                                                                                                                                                                                                  ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux_017:rsp_demux_032|src0_valid~0                                                                                                                                                                                                                                              ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_014|saved_grant[2]                                                                                                                                                                                                                                                ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_014|saved_grant[1]                                                                                                                                                                                                                                                ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_014|saved_grant[3]                                                                                                                                                                                                                                                ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux_011:rsp_demux_013|src0_valid~1                                                                                                                                                                                                                                              ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux_011:rsp_demux_011|src0_valid~1                                                                                                                                                                                                                                              ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[2]                                                                                                                                                    ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                           ; 520     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[0]                                                                                                                                                    ; 198     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[1]                                                                                                                                                    ; 221     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[3]                                                                                                                                                    ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[0]                                                                                                                                                    ; 198     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                            ; 523     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[3]                                                                                                                                                    ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[1]                                                                                                                                                    ; 223     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[2]                                                                                                                                                    ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_writedata[1]                                                                                                                                                                                                                                                                                        ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_onchip_mem:nios2_onchip_mem|altsyncram:the_altsyncram|altsyncram_bv42:auto_generated|address_reg_a[1]                                                                                                                                                                                                                                        ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_onchip_mem:nios2_onchip_mem|altsyncram:the_altsyncram|altsyncram_bv42:auto_generated|address_reg_a[0]                                                                                                                                                                                                                                        ; 96      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_015|src_data[38]                                                                                                                                                                                                                                                      ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_015|saved_grant[2]                                                                                                                                                                                                                                                    ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_015|src_data[40]                                                                                                                                                                                                                                                      ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_015|src_data[39]                                                                                                                                                                                                                                                      ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                                                                                                                                                                                                                                              ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0]                                                                                                                                                                                                                                                    ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[2]                                                                                                                                                                                                                                                    ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter~6                                                                                                                                                                                                                                                                                                                          ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter~6                                                                                                                                                                                                                                                                                                                          ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|valid_wreq                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|valid_rreq                                                ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|next_in_wr_ptr~0                                                                                                                                                                                                                                                                                                       ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr[0]                                                                                                                                                                                                                                                                                                           ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr[1]                                                                                                                                                                                                                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr[2]                                                                                                                                                                                                                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr[3]                                                                                                                                                                                                                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr[4]                                                                                                                                                                                                                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr[5]                                                                                                                                                                                                                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|internal_out_ready                                                                                                                                                                                                                                                                                                     ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|in_ready                                                                                                                                                                                                                               ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0]                                                                                                                                                                                                                                                                                                          ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|Add1~18                                                                                                                                                                                                                                                                                                                ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|Add1~16                                                                                                                                                                                                                                                                                                                ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|Add1~14                                                                                                                                                                                                                                                                                                                ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|Add1~12                                                                                                                                                                                                                                                                                                                ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|Add1~10                                                                                                                                                                                                                                                                                                                ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|Add1~8                                                                                                                                                                                                                                                                                                                 ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|Add1~6                                                                                                                                                                                                                                                                                                                 ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|Add1~4                                                                                                                                                                                                                                                                                                                 ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|Add1~2                                                                                                                                                                                                                                                                                                                 ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|Add1~0                                                                                                                                                                                                                                                                                                                 ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr[9]                                                                                                                                                                                                                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr[6]                                                                                                                                                                                                                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr[7]                                                                                                                                                                                                                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr[8]                                                                                                                                                                                                                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|ram_read_address[5]~5                                     ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|ram_read_address[4]~4                                     ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|ram_read_address[3]~3                                     ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|ram_read_address[2]~2                                     ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|ram_read_address[1]~1                                     ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|ram_read_address[0]~0                                     ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                        ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                        ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                        ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                        ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                        ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                        ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|src_data[33]                                                                                                                                                                                                                                                  ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[232].entity_register|Dout~10                                                                                                                                                                                                                                                                       ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[232].entity_register|Dout~6                                                                                                                                                                                                                                                                        ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_sysclk:the_ECE385_nios2_cpu_cpu_debug_slave_sysclk|take_action_break_a~0                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_sysclk:the_ECE385_nios2_cpu_cpu_debug_slave_sysclk|jdo[37]                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_sysclk:the_ECE385_nios2_cpu_cpu_debug_slave_sysclk|jdo[36]                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[232].entity_register|Dout~22                                                                                                                                                                                                                                                                       ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[232].entity_register|Dout~4                                                                                                                                                                                                                                                                        ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|src_data[32]                                                                                                                                                                                                                                                  ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[232].entity_register|Dout~16                                                                                                                                                                                                                                                                       ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[232].entity_register|Dout~18                                                                                                                                                                                                                                                                       ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[232].entity_register|Dout~2                                                                                                                                                                                                                                                                        ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[232].entity_register|Dout~12                                                                                                                                                                                                                                                                       ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[232].entity_register|Dout~24                                                                                                                                                                                                                                                                       ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_rsp_demux:rsp_demux_003|src1_valid~0                                                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[232].entity_register|Dout~20                                                                                                                                                                                                                                                                       ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux_011:rsp_demux_013|src3_valid                                                                                                                                                                                                                                                ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_rsp_demux_011:rsp_demux_011|src3_valid                                                                                                                                                                                                                                                ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|valid_wreq                                                ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|valid_rreq                                                ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|next_in_wr_ptr~0                                                                                                                                                                                                                                                                                                       ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|in_wr_ptr[0]                                                                                                                                                                                                                                                                                                           ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|in_wr_ptr[1]                                                                                                                                                                                                                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|in_wr_ptr[2]                                                                                                                                                                                                                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|in_wr_ptr[3]                                                                                                                                                                                                                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|in_wr_ptr[4]                                                                                                                                                                                                                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|in_wr_ptr[5]                                                                                                                                                                                                                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|internal_out_ready                                                                                                                                                                                                                                                                                                     ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|in_ready                                                                                                                                                                                                                               ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|Add1~18                                                                                                                                                                                                                                                                                                                ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|Add1~16                                                                                                                                                                                                                                                                                                                ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|Add1~14                                                                                                                                                                                                                                                                                                                ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|Add1~12                                                                                                                                                                                                                                                                                                                ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|Add1~10                                                                                                                                                                                                                                                                                                                ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|Add1~8                                                                                                                                                                                                                                                                                                                 ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|Add1~6                                                                                                                                                                                                                                                                                                                 ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|Add1~4                                                                                                                                                                                                                                                                                                                 ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|Add1~2                                                                                                                                                                                                                                                                                                                 ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|Add1~0                                                                                                                                                                                                                                                                                                                 ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|in_wr_ptr[9]                                                                                                                                                                                                                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|in_wr_ptr[6]                                                                                                                                                                                                                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|in_wr_ptr[7]                                                                                                                                                                                                                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|in_wr_ptr[8]                                                                                                                                                                                                                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|ram_read_address[5]~5                                     ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|ram_read_address[4]~4                                     ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|ram_read_address[3]~3                                     ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|ram_read_address[2]~2                                     ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|ram_read_address[1]~1                                     ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|ram_read_address[0]~0                                     ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                        ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                        ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                        ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                        ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                        ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                        ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                                              ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                                                                                      ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_sdram:sdram|ECE385_sdram_input_efifo_module:the_ECE385_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                                                         ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_sdram:sdram|ECE385_sdram_input_efifo_module:the_ECE385_sdram_input_efifo_module|entry_0[61]~0                                                                                                                                                                                                                                                      ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_sdram:sdram|ECE385_sdram_input_efifo_module:the_ECE385_sdram_input_efifo_module|entry_1[61]~0                                                                                                                                                                                                                                                      ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_sdram:sdram|Selector42~0                                                                                                                                                                                                                                                                                                                           ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_sdram:sdram|Selector30~0                                                                                                                                                                                                                                                                                                                           ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                                                      ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_sdram:sdram|WideOr14~0                                                                                                                                                                                                                                                                                                                             ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_sdram:sdram|m_state~22                                                                                                                                                                                                                                                                                                                             ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state~0                                                                                                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|update_crc~0                                                                                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state~1                                                                                                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|update_crc~0                                                                                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE385:ECE385_sys|ECE385_sdram:sdram|Selector150~1                                                                                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_layer:VGA_layer_manager|VGA_layer_selector:generate_VGA_layer_1[8].VGA_layer_1|VGA_ISOBJ~0                                                                                                                                                                                                                                                                              ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; VGA_layer:VGA_layer_manager|VGA_layer_selector:generate_VGA_layer_1[4].VGA_layer_1|VGA_ISOBJ~0                                                                                                                                                                                                                                                                              ; 33      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                 ; 3200    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                                                                                                                                                     ; 1605    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|reset_n                                                                                                                                                                                                                                                                                                                        ; 1339    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|src_data[42]                                                                                                                                                                                                                                                      ; 1177    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|src_data[40]                                                                                                                                                                                                                                                      ; 1170    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|src_data[41]                                                                                                                                                                                                                                                      ; 1170    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|src_data[45]                                                                                                                                                                                                                                                      ; 1170    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|src_data[43]                                                                                                                                                                                                                                                      ; 1167    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|src_data[44]                                                                                                                                                                                                                                                      ; 1167    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|src_data[39]                                                                                                                                                                                                                                                      ; 1163    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; RESET                                                                                                                                                                                                                                                                                                                                                                       ; 893     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|reset_n                                                                                                                                                                                                                                                                                                                    ; 757     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|reset_n                                                                                                                                                                                                                                                                                                                    ; 757     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|reset_n                                                                                                                                                                                                                                                                                                                    ; 716     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|reset_n                                                                                                                                                                                                                                                                                                                    ; 716     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[0]                                                                                                                                                                                                                                                                              ; 602     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                            ; 523     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                              ; 523     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                           ; 520     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                             ; 520     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                     ; 405     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ~GND                                                                                                                                                                                                                                                                                                                                                                        ; 338     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|src_data[38]                                                                                                                                                                                                                                                      ; 320     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                ; 269     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[115].entity_register|Dout~4                                                                                                                                                                                                                                                                        ; 256     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|src_data[41]                                                                                                                                                                                                                                                  ; 256     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[115].entity_register|Dout~24                                                                                                                                                                                                                                                                       ; 256     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[232].entity_register|Dout~4                                                                                                                                                                                                                                                                        ; 256     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[232].entity_register|Dout~22                                                                                                                                                                                                                                                                       ; 256     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[232].entity_register|Dout~8                                                                                                                                                                                                                                                                        ; 256     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|src_data[47]                                                                                                                                                                                                                                                  ; 256     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[27].entity_register|Dout~1                                                                                                                                                                                                                                                                         ; 256     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[232].entity_register|Dout~10                                                                                                                                                                                                                                                                       ; 256     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|src_data[46]                                                                                                                                                                                                                                                  ; 256     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[115].entity_register|Dout~10                                                                                                                                                                                                                                                                       ; 256     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[232].entity_register|Dout~6                                                                                                                                                                                                                                                                        ; 256     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|src_data[48]                                                                                                                                                                                                                                                  ; 256     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[115].entity_register|Dout~18                                                                                                                                                                                                                                                                       ; 256     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[115].entity_register|Dout~20                                                                                                                                                                                                                                                                       ; 256     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|src_data[43]                                                                                                                                                                                                                                                  ; 256     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[27].entity_register|Dout~5                                                                                                                                                                                                                                                                         ; 256     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[115].entity_register|Dout~16                                                                                                                                                                                                                                                                       ; 256     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[115].entity_register|Dout~14                                                                                                                                                                                                                                                                       ; 256     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|src_data[46]                                                                                                                                                                                                                                                          ; 256     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|src_data[40]                                                                                                                                                                                                                                                  ; 256     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[232].entity_register|Dout~20                                                                                                                                                                                                                                                                       ; 256     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|src_data[42]                                                                                                                                                                                                                                                          ; 256     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[115].entity_register|Dout~8                                                                                                                                                                                                                                                                        ; 256     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE385:ECE385_sys|ECE385_mm_interconnect_2:mm_interconnect_2|ECE385_mm_interconnect_2_cmd_mux:cmd_mux|src_data[45]                                                                                                                                                                                                                                                          ; 256     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|src_data[42]                                                                                                                                                                                                                                                  ; 256     ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Rule Suppression Assignments                                  ;
+-----------------+-------+----------+--------------------------+
; Assignment      ; Value ; To       ; Comment                  ;
+-----------------+-------+----------+--------------------------+
; DISABLE_DA_RULE ; D102  ; wdata[7] ; Honored rule suppression ;
; DISABLE_DA_RULE ; D102  ; wdata[6] ; Honored rule suppression ;
; DISABLE_DA_RULE ; D102  ; wdata[2] ; Honored rule suppression ;
; DISABLE_DA_RULE ; D102  ; wdata[5] ; Honored rule suppression ;
; DISABLE_DA_RULE ; D102  ; wdata[3] ; Honored rule suppression ;
; DISABLE_DA_RULE ; D102  ; wdata[4] ; Honored rule suppression ;
; DISABLE_DA_RULE ; D102  ; wdata[0] ; Honored rule suppression ;
; DISABLE_DA_RULE ; D102  ; wdata[1] ; Honored rule suppression ;
+-----------------+-------+----------+--------------------------+


+---------------------------+
; Design Assistant Messages ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Design Assistant
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Jun 02 11:41:10 2019
Info: Command: quartus_drc ECE385 -c ECE385
Info (119006): Selected device EP4CE115F29C7 for design "ECE385"
Info (15535): Implemented PLL "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|pll7" as Cyclone IV E PLL type File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_pll.v Line: 150
    Info (15099): Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[0] port File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_pll.v Line: 150
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[1] port File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_pll.v Line: 150
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2] port File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_pll.v Line: 150
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[3] port File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_pll.v Line: 150
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'qsys/synthesis/submodules/ECE385_usb_nios2_cpu_cpu.sdc'
Info (332104): Reading SDC File: 'qsys/synthesis/submodules/ECE385_nios2_cpu_cpu.sdc'
Info (332104): Reading SDC File: 'qsys/synthesis/submodules/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'ECE385.sdc'
Warning (332174): Ignored filter at ECE385.sdc(16): ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1] could not be matched with a port File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 16
Warning (332049): Ignored create_clock at ECE385.sdc(16): Argument <targets> is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 16
    Info (332050): create_clock -period 400.000ns [get_ports ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1]] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 16
Warning (332174): Ignored filter at ECE385.sdc(17): ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1] could not be matched with a port File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 17
Warning (332049): Ignored create_clock at ECE385.sdc(17): Argument <targets> is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 17
    Info (332050): create_clock -period 400.000ns [get_ports ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1]] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 17
Warning (332174): Ignored filter at ECE385.sdc(18): wm8731:wm8731_inst|flag1 could not be matched with a port File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 18
Warning (332049): Ignored create_clock at ECE385.sdc(18): Argument <targets> is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 18
    Info (332050): create_clock -period 20833.33ns [get_ports wm8731:wm8731_inst|flag1] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 18
Warning (332174): Ignored filter at ECE385.sdc(19): wm8731:wm8731_inst|i2c_counter[9] could not be matched with a port File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 19
Warning (332049): Ignored create_clock at ECE385.sdc(19): Argument <targets> is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 19
    Info (332050): create_clock -period 1000.000ns [get_ports wm8731:wm8731_inst|i2c_counter[9]] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 19
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {ECE385_sys|nios2_pll|sd1|pll7|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {ECE385_sys|nios2_pll|sd1|pll7|clk[0]} {ECE385_sys|nios2_pll|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {ECE385_sys|nios2_pll|sd1|pll7|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {ECE385_sys|nios2_pll|sd1|pll7|clk[1]} {ECE385_sys|nios2_pll|sd1|pll7|clk[1]}
    Info (332110): create_generated_clock -source {ECE385_sys|nios2_pll|sd1|pll7|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {ECE385_sys|nios2_pll|sd1|pll7|clk[2]} {ECE385_sys|nios2_pll|sd1|pll7|clk[2]}
    Info (332110): create_generated_clock -source {ECE385_sys|nios2_pll|sd1|pll7|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {ECE385_sys|nios2_pll|sd1|pll7|clk[3]} {ECE385_sys|nios2_pll|sd1|pll7|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at ECE385.sdc(222): wm8731:wm8731_inst|flag1 could not be matched with a clock File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 222
Warning (332049): Ignored set_input_delay at ECE385.sdc(222): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 222
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {wm8731:wm8731_inst|flag1}]  3.000 [get_ports {AUD_ADCDAT}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 222
Warning (332049): Ignored set_input_delay at ECE385.sdc(223): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 223
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {wm8731:wm8731_inst|flag1}]  2.000 [get_ports {AUD_ADCDAT}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 223
Warning (332049): Ignored set_input_delay at ECE385.sdc(224): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 224
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {wm8731:wm8731_inst|flag1}]  3.000 [get_ports {AUD_ADCLRCK}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 224
Warning (332049): Ignored set_input_delay at ECE385.sdc(225): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 225
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {wm8731:wm8731_inst|flag1}]  2.000 [get_ports {AUD_ADCLRCK}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 225
Warning (332049): Ignored set_input_delay at ECE385.sdc(226): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 226
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {wm8731:wm8731_inst|flag1}]  3.000 [get_ports {AUD_BCLK}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 226
Warning (332049): Ignored set_input_delay at ECE385.sdc(227): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 227
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {wm8731:wm8731_inst|flag1}]  2.000 [get_ports {AUD_BCLK}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 227
Warning (332049): Ignored set_input_delay at ECE385.sdc(228): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 228
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {wm8731:wm8731_inst|flag1}]  3.000 [get_ports {AUD_DACLRCK}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 228
Warning (332049): Ignored set_input_delay at ECE385.sdc(229): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 229
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {wm8731:wm8731_inst|flag1}]  2.000 [get_ports {AUD_DACLRCK}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 229
Warning (332174): Ignored filter at ECE385.sdc(231): wm8731:wm8731_inst|i2c_counter[9] could not be matched with a clock File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 231
Warning (332049): Ignored set_input_delay at ECE385.sdc(231): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 231
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {wm8731:wm8731_inst|i2c_counter[9]}]  3.000 [get_ports {I2C_SDAT}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 231
Warning (332049): Ignored set_input_delay at ECE385.sdc(232): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 232
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {wm8731:wm8731_inst|i2c_counter[9]}]  2.000 [get_ports {I2C_SDAT}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 232
Warning (332174): Ignored filter at ECE385.sdc(241): ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1] could not be matched with a clock File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 241
Warning (332049): Ignored set_input_delay at ECE385.sdc(241): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 241
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1]}]  3.000 [get_ports {ENET0_MDIO}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 241
Warning (332049): Ignored set_input_delay at ECE385.sdc(242): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 242
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1]}]  2.000 [get_ports {ENET0_MDIO}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 242
Warning (332174): Ignored filter at ECE385.sdc(254): ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1] could not be matched with a clock File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 254
Warning (332049): Ignored set_input_delay at ECE385.sdc(254): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 254
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1]}]  3.000 [get_ports {ENET1_MDIO}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 254
Warning (332049): Ignored set_input_delay at ECE385.sdc(255): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 255
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1]}]  2.000 [get_ports {ENET1_MDIO}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 255
Warning (332049): Ignored set_output_delay at ECE385.sdc(378): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 378
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {wm8731:wm8731_inst|flag1}]  2.000 [get_ports {AUD_ADCLRCK}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 378
Warning (332049): Ignored set_output_delay at ECE385.sdc(379): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 379
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {wm8731:wm8731_inst|flag1}]  2.000 [get_ports {AUD_BCLK}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 379
Warning (332049): Ignored set_output_delay at ECE385.sdc(380): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 380
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {wm8731:wm8731_inst|flag1}]  2.000 [get_ports {AUD_DACDAT}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 380
Warning (332049): Ignored set_output_delay at ECE385.sdc(381): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 381
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {wm8731:wm8731_inst|flag1}]  2.000 [get_ports {AUD_DACLRCK}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 381
Warning (332049): Ignored set_output_delay at ECE385.sdc(382): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 382
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {wm8731:wm8731_inst|flag1}]  2.000 [get_ports {AUD_XCK}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 382
Warning (332049): Ignored set_output_delay at ECE385.sdc(384): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 384
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {wm8731:wm8731_inst|i2c_counter[9]}]  2.000 [get_ports {I2C_SCLK}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 384
Warning (332049): Ignored set_output_delay at ECE385.sdc(385): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 385
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {wm8731:wm8731_inst|i2c_counter[9]}]  2.000 [get_ports {I2C_SDAT}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 385
Warning (332049): Ignored set_output_delay at ECE385.sdc(387): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 387
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1]}]  2.000 [get_ports {ENET0_MDC}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 387
Warning (332049): Ignored set_output_delay at ECE385.sdc(388): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 388
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1]}]  2.000 [get_ports {ENET0_MDIO}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 388
Warning (332049): Ignored set_output_delay at ECE385.sdc(396): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 396
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1]}]  2.000 [get_ports {ENET1_MDC}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 396
Warning (332049): Ignored set_output_delay at ECE385.sdc(397): Argument -clock is an empty collection File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 397
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1]}]  2.000 [get_ports {ENET1_MDIO}] File: C:/Users/xuyh0/Desktop/zjui-ece385/final/ECE385.sdc Line: 397
Warning (332060): Node: wm8731:wm8731_inst|flag1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register wm8731_buffer:wm8731_buf|MEM_ADDR[30] is being clocked by wm8731:wm8731_inst|flag1
Warning (332060): Node: ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[10] is being clocked by ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1]
Warning (332060): Node: ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[10] is being clocked by ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1]
Warning (332060): Node: wm8731:wm8731_inst|i2c_counter[9] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register wm8731:wm8731_inst|word_count[1] is being clocked by wm8731:wm8731_inst|i2c_counter[9]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (308019): (Critical) Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme. Found 3 node(s) related to this rule.
    Critical Warning (308012): Node  "ECE385:ECE385_sys|lantian_mdio:eth0_mdio|LessThan0" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/lantian_mdio.sv Line: 42
    Critical Warning (308012): Node  "ECE385:ECE385_sys|lantian_mdio:eth1_mdio|LessThan0" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/lantian_mdio.sv Line: 42
    Critical Warning (308012): Node  "wm8731:wm8731_inst|I2C_SCLK" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/comp/wm8731_audio/wm8731.vhdl Line: 35
Critical Warning (308024): (High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 1 node(s) related to this rule.
    Critical Warning (308012): Node  "wm8731:wm8731_inst|word_counter~0"
Critical Warning (308025): (High) Rule R103: External reset signal should be correctly synchronized. Found 2 node(s) related to this rule.
    Critical Warning (308012): Node  "RESET" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv Line: 200
    Critical Warning (308012): Node  "RESET_USB" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv Line: 200
Critical Warning (308018): (High) Rule S104: Clock port and any other port of a register should not be driven by the same signal source. Found 4 node(s) related to this rule.
    Critical Warning (308012): Node  "wm8731:wm8731_inst|word_count[1]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/comp/wm8731_audio/wm8731.vhdl Line: 180
    Critical Warning (308012): Node  "wm8731:wm8731_inst|word_count[0]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/comp/wm8731_audio/wm8731.vhdl Line: 180
    Critical Warning (308012): Node  "wm8731:wm8731_inst|word_count[2]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/comp/wm8731_audio/wm8731.vhdl Line: 180
    Critical Warning (308012): Node  "wm8731:wm8731_inst|word_count[3]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/comp/wm8731_audio/wm8731.vhdl Line: 180
Critical Warning (308060): (High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 139 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning (308012): Node  "VGA_controller:VGA|h_counter[0]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/comp/vga/VGA_controller.sv Line: 28
    Critical Warning (308012): Node  "RESET" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv Line: 200
    Critical Warning (308012): Node  "ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[11]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_cpu_cpu.v Line: 4427
    Critical Warning (308012): Node  "ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator|read_accepted" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/altera_merlin_master_translator.sv Line: 180
    Critical Warning (308012): Node  "ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_dma_m_read_agent|hold_waitrequest" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/altera_merlin_master_agent.sv Line: 239
    Critical Warning (308012): Node  "ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Critical Warning (308012): Node  "ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[9]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_cpu_cpu.v Line: 4427
    Critical Warning (308012): Node  "ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[7]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_dma.v Line: 2176
    Critical Warning (308012): Node  "ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[5]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_cpu_cpu.v Line: 4427
    Critical Warning (308012): Node  "ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[6]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_cpu_cpu.v Line: 4427
    Critical Warning (308012): Node  "ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator|write_accepted" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/altera_merlin_master_translator.sv Line: 344
    Critical Warning (308012): Node  "ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|d_read" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_cpu_cpu.v Line: 2869
    Critical Warning (308012): Node  "ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_dma_m_read_limiter|has_pending_responses" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 280
    Critical Warning (308012): Node  "ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[5]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_dma.v Line: 1425
    Critical Warning (308012): Node  "ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_read" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_dma.v Line: 1309
    Critical Warning (308012): Node  "ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[8]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_dma.v Line: 1425
    Critical Warning (308012): Node  "ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[7]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_cpu_cpu.v Line: 4427
    Critical Warning (308012): Node  "ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[12]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_dma.v Line: 2176
    Critical Warning (308012): Node  "ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[6]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_dma.v Line: 1425
    Critical Warning (308012): Node  "ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[14]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_dma.v Line: 1425
    Critical Warning (308012): Node  "ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[10]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_dma.v Line: 2176
    Critical Warning (308012): Node  "ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_write" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_dma.v Line: 2051
    Critical Warning (308012): Node  "ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[14]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_dma.v Line: 2176
    Critical Warning (308012): Node  "ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[2]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_dma.v Line: 2176
    Critical Warning (308012): Node  "ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[4]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_dma.v Line: 1425
    Critical Warning (308012): Node  "ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[11]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_dma.v Line: 1425
    Critical Warning (308012): Node  "ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[2]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_dma.v Line: 1425
    Critical Warning (308012): Node  "ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[12]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_cpu_cpu.v Line: 4427
    Critical Warning (308012): Node  "ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[6]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_dma.v Line: 2176
    Critical Warning (308012): Node  "ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[8]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_dma.v Line: 2176
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Critical Warning (308067): (High) Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 3 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning (308012): Node  "RESET" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv Line: 200
    Critical Warning (308012): Node  "VGA_controller:VGA|VGA_VS" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/comp/vga/VGA_controller.sv Line: 4
    Critical Warning (308012): Node  "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|pll_lock_sync" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_pll.v Line: 149
Warning (308017): (Medium) Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power. (Value defined:30). Found 3 node(s) related to this rule.
    Warning (308010): Node  "ECE385:ECE385_sys|lantian_mdio:eth0_mdio|LessThan0" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/lantian_mdio.sv Line: 42
    Warning (308010): Node  "ECE385:ECE385_sys|lantian_mdio:eth1_mdio|LessThan0" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/lantian_mdio.sv Line: 42
    Warning (308010): Node  "wm8731:wm8731_inst|I2C_SCLK" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/comp/wm8731_audio/wm8731.vhdl Line: 35
Warning (308040): (Medium) Rule C104: Clock signal source should drive only clock input ports. Found 2 nodes related to this rule.
    Warning (308010): Node  "wm8731:wm8731_inst|flag1" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/comp/wm8731_audio/wm8731.vhdl Line: 102
    Warning (308010): Node  "wm8731:wm8731_inst|I2C_SCLK" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/comp/wm8731_audio/wm8731.vhdl Line: 35
Warning (308022): (Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 3 node(s) related to this rule.
    Warning (308010): Node  "CLOCK_50" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv Line: 194
    Warning (308010): Node  "wm8731:wm8731_inst|flag1" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/comp/wm8731_audio/wm8731.vhdl Line: 102
    Warning (308010): Node  "wm8731:wm8731_inst|I2C_SCLK" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/comp/wm8731_audio/wm8731.vhdl Line: 35
Warning (308027): (Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 2 node(s) related to this rule.
    Warning (308010): Node  "RESET" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv Line: 200
    Warning (308010): Node  "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|prev_reset" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_pll.v Line: 289
Info (308046): (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 1144 node(s) with highest fan-out.
    Info (308011): Node  "VGA_controller:VGA|Add0~0" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/comp/vga/VGA_controller.sv Line: 51
    Info (308011): Node  "RESET" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv Line: 200
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[0]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_pll.v Line: 150
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[2]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_pll.v Line: 150
    Info (308011): Node  "VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[140].entity_register|Dout~0" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/register.sv Line: 7
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|src_data[38]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_mm_interconnect_0_cmd_mux.sv Line: 82
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_mm_interconnect_0_cmd_mux.sv Line: 259
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|R_ctrl_shift_rot" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_cpu_cpu.v Line: 3390
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|D_iw[14]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_cpu_cpu.v Line: 3931
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|F_valid~0" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_cpu_cpu.v Line: 3313
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_dma_m_read_agent|hold_waitrequest" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/altera_merlin_master_agent.sv Line: 239
    Info (308011): Node  "ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_008|saved_grant[0]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_mm_interconnect_0_cmd_mux.sv Line: 259
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|E_alu_result~0" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_cpu_cpu.v Line: 3098
    Info (308011): Node  "ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_sysclk:the_ECE385_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_cpu_cpu_debug_slave_sysclk.v Line: 82
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg" File: d:/softwares/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 247
    Info (308011): Node  "altera_internal_jtag~TCKUTAP"
    Info (308011): Node  "altera_internal_jtag~TDIUTAP"
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]" File: d:/softwares/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 1584
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]" File: d:/softwares/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 1584
    Info (308011): Node  "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg" File: d:/softwares/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 255
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|F_valid~0" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_usb_nios2_cpu_cpu.v Line: 3313
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|R_ctrl_shift_rot" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_usb_nios2_cpu_cpu.v Line: 3390
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|D_iw[14]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_usb_nios2_cpu_cpu.v Line: 3931
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|ECE385_mm_interconnect_1_cmd_mux:cmd_mux_002|saved_grant[0]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_mm_interconnect_1_cmd_mux.sv Line: 245
    Info (308011): Node  "ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (308011): Node  "RESET_USB" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv Line: 200
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|E_alu_result~0" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_usb_nios2_cpu_cpu.v Line: 3098
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_keycode_s1_translator|read_latency_shift_reg[0]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 392
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308044): (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.
    Info (308011): Node  "ECE385:ECE385_sys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (308011): Node  "ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|reset_n" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_dma.v Line: 3294
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|src_data[42]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_mm_interconnect_0_cmd_mux.sv Line: 82
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|src_data[40]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_mm_interconnect_0_cmd_mux.sv Line: 82
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|src_data[41]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_mm_interconnect_0_cmd_mux.sv Line: 82
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|src_data[45]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_mm_interconnect_0_cmd_mux.sv Line: 82
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|src_data[43]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_mm_interconnect_0_cmd_mux.sv Line: 82
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|src_data[44]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_mm_interconnect_0_cmd_mux.sv Line: 82
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|src_data[39]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_mm_interconnect_0_cmd_mux.sv Line: 82
    Info (308011): Node  "RESET" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/project_top.sv Line: 200
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|reset_n" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_eth0_tx_dma.v Line: 2116
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|reset_n" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_eth1_tx_dma.v Line: 2116
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|reset_n" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_eth0_rx_dma.v Line: 1848
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|reset_n" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_eth0_rx_dma.v Line: 1848
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_nios2_pll:nios2_pll|ECE385_nios2_pll_altpll_8tn2:sd1|wire_pll7_clk[0]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_pll.v Line: 150
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|fifo_wr" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_jtag_uart.v Line: 378
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|fifo_wr" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_jtag_uart.v Line: 378
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|wr_rfifo" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_jtag_uart.v Line: 404
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|wr_rfifo" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_nios2_jtag_uart.v Line: 404
    Info (308011): Node  "ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (308011): Node  "~GND"
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|src_data[38]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_mm_interconnect_0_cmd_mux.sv Line: 82
    Info (308011): Node  "altera_internal_jtag~TCKUTAP"
    Info (308011): Node  "VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[115].entity_register|Dout~4" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/register.sv Line: 7
    Info (308011): Node  "ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux_011:cmd_mux_013|src_data[41]" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/qsys/synthesis/submodules/ECE385_mm_interconnect_0_cmd_mux_011.sv Line: 89
    Info (308011): Node  "VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[115].entity_register|Dout~24" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/register.sv Line: 7
    Info (308011): Node  "VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[232].entity_register|Dout~4" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/register.sv Line: 7
    Info (308011): Node  "VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[232].entity_register|Dout~22" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/register.sv Line: 7
    Info (308011): Node  "VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[232].entity_register|Dout~8" File: C:/Users/xuyh0/Desktop/zjui-ece385/final/register.sv Line: 7
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308006): Design Assistant information: finished post-synthesis analysis of current design -- generated 1194 information messages and 162 warning messages
Info: Quartus Prime Design Assistant was successful. 0 errors, 105 warnings
    Info: Peak virtual memory: 5185 megabytes
    Info: Processing ended: Sun Jun 02 11:41:30 2019
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:19


