# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do shifter8_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment\ 7 {C:/intelFPGA_lite/18.1/Assignment 7/gates.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:20 on Oct 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment 7" C:/intelFPGA_lite/18.1/Assignment 7/gates.v 
# -- Compiling module _inv
# -- Compiling module _nand2
# -- Compiling module _and2
# -- Compiling module _or2
# -- Compiling module _xor2
# -- Compiling module _and3
# -- Compiling module _and4
# -- Compiling module _and5
# -- Compiling module _or3
# -- Compiling module _or4
# -- Compiling module _or5
# -- Compiling module _inv_4bits
# -- Compiling module _and2_4bits
# -- Compiling module _or2_4bits
# -- Compiling module _xor2_4bits
# -- Compiling module _xnor2_4bits
# -- Compiling module _inv_32bits
# -- Compiling module _and2_32bits
# -- Compiling module _or2_32bits
# -- Compiling module _xor2_32bits
# -- Compiling module _xnor2_32bits
# 
# Top level modules:
# 	_nand2
# 	_and3
# 	_and4
# 	_and5
# 	_or3
# 	_or4
# 	_or5
# 	_and2_4bits
# 	_or2_4bits
# 	_inv_32bits
# 	_and2_32bits
# 	_or2_32bits
# 	_xor2_32bits
# 	_xnor2_32bits
# End time: 23:29:20 on Oct 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment\ 7 {C:/intelFPGA_lite/18.1/Assignment 7/mx2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:20 on Oct 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment 7" C:/intelFPGA_lite/18.1/Assignment 7/mx2.v 
# -- Compiling module mx2
# 
# Top level modules:
# 	mx2
# End time: 23:29:20 on Oct 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment\ 7 {C:/intelFPGA_lite/18.1/Assignment 7/mx4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:20 on Oct 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment 7" C:/intelFPGA_lite/18.1/Assignment 7/mx4.v 
# -- Compiling module mx4
# 
# Top level modules:
# 	mx4
# End time: 23:29:21 on Oct 19,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment\ 7 {C:/intelFPGA_lite/18.1/Assignment 7/LSL8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:21 on Oct 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment 7" C:/intelFPGA_lite/18.1/Assignment 7/LSL8.v 
# -- Compiling module LSL8
# 
# Top level modules:
# 	LSL8
# End time: 23:29:21 on Oct 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment\ 7 {C:/intelFPGA_lite/18.1/Assignment 7/LSR8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:21 on Oct 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment 7" C:/intelFPGA_lite/18.1/Assignment 7/LSR8.v 
# -- Compiling module LSR8
# 
# Top level modules:
# 	LSR8
# End time: 23:29:21 on Oct 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment\ 7 {C:/intelFPGA_lite/18.1/Assignment 7/ASR8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:21 on Oct 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment 7" C:/intelFPGA_lite/18.1/Assignment 7/ASR8.v 
# -- Compiling module ASR8
# 
# Top level modules:
# 	ASR8
# End time: 23:29:21 on Oct 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment\ 7 {C:/intelFPGA_lite/18.1/Assignment 7/shifter8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:21 on Oct 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment 7" C:/intelFPGA_lite/18.1/Assignment 7/shifter8.v 
# -- Compiling module shifter8
# 
# Top level modules:
# 	shifter8
# End time: 23:29:21 on Oct 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment\ 7 {C:/intelFPGA_lite/18.1/Assignment 7/_dff_r.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:21 on Oct 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment 7" C:/intelFPGA_lite/18.1/Assignment 7/_dff_r.v 
# -- Compiling module _dff_r
# 
# Top level modules:
# 	_dff_r
# End time: 23:29:21 on Oct 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment\ 7 {C:/intelFPGA_lite/18.1/Assignment 7/_register8_r.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:21 on Oct 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment 7" C:/intelFPGA_lite/18.1/Assignment 7/_register8_r.v 
# -- Compiling module _register8_r
# 
# Top level modules:
# 	_register8_r
# End time: 23:29:22 on Oct 19,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment\ 7 {C:/intelFPGA_lite/18.1/Assignment 7/cc_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:22 on Oct 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment 7" C:/intelFPGA_lite/18.1/Assignment 7/cc_logic.v 
# -- Compiling module cc_logic
# 
# Top level modules:
# 	cc_logic
# End time: 23:29:22 on Oct 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Assignment\ 7 {C:/intelFPGA_lite/18.1/Assignment 7/tb_shifter8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:22 on Oct 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Assignment 7" C:/intelFPGA_lite/18.1/Assignment 7/tb_shifter8.v 
# -- Compiling module tb_shifter8
# 
# Top level modules:
# 	tb_shifter8
# End time: 23:29:22 on Oct 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_shifter8
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_shifter8 
# Start time: 23:29:22 on Oct 19,2023
# Loading work.tb_shifter8
# Loading work.shifter8
# Loading work.cc_logic
# Loading work.LSL8
# Loading work.mx4
# Loading work.mx2
# Loading work._inv
# Loading work._nand2
# Loading work.LSR8
# Loading work.ASR8
# Loading work._register8_r
# Loading work._dff_r
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/Assignment 7/LSL8.v(17): [PCDPC] - Port size (1) does not match connection size (32) for port 'd3'. The port definition is at: C:/intelFPGA_lite/18.1/Assignment 7/mx4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_shifter8/test/u0/lsl8/u2 File: C:/intelFPGA_lite/18.1/Assignment 7/mx4.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/Assignment 7/LSL8.v(20): [PCDPC] - Port size (1) does not match connection size (32) for port 'd2'. The port definition is at: C:/intelFPGA_lite/18.1/Assignment 7/mx4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_shifter8/test/u0/lsl8/u1 File: C:/intelFPGA_lite/18.1/Assignment 7/mx4.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/Assignment 7/LSL8.v(20): [PCDPC] - Port size (1) does not match connection size (32) for port 'd3'. The port definition is at: C:/intelFPGA_lite/18.1/Assignment 7/mx4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_shifter8/test/u0/lsl8/u1 File: C:/intelFPGA_lite/18.1/Assignment 7/mx4.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/Assignment 7/LSL8.v(21): [PCDPC] - Port size (1) does not match connection size (32) for port 'd1'. The port definition is at: C:/intelFPGA_lite/18.1/Assignment 7/mx4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_shifter8/test/u0/lsl8/u0 File: C:/intelFPGA_lite/18.1/Assignment 7/mx4.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/Assignment 7/LSL8.v(21): [PCDPC] - Port size (1) does not match connection size (32) for port 'd2'. The port definition is at: C:/intelFPGA_lite/18.1/Assignment 7/mx4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_shifter8/test/u0/lsl8/u0 File: C:/intelFPGA_lite/18.1/Assignment 7/mx4.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/Assignment 7/LSL8.v(21): [PCDPC] - Port size (1) does not match connection size (32) for port 'd3'. The port definition is at: C:/intelFPGA_lite/18.1/Assignment 7/mx4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_shifter8/test/u0/lsl8/u0 File: C:/intelFPGA_lite/18.1/Assignment 7/mx4.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/Assignment 7/LSR8.v(7): [PCDPC] - Port size (1) does not match connection size (32) for port 'd1'. The port definition is at: C:/intelFPGA_lite/18.1/Assignment 7/mx4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_shifter8/test/u0/lsr8/u7 File: C:/intelFPGA_lite/18.1/Assignment 7/mx4.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/Assignment 7/LSR8.v(7): [PCDPC] - Port size (1) does not match connection size (32) for port 'd2'. The port definition is at: C:/intelFPGA_lite/18.1/Assignment 7/mx4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_shifter8/test/u0/lsr8/u7 File: C:/intelFPGA_lite/18.1/Assignment 7/mx4.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/Assignment 7/LSR8.v(7): [PCDPC] - Port size (1) does not match connection size (32) for port 'd3'. The port definition is at: C:/intelFPGA_lite/18.1/Assignment 7/mx4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_shifter8/test/u0/lsr8/u7 File: C:/intelFPGA_lite/18.1/Assignment 7/mx4.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/Assignment 7/LSR8.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'd2'. The port definition is at: C:/intelFPGA_lite/18.1/Assignment 7/mx4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_shifter8/test/u0/lsr8/u6 File: C:/intelFPGA_lite/18.1/Assignment 7/mx4.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/Assignment 7/LSR8.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'd3'. The port definition is at: C:/intelFPGA_lite/18.1/Assignment 7/mx4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_shifter8/test/u0/lsr8/u6 File: C:/intelFPGA_lite/18.1/Assignment 7/mx4.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/Assignment 7/LSR8.v(11): [PCDPC] - Port size (1) does not match connection size (32) for port 'd3'. The port definition is at: C:/intelFPGA_lite/18.1/Assignment 7/mx4.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_shifter8/test/u0/lsr8/u5 File: C:/intelFPGA_lite/18.1/Assignment 7/mx4.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/intelFPGA_lite/18.1/Assignment 7/tb_shifter8.v(29)
#    Time: 60 ns  Iteration: 0  Instance: /tb_shifter8
# Break in Module tb_shifter8 at C:/intelFPGA_lite/18.1/Assignment 7/tb_shifter8.v line 29
# End time: 23:32:10 on Oct 19,2023, Elapsed time: 0:02:48
# Errors: 0, Warnings: 12
