{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1767090304362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767090304362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 30 15:25:04 2025 " "Processing started: Tue Dec 30 15:25:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767090304362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767090304362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiper -c multiper " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiper -c multiper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767090304362 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1767090305161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1767090305162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "E:/tasks/TASK NO 2/multiper/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767090316489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767090316489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cubic.sv 1 1 " "Found 1 design units, including 1 entities, in source file cubic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cubic " "Found entity 1: cubic" {  } { { "cubic.sv" "" { Text "E:/tasks/TASK NO 2/multiper/cubic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767090316491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767090316491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_core " "Found entity 1: multiplier_core" {  } { { "multiplier_core.sv" "" { Text "E:/tasks/TASK NO 2/multiper/multiplier_core.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767090316493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767090316493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_multiplier " "Found entity 1: top_multiplier" {  } { { "top_multiplier.sv" "" { Text "E:/tasks/TASK NO 2/multiper/top_multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767090316496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767090316496 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"class\";  expecting a description transaction.sv(5) " "Verilog HDL syntax error at transaction.sv(5) near text: \"class\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "transaction.sv" "" { Text "E:/tasks/TASK NO 2/multiper/transaction.sv" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1767090316498 ""}
{ "Error" "EVRFX_VERI_MISSING_ENDIF" "transaction.sv(5) " "Verilog HDL syntax error at transaction.sv(5): unexpected end of file in If Statement" {  } { { "transaction.sv" "" { Text "E:/tasks/TASK NO 2/multiper/transaction.sv" 5 0 0 } }  } 0 10187 "Verilog HDL syntax error at %1!s!: unexpected end of file in If Statement" 0 0 "Analysis & Synthesis" 0 -1 1767090316499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transaction.sv 0 0 " "Found 0 design units, including 0 entities, in source file transaction.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767090316499 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"class\";  expecting a description transaction.sv(5) " "Verilog HDL syntax error at transaction.sv(5) near text: \"class\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "transaction.sv" "" { Text "E:/tasks/TASK NO 2/multiper/transaction.sv" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1767090316501 ""}
{ "Error" "EVRFX_VERI_MISSING_ENDIF" "transaction.sv(5) " "Verilog HDL syntax error at transaction.sv(5): unexpected end of file in If Statement" {  } { { "transaction.sv" "" { Text "E:/tasks/TASK NO 2/multiper/transaction.sv" 5 0 0 } }  } 0 10187 "Verilog HDL syntax error at %1!s!: unexpected end of file in If Statement" 0 0 "Analysis & Synthesis" 0 -1 1767090316501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generator.sv 0 0 " "Found 0 design units, including 0 entities, in source file generator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767090316502 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"class\";  expecting a description transaction.sv(5) " "Verilog HDL syntax error at transaction.sv(5) near text: \"class\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "transaction.sv" "" { Text "E:/tasks/TASK NO 2/multiper/transaction.sv" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1767090316503 ""}
{ "Error" "EVRFX_VERI_MISSING_ENDIF" "transaction.sv(5) " "Verilog HDL syntax error at transaction.sv(5): unexpected end of file in If Statement" {  } { { "transaction.sv" "" { Text "E:/tasks/TASK NO 2/multiper/transaction.sv" 5 0 0 } }  } 0 10187 "Verilog HDL syntax error at %1!s!: unexpected end of file in If Statement" 0 0 "Analysis & Synthesis" 0 -1 1767090316503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver.sv 0 0 " "Found 0 design units, including 0 entities, in source file driver.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767090316503 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"class\";  expecting a description transaction.sv(5) " "Verilog HDL syntax error at transaction.sv(5) near text: \"class\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "transaction.sv" "" { Text "E:/tasks/TASK NO 2/multiper/transaction.sv" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1767090316505 ""}
{ "Error" "EVRFX_VERI_MISSING_ENDIF" "transaction.sv(5) " "Verilog HDL syntax error at transaction.sv(5): unexpected end of file in If Statement" {  } { { "transaction.sv" "" { Text "E:/tasks/TASK NO 2/multiper/transaction.sv" 5 0 0 } }  } 0 10187 "Verilog HDL syntax error at %1!s!: unexpected end of file in If Statement" 0 0 "Analysis & Synthesis" 0 -1 1767090316505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monitor.sv 0 0 " "Found 0 design units, including 0 entities, in source file monitor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767090316506 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"class\";  expecting a description transaction.sv(5) " "Verilog HDL syntax error at transaction.sv(5) near text: \"class\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "transaction.sv" "" { Text "E:/tasks/TASK NO 2/multiper/transaction.sv" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1767090316508 ""}
{ "Error" "EVRFX_VERI_MISSING_ENDIF" "transaction.sv(5) " "Verilog HDL syntax error at transaction.sv(5): unexpected end of file in If Statement" {  } { { "transaction.sv" "" { Text "E:/tasks/TASK NO 2/multiper/transaction.sv" 5 0 0 } }  } 0 10187 "Verilog HDL syntax error at %1!s!: unexpected end of file in If Statement" 0 0 "Analysis & Synthesis" 0 -1 1767090316508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scoreboard.sv 0 0 " "Found 0 design units, including 0 entities, in source file scoreboard.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767090316508 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"class\";  expecting a description transaction.sv(5) " "Verilog HDL syntax error at transaction.sv(5) near text: \"class\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "transaction.sv" "" { Text "E:/tasks/TASK NO 2/multiper/transaction.sv" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1767090316509 ""}
{ "Error" "EVRFX_VERI_MISSING_ENDIF" "transaction.sv(5) " "Verilog HDL syntax error at transaction.sv(5): unexpected end of file in If Statement" {  } { { "transaction.sv" "" { Text "E:/tasks/TASK NO 2/multiper/transaction.sv" 5 0 0 } }  } 0 10187 "Verilog HDL syntax error at %1!s!: unexpected end of file in If Statement" 0 0 "Analysis & Synthesis" 0 -1 1767090316510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "environment.sv 0 0 " "Found 0 design units, including 0 entities, in source file environment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767090316510 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"class\";  expecting a description transaction.sv(5) " "Verilog HDL syntax error at transaction.sv(5) near text: \"class\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "transaction.sv" "" { Text "E:/tasks/TASK NO 2/multiper/transaction.sv" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1767090316511 ""}
{ "Error" "EVRFX_VERI_MISSING_ENDIF" "transaction.sv(5) " "Verilog HDL syntax error at transaction.sv(5): unexpected end of file in If Statement" {  } { { "transaction.sv" "" { Text "E:/tasks/TASK NO 2/multiper/transaction.sv" 5 0 0 } }  } 0 10187 "Verilog HDL syntax error at %1!s!: unexpected end of file in If Statement" 0 0 "Analysis & Synthesis" 0 -1 1767090316511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top.sv 0 0 " "Found 0 design units, including 0 entities, in source file tb_top.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767090316512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_intf " "Found entity 1: multiplier_intf" {  } { { "multiplier_intf.sv" "" { Text "E:/tasks/TASK NO 2/multiper/multiplier_intf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767090316513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767090316513 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 14 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767090316703 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 30 15:25:16 2025 " "Processing ended: Tue Dec 30 15:25:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767090316703 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767090316703 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767090316703 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1767090316703 ""}
