
Source.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d9c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08003ea8  08003ea8  00013ea8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003f18  08003f18  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08003f18  08003f18  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003f18  08003f18  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003f18  08003f18  00013f18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003f1c  08003f1c  00013f1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08003f20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001fc  20000078  08003f98  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000274  08003f98  00020274  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   000119b8  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002650  00000000  00000000  00031a59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dc0  00000000  00000000  000340b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cb8  00000000  00000000  00034e70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001905a  00000000  00000000  00035b28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001033c  00000000  00000000  0004eb82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008dad3  00000000  00000000  0005eebe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ec991  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c18  00000000  00000000  000ec9e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000078 	.word	0x20000078
 8000128:	00000000 	.word	0x00000000
 800012c:	08003e90 	.word	0x08003e90

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000007c 	.word	0x2000007c
 8000148:	08003e90 	.word	0x08003e90

0800014c <command_parser_fsm>:
 *  Created on: Nov 13, 2023
 *      Author: Admin
 */
#include "command_parser_fsm.h"

void command_parser_fsm(){
 800014c:	b5b0      	push	{r4, r5, r7, lr}
 800014e:	af00      	add	r7, sp, #0
	switch (parser_state) {
 8000150:	4b1d      	ldr	r3, [pc, #116]	; (80001c8 <command_parser_fsm+0x7c>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	2b01      	cmp	r3, #1
 8000156:	d002      	beq.n	800015e <command_parser_fsm+0x12>
 8000158:	2b02      	cmp	r3, #2
 800015a:	d00a      	beq.n	8000172 <command_parser_fsm+0x26>
					uart_state = UART_PROCESS;
				parser_state = PARSER_INIT;
			}
			break;
		default:
			break;
 800015c:	e032      	b.n	80001c4 <command_parser_fsm+0x78>
			if(temp == '!'){
 800015e:	4b1b      	ldr	r3, [pc, #108]	; (80001cc <command_parser_fsm+0x80>)
 8000160:	781b      	ldrb	r3, [r3, #0]
 8000162:	2b21      	cmp	r3, #33	; 0x21
 8000164:	d102      	bne.n	800016c <command_parser_fsm+0x20>
				parser_state = PARSER_END;
 8000166:	4b18      	ldr	r3, [pc, #96]	; (80001c8 <command_parser_fsm+0x7c>)
 8000168:	2202      	movs	r2, #2
 800016a:	601a      	str	r2, [r3, #0]
			clear();
 800016c:	f000 f836 	bl	80001dc <clear>
			break;
 8000170:	e028      	b.n	80001c4 <command_parser_fsm+0x78>
			if(temp == '!' ){
 8000172:	4b16      	ldr	r3, [pc, #88]	; (80001cc <command_parser_fsm+0x80>)
 8000174:	781b      	ldrb	r3, [r3, #0]
 8000176:	2b21      	cmp	r3, #33	; 0x21
 8000178:	d101      	bne.n	800017e <command_parser_fsm+0x32>
				clear();
 800017a:	f000 f82f 	bl	80001dc <clear>
			if(temp == '#'){
 800017e:	4b13      	ldr	r3, [pc, #76]	; (80001cc <command_parser_fsm+0x80>)
 8000180:	781b      	ldrb	r3, [r3, #0]
 8000182:	2b23      	cmp	r3, #35	; 0x23
 8000184:	d11d      	bne.n	80001c2 <command_parser_fsm+0x76>
				memcpy(command_data,buffer,sizeof(buffer));
 8000186:	4b12      	ldr	r3, [pc, #72]	; (80001d0 <command_parser_fsm+0x84>)
 8000188:	4a12      	ldr	r2, [pc, #72]	; (80001d4 <command_parser_fsm+0x88>)
 800018a:	6814      	ldr	r4, [r2, #0]
 800018c:	6850      	ldr	r0, [r2, #4]
 800018e:	6891      	ldr	r1, [r2, #8]
 8000190:	68d5      	ldr	r5, [r2, #12]
 8000192:	601c      	str	r4, [r3, #0]
 8000194:	6058      	str	r0, [r3, #4]
 8000196:	6099      	str	r1, [r3, #8]
 8000198:	60dd      	str	r5, [r3, #12]
 800019a:	6914      	ldr	r4, [r2, #16]
 800019c:	6950      	ldr	r0, [r2, #20]
 800019e:	6991      	ldr	r1, [r2, #24]
 80001a0:	611c      	str	r4, [r3, #16]
 80001a2:	6158      	str	r0, [r3, #20]
 80001a4:	6199      	str	r1, [r3, #24]
 80001a6:	8b92      	ldrh	r2, [r2, #28]
 80001a8:	839a      	strh	r2, [r3, #28]
				clear();
 80001aa:	f000 f817 	bl	80001dc <clear>
				if(uart_state == UART_IDLING)
 80001ae:	4b0a      	ldr	r3, [pc, #40]	; (80001d8 <command_parser_fsm+0x8c>)
 80001b0:	681b      	ldr	r3, [r3, #0]
 80001b2:	2b03      	cmp	r3, #3
 80001b4:	d102      	bne.n	80001bc <command_parser_fsm+0x70>
					uart_state = UART_PROCESS;
 80001b6:	4b08      	ldr	r3, [pc, #32]	; (80001d8 <command_parser_fsm+0x8c>)
 80001b8:	2204      	movs	r2, #4
 80001ba:	601a      	str	r2, [r3, #0]
				parser_state = PARSER_INIT;
 80001bc:	4b02      	ldr	r3, [pc, #8]	; (80001c8 <command_parser_fsm+0x7c>)
 80001be:	2201      	movs	r2, #1
 80001c0:	601a      	str	r2, [r3, #0]
			break;
 80001c2:	bf00      	nop
	}
}
 80001c4:	bf00      	nop
 80001c6:	bdb0      	pop	{r4, r5, r7, pc}
 80001c8:	20000004 	.word	0x20000004
 80001cc:	20000094 	.word	0x20000094
 80001d0:	200000fc 	.word	0x200000fc
 80001d4:	2000011c 	.word	0x2000011c
 80001d8:	20000000 	.word	0x20000000

080001dc <clear>:


int uart_state = UART_IDLING;
int	parser_state = PARSER_INIT;
uint8_t command_data[MAX_BUFFER_SIZE];
void clear(){
 80001dc:	b580      	push	{r7, lr}
 80001de:	af00      	add	r7, sp, #0
	memset(buffer,'\0', sizeof(buffer));
 80001e0:	221e      	movs	r2, #30
 80001e2:	2100      	movs	r1, #0
 80001e4:	4805      	ldr	r0, [pc, #20]	; (80001fc <clear+0x20>)
 80001e6:	f003 fa11 	bl	800360c <memset>
	index_buffer = 0;
 80001ea:	4b05      	ldr	r3, [pc, #20]	; (8000200 <clear+0x24>)
 80001ec:	2200      	movs	r2, #0
 80001ee:	701a      	strb	r2, [r3, #0]
	temp = '\0';
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <clear+0x28>)
 80001f2:	2200      	movs	r2, #0
 80001f4:	701a      	strb	r2, [r3, #0]
}
 80001f6:	bf00      	nop
 80001f8:	bd80      	pop	{r7, pc}
 80001fa:	bf00      	nop
 80001fc:	2000011c 	.word	0x2000011c
 8000200:	20000095 	.word	0x20000095
 8000204:	20000094 	.word	0x20000094

08000208 <HAL_UART_RxCpltCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint8_t temp = 0;
uint8_t index_buffer = 0;
uint8_t buffer_flag = 0;
void HAL_UART_RxCpltCallback( UART_HandleTypeDef *huart ){
 8000208:	b580      	push	{r7, lr}
 800020a:	b082      	sub	sp, #8
 800020c:	af00      	add	r7, sp, #0
 800020e:	6078      	str	r0, [r7, #4]
	if( huart->Instance == USART2 ) {
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	681b      	ldr	r3, [r3, #0]
 8000214:	4a13      	ldr	r2, [pc, #76]	; (8000264 <HAL_UART_RxCpltCallback+0x5c>)
 8000216:	4293      	cmp	r3, r2
 8000218:	d11f      	bne.n	800025a <HAL_UART_RxCpltCallback+0x52>
		HAL_UART_Transmit(&huart2 ,&temp , 1, 50);
 800021a:	2332      	movs	r3, #50	; 0x32
 800021c:	2201      	movs	r2, #1
 800021e:	4912      	ldr	r1, [pc, #72]	; (8000268 <HAL_UART_RxCpltCallback+0x60>)
 8000220:	4812      	ldr	r0, [pc, #72]	; (800026c <HAL_UART_RxCpltCallback+0x64>)
 8000222:	f002 fb93 	bl	800294c <HAL_UART_Transmit>
		buffer[index_buffer++] = temp;
 8000226:	4b12      	ldr	r3, [pc, #72]	; (8000270 <HAL_UART_RxCpltCallback+0x68>)
 8000228:	781b      	ldrb	r3, [r3, #0]
 800022a:	1c5a      	adds	r2, r3, #1
 800022c:	b2d1      	uxtb	r1, r2
 800022e:	4a10      	ldr	r2, [pc, #64]	; (8000270 <HAL_UART_RxCpltCallback+0x68>)
 8000230:	7011      	strb	r1, [r2, #0]
 8000232:	461a      	mov	r2, r3
 8000234:	4b0c      	ldr	r3, [pc, #48]	; (8000268 <HAL_UART_RxCpltCallback+0x60>)
 8000236:	7819      	ldrb	r1, [r3, #0]
 8000238:	4b0e      	ldr	r3, [pc, #56]	; (8000274 <HAL_UART_RxCpltCallback+0x6c>)
 800023a:	5499      	strb	r1, [r3, r2]
		if( index_buffer == 30) index_buffer = 0;
 800023c:	4b0c      	ldr	r3, [pc, #48]	; (8000270 <HAL_UART_RxCpltCallback+0x68>)
 800023e:	781b      	ldrb	r3, [r3, #0]
 8000240:	2b1e      	cmp	r3, #30
 8000242:	d102      	bne.n	800024a <HAL_UART_RxCpltCallback+0x42>
 8000244:	4b0a      	ldr	r3, [pc, #40]	; (8000270 <HAL_UART_RxCpltCallback+0x68>)
 8000246:	2200      	movs	r2, #0
 8000248:	701a      	strb	r2, [r3, #0]
		buffer_flag = 1;
 800024a:	4b0b      	ldr	r3, [pc, #44]	; (8000278 <HAL_UART_RxCpltCallback+0x70>)
 800024c:	2201      	movs	r2, #1
 800024e:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2 ,&temp , 1);
 8000250:	2201      	movs	r2, #1
 8000252:	4905      	ldr	r1, [pc, #20]	; (8000268 <HAL_UART_RxCpltCallback+0x60>)
 8000254:	4805      	ldr	r0, [pc, #20]	; (800026c <HAL_UART_RxCpltCallback+0x64>)
 8000256:	f002 fbfc 	bl	8002a52 <HAL_UART_Receive_IT>
	}
}
 800025a:	bf00      	nop
 800025c:	3708      	adds	r7, #8
 800025e:	46bd      	mov	sp, r7
 8000260:	bd80      	pop	{r7, pc}
 8000262:	bf00      	nop
 8000264:	40004400 	.word	0x40004400
 8000268:	20000094 	.word	0x20000094
 800026c:	200001b4 	.word	0x200001b4
 8000270:	20000095 	.word	0x20000095
 8000274:	2000011c 	.word	0x2000011c
 8000278:	20000096 	.word	0x20000096

0800027c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800027c:	b580      	push	{r7, lr}
 800027e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000280:	f000 fb8e 	bl	80009a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000284:	f000 f828 	bl	80002d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000288:	f000 f92a 	bl	80004e0 <MX_GPIO_Init>
  MX_ADC1_Init();
 800028c:	f000 f874 	bl	8000378 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8000290:	f000 f8fc 	bl	800048c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000294:	f000 f8ae 	bl	80003f4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000298:	480a      	ldr	r0, [pc, #40]	; (80002c4 <main+0x48>)
 800029a:	f001 ff6f 	bl	800217c <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart2 ,&temp , 1);
 800029e:	2201      	movs	r2, #1
 80002a0:	4909      	ldr	r1, [pc, #36]	; (80002c8 <main+0x4c>)
 80002a2:	480a      	ldr	r0, [pc, #40]	; (80002cc <main+0x50>)
 80002a4:	f002 fbd5 	bl	8002a52 <HAL_UART_Receive_IT>
  HAL_GPIO_WritePin(LED_RED_GPIO_Port , LED_RED_Pin, SET);
 80002a8:	2201      	movs	r2, #1
 80002aa:	2120      	movs	r1, #32
 80002ac:	4808      	ldr	r0, [pc, #32]	; (80002d0 <main+0x54>)
 80002ae:	f001 fa39 	bl	8001724 <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(buffer_flag == 1){
 80002b2:	4b08      	ldr	r3, [pc, #32]	; (80002d4 <main+0x58>)
 80002b4:	781b      	ldrb	r3, [r3, #0]
 80002b6:	2b01      	cmp	r3, #1
 80002b8:	d101      	bne.n	80002be <main+0x42>
		  command_parser_fsm();
 80002ba:	f7ff ff47 	bl	800014c <command_parser_fsm>
		  buffer_flag == 0;
	  }
	  uart_communication_fsm();
 80002be:	f000 faf1 	bl	80008a4 <uart_communication_fsm>
	  if(buffer_flag == 1){
 80002c2:	e7f6      	b.n	80002b2 <main+0x36>
 80002c4:	2000016c 	.word	0x2000016c
 80002c8:	20000094 	.word	0x20000094
 80002cc:	200001b4 	.word	0x200001b4
 80002d0:	40010800 	.word	0x40010800
 80002d4:	20000096 	.word	0x20000096

080002d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	b094      	sub	sp, #80	; 0x50
 80002dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80002e2:	2228      	movs	r2, #40	; 0x28
 80002e4:	2100      	movs	r1, #0
 80002e6:	4618      	mov	r0, r3
 80002e8:	f003 f990 	bl	800360c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002ec:	f107 0314 	add.w	r3, r7, #20
 80002f0:	2200      	movs	r2, #0
 80002f2:	601a      	str	r2, [r3, #0]
 80002f4:	605a      	str	r2, [r3, #4]
 80002f6:	609a      	str	r2, [r3, #8]
 80002f8:	60da      	str	r2, [r3, #12]
 80002fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002fc:	1d3b      	adds	r3, r7, #4
 80002fe:	2200      	movs	r2, #0
 8000300:	601a      	str	r2, [r3, #0]
 8000302:	605a      	str	r2, [r3, #4]
 8000304:	609a      	str	r2, [r3, #8]
 8000306:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000308:	2302      	movs	r3, #2
 800030a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800030c:	2301      	movs	r3, #1
 800030e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000310:	2310      	movs	r3, #16
 8000312:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000314:	2300      	movs	r3, #0
 8000316:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000318:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800031c:	4618      	mov	r0, r3
 800031e:	f001 fa19 	bl	8001754 <HAL_RCC_OscConfig>
 8000322:	4603      	mov	r3, r0
 8000324:	2b00      	cmp	r3, #0
 8000326:	d001      	beq.n	800032c <SystemClock_Config+0x54>
  {
    Error_Handler();
 8000328:	f000 f91a 	bl	8000560 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800032c:	230f      	movs	r3, #15
 800032e:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000330:	2300      	movs	r3, #0
 8000332:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000334:	2300      	movs	r3, #0
 8000336:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000338:	2300      	movs	r3, #0
 800033a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800033c:	2300      	movs	r3, #0
 800033e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000340:	f107 0314 	add.w	r3, r7, #20
 8000344:	2100      	movs	r1, #0
 8000346:	4618      	mov	r0, r3
 8000348:	f001 fc84 	bl	8001c54 <HAL_RCC_ClockConfig>
 800034c:	4603      	mov	r3, r0
 800034e:	2b00      	cmp	r3, #0
 8000350:	d001      	beq.n	8000356 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000352:	f000 f905 	bl	8000560 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000356:	2302      	movs	r3, #2
 8000358:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 800035a:	2300      	movs	r3, #0
 800035c:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800035e:	1d3b      	adds	r3, r7, #4
 8000360:	4618      	mov	r0, r3
 8000362:	f001 fe05 	bl	8001f70 <HAL_RCCEx_PeriphCLKConfig>
 8000366:	4603      	mov	r3, r0
 8000368:	2b00      	cmp	r3, #0
 800036a:	d001      	beq.n	8000370 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800036c:	f000 f8f8 	bl	8000560 <Error_Handler>
  }
}
 8000370:	bf00      	nop
 8000372:	3750      	adds	r7, #80	; 0x50
 8000374:	46bd      	mov	sp, r7
 8000376:	bd80      	pop	{r7, pc}

08000378 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000378:	b580      	push	{r7, lr}
 800037a:	b084      	sub	sp, #16
 800037c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800037e:	1d3b      	adds	r3, r7, #4
 8000380:	2200      	movs	r2, #0
 8000382:	601a      	str	r2, [r3, #0]
 8000384:	605a      	str	r2, [r3, #4]
 8000386:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000388:	4b18      	ldr	r3, [pc, #96]	; (80003ec <MX_ADC1_Init+0x74>)
 800038a:	4a19      	ldr	r2, [pc, #100]	; (80003f0 <MX_ADC1_Init+0x78>)
 800038c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800038e:	4b17      	ldr	r3, [pc, #92]	; (80003ec <MX_ADC1_Init+0x74>)
 8000390:	2200      	movs	r2, #0
 8000392:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000394:	4b15      	ldr	r3, [pc, #84]	; (80003ec <MX_ADC1_Init+0x74>)
 8000396:	2201      	movs	r2, #1
 8000398:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800039a:	4b14      	ldr	r3, [pc, #80]	; (80003ec <MX_ADC1_Init+0x74>)
 800039c:	2200      	movs	r2, #0
 800039e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80003a0:	4b12      	ldr	r3, [pc, #72]	; (80003ec <MX_ADC1_Init+0x74>)
 80003a2:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80003a6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80003a8:	4b10      	ldr	r3, [pc, #64]	; (80003ec <MX_ADC1_Init+0x74>)
 80003aa:	2200      	movs	r2, #0
 80003ac:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80003ae:	4b0f      	ldr	r3, [pc, #60]	; (80003ec <MX_ADC1_Init+0x74>)
 80003b0:	2201      	movs	r2, #1
 80003b2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80003b4:	480d      	ldr	r0, [pc, #52]	; (80003ec <MX_ADC1_Init+0x74>)
 80003b6:	f000 fb55 	bl	8000a64 <HAL_ADC_Init>
 80003ba:	4603      	mov	r3, r0
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d001      	beq.n	80003c4 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80003c0:	f000 f8ce 	bl	8000560 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80003c4:	2300      	movs	r3, #0
 80003c6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80003c8:	2301      	movs	r3, #1
 80003ca:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80003cc:	2300      	movs	r3, #0
 80003ce:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80003d0:	1d3b      	adds	r3, r7, #4
 80003d2:	4619      	mov	r1, r3
 80003d4:	4805      	ldr	r0, [pc, #20]	; (80003ec <MX_ADC1_Init+0x74>)
 80003d6:	f000 fcd7 	bl	8000d88 <HAL_ADC_ConfigChannel>
 80003da:	4603      	mov	r3, r0
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d001      	beq.n	80003e4 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80003e0:	f000 f8be 	bl	8000560 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80003e4:	bf00      	nop
 80003e6:	3710      	adds	r7, #16
 80003e8:	46bd      	mov	sp, r7
 80003ea:	bd80      	pop	{r7, pc}
 80003ec:	2000013c 	.word	0x2000013c
 80003f0:	40012400 	.word	0x40012400

080003f4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b086      	sub	sp, #24
 80003f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80003fa:	f107 0308 	add.w	r3, r7, #8
 80003fe:	2200      	movs	r2, #0
 8000400:	601a      	str	r2, [r3, #0]
 8000402:	605a      	str	r2, [r3, #4]
 8000404:	609a      	str	r2, [r3, #8]
 8000406:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000408:	463b      	mov	r3, r7
 800040a:	2200      	movs	r2, #0
 800040c:	601a      	str	r2, [r3, #0]
 800040e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000410:	4b1d      	ldr	r3, [pc, #116]	; (8000488 <MX_TIM2_Init+0x94>)
 8000412:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000416:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000418:	4b1b      	ldr	r3, [pc, #108]	; (8000488 <MX_TIM2_Init+0x94>)
 800041a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800041e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000420:	4b19      	ldr	r3, [pc, #100]	; (8000488 <MX_TIM2_Init+0x94>)
 8000422:	2200      	movs	r2, #0
 8000424:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000426:	4b18      	ldr	r3, [pc, #96]	; (8000488 <MX_TIM2_Init+0x94>)
 8000428:	2209      	movs	r2, #9
 800042a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800042c:	4b16      	ldr	r3, [pc, #88]	; (8000488 <MX_TIM2_Init+0x94>)
 800042e:	2200      	movs	r2, #0
 8000430:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000432:	4b15      	ldr	r3, [pc, #84]	; (8000488 <MX_TIM2_Init+0x94>)
 8000434:	2200      	movs	r2, #0
 8000436:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000438:	4813      	ldr	r0, [pc, #76]	; (8000488 <MX_TIM2_Init+0x94>)
 800043a:	f001 fe4f 	bl	80020dc <HAL_TIM_Base_Init>
 800043e:	4603      	mov	r3, r0
 8000440:	2b00      	cmp	r3, #0
 8000442:	d001      	beq.n	8000448 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000444:	f000 f88c 	bl	8000560 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000448:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800044c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800044e:	f107 0308 	add.w	r3, r7, #8
 8000452:	4619      	mov	r1, r3
 8000454:	480c      	ldr	r0, [pc, #48]	; (8000488 <MX_TIM2_Init+0x94>)
 8000456:	f001 ffe5 	bl	8002424 <HAL_TIM_ConfigClockSource>
 800045a:	4603      	mov	r3, r0
 800045c:	2b00      	cmp	r3, #0
 800045e:	d001      	beq.n	8000464 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000460:	f000 f87e 	bl	8000560 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000464:	2300      	movs	r3, #0
 8000466:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000468:	2300      	movs	r3, #0
 800046a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800046c:	463b      	mov	r3, r7
 800046e:	4619      	mov	r1, r3
 8000470:	4805      	ldr	r0, [pc, #20]	; (8000488 <MX_TIM2_Init+0x94>)
 8000472:	f002 f9b1 	bl	80027d8 <HAL_TIMEx_MasterConfigSynchronization>
 8000476:	4603      	mov	r3, r0
 8000478:	2b00      	cmp	r3, #0
 800047a:	d001      	beq.n	8000480 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800047c:	f000 f870 	bl	8000560 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000480:	bf00      	nop
 8000482:	3718      	adds	r7, #24
 8000484:	46bd      	mov	sp, r7
 8000486:	bd80      	pop	{r7, pc}
 8000488:	2000016c 	.word	0x2000016c

0800048c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000490:	4b11      	ldr	r3, [pc, #68]	; (80004d8 <MX_USART2_UART_Init+0x4c>)
 8000492:	4a12      	ldr	r2, [pc, #72]	; (80004dc <MX_USART2_UART_Init+0x50>)
 8000494:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000496:	4b10      	ldr	r3, [pc, #64]	; (80004d8 <MX_USART2_UART_Init+0x4c>)
 8000498:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800049c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800049e:	4b0e      	ldr	r3, [pc, #56]	; (80004d8 <MX_USART2_UART_Init+0x4c>)
 80004a0:	2200      	movs	r2, #0
 80004a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80004a4:	4b0c      	ldr	r3, [pc, #48]	; (80004d8 <MX_USART2_UART_Init+0x4c>)
 80004a6:	2200      	movs	r2, #0
 80004a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80004aa:	4b0b      	ldr	r3, [pc, #44]	; (80004d8 <MX_USART2_UART_Init+0x4c>)
 80004ac:	2200      	movs	r2, #0
 80004ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80004b0:	4b09      	ldr	r3, [pc, #36]	; (80004d8 <MX_USART2_UART_Init+0x4c>)
 80004b2:	220c      	movs	r2, #12
 80004b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004b6:	4b08      	ldr	r3, [pc, #32]	; (80004d8 <MX_USART2_UART_Init+0x4c>)
 80004b8:	2200      	movs	r2, #0
 80004ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80004bc:	4b06      	ldr	r3, [pc, #24]	; (80004d8 <MX_USART2_UART_Init+0x4c>)
 80004be:	2200      	movs	r2, #0
 80004c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80004c2:	4805      	ldr	r0, [pc, #20]	; (80004d8 <MX_USART2_UART_Init+0x4c>)
 80004c4:	f002 f9f2 	bl	80028ac <HAL_UART_Init>
 80004c8:	4603      	mov	r3, r0
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d001      	beq.n	80004d2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80004ce:	f000 f847 	bl	8000560 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80004d2:	bf00      	nop
 80004d4:	bd80      	pop	{r7, pc}
 80004d6:	bf00      	nop
 80004d8:	200001b4 	.word	0x200001b4
 80004dc:	40004400 	.word	0x40004400

080004e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b086      	sub	sp, #24
 80004e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004e6:	f107 0308 	add.w	r3, r7, #8
 80004ea:	2200      	movs	r2, #0
 80004ec:	601a      	str	r2, [r3, #0]
 80004ee:	605a      	str	r2, [r3, #4]
 80004f0:	609a      	str	r2, [r3, #8]
 80004f2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004f4:	4b11      	ldr	r3, [pc, #68]	; (800053c <MX_GPIO_Init+0x5c>)
 80004f6:	699b      	ldr	r3, [r3, #24]
 80004f8:	4a10      	ldr	r2, [pc, #64]	; (800053c <MX_GPIO_Init+0x5c>)
 80004fa:	f043 0304 	orr.w	r3, r3, #4
 80004fe:	6193      	str	r3, [r2, #24]
 8000500:	4b0e      	ldr	r3, [pc, #56]	; (800053c <MX_GPIO_Init+0x5c>)
 8000502:	699b      	ldr	r3, [r3, #24]
 8000504:	f003 0304 	and.w	r3, r3, #4
 8000508:	607b      	str	r3, [r7, #4]
 800050a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 800050c:	2200      	movs	r2, #0
 800050e:	2120      	movs	r1, #32
 8000510:	480b      	ldr	r0, [pc, #44]	; (8000540 <MX_GPIO_Init+0x60>)
 8000512:	f001 f907 	bl	8001724 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin;
 8000516:	2320      	movs	r3, #32
 8000518:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800051a:	2301      	movs	r3, #1
 800051c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800051e:	2300      	movs	r3, #0
 8000520:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000522:	2302      	movs	r3, #2
 8000524:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 8000526:	f107 0308 	add.w	r3, r7, #8
 800052a:	4619      	mov	r1, r3
 800052c:	4804      	ldr	r0, [pc, #16]	; (8000540 <MX_GPIO_Init+0x60>)
 800052e:	f000 ff7f 	bl	8001430 <HAL_GPIO_Init>

}
 8000532:	bf00      	nop
 8000534:	3718      	adds	r7, #24
 8000536:	46bd      	mov	sp, r7
 8000538:	bd80      	pop	{r7, pc}
 800053a:	bf00      	nop
 800053c:	40021000 	.word	0x40021000
 8000540:	40010800 	.word	0x40010800

08000544 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000544:	b580      	push	{r7, lr}
 8000546:	b082      	sub	sp, #8
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
	timerRun(0); // led duration
 800054c:	2000      	movs	r0, #0
 800054e:	f000 f825 	bl	800059c <timerRun>
	timerRun(1); // wait 3s
 8000552:	2001      	movs	r0, #1
 8000554:	f000 f822 	bl	800059c <timerRun>

};
 8000558:	bf00      	nop
 800055a:	3708      	adds	r7, #8
 800055c:	46bd      	mov	sp, r7
 800055e:	bd80      	pop	{r7, pc}

08000560 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000564:	b672      	cpsid	i
}
 8000566:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000568:	e7fe      	b.n	8000568 <Error_Handler+0x8>
	...

0800056c <setTimer>:
#include "software_timer.h"

int timer_counter[10] = {0};
int timer_flag[10] = {0};

void setTimer(int duration, int timerId){
 800056c:	b480      	push	{r7}
 800056e:	b083      	sub	sp, #12
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
 8000574:	6039      	str	r1, [r7, #0]
	timer_counter[timerId] = duration;
 8000576:	4907      	ldr	r1, [pc, #28]	; (8000594 <setTimer+0x28>)
 8000578:	683b      	ldr	r3, [r7, #0]
 800057a:	687a      	ldr	r2, [r7, #4]
 800057c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[timerId] = 0;
 8000580:	4a05      	ldr	r2, [pc, #20]	; (8000598 <setTimer+0x2c>)
 8000582:	683b      	ldr	r3, [r7, #0]
 8000584:	2100      	movs	r1, #0
 8000586:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800058a:	bf00      	nop
 800058c:	370c      	adds	r7, #12
 800058e:	46bd      	mov	sp, r7
 8000590:	bc80      	pop	{r7}
 8000592:	4770      	bx	lr
 8000594:	20000098 	.word	0x20000098
 8000598:	200000c0 	.word	0x200000c0

0800059c <timerRun>:
void timerRun(int timerId){
 800059c:	b480      	push	{r7}
 800059e:	b083      	sub	sp, #12
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
	if(timer_counter[timerId] > 0){
 80005a4:	4a0f      	ldr	r2, [pc, #60]	; (80005e4 <timerRun+0x48>)
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	dd13      	ble.n	80005d8 <timerRun+0x3c>
		timer_counter[timerId]--;
 80005b0:	4a0c      	ldr	r2, [pc, #48]	; (80005e4 <timerRun+0x48>)
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005b8:	1e5a      	subs	r2, r3, #1
 80005ba:	490a      	ldr	r1, [pc, #40]	; (80005e4 <timerRun+0x48>)
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if(timer_counter[timerId] <= 0){
 80005c2:	4a08      	ldr	r2, [pc, #32]	; (80005e4 <timerRun+0x48>)
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	dc04      	bgt.n	80005d8 <timerRun+0x3c>
			timer_flag[timerId] = 1;
 80005ce:	4a06      	ldr	r2, [pc, #24]	; (80005e8 <timerRun+0x4c>)
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	2101      	movs	r1, #1
 80005d4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		}
	}
}
 80005d8:	bf00      	nop
 80005da:	370c      	adds	r7, #12
 80005dc:	46bd      	mov	sp, r7
 80005de:	bc80      	pop	{r7}
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop
 80005e4:	20000098 	.word	0x20000098
 80005e8:	200000c0 	.word	0x200000c0

080005ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	b085      	sub	sp, #20
 80005f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80005f2:	4b15      	ldr	r3, [pc, #84]	; (8000648 <HAL_MspInit+0x5c>)
 80005f4:	699b      	ldr	r3, [r3, #24]
 80005f6:	4a14      	ldr	r2, [pc, #80]	; (8000648 <HAL_MspInit+0x5c>)
 80005f8:	f043 0301 	orr.w	r3, r3, #1
 80005fc:	6193      	str	r3, [r2, #24]
 80005fe:	4b12      	ldr	r3, [pc, #72]	; (8000648 <HAL_MspInit+0x5c>)
 8000600:	699b      	ldr	r3, [r3, #24]
 8000602:	f003 0301 	and.w	r3, r3, #1
 8000606:	60bb      	str	r3, [r7, #8]
 8000608:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800060a:	4b0f      	ldr	r3, [pc, #60]	; (8000648 <HAL_MspInit+0x5c>)
 800060c:	69db      	ldr	r3, [r3, #28]
 800060e:	4a0e      	ldr	r2, [pc, #56]	; (8000648 <HAL_MspInit+0x5c>)
 8000610:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000614:	61d3      	str	r3, [r2, #28]
 8000616:	4b0c      	ldr	r3, [pc, #48]	; (8000648 <HAL_MspInit+0x5c>)
 8000618:	69db      	ldr	r3, [r3, #28]
 800061a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800061e:	607b      	str	r3, [r7, #4]
 8000620:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000622:	4b0a      	ldr	r3, [pc, #40]	; (800064c <HAL_MspInit+0x60>)
 8000624:	685b      	ldr	r3, [r3, #4]
 8000626:	60fb      	str	r3, [r7, #12]
 8000628:	68fb      	ldr	r3, [r7, #12]
 800062a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800062e:	60fb      	str	r3, [r7, #12]
 8000630:	68fb      	ldr	r3, [r7, #12]
 8000632:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000636:	60fb      	str	r3, [r7, #12]
 8000638:	4a04      	ldr	r2, [pc, #16]	; (800064c <HAL_MspInit+0x60>)
 800063a:	68fb      	ldr	r3, [r7, #12]
 800063c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800063e:	bf00      	nop
 8000640:	3714      	adds	r7, #20
 8000642:	46bd      	mov	sp, r7
 8000644:	bc80      	pop	{r7}
 8000646:	4770      	bx	lr
 8000648:	40021000 	.word	0x40021000
 800064c:	40010000 	.word	0x40010000

08000650 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b088      	sub	sp, #32
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000658:	f107 0310 	add.w	r3, r7, #16
 800065c:	2200      	movs	r2, #0
 800065e:	601a      	str	r2, [r3, #0]
 8000660:	605a      	str	r2, [r3, #4]
 8000662:	609a      	str	r2, [r3, #8]
 8000664:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	4a14      	ldr	r2, [pc, #80]	; (80006bc <HAL_ADC_MspInit+0x6c>)
 800066c:	4293      	cmp	r3, r2
 800066e:	d121      	bne.n	80006b4 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000670:	4b13      	ldr	r3, [pc, #76]	; (80006c0 <HAL_ADC_MspInit+0x70>)
 8000672:	699b      	ldr	r3, [r3, #24]
 8000674:	4a12      	ldr	r2, [pc, #72]	; (80006c0 <HAL_ADC_MspInit+0x70>)
 8000676:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800067a:	6193      	str	r3, [r2, #24]
 800067c:	4b10      	ldr	r3, [pc, #64]	; (80006c0 <HAL_ADC_MspInit+0x70>)
 800067e:	699b      	ldr	r3, [r3, #24]
 8000680:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000684:	60fb      	str	r3, [r7, #12]
 8000686:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000688:	4b0d      	ldr	r3, [pc, #52]	; (80006c0 <HAL_ADC_MspInit+0x70>)
 800068a:	699b      	ldr	r3, [r3, #24]
 800068c:	4a0c      	ldr	r2, [pc, #48]	; (80006c0 <HAL_ADC_MspInit+0x70>)
 800068e:	f043 0304 	orr.w	r3, r3, #4
 8000692:	6193      	str	r3, [r2, #24]
 8000694:	4b0a      	ldr	r3, [pc, #40]	; (80006c0 <HAL_ADC_MspInit+0x70>)
 8000696:	699b      	ldr	r3, [r3, #24]
 8000698:	f003 0304 	and.w	r3, r3, #4
 800069c:	60bb      	str	r3, [r7, #8]
 800069e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80006a0:	2301      	movs	r3, #1
 80006a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006a4:	2303      	movs	r3, #3
 80006a6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006a8:	f107 0310 	add.w	r3, r7, #16
 80006ac:	4619      	mov	r1, r3
 80006ae:	4805      	ldr	r0, [pc, #20]	; (80006c4 <HAL_ADC_MspInit+0x74>)
 80006b0:	f000 febe 	bl	8001430 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80006b4:	bf00      	nop
 80006b6:	3720      	adds	r7, #32
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	40012400 	.word	0x40012400
 80006c0:	40021000 	.word	0x40021000
 80006c4:	40010800 	.word	0x40010800

080006c8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b084      	sub	sp, #16
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80006d8:	d113      	bne.n	8000702 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80006da:	4b0c      	ldr	r3, [pc, #48]	; (800070c <HAL_TIM_Base_MspInit+0x44>)
 80006dc:	69db      	ldr	r3, [r3, #28]
 80006de:	4a0b      	ldr	r2, [pc, #44]	; (800070c <HAL_TIM_Base_MspInit+0x44>)
 80006e0:	f043 0301 	orr.w	r3, r3, #1
 80006e4:	61d3      	str	r3, [r2, #28]
 80006e6:	4b09      	ldr	r3, [pc, #36]	; (800070c <HAL_TIM_Base_MspInit+0x44>)
 80006e8:	69db      	ldr	r3, [r3, #28]
 80006ea:	f003 0301 	and.w	r3, r3, #1
 80006ee:	60fb      	str	r3, [r7, #12]
 80006f0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80006f2:	2200      	movs	r2, #0
 80006f4:	2100      	movs	r1, #0
 80006f6:	201c      	movs	r0, #28
 80006f8:	f000 fdb1 	bl	800125e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80006fc:	201c      	movs	r0, #28
 80006fe:	f000 fdca 	bl	8001296 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000702:	bf00      	nop
 8000704:	3710      	adds	r7, #16
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	40021000 	.word	0x40021000

08000710 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b088      	sub	sp, #32
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000718:	f107 0310 	add.w	r3, r7, #16
 800071c:	2200      	movs	r2, #0
 800071e:	601a      	str	r2, [r3, #0]
 8000720:	605a      	str	r2, [r3, #4]
 8000722:	609a      	str	r2, [r3, #8]
 8000724:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	4a1f      	ldr	r2, [pc, #124]	; (80007a8 <HAL_UART_MspInit+0x98>)
 800072c:	4293      	cmp	r3, r2
 800072e:	d137      	bne.n	80007a0 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000730:	4b1e      	ldr	r3, [pc, #120]	; (80007ac <HAL_UART_MspInit+0x9c>)
 8000732:	69db      	ldr	r3, [r3, #28]
 8000734:	4a1d      	ldr	r2, [pc, #116]	; (80007ac <HAL_UART_MspInit+0x9c>)
 8000736:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800073a:	61d3      	str	r3, [r2, #28]
 800073c:	4b1b      	ldr	r3, [pc, #108]	; (80007ac <HAL_UART_MspInit+0x9c>)
 800073e:	69db      	ldr	r3, [r3, #28]
 8000740:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000744:	60fb      	str	r3, [r7, #12]
 8000746:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000748:	4b18      	ldr	r3, [pc, #96]	; (80007ac <HAL_UART_MspInit+0x9c>)
 800074a:	699b      	ldr	r3, [r3, #24]
 800074c:	4a17      	ldr	r2, [pc, #92]	; (80007ac <HAL_UART_MspInit+0x9c>)
 800074e:	f043 0304 	orr.w	r3, r3, #4
 8000752:	6193      	str	r3, [r2, #24]
 8000754:	4b15      	ldr	r3, [pc, #84]	; (80007ac <HAL_UART_MspInit+0x9c>)
 8000756:	699b      	ldr	r3, [r3, #24]
 8000758:	f003 0304 	and.w	r3, r3, #4
 800075c:	60bb      	str	r3, [r7, #8]
 800075e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000760:	2304      	movs	r3, #4
 8000762:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000764:	2302      	movs	r3, #2
 8000766:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000768:	2303      	movs	r3, #3
 800076a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800076c:	f107 0310 	add.w	r3, r7, #16
 8000770:	4619      	mov	r1, r3
 8000772:	480f      	ldr	r0, [pc, #60]	; (80007b0 <HAL_UART_MspInit+0xa0>)
 8000774:	f000 fe5c 	bl	8001430 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000778:	2308      	movs	r3, #8
 800077a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800077c:	2300      	movs	r3, #0
 800077e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000780:	2300      	movs	r3, #0
 8000782:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000784:	f107 0310 	add.w	r3, r7, #16
 8000788:	4619      	mov	r1, r3
 800078a:	4809      	ldr	r0, [pc, #36]	; (80007b0 <HAL_UART_MspInit+0xa0>)
 800078c:	f000 fe50 	bl	8001430 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000790:	2200      	movs	r2, #0
 8000792:	2100      	movs	r1, #0
 8000794:	2026      	movs	r0, #38	; 0x26
 8000796:	f000 fd62 	bl	800125e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800079a:	2026      	movs	r0, #38	; 0x26
 800079c:	f000 fd7b 	bl	8001296 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80007a0:	bf00      	nop
 80007a2:	3720      	adds	r7, #32
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bd80      	pop	{r7, pc}
 80007a8:	40004400 	.word	0x40004400
 80007ac:	40021000 	.word	0x40021000
 80007b0:	40010800 	.word	0x40010800

080007b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007b4:	b480      	push	{r7}
 80007b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80007b8:	e7fe      	b.n	80007b8 <NMI_Handler+0x4>

080007ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007ba:	b480      	push	{r7}
 80007bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007be:	e7fe      	b.n	80007be <HardFault_Handler+0x4>

080007c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007c0:	b480      	push	{r7}
 80007c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007c4:	e7fe      	b.n	80007c4 <MemManage_Handler+0x4>

080007c6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007c6:	b480      	push	{r7}
 80007c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007ca:	e7fe      	b.n	80007ca <BusFault_Handler+0x4>

080007cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007d0:	e7fe      	b.n	80007d0 <UsageFault_Handler+0x4>

080007d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007d2:	b480      	push	{r7}
 80007d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007d6:	bf00      	nop
 80007d8:	46bd      	mov	sp, r7
 80007da:	bc80      	pop	{r7}
 80007dc:	4770      	bx	lr

080007de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007de:	b480      	push	{r7}
 80007e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007e2:	bf00      	nop
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bc80      	pop	{r7}
 80007e8:	4770      	bx	lr

080007ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007ea:	b480      	push	{r7}
 80007ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007ee:	bf00      	nop
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bc80      	pop	{r7}
 80007f4:	4770      	bx	lr

080007f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007f6:	b580      	push	{r7, lr}
 80007f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007fa:	f000 f917 	bl	8000a2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007fe:	bf00      	nop
 8000800:	bd80      	pop	{r7, pc}
	...

08000804 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000808:	4802      	ldr	r0, [pc, #8]	; (8000814 <TIM2_IRQHandler+0x10>)
 800080a:	f001 fd03 	bl	8002214 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800080e:	bf00      	nop
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	2000016c 	.word	0x2000016c

08000818 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800081c:	4802      	ldr	r0, [pc, #8]	; (8000828 <USART2_IRQHandler+0x10>)
 800081e:	f002 f93d 	bl	8002a9c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000822:	bf00      	nop
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	200001b4 	.word	0x200001b4

0800082c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b086      	sub	sp, #24
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000834:	4a14      	ldr	r2, [pc, #80]	; (8000888 <_sbrk+0x5c>)
 8000836:	4b15      	ldr	r3, [pc, #84]	; (800088c <_sbrk+0x60>)
 8000838:	1ad3      	subs	r3, r2, r3
 800083a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800083c:	697b      	ldr	r3, [r7, #20]
 800083e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000840:	4b13      	ldr	r3, [pc, #76]	; (8000890 <_sbrk+0x64>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	2b00      	cmp	r3, #0
 8000846:	d102      	bne.n	800084e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000848:	4b11      	ldr	r3, [pc, #68]	; (8000890 <_sbrk+0x64>)
 800084a:	4a12      	ldr	r2, [pc, #72]	; (8000894 <_sbrk+0x68>)
 800084c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800084e:	4b10      	ldr	r3, [pc, #64]	; (8000890 <_sbrk+0x64>)
 8000850:	681a      	ldr	r2, [r3, #0]
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	4413      	add	r3, r2
 8000856:	693a      	ldr	r2, [r7, #16]
 8000858:	429a      	cmp	r2, r3
 800085a:	d207      	bcs.n	800086c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800085c:	f002 fe9e 	bl	800359c <__errno>
 8000860:	4603      	mov	r3, r0
 8000862:	220c      	movs	r2, #12
 8000864:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000866:	f04f 33ff 	mov.w	r3, #4294967295
 800086a:	e009      	b.n	8000880 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800086c:	4b08      	ldr	r3, [pc, #32]	; (8000890 <_sbrk+0x64>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000872:	4b07      	ldr	r3, [pc, #28]	; (8000890 <_sbrk+0x64>)
 8000874:	681a      	ldr	r2, [r3, #0]
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	4413      	add	r3, r2
 800087a:	4a05      	ldr	r2, [pc, #20]	; (8000890 <_sbrk+0x64>)
 800087c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800087e:	68fb      	ldr	r3, [r7, #12]
}
 8000880:	4618      	mov	r0, r3
 8000882:	3718      	adds	r7, #24
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}
 8000888:	20002800 	.word	0x20002800
 800088c:	00000400 	.word	0x00000400
 8000890:	200000e8 	.word	0x200000e8
 8000894:	20000278 	.word	0x20000278

08000898 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800089c:	bf00      	nop
 800089e:	46bd      	mov	sp, r7
 80008a0:	bc80      	pop	{r7}
 80008a2:	4770      	bx	lr

080008a4 <uart_communication_fsm>:
char RESP_OK[] = "OK#";
char RESP_RST[] = "RST#";
uint32_t ADC_value = 0;
uint32_t ADC_temp = 0;

void uart_communication_fsm(){
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0
	switch (uart_state) {
 80008a8:	4b21      	ldr	r3, [pc, #132]	; (8000930 <uart_communication_fsm+0x8c>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	2b05      	cmp	r3, #5
 80008ae:	d01b      	beq.n	80008e8 <uart_communication_fsm+0x44>
 80008b0:	2b05      	cmp	r3, #5
 80008b2:	dc35      	bgt.n	8000920 <uart_communication_fsm+0x7c>
 80008b4:	2b03      	cmp	r3, #3
 80008b6:	d035      	beq.n	8000924 <uart_communication_fsm+0x80>
 80008b8:	2b04      	cmp	r3, #4
 80008ba:	d000      	beq.n	80008be <uart_communication_fsm+0x1a>
//				parser_state = PARSER_INIT;
//			}
//			break;
		default:

			break;
 80008bc:	e030      	b.n	8000920 <uart_communication_fsm+0x7c>
			if(memcmp(command_data,"OK#",3) == 0){
 80008be:	2203      	movs	r2, #3
 80008c0:	491c      	ldr	r1, [pc, #112]	; (8000934 <uart_communication_fsm+0x90>)
 80008c2:	481d      	ldr	r0, [pc, #116]	; (8000938 <uart_communication_fsm+0x94>)
 80008c4:	f002 fe94 	bl	80035f0 <memcmp>
 80008c8:	4603      	mov	r3, r0
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d12c      	bne.n	8000928 <uart_communication_fsm+0x84>
				uart_state = UART_SEND;
 80008ce:	4b18      	ldr	r3, [pc, #96]	; (8000930 <uart_communication_fsm+0x8c>)
 80008d0:	2205      	movs	r2, #5
 80008d2:	601a      	str	r2, [r3, #0]
				HAL_ADC_Start(&hadc1);
 80008d4:	4819      	ldr	r0, [pc, #100]	; (800093c <uart_communication_fsm+0x98>)
 80008d6:	f000 f99d 	bl	8000c14 <HAL_ADC_Start>
				ADC_value = HAL_ADC_GetValue(&hadc1);
 80008da:	4818      	ldr	r0, [pc, #96]	; (800093c <uart_communication_fsm+0x98>)
 80008dc:	f000 fa48 	bl	8000d70 <HAL_ADC_GetValue>
 80008e0:	4603      	mov	r3, r0
 80008e2:	4a17      	ldr	r2, [pc, #92]	; (8000940 <uart_communication_fsm+0x9c>)
 80008e4:	6013      	str	r3, [r2, #0]
			break;
 80008e6:	e01f      	b.n	8000928 <uart_communication_fsm+0x84>
			uart_state = UART_IDLING;
 80008e8:	4b11      	ldr	r3, [pc, #68]	; (8000930 <uart_communication_fsm+0x8c>)
 80008ea:	2203      	movs	r2, #3
 80008ec:	601a      	str	r2, [r3, #0]
			setTimer(300, 1);
 80008ee:	2101      	movs	r1, #1
 80008f0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80008f4:	f7ff fe3a 	bl	800056c <setTimer>
			ADC_temp = ADC_value;
 80008f8:	4b11      	ldr	r3, [pc, #68]	; (8000940 <uart_communication_fsm+0x9c>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	4a11      	ldr	r2, [pc, #68]	; (8000944 <uart_communication_fsm+0xa0>)
 80008fe:	6013      	str	r3, [r2, #0]
			HAL_UART_Transmit(&huart2 ,(void*)str, sprintf(str , "\r\n!ADC=%d#\r", ADC_temp), 1000);
 8000900:	4b10      	ldr	r3, [pc, #64]	; (8000944 <uart_communication_fsm+0xa0>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	461a      	mov	r2, r3
 8000906:	4910      	ldr	r1, [pc, #64]	; (8000948 <uart_communication_fsm+0xa4>)
 8000908:	4810      	ldr	r0, [pc, #64]	; (800094c <uart_communication_fsm+0xa8>)
 800090a:	f002 fe87 	bl	800361c <siprintf>
 800090e:	4603      	mov	r3, r0
 8000910:	b29a      	uxth	r2, r3
 8000912:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000916:	490d      	ldr	r1, [pc, #52]	; (800094c <uart_communication_fsm+0xa8>)
 8000918:	480d      	ldr	r0, [pc, #52]	; (8000950 <uart_communication_fsm+0xac>)
 800091a:	f002 f817 	bl	800294c <HAL_UART_Transmit>
			break;
 800091e:	e004      	b.n	800092a <uart_communication_fsm+0x86>
			break;
 8000920:	bf00      	nop
 8000922:	e002      	b.n	800092a <uart_communication_fsm+0x86>
				break;
 8000924:	bf00      	nop
 8000926:	e000      	b.n	800092a <uart_communication_fsm+0x86>
			break;
 8000928:	bf00      	nop
	}
}
 800092a:	bf00      	nop
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	20000000 	.word	0x20000000
 8000934:	08003ea8 	.word	0x08003ea8
 8000938:	200000fc 	.word	0x200000fc
 800093c:	2000013c 	.word	0x2000013c
 8000940:	200000ec 	.word	0x200000ec
 8000944:	200000f0 	.word	0x200000f0
 8000948:	08003eac 	.word	0x08003eac
 800094c:	200001fc 	.word	0x200001fc
 8000950:	200001b4 	.word	0x200001b4

08000954 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000954:	f7ff ffa0 	bl	8000898 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000958:	480b      	ldr	r0, [pc, #44]	; (8000988 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800095a:	490c      	ldr	r1, [pc, #48]	; (800098c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800095c:	4a0c      	ldr	r2, [pc, #48]	; (8000990 <LoopFillZerobss+0x16>)
  movs r3, #0
 800095e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000960:	e002      	b.n	8000968 <LoopCopyDataInit>

08000962 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000962:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000964:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000966:	3304      	adds	r3, #4

08000968 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000968:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800096a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800096c:	d3f9      	bcc.n	8000962 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800096e:	4a09      	ldr	r2, [pc, #36]	; (8000994 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000970:	4c09      	ldr	r4, [pc, #36]	; (8000998 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000972:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000974:	e001      	b.n	800097a <LoopFillZerobss>

08000976 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000976:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000978:	3204      	adds	r2, #4

0800097a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800097a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800097c:	d3fb      	bcc.n	8000976 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800097e:	f002 fe13 	bl	80035a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000982:	f7ff fc7b 	bl	800027c <main>
  bx lr
 8000986:	4770      	bx	lr
  ldr r0, =_sdata
 8000988:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800098c:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8000990:	08003f20 	.word	0x08003f20
  ldr r2, =_sbss
 8000994:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000998:	20000274 	.word	0x20000274

0800099c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800099c:	e7fe      	b.n	800099c <ADC1_2_IRQHandler>
	...

080009a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009a4:	4b08      	ldr	r3, [pc, #32]	; (80009c8 <HAL_Init+0x28>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	4a07      	ldr	r2, [pc, #28]	; (80009c8 <HAL_Init+0x28>)
 80009aa:	f043 0310 	orr.w	r3, r3, #16
 80009ae:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009b0:	2003      	movs	r0, #3
 80009b2:	f000 fc49 	bl	8001248 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009b6:	200f      	movs	r0, #15
 80009b8:	f000 f808 	bl	80009cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009bc:	f7ff fe16 	bl	80005ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009c0:	2300      	movs	r3, #0
}
 80009c2:	4618      	mov	r0, r3
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	40022000 	.word	0x40022000

080009cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b082      	sub	sp, #8
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009d4:	4b12      	ldr	r3, [pc, #72]	; (8000a20 <HAL_InitTick+0x54>)
 80009d6:	681a      	ldr	r2, [r3, #0]
 80009d8:	4b12      	ldr	r3, [pc, #72]	; (8000a24 <HAL_InitTick+0x58>)
 80009da:	781b      	ldrb	r3, [r3, #0]
 80009dc:	4619      	mov	r1, r3
 80009de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80009e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80009ea:	4618      	mov	r0, r3
 80009ec:	f000 fc61 	bl	80012b2 <HAL_SYSTICK_Config>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80009f6:	2301      	movs	r3, #1
 80009f8:	e00e      	b.n	8000a18 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	2b0f      	cmp	r3, #15
 80009fe:	d80a      	bhi.n	8000a16 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a00:	2200      	movs	r2, #0
 8000a02:	6879      	ldr	r1, [r7, #4]
 8000a04:	f04f 30ff 	mov.w	r0, #4294967295
 8000a08:	f000 fc29 	bl	800125e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a0c:	4a06      	ldr	r2, [pc, #24]	; (8000a28 <HAL_InitTick+0x5c>)
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a12:	2300      	movs	r3, #0
 8000a14:	e000      	b.n	8000a18 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a16:	2301      	movs	r3, #1
}
 8000a18:	4618      	mov	r0, r3
 8000a1a:	3708      	adds	r7, #8
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	20000008 	.word	0x20000008
 8000a24:	20000010 	.word	0x20000010
 8000a28:	2000000c 	.word	0x2000000c

08000a2c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a30:	4b05      	ldr	r3, [pc, #20]	; (8000a48 <HAL_IncTick+0x1c>)
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	461a      	mov	r2, r3
 8000a36:	4b05      	ldr	r3, [pc, #20]	; (8000a4c <HAL_IncTick+0x20>)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	4413      	add	r3, r2
 8000a3c:	4a03      	ldr	r2, [pc, #12]	; (8000a4c <HAL_IncTick+0x20>)
 8000a3e:	6013      	str	r3, [r2, #0]
}
 8000a40:	bf00      	nop
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bc80      	pop	{r7}
 8000a46:	4770      	bx	lr
 8000a48:	20000010 	.word	0x20000010
 8000a4c:	20000260 	.word	0x20000260

08000a50 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
  return uwTick;
 8000a54:	4b02      	ldr	r3, [pc, #8]	; (8000a60 <HAL_GetTick+0x10>)
 8000a56:	681b      	ldr	r3, [r3, #0]
}
 8000a58:	4618      	mov	r0, r3
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bc80      	pop	{r7}
 8000a5e:	4770      	bx	lr
 8000a60:	20000260 	.word	0x20000260

08000a64 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b086      	sub	sp, #24
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000a70:	2300      	movs	r3, #0
 8000a72:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000a74:	2300      	movs	r3, #0
 8000a76:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d101      	bne.n	8000a86 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000a82:	2301      	movs	r3, #1
 8000a84:	e0be      	b.n	8000c04 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	689b      	ldr	r3, [r3, #8]
 8000a8a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d109      	bne.n	8000aa8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	2200      	movs	r2, #0
 8000a98:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000aa2:	6878      	ldr	r0, [r7, #4]
 8000aa4:	f7ff fdd4 	bl	8000650 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000aa8:	6878      	ldr	r0, [r7, #4]
 8000aaa:	f000 fabf 	bl	800102c <ADC_ConversionStop_Disable>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ab6:	f003 0310 	and.w	r3, r3, #16
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	f040 8099 	bne.w	8000bf2 <HAL_ADC_Init+0x18e>
 8000ac0:	7dfb      	ldrb	r3, [r7, #23]
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	f040 8095 	bne.w	8000bf2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000acc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000ad0:	f023 0302 	bic.w	r3, r3, #2
 8000ad4:	f043 0202 	orr.w	r2, r3, #2
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000ae4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	7b1b      	ldrb	r3, [r3, #12]
 8000aea:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000aec:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000aee:	68ba      	ldr	r2, [r7, #8]
 8000af0:	4313      	orrs	r3, r2
 8000af2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	689b      	ldr	r3, [r3, #8]
 8000af8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000afc:	d003      	beq.n	8000b06 <HAL_ADC_Init+0xa2>
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	689b      	ldr	r3, [r3, #8]
 8000b02:	2b01      	cmp	r3, #1
 8000b04:	d102      	bne.n	8000b0c <HAL_ADC_Init+0xa8>
 8000b06:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b0a:	e000      	b.n	8000b0e <HAL_ADC_Init+0xaa>
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	693a      	ldr	r2, [r7, #16]
 8000b10:	4313      	orrs	r3, r2
 8000b12:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	7d1b      	ldrb	r3, [r3, #20]
 8000b18:	2b01      	cmp	r3, #1
 8000b1a:	d119      	bne.n	8000b50 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	7b1b      	ldrb	r3, [r3, #12]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d109      	bne.n	8000b38 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	699b      	ldr	r3, [r3, #24]
 8000b28:	3b01      	subs	r3, #1
 8000b2a:	035a      	lsls	r2, r3, #13
 8000b2c:	693b      	ldr	r3, [r7, #16]
 8000b2e:	4313      	orrs	r3, r2
 8000b30:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000b34:	613b      	str	r3, [r7, #16]
 8000b36:	e00b      	b.n	8000b50 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b3c:	f043 0220 	orr.w	r2, r3, #32
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b48:	f043 0201 	orr.w	r2, r3, #1
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	685b      	ldr	r3, [r3, #4]
 8000b56:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	693a      	ldr	r2, [r7, #16]
 8000b60:	430a      	orrs	r2, r1
 8000b62:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	689a      	ldr	r2, [r3, #8]
 8000b6a:	4b28      	ldr	r3, [pc, #160]	; (8000c0c <HAL_ADC_Init+0x1a8>)
 8000b6c:	4013      	ands	r3, r2
 8000b6e:	687a      	ldr	r2, [r7, #4]
 8000b70:	6812      	ldr	r2, [r2, #0]
 8000b72:	68b9      	ldr	r1, [r7, #8]
 8000b74:	430b      	orrs	r3, r1
 8000b76:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	689b      	ldr	r3, [r3, #8]
 8000b7c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000b80:	d003      	beq.n	8000b8a <HAL_ADC_Init+0x126>
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	689b      	ldr	r3, [r3, #8]
 8000b86:	2b01      	cmp	r3, #1
 8000b88:	d104      	bne.n	8000b94 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	691b      	ldr	r3, [r3, #16]
 8000b8e:	3b01      	subs	r3, #1
 8000b90:	051b      	lsls	r3, r3, #20
 8000b92:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b9a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	68fa      	ldr	r2, [r7, #12]
 8000ba4:	430a      	orrs	r2, r1
 8000ba6:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	689a      	ldr	r2, [r3, #8]
 8000bae:	4b18      	ldr	r3, [pc, #96]	; (8000c10 <HAL_ADC_Init+0x1ac>)
 8000bb0:	4013      	ands	r3, r2
 8000bb2:	68ba      	ldr	r2, [r7, #8]
 8000bb4:	429a      	cmp	r2, r3
 8000bb6:	d10b      	bne.n	8000bd0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	2200      	movs	r2, #0
 8000bbc:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bc2:	f023 0303 	bic.w	r3, r3, #3
 8000bc6:	f043 0201 	orr.w	r2, r3, #1
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000bce:	e018      	b.n	8000c02 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bd4:	f023 0312 	bic.w	r3, r3, #18
 8000bd8:	f043 0210 	orr.w	r2, r3, #16
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000be4:	f043 0201 	orr.w	r2, r3, #1
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000bec:	2301      	movs	r3, #1
 8000bee:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000bf0:	e007      	b.n	8000c02 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bf6:	f043 0210 	orr.w	r2, r3, #16
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000bfe:	2301      	movs	r3, #1
 8000c00:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000c02:	7dfb      	ldrb	r3, [r7, #23]
}
 8000c04:	4618      	mov	r0, r3
 8000c06:	3718      	adds	r7, #24
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	ffe1f7fd 	.word	0xffe1f7fd
 8000c10:	ff1f0efe 	.word	0xff1f0efe

08000c14 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b084      	sub	sp, #16
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000c26:	2b01      	cmp	r3, #1
 8000c28:	d101      	bne.n	8000c2e <HAL_ADC_Start+0x1a>
 8000c2a:	2302      	movs	r3, #2
 8000c2c:	e098      	b.n	8000d60 <HAL_ADC_Start+0x14c>
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	2201      	movs	r2, #1
 8000c32:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8000c36:	6878      	ldr	r0, [r7, #4]
 8000c38:	f000 f99e 	bl	8000f78 <ADC_Enable>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8000c40:	7bfb      	ldrb	r3, [r7, #15]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	f040 8087 	bne.w	8000d56 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000c50:	f023 0301 	bic.w	r3, r3, #1
 8000c54:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	4a41      	ldr	r2, [pc, #260]	; (8000d68 <HAL_ADC_Start+0x154>)
 8000c62:	4293      	cmp	r3, r2
 8000c64:	d105      	bne.n	8000c72 <HAL_ADC_Start+0x5e>
 8000c66:	4b41      	ldr	r3, [pc, #260]	; (8000d6c <HAL_ADC_Start+0x158>)
 8000c68:	685b      	ldr	r3, [r3, #4]
 8000c6a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d115      	bne.n	8000c9e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c76:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	685b      	ldr	r3, [r3, #4]
 8000c84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d026      	beq.n	8000cda <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c90:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000c94:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000c9c:	e01d      	b.n	8000cda <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ca2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	4a2f      	ldr	r2, [pc, #188]	; (8000d6c <HAL_ADC_Start+0x158>)
 8000cb0:	4293      	cmp	r3, r2
 8000cb2:	d004      	beq.n	8000cbe <HAL_ADC_Start+0xaa>
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4a2b      	ldr	r2, [pc, #172]	; (8000d68 <HAL_ADC_Start+0x154>)
 8000cba:	4293      	cmp	r3, r2
 8000cbc:	d10d      	bne.n	8000cda <HAL_ADC_Start+0xc6>
 8000cbe:	4b2b      	ldr	r3, [pc, #172]	; (8000d6c <HAL_ADC_Start+0x158>)
 8000cc0:	685b      	ldr	r3, [r3, #4]
 8000cc2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d007      	beq.n	8000cda <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cce:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000cd2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cde:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d006      	beq.n	8000cf4 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cea:	f023 0206 	bic.w	r2, r3, #6
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	62da      	str	r2, [r3, #44]	; 0x2c
 8000cf2:	e002      	b.n	8000cfa <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	f06f 0202 	mvn.w	r2, #2
 8000d0a:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	689b      	ldr	r3, [r3, #8]
 8000d12:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000d16:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000d1a:	d113      	bne.n	8000d44 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000d20:	4a11      	ldr	r2, [pc, #68]	; (8000d68 <HAL_ADC_Start+0x154>)
 8000d22:	4293      	cmp	r3, r2
 8000d24:	d105      	bne.n	8000d32 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000d26:	4b11      	ldr	r3, [pc, #68]	; (8000d6c <HAL_ADC_Start+0x158>)
 8000d28:	685b      	ldr	r3, [r3, #4]
 8000d2a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d108      	bne.n	8000d44 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	689a      	ldr	r2, [r3, #8]
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8000d40:	609a      	str	r2, [r3, #8]
 8000d42:	e00c      	b.n	8000d5e <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	689a      	ldr	r2, [r3, #8]
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000d52:	609a      	str	r2, [r3, #8]
 8000d54:	e003      	b.n	8000d5e <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	2200      	movs	r2, #0
 8000d5a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8000d5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d60:	4618      	mov	r0, r3
 8000d62:	3710      	adds	r7, #16
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	40012800 	.word	0x40012800
 8000d6c:	40012400 	.word	0x40012400

08000d70 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b083      	sub	sp, #12
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8000d7e:	4618      	mov	r0, r3
 8000d80:	370c      	adds	r7, #12
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bc80      	pop	{r7}
 8000d86:	4770      	bx	lr

08000d88 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000d88:	b480      	push	{r7}
 8000d8a:	b085      	sub	sp, #20
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
 8000d90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d92:	2300      	movs	r3, #0
 8000d94:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000d96:	2300      	movs	r3, #0
 8000d98:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000da0:	2b01      	cmp	r3, #1
 8000da2:	d101      	bne.n	8000da8 <HAL_ADC_ConfigChannel+0x20>
 8000da4:	2302      	movs	r3, #2
 8000da6:	e0dc      	b.n	8000f62 <HAL_ADC_ConfigChannel+0x1da>
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	2201      	movs	r2, #1
 8000dac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	685b      	ldr	r3, [r3, #4]
 8000db4:	2b06      	cmp	r3, #6
 8000db6:	d81c      	bhi.n	8000df2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	685a      	ldr	r2, [r3, #4]
 8000dc2:	4613      	mov	r3, r2
 8000dc4:	009b      	lsls	r3, r3, #2
 8000dc6:	4413      	add	r3, r2
 8000dc8:	3b05      	subs	r3, #5
 8000dca:	221f      	movs	r2, #31
 8000dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd0:	43db      	mvns	r3, r3
 8000dd2:	4019      	ands	r1, r3
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	6818      	ldr	r0, [r3, #0]
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	685a      	ldr	r2, [r3, #4]
 8000ddc:	4613      	mov	r3, r2
 8000dde:	009b      	lsls	r3, r3, #2
 8000de0:	4413      	add	r3, r2
 8000de2:	3b05      	subs	r3, #5
 8000de4:	fa00 f203 	lsl.w	r2, r0, r3
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	430a      	orrs	r2, r1
 8000dee:	635a      	str	r2, [r3, #52]	; 0x34
 8000df0:	e03c      	b.n	8000e6c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	685b      	ldr	r3, [r3, #4]
 8000df6:	2b0c      	cmp	r3, #12
 8000df8:	d81c      	bhi.n	8000e34 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	685a      	ldr	r2, [r3, #4]
 8000e04:	4613      	mov	r3, r2
 8000e06:	009b      	lsls	r3, r3, #2
 8000e08:	4413      	add	r3, r2
 8000e0a:	3b23      	subs	r3, #35	; 0x23
 8000e0c:	221f      	movs	r2, #31
 8000e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e12:	43db      	mvns	r3, r3
 8000e14:	4019      	ands	r1, r3
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	6818      	ldr	r0, [r3, #0]
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	685a      	ldr	r2, [r3, #4]
 8000e1e:	4613      	mov	r3, r2
 8000e20:	009b      	lsls	r3, r3, #2
 8000e22:	4413      	add	r3, r2
 8000e24:	3b23      	subs	r3, #35	; 0x23
 8000e26:	fa00 f203 	lsl.w	r2, r0, r3
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	430a      	orrs	r2, r1
 8000e30:	631a      	str	r2, [r3, #48]	; 0x30
 8000e32:	e01b      	b.n	8000e6c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	685a      	ldr	r2, [r3, #4]
 8000e3e:	4613      	mov	r3, r2
 8000e40:	009b      	lsls	r3, r3, #2
 8000e42:	4413      	add	r3, r2
 8000e44:	3b41      	subs	r3, #65	; 0x41
 8000e46:	221f      	movs	r2, #31
 8000e48:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4c:	43db      	mvns	r3, r3
 8000e4e:	4019      	ands	r1, r3
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	6818      	ldr	r0, [r3, #0]
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	685a      	ldr	r2, [r3, #4]
 8000e58:	4613      	mov	r3, r2
 8000e5a:	009b      	lsls	r3, r3, #2
 8000e5c:	4413      	add	r3, r2
 8000e5e:	3b41      	subs	r3, #65	; 0x41
 8000e60:	fa00 f203 	lsl.w	r2, r0, r3
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	430a      	orrs	r2, r1
 8000e6a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	2b09      	cmp	r3, #9
 8000e72:	d91c      	bls.n	8000eae <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	68d9      	ldr	r1, [r3, #12]
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	681a      	ldr	r2, [r3, #0]
 8000e7e:	4613      	mov	r3, r2
 8000e80:	005b      	lsls	r3, r3, #1
 8000e82:	4413      	add	r3, r2
 8000e84:	3b1e      	subs	r3, #30
 8000e86:	2207      	movs	r2, #7
 8000e88:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8c:	43db      	mvns	r3, r3
 8000e8e:	4019      	ands	r1, r3
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	6898      	ldr	r0, [r3, #8]
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	681a      	ldr	r2, [r3, #0]
 8000e98:	4613      	mov	r3, r2
 8000e9a:	005b      	lsls	r3, r3, #1
 8000e9c:	4413      	add	r3, r2
 8000e9e:	3b1e      	subs	r3, #30
 8000ea0:	fa00 f203 	lsl.w	r2, r0, r3
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	430a      	orrs	r2, r1
 8000eaa:	60da      	str	r2, [r3, #12]
 8000eac:	e019      	b.n	8000ee2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	6919      	ldr	r1, [r3, #16]
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	681a      	ldr	r2, [r3, #0]
 8000eb8:	4613      	mov	r3, r2
 8000eba:	005b      	lsls	r3, r3, #1
 8000ebc:	4413      	add	r3, r2
 8000ebe:	2207      	movs	r2, #7
 8000ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec4:	43db      	mvns	r3, r3
 8000ec6:	4019      	ands	r1, r3
 8000ec8:	683b      	ldr	r3, [r7, #0]
 8000eca:	6898      	ldr	r0, [r3, #8]
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	681a      	ldr	r2, [r3, #0]
 8000ed0:	4613      	mov	r3, r2
 8000ed2:	005b      	lsls	r3, r3, #1
 8000ed4:	4413      	add	r3, r2
 8000ed6:	fa00 f203 	lsl.w	r2, r0, r3
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	430a      	orrs	r2, r1
 8000ee0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	2b10      	cmp	r3, #16
 8000ee8:	d003      	beq.n	8000ef2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000eee:	2b11      	cmp	r3, #17
 8000ef0:	d132      	bne.n	8000f58 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	4a1d      	ldr	r2, [pc, #116]	; (8000f6c <HAL_ADC_ConfigChannel+0x1e4>)
 8000ef8:	4293      	cmp	r3, r2
 8000efa:	d125      	bne.n	8000f48 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	689b      	ldr	r3, [r3, #8]
 8000f02:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d126      	bne.n	8000f58 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	689a      	ldr	r2, [r3, #8]
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000f18:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	2b10      	cmp	r3, #16
 8000f20:	d11a      	bne.n	8000f58 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000f22:	4b13      	ldr	r3, [pc, #76]	; (8000f70 <HAL_ADC_ConfigChannel+0x1e8>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	4a13      	ldr	r2, [pc, #76]	; (8000f74 <HAL_ADC_ConfigChannel+0x1ec>)
 8000f28:	fba2 2303 	umull	r2, r3, r2, r3
 8000f2c:	0c9a      	lsrs	r2, r3, #18
 8000f2e:	4613      	mov	r3, r2
 8000f30:	009b      	lsls	r3, r3, #2
 8000f32:	4413      	add	r3, r2
 8000f34:	005b      	lsls	r3, r3, #1
 8000f36:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000f38:	e002      	b.n	8000f40 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8000f3a:	68bb      	ldr	r3, [r7, #8]
 8000f3c:	3b01      	subs	r3, #1
 8000f3e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000f40:	68bb      	ldr	r3, [r7, #8]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d1f9      	bne.n	8000f3a <HAL_ADC_ConfigChannel+0x1b2>
 8000f46:	e007      	b.n	8000f58 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f4c:	f043 0220 	orr.w	r2, r3, #32
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8000f54:	2301      	movs	r3, #1
 8000f56:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000f60:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	3714      	adds	r7, #20
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bc80      	pop	{r7}
 8000f6a:	4770      	bx	lr
 8000f6c:	40012400 	.word	0x40012400
 8000f70:	20000008 	.word	0x20000008
 8000f74:	431bde83 	.word	0x431bde83

08000f78 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b084      	sub	sp, #16
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000f80:	2300      	movs	r3, #0
 8000f82:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8000f84:	2300      	movs	r3, #0
 8000f86:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	689b      	ldr	r3, [r3, #8]
 8000f8e:	f003 0301 	and.w	r3, r3, #1
 8000f92:	2b01      	cmp	r3, #1
 8000f94:	d040      	beq.n	8001018 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	689a      	ldr	r2, [r3, #8]
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	f042 0201 	orr.w	r2, r2, #1
 8000fa4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000fa6:	4b1f      	ldr	r3, [pc, #124]	; (8001024 <ADC_Enable+0xac>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	4a1f      	ldr	r2, [pc, #124]	; (8001028 <ADC_Enable+0xb0>)
 8000fac:	fba2 2303 	umull	r2, r3, r2, r3
 8000fb0:	0c9b      	lsrs	r3, r3, #18
 8000fb2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000fb4:	e002      	b.n	8000fbc <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8000fb6:	68bb      	ldr	r3, [r7, #8]
 8000fb8:	3b01      	subs	r3, #1
 8000fba:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000fbc:	68bb      	ldr	r3, [r7, #8]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d1f9      	bne.n	8000fb6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000fc2:	f7ff fd45 	bl	8000a50 <HAL_GetTick>
 8000fc6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000fc8:	e01f      	b.n	800100a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000fca:	f7ff fd41 	bl	8000a50 <HAL_GetTick>
 8000fce:	4602      	mov	r2, r0
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	1ad3      	subs	r3, r2, r3
 8000fd4:	2b02      	cmp	r3, #2
 8000fd6:	d918      	bls.n	800100a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	689b      	ldr	r3, [r3, #8]
 8000fde:	f003 0301 	and.w	r3, r3, #1
 8000fe2:	2b01      	cmp	r3, #1
 8000fe4:	d011      	beq.n	800100a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fea:	f043 0210 	orr.w	r2, r3, #16
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ff6:	f043 0201 	orr.w	r2, r3, #1
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	2200      	movs	r2, #0
 8001002:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001006:	2301      	movs	r3, #1
 8001008:	e007      	b.n	800101a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	689b      	ldr	r3, [r3, #8]
 8001010:	f003 0301 	and.w	r3, r3, #1
 8001014:	2b01      	cmp	r3, #1
 8001016:	d1d8      	bne.n	8000fca <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001018:	2300      	movs	r3, #0
}
 800101a:	4618      	mov	r0, r3
 800101c:	3710      	adds	r7, #16
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	20000008 	.word	0x20000008
 8001028:	431bde83 	.word	0x431bde83

0800102c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b084      	sub	sp, #16
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001034:	2300      	movs	r3, #0
 8001036:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	689b      	ldr	r3, [r3, #8]
 800103e:	f003 0301 	and.w	r3, r3, #1
 8001042:	2b01      	cmp	r3, #1
 8001044:	d12e      	bne.n	80010a4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	689a      	ldr	r2, [r3, #8]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	f022 0201 	bic.w	r2, r2, #1
 8001054:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001056:	f7ff fcfb 	bl	8000a50 <HAL_GetTick>
 800105a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800105c:	e01b      	b.n	8001096 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800105e:	f7ff fcf7 	bl	8000a50 <HAL_GetTick>
 8001062:	4602      	mov	r2, r0
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	1ad3      	subs	r3, r2, r3
 8001068:	2b02      	cmp	r3, #2
 800106a:	d914      	bls.n	8001096 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	689b      	ldr	r3, [r3, #8]
 8001072:	f003 0301 	and.w	r3, r3, #1
 8001076:	2b01      	cmp	r3, #1
 8001078:	d10d      	bne.n	8001096 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800107e:	f043 0210 	orr.w	r2, r3, #16
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800108a:	f043 0201 	orr.w	r2, r3, #1
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8001092:	2301      	movs	r3, #1
 8001094:	e007      	b.n	80010a6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	689b      	ldr	r3, [r3, #8]
 800109c:	f003 0301 	and.w	r3, r3, #1
 80010a0:	2b01      	cmp	r3, #1
 80010a2:	d0dc      	beq.n	800105e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80010a4:	2300      	movs	r3, #0
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3710      	adds	r7, #16
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
	...

080010b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b085      	sub	sp, #20
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	f003 0307 	and.w	r3, r3, #7
 80010be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010c0:	4b0c      	ldr	r3, [pc, #48]	; (80010f4 <__NVIC_SetPriorityGrouping+0x44>)
 80010c2:	68db      	ldr	r3, [r3, #12]
 80010c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010c6:	68ba      	ldr	r2, [r7, #8]
 80010c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80010cc:	4013      	ands	r3, r2
 80010ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010d4:	68bb      	ldr	r3, [r7, #8]
 80010d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010e2:	4a04      	ldr	r2, [pc, #16]	; (80010f4 <__NVIC_SetPriorityGrouping+0x44>)
 80010e4:	68bb      	ldr	r3, [r7, #8]
 80010e6:	60d3      	str	r3, [r2, #12]
}
 80010e8:	bf00      	nop
 80010ea:	3714      	adds	r7, #20
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bc80      	pop	{r7}
 80010f0:	4770      	bx	lr
 80010f2:	bf00      	nop
 80010f4:	e000ed00 	.word	0xe000ed00

080010f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010fc:	4b04      	ldr	r3, [pc, #16]	; (8001110 <__NVIC_GetPriorityGrouping+0x18>)
 80010fe:	68db      	ldr	r3, [r3, #12]
 8001100:	0a1b      	lsrs	r3, r3, #8
 8001102:	f003 0307 	and.w	r3, r3, #7
}
 8001106:	4618      	mov	r0, r3
 8001108:	46bd      	mov	sp, r7
 800110a:	bc80      	pop	{r7}
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop
 8001110:	e000ed00 	.word	0xe000ed00

08001114 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001114:	b480      	push	{r7}
 8001116:	b083      	sub	sp, #12
 8001118:	af00      	add	r7, sp, #0
 800111a:	4603      	mov	r3, r0
 800111c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800111e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001122:	2b00      	cmp	r3, #0
 8001124:	db0b      	blt.n	800113e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001126:	79fb      	ldrb	r3, [r7, #7]
 8001128:	f003 021f 	and.w	r2, r3, #31
 800112c:	4906      	ldr	r1, [pc, #24]	; (8001148 <__NVIC_EnableIRQ+0x34>)
 800112e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001132:	095b      	lsrs	r3, r3, #5
 8001134:	2001      	movs	r0, #1
 8001136:	fa00 f202 	lsl.w	r2, r0, r2
 800113a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800113e:	bf00      	nop
 8001140:	370c      	adds	r7, #12
 8001142:	46bd      	mov	sp, r7
 8001144:	bc80      	pop	{r7}
 8001146:	4770      	bx	lr
 8001148:	e000e100 	.word	0xe000e100

0800114c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800114c:	b480      	push	{r7}
 800114e:	b083      	sub	sp, #12
 8001150:	af00      	add	r7, sp, #0
 8001152:	4603      	mov	r3, r0
 8001154:	6039      	str	r1, [r7, #0]
 8001156:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001158:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800115c:	2b00      	cmp	r3, #0
 800115e:	db0a      	blt.n	8001176 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	b2da      	uxtb	r2, r3
 8001164:	490c      	ldr	r1, [pc, #48]	; (8001198 <__NVIC_SetPriority+0x4c>)
 8001166:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800116a:	0112      	lsls	r2, r2, #4
 800116c:	b2d2      	uxtb	r2, r2
 800116e:	440b      	add	r3, r1
 8001170:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001174:	e00a      	b.n	800118c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	b2da      	uxtb	r2, r3
 800117a:	4908      	ldr	r1, [pc, #32]	; (800119c <__NVIC_SetPriority+0x50>)
 800117c:	79fb      	ldrb	r3, [r7, #7]
 800117e:	f003 030f 	and.w	r3, r3, #15
 8001182:	3b04      	subs	r3, #4
 8001184:	0112      	lsls	r2, r2, #4
 8001186:	b2d2      	uxtb	r2, r2
 8001188:	440b      	add	r3, r1
 800118a:	761a      	strb	r2, [r3, #24]
}
 800118c:	bf00      	nop
 800118e:	370c      	adds	r7, #12
 8001190:	46bd      	mov	sp, r7
 8001192:	bc80      	pop	{r7}
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop
 8001198:	e000e100 	.word	0xe000e100
 800119c:	e000ed00 	.word	0xe000ed00

080011a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b089      	sub	sp, #36	; 0x24
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	60f8      	str	r0, [r7, #12]
 80011a8:	60b9      	str	r1, [r7, #8]
 80011aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	f003 0307 	and.w	r3, r3, #7
 80011b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011b4:	69fb      	ldr	r3, [r7, #28]
 80011b6:	f1c3 0307 	rsb	r3, r3, #7
 80011ba:	2b04      	cmp	r3, #4
 80011bc:	bf28      	it	cs
 80011be:	2304      	movcs	r3, #4
 80011c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011c2:	69fb      	ldr	r3, [r7, #28]
 80011c4:	3304      	adds	r3, #4
 80011c6:	2b06      	cmp	r3, #6
 80011c8:	d902      	bls.n	80011d0 <NVIC_EncodePriority+0x30>
 80011ca:	69fb      	ldr	r3, [r7, #28]
 80011cc:	3b03      	subs	r3, #3
 80011ce:	e000      	b.n	80011d2 <NVIC_EncodePriority+0x32>
 80011d0:	2300      	movs	r3, #0
 80011d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011d4:	f04f 32ff 	mov.w	r2, #4294967295
 80011d8:	69bb      	ldr	r3, [r7, #24]
 80011da:	fa02 f303 	lsl.w	r3, r2, r3
 80011de:	43da      	mvns	r2, r3
 80011e0:	68bb      	ldr	r3, [r7, #8]
 80011e2:	401a      	ands	r2, r3
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011e8:	f04f 31ff 	mov.w	r1, #4294967295
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	fa01 f303 	lsl.w	r3, r1, r3
 80011f2:	43d9      	mvns	r1, r3
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011f8:	4313      	orrs	r3, r2
         );
}
 80011fa:	4618      	mov	r0, r3
 80011fc:	3724      	adds	r7, #36	; 0x24
 80011fe:	46bd      	mov	sp, r7
 8001200:	bc80      	pop	{r7}
 8001202:	4770      	bx	lr

08001204 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	3b01      	subs	r3, #1
 8001210:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001214:	d301      	bcc.n	800121a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001216:	2301      	movs	r3, #1
 8001218:	e00f      	b.n	800123a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800121a:	4a0a      	ldr	r2, [pc, #40]	; (8001244 <SysTick_Config+0x40>)
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	3b01      	subs	r3, #1
 8001220:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001222:	210f      	movs	r1, #15
 8001224:	f04f 30ff 	mov.w	r0, #4294967295
 8001228:	f7ff ff90 	bl	800114c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800122c:	4b05      	ldr	r3, [pc, #20]	; (8001244 <SysTick_Config+0x40>)
 800122e:	2200      	movs	r2, #0
 8001230:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001232:	4b04      	ldr	r3, [pc, #16]	; (8001244 <SysTick_Config+0x40>)
 8001234:	2207      	movs	r2, #7
 8001236:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001238:	2300      	movs	r3, #0
}
 800123a:	4618      	mov	r0, r3
 800123c:	3708      	adds	r7, #8
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	e000e010 	.word	0xe000e010

08001248 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001250:	6878      	ldr	r0, [r7, #4]
 8001252:	f7ff ff2d 	bl	80010b0 <__NVIC_SetPriorityGrouping>
}
 8001256:	bf00      	nop
 8001258:	3708      	adds	r7, #8
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}

0800125e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800125e:	b580      	push	{r7, lr}
 8001260:	b086      	sub	sp, #24
 8001262:	af00      	add	r7, sp, #0
 8001264:	4603      	mov	r3, r0
 8001266:	60b9      	str	r1, [r7, #8]
 8001268:	607a      	str	r2, [r7, #4]
 800126a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800126c:	2300      	movs	r3, #0
 800126e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001270:	f7ff ff42 	bl	80010f8 <__NVIC_GetPriorityGrouping>
 8001274:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001276:	687a      	ldr	r2, [r7, #4]
 8001278:	68b9      	ldr	r1, [r7, #8]
 800127a:	6978      	ldr	r0, [r7, #20]
 800127c:	f7ff ff90 	bl	80011a0 <NVIC_EncodePriority>
 8001280:	4602      	mov	r2, r0
 8001282:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001286:	4611      	mov	r1, r2
 8001288:	4618      	mov	r0, r3
 800128a:	f7ff ff5f 	bl	800114c <__NVIC_SetPriority>
}
 800128e:	bf00      	nop
 8001290:	3718      	adds	r7, #24
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}

08001296 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001296:	b580      	push	{r7, lr}
 8001298:	b082      	sub	sp, #8
 800129a:	af00      	add	r7, sp, #0
 800129c:	4603      	mov	r3, r0
 800129e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012a4:	4618      	mov	r0, r3
 80012a6:	f7ff ff35 	bl	8001114 <__NVIC_EnableIRQ>
}
 80012aa:	bf00      	nop
 80012ac:	3708      	adds	r7, #8
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}

080012b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012b2:	b580      	push	{r7, lr}
 80012b4:	b082      	sub	sp, #8
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012ba:	6878      	ldr	r0, [r7, #4]
 80012bc:	f7ff ffa2 	bl	8001204 <SysTick_Config>
 80012c0:	4603      	mov	r3, r0
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	3708      	adds	r7, #8
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}

080012ca <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80012ca:	b480      	push	{r7}
 80012cc:	b085      	sub	sp, #20
 80012ce:	af00      	add	r7, sp, #0
 80012d0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80012d2:	2300      	movs	r3, #0
 80012d4:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	2b02      	cmp	r3, #2
 80012e0:	d008      	beq.n	80012f4 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2204      	movs	r2, #4
 80012e6:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2200      	movs	r2, #0
 80012ec:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80012f0:	2301      	movs	r3, #1
 80012f2:	e020      	b.n	8001336 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	681a      	ldr	r2, [r3, #0]
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	f022 020e 	bic.w	r2, r2, #14
 8001302:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	681a      	ldr	r2, [r3, #0]
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f022 0201 	bic.w	r2, r2, #1
 8001312:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800131c:	2101      	movs	r1, #1
 800131e:	fa01 f202 	lsl.w	r2, r1, r2
 8001322:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2201      	movs	r2, #1
 8001328:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2200      	movs	r2, #0
 8001330:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001334:	7bfb      	ldrb	r3, [r7, #15]
}
 8001336:	4618      	mov	r0, r3
 8001338:	3714      	adds	r7, #20
 800133a:	46bd      	mov	sp, r7
 800133c:	bc80      	pop	{r7}
 800133e:	4770      	bx	lr

08001340 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001340:	b580      	push	{r7, lr}
 8001342:	b084      	sub	sp, #16
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001348:	2300      	movs	r3, #0
 800134a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001352:	b2db      	uxtb	r3, r3
 8001354:	2b02      	cmp	r3, #2
 8001356:	d005      	beq.n	8001364 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2204      	movs	r2, #4
 800135c:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800135e:	2301      	movs	r3, #1
 8001360:	73fb      	strb	r3, [r7, #15]
 8001362:	e051      	b.n	8001408 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	681a      	ldr	r2, [r3, #0]
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f022 020e 	bic.w	r2, r2, #14
 8001372:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	681a      	ldr	r2, [r3, #0]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f022 0201 	bic.w	r2, r2, #1
 8001382:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4a22      	ldr	r2, [pc, #136]	; (8001414 <HAL_DMA_Abort_IT+0xd4>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d029      	beq.n	80013e2 <HAL_DMA_Abort_IT+0xa2>
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4a21      	ldr	r2, [pc, #132]	; (8001418 <HAL_DMA_Abort_IT+0xd8>)
 8001394:	4293      	cmp	r3, r2
 8001396:	d022      	beq.n	80013de <HAL_DMA_Abort_IT+0x9e>
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a1f      	ldr	r2, [pc, #124]	; (800141c <HAL_DMA_Abort_IT+0xdc>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d01a      	beq.n	80013d8 <HAL_DMA_Abort_IT+0x98>
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4a1e      	ldr	r2, [pc, #120]	; (8001420 <HAL_DMA_Abort_IT+0xe0>)
 80013a8:	4293      	cmp	r3, r2
 80013aa:	d012      	beq.n	80013d2 <HAL_DMA_Abort_IT+0x92>
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a1c      	ldr	r2, [pc, #112]	; (8001424 <HAL_DMA_Abort_IT+0xe4>)
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d00a      	beq.n	80013cc <HAL_DMA_Abort_IT+0x8c>
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	4a1b      	ldr	r2, [pc, #108]	; (8001428 <HAL_DMA_Abort_IT+0xe8>)
 80013bc:	4293      	cmp	r3, r2
 80013be:	d102      	bne.n	80013c6 <HAL_DMA_Abort_IT+0x86>
 80013c0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80013c4:	e00e      	b.n	80013e4 <HAL_DMA_Abort_IT+0xa4>
 80013c6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80013ca:	e00b      	b.n	80013e4 <HAL_DMA_Abort_IT+0xa4>
 80013cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013d0:	e008      	b.n	80013e4 <HAL_DMA_Abort_IT+0xa4>
 80013d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013d6:	e005      	b.n	80013e4 <HAL_DMA_Abort_IT+0xa4>
 80013d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013dc:	e002      	b.n	80013e4 <HAL_DMA_Abort_IT+0xa4>
 80013de:	2310      	movs	r3, #16
 80013e0:	e000      	b.n	80013e4 <HAL_DMA_Abort_IT+0xa4>
 80013e2:	2301      	movs	r3, #1
 80013e4:	4a11      	ldr	r2, [pc, #68]	; (800142c <HAL_DMA_Abort_IT+0xec>)
 80013e6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	2201      	movs	r2, #1
 80013ec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2200      	movs	r2, #0
 80013f4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d003      	beq.n	8001408 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001404:	6878      	ldr	r0, [r7, #4]
 8001406:	4798      	blx	r3
    } 
  }
  return status;
 8001408:	7bfb      	ldrb	r3, [r7, #15]
}
 800140a:	4618      	mov	r0, r3
 800140c:	3710      	adds	r7, #16
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	40020008 	.word	0x40020008
 8001418:	4002001c 	.word	0x4002001c
 800141c:	40020030 	.word	0x40020030
 8001420:	40020044 	.word	0x40020044
 8001424:	40020058 	.word	0x40020058
 8001428:	4002006c 	.word	0x4002006c
 800142c:	40020000 	.word	0x40020000

08001430 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001430:	b480      	push	{r7}
 8001432:	b08b      	sub	sp, #44	; 0x2c
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800143a:	2300      	movs	r3, #0
 800143c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800143e:	2300      	movs	r3, #0
 8001440:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001442:	e148      	b.n	80016d6 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001444:	2201      	movs	r2, #1
 8001446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001448:	fa02 f303 	lsl.w	r3, r2, r3
 800144c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	69fa      	ldr	r2, [r7, #28]
 8001454:	4013      	ands	r3, r2
 8001456:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001458:	69ba      	ldr	r2, [r7, #24]
 800145a:	69fb      	ldr	r3, [r7, #28]
 800145c:	429a      	cmp	r2, r3
 800145e:	f040 8137 	bne.w	80016d0 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	4aa3      	ldr	r2, [pc, #652]	; (80016f4 <HAL_GPIO_Init+0x2c4>)
 8001468:	4293      	cmp	r3, r2
 800146a:	d05e      	beq.n	800152a <HAL_GPIO_Init+0xfa>
 800146c:	4aa1      	ldr	r2, [pc, #644]	; (80016f4 <HAL_GPIO_Init+0x2c4>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d875      	bhi.n	800155e <HAL_GPIO_Init+0x12e>
 8001472:	4aa1      	ldr	r2, [pc, #644]	; (80016f8 <HAL_GPIO_Init+0x2c8>)
 8001474:	4293      	cmp	r3, r2
 8001476:	d058      	beq.n	800152a <HAL_GPIO_Init+0xfa>
 8001478:	4a9f      	ldr	r2, [pc, #636]	; (80016f8 <HAL_GPIO_Init+0x2c8>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d86f      	bhi.n	800155e <HAL_GPIO_Init+0x12e>
 800147e:	4a9f      	ldr	r2, [pc, #636]	; (80016fc <HAL_GPIO_Init+0x2cc>)
 8001480:	4293      	cmp	r3, r2
 8001482:	d052      	beq.n	800152a <HAL_GPIO_Init+0xfa>
 8001484:	4a9d      	ldr	r2, [pc, #628]	; (80016fc <HAL_GPIO_Init+0x2cc>)
 8001486:	4293      	cmp	r3, r2
 8001488:	d869      	bhi.n	800155e <HAL_GPIO_Init+0x12e>
 800148a:	4a9d      	ldr	r2, [pc, #628]	; (8001700 <HAL_GPIO_Init+0x2d0>)
 800148c:	4293      	cmp	r3, r2
 800148e:	d04c      	beq.n	800152a <HAL_GPIO_Init+0xfa>
 8001490:	4a9b      	ldr	r2, [pc, #620]	; (8001700 <HAL_GPIO_Init+0x2d0>)
 8001492:	4293      	cmp	r3, r2
 8001494:	d863      	bhi.n	800155e <HAL_GPIO_Init+0x12e>
 8001496:	4a9b      	ldr	r2, [pc, #620]	; (8001704 <HAL_GPIO_Init+0x2d4>)
 8001498:	4293      	cmp	r3, r2
 800149a:	d046      	beq.n	800152a <HAL_GPIO_Init+0xfa>
 800149c:	4a99      	ldr	r2, [pc, #612]	; (8001704 <HAL_GPIO_Init+0x2d4>)
 800149e:	4293      	cmp	r3, r2
 80014a0:	d85d      	bhi.n	800155e <HAL_GPIO_Init+0x12e>
 80014a2:	2b12      	cmp	r3, #18
 80014a4:	d82a      	bhi.n	80014fc <HAL_GPIO_Init+0xcc>
 80014a6:	2b12      	cmp	r3, #18
 80014a8:	d859      	bhi.n	800155e <HAL_GPIO_Init+0x12e>
 80014aa:	a201      	add	r2, pc, #4	; (adr r2, 80014b0 <HAL_GPIO_Init+0x80>)
 80014ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014b0:	0800152b 	.word	0x0800152b
 80014b4:	08001505 	.word	0x08001505
 80014b8:	08001517 	.word	0x08001517
 80014bc:	08001559 	.word	0x08001559
 80014c0:	0800155f 	.word	0x0800155f
 80014c4:	0800155f 	.word	0x0800155f
 80014c8:	0800155f 	.word	0x0800155f
 80014cc:	0800155f 	.word	0x0800155f
 80014d0:	0800155f 	.word	0x0800155f
 80014d4:	0800155f 	.word	0x0800155f
 80014d8:	0800155f 	.word	0x0800155f
 80014dc:	0800155f 	.word	0x0800155f
 80014e0:	0800155f 	.word	0x0800155f
 80014e4:	0800155f 	.word	0x0800155f
 80014e8:	0800155f 	.word	0x0800155f
 80014ec:	0800155f 	.word	0x0800155f
 80014f0:	0800155f 	.word	0x0800155f
 80014f4:	0800150d 	.word	0x0800150d
 80014f8:	08001521 	.word	0x08001521
 80014fc:	4a82      	ldr	r2, [pc, #520]	; (8001708 <HAL_GPIO_Init+0x2d8>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d013      	beq.n	800152a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001502:	e02c      	b.n	800155e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	68db      	ldr	r3, [r3, #12]
 8001508:	623b      	str	r3, [r7, #32]
          break;
 800150a:	e029      	b.n	8001560 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	68db      	ldr	r3, [r3, #12]
 8001510:	3304      	adds	r3, #4
 8001512:	623b      	str	r3, [r7, #32]
          break;
 8001514:	e024      	b.n	8001560 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	68db      	ldr	r3, [r3, #12]
 800151a:	3308      	adds	r3, #8
 800151c:	623b      	str	r3, [r7, #32]
          break;
 800151e:	e01f      	b.n	8001560 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	68db      	ldr	r3, [r3, #12]
 8001524:	330c      	adds	r3, #12
 8001526:	623b      	str	r3, [r7, #32]
          break;
 8001528:	e01a      	b.n	8001560 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	689b      	ldr	r3, [r3, #8]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d102      	bne.n	8001538 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001532:	2304      	movs	r3, #4
 8001534:	623b      	str	r3, [r7, #32]
          break;
 8001536:	e013      	b.n	8001560 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	689b      	ldr	r3, [r3, #8]
 800153c:	2b01      	cmp	r3, #1
 800153e:	d105      	bne.n	800154c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001540:	2308      	movs	r3, #8
 8001542:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	69fa      	ldr	r2, [r7, #28]
 8001548:	611a      	str	r2, [r3, #16]
          break;
 800154a:	e009      	b.n	8001560 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800154c:	2308      	movs	r3, #8
 800154e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	69fa      	ldr	r2, [r7, #28]
 8001554:	615a      	str	r2, [r3, #20]
          break;
 8001556:	e003      	b.n	8001560 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001558:	2300      	movs	r3, #0
 800155a:	623b      	str	r3, [r7, #32]
          break;
 800155c:	e000      	b.n	8001560 <HAL_GPIO_Init+0x130>
          break;
 800155e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001560:	69bb      	ldr	r3, [r7, #24]
 8001562:	2bff      	cmp	r3, #255	; 0xff
 8001564:	d801      	bhi.n	800156a <HAL_GPIO_Init+0x13a>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	e001      	b.n	800156e <HAL_GPIO_Init+0x13e>
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	3304      	adds	r3, #4
 800156e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001570:	69bb      	ldr	r3, [r7, #24]
 8001572:	2bff      	cmp	r3, #255	; 0xff
 8001574:	d802      	bhi.n	800157c <HAL_GPIO_Init+0x14c>
 8001576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001578:	009b      	lsls	r3, r3, #2
 800157a:	e002      	b.n	8001582 <HAL_GPIO_Init+0x152>
 800157c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800157e:	3b08      	subs	r3, #8
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	681a      	ldr	r2, [r3, #0]
 8001588:	210f      	movs	r1, #15
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	fa01 f303 	lsl.w	r3, r1, r3
 8001590:	43db      	mvns	r3, r3
 8001592:	401a      	ands	r2, r3
 8001594:	6a39      	ldr	r1, [r7, #32]
 8001596:	693b      	ldr	r3, [r7, #16]
 8001598:	fa01 f303 	lsl.w	r3, r1, r3
 800159c:	431a      	orrs	r2, r3
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	f000 8090 	beq.w	80016d0 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80015b0:	4b56      	ldr	r3, [pc, #344]	; (800170c <HAL_GPIO_Init+0x2dc>)
 80015b2:	699b      	ldr	r3, [r3, #24]
 80015b4:	4a55      	ldr	r2, [pc, #340]	; (800170c <HAL_GPIO_Init+0x2dc>)
 80015b6:	f043 0301 	orr.w	r3, r3, #1
 80015ba:	6193      	str	r3, [r2, #24]
 80015bc:	4b53      	ldr	r3, [pc, #332]	; (800170c <HAL_GPIO_Init+0x2dc>)
 80015be:	699b      	ldr	r3, [r3, #24]
 80015c0:	f003 0301 	and.w	r3, r3, #1
 80015c4:	60bb      	str	r3, [r7, #8]
 80015c6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80015c8:	4a51      	ldr	r2, [pc, #324]	; (8001710 <HAL_GPIO_Init+0x2e0>)
 80015ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015cc:	089b      	lsrs	r3, r3, #2
 80015ce:	3302      	adds	r3, #2
 80015d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015d4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80015d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015d8:	f003 0303 	and.w	r3, r3, #3
 80015dc:	009b      	lsls	r3, r3, #2
 80015de:	220f      	movs	r2, #15
 80015e0:	fa02 f303 	lsl.w	r3, r2, r3
 80015e4:	43db      	mvns	r3, r3
 80015e6:	68fa      	ldr	r2, [r7, #12]
 80015e8:	4013      	ands	r3, r2
 80015ea:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	4a49      	ldr	r2, [pc, #292]	; (8001714 <HAL_GPIO_Init+0x2e4>)
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d00d      	beq.n	8001610 <HAL_GPIO_Init+0x1e0>
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	4a48      	ldr	r2, [pc, #288]	; (8001718 <HAL_GPIO_Init+0x2e8>)
 80015f8:	4293      	cmp	r3, r2
 80015fa:	d007      	beq.n	800160c <HAL_GPIO_Init+0x1dc>
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	4a47      	ldr	r2, [pc, #284]	; (800171c <HAL_GPIO_Init+0x2ec>)
 8001600:	4293      	cmp	r3, r2
 8001602:	d101      	bne.n	8001608 <HAL_GPIO_Init+0x1d8>
 8001604:	2302      	movs	r3, #2
 8001606:	e004      	b.n	8001612 <HAL_GPIO_Init+0x1e2>
 8001608:	2303      	movs	r3, #3
 800160a:	e002      	b.n	8001612 <HAL_GPIO_Init+0x1e2>
 800160c:	2301      	movs	r3, #1
 800160e:	e000      	b.n	8001612 <HAL_GPIO_Init+0x1e2>
 8001610:	2300      	movs	r3, #0
 8001612:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001614:	f002 0203 	and.w	r2, r2, #3
 8001618:	0092      	lsls	r2, r2, #2
 800161a:	4093      	lsls	r3, r2
 800161c:	68fa      	ldr	r2, [r7, #12]
 800161e:	4313      	orrs	r3, r2
 8001620:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001622:	493b      	ldr	r1, [pc, #236]	; (8001710 <HAL_GPIO_Init+0x2e0>)
 8001624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001626:	089b      	lsrs	r3, r3, #2
 8001628:	3302      	adds	r3, #2
 800162a:	68fa      	ldr	r2, [r7, #12]
 800162c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001638:	2b00      	cmp	r3, #0
 800163a:	d006      	beq.n	800164a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800163c:	4b38      	ldr	r3, [pc, #224]	; (8001720 <HAL_GPIO_Init+0x2f0>)
 800163e:	689a      	ldr	r2, [r3, #8]
 8001640:	4937      	ldr	r1, [pc, #220]	; (8001720 <HAL_GPIO_Init+0x2f0>)
 8001642:	69bb      	ldr	r3, [r7, #24]
 8001644:	4313      	orrs	r3, r2
 8001646:	608b      	str	r3, [r1, #8]
 8001648:	e006      	b.n	8001658 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800164a:	4b35      	ldr	r3, [pc, #212]	; (8001720 <HAL_GPIO_Init+0x2f0>)
 800164c:	689a      	ldr	r2, [r3, #8]
 800164e:	69bb      	ldr	r3, [r7, #24]
 8001650:	43db      	mvns	r3, r3
 8001652:	4933      	ldr	r1, [pc, #204]	; (8001720 <HAL_GPIO_Init+0x2f0>)
 8001654:	4013      	ands	r3, r2
 8001656:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001660:	2b00      	cmp	r3, #0
 8001662:	d006      	beq.n	8001672 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001664:	4b2e      	ldr	r3, [pc, #184]	; (8001720 <HAL_GPIO_Init+0x2f0>)
 8001666:	68da      	ldr	r2, [r3, #12]
 8001668:	492d      	ldr	r1, [pc, #180]	; (8001720 <HAL_GPIO_Init+0x2f0>)
 800166a:	69bb      	ldr	r3, [r7, #24]
 800166c:	4313      	orrs	r3, r2
 800166e:	60cb      	str	r3, [r1, #12]
 8001670:	e006      	b.n	8001680 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001672:	4b2b      	ldr	r3, [pc, #172]	; (8001720 <HAL_GPIO_Init+0x2f0>)
 8001674:	68da      	ldr	r2, [r3, #12]
 8001676:	69bb      	ldr	r3, [r7, #24]
 8001678:	43db      	mvns	r3, r3
 800167a:	4929      	ldr	r1, [pc, #164]	; (8001720 <HAL_GPIO_Init+0x2f0>)
 800167c:	4013      	ands	r3, r2
 800167e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001688:	2b00      	cmp	r3, #0
 800168a:	d006      	beq.n	800169a <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800168c:	4b24      	ldr	r3, [pc, #144]	; (8001720 <HAL_GPIO_Init+0x2f0>)
 800168e:	685a      	ldr	r2, [r3, #4]
 8001690:	4923      	ldr	r1, [pc, #140]	; (8001720 <HAL_GPIO_Init+0x2f0>)
 8001692:	69bb      	ldr	r3, [r7, #24]
 8001694:	4313      	orrs	r3, r2
 8001696:	604b      	str	r3, [r1, #4]
 8001698:	e006      	b.n	80016a8 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800169a:	4b21      	ldr	r3, [pc, #132]	; (8001720 <HAL_GPIO_Init+0x2f0>)
 800169c:	685a      	ldr	r2, [r3, #4]
 800169e:	69bb      	ldr	r3, [r7, #24]
 80016a0:	43db      	mvns	r3, r3
 80016a2:	491f      	ldr	r1, [pc, #124]	; (8001720 <HAL_GPIO_Init+0x2f0>)
 80016a4:	4013      	ands	r3, r2
 80016a6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d006      	beq.n	80016c2 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80016b4:	4b1a      	ldr	r3, [pc, #104]	; (8001720 <HAL_GPIO_Init+0x2f0>)
 80016b6:	681a      	ldr	r2, [r3, #0]
 80016b8:	4919      	ldr	r1, [pc, #100]	; (8001720 <HAL_GPIO_Init+0x2f0>)
 80016ba:	69bb      	ldr	r3, [r7, #24]
 80016bc:	4313      	orrs	r3, r2
 80016be:	600b      	str	r3, [r1, #0]
 80016c0:	e006      	b.n	80016d0 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80016c2:	4b17      	ldr	r3, [pc, #92]	; (8001720 <HAL_GPIO_Init+0x2f0>)
 80016c4:	681a      	ldr	r2, [r3, #0]
 80016c6:	69bb      	ldr	r3, [r7, #24]
 80016c8:	43db      	mvns	r3, r3
 80016ca:	4915      	ldr	r1, [pc, #84]	; (8001720 <HAL_GPIO_Init+0x2f0>)
 80016cc:	4013      	ands	r3, r2
 80016ce:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80016d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016d2:	3301      	adds	r3, #1
 80016d4:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016dc:	fa22 f303 	lsr.w	r3, r2, r3
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	f47f aeaf 	bne.w	8001444 <HAL_GPIO_Init+0x14>
  }
}
 80016e6:	bf00      	nop
 80016e8:	bf00      	nop
 80016ea:	372c      	adds	r7, #44	; 0x2c
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bc80      	pop	{r7}
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	10320000 	.word	0x10320000
 80016f8:	10310000 	.word	0x10310000
 80016fc:	10220000 	.word	0x10220000
 8001700:	10210000 	.word	0x10210000
 8001704:	10120000 	.word	0x10120000
 8001708:	10110000 	.word	0x10110000
 800170c:	40021000 	.word	0x40021000
 8001710:	40010000 	.word	0x40010000
 8001714:	40010800 	.word	0x40010800
 8001718:	40010c00 	.word	0x40010c00
 800171c:	40011000 	.word	0x40011000
 8001720:	40010400 	.word	0x40010400

08001724 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
 800172c:	460b      	mov	r3, r1
 800172e:	807b      	strh	r3, [r7, #2]
 8001730:	4613      	mov	r3, r2
 8001732:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001734:	787b      	ldrb	r3, [r7, #1]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d003      	beq.n	8001742 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800173a:	887a      	ldrh	r2, [r7, #2]
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001740:	e003      	b.n	800174a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001742:	887b      	ldrh	r3, [r7, #2]
 8001744:	041a      	lsls	r2, r3, #16
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	611a      	str	r2, [r3, #16]
}
 800174a:	bf00      	nop
 800174c:	370c      	adds	r7, #12
 800174e:	46bd      	mov	sp, r7
 8001750:	bc80      	pop	{r7}
 8001752:	4770      	bx	lr

08001754 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b086      	sub	sp, #24
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d101      	bne.n	8001766 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001762:	2301      	movs	r3, #1
 8001764:	e26c      	b.n	8001c40 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f003 0301 	and.w	r3, r3, #1
 800176e:	2b00      	cmp	r3, #0
 8001770:	f000 8087 	beq.w	8001882 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001774:	4b92      	ldr	r3, [pc, #584]	; (80019c0 <HAL_RCC_OscConfig+0x26c>)
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	f003 030c 	and.w	r3, r3, #12
 800177c:	2b04      	cmp	r3, #4
 800177e:	d00c      	beq.n	800179a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001780:	4b8f      	ldr	r3, [pc, #572]	; (80019c0 <HAL_RCC_OscConfig+0x26c>)
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	f003 030c 	and.w	r3, r3, #12
 8001788:	2b08      	cmp	r3, #8
 800178a:	d112      	bne.n	80017b2 <HAL_RCC_OscConfig+0x5e>
 800178c:	4b8c      	ldr	r3, [pc, #560]	; (80019c0 <HAL_RCC_OscConfig+0x26c>)
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001794:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001798:	d10b      	bne.n	80017b2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800179a:	4b89      	ldr	r3, [pc, #548]	; (80019c0 <HAL_RCC_OscConfig+0x26c>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d06c      	beq.n	8001880 <HAL_RCC_OscConfig+0x12c>
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	685b      	ldr	r3, [r3, #4]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d168      	bne.n	8001880 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80017ae:	2301      	movs	r3, #1
 80017b0:	e246      	b.n	8001c40 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017ba:	d106      	bne.n	80017ca <HAL_RCC_OscConfig+0x76>
 80017bc:	4b80      	ldr	r3, [pc, #512]	; (80019c0 <HAL_RCC_OscConfig+0x26c>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a7f      	ldr	r2, [pc, #508]	; (80019c0 <HAL_RCC_OscConfig+0x26c>)
 80017c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017c6:	6013      	str	r3, [r2, #0]
 80017c8:	e02e      	b.n	8001828 <HAL_RCC_OscConfig+0xd4>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d10c      	bne.n	80017ec <HAL_RCC_OscConfig+0x98>
 80017d2:	4b7b      	ldr	r3, [pc, #492]	; (80019c0 <HAL_RCC_OscConfig+0x26c>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4a7a      	ldr	r2, [pc, #488]	; (80019c0 <HAL_RCC_OscConfig+0x26c>)
 80017d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017dc:	6013      	str	r3, [r2, #0]
 80017de:	4b78      	ldr	r3, [pc, #480]	; (80019c0 <HAL_RCC_OscConfig+0x26c>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4a77      	ldr	r2, [pc, #476]	; (80019c0 <HAL_RCC_OscConfig+0x26c>)
 80017e4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017e8:	6013      	str	r3, [r2, #0]
 80017ea:	e01d      	b.n	8001828 <HAL_RCC_OscConfig+0xd4>
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80017f4:	d10c      	bne.n	8001810 <HAL_RCC_OscConfig+0xbc>
 80017f6:	4b72      	ldr	r3, [pc, #456]	; (80019c0 <HAL_RCC_OscConfig+0x26c>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4a71      	ldr	r2, [pc, #452]	; (80019c0 <HAL_RCC_OscConfig+0x26c>)
 80017fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001800:	6013      	str	r3, [r2, #0]
 8001802:	4b6f      	ldr	r3, [pc, #444]	; (80019c0 <HAL_RCC_OscConfig+0x26c>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4a6e      	ldr	r2, [pc, #440]	; (80019c0 <HAL_RCC_OscConfig+0x26c>)
 8001808:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800180c:	6013      	str	r3, [r2, #0]
 800180e:	e00b      	b.n	8001828 <HAL_RCC_OscConfig+0xd4>
 8001810:	4b6b      	ldr	r3, [pc, #428]	; (80019c0 <HAL_RCC_OscConfig+0x26c>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a6a      	ldr	r2, [pc, #424]	; (80019c0 <HAL_RCC_OscConfig+0x26c>)
 8001816:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800181a:	6013      	str	r3, [r2, #0]
 800181c:	4b68      	ldr	r3, [pc, #416]	; (80019c0 <HAL_RCC_OscConfig+0x26c>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4a67      	ldr	r2, [pc, #412]	; (80019c0 <HAL_RCC_OscConfig+0x26c>)
 8001822:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001826:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d013      	beq.n	8001858 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001830:	f7ff f90e 	bl	8000a50 <HAL_GetTick>
 8001834:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001836:	e008      	b.n	800184a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001838:	f7ff f90a 	bl	8000a50 <HAL_GetTick>
 800183c:	4602      	mov	r2, r0
 800183e:	693b      	ldr	r3, [r7, #16]
 8001840:	1ad3      	subs	r3, r2, r3
 8001842:	2b64      	cmp	r3, #100	; 0x64
 8001844:	d901      	bls.n	800184a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001846:	2303      	movs	r3, #3
 8001848:	e1fa      	b.n	8001c40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800184a:	4b5d      	ldr	r3, [pc, #372]	; (80019c0 <HAL_RCC_OscConfig+0x26c>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001852:	2b00      	cmp	r3, #0
 8001854:	d0f0      	beq.n	8001838 <HAL_RCC_OscConfig+0xe4>
 8001856:	e014      	b.n	8001882 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001858:	f7ff f8fa 	bl	8000a50 <HAL_GetTick>
 800185c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800185e:	e008      	b.n	8001872 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001860:	f7ff f8f6 	bl	8000a50 <HAL_GetTick>
 8001864:	4602      	mov	r2, r0
 8001866:	693b      	ldr	r3, [r7, #16]
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	2b64      	cmp	r3, #100	; 0x64
 800186c:	d901      	bls.n	8001872 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800186e:	2303      	movs	r3, #3
 8001870:	e1e6      	b.n	8001c40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001872:	4b53      	ldr	r3, [pc, #332]	; (80019c0 <HAL_RCC_OscConfig+0x26c>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800187a:	2b00      	cmp	r3, #0
 800187c:	d1f0      	bne.n	8001860 <HAL_RCC_OscConfig+0x10c>
 800187e:	e000      	b.n	8001882 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001880:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f003 0302 	and.w	r3, r3, #2
 800188a:	2b00      	cmp	r3, #0
 800188c:	d063      	beq.n	8001956 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800188e:	4b4c      	ldr	r3, [pc, #304]	; (80019c0 <HAL_RCC_OscConfig+0x26c>)
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	f003 030c 	and.w	r3, r3, #12
 8001896:	2b00      	cmp	r3, #0
 8001898:	d00b      	beq.n	80018b2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800189a:	4b49      	ldr	r3, [pc, #292]	; (80019c0 <HAL_RCC_OscConfig+0x26c>)
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	f003 030c 	and.w	r3, r3, #12
 80018a2:	2b08      	cmp	r3, #8
 80018a4:	d11c      	bne.n	80018e0 <HAL_RCC_OscConfig+0x18c>
 80018a6:	4b46      	ldr	r3, [pc, #280]	; (80019c0 <HAL_RCC_OscConfig+0x26c>)
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d116      	bne.n	80018e0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018b2:	4b43      	ldr	r3, [pc, #268]	; (80019c0 <HAL_RCC_OscConfig+0x26c>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f003 0302 	and.w	r3, r3, #2
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d005      	beq.n	80018ca <HAL_RCC_OscConfig+0x176>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	691b      	ldr	r3, [r3, #16]
 80018c2:	2b01      	cmp	r3, #1
 80018c4:	d001      	beq.n	80018ca <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80018c6:	2301      	movs	r3, #1
 80018c8:	e1ba      	b.n	8001c40 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018ca:	4b3d      	ldr	r3, [pc, #244]	; (80019c0 <HAL_RCC_OscConfig+0x26c>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	695b      	ldr	r3, [r3, #20]
 80018d6:	00db      	lsls	r3, r3, #3
 80018d8:	4939      	ldr	r1, [pc, #228]	; (80019c0 <HAL_RCC_OscConfig+0x26c>)
 80018da:	4313      	orrs	r3, r2
 80018dc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018de:	e03a      	b.n	8001956 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	691b      	ldr	r3, [r3, #16]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d020      	beq.n	800192a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018e8:	4b36      	ldr	r3, [pc, #216]	; (80019c4 <HAL_RCC_OscConfig+0x270>)
 80018ea:	2201      	movs	r2, #1
 80018ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018ee:	f7ff f8af 	bl	8000a50 <HAL_GetTick>
 80018f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018f4:	e008      	b.n	8001908 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018f6:	f7ff f8ab 	bl	8000a50 <HAL_GetTick>
 80018fa:	4602      	mov	r2, r0
 80018fc:	693b      	ldr	r3, [r7, #16]
 80018fe:	1ad3      	subs	r3, r2, r3
 8001900:	2b02      	cmp	r3, #2
 8001902:	d901      	bls.n	8001908 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001904:	2303      	movs	r3, #3
 8001906:	e19b      	b.n	8001c40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001908:	4b2d      	ldr	r3, [pc, #180]	; (80019c0 <HAL_RCC_OscConfig+0x26c>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f003 0302 	and.w	r3, r3, #2
 8001910:	2b00      	cmp	r3, #0
 8001912:	d0f0      	beq.n	80018f6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001914:	4b2a      	ldr	r3, [pc, #168]	; (80019c0 <HAL_RCC_OscConfig+0x26c>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	695b      	ldr	r3, [r3, #20]
 8001920:	00db      	lsls	r3, r3, #3
 8001922:	4927      	ldr	r1, [pc, #156]	; (80019c0 <HAL_RCC_OscConfig+0x26c>)
 8001924:	4313      	orrs	r3, r2
 8001926:	600b      	str	r3, [r1, #0]
 8001928:	e015      	b.n	8001956 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800192a:	4b26      	ldr	r3, [pc, #152]	; (80019c4 <HAL_RCC_OscConfig+0x270>)
 800192c:	2200      	movs	r2, #0
 800192e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001930:	f7ff f88e 	bl	8000a50 <HAL_GetTick>
 8001934:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001936:	e008      	b.n	800194a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001938:	f7ff f88a 	bl	8000a50 <HAL_GetTick>
 800193c:	4602      	mov	r2, r0
 800193e:	693b      	ldr	r3, [r7, #16]
 8001940:	1ad3      	subs	r3, r2, r3
 8001942:	2b02      	cmp	r3, #2
 8001944:	d901      	bls.n	800194a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001946:	2303      	movs	r3, #3
 8001948:	e17a      	b.n	8001c40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800194a:	4b1d      	ldr	r3, [pc, #116]	; (80019c0 <HAL_RCC_OscConfig+0x26c>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f003 0302 	and.w	r3, r3, #2
 8001952:	2b00      	cmp	r3, #0
 8001954:	d1f0      	bne.n	8001938 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f003 0308 	and.w	r3, r3, #8
 800195e:	2b00      	cmp	r3, #0
 8001960:	d03a      	beq.n	80019d8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	699b      	ldr	r3, [r3, #24]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d019      	beq.n	800199e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800196a:	4b17      	ldr	r3, [pc, #92]	; (80019c8 <HAL_RCC_OscConfig+0x274>)
 800196c:	2201      	movs	r2, #1
 800196e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001970:	f7ff f86e 	bl	8000a50 <HAL_GetTick>
 8001974:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001976:	e008      	b.n	800198a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001978:	f7ff f86a 	bl	8000a50 <HAL_GetTick>
 800197c:	4602      	mov	r2, r0
 800197e:	693b      	ldr	r3, [r7, #16]
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	2b02      	cmp	r3, #2
 8001984:	d901      	bls.n	800198a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001986:	2303      	movs	r3, #3
 8001988:	e15a      	b.n	8001c40 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800198a:	4b0d      	ldr	r3, [pc, #52]	; (80019c0 <HAL_RCC_OscConfig+0x26c>)
 800198c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800198e:	f003 0302 	and.w	r3, r3, #2
 8001992:	2b00      	cmp	r3, #0
 8001994:	d0f0      	beq.n	8001978 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001996:	2001      	movs	r0, #1
 8001998:	f000 facc 	bl	8001f34 <RCC_Delay>
 800199c:	e01c      	b.n	80019d8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800199e:	4b0a      	ldr	r3, [pc, #40]	; (80019c8 <HAL_RCC_OscConfig+0x274>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019a4:	f7ff f854 	bl	8000a50 <HAL_GetTick>
 80019a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019aa:	e00f      	b.n	80019cc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019ac:	f7ff f850 	bl	8000a50 <HAL_GetTick>
 80019b0:	4602      	mov	r2, r0
 80019b2:	693b      	ldr	r3, [r7, #16]
 80019b4:	1ad3      	subs	r3, r2, r3
 80019b6:	2b02      	cmp	r3, #2
 80019b8:	d908      	bls.n	80019cc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80019ba:	2303      	movs	r3, #3
 80019bc:	e140      	b.n	8001c40 <HAL_RCC_OscConfig+0x4ec>
 80019be:	bf00      	nop
 80019c0:	40021000 	.word	0x40021000
 80019c4:	42420000 	.word	0x42420000
 80019c8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019cc:	4b9e      	ldr	r3, [pc, #632]	; (8001c48 <HAL_RCC_OscConfig+0x4f4>)
 80019ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019d0:	f003 0302 	and.w	r3, r3, #2
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d1e9      	bne.n	80019ac <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f003 0304 	and.w	r3, r3, #4
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	f000 80a6 	beq.w	8001b32 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019e6:	2300      	movs	r3, #0
 80019e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019ea:	4b97      	ldr	r3, [pc, #604]	; (8001c48 <HAL_RCC_OscConfig+0x4f4>)
 80019ec:	69db      	ldr	r3, [r3, #28]
 80019ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d10d      	bne.n	8001a12 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019f6:	4b94      	ldr	r3, [pc, #592]	; (8001c48 <HAL_RCC_OscConfig+0x4f4>)
 80019f8:	69db      	ldr	r3, [r3, #28]
 80019fa:	4a93      	ldr	r2, [pc, #588]	; (8001c48 <HAL_RCC_OscConfig+0x4f4>)
 80019fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a00:	61d3      	str	r3, [r2, #28]
 8001a02:	4b91      	ldr	r3, [pc, #580]	; (8001c48 <HAL_RCC_OscConfig+0x4f4>)
 8001a04:	69db      	ldr	r3, [r3, #28]
 8001a06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a0a:	60bb      	str	r3, [r7, #8]
 8001a0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a12:	4b8e      	ldr	r3, [pc, #568]	; (8001c4c <HAL_RCC_OscConfig+0x4f8>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d118      	bne.n	8001a50 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a1e:	4b8b      	ldr	r3, [pc, #556]	; (8001c4c <HAL_RCC_OscConfig+0x4f8>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	4a8a      	ldr	r2, [pc, #552]	; (8001c4c <HAL_RCC_OscConfig+0x4f8>)
 8001a24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a2a:	f7ff f811 	bl	8000a50 <HAL_GetTick>
 8001a2e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a30:	e008      	b.n	8001a44 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a32:	f7ff f80d 	bl	8000a50 <HAL_GetTick>
 8001a36:	4602      	mov	r2, r0
 8001a38:	693b      	ldr	r3, [r7, #16]
 8001a3a:	1ad3      	subs	r3, r2, r3
 8001a3c:	2b64      	cmp	r3, #100	; 0x64
 8001a3e:	d901      	bls.n	8001a44 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001a40:	2303      	movs	r3, #3
 8001a42:	e0fd      	b.n	8001c40 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a44:	4b81      	ldr	r3, [pc, #516]	; (8001c4c <HAL_RCC_OscConfig+0x4f8>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d0f0      	beq.n	8001a32 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	68db      	ldr	r3, [r3, #12]
 8001a54:	2b01      	cmp	r3, #1
 8001a56:	d106      	bne.n	8001a66 <HAL_RCC_OscConfig+0x312>
 8001a58:	4b7b      	ldr	r3, [pc, #492]	; (8001c48 <HAL_RCC_OscConfig+0x4f4>)
 8001a5a:	6a1b      	ldr	r3, [r3, #32]
 8001a5c:	4a7a      	ldr	r2, [pc, #488]	; (8001c48 <HAL_RCC_OscConfig+0x4f4>)
 8001a5e:	f043 0301 	orr.w	r3, r3, #1
 8001a62:	6213      	str	r3, [r2, #32]
 8001a64:	e02d      	b.n	8001ac2 <HAL_RCC_OscConfig+0x36e>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	68db      	ldr	r3, [r3, #12]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d10c      	bne.n	8001a88 <HAL_RCC_OscConfig+0x334>
 8001a6e:	4b76      	ldr	r3, [pc, #472]	; (8001c48 <HAL_RCC_OscConfig+0x4f4>)
 8001a70:	6a1b      	ldr	r3, [r3, #32]
 8001a72:	4a75      	ldr	r2, [pc, #468]	; (8001c48 <HAL_RCC_OscConfig+0x4f4>)
 8001a74:	f023 0301 	bic.w	r3, r3, #1
 8001a78:	6213      	str	r3, [r2, #32]
 8001a7a:	4b73      	ldr	r3, [pc, #460]	; (8001c48 <HAL_RCC_OscConfig+0x4f4>)
 8001a7c:	6a1b      	ldr	r3, [r3, #32]
 8001a7e:	4a72      	ldr	r2, [pc, #456]	; (8001c48 <HAL_RCC_OscConfig+0x4f4>)
 8001a80:	f023 0304 	bic.w	r3, r3, #4
 8001a84:	6213      	str	r3, [r2, #32]
 8001a86:	e01c      	b.n	8001ac2 <HAL_RCC_OscConfig+0x36e>
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	68db      	ldr	r3, [r3, #12]
 8001a8c:	2b05      	cmp	r3, #5
 8001a8e:	d10c      	bne.n	8001aaa <HAL_RCC_OscConfig+0x356>
 8001a90:	4b6d      	ldr	r3, [pc, #436]	; (8001c48 <HAL_RCC_OscConfig+0x4f4>)
 8001a92:	6a1b      	ldr	r3, [r3, #32]
 8001a94:	4a6c      	ldr	r2, [pc, #432]	; (8001c48 <HAL_RCC_OscConfig+0x4f4>)
 8001a96:	f043 0304 	orr.w	r3, r3, #4
 8001a9a:	6213      	str	r3, [r2, #32]
 8001a9c:	4b6a      	ldr	r3, [pc, #424]	; (8001c48 <HAL_RCC_OscConfig+0x4f4>)
 8001a9e:	6a1b      	ldr	r3, [r3, #32]
 8001aa0:	4a69      	ldr	r2, [pc, #420]	; (8001c48 <HAL_RCC_OscConfig+0x4f4>)
 8001aa2:	f043 0301 	orr.w	r3, r3, #1
 8001aa6:	6213      	str	r3, [r2, #32]
 8001aa8:	e00b      	b.n	8001ac2 <HAL_RCC_OscConfig+0x36e>
 8001aaa:	4b67      	ldr	r3, [pc, #412]	; (8001c48 <HAL_RCC_OscConfig+0x4f4>)
 8001aac:	6a1b      	ldr	r3, [r3, #32]
 8001aae:	4a66      	ldr	r2, [pc, #408]	; (8001c48 <HAL_RCC_OscConfig+0x4f4>)
 8001ab0:	f023 0301 	bic.w	r3, r3, #1
 8001ab4:	6213      	str	r3, [r2, #32]
 8001ab6:	4b64      	ldr	r3, [pc, #400]	; (8001c48 <HAL_RCC_OscConfig+0x4f4>)
 8001ab8:	6a1b      	ldr	r3, [r3, #32]
 8001aba:	4a63      	ldr	r2, [pc, #396]	; (8001c48 <HAL_RCC_OscConfig+0x4f4>)
 8001abc:	f023 0304 	bic.w	r3, r3, #4
 8001ac0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	68db      	ldr	r3, [r3, #12]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d015      	beq.n	8001af6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001aca:	f7fe ffc1 	bl	8000a50 <HAL_GetTick>
 8001ace:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ad0:	e00a      	b.n	8001ae8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ad2:	f7fe ffbd 	bl	8000a50 <HAL_GetTick>
 8001ad6:	4602      	mov	r2, r0
 8001ad8:	693b      	ldr	r3, [r7, #16]
 8001ada:	1ad3      	subs	r3, r2, r3
 8001adc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d901      	bls.n	8001ae8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001ae4:	2303      	movs	r3, #3
 8001ae6:	e0ab      	b.n	8001c40 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ae8:	4b57      	ldr	r3, [pc, #348]	; (8001c48 <HAL_RCC_OscConfig+0x4f4>)
 8001aea:	6a1b      	ldr	r3, [r3, #32]
 8001aec:	f003 0302 	and.w	r3, r3, #2
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d0ee      	beq.n	8001ad2 <HAL_RCC_OscConfig+0x37e>
 8001af4:	e014      	b.n	8001b20 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001af6:	f7fe ffab 	bl	8000a50 <HAL_GetTick>
 8001afa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001afc:	e00a      	b.n	8001b14 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001afe:	f7fe ffa7 	bl	8000a50 <HAL_GetTick>
 8001b02:	4602      	mov	r2, r0
 8001b04:	693b      	ldr	r3, [r7, #16]
 8001b06:	1ad3      	subs	r3, r2, r3
 8001b08:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b0c:	4293      	cmp	r3, r2
 8001b0e:	d901      	bls.n	8001b14 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001b10:	2303      	movs	r3, #3
 8001b12:	e095      	b.n	8001c40 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b14:	4b4c      	ldr	r3, [pc, #304]	; (8001c48 <HAL_RCC_OscConfig+0x4f4>)
 8001b16:	6a1b      	ldr	r3, [r3, #32]
 8001b18:	f003 0302 	and.w	r3, r3, #2
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d1ee      	bne.n	8001afe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001b20:	7dfb      	ldrb	r3, [r7, #23]
 8001b22:	2b01      	cmp	r3, #1
 8001b24:	d105      	bne.n	8001b32 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b26:	4b48      	ldr	r3, [pc, #288]	; (8001c48 <HAL_RCC_OscConfig+0x4f4>)
 8001b28:	69db      	ldr	r3, [r3, #28]
 8001b2a:	4a47      	ldr	r2, [pc, #284]	; (8001c48 <HAL_RCC_OscConfig+0x4f4>)
 8001b2c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b30:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	69db      	ldr	r3, [r3, #28]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	f000 8081 	beq.w	8001c3e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b3c:	4b42      	ldr	r3, [pc, #264]	; (8001c48 <HAL_RCC_OscConfig+0x4f4>)
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f003 030c 	and.w	r3, r3, #12
 8001b44:	2b08      	cmp	r3, #8
 8001b46:	d061      	beq.n	8001c0c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	69db      	ldr	r3, [r3, #28]
 8001b4c:	2b02      	cmp	r3, #2
 8001b4e:	d146      	bne.n	8001bde <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b50:	4b3f      	ldr	r3, [pc, #252]	; (8001c50 <HAL_RCC_OscConfig+0x4fc>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b56:	f7fe ff7b 	bl	8000a50 <HAL_GetTick>
 8001b5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b5c:	e008      	b.n	8001b70 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b5e:	f7fe ff77 	bl	8000a50 <HAL_GetTick>
 8001b62:	4602      	mov	r2, r0
 8001b64:	693b      	ldr	r3, [r7, #16]
 8001b66:	1ad3      	subs	r3, r2, r3
 8001b68:	2b02      	cmp	r3, #2
 8001b6a:	d901      	bls.n	8001b70 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001b6c:	2303      	movs	r3, #3
 8001b6e:	e067      	b.n	8001c40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b70:	4b35      	ldr	r3, [pc, #212]	; (8001c48 <HAL_RCC_OscConfig+0x4f4>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d1f0      	bne.n	8001b5e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6a1b      	ldr	r3, [r3, #32]
 8001b80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b84:	d108      	bne.n	8001b98 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001b86:	4b30      	ldr	r3, [pc, #192]	; (8001c48 <HAL_RCC_OscConfig+0x4f4>)
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	689b      	ldr	r3, [r3, #8]
 8001b92:	492d      	ldr	r1, [pc, #180]	; (8001c48 <HAL_RCC_OscConfig+0x4f4>)
 8001b94:	4313      	orrs	r3, r2
 8001b96:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b98:	4b2b      	ldr	r3, [pc, #172]	; (8001c48 <HAL_RCC_OscConfig+0x4f4>)
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6a19      	ldr	r1, [r3, #32]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ba8:	430b      	orrs	r3, r1
 8001baa:	4927      	ldr	r1, [pc, #156]	; (8001c48 <HAL_RCC_OscConfig+0x4f4>)
 8001bac:	4313      	orrs	r3, r2
 8001bae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001bb0:	4b27      	ldr	r3, [pc, #156]	; (8001c50 <HAL_RCC_OscConfig+0x4fc>)
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bb6:	f7fe ff4b 	bl	8000a50 <HAL_GetTick>
 8001bba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001bbc:	e008      	b.n	8001bd0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bbe:	f7fe ff47 	bl	8000a50 <HAL_GetTick>
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	693b      	ldr	r3, [r7, #16]
 8001bc6:	1ad3      	subs	r3, r2, r3
 8001bc8:	2b02      	cmp	r3, #2
 8001bca:	d901      	bls.n	8001bd0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001bcc:	2303      	movs	r3, #3
 8001bce:	e037      	b.n	8001c40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001bd0:	4b1d      	ldr	r3, [pc, #116]	; (8001c48 <HAL_RCC_OscConfig+0x4f4>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d0f0      	beq.n	8001bbe <HAL_RCC_OscConfig+0x46a>
 8001bdc:	e02f      	b.n	8001c3e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bde:	4b1c      	ldr	r3, [pc, #112]	; (8001c50 <HAL_RCC_OscConfig+0x4fc>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001be4:	f7fe ff34 	bl	8000a50 <HAL_GetTick>
 8001be8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bea:	e008      	b.n	8001bfe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bec:	f7fe ff30 	bl	8000a50 <HAL_GetTick>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	2b02      	cmp	r3, #2
 8001bf8:	d901      	bls.n	8001bfe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001bfa:	2303      	movs	r3, #3
 8001bfc:	e020      	b.n	8001c40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bfe:	4b12      	ldr	r3, [pc, #72]	; (8001c48 <HAL_RCC_OscConfig+0x4f4>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d1f0      	bne.n	8001bec <HAL_RCC_OscConfig+0x498>
 8001c0a:	e018      	b.n	8001c3e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	69db      	ldr	r3, [r3, #28]
 8001c10:	2b01      	cmp	r3, #1
 8001c12:	d101      	bne.n	8001c18 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001c14:	2301      	movs	r3, #1
 8001c16:	e013      	b.n	8001c40 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001c18:	4b0b      	ldr	r3, [pc, #44]	; (8001c48 <HAL_RCC_OscConfig+0x4f4>)
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6a1b      	ldr	r3, [r3, #32]
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	d106      	bne.n	8001c3a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c36:	429a      	cmp	r2, r3
 8001c38:	d001      	beq.n	8001c3e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e000      	b.n	8001c40 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001c3e:	2300      	movs	r3, #0
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	3718      	adds	r7, #24
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	40021000 	.word	0x40021000
 8001c4c:	40007000 	.word	0x40007000
 8001c50:	42420060 	.word	0x42420060

08001c54 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b084      	sub	sp, #16
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
 8001c5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d101      	bne.n	8001c68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c64:	2301      	movs	r3, #1
 8001c66:	e0d0      	b.n	8001e0a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c68:	4b6a      	ldr	r3, [pc, #424]	; (8001e14 <HAL_RCC_ClockConfig+0x1c0>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f003 0307 	and.w	r3, r3, #7
 8001c70:	683a      	ldr	r2, [r7, #0]
 8001c72:	429a      	cmp	r2, r3
 8001c74:	d910      	bls.n	8001c98 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c76:	4b67      	ldr	r3, [pc, #412]	; (8001e14 <HAL_RCC_ClockConfig+0x1c0>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f023 0207 	bic.w	r2, r3, #7
 8001c7e:	4965      	ldr	r1, [pc, #404]	; (8001e14 <HAL_RCC_ClockConfig+0x1c0>)
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	4313      	orrs	r3, r2
 8001c84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c86:	4b63      	ldr	r3, [pc, #396]	; (8001e14 <HAL_RCC_ClockConfig+0x1c0>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f003 0307 	and.w	r3, r3, #7
 8001c8e:	683a      	ldr	r2, [r7, #0]
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d001      	beq.n	8001c98 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001c94:	2301      	movs	r3, #1
 8001c96:	e0b8      	b.n	8001e0a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f003 0302 	and.w	r3, r3, #2
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d020      	beq.n	8001ce6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f003 0304 	and.w	r3, r3, #4
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d005      	beq.n	8001cbc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001cb0:	4b59      	ldr	r3, [pc, #356]	; (8001e18 <HAL_RCC_ClockConfig+0x1c4>)
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	4a58      	ldr	r2, [pc, #352]	; (8001e18 <HAL_RCC_ClockConfig+0x1c4>)
 8001cb6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001cba:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f003 0308 	and.w	r3, r3, #8
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d005      	beq.n	8001cd4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001cc8:	4b53      	ldr	r3, [pc, #332]	; (8001e18 <HAL_RCC_ClockConfig+0x1c4>)
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	4a52      	ldr	r2, [pc, #328]	; (8001e18 <HAL_RCC_ClockConfig+0x1c4>)
 8001cce:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001cd2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cd4:	4b50      	ldr	r3, [pc, #320]	; (8001e18 <HAL_RCC_ClockConfig+0x1c4>)
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	689b      	ldr	r3, [r3, #8]
 8001ce0:	494d      	ldr	r1, [pc, #308]	; (8001e18 <HAL_RCC_ClockConfig+0x1c4>)
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f003 0301 	and.w	r3, r3, #1
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d040      	beq.n	8001d74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	2b01      	cmp	r3, #1
 8001cf8:	d107      	bne.n	8001d0a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cfa:	4b47      	ldr	r3, [pc, #284]	; (8001e18 <HAL_RCC_ClockConfig+0x1c4>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d115      	bne.n	8001d32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	e07f      	b.n	8001e0a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	2b02      	cmp	r3, #2
 8001d10:	d107      	bne.n	8001d22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d12:	4b41      	ldr	r3, [pc, #260]	; (8001e18 <HAL_RCC_ClockConfig+0x1c4>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d109      	bne.n	8001d32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	e073      	b.n	8001e0a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d22:	4b3d      	ldr	r3, [pc, #244]	; (8001e18 <HAL_RCC_ClockConfig+0x1c4>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f003 0302 	and.w	r3, r3, #2
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d101      	bne.n	8001d32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e06b      	b.n	8001e0a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d32:	4b39      	ldr	r3, [pc, #228]	; (8001e18 <HAL_RCC_ClockConfig+0x1c4>)
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	f023 0203 	bic.w	r2, r3, #3
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	685b      	ldr	r3, [r3, #4]
 8001d3e:	4936      	ldr	r1, [pc, #216]	; (8001e18 <HAL_RCC_ClockConfig+0x1c4>)
 8001d40:	4313      	orrs	r3, r2
 8001d42:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d44:	f7fe fe84 	bl	8000a50 <HAL_GetTick>
 8001d48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d4a:	e00a      	b.n	8001d62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d4c:	f7fe fe80 	bl	8000a50 <HAL_GetTick>
 8001d50:	4602      	mov	r2, r0
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	1ad3      	subs	r3, r2, r3
 8001d56:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d901      	bls.n	8001d62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001d5e:	2303      	movs	r3, #3
 8001d60:	e053      	b.n	8001e0a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d62:	4b2d      	ldr	r3, [pc, #180]	; (8001e18 <HAL_RCC_ClockConfig+0x1c4>)
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	f003 020c 	and.w	r2, r3, #12
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	009b      	lsls	r3, r3, #2
 8001d70:	429a      	cmp	r2, r3
 8001d72:	d1eb      	bne.n	8001d4c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d74:	4b27      	ldr	r3, [pc, #156]	; (8001e14 <HAL_RCC_ClockConfig+0x1c0>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f003 0307 	and.w	r3, r3, #7
 8001d7c:	683a      	ldr	r2, [r7, #0]
 8001d7e:	429a      	cmp	r2, r3
 8001d80:	d210      	bcs.n	8001da4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d82:	4b24      	ldr	r3, [pc, #144]	; (8001e14 <HAL_RCC_ClockConfig+0x1c0>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f023 0207 	bic.w	r2, r3, #7
 8001d8a:	4922      	ldr	r1, [pc, #136]	; (8001e14 <HAL_RCC_ClockConfig+0x1c0>)
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d92:	4b20      	ldr	r3, [pc, #128]	; (8001e14 <HAL_RCC_ClockConfig+0x1c0>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f003 0307 	and.w	r3, r3, #7
 8001d9a:	683a      	ldr	r2, [r7, #0]
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	d001      	beq.n	8001da4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001da0:	2301      	movs	r3, #1
 8001da2:	e032      	b.n	8001e0a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f003 0304 	and.w	r3, r3, #4
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d008      	beq.n	8001dc2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001db0:	4b19      	ldr	r3, [pc, #100]	; (8001e18 <HAL_RCC_ClockConfig+0x1c4>)
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	4916      	ldr	r1, [pc, #88]	; (8001e18 <HAL_RCC_ClockConfig+0x1c4>)
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f003 0308 	and.w	r3, r3, #8
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d009      	beq.n	8001de2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001dce:	4b12      	ldr	r3, [pc, #72]	; (8001e18 <HAL_RCC_ClockConfig+0x1c4>)
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	691b      	ldr	r3, [r3, #16]
 8001dda:	00db      	lsls	r3, r3, #3
 8001ddc:	490e      	ldr	r1, [pc, #56]	; (8001e18 <HAL_RCC_ClockConfig+0x1c4>)
 8001dde:	4313      	orrs	r3, r2
 8001de0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001de2:	f000 f821 	bl	8001e28 <HAL_RCC_GetSysClockFreq>
 8001de6:	4602      	mov	r2, r0
 8001de8:	4b0b      	ldr	r3, [pc, #44]	; (8001e18 <HAL_RCC_ClockConfig+0x1c4>)
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	091b      	lsrs	r3, r3, #4
 8001dee:	f003 030f 	and.w	r3, r3, #15
 8001df2:	490a      	ldr	r1, [pc, #40]	; (8001e1c <HAL_RCC_ClockConfig+0x1c8>)
 8001df4:	5ccb      	ldrb	r3, [r1, r3]
 8001df6:	fa22 f303 	lsr.w	r3, r2, r3
 8001dfa:	4a09      	ldr	r2, [pc, #36]	; (8001e20 <HAL_RCC_ClockConfig+0x1cc>)
 8001dfc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001dfe:	4b09      	ldr	r3, [pc, #36]	; (8001e24 <HAL_RCC_ClockConfig+0x1d0>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4618      	mov	r0, r3
 8001e04:	f7fe fde2 	bl	80009cc <HAL_InitTick>

  return HAL_OK;
 8001e08:	2300      	movs	r3, #0
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	3710      	adds	r7, #16
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	40022000 	.word	0x40022000
 8001e18:	40021000 	.word	0x40021000
 8001e1c:	08003eb8 	.word	0x08003eb8
 8001e20:	20000008 	.word	0x20000008
 8001e24:	2000000c 	.word	0x2000000c

08001e28 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b087      	sub	sp, #28
 8001e2c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	60fb      	str	r3, [r7, #12]
 8001e32:	2300      	movs	r3, #0
 8001e34:	60bb      	str	r3, [r7, #8]
 8001e36:	2300      	movs	r3, #0
 8001e38:	617b      	str	r3, [r7, #20]
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001e42:	4b1e      	ldr	r3, [pc, #120]	; (8001ebc <HAL_RCC_GetSysClockFreq+0x94>)
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	f003 030c 	and.w	r3, r3, #12
 8001e4e:	2b04      	cmp	r3, #4
 8001e50:	d002      	beq.n	8001e58 <HAL_RCC_GetSysClockFreq+0x30>
 8001e52:	2b08      	cmp	r3, #8
 8001e54:	d003      	beq.n	8001e5e <HAL_RCC_GetSysClockFreq+0x36>
 8001e56:	e027      	b.n	8001ea8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e58:	4b19      	ldr	r3, [pc, #100]	; (8001ec0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001e5a:	613b      	str	r3, [r7, #16]
      break;
 8001e5c:	e027      	b.n	8001eae <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	0c9b      	lsrs	r3, r3, #18
 8001e62:	f003 030f 	and.w	r3, r3, #15
 8001e66:	4a17      	ldr	r2, [pc, #92]	; (8001ec4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001e68:	5cd3      	ldrb	r3, [r2, r3]
 8001e6a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d010      	beq.n	8001e98 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001e76:	4b11      	ldr	r3, [pc, #68]	; (8001ebc <HAL_RCC_GetSysClockFreq+0x94>)
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	0c5b      	lsrs	r3, r3, #17
 8001e7c:	f003 0301 	and.w	r3, r3, #1
 8001e80:	4a11      	ldr	r2, [pc, #68]	; (8001ec8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001e82:	5cd3      	ldrb	r3, [r2, r3]
 8001e84:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	4a0d      	ldr	r2, [pc, #52]	; (8001ec0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001e8a:	fb02 f203 	mul.w	r2, r2, r3
 8001e8e:	68bb      	ldr	r3, [r7, #8]
 8001e90:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e94:	617b      	str	r3, [r7, #20]
 8001e96:	e004      	b.n	8001ea2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	4a0c      	ldr	r2, [pc, #48]	; (8001ecc <HAL_RCC_GetSysClockFreq+0xa4>)
 8001e9c:	fb02 f303 	mul.w	r3, r2, r3
 8001ea0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	613b      	str	r3, [r7, #16]
      break;
 8001ea6:	e002      	b.n	8001eae <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001ea8:	4b05      	ldr	r3, [pc, #20]	; (8001ec0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001eaa:	613b      	str	r3, [r7, #16]
      break;
 8001eac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001eae:	693b      	ldr	r3, [r7, #16]
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	371c      	adds	r7, #28
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bc80      	pop	{r7}
 8001eb8:	4770      	bx	lr
 8001eba:	bf00      	nop
 8001ebc:	40021000 	.word	0x40021000
 8001ec0:	007a1200 	.word	0x007a1200
 8001ec4:	08003ed0 	.word	0x08003ed0
 8001ec8:	08003ee0 	.word	0x08003ee0
 8001ecc:	003d0900 	.word	0x003d0900

08001ed0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ed4:	4b02      	ldr	r3, [pc, #8]	; (8001ee0 <HAL_RCC_GetHCLKFreq+0x10>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bc80      	pop	{r7}
 8001ede:	4770      	bx	lr
 8001ee0:	20000008 	.word	0x20000008

08001ee4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ee8:	f7ff fff2 	bl	8001ed0 <HAL_RCC_GetHCLKFreq>
 8001eec:	4602      	mov	r2, r0
 8001eee:	4b05      	ldr	r3, [pc, #20]	; (8001f04 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	0a1b      	lsrs	r3, r3, #8
 8001ef4:	f003 0307 	and.w	r3, r3, #7
 8001ef8:	4903      	ldr	r1, [pc, #12]	; (8001f08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001efa:	5ccb      	ldrb	r3, [r1, r3]
 8001efc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	40021000 	.word	0x40021000
 8001f08:	08003ec8 	.word	0x08003ec8

08001f0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f10:	f7ff ffde 	bl	8001ed0 <HAL_RCC_GetHCLKFreq>
 8001f14:	4602      	mov	r2, r0
 8001f16:	4b05      	ldr	r3, [pc, #20]	; (8001f2c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	0adb      	lsrs	r3, r3, #11
 8001f1c:	f003 0307 	and.w	r3, r3, #7
 8001f20:	4903      	ldr	r1, [pc, #12]	; (8001f30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f22:	5ccb      	ldrb	r3, [r1, r3]
 8001f24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	40021000 	.word	0x40021000
 8001f30:	08003ec8 	.word	0x08003ec8

08001f34 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b085      	sub	sp, #20
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001f3c:	4b0a      	ldr	r3, [pc, #40]	; (8001f68 <RCC_Delay+0x34>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a0a      	ldr	r2, [pc, #40]	; (8001f6c <RCC_Delay+0x38>)
 8001f42:	fba2 2303 	umull	r2, r3, r2, r3
 8001f46:	0a5b      	lsrs	r3, r3, #9
 8001f48:	687a      	ldr	r2, [r7, #4]
 8001f4a:	fb02 f303 	mul.w	r3, r2, r3
 8001f4e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001f50:	bf00      	nop
  }
  while (Delay --);
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	1e5a      	subs	r2, r3, #1
 8001f56:	60fa      	str	r2, [r7, #12]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d1f9      	bne.n	8001f50 <RCC_Delay+0x1c>
}
 8001f5c:	bf00      	nop
 8001f5e:	bf00      	nop
 8001f60:	3714      	adds	r7, #20
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bc80      	pop	{r7}
 8001f66:	4770      	bx	lr
 8001f68:	20000008 	.word	0x20000008
 8001f6c:	10624dd3 	.word	0x10624dd3

08001f70 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b086      	sub	sp, #24
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	613b      	str	r3, [r7, #16]
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 0301 	and.w	r3, r3, #1
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d07d      	beq.n	8002088 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f90:	4b4f      	ldr	r3, [pc, #316]	; (80020d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f92:	69db      	ldr	r3, [r3, #28]
 8001f94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d10d      	bne.n	8001fb8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f9c:	4b4c      	ldr	r3, [pc, #304]	; (80020d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f9e:	69db      	ldr	r3, [r3, #28]
 8001fa0:	4a4b      	ldr	r2, [pc, #300]	; (80020d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fa2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fa6:	61d3      	str	r3, [r2, #28]
 8001fa8:	4b49      	ldr	r3, [pc, #292]	; (80020d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001faa:	69db      	ldr	r3, [r3, #28]
 8001fac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fb0:	60bb      	str	r3, [r7, #8]
 8001fb2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fb8:	4b46      	ldr	r3, [pc, #280]	; (80020d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d118      	bne.n	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fc4:	4b43      	ldr	r3, [pc, #268]	; (80020d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a42      	ldr	r2, [pc, #264]	; (80020d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001fca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fce:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fd0:	f7fe fd3e 	bl	8000a50 <HAL_GetTick>
 8001fd4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fd6:	e008      	b.n	8001fea <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fd8:	f7fe fd3a 	bl	8000a50 <HAL_GetTick>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	693b      	ldr	r3, [r7, #16]
 8001fe0:	1ad3      	subs	r3, r2, r3
 8001fe2:	2b64      	cmp	r3, #100	; 0x64
 8001fe4:	d901      	bls.n	8001fea <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8001fe6:	2303      	movs	r3, #3
 8001fe8:	e06d      	b.n	80020c6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fea:	4b3a      	ldr	r3, [pc, #232]	; (80020d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d0f0      	beq.n	8001fd8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001ff6:	4b36      	ldr	r3, [pc, #216]	; (80020d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ff8:	6a1b      	ldr	r3, [r3, #32]
 8001ffa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ffe:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d02e      	beq.n	8002064 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800200e:	68fa      	ldr	r2, [r7, #12]
 8002010:	429a      	cmp	r2, r3
 8002012:	d027      	beq.n	8002064 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002014:	4b2e      	ldr	r3, [pc, #184]	; (80020d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002016:	6a1b      	ldr	r3, [r3, #32]
 8002018:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800201c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800201e:	4b2e      	ldr	r3, [pc, #184]	; (80020d8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002020:	2201      	movs	r2, #1
 8002022:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002024:	4b2c      	ldr	r3, [pc, #176]	; (80020d8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002026:	2200      	movs	r2, #0
 8002028:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800202a:	4a29      	ldr	r2, [pc, #164]	; (80020d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	f003 0301 	and.w	r3, r3, #1
 8002036:	2b00      	cmp	r3, #0
 8002038:	d014      	beq.n	8002064 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800203a:	f7fe fd09 	bl	8000a50 <HAL_GetTick>
 800203e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002040:	e00a      	b.n	8002058 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002042:	f7fe fd05 	bl	8000a50 <HAL_GetTick>
 8002046:	4602      	mov	r2, r0
 8002048:	693b      	ldr	r3, [r7, #16]
 800204a:	1ad3      	subs	r3, r2, r3
 800204c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002050:	4293      	cmp	r3, r2
 8002052:	d901      	bls.n	8002058 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002054:	2303      	movs	r3, #3
 8002056:	e036      	b.n	80020c6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002058:	4b1d      	ldr	r3, [pc, #116]	; (80020d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800205a:	6a1b      	ldr	r3, [r3, #32]
 800205c:	f003 0302 	and.w	r3, r3, #2
 8002060:	2b00      	cmp	r3, #0
 8002062:	d0ee      	beq.n	8002042 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002064:	4b1a      	ldr	r3, [pc, #104]	; (80020d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002066:	6a1b      	ldr	r3, [r3, #32]
 8002068:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	4917      	ldr	r1, [pc, #92]	; (80020d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002072:	4313      	orrs	r3, r2
 8002074:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002076:	7dfb      	ldrb	r3, [r7, #23]
 8002078:	2b01      	cmp	r3, #1
 800207a:	d105      	bne.n	8002088 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800207c:	4b14      	ldr	r3, [pc, #80]	; (80020d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800207e:	69db      	ldr	r3, [r3, #28]
 8002080:	4a13      	ldr	r2, [pc, #76]	; (80020d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002082:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002086:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f003 0302 	and.w	r3, r3, #2
 8002090:	2b00      	cmp	r3, #0
 8002092:	d008      	beq.n	80020a6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002094:	4b0e      	ldr	r3, [pc, #56]	; (80020d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	490b      	ldr	r1, [pc, #44]	; (80020d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020a2:	4313      	orrs	r3, r2
 80020a4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f003 0310 	and.w	r3, r3, #16
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d008      	beq.n	80020c4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80020b2:	4b07      	ldr	r3, [pc, #28]	; (80020d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	68db      	ldr	r3, [r3, #12]
 80020be:	4904      	ldr	r1, [pc, #16]	; (80020d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020c0:	4313      	orrs	r3, r2
 80020c2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80020c4:	2300      	movs	r3, #0
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3718      	adds	r7, #24
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	40021000 	.word	0x40021000
 80020d4:	40007000 	.word	0x40007000
 80020d8:	42420440 	.word	0x42420440

080020dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d101      	bne.n	80020ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80020ea:	2301      	movs	r3, #1
 80020ec:	e041      	b.n	8002172 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d106      	bne.n	8002108 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2200      	movs	r2, #0
 80020fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f7fe fae0 	bl	80006c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2202      	movs	r2, #2
 800210c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	3304      	adds	r3, #4
 8002118:	4619      	mov	r1, r3
 800211a:	4610      	mov	r0, r2
 800211c:	f000 fa6e 	bl	80025fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2201      	movs	r2, #1
 8002124:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2201      	movs	r2, #1
 800212c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2201      	movs	r2, #1
 8002134:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2201      	movs	r2, #1
 800213c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2201      	movs	r2, #1
 8002144:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2201      	movs	r2, #1
 800214c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2201      	movs	r2, #1
 8002154:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2201      	movs	r2, #1
 800215c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2201      	movs	r2, #1
 8002164:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2201      	movs	r2, #1
 800216c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002170:	2300      	movs	r3, #0
}
 8002172:	4618      	mov	r0, r3
 8002174:	3708      	adds	r7, #8
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
	...

0800217c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800217c:	b480      	push	{r7}
 800217e:	b085      	sub	sp, #20
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800218a:	b2db      	uxtb	r3, r3
 800218c:	2b01      	cmp	r3, #1
 800218e:	d001      	beq.n	8002194 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002190:	2301      	movs	r3, #1
 8002192:	e035      	b.n	8002200 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2202      	movs	r2, #2
 8002198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	68da      	ldr	r2, [r3, #12]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f042 0201 	orr.w	r2, r2, #1
 80021aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a16      	ldr	r2, [pc, #88]	; (800220c <HAL_TIM_Base_Start_IT+0x90>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d009      	beq.n	80021ca <HAL_TIM_Base_Start_IT+0x4e>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021be:	d004      	beq.n	80021ca <HAL_TIM_Base_Start_IT+0x4e>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a12      	ldr	r2, [pc, #72]	; (8002210 <HAL_TIM_Base_Start_IT+0x94>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d111      	bne.n	80021ee <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	f003 0307 	and.w	r3, r3, #7
 80021d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	2b06      	cmp	r3, #6
 80021da:	d010      	beq.n	80021fe <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f042 0201 	orr.w	r2, r2, #1
 80021ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021ec:	e007      	b.n	80021fe <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f042 0201 	orr.w	r2, r2, #1
 80021fc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80021fe:	2300      	movs	r3, #0
}
 8002200:	4618      	mov	r0, r3
 8002202:	3714      	adds	r7, #20
 8002204:	46bd      	mov	sp, r7
 8002206:	bc80      	pop	{r7}
 8002208:	4770      	bx	lr
 800220a:	bf00      	nop
 800220c:	40012c00 	.word	0x40012c00
 8002210:	40000400 	.word	0x40000400

08002214 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	691b      	ldr	r3, [r3, #16]
 8002222:	f003 0302 	and.w	r3, r3, #2
 8002226:	2b02      	cmp	r3, #2
 8002228:	d122      	bne.n	8002270 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	68db      	ldr	r3, [r3, #12]
 8002230:	f003 0302 	and.w	r3, r3, #2
 8002234:	2b02      	cmp	r3, #2
 8002236:	d11b      	bne.n	8002270 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f06f 0202 	mvn.w	r2, #2
 8002240:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2201      	movs	r2, #1
 8002246:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	699b      	ldr	r3, [r3, #24]
 800224e:	f003 0303 	and.w	r3, r3, #3
 8002252:	2b00      	cmp	r3, #0
 8002254:	d003      	beq.n	800225e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002256:	6878      	ldr	r0, [r7, #4]
 8002258:	f000 f9b4 	bl	80025c4 <HAL_TIM_IC_CaptureCallback>
 800225c:	e005      	b.n	800226a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800225e:	6878      	ldr	r0, [r7, #4]
 8002260:	f000 f9a7 	bl	80025b2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002264:	6878      	ldr	r0, [r7, #4]
 8002266:	f000 f9b6 	bl	80025d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2200      	movs	r2, #0
 800226e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	691b      	ldr	r3, [r3, #16]
 8002276:	f003 0304 	and.w	r3, r3, #4
 800227a:	2b04      	cmp	r3, #4
 800227c:	d122      	bne.n	80022c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	68db      	ldr	r3, [r3, #12]
 8002284:	f003 0304 	and.w	r3, r3, #4
 8002288:	2b04      	cmp	r3, #4
 800228a:	d11b      	bne.n	80022c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f06f 0204 	mvn.w	r2, #4
 8002294:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2202      	movs	r2, #2
 800229a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	699b      	ldr	r3, [r3, #24]
 80022a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d003      	beq.n	80022b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	f000 f98a 	bl	80025c4 <HAL_TIM_IC_CaptureCallback>
 80022b0:	e005      	b.n	80022be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022b2:	6878      	ldr	r0, [r7, #4]
 80022b4:	f000 f97d 	bl	80025b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022b8:	6878      	ldr	r0, [r7, #4]
 80022ba:	f000 f98c 	bl	80025d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2200      	movs	r2, #0
 80022c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	691b      	ldr	r3, [r3, #16]
 80022ca:	f003 0308 	and.w	r3, r3, #8
 80022ce:	2b08      	cmp	r3, #8
 80022d0:	d122      	bne.n	8002318 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	68db      	ldr	r3, [r3, #12]
 80022d8:	f003 0308 	and.w	r3, r3, #8
 80022dc:	2b08      	cmp	r3, #8
 80022de:	d11b      	bne.n	8002318 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f06f 0208 	mvn.w	r2, #8
 80022e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2204      	movs	r2, #4
 80022ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	69db      	ldr	r3, [r3, #28]
 80022f6:	f003 0303 	and.w	r3, r3, #3
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d003      	beq.n	8002306 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	f000 f960 	bl	80025c4 <HAL_TIM_IC_CaptureCallback>
 8002304:	e005      	b.n	8002312 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002306:	6878      	ldr	r0, [r7, #4]
 8002308:	f000 f953 	bl	80025b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800230c:	6878      	ldr	r0, [r7, #4]
 800230e:	f000 f962 	bl	80025d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2200      	movs	r2, #0
 8002316:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	691b      	ldr	r3, [r3, #16]
 800231e:	f003 0310 	and.w	r3, r3, #16
 8002322:	2b10      	cmp	r3, #16
 8002324:	d122      	bne.n	800236c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	68db      	ldr	r3, [r3, #12]
 800232c:	f003 0310 	and.w	r3, r3, #16
 8002330:	2b10      	cmp	r3, #16
 8002332:	d11b      	bne.n	800236c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f06f 0210 	mvn.w	r2, #16
 800233c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2208      	movs	r2, #8
 8002342:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	69db      	ldr	r3, [r3, #28]
 800234a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800234e:	2b00      	cmp	r3, #0
 8002350:	d003      	beq.n	800235a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002352:	6878      	ldr	r0, [r7, #4]
 8002354:	f000 f936 	bl	80025c4 <HAL_TIM_IC_CaptureCallback>
 8002358:	e005      	b.n	8002366 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800235a:	6878      	ldr	r0, [r7, #4]
 800235c:	f000 f929 	bl	80025b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002360:	6878      	ldr	r0, [r7, #4]
 8002362:	f000 f938 	bl	80025d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2200      	movs	r2, #0
 800236a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	691b      	ldr	r3, [r3, #16]
 8002372:	f003 0301 	and.w	r3, r3, #1
 8002376:	2b01      	cmp	r3, #1
 8002378:	d10e      	bne.n	8002398 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	68db      	ldr	r3, [r3, #12]
 8002380:	f003 0301 	and.w	r3, r3, #1
 8002384:	2b01      	cmp	r3, #1
 8002386:	d107      	bne.n	8002398 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f06f 0201 	mvn.w	r2, #1
 8002390:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002392:	6878      	ldr	r0, [r7, #4]
 8002394:	f7fe f8d6 	bl	8000544 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	691b      	ldr	r3, [r3, #16]
 800239e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023a2:	2b80      	cmp	r3, #128	; 0x80
 80023a4:	d10e      	bne.n	80023c4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	68db      	ldr	r3, [r3, #12]
 80023ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023b0:	2b80      	cmp	r3, #128	; 0x80
 80023b2:	d107      	bne.n	80023c4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80023bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80023be:	6878      	ldr	r0, [r7, #4]
 80023c0:	f000 fa6b 	bl	800289a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	691b      	ldr	r3, [r3, #16]
 80023ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023ce:	2b40      	cmp	r3, #64	; 0x40
 80023d0:	d10e      	bne.n	80023f0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	68db      	ldr	r3, [r3, #12]
 80023d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023dc:	2b40      	cmp	r3, #64	; 0x40
 80023de:	d107      	bne.n	80023f0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80023e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	f000 f8fc 	bl	80025e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	691b      	ldr	r3, [r3, #16]
 80023f6:	f003 0320 	and.w	r3, r3, #32
 80023fa:	2b20      	cmp	r3, #32
 80023fc:	d10e      	bne.n	800241c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	68db      	ldr	r3, [r3, #12]
 8002404:	f003 0320 	and.w	r3, r3, #32
 8002408:	2b20      	cmp	r3, #32
 800240a:	d107      	bne.n	800241c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f06f 0220 	mvn.w	r2, #32
 8002414:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002416:	6878      	ldr	r0, [r7, #4]
 8002418:	f000 fa36 	bl	8002888 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800241c:	bf00      	nop
 800241e:	3708      	adds	r7, #8
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}

08002424 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b084      	sub	sp, #16
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800242e:	2300      	movs	r3, #0
 8002430:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002438:	2b01      	cmp	r3, #1
 800243a:	d101      	bne.n	8002440 <HAL_TIM_ConfigClockSource+0x1c>
 800243c:	2302      	movs	r3, #2
 800243e:	e0b4      	b.n	80025aa <HAL_TIM_ConfigClockSource+0x186>
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2201      	movs	r2, #1
 8002444:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2202      	movs	r2, #2
 800244c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	689b      	ldr	r3, [r3, #8]
 8002456:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800245e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002466:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	68ba      	ldr	r2, [r7, #8]
 800246e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002478:	d03e      	beq.n	80024f8 <HAL_TIM_ConfigClockSource+0xd4>
 800247a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800247e:	f200 8087 	bhi.w	8002590 <HAL_TIM_ConfigClockSource+0x16c>
 8002482:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002486:	f000 8086 	beq.w	8002596 <HAL_TIM_ConfigClockSource+0x172>
 800248a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800248e:	d87f      	bhi.n	8002590 <HAL_TIM_ConfigClockSource+0x16c>
 8002490:	2b70      	cmp	r3, #112	; 0x70
 8002492:	d01a      	beq.n	80024ca <HAL_TIM_ConfigClockSource+0xa6>
 8002494:	2b70      	cmp	r3, #112	; 0x70
 8002496:	d87b      	bhi.n	8002590 <HAL_TIM_ConfigClockSource+0x16c>
 8002498:	2b60      	cmp	r3, #96	; 0x60
 800249a:	d050      	beq.n	800253e <HAL_TIM_ConfigClockSource+0x11a>
 800249c:	2b60      	cmp	r3, #96	; 0x60
 800249e:	d877      	bhi.n	8002590 <HAL_TIM_ConfigClockSource+0x16c>
 80024a0:	2b50      	cmp	r3, #80	; 0x50
 80024a2:	d03c      	beq.n	800251e <HAL_TIM_ConfigClockSource+0xfa>
 80024a4:	2b50      	cmp	r3, #80	; 0x50
 80024a6:	d873      	bhi.n	8002590 <HAL_TIM_ConfigClockSource+0x16c>
 80024a8:	2b40      	cmp	r3, #64	; 0x40
 80024aa:	d058      	beq.n	800255e <HAL_TIM_ConfigClockSource+0x13a>
 80024ac:	2b40      	cmp	r3, #64	; 0x40
 80024ae:	d86f      	bhi.n	8002590 <HAL_TIM_ConfigClockSource+0x16c>
 80024b0:	2b30      	cmp	r3, #48	; 0x30
 80024b2:	d064      	beq.n	800257e <HAL_TIM_ConfigClockSource+0x15a>
 80024b4:	2b30      	cmp	r3, #48	; 0x30
 80024b6:	d86b      	bhi.n	8002590 <HAL_TIM_ConfigClockSource+0x16c>
 80024b8:	2b20      	cmp	r3, #32
 80024ba:	d060      	beq.n	800257e <HAL_TIM_ConfigClockSource+0x15a>
 80024bc:	2b20      	cmp	r3, #32
 80024be:	d867      	bhi.n	8002590 <HAL_TIM_ConfigClockSource+0x16c>
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d05c      	beq.n	800257e <HAL_TIM_ConfigClockSource+0x15a>
 80024c4:	2b10      	cmp	r3, #16
 80024c6:	d05a      	beq.n	800257e <HAL_TIM_ConfigClockSource+0x15a>
 80024c8:	e062      	b.n	8002590 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6818      	ldr	r0, [r3, #0]
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	6899      	ldr	r1, [r3, #8]
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	685a      	ldr	r2, [r3, #4]
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	68db      	ldr	r3, [r3, #12]
 80024da:	f000 f95e 	bl	800279a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80024e6:	68bb      	ldr	r3, [r7, #8]
 80024e8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80024ec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	68ba      	ldr	r2, [r7, #8]
 80024f4:	609a      	str	r2, [r3, #8]
      break;
 80024f6:	e04f      	b.n	8002598 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6818      	ldr	r0, [r3, #0]
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	6899      	ldr	r1, [r3, #8]
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	685a      	ldr	r2, [r3, #4]
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	f000 f947 	bl	800279a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	689a      	ldr	r2, [r3, #8]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800251a:	609a      	str	r2, [r3, #8]
      break;
 800251c:	e03c      	b.n	8002598 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6818      	ldr	r0, [r3, #0]
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	6859      	ldr	r1, [r3, #4]
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	68db      	ldr	r3, [r3, #12]
 800252a:	461a      	mov	r2, r3
 800252c:	f000 f8be 	bl	80026ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	2150      	movs	r1, #80	; 0x50
 8002536:	4618      	mov	r0, r3
 8002538:	f000 f915 	bl	8002766 <TIM_ITRx_SetConfig>
      break;
 800253c:	e02c      	b.n	8002598 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6818      	ldr	r0, [r3, #0]
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	6859      	ldr	r1, [r3, #4]
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	68db      	ldr	r3, [r3, #12]
 800254a:	461a      	mov	r2, r3
 800254c:	f000 f8dc 	bl	8002708 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	2160      	movs	r1, #96	; 0x60
 8002556:	4618      	mov	r0, r3
 8002558:	f000 f905 	bl	8002766 <TIM_ITRx_SetConfig>
      break;
 800255c:	e01c      	b.n	8002598 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6818      	ldr	r0, [r3, #0]
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	6859      	ldr	r1, [r3, #4]
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	68db      	ldr	r3, [r3, #12]
 800256a:	461a      	mov	r2, r3
 800256c:	f000 f89e 	bl	80026ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	2140      	movs	r1, #64	; 0x40
 8002576:	4618      	mov	r0, r3
 8002578:	f000 f8f5 	bl	8002766 <TIM_ITRx_SetConfig>
      break;
 800257c:	e00c      	b.n	8002598 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4619      	mov	r1, r3
 8002588:	4610      	mov	r0, r2
 800258a:	f000 f8ec 	bl	8002766 <TIM_ITRx_SetConfig>
      break;
 800258e:	e003      	b.n	8002598 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	73fb      	strb	r3, [r7, #15]
      break;
 8002594:	e000      	b.n	8002598 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002596:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2201      	movs	r2, #1
 800259c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2200      	movs	r2, #0
 80025a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80025a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	3710      	adds	r7, #16
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}

080025b2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80025b2:	b480      	push	{r7}
 80025b4:	b083      	sub	sp, #12
 80025b6:	af00      	add	r7, sp, #0
 80025b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80025ba:	bf00      	nop
 80025bc:	370c      	adds	r7, #12
 80025be:	46bd      	mov	sp, r7
 80025c0:	bc80      	pop	{r7}
 80025c2:	4770      	bx	lr

080025c4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b083      	sub	sp, #12
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80025cc:	bf00      	nop
 80025ce:	370c      	adds	r7, #12
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bc80      	pop	{r7}
 80025d4:	4770      	bx	lr

080025d6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80025d6:	b480      	push	{r7}
 80025d8:	b083      	sub	sp, #12
 80025da:	af00      	add	r7, sp, #0
 80025dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80025de:	bf00      	nop
 80025e0:	370c      	adds	r7, #12
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bc80      	pop	{r7}
 80025e6:	4770      	bx	lr

080025e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80025f0:	bf00      	nop
 80025f2:	370c      	adds	r7, #12
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bc80      	pop	{r7}
 80025f8:	4770      	bx	lr
	...

080025fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b085      	sub	sp, #20
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
 8002604:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	4a25      	ldr	r2, [pc, #148]	; (80026a4 <TIM_Base_SetConfig+0xa8>)
 8002610:	4293      	cmp	r3, r2
 8002612:	d007      	beq.n	8002624 <TIM_Base_SetConfig+0x28>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800261a:	d003      	beq.n	8002624 <TIM_Base_SetConfig+0x28>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	4a22      	ldr	r2, [pc, #136]	; (80026a8 <TIM_Base_SetConfig+0xac>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d108      	bne.n	8002636 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800262a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	68fa      	ldr	r2, [r7, #12]
 8002632:	4313      	orrs	r3, r2
 8002634:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	4a1a      	ldr	r2, [pc, #104]	; (80026a4 <TIM_Base_SetConfig+0xa8>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d007      	beq.n	800264e <TIM_Base_SetConfig+0x52>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002644:	d003      	beq.n	800264e <TIM_Base_SetConfig+0x52>
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	4a17      	ldr	r2, [pc, #92]	; (80026a8 <TIM_Base_SetConfig+0xac>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d108      	bne.n	8002660 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002654:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	68db      	ldr	r3, [r3, #12]
 800265a:	68fa      	ldr	r2, [r7, #12]
 800265c:	4313      	orrs	r3, r2
 800265e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	695b      	ldr	r3, [r3, #20]
 800266a:	4313      	orrs	r3, r2
 800266c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	68fa      	ldr	r2, [r7, #12]
 8002672:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	689a      	ldr	r2, [r3, #8]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	4a07      	ldr	r2, [pc, #28]	; (80026a4 <TIM_Base_SetConfig+0xa8>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d103      	bne.n	8002694 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	691a      	ldr	r2, [r3, #16]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2201      	movs	r2, #1
 8002698:	615a      	str	r2, [r3, #20]
}
 800269a:	bf00      	nop
 800269c:	3714      	adds	r7, #20
 800269e:	46bd      	mov	sp, r7
 80026a0:	bc80      	pop	{r7}
 80026a2:	4770      	bx	lr
 80026a4:	40012c00 	.word	0x40012c00
 80026a8:	40000400 	.word	0x40000400

080026ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b087      	sub	sp, #28
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	60f8      	str	r0, [r7, #12]
 80026b4:	60b9      	str	r1, [r7, #8]
 80026b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	6a1b      	ldr	r3, [r3, #32]
 80026bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	6a1b      	ldr	r3, [r3, #32]
 80026c2:	f023 0201 	bic.w	r2, r3, #1
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	699b      	ldr	r3, [r3, #24]
 80026ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80026d0:	693b      	ldr	r3, [r7, #16]
 80026d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80026d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	011b      	lsls	r3, r3, #4
 80026dc:	693a      	ldr	r2, [r7, #16]
 80026de:	4313      	orrs	r3, r2
 80026e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	f023 030a 	bic.w	r3, r3, #10
 80026e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80026ea:	697a      	ldr	r2, [r7, #20]
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	4313      	orrs	r3, r2
 80026f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	693a      	ldr	r2, [r7, #16]
 80026f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	697a      	ldr	r2, [r7, #20]
 80026fc:	621a      	str	r2, [r3, #32]
}
 80026fe:	bf00      	nop
 8002700:	371c      	adds	r7, #28
 8002702:	46bd      	mov	sp, r7
 8002704:	bc80      	pop	{r7}
 8002706:	4770      	bx	lr

08002708 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002708:	b480      	push	{r7}
 800270a:	b087      	sub	sp, #28
 800270c:	af00      	add	r7, sp, #0
 800270e:	60f8      	str	r0, [r7, #12]
 8002710:	60b9      	str	r1, [r7, #8]
 8002712:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	6a1b      	ldr	r3, [r3, #32]
 8002718:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	6a1b      	ldr	r3, [r3, #32]
 800271e:	f023 0210 	bic.w	r2, r3, #16
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	699b      	ldr	r3, [r3, #24]
 800272a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002732:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	031b      	lsls	r3, r3, #12
 8002738:	693a      	ldr	r2, [r7, #16]
 800273a:	4313      	orrs	r3, r2
 800273c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800273e:	697b      	ldr	r3, [r7, #20]
 8002740:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002744:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002746:	68bb      	ldr	r3, [r7, #8]
 8002748:	011b      	lsls	r3, r3, #4
 800274a:	697a      	ldr	r2, [r7, #20]
 800274c:	4313      	orrs	r3, r2
 800274e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	693a      	ldr	r2, [r7, #16]
 8002754:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	697a      	ldr	r2, [r7, #20]
 800275a:	621a      	str	r2, [r3, #32]
}
 800275c:	bf00      	nop
 800275e:	371c      	adds	r7, #28
 8002760:	46bd      	mov	sp, r7
 8002762:	bc80      	pop	{r7}
 8002764:	4770      	bx	lr

08002766 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002766:	b480      	push	{r7}
 8002768:	b085      	sub	sp, #20
 800276a:	af00      	add	r7, sp, #0
 800276c:	6078      	str	r0, [r7, #4]
 800276e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800277c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800277e:	683a      	ldr	r2, [r7, #0]
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	4313      	orrs	r3, r2
 8002784:	f043 0307 	orr.w	r3, r3, #7
 8002788:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	68fa      	ldr	r2, [r7, #12]
 800278e:	609a      	str	r2, [r3, #8]
}
 8002790:	bf00      	nop
 8002792:	3714      	adds	r7, #20
 8002794:	46bd      	mov	sp, r7
 8002796:	bc80      	pop	{r7}
 8002798:	4770      	bx	lr

0800279a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800279a:	b480      	push	{r7}
 800279c:	b087      	sub	sp, #28
 800279e:	af00      	add	r7, sp, #0
 80027a0:	60f8      	str	r0, [r7, #12]
 80027a2:	60b9      	str	r1, [r7, #8]
 80027a4:	607a      	str	r2, [r7, #4]
 80027a6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80027b4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	021a      	lsls	r2, r3, #8
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	431a      	orrs	r2, r3
 80027be:	68bb      	ldr	r3, [r7, #8]
 80027c0:	4313      	orrs	r3, r2
 80027c2:	697a      	ldr	r2, [r7, #20]
 80027c4:	4313      	orrs	r3, r2
 80027c6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	697a      	ldr	r2, [r7, #20]
 80027cc:	609a      	str	r2, [r3, #8]
}
 80027ce:	bf00      	nop
 80027d0:	371c      	adds	r7, #28
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bc80      	pop	{r7}
 80027d6:	4770      	bx	lr

080027d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80027d8:	b480      	push	{r7}
 80027da:	b085      	sub	sp, #20
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
 80027e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027e8:	2b01      	cmp	r3, #1
 80027ea:	d101      	bne.n	80027f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80027ec:	2302      	movs	r3, #2
 80027ee:	e041      	b.n	8002874 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2201      	movs	r2, #1
 80027f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2202      	movs	r2, #2
 80027fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002816:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	68fa      	ldr	r2, [r7, #12]
 800281e:	4313      	orrs	r3, r2
 8002820:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	68fa      	ldr	r2, [r7, #12]
 8002828:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a14      	ldr	r2, [pc, #80]	; (8002880 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d009      	beq.n	8002848 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800283c:	d004      	beq.n	8002848 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4a10      	ldr	r2, [pc, #64]	; (8002884 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d10c      	bne.n	8002862 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800284e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	68ba      	ldr	r2, [r7, #8]
 8002856:	4313      	orrs	r3, r2
 8002858:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	68ba      	ldr	r2, [r7, #8]
 8002860:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2201      	movs	r2, #1
 8002866:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2200      	movs	r2, #0
 800286e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002872:	2300      	movs	r3, #0
}
 8002874:	4618      	mov	r0, r3
 8002876:	3714      	adds	r7, #20
 8002878:	46bd      	mov	sp, r7
 800287a:	bc80      	pop	{r7}
 800287c:	4770      	bx	lr
 800287e:	bf00      	nop
 8002880:	40012c00 	.word	0x40012c00
 8002884:	40000400 	.word	0x40000400

08002888 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002888:	b480      	push	{r7}
 800288a:	b083      	sub	sp, #12
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002890:	bf00      	nop
 8002892:	370c      	adds	r7, #12
 8002894:	46bd      	mov	sp, r7
 8002896:	bc80      	pop	{r7}
 8002898:	4770      	bx	lr

0800289a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800289a:	b480      	push	{r7}
 800289c:	b083      	sub	sp, #12
 800289e:	af00      	add	r7, sp, #0
 80028a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80028a2:	bf00      	nop
 80028a4:	370c      	adds	r7, #12
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bc80      	pop	{r7}
 80028aa:	4770      	bx	lr

080028ac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b082      	sub	sp, #8
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d101      	bne.n	80028be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80028ba:	2301      	movs	r3, #1
 80028bc:	e042      	b.n	8002944 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d106      	bne.n	80028d8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2200      	movs	r2, #0
 80028ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80028d2:	6878      	ldr	r0, [r7, #4]
 80028d4:	f7fd ff1c 	bl	8000710 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2224      	movs	r2, #36	; 0x24
 80028dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	68da      	ldr	r2, [r3, #12]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80028ee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80028f0:	6878      	ldr	r0, [r7, #4]
 80028f2:	f000 fdc5 	bl	8003480 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	691a      	ldr	r2, [r3, #16]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002904:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	695a      	ldr	r2, [r3, #20]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002914:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	68da      	ldr	r2, [r3, #12]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002924:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2200      	movs	r2, #0
 800292a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2220      	movs	r2, #32
 8002930:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2220      	movs	r2, #32
 8002938:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2200      	movs	r2, #0
 8002940:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002942:	2300      	movs	r3, #0
}
 8002944:	4618      	mov	r0, r3
 8002946:	3708      	adds	r7, #8
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}

0800294c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b08a      	sub	sp, #40	; 0x28
 8002950:	af02      	add	r7, sp, #8
 8002952:	60f8      	str	r0, [r7, #12]
 8002954:	60b9      	str	r1, [r7, #8]
 8002956:	603b      	str	r3, [r7, #0]
 8002958:	4613      	mov	r3, r2
 800295a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800295c:	2300      	movs	r3, #0
 800295e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002966:	b2db      	uxtb	r3, r3
 8002968:	2b20      	cmp	r3, #32
 800296a:	d16d      	bne.n	8002a48 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d002      	beq.n	8002978 <HAL_UART_Transmit+0x2c>
 8002972:	88fb      	ldrh	r3, [r7, #6]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d101      	bne.n	800297c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	e066      	b.n	8002a4a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	2200      	movs	r2, #0
 8002980:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	2221      	movs	r2, #33	; 0x21
 8002986:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800298a:	f7fe f861 	bl	8000a50 <HAL_GetTick>
 800298e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	88fa      	ldrh	r2, [r7, #6]
 8002994:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	88fa      	ldrh	r2, [r7, #6]
 800299a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029a4:	d108      	bne.n	80029b8 <HAL_UART_Transmit+0x6c>
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	691b      	ldr	r3, [r3, #16]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d104      	bne.n	80029b8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80029ae:	2300      	movs	r3, #0
 80029b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80029b2:	68bb      	ldr	r3, [r7, #8]
 80029b4:	61bb      	str	r3, [r7, #24]
 80029b6:	e003      	b.n	80029c0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80029bc:	2300      	movs	r3, #0
 80029be:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80029c0:	e02a      	b.n	8002a18 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	9300      	str	r3, [sp, #0]
 80029c6:	697b      	ldr	r3, [r7, #20]
 80029c8:	2200      	movs	r2, #0
 80029ca:	2180      	movs	r1, #128	; 0x80
 80029cc:	68f8      	ldr	r0, [r7, #12]
 80029ce:	f000 fb14 	bl	8002ffa <UART_WaitOnFlagUntilTimeout>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d001      	beq.n	80029dc <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80029d8:	2303      	movs	r3, #3
 80029da:	e036      	b.n	8002a4a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80029dc:	69fb      	ldr	r3, [r7, #28]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d10b      	bne.n	80029fa <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80029e2:	69bb      	ldr	r3, [r7, #24]
 80029e4:	881b      	ldrh	r3, [r3, #0]
 80029e6:	461a      	mov	r2, r3
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80029f0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80029f2:	69bb      	ldr	r3, [r7, #24]
 80029f4:	3302      	adds	r3, #2
 80029f6:	61bb      	str	r3, [r7, #24]
 80029f8:	e007      	b.n	8002a0a <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80029fa:	69fb      	ldr	r3, [r7, #28]
 80029fc:	781a      	ldrb	r2, [r3, #0]
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002a04:	69fb      	ldr	r3, [r7, #28]
 8002a06:	3301      	adds	r3, #1
 8002a08:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002a0e:	b29b      	uxth	r3, r3
 8002a10:	3b01      	subs	r3, #1
 8002a12:	b29a      	uxth	r2, r3
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002a1c:	b29b      	uxth	r3, r3
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d1cf      	bne.n	80029c2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	9300      	str	r3, [sp, #0]
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	2140      	movs	r1, #64	; 0x40
 8002a2c:	68f8      	ldr	r0, [r7, #12]
 8002a2e:	f000 fae4 	bl	8002ffa <UART_WaitOnFlagUntilTimeout>
 8002a32:	4603      	mov	r3, r0
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d001      	beq.n	8002a3c <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002a38:	2303      	movs	r3, #3
 8002a3a:	e006      	b.n	8002a4a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	2220      	movs	r2, #32
 8002a40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002a44:	2300      	movs	r3, #0
 8002a46:	e000      	b.n	8002a4a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002a48:	2302      	movs	r3, #2
  }
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3720      	adds	r7, #32
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}

08002a52 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002a52:	b580      	push	{r7, lr}
 8002a54:	b084      	sub	sp, #16
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	60f8      	str	r0, [r7, #12]
 8002a5a:	60b9      	str	r1, [r7, #8]
 8002a5c:	4613      	mov	r3, r2
 8002a5e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002a66:	b2db      	uxtb	r3, r3
 8002a68:	2b20      	cmp	r3, #32
 8002a6a:	d112      	bne.n	8002a92 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d002      	beq.n	8002a78 <HAL_UART_Receive_IT+0x26>
 8002a72:	88fb      	ldrh	r3, [r7, #6]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d101      	bne.n	8002a7c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	e00b      	b.n	8002a94 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002a82:	88fb      	ldrh	r3, [r7, #6]
 8002a84:	461a      	mov	r2, r3
 8002a86:	68b9      	ldr	r1, [r7, #8]
 8002a88:	68f8      	ldr	r0, [r7, #12]
 8002a8a:	f000 fb24 	bl	80030d6 <UART_Start_Receive_IT>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	e000      	b.n	8002a94 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002a92:	2302      	movs	r3, #2
  }
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	3710      	adds	r7, #16
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}

08002a9c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b0ba      	sub	sp, #232	; 0xe8
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	695b      	ldr	r3, [r3, #20]
 8002abe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002ace:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ad2:	f003 030f 	and.w	r3, r3, #15
 8002ad6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8002ada:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d10f      	bne.n	8002b02 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002ae2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ae6:	f003 0320 	and.w	r3, r3, #32
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d009      	beq.n	8002b02 <HAL_UART_IRQHandler+0x66>
 8002aee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002af2:	f003 0320 	and.w	r3, r3, #32
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d003      	beq.n	8002b02 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002afa:	6878      	ldr	r0, [r7, #4]
 8002afc:	f000 fc01 	bl	8003302 <UART_Receive_IT>
      return;
 8002b00:	e25b      	b.n	8002fba <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002b02:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	f000 80de 	beq.w	8002cc8 <HAL_UART_IRQHandler+0x22c>
 8002b0c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002b10:	f003 0301 	and.w	r3, r3, #1
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d106      	bne.n	8002b26 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002b18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002b1c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	f000 80d1 	beq.w	8002cc8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002b26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b2a:	f003 0301 	and.w	r3, r3, #1
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d00b      	beq.n	8002b4a <HAL_UART_IRQHandler+0xae>
 8002b32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002b36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d005      	beq.n	8002b4a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b42:	f043 0201 	orr.w	r2, r3, #1
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002b4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b4e:	f003 0304 	and.w	r3, r3, #4
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d00b      	beq.n	8002b6e <HAL_UART_IRQHandler+0xd2>
 8002b56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002b5a:	f003 0301 	and.w	r3, r3, #1
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d005      	beq.n	8002b6e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b66:	f043 0202 	orr.w	r2, r3, #2
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002b6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b72:	f003 0302 	and.w	r3, r3, #2
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d00b      	beq.n	8002b92 <HAL_UART_IRQHandler+0xf6>
 8002b7a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002b7e:	f003 0301 	and.w	r3, r3, #1
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d005      	beq.n	8002b92 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b8a:	f043 0204 	orr.w	r2, r3, #4
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002b92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b96:	f003 0308 	and.w	r3, r3, #8
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d011      	beq.n	8002bc2 <HAL_UART_IRQHandler+0x126>
 8002b9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002ba2:	f003 0320 	and.w	r3, r3, #32
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d105      	bne.n	8002bb6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002baa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002bae:	f003 0301 	and.w	r3, r3, #1
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d005      	beq.n	8002bc2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bba:	f043 0208 	orr.w	r2, r3, #8
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	f000 81f2 	beq.w	8002fb0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002bcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002bd0:	f003 0320 	and.w	r3, r3, #32
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d008      	beq.n	8002bea <HAL_UART_IRQHandler+0x14e>
 8002bd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002bdc:	f003 0320 	and.w	r3, r3, #32
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d002      	beq.n	8002bea <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002be4:	6878      	ldr	r0, [r7, #4]
 8002be6:	f000 fb8c 	bl	8003302 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	695b      	ldr	r3, [r3, #20]
 8002bf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	bf14      	ite	ne
 8002bf8:	2301      	movne	r3, #1
 8002bfa:	2300      	moveq	r3, #0
 8002bfc:	b2db      	uxtb	r3, r3
 8002bfe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c06:	f003 0308 	and.w	r3, r3, #8
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d103      	bne.n	8002c16 <HAL_UART_IRQHandler+0x17a>
 8002c0e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d04f      	beq.n	8002cb6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	f000 fa96 	bl	8003148 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	695b      	ldr	r3, [r3, #20]
 8002c22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d041      	beq.n	8002cae <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	3314      	adds	r3, #20
 8002c30:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c34:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002c38:	e853 3f00 	ldrex	r3, [r3]
 8002c3c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002c40:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002c44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002c48:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	3314      	adds	r3, #20
 8002c52:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002c56:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002c5a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c5e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002c62:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002c66:	e841 2300 	strex	r3, r2, [r1]
 8002c6a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002c6e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d1d9      	bne.n	8002c2a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d013      	beq.n	8002ca6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c82:	4a7e      	ldr	r2, [pc, #504]	; (8002e7c <HAL_UART_IRQHandler+0x3e0>)
 8002c84:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f7fe fb58 	bl	8001340 <HAL_DMA_Abort_IT>
 8002c90:	4603      	mov	r3, r0
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d016      	beq.n	8002cc4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c9c:	687a      	ldr	r2, [r7, #4]
 8002c9e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002ca0:	4610      	mov	r0, r2
 8002ca2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ca4:	e00e      	b.n	8002cc4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f000 f993 	bl	8002fd2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002cac:	e00a      	b.n	8002cc4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002cae:	6878      	ldr	r0, [r7, #4]
 8002cb0:	f000 f98f 	bl	8002fd2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002cb4:	e006      	b.n	8002cc4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	f000 f98b 	bl	8002fd2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8002cc2:	e175      	b.n	8002fb0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002cc4:	bf00      	nop
    return;
 8002cc6:	e173      	b.n	8002fb0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ccc:	2b01      	cmp	r3, #1
 8002cce:	f040 814f 	bne.w	8002f70 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002cd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002cd6:	f003 0310 	and.w	r3, r3, #16
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	f000 8148 	beq.w	8002f70 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002ce0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002ce4:	f003 0310 	and.w	r3, r3, #16
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	f000 8141 	beq.w	8002f70 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002cee:	2300      	movs	r3, #0
 8002cf0:	60bb      	str	r3, [r7, #8]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	60bb      	str	r3, [r7, #8]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	60bb      	str	r3, [r7, #8]
 8002d02:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	695b      	ldr	r3, [r3, #20]
 8002d0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	f000 80b6 	beq.w	8002e80 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002d20:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	f000 8145 	beq.w	8002fb4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002d2e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002d32:	429a      	cmp	r2, r3
 8002d34:	f080 813e 	bcs.w	8002fb4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002d3e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d44:	699b      	ldr	r3, [r3, #24]
 8002d46:	2b20      	cmp	r3, #32
 8002d48:	f000 8088 	beq.w	8002e5c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	330c      	adds	r3, #12
 8002d52:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d56:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002d5a:	e853 3f00 	ldrex	r3, [r3]
 8002d5e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002d62:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002d66:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d6a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	330c      	adds	r3, #12
 8002d74:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002d78:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002d7c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d80:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002d84:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002d88:	e841 2300 	strex	r3, r2, [r1]
 8002d8c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002d90:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d1d9      	bne.n	8002d4c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	3314      	adds	r3, #20
 8002d9e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002da0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002da2:	e853 3f00 	ldrex	r3, [r3]
 8002da6:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002da8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002daa:	f023 0301 	bic.w	r3, r3, #1
 8002dae:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	3314      	adds	r3, #20
 8002db8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002dbc:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002dc0:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dc2:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002dc4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002dc8:	e841 2300 	strex	r3, r2, [r1]
 8002dcc:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002dce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d1e1      	bne.n	8002d98 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	3314      	adds	r3, #20
 8002dda:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ddc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002dde:	e853 3f00 	ldrex	r3, [r3]
 8002de2:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002de4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002de6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002dea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	3314      	adds	r3, #20
 8002df4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002df8:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002dfa:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dfc:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002dfe:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002e00:	e841 2300 	strex	r3, r2, [r1]
 8002e04:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002e06:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d1e3      	bne.n	8002dd4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2220      	movs	r2, #32
 8002e10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2200      	movs	r2, #0
 8002e18:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	330c      	adds	r3, #12
 8002e20:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e24:	e853 3f00 	ldrex	r3, [r3]
 8002e28:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002e2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e2c:	f023 0310 	bic.w	r3, r3, #16
 8002e30:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	330c      	adds	r3, #12
 8002e3a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002e3e:	65ba      	str	r2, [r7, #88]	; 0x58
 8002e40:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e42:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002e44:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002e46:	e841 2300 	strex	r3, r2, [r1]
 8002e4a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002e4c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d1e3      	bne.n	8002e1a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e56:	4618      	mov	r0, r3
 8002e58:	f7fe fa37 	bl	80012ca <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2202      	movs	r2, #2
 8002e60:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002e6a:	b29b      	uxth	r3, r3
 8002e6c:	1ad3      	subs	r3, r2, r3
 8002e6e:	b29b      	uxth	r3, r3
 8002e70:	4619      	mov	r1, r3
 8002e72:	6878      	ldr	r0, [r7, #4]
 8002e74:	f000 f8b6 	bl	8002fe4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002e78:	e09c      	b.n	8002fb4 <HAL_UART_IRQHandler+0x518>
 8002e7a:	bf00      	nop
 8002e7c:	0800320d 	.word	0x0800320d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002e88:	b29b      	uxth	r3, r3
 8002e8a:	1ad3      	subs	r3, r2, r3
 8002e8c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002e94:	b29b      	uxth	r3, r3
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	f000 808e 	beq.w	8002fb8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002e9c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	f000 8089 	beq.w	8002fb8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	330c      	adds	r3, #12
 8002eac:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002eae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002eb0:	e853 3f00 	ldrex	r3, [r3]
 8002eb4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002eb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002eb8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002ebc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	330c      	adds	r3, #12
 8002ec6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002eca:	647a      	str	r2, [r7, #68]	; 0x44
 8002ecc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ece:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002ed0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002ed2:	e841 2300 	strex	r3, r2, [r1]
 8002ed6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002ed8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d1e3      	bne.n	8002ea6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	3314      	adds	r3, #20
 8002ee4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ee8:	e853 3f00 	ldrex	r3, [r3]
 8002eec:	623b      	str	r3, [r7, #32]
   return(result);
 8002eee:	6a3b      	ldr	r3, [r7, #32]
 8002ef0:	f023 0301 	bic.w	r3, r3, #1
 8002ef4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	3314      	adds	r3, #20
 8002efe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002f02:	633a      	str	r2, [r7, #48]	; 0x30
 8002f04:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f06:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002f08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002f0a:	e841 2300 	strex	r3, r2, [r1]
 8002f0e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002f10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d1e3      	bne.n	8002ede <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2220      	movs	r2, #32
 8002f1a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2200      	movs	r2, #0
 8002f22:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	330c      	adds	r3, #12
 8002f2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f2c:	693b      	ldr	r3, [r7, #16]
 8002f2e:	e853 3f00 	ldrex	r3, [r3]
 8002f32:	60fb      	str	r3, [r7, #12]
   return(result);
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	f023 0310 	bic.w	r3, r3, #16
 8002f3a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	330c      	adds	r3, #12
 8002f44:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002f48:	61fa      	str	r2, [r7, #28]
 8002f4a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f4c:	69b9      	ldr	r1, [r7, #24]
 8002f4e:	69fa      	ldr	r2, [r7, #28]
 8002f50:	e841 2300 	strex	r3, r2, [r1]
 8002f54:	617b      	str	r3, [r7, #20]
   return(result);
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d1e3      	bne.n	8002f24 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2202      	movs	r2, #2
 8002f60:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002f62:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002f66:	4619      	mov	r1, r3
 8002f68:	6878      	ldr	r0, [r7, #4]
 8002f6a:	f000 f83b 	bl	8002fe4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002f6e:	e023      	b.n	8002fb8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002f70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d009      	beq.n	8002f90 <HAL_UART_IRQHandler+0x4f4>
 8002f7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002f80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d003      	beq.n	8002f90 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002f88:	6878      	ldr	r0, [r7, #4]
 8002f8a:	f000 f953 	bl	8003234 <UART_Transmit_IT>
    return;
 8002f8e:	e014      	b.n	8002fba <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002f90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d00e      	beq.n	8002fba <HAL_UART_IRQHandler+0x51e>
 8002f9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002fa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d008      	beq.n	8002fba <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002fa8:	6878      	ldr	r0, [r7, #4]
 8002faa:	f000 f992 	bl	80032d2 <UART_EndTransmit_IT>
    return;
 8002fae:	e004      	b.n	8002fba <HAL_UART_IRQHandler+0x51e>
    return;
 8002fb0:	bf00      	nop
 8002fb2:	e002      	b.n	8002fba <HAL_UART_IRQHandler+0x51e>
      return;
 8002fb4:	bf00      	nop
 8002fb6:	e000      	b.n	8002fba <HAL_UART_IRQHandler+0x51e>
      return;
 8002fb8:	bf00      	nop
  }
}
 8002fba:	37e8      	adds	r7, #232	; 0xe8
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}

08002fc0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b083      	sub	sp, #12
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002fc8:	bf00      	nop
 8002fca:	370c      	adds	r7, #12
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bc80      	pop	{r7}
 8002fd0:	4770      	bx	lr

08002fd2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002fd2:	b480      	push	{r7}
 8002fd4:	b083      	sub	sp, #12
 8002fd6:	af00      	add	r7, sp, #0
 8002fd8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002fda:	bf00      	nop
 8002fdc:	370c      	adds	r7, #12
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bc80      	pop	{r7}
 8002fe2:	4770      	bx	lr

08002fe4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b083      	sub	sp, #12
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
 8002fec:	460b      	mov	r3, r1
 8002fee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002ff0:	bf00      	nop
 8002ff2:	370c      	adds	r7, #12
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bc80      	pop	{r7}
 8002ff8:	4770      	bx	lr

08002ffa <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002ffa:	b580      	push	{r7, lr}
 8002ffc:	b090      	sub	sp, #64	; 0x40
 8002ffe:	af00      	add	r7, sp, #0
 8003000:	60f8      	str	r0, [r7, #12]
 8003002:	60b9      	str	r1, [r7, #8]
 8003004:	603b      	str	r3, [r7, #0]
 8003006:	4613      	mov	r3, r2
 8003008:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800300a:	e050      	b.n	80030ae <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800300c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800300e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003012:	d04c      	beq.n	80030ae <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003014:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003016:	2b00      	cmp	r3, #0
 8003018:	d007      	beq.n	800302a <UART_WaitOnFlagUntilTimeout+0x30>
 800301a:	f7fd fd19 	bl	8000a50 <HAL_GetTick>
 800301e:	4602      	mov	r2, r0
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	1ad3      	subs	r3, r2, r3
 8003024:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003026:	429a      	cmp	r2, r3
 8003028:	d241      	bcs.n	80030ae <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	330c      	adds	r3, #12
 8003030:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003032:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003034:	e853 3f00 	ldrex	r3, [r3]
 8003038:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800303a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800303c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003040:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	330c      	adds	r3, #12
 8003048:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800304a:	637a      	str	r2, [r7, #52]	; 0x34
 800304c:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800304e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003050:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003052:	e841 2300 	strex	r3, r2, [r1]
 8003056:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003058:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800305a:	2b00      	cmp	r3, #0
 800305c:	d1e5      	bne.n	800302a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	3314      	adds	r3, #20
 8003064:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003066:	697b      	ldr	r3, [r7, #20]
 8003068:	e853 3f00 	ldrex	r3, [r3]
 800306c:	613b      	str	r3, [r7, #16]
   return(result);
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	f023 0301 	bic.w	r3, r3, #1
 8003074:	63bb      	str	r3, [r7, #56]	; 0x38
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	3314      	adds	r3, #20
 800307c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800307e:	623a      	str	r2, [r7, #32]
 8003080:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003082:	69f9      	ldr	r1, [r7, #28]
 8003084:	6a3a      	ldr	r2, [r7, #32]
 8003086:	e841 2300 	strex	r3, r2, [r1]
 800308a:	61bb      	str	r3, [r7, #24]
   return(result);
 800308c:	69bb      	ldr	r3, [r7, #24]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d1e5      	bne.n	800305e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	2220      	movs	r2, #32
 8003096:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	2220      	movs	r2, #32
 800309e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2200      	movs	r2, #0
 80030a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80030aa:	2303      	movs	r3, #3
 80030ac:	e00f      	b.n	80030ce <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	4013      	ands	r3, r2
 80030b8:	68ba      	ldr	r2, [r7, #8]
 80030ba:	429a      	cmp	r2, r3
 80030bc:	bf0c      	ite	eq
 80030be:	2301      	moveq	r3, #1
 80030c0:	2300      	movne	r3, #0
 80030c2:	b2db      	uxtb	r3, r3
 80030c4:	461a      	mov	r2, r3
 80030c6:	79fb      	ldrb	r3, [r7, #7]
 80030c8:	429a      	cmp	r2, r3
 80030ca:	d09f      	beq.n	800300c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80030cc:	2300      	movs	r3, #0
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3740      	adds	r7, #64	; 0x40
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}

080030d6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80030d6:	b480      	push	{r7}
 80030d8:	b085      	sub	sp, #20
 80030da:	af00      	add	r7, sp, #0
 80030dc:	60f8      	str	r0, [r7, #12]
 80030de:	60b9      	str	r1, [r7, #8]
 80030e0:	4613      	mov	r3, r2
 80030e2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	68ba      	ldr	r2, [r7, #8]
 80030e8:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	88fa      	ldrh	r2, [r7, #6]
 80030ee:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	88fa      	ldrh	r2, [r7, #6]
 80030f4:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	2200      	movs	r2, #0
 80030fa:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	2222      	movs	r2, #34	; 0x22
 8003100:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	691b      	ldr	r3, [r3, #16]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d007      	beq.n	800311c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	68da      	ldr	r2, [r3, #12]
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800311a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	695a      	ldr	r2, [r3, #20]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f042 0201 	orr.w	r2, r2, #1
 800312a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	68da      	ldr	r2, [r3, #12]
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f042 0220 	orr.w	r2, r2, #32
 800313a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800313c:	2300      	movs	r3, #0
}
 800313e:	4618      	mov	r0, r3
 8003140:	3714      	adds	r7, #20
 8003142:	46bd      	mov	sp, r7
 8003144:	bc80      	pop	{r7}
 8003146:	4770      	bx	lr

08003148 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003148:	b480      	push	{r7}
 800314a:	b095      	sub	sp, #84	; 0x54
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	330c      	adds	r3, #12
 8003156:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003158:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800315a:	e853 3f00 	ldrex	r3, [r3]
 800315e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003160:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003162:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003166:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	330c      	adds	r3, #12
 800316e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003170:	643a      	str	r2, [r7, #64]	; 0x40
 8003172:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003174:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003176:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003178:	e841 2300 	strex	r3, r2, [r1]
 800317c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800317e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003180:	2b00      	cmp	r3, #0
 8003182:	d1e5      	bne.n	8003150 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	3314      	adds	r3, #20
 800318a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800318c:	6a3b      	ldr	r3, [r7, #32]
 800318e:	e853 3f00 	ldrex	r3, [r3]
 8003192:	61fb      	str	r3, [r7, #28]
   return(result);
 8003194:	69fb      	ldr	r3, [r7, #28]
 8003196:	f023 0301 	bic.w	r3, r3, #1
 800319a:	64bb      	str	r3, [r7, #72]	; 0x48
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	3314      	adds	r3, #20
 80031a2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80031a4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80031a6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031a8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80031aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80031ac:	e841 2300 	strex	r3, r2, [r1]
 80031b0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80031b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d1e5      	bne.n	8003184 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031bc:	2b01      	cmp	r3, #1
 80031be:	d119      	bne.n	80031f4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	330c      	adds	r3, #12
 80031c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	e853 3f00 	ldrex	r3, [r3]
 80031ce:	60bb      	str	r3, [r7, #8]
   return(result);
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	f023 0310 	bic.w	r3, r3, #16
 80031d6:	647b      	str	r3, [r7, #68]	; 0x44
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	330c      	adds	r3, #12
 80031de:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80031e0:	61ba      	str	r2, [r7, #24]
 80031e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031e4:	6979      	ldr	r1, [r7, #20]
 80031e6:	69ba      	ldr	r2, [r7, #24]
 80031e8:	e841 2300 	strex	r3, r2, [r1]
 80031ec:	613b      	str	r3, [r7, #16]
   return(result);
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d1e5      	bne.n	80031c0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2220      	movs	r2, #32
 80031f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2200      	movs	r2, #0
 8003200:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003202:	bf00      	nop
 8003204:	3754      	adds	r7, #84	; 0x54
 8003206:	46bd      	mov	sp, r7
 8003208:	bc80      	pop	{r7}
 800320a:	4770      	bx	lr

0800320c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b084      	sub	sp, #16
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003218:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2200      	movs	r2, #0
 800321e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	2200      	movs	r2, #0
 8003224:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003226:	68f8      	ldr	r0, [r7, #12]
 8003228:	f7ff fed3 	bl	8002fd2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800322c:	bf00      	nop
 800322e:	3710      	adds	r7, #16
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}

08003234 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003234:	b480      	push	{r7}
 8003236:	b085      	sub	sp, #20
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003242:	b2db      	uxtb	r3, r3
 8003244:	2b21      	cmp	r3, #33	; 0x21
 8003246:	d13e      	bne.n	80032c6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	689b      	ldr	r3, [r3, #8]
 800324c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003250:	d114      	bne.n	800327c <UART_Transmit_IT+0x48>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	691b      	ldr	r3, [r3, #16]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d110      	bne.n	800327c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6a1b      	ldr	r3, [r3, #32]
 800325e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	881b      	ldrh	r3, [r3, #0]
 8003264:	461a      	mov	r2, r3
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800326e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6a1b      	ldr	r3, [r3, #32]
 8003274:	1c9a      	adds	r2, r3, #2
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	621a      	str	r2, [r3, #32]
 800327a:	e008      	b.n	800328e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6a1b      	ldr	r3, [r3, #32]
 8003280:	1c59      	adds	r1, r3, #1
 8003282:	687a      	ldr	r2, [r7, #4]
 8003284:	6211      	str	r1, [r2, #32]
 8003286:	781a      	ldrb	r2, [r3, #0]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003292:	b29b      	uxth	r3, r3
 8003294:	3b01      	subs	r3, #1
 8003296:	b29b      	uxth	r3, r3
 8003298:	687a      	ldr	r2, [r7, #4]
 800329a:	4619      	mov	r1, r3
 800329c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d10f      	bne.n	80032c2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	68da      	ldr	r2, [r3, #12]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80032b0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	68da      	ldr	r2, [r3, #12]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80032c0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80032c2:	2300      	movs	r3, #0
 80032c4:	e000      	b.n	80032c8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80032c6:	2302      	movs	r3, #2
  }
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	3714      	adds	r7, #20
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bc80      	pop	{r7}
 80032d0:	4770      	bx	lr

080032d2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80032d2:	b580      	push	{r7, lr}
 80032d4:	b082      	sub	sp, #8
 80032d6:	af00      	add	r7, sp, #0
 80032d8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	68da      	ldr	r2, [r3, #12]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80032e8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2220      	movs	r2, #32
 80032ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f7ff fe64 	bl	8002fc0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80032f8:	2300      	movs	r3, #0
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	3708      	adds	r7, #8
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}

08003302 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003302:	b580      	push	{r7, lr}
 8003304:	b08c      	sub	sp, #48	; 0x30
 8003306:	af00      	add	r7, sp, #0
 8003308:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003310:	b2db      	uxtb	r3, r3
 8003312:	2b22      	cmp	r3, #34	; 0x22
 8003314:	f040 80ae 	bne.w	8003474 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	689b      	ldr	r3, [r3, #8]
 800331c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003320:	d117      	bne.n	8003352 <UART_Receive_IT+0x50>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	691b      	ldr	r3, [r3, #16]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d113      	bne.n	8003352 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800332a:	2300      	movs	r3, #0
 800332c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003332:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	b29b      	uxth	r3, r3
 800333c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003340:	b29a      	uxth	r2, r3
 8003342:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003344:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800334a:	1c9a      	adds	r2, r3, #2
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	629a      	str	r2, [r3, #40]	; 0x28
 8003350:	e026      	b.n	80033a0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003356:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003358:	2300      	movs	r3, #0
 800335a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003364:	d007      	beq.n	8003376 <UART_Receive_IT+0x74>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	689b      	ldr	r3, [r3, #8]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d10a      	bne.n	8003384 <UART_Receive_IT+0x82>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	691b      	ldr	r3, [r3, #16]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d106      	bne.n	8003384 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	b2da      	uxtb	r2, r3
 800337e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003380:	701a      	strb	r2, [r3, #0]
 8003382:	e008      	b.n	8003396 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	b2db      	uxtb	r3, r3
 800338c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003390:	b2da      	uxtb	r2, r3
 8003392:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003394:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800339a:	1c5a      	adds	r2, r3, #1
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80033a4:	b29b      	uxth	r3, r3
 80033a6:	3b01      	subs	r3, #1
 80033a8:	b29b      	uxth	r3, r3
 80033aa:	687a      	ldr	r2, [r7, #4]
 80033ac:	4619      	mov	r1, r3
 80033ae:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d15d      	bne.n	8003470 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	68da      	ldr	r2, [r3, #12]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f022 0220 	bic.w	r2, r2, #32
 80033c2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	68da      	ldr	r2, [r3, #12]
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80033d2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	695a      	ldr	r2, [r3, #20]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f022 0201 	bic.w	r2, r2, #1
 80033e2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2220      	movs	r2, #32
 80033e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2200      	movs	r2, #0
 80033f0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033f6:	2b01      	cmp	r3, #1
 80033f8:	d135      	bne.n	8003466 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2200      	movs	r2, #0
 80033fe:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	330c      	adds	r3, #12
 8003406:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003408:	697b      	ldr	r3, [r7, #20]
 800340a:	e853 3f00 	ldrex	r3, [r3]
 800340e:	613b      	str	r3, [r7, #16]
   return(result);
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	f023 0310 	bic.w	r3, r3, #16
 8003416:	627b      	str	r3, [r7, #36]	; 0x24
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	330c      	adds	r3, #12
 800341e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003420:	623a      	str	r2, [r7, #32]
 8003422:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003424:	69f9      	ldr	r1, [r7, #28]
 8003426:	6a3a      	ldr	r2, [r7, #32]
 8003428:	e841 2300 	strex	r3, r2, [r1]
 800342c:	61bb      	str	r3, [r7, #24]
   return(result);
 800342e:	69bb      	ldr	r3, [r7, #24]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d1e5      	bne.n	8003400 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 0310 	and.w	r3, r3, #16
 800343e:	2b10      	cmp	r3, #16
 8003440:	d10a      	bne.n	8003458 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003442:	2300      	movs	r3, #0
 8003444:	60fb      	str	r3, [r7, #12]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	60fb      	str	r3, [r7, #12]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	60fb      	str	r3, [r7, #12]
 8003456:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800345c:	4619      	mov	r1, r3
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f7ff fdc0 	bl	8002fe4 <HAL_UARTEx_RxEventCallback>
 8003464:	e002      	b.n	800346c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	f7fc fece 	bl	8000208 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800346c:	2300      	movs	r3, #0
 800346e:	e002      	b.n	8003476 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003470:	2300      	movs	r3, #0
 8003472:	e000      	b.n	8003476 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003474:	2302      	movs	r3, #2
  }
}
 8003476:	4618      	mov	r0, r3
 8003478:	3730      	adds	r7, #48	; 0x30
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}
	...

08003480 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b084      	sub	sp, #16
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	691b      	ldr	r3, [r3, #16]
 800348e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	68da      	ldr	r2, [r3, #12]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	430a      	orrs	r2, r1
 800349c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	689a      	ldr	r2, [r3, #8]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	691b      	ldr	r3, [r3, #16]
 80034a6:	431a      	orrs	r2, r3
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	695b      	ldr	r3, [r3, #20]
 80034ac:	4313      	orrs	r3, r2
 80034ae:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	68db      	ldr	r3, [r3, #12]
 80034b6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80034ba:	f023 030c 	bic.w	r3, r3, #12
 80034be:	687a      	ldr	r2, [r7, #4]
 80034c0:	6812      	ldr	r2, [r2, #0]
 80034c2:	68b9      	ldr	r1, [r7, #8]
 80034c4:	430b      	orrs	r3, r1
 80034c6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	695b      	ldr	r3, [r3, #20]
 80034ce:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	699a      	ldr	r2, [r3, #24]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	430a      	orrs	r2, r1
 80034dc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a2c      	ldr	r2, [pc, #176]	; (8003594 <UART_SetConfig+0x114>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d103      	bne.n	80034f0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80034e8:	f7fe fd10 	bl	8001f0c <HAL_RCC_GetPCLK2Freq>
 80034ec:	60f8      	str	r0, [r7, #12]
 80034ee:	e002      	b.n	80034f6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80034f0:	f7fe fcf8 	bl	8001ee4 <HAL_RCC_GetPCLK1Freq>
 80034f4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80034f6:	68fa      	ldr	r2, [r7, #12]
 80034f8:	4613      	mov	r3, r2
 80034fa:	009b      	lsls	r3, r3, #2
 80034fc:	4413      	add	r3, r2
 80034fe:	009a      	lsls	r2, r3, #2
 8003500:	441a      	add	r2, r3
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	fbb2 f3f3 	udiv	r3, r2, r3
 800350c:	4a22      	ldr	r2, [pc, #136]	; (8003598 <UART_SetConfig+0x118>)
 800350e:	fba2 2303 	umull	r2, r3, r2, r3
 8003512:	095b      	lsrs	r3, r3, #5
 8003514:	0119      	lsls	r1, r3, #4
 8003516:	68fa      	ldr	r2, [r7, #12]
 8003518:	4613      	mov	r3, r2
 800351a:	009b      	lsls	r3, r3, #2
 800351c:	4413      	add	r3, r2
 800351e:	009a      	lsls	r2, r3, #2
 8003520:	441a      	add	r2, r3
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	009b      	lsls	r3, r3, #2
 8003528:	fbb2 f2f3 	udiv	r2, r2, r3
 800352c:	4b1a      	ldr	r3, [pc, #104]	; (8003598 <UART_SetConfig+0x118>)
 800352e:	fba3 0302 	umull	r0, r3, r3, r2
 8003532:	095b      	lsrs	r3, r3, #5
 8003534:	2064      	movs	r0, #100	; 0x64
 8003536:	fb00 f303 	mul.w	r3, r0, r3
 800353a:	1ad3      	subs	r3, r2, r3
 800353c:	011b      	lsls	r3, r3, #4
 800353e:	3332      	adds	r3, #50	; 0x32
 8003540:	4a15      	ldr	r2, [pc, #84]	; (8003598 <UART_SetConfig+0x118>)
 8003542:	fba2 2303 	umull	r2, r3, r2, r3
 8003546:	095b      	lsrs	r3, r3, #5
 8003548:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800354c:	4419      	add	r1, r3
 800354e:	68fa      	ldr	r2, [r7, #12]
 8003550:	4613      	mov	r3, r2
 8003552:	009b      	lsls	r3, r3, #2
 8003554:	4413      	add	r3, r2
 8003556:	009a      	lsls	r2, r3, #2
 8003558:	441a      	add	r2, r3
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	fbb2 f2f3 	udiv	r2, r2, r3
 8003564:	4b0c      	ldr	r3, [pc, #48]	; (8003598 <UART_SetConfig+0x118>)
 8003566:	fba3 0302 	umull	r0, r3, r3, r2
 800356a:	095b      	lsrs	r3, r3, #5
 800356c:	2064      	movs	r0, #100	; 0x64
 800356e:	fb00 f303 	mul.w	r3, r0, r3
 8003572:	1ad3      	subs	r3, r2, r3
 8003574:	011b      	lsls	r3, r3, #4
 8003576:	3332      	adds	r3, #50	; 0x32
 8003578:	4a07      	ldr	r2, [pc, #28]	; (8003598 <UART_SetConfig+0x118>)
 800357a:	fba2 2303 	umull	r2, r3, r2, r3
 800357e:	095b      	lsrs	r3, r3, #5
 8003580:	f003 020f 	and.w	r2, r3, #15
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	440a      	add	r2, r1
 800358a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800358c:	bf00      	nop
 800358e:	3710      	adds	r7, #16
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}
 8003594:	40013800 	.word	0x40013800
 8003598:	51eb851f 	.word	0x51eb851f

0800359c <__errno>:
 800359c:	4b01      	ldr	r3, [pc, #4]	; (80035a4 <__errno+0x8>)
 800359e:	6818      	ldr	r0, [r3, #0]
 80035a0:	4770      	bx	lr
 80035a2:	bf00      	nop
 80035a4:	20000014 	.word	0x20000014

080035a8 <__libc_init_array>:
 80035a8:	b570      	push	{r4, r5, r6, lr}
 80035aa:	2600      	movs	r6, #0
 80035ac:	4d0c      	ldr	r5, [pc, #48]	; (80035e0 <__libc_init_array+0x38>)
 80035ae:	4c0d      	ldr	r4, [pc, #52]	; (80035e4 <__libc_init_array+0x3c>)
 80035b0:	1b64      	subs	r4, r4, r5
 80035b2:	10a4      	asrs	r4, r4, #2
 80035b4:	42a6      	cmp	r6, r4
 80035b6:	d109      	bne.n	80035cc <__libc_init_array+0x24>
 80035b8:	f000 fc6a 	bl	8003e90 <_init>
 80035bc:	2600      	movs	r6, #0
 80035be:	4d0a      	ldr	r5, [pc, #40]	; (80035e8 <__libc_init_array+0x40>)
 80035c0:	4c0a      	ldr	r4, [pc, #40]	; (80035ec <__libc_init_array+0x44>)
 80035c2:	1b64      	subs	r4, r4, r5
 80035c4:	10a4      	asrs	r4, r4, #2
 80035c6:	42a6      	cmp	r6, r4
 80035c8:	d105      	bne.n	80035d6 <__libc_init_array+0x2e>
 80035ca:	bd70      	pop	{r4, r5, r6, pc}
 80035cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80035d0:	4798      	blx	r3
 80035d2:	3601      	adds	r6, #1
 80035d4:	e7ee      	b.n	80035b4 <__libc_init_array+0xc>
 80035d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80035da:	4798      	blx	r3
 80035dc:	3601      	adds	r6, #1
 80035de:	e7f2      	b.n	80035c6 <__libc_init_array+0x1e>
 80035e0:	08003f18 	.word	0x08003f18
 80035e4:	08003f18 	.word	0x08003f18
 80035e8:	08003f18 	.word	0x08003f18
 80035ec:	08003f1c 	.word	0x08003f1c

080035f0 <memcmp>:
 80035f0:	b530      	push	{r4, r5, lr}
 80035f2:	2400      	movs	r4, #0
 80035f4:	3901      	subs	r1, #1
 80035f6:	42a2      	cmp	r2, r4
 80035f8:	d101      	bne.n	80035fe <memcmp+0xe>
 80035fa:	2000      	movs	r0, #0
 80035fc:	e005      	b.n	800360a <memcmp+0x1a>
 80035fe:	5d03      	ldrb	r3, [r0, r4]
 8003600:	3401      	adds	r4, #1
 8003602:	5d0d      	ldrb	r5, [r1, r4]
 8003604:	42ab      	cmp	r3, r5
 8003606:	d0f6      	beq.n	80035f6 <memcmp+0x6>
 8003608:	1b58      	subs	r0, r3, r5
 800360a:	bd30      	pop	{r4, r5, pc}

0800360c <memset>:
 800360c:	4603      	mov	r3, r0
 800360e:	4402      	add	r2, r0
 8003610:	4293      	cmp	r3, r2
 8003612:	d100      	bne.n	8003616 <memset+0xa>
 8003614:	4770      	bx	lr
 8003616:	f803 1b01 	strb.w	r1, [r3], #1
 800361a:	e7f9      	b.n	8003610 <memset+0x4>

0800361c <siprintf>:
 800361c:	b40e      	push	{r1, r2, r3}
 800361e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003622:	b500      	push	{lr}
 8003624:	b09c      	sub	sp, #112	; 0x70
 8003626:	ab1d      	add	r3, sp, #116	; 0x74
 8003628:	9002      	str	r0, [sp, #8]
 800362a:	9006      	str	r0, [sp, #24]
 800362c:	9107      	str	r1, [sp, #28]
 800362e:	9104      	str	r1, [sp, #16]
 8003630:	4808      	ldr	r0, [pc, #32]	; (8003654 <siprintf+0x38>)
 8003632:	4909      	ldr	r1, [pc, #36]	; (8003658 <siprintf+0x3c>)
 8003634:	f853 2b04 	ldr.w	r2, [r3], #4
 8003638:	9105      	str	r1, [sp, #20]
 800363a:	6800      	ldr	r0, [r0, #0]
 800363c:	a902      	add	r1, sp, #8
 800363e:	9301      	str	r3, [sp, #4]
 8003640:	f000 f868 	bl	8003714 <_svfiprintf_r>
 8003644:	2200      	movs	r2, #0
 8003646:	9b02      	ldr	r3, [sp, #8]
 8003648:	701a      	strb	r2, [r3, #0]
 800364a:	b01c      	add	sp, #112	; 0x70
 800364c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003650:	b003      	add	sp, #12
 8003652:	4770      	bx	lr
 8003654:	20000014 	.word	0x20000014
 8003658:	ffff0208 	.word	0xffff0208

0800365c <__ssputs_r>:
 800365c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003660:	688e      	ldr	r6, [r1, #8]
 8003662:	4682      	mov	sl, r0
 8003664:	429e      	cmp	r6, r3
 8003666:	460c      	mov	r4, r1
 8003668:	4690      	mov	r8, r2
 800366a:	461f      	mov	r7, r3
 800366c:	d838      	bhi.n	80036e0 <__ssputs_r+0x84>
 800366e:	898a      	ldrh	r2, [r1, #12]
 8003670:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003674:	d032      	beq.n	80036dc <__ssputs_r+0x80>
 8003676:	6825      	ldr	r5, [r4, #0]
 8003678:	6909      	ldr	r1, [r1, #16]
 800367a:	3301      	adds	r3, #1
 800367c:	eba5 0901 	sub.w	r9, r5, r1
 8003680:	6965      	ldr	r5, [r4, #20]
 8003682:	444b      	add	r3, r9
 8003684:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003688:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800368c:	106d      	asrs	r5, r5, #1
 800368e:	429d      	cmp	r5, r3
 8003690:	bf38      	it	cc
 8003692:	461d      	movcc	r5, r3
 8003694:	0553      	lsls	r3, r2, #21
 8003696:	d531      	bpl.n	80036fc <__ssputs_r+0xa0>
 8003698:	4629      	mov	r1, r5
 800369a:	f000 fb53 	bl	8003d44 <_malloc_r>
 800369e:	4606      	mov	r6, r0
 80036a0:	b950      	cbnz	r0, 80036b8 <__ssputs_r+0x5c>
 80036a2:	230c      	movs	r3, #12
 80036a4:	f04f 30ff 	mov.w	r0, #4294967295
 80036a8:	f8ca 3000 	str.w	r3, [sl]
 80036ac:	89a3      	ldrh	r3, [r4, #12]
 80036ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036b2:	81a3      	strh	r3, [r4, #12]
 80036b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80036b8:	464a      	mov	r2, r9
 80036ba:	6921      	ldr	r1, [r4, #16]
 80036bc:	f000 face 	bl	8003c5c <memcpy>
 80036c0:	89a3      	ldrh	r3, [r4, #12]
 80036c2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80036c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80036ca:	81a3      	strh	r3, [r4, #12]
 80036cc:	6126      	str	r6, [r4, #16]
 80036ce:	444e      	add	r6, r9
 80036d0:	6026      	str	r6, [r4, #0]
 80036d2:	463e      	mov	r6, r7
 80036d4:	6165      	str	r5, [r4, #20]
 80036d6:	eba5 0509 	sub.w	r5, r5, r9
 80036da:	60a5      	str	r5, [r4, #8]
 80036dc:	42be      	cmp	r6, r7
 80036de:	d900      	bls.n	80036e2 <__ssputs_r+0x86>
 80036e0:	463e      	mov	r6, r7
 80036e2:	4632      	mov	r2, r6
 80036e4:	4641      	mov	r1, r8
 80036e6:	6820      	ldr	r0, [r4, #0]
 80036e8:	f000 fac6 	bl	8003c78 <memmove>
 80036ec:	68a3      	ldr	r3, [r4, #8]
 80036ee:	6822      	ldr	r2, [r4, #0]
 80036f0:	1b9b      	subs	r3, r3, r6
 80036f2:	4432      	add	r2, r6
 80036f4:	2000      	movs	r0, #0
 80036f6:	60a3      	str	r3, [r4, #8]
 80036f8:	6022      	str	r2, [r4, #0]
 80036fa:	e7db      	b.n	80036b4 <__ssputs_r+0x58>
 80036fc:	462a      	mov	r2, r5
 80036fe:	f000 fb7b 	bl	8003df8 <_realloc_r>
 8003702:	4606      	mov	r6, r0
 8003704:	2800      	cmp	r0, #0
 8003706:	d1e1      	bne.n	80036cc <__ssputs_r+0x70>
 8003708:	4650      	mov	r0, sl
 800370a:	6921      	ldr	r1, [r4, #16]
 800370c:	f000 face 	bl	8003cac <_free_r>
 8003710:	e7c7      	b.n	80036a2 <__ssputs_r+0x46>
	...

08003714 <_svfiprintf_r>:
 8003714:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003718:	4698      	mov	r8, r3
 800371a:	898b      	ldrh	r3, [r1, #12]
 800371c:	4607      	mov	r7, r0
 800371e:	061b      	lsls	r3, r3, #24
 8003720:	460d      	mov	r5, r1
 8003722:	4614      	mov	r4, r2
 8003724:	b09d      	sub	sp, #116	; 0x74
 8003726:	d50e      	bpl.n	8003746 <_svfiprintf_r+0x32>
 8003728:	690b      	ldr	r3, [r1, #16]
 800372a:	b963      	cbnz	r3, 8003746 <_svfiprintf_r+0x32>
 800372c:	2140      	movs	r1, #64	; 0x40
 800372e:	f000 fb09 	bl	8003d44 <_malloc_r>
 8003732:	6028      	str	r0, [r5, #0]
 8003734:	6128      	str	r0, [r5, #16]
 8003736:	b920      	cbnz	r0, 8003742 <_svfiprintf_r+0x2e>
 8003738:	230c      	movs	r3, #12
 800373a:	603b      	str	r3, [r7, #0]
 800373c:	f04f 30ff 	mov.w	r0, #4294967295
 8003740:	e0d1      	b.n	80038e6 <_svfiprintf_r+0x1d2>
 8003742:	2340      	movs	r3, #64	; 0x40
 8003744:	616b      	str	r3, [r5, #20]
 8003746:	2300      	movs	r3, #0
 8003748:	9309      	str	r3, [sp, #36]	; 0x24
 800374a:	2320      	movs	r3, #32
 800374c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003750:	2330      	movs	r3, #48	; 0x30
 8003752:	f04f 0901 	mov.w	r9, #1
 8003756:	f8cd 800c 	str.w	r8, [sp, #12]
 800375a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003900 <_svfiprintf_r+0x1ec>
 800375e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003762:	4623      	mov	r3, r4
 8003764:	469a      	mov	sl, r3
 8003766:	f813 2b01 	ldrb.w	r2, [r3], #1
 800376a:	b10a      	cbz	r2, 8003770 <_svfiprintf_r+0x5c>
 800376c:	2a25      	cmp	r2, #37	; 0x25
 800376e:	d1f9      	bne.n	8003764 <_svfiprintf_r+0x50>
 8003770:	ebba 0b04 	subs.w	fp, sl, r4
 8003774:	d00b      	beq.n	800378e <_svfiprintf_r+0x7a>
 8003776:	465b      	mov	r3, fp
 8003778:	4622      	mov	r2, r4
 800377a:	4629      	mov	r1, r5
 800377c:	4638      	mov	r0, r7
 800377e:	f7ff ff6d 	bl	800365c <__ssputs_r>
 8003782:	3001      	adds	r0, #1
 8003784:	f000 80aa 	beq.w	80038dc <_svfiprintf_r+0x1c8>
 8003788:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800378a:	445a      	add	r2, fp
 800378c:	9209      	str	r2, [sp, #36]	; 0x24
 800378e:	f89a 3000 	ldrb.w	r3, [sl]
 8003792:	2b00      	cmp	r3, #0
 8003794:	f000 80a2 	beq.w	80038dc <_svfiprintf_r+0x1c8>
 8003798:	2300      	movs	r3, #0
 800379a:	f04f 32ff 	mov.w	r2, #4294967295
 800379e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80037a2:	f10a 0a01 	add.w	sl, sl, #1
 80037a6:	9304      	str	r3, [sp, #16]
 80037a8:	9307      	str	r3, [sp, #28]
 80037aa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80037ae:	931a      	str	r3, [sp, #104]	; 0x68
 80037b0:	4654      	mov	r4, sl
 80037b2:	2205      	movs	r2, #5
 80037b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80037b8:	4851      	ldr	r0, [pc, #324]	; (8003900 <_svfiprintf_r+0x1ec>)
 80037ba:	f000 fa41 	bl	8003c40 <memchr>
 80037be:	9a04      	ldr	r2, [sp, #16]
 80037c0:	b9d8      	cbnz	r0, 80037fa <_svfiprintf_r+0xe6>
 80037c2:	06d0      	lsls	r0, r2, #27
 80037c4:	bf44      	itt	mi
 80037c6:	2320      	movmi	r3, #32
 80037c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80037cc:	0711      	lsls	r1, r2, #28
 80037ce:	bf44      	itt	mi
 80037d0:	232b      	movmi	r3, #43	; 0x2b
 80037d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80037d6:	f89a 3000 	ldrb.w	r3, [sl]
 80037da:	2b2a      	cmp	r3, #42	; 0x2a
 80037dc:	d015      	beq.n	800380a <_svfiprintf_r+0xf6>
 80037de:	4654      	mov	r4, sl
 80037e0:	2000      	movs	r0, #0
 80037e2:	f04f 0c0a 	mov.w	ip, #10
 80037e6:	9a07      	ldr	r2, [sp, #28]
 80037e8:	4621      	mov	r1, r4
 80037ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80037ee:	3b30      	subs	r3, #48	; 0x30
 80037f0:	2b09      	cmp	r3, #9
 80037f2:	d94e      	bls.n	8003892 <_svfiprintf_r+0x17e>
 80037f4:	b1b0      	cbz	r0, 8003824 <_svfiprintf_r+0x110>
 80037f6:	9207      	str	r2, [sp, #28]
 80037f8:	e014      	b.n	8003824 <_svfiprintf_r+0x110>
 80037fa:	eba0 0308 	sub.w	r3, r0, r8
 80037fe:	fa09 f303 	lsl.w	r3, r9, r3
 8003802:	4313      	orrs	r3, r2
 8003804:	46a2      	mov	sl, r4
 8003806:	9304      	str	r3, [sp, #16]
 8003808:	e7d2      	b.n	80037b0 <_svfiprintf_r+0x9c>
 800380a:	9b03      	ldr	r3, [sp, #12]
 800380c:	1d19      	adds	r1, r3, #4
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	9103      	str	r1, [sp, #12]
 8003812:	2b00      	cmp	r3, #0
 8003814:	bfbb      	ittet	lt
 8003816:	425b      	neglt	r3, r3
 8003818:	f042 0202 	orrlt.w	r2, r2, #2
 800381c:	9307      	strge	r3, [sp, #28]
 800381e:	9307      	strlt	r3, [sp, #28]
 8003820:	bfb8      	it	lt
 8003822:	9204      	strlt	r2, [sp, #16]
 8003824:	7823      	ldrb	r3, [r4, #0]
 8003826:	2b2e      	cmp	r3, #46	; 0x2e
 8003828:	d10c      	bne.n	8003844 <_svfiprintf_r+0x130>
 800382a:	7863      	ldrb	r3, [r4, #1]
 800382c:	2b2a      	cmp	r3, #42	; 0x2a
 800382e:	d135      	bne.n	800389c <_svfiprintf_r+0x188>
 8003830:	9b03      	ldr	r3, [sp, #12]
 8003832:	3402      	adds	r4, #2
 8003834:	1d1a      	adds	r2, r3, #4
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	9203      	str	r2, [sp, #12]
 800383a:	2b00      	cmp	r3, #0
 800383c:	bfb8      	it	lt
 800383e:	f04f 33ff 	movlt.w	r3, #4294967295
 8003842:	9305      	str	r3, [sp, #20]
 8003844:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003910 <_svfiprintf_r+0x1fc>
 8003848:	2203      	movs	r2, #3
 800384a:	4650      	mov	r0, sl
 800384c:	7821      	ldrb	r1, [r4, #0]
 800384e:	f000 f9f7 	bl	8003c40 <memchr>
 8003852:	b140      	cbz	r0, 8003866 <_svfiprintf_r+0x152>
 8003854:	2340      	movs	r3, #64	; 0x40
 8003856:	eba0 000a 	sub.w	r0, r0, sl
 800385a:	fa03 f000 	lsl.w	r0, r3, r0
 800385e:	9b04      	ldr	r3, [sp, #16]
 8003860:	3401      	adds	r4, #1
 8003862:	4303      	orrs	r3, r0
 8003864:	9304      	str	r3, [sp, #16]
 8003866:	f814 1b01 	ldrb.w	r1, [r4], #1
 800386a:	2206      	movs	r2, #6
 800386c:	4825      	ldr	r0, [pc, #148]	; (8003904 <_svfiprintf_r+0x1f0>)
 800386e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003872:	f000 f9e5 	bl	8003c40 <memchr>
 8003876:	2800      	cmp	r0, #0
 8003878:	d038      	beq.n	80038ec <_svfiprintf_r+0x1d8>
 800387a:	4b23      	ldr	r3, [pc, #140]	; (8003908 <_svfiprintf_r+0x1f4>)
 800387c:	bb1b      	cbnz	r3, 80038c6 <_svfiprintf_r+0x1b2>
 800387e:	9b03      	ldr	r3, [sp, #12]
 8003880:	3307      	adds	r3, #7
 8003882:	f023 0307 	bic.w	r3, r3, #7
 8003886:	3308      	adds	r3, #8
 8003888:	9303      	str	r3, [sp, #12]
 800388a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800388c:	4433      	add	r3, r6
 800388e:	9309      	str	r3, [sp, #36]	; 0x24
 8003890:	e767      	b.n	8003762 <_svfiprintf_r+0x4e>
 8003892:	460c      	mov	r4, r1
 8003894:	2001      	movs	r0, #1
 8003896:	fb0c 3202 	mla	r2, ip, r2, r3
 800389a:	e7a5      	b.n	80037e8 <_svfiprintf_r+0xd4>
 800389c:	2300      	movs	r3, #0
 800389e:	f04f 0c0a 	mov.w	ip, #10
 80038a2:	4619      	mov	r1, r3
 80038a4:	3401      	adds	r4, #1
 80038a6:	9305      	str	r3, [sp, #20]
 80038a8:	4620      	mov	r0, r4
 80038aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80038ae:	3a30      	subs	r2, #48	; 0x30
 80038b0:	2a09      	cmp	r2, #9
 80038b2:	d903      	bls.n	80038bc <_svfiprintf_r+0x1a8>
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d0c5      	beq.n	8003844 <_svfiprintf_r+0x130>
 80038b8:	9105      	str	r1, [sp, #20]
 80038ba:	e7c3      	b.n	8003844 <_svfiprintf_r+0x130>
 80038bc:	4604      	mov	r4, r0
 80038be:	2301      	movs	r3, #1
 80038c0:	fb0c 2101 	mla	r1, ip, r1, r2
 80038c4:	e7f0      	b.n	80038a8 <_svfiprintf_r+0x194>
 80038c6:	ab03      	add	r3, sp, #12
 80038c8:	9300      	str	r3, [sp, #0]
 80038ca:	462a      	mov	r2, r5
 80038cc:	4638      	mov	r0, r7
 80038ce:	4b0f      	ldr	r3, [pc, #60]	; (800390c <_svfiprintf_r+0x1f8>)
 80038d0:	a904      	add	r1, sp, #16
 80038d2:	f3af 8000 	nop.w
 80038d6:	1c42      	adds	r2, r0, #1
 80038d8:	4606      	mov	r6, r0
 80038da:	d1d6      	bne.n	800388a <_svfiprintf_r+0x176>
 80038dc:	89ab      	ldrh	r3, [r5, #12]
 80038de:	065b      	lsls	r3, r3, #25
 80038e0:	f53f af2c 	bmi.w	800373c <_svfiprintf_r+0x28>
 80038e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80038e6:	b01d      	add	sp, #116	; 0x74
 80038e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80038ec:	ab03      	add	r3, sp, #12
 80038ee:	9300      	str	r3, [sp, #0]
 80038f0:	462a      	mov	r2, r5
 80038f2:	4638      	mov	r0, r7
 80038f4:	4b05      	ldr	r3, [pc, #20]	; (800390c <_svfiprintf_r+0x1f8>)
 80038f6:	a904      	add	r1, sp, #16
 80038f8:	f000 f87c 	bl	80039f4 <_printf_i>
 80038fc:	e7eb      	b.n	80038d6 <_svfiprintf_r+0x1c2>
 80038fe:	bf00      	nop
 8003900:	08003ee2 	.word	0x08003ee2
 8003904:	08003eec 	.word	0x08003eec
 8003908:	00000000 	.word	0x00000000
 800390c:	0800365d 	.word	0x0800365d
 8003910:	08003ee8 	.word	0x08003ee8

08003914 <_printf_common>:
 8003914:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003918:	4616      	mov	r6, r2
 800391a:	4699      	mov	r9, r3
 800391c:	688a      	ldr	r2, [r1, #8]
 800391e:	690b      	ldr	r3, [r1, #16]
 8003920:	4607      	mov	r7, r0
 8003922:	4293      	cmp	r3, r2
 8003924:	bfb8      	it	lt
 8003926:	4613      	movlt	r3, r2
 8003928:	6033      	str	r3, [r6, #0]
 800392a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800392e:	460c      	mov	r4, r1
 8003930:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003934:	b10a      	cbz	r2, 800393a <_printf_common+0x26>
 8003936:	3301      	adds	r3, #1
 8003938:	6033      	str	r3, [r6, #0]
 800393a:	6823      	ldr	r3, [r4, #0]
 800393c:	0699      	lsls	r1, r3, #26
 800393e:	bf42      	ittt	mi
 8003940:	6833      	ldrmi	r3, [r6, #0]
 8003942:	3302      	addmi	r3, #2
 8003944:	6033      	strmi	r3, [r6, #0]
 8003946:	6825      	ldr	r5, [r4, #0]
 8003948:	f015 0506 	ands.w	r5, r5, #6
 800394c:	d106      	bne.n	800395c <_printf_common+0x48>
 800394e:	f104 0a19 	add.w	sl, r4, #25
 8003952:	68e3      	ldr	r3, [r4, #12]
 8003954:	6832      	ldr	r2, [r6, #0]
 8003956:	1a9b      	subs	r3, r3, r2
 8003958:	42ab      	cmp	r3, r5
 800395a:	dc28      	bgt.n	80039ae <_printf_common+0x9a>
 800395c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003960:	1e13      	subs	r3, r2, #0
 8003962:	6822      	ldr	r2, [r4, #0]
 8003964:	bf18      	it	ne
 8003966:	2301      	movne	r3, #1
 8003968:	0692      	lsls	r2, r2, #26
 800396a:	d42d      	bmi.n	80039c8 <_printf_common+0xb4>
 800396c:	4649      	mov	r1, r9
 800396e:	4638      	mov	r0, r7
 8003970:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003974:	47c0      	blx	r8
 8003976:	3001      	adds	r0, #1
 8003978:	d020      	beq.n	80039bc <_printf_common+0xa8>
 800397a:	6823      	ldr	r3, [r4, #0]
 800397c:	68e5      	ldr	r5, [r4, #12]
 800397e:	f003 0306 	and.w	r3, r3, #6
 8003982:	2b04      	cmp	r3, #4
 8003984:	bf18      	it	ne
 8003986:	2500      	movne	r5, #0
 8003988:	6832      	ldr	r2, [r6, #0]
 800398a:	f04f 0600 	mov.w	r6, #0
 800398e:	68a3      	ldr	r3, [r4, #8]
 8003990:	bf08      	it	eq
 8003992:	1aad      	subeq	r5, r5, r2
 8003994:	6922      	ldr	r2, [r4, #16]
 8003996:	bf08      	it	eq
 8003998:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800399c:	4293      	cmp	r3, r2
 800399e:	bfc4      	itt	gt
 80039a0:	1a9b      	subgt	r3, r3, r2
 80039a2:	18ed      	addgt	r5, r5, r3
 80039a4:	341a      	adds	r4, #26
 80039a6:	42b5      	cmp	r5, r6
 80039a8:	d11a      	bne.n	80039e0 <_printf_common+0xcc>
 80039aa:	2000      	movs	r0, #0
 80039ac:	e008      	b.n	80039c0 <_printf_common+0xac>
 80039ae:	2301      	movs	r3, #1
 80039b0:	4652      	mov	r2, sl
 80039b2:	4649      	mov	r1, r9
 80039b4:	4638      	mov	r0, r7
 80039b6:	47c0      	blx	r8
 80039b8:	3001      	adds	r0, #1
 80039ba:	d103      	bne.n	80039c4 <_printf_common+0xb0>
 80039bc:	f04f 30ff 	mov.w	r0, #4294967295
 80039c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039c4:	3501      	adds	r5, #1
 80039c6:	e7c4      	b.n	8003952 <_printf_common+0x3e>
 80039c8:	2030      	movs	r0, #48	; 0x30
 80039ca:	18e1      	adds	r1, r4, r3
 80039cc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80039d0:	1c5a      	adds	r2, r3, #1
 80039d2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80039d6:	4422      	add	r2, r4
 80039d8:	3302      	adds	r3, #2
 80039da:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80039de:	e7c5      	b.n	800396c <_printf_common+0x58>
 80039e0:	2301      	movs	r3, #1
 80039e2:	4622      	mov	r2, r4
 80039e4:	4649      	mov	r1, r9
 80039e6:	4638      	mov	r0, r7
 80039e8:	47c0      	blx	r8
 80039ea:	3001      	adds	r0, #1
 80039ec:	d0e6      	beq.n	80039bc <_printf_common+0xa8>
 80039ee:	3601      	adds	r6, #1
 80039f0:	e7d9      	b.n	80039a6 <_printf_common+0x92>
	...

080039f4 <_printf_i>:
 80039f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80039f8:	460c      	mov	r4, r1
 80039fa:	7e27      	ldrb	r7, [r4, #24]
 80039fc:	4691      	mov	r9, r2
 80039fe:	2f78      	cmp	r7, #120	; 0x78
 8003a00:	4680      	mov	r8, r0
 8003a02:	469a      	mov	sl, r3
 8003a04:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003a06:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003a0a:	d807      	bhi.n	8003a1c <_printf_i+0x28>
 8003a0c:	2f62      	cmp	r7, #98	; 0x62
 8003a0e:	d80a      	bhi.n	8003a26 <_printf_i+0x32>
 8003a10:	2f00      	cmp	r7, #0
 8003a12:	f000 80d9 	beq.w	8003bc8 <_printf_i+0x1d4>
 8003a16:	2f58      	cmp	r7, #88	; 0x58
 8003a18:	f000 80a4 	beq.w	8003b64 <_printf_i+0x170>
 8003a1c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003a20:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003a24:	e03a      	b.n	8003a9c <_printf_i+0xa8>
 8003a26:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003a2a:	2b15      	cmp	r3, #21
 8003a2c:	d8f6      	bhi.n	8003a1c <_printf_i+0x28>
 8003a2e:	a001      	add	r0, pc, #4	; (adr r0, 8003a34 <_printf_i+0x40>)
 8003a30:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003a34:	08003a8d 	.word	0x08003a8d
 8003a38:	08003aa1 	.word	0x08003aa1
 8003a3c:	08003a1d 	.word	0x08003a1d
 8003a40:	08003a1d 	.word	0x08003a1d
 8003a44:	08003a1d 	.word	0x08003a1d
 8003a48:	08003a1d 	.word	0x08003a1d
 8003a4c:	08003aa1 	.word	0x08003aa1
 8003a50:	08003a1d 	.word	0x08003a1d
 8003a54:	08003a1d 	.word	0x08003a1d
 8003a58:	08003a1d 	.word	0x08003a1d
 8003a5c:	08003a1d 	.word	0x08003a1d
 8003a60:	08003baf 	.word	0x08003baf
 8003a64:	08003ad1 	.word	0x08003ad1
 8003a68:	08003b91 	.word	0x08003b91
 8003a6c:	08003a1d 	.word	0x08003a1d
 8003a70:	08003a1d 	.word	0x08003a1d
 8003a74:	08003bd1 	.word	0x08003bd1
 8003a78:	08003a1d 	.word	0x08003a1d
 8003a7c:	08003ad1 	.word	0x08003ad1
 8003a80:	08003a1d 	.word	0x08003a1d
 8003a84:	08003a1d 	.word	0x08003a1d
 8003a88:	08003b99 	.word	0x08003b99
 8003a8c:	680b      	ldr	r3, [r1, #0]
 8003a8e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003a92:	1d1a      	adds	r2, r3, #4
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	600a      	str	r2, [r1, #0]
 8003a98:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	e0a4      	b.n	8003bea <_printf_i+0x1f6>
 8003aa0:	6825      	ldr	r5, [r4, #0]
 8003aa2:	6808      	ldr	r0, [r1, #0]
 8003aa4:	062e      	lsls	r6, r5, #24
 8003aa6:	f100 0304 	add.w	r3, r0, #4
 8003aaa:	d50a      	bpl.n	8003ac2 <_printf_i+0xce>
 8003aac:	6805      	ldr	r5, [r0, #0]
 8003aae:	600b      	str	r3, [r1, #0]
 8003ab0:	2d00      	cmp	r5, #0
 8003ab2:	da03      	bge.n	8003abc <_printf_i+0xc8>
 8003ab4:	232d      	movs	r3, #45	; 0x2d
 8003ab6:	426d      	negs	r5, r5
 8003ab8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003abc:	230a      	movs	r3, #10
 8003abe:	485e      	ldr	r0, [pc, #376]	; (8003c38 <_printf_i+0x244>)
 8003ac0:	e019      	b.n	8003af6 <_printf_i+0x102>
 8003ac2:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003ac6:	6805      	ldr	r5, [r0, #0]
 8003ac8:	600b      	str	r3, [r1, #0]
 8003aca:	bf18      	it	ne
 8003acc:	b22d      	sxthne	r5, r5
 8003ace:	e7ef      	b.n	8003ab0 <_printf_i+0xbc>
 8003ad0:	680b      	ldr	r3, [r1, #0]
 8003ad2:	6825      	ldr	r5, [r4, #0]
 8003ad4:	1d18      	adds	r0, r3, #4
 8003ad6:	6008      	str	r0, [r1, #0]
 8003ad8:	0628      	lsls	r0, r5, #24
 8003ada:	d501      	bpl.n	8003ae0 <_printf_i+0xec>
 8003adc:	681d      	ldr	r5, [r3, #0]
 8003ade:	e002      	b.n	8003ae6 <_printf_i+0xf2>
 8003ae0:	0669      	lsls	r1, r5, #25
 8003ae2:	d5fb      	bpl.n	8003adc <_printf_i+0xe8>
 8003ae4:	881d      	ldrh	r5, [r3, #0]
 8003ae6:	2f6f      	cmp	r7, #111	; 0x6f
 8003ae8:	bf0c      	ite	eq
 8003aea:	2308      	moveq	r3, #8
 8003aec:	230a      	movne	r3, #10
 8003aee:	4852      	ldr	r0, [pc, #328]	; (8003c38 <_printf_i+0x244>)
 8003af0:	2100      	movs	r1, #0
 8003af2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003af6:	6866      	ldr	r6, [r4, #4]
 8003af8:	2e00      	cmp	r6, #0
 8003afa:	bfa8      	it	ge
 8003afc:	6821      	ldrge	r1, [r4, #0]
 8003afe:	60a6      	str	r6, [r4, #8]
 8003b00:	bfa4      	itt	ge
 8003b02:	f021 0104 	bicge.w	r1, r1, #4
 8003b06:	6021      	strge	r1, [r4, #0]
 8003b08:	b90d      	cbnz	r5, 8003b0e <_printf_i+0x11a>
 8003b0a:	2e00      	cmp	r6, #0
 8003b0c:	d04d      	beq.n	8003baa <_printf_i+0x1b6>
 8003b0e:	4616      	mov	r6, r2
 8003b10:	fbb5 f1f3 	udiv	r1, r5, r3
 8003b14:	fb03 5711 	mls	r7, r3, r1, r5
 8003b18:	5dc7      	ldrb	r7, [r0, r7]
 8003b1a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003b1e:	462f      	mov	r7, r5
 8003b20:	42bb      	cmp	r3, r7
 8003b22:	460d      	mov	r5, r1
 8003b24:	d9f4      	bls.n	8003b10 <_printf_i+0x11c>
 8003b26:	2b08      	cmp	r3, #8
 8003b28:	d10b      	bne.n	8003b42 <_printf_i+0x14e>
 8003b2a:	6823      	ldr	r3, [r4, #0]
 8003b2c:	07df      	lsls	r7, r3, #31
 8003b2e:	d508      	bpl.n	8003b42 <_printf_i+0x14e>
 8003b30:	6923      	ldr	r3, [r4, #16]
 8003b32:	6861      	ldr	r1, [r4, #4]
 8003b34:	4299      	cmp	r1, r3
 8003b36:	bfde      	ittt	le
 8003b38:	2330      	movle	r3, #48	; 0x30
 8003b3a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003b3e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003b42:	1b92      	subs	r2, r2, r6
 8003b44:	6122      	str	r2, [r4, #16]
 8003b46:	464b      	mov	r3, r9
 8003b48:	4621      	mov	r1, r4
 8003b4a:	4640      	mov	r0, r8
 8003b4c:	f8cd a000 	str.w	sl, [sp]
 8003b50:	aa03      	add	r2, sp, #12
 8003b52:	f7ff fedf 	bl	8003914 <_printf_common>
 8003b56:	3001      	adds	r0, #1
 8003b58:	d14c      	bne.n	8003bf4 <_printf_i+0x200>
 8003b5a:	f04f 30ff 	mov.w	r0, #4294967295
 8003b5e:	b004      	add	sp, #16
 8003b60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b64:	4834      	ldr	r0, [pc, #208]	; (8003c38 <_printf_i+0x244>)
 8003b66:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003b6a:	680e      	ldr	r6, [r1, #0]
 8003b6c:	6823      	ldr	r3, [r4, #0]
 8003b6e:	f856 5b04 	ldr.w	r5, [r6], #4
 8003b72:	061f      	lsls	r7, r3, #24
 8003b74:	600e      	str	r6, [r1, #0]
 8003b76:	d514      	bpl.n	8003ba2 <_printf_i+0x1ae>
 8003b78:	07d9      	lsls	r1, r3, #31
 8003b7a:	bf44      	itt	mi
 8003b7c:	f043 0320 	orrmi.w	r3, r3, #32
 8003b80:	6023      	strmi	r3, [r4, #0]
 8003b82:	b91d      	cbnz	r5, 8003b8c <_printf_i+0x198>
 8003b84:	6823      	ldr	r3, [r4, #0]
 8003b86:	f023 0320 	bic.w	r3, r3, #32
 8003b8a:	6023      	str	r3, [r4, #0]
 8003b8c:	2310      	movs	r3, #16
 8003b8e:	e7af      	b.n	8003af0 <_printf_i+0xfc>
 8003b90:	6823      	ldr	r3, [r4, #0]
 8003b92:	f043 0320 	orr.w	r3, r3, #32
 8003b96:	6023      	str	r3, [r4, #0]
 8003b98:	2378      	movs	r3, #120	; 0x78
 8003b9a:	4828      	ldr	r0, [pc, #160]	; (8003c3c <_printf_i+0x248>)
 8003b9c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003ba0:	e7e3      	b.n	8003b6a <_printf_i+0x176>
 8003ba2:	065e      	lsls	r6, r3, #25
 8003ba4:	bf48      	it	mi
 8003ba6:	b2ad      	uxthmi	r5, r5
 8003ba8:	e7e6      	b.n	8003b78 <_printf_i+0x184>
 8003baa:	4616      	mov	r6, r2
 8003bac:	e7bb      	b.n	8003b26 <_printf_i+0x132>
 8003bae:	680b      	ldr	r3, [r1, #0]
 8003bb0:	6826      	ldr	r6, [r4, #0]
 8003bb2:	1d1d      	adds	r5, r3, #4
 8003bb4:	6960      	ldr	r0, [r4, #20]
 8003bb6:	600d      	str	r5, [r1, #0]
 8003bb8:	0635      	lsls	r5, r6, #24
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	d501      	bpl.n	8003bc2 <_printf_i+0x1ce>
 8003bbe:	6018      	str	r0, [r3, #0]
 8003bc0:	e002      	b.n	8003bc8 <_printf_i+0x1d4>
 8003bc2:	0671      	lsls	r1, r6, #25
 8003bc4:	d5fb      	bpl.n	8003bbe <_printf_i+0x1ca>
 8003bc6:	8018      	strh	r0, [r3, #0]
 8003bc8:	2300      	movs	r3, #0
 8003bca:	4616      	mov	r6, r2
 8003bcc:	6123      	str	r3, [r4, #16]
 8003bce:	e7ba      	b.n	8003b46 <_printf_i+0x152>
 8003bd0:	680b      	ldr	r3, [r1, #0]
 8003bd2:	1d1a      	adds	r2, r3, #4
 8003bd4:	600a      	str	r2, [r1, #0]
 8003bd6:	681e      	ldr	r6, [r3, #0]
 8003bd8:	2100      	movs	r1, #0
 8003bda:	4630      	mov	r0, r6
 8003bdc:	6862      	ldr	r2, [r4, #4]
 8003bde:	f000 f82f 	bl	8003c40 <memchr>
 8003be2:	b108      	cbz	r0, 8003be8 <_printf_i+0x1f4>
 8003be4:	1b80      	subs	r0, r0, r6
 8003be6:	6060      	str	r0, [r4, #4]
 8003be8:	6863      	ldr	r3, [r4, #4]
 8003bea:	6123      	str	r3, [r4, #16]
 8003bec:	2300      	movs	r3, #0
 8003bee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003bf2:	e7a8      	b.n	8003b46 <_printf_i+0x152>
 8003bf4:	4632      	mov	r2, r6
 8003bf6:	4649      	mov	r1, r9
 8003bf8:	4640      	mov	r0, r8
 8003bfa:	6923      	ldr	r3, [r4, #16]
 8003bfc:	47d0      	blx	sl
 8003bfe:	3001      	adds	r0, #1
 8003c00:	d0ab      	beq.n	8003b5a <_printf_i+0x166>
 8003c02:	6823      	ldr	r3, [r4, #0]
 8003c04:	079b      	lsls	r3, r3, #30
 8003c06:	d413      	bmi.n	8003c30 <_printf_i+0x23c>
 8003c08:	68e0      	ldr	r0, [r4, #12]
 8003c0a:	9b03      	ldr	r3, [sp, #12]
 8003c0c:	4298      	cmp	r0, r3
 8003c0e:	bfb8      	it	lt
 8003c10:	4618      	movlt	r0, r3
 8003c12:	e7a4      	b.n	8003b5e <_printf_i+0x16a>
 8003c14:	2301      	movs	r3, #1
 8003c16:	4632      	mov	r2, r6
 8003c18:	4649      	mov	r1, r9
 8003c1a:	4640      	mov	r0, r8
 8003c1c:	47d0      	blx	sl
 8003c1e:	3001      	adds	r0, #1
 8003c20:	d09b      	beq.n	8003b5a <_printf_i+0x166>
 8003c22:	3501      	adds	r5, #1
 8003c24:	68e3      	ldr	r3, [r4, #12]
 8003c26:	9903      	ldr	r1, [sp, #12]
 8003c28:	1a5b      	subs	r3, r3, r1
 8003c2a:	42ab      	cmp	r3, r5
 8003c2c:	dcf2      	bgt.n	8003c14 <_printf_i+0x220>
 8003c2e:	e7eb      	b.n	8003c08 <_printf_i+0x214>
 8003c30:	2500      	movs	r5, #0
 8003c32:	f104 0619 	add.w	r6, r4, #25
 8003c36:	e7f5      	b.n	8003c24 <_printf_i+0x230>
 8003c38:	08003ef3 	.word	0x08003ef3
 8003c3c:	08003f04 	.word	0x08003f04

08003c40 <memchr>:
 8003c40:	4603      	mov	r3, r0
 8003c42:	b510      	push	{r4, lr}
 8003c44:	b2c9      	uxtb	r1, r1
 8003c46:	4402      	add	r2, r0
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	d101      	bne.n	8003c52 <memchr+0x12>
 8003c4e:	2000      	movs	r0, #0
 8003c50:	e003      	b.n	8003c5a <memchr+0x1a>
 8003c52:	7804      	ldrb	r4, [r0, #0]
 8003c54:	3301      	adds	r3, #1
 8003c56:	428c      	cmp	r4, r1
 8003c58:	d1f6      	bne.n	8003c48 <memchr+0x8>
 8003c5a:	bd10      	pop	{r4, pc}

08003c5c <memcpy>:
 8003c5c:	440a      	add	r2, r1
 8003c5e:	4291      	cmp	r1, r2
 8003c60:	f100 33ff 	add.w	r3, r0, #4294967295
 8003c64:	d100      	bne.n	8003c68 <memcpy+0xc>
 8003c66:	4770      	bx	lr
 8003c68:	b510      	push	{r4, lr}
 8003c6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003c6e:	4291      	cmp	r1, r2
 8003c70:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003c74:	d1f9      	bne.n	8003c6a <memcpy+0xe>
 8003c76:	bd10      	pop	{r4, pc}

08003c78 <memmove>:
 8003c78:	4288      	cmp	r0, r1
 8003c7a:	b510      	push	{r4, lr}
 8003c7c:	eb01 0402 	add.w	r4, r1, r2
 8003c80:	d902      	bls.n	8003c88 <memmove+0x10>
 8003c82:	4284      	cmp	r4, r0
 8003c84:	4623      	mov	r3, r4
 8003c86:	d807      	bhi.n	8003c98 <memmove+0x20>
 8003c88:	1e43      	subs	r3, r0, #1
 8003c8a:	42a1      	cmp	r1, r4
 8003c8c:	d008      	beq.n	8003ca0 <memmove+0x28>
 8003c8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003c92:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003c96:	e7f8      	b.n	8003c8a <memmove+0x12>
 8003c98:	4601      	mov	r1, r0
 8003c9a:	4402      	add	r2, r0
 8003c9c:	428a      	cmp	r2, r1
 8003c9e:	d100      	bne.n	8003ca2 <memmove+0x2a>
 8003ca0:	bd10      	pop	{r4, pc}
 8003ca2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003ca6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003caa:	e7f7      	b.n	8003c9c <memmove+0x24>

08003cac <_free_r>:
 8003cac:	b538      	push	{r3, r4, r5, lr}
 8003cae:	4605      	mov	r5, r0
 8003cb0:	2900      	cmp	r1, #0
 8003cb2:	d043      	beq.n	8003d3c <_free_r+0x90>
 8003cb4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003cb8:	1f0c      	subs	r4, r1, #4
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	bfb8      	it	lt
 8003cbe:	18e4      	addlt	r4, r4, r3
 8003cc0:	f000 f8d0 	bl	8003e64 <__malloc_lock>
 8003cc4:	4a1e      	ldr	r2, [pc, #120]	; (8003d40 <_free_r+0x94>)
 8003cc6:	6813      	ldr	r3, [r2, #0]
 8003cc8:	4610      	mov	r0, r2
 8003cca:	b933      	cbnz	r3, 8003cda <_free_r+0x2e>
 8003ccc:	6063      	str	r3, [r4, #4]
 8003cce:	6014      	str	r4, [r2, #0]
 8003cd0:	4628      	mov	r0, r5
 8003cd2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003cd6:	f000 b8cb 	b.w	8003e70 <__malloc_unlock>
 8003cda:	42a3      	cmp	r3, r4
 8003cdc:	d90a      	bls.n	8003cf4 <_free_r+0x48>
 8003cde:	6821      	ldr	r1, [r4, #0]
 8003ce0:	1862      	adds	r2, r4, r1
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	bf01      	itttt	eq
 8003ce6:	681a      	ldreq	r2, [r3, #0]
 8003ce8:	685b      	ldreq	r3, [r3, #4]
 8003cea:	1852      	addeq	r2, r2, r1
 8003cec:	6022      	streq	r2, [r4, #0]
 8003cee:	6063      	str	r3, [r4, #4]
 8003cf0:	6004      	str	r4, [r0, #0]
 8003cf2:	e7ed      	b.n	8003cd0 <_free_r+0x24>
 8003cf4:	461a      	mov	r2, r3
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	b10b      	cbz	r3, 8003cfe <_free_r+0x52>
 8003cfa:	42a3      	cmp	r3, r4
 8003cfc:	d9fa      	bls.n	8003cf4 <_free_r+0x48>
 8003cfe:	6811      	ldr	r1, [r2, #0]
 8003d00:	1850      	adds	r0, r2, r1
 8003d02:	42a0      	cmp	r0, r4
 8003d04:	d10b      	bne.n	8003d1e <_free_r+0x72>
 8003d06:	6820      	ldr	r0, [r4, #0]
 8003d08:	4401      	add	r1, r0
 8003d0a:	1850      	adds	r0, r2, r1
 8003d0c:	4283      	cmp	r3, r0
 8003d0e:	6011      	str	r1, [r2, #0]
 8003d10:	d1de      	bne.n	8003cd0 <_free_r+0x24>
 8003d12:	6818      	ldr	r0, [r3, #0]
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	4401      	add	r1, r0
 8003d18:	6011      	str	r1, [r2, #0]
 8003d1a:	6053      	str	r3, [r2, #4]
 8003d1c:	e7d8      	b.n	8003cd0 <_free_r+0x24>
 8003d1e:	d902      	bls.n	8003d26 <_free_r+0x7a>
 8003d20:	230c      	movs	r3, #12
 8003d22:	602b      	str	r3, [r5, #0]
 8003d24:	e7d4      	b.n	8003cd0 <_free_r+0x24>
 8003d26:	6820      	ldr	r0, [r4, #0]
 8003d28:	1821      	adds	r1, r4, r0
 8003d2a:	428b      	cmp	r3, r1
 8003d2c:	bf01      	itttt	eq
 8003d2e:	6819      	ldreq	r1, [r3, #0]
 8003d30:	685b      	ldreq	r3, [r3, #4]
 8003d32:	1809      	addeq	r1, r1, r0
 8003d34:	6021      	streq	r1, [r4, #0]
 8003d36:	6063      	str	r3, [r4, #4]
 8003d38:	6054      	str	r4, [r2, #4]
 8003d3a:	e7c9      	b.n	8003cd0 <_free_r+0x24>
 8003d3c:	bd38      	pop	{r3, r4, r5, pc}
 8003d3e:	bf00      	nop
 8003d40:	200000f4 	.word	0x200000f4

08003d44 <_malloc_r>:
 8003d44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d46:	1ccd      	adds	r5, r1, #3
 8003d48:	f025 0503 	bic.w	r5, r5, #3
 8003d4c:	3508      	adds	r5, #8
 8003d4e:	2d0c      	cmp	r5, #12
 8003d50:	bf38      	it	cc
 8003d52:	250c      	movcc	r5, #12
 8003d54:	2d00      	cmp	r5, #0
 8003d56:	4606      	mov	r6, r0
 8003d58:	db01      	blt.n	8003d5e <_malloc_r+0x1a>
 8003d5a:	42a9      	cmp	r1, r5
 8003d5c:	d903      	bls.n	8003d66 <_malloc_r+0x22>
 8003d5e:	230c      	movs	r3, #12
 8003d60:	6033      	str	r3, [r6, #0]
 8003d62:	2000      	movs	r0, #0
 8003d64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d66:	f000 f87d 	bl	8003e64 <__malloc_lock>
 8003d6a:	4921      	ldr	r1, [pc, #132]	; (8003df0 <_malloc_r+0xac>)
 8003d6c:	680a      	ldr	r2, [r1, #0]
 8003d6e:	4614      	mov	r4, r2
 8003d70:	b99c      	cbnz	r4, 8003d9a <_malloc_r+0x56>
 8003d72:	4f20      	ldr	r7, [pc, #128]	; (8003df4 <_malloc_r+0xb0>)
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	b923      	cbnz	r3, 8003d82 <_malloc_r+0x3e>
 8003d78:	4621      	mov	r1, r4
 8003d7a:	4630      	mov	r0, r6
 8003d7c:	f000 f862 	bl	8003e44 <_sbrk_r>
 8003d80:	6038      	str	r0, [r7, #0]
 8003d82:	4629      	mov	r1, r5
 8003d84:	4630      	mov	r0, r6
 8003d86:	f000 f85d 	bl	8003e44 <_sbrk_r>
 8003d8a:	1c43      	adds	r3, r0, #1
 8003d8c:	d123      	bne.n	8003dd6 <_malloc_r+0x92>
 8003d8e:	230c      	movs	r3, #12
 8003d90:	4630      	mov	r0, r6
 8003d92:	6033      	str	r3, [r6, #0]
 8003d94:	f000 f86c 	bl	8003e70 <__malloc_unlock>
 8003d98:	e7e3      	b.n	8003d62 <_malloc_r+0x1e>
 8003d9a:	6823      	ldr	r3, [r4, #0]
 8003d9c:	1b5b      	subs	r3, r3, r5
 8003d9e:	d417      	bmi.n	8003dd0 <_malloc_r+0x8c>
 8003da0:	2b0b      	cmp	r3, #11
 8003da2:	d903      	bls.n	8003dac <_malloc_r+0x68>
 8003da4:	6023      	str	r3, [r4, #0]
 8003da6:	441c      	add	r4, r3
 8003da8:	6025      	str	r5, [r4, #0]
 8003daa:	e004      	b.n	8003db6 <_malloc_r+0x72>
 8003dac:	6863      	ldr	r3, [r4, #4]
 8003dae:	42a2      	cmp	r2, r4
 8003db0:	bf0c      	ite	eq
 8003db2:	600b      	streq	r3, [r1, #0]
 8003db4:	6053      	strne	r3, [r2, #4]
 8003db6:	4630      	mov	r0, r6
 8003db8:	f000 f85a 	bl	8003e70 <__malloc_unlock>
 8003dbc:	f104 000b 	add.w	r0, r4, #11
 8003dc0:	1d23      	adds	r3, r4, #4
 8003dc2:	f020 0007 	bic.w	r0, r0, #7
 8003dc6:	1ac2      	subs	r2, r0, r3
 8003dc8:	d0cc      	beq.n	8003d64 <_malloc_r+0x20>
 8003dca:	1a1b      	subs	r3, r3, r0
 8003dcc:	50a3      	str	r3, [r4, r2]
 8003dce:	e7c9      	b.n	8003d64 <_malloc_r+0x20>
 8003dd0:	4622      	mov	r2, r4
 8003dd2:	6864      	ldr	r4, [r4, #4]
 8003dd4:	e7cc      	b.n	8003d70 <_malloc_r+0x2c>
 8003dd6:	1cc4      	adds	r4, r0, #3
 8003dd8:	f024 0403 	bic.w	r4, r4, #3
 8003ddc:	42a0      	cmp	r0, r4
 8003dde:	d0e3      	beq.n	8003da8 <_malloc_r+0x64>
 8003de0:	1a21      	subs	r1, r4, r0
 8003de2:	4630      	mov	r0, r6
 8003de4:	f000 f82e 	bl	8003e44 <_sbrk_r>
 8003de8:	3001      	adds	r0, #1
 8003dea:	d1dd      	bne.n	8003da8 <_malloc_r+0x64>
 8003dec:	e7cf      	b.n	8003d8e <_malloc_r+0x4a>
 8003dee:	bf00      	nop
 8003df0:	200000f4 	.word	0x200000f4
 8003df4:	200000f8 	.word	0x200000f8

08003df8 <_realloc_r>:
 8003df8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dfa:	4607      	mov	r7, r0
 8003dfc:	4614      	mov	r4, r2
 8003dfe:	460e      	mov	r6, r1
 8003e00:	b921      	cbnz	r1, 8003e0c <_realloc_r+0x14>
 8003e02:	4611      	mov	r1, r2
 8003e04:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003e08:	f7ff bf9c 	b.w	8003d44 <_malloc_r>
 8003e0c:	b922      	cbnz	r2, 8003e18 <_realloc_r+0x20>
 8003e0e:	f7ff ff4d 	bl	8003cac <_free_r>
 8003e12:	4625      	mov	r5, r4
 8003e14:	4628      	mov	r0, r5
 8003e16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e18:	f000 f830 	bl	8003e7c <_malloc_usable_size_r>
 8003e1c:	42a0      	cmp	r0, r4
 8003e1e:	d20f      	bcs.n	8003e40 <_realloc_r+0x48>
 8003e20:	4621      	mov	r1, r4
 8003e22:	4638      	mov	r0, r7
 8003e24:	f7ff ff8e 	bl	8003d44 <_malloc_r>
 8003e28:	4605      	mov	r5, r0
 8003e2a:	2800      	cmp	r0, #0
 8003e2c:	d0f2      	beq.n	8003e14 <_realloc_r+0x1c>
 8003e2e:	4631      	mov	r1, r6
 8003e30:	4622      	mov	r2, r4
 8003e32:	f7ff ff13 	bl	8003c5c <memcpy>
 8003e36:	4631      	mov	r1, r6
 8003e38:	4638      	mov	r0, r7
 8003e3a:	f7ff ff37 	bl	8003cac <_free_r>
 8003e3e:	e7e9      	b.n	8003e14 <_realloc_r+0x1c>
 8003e40:	4635      	mov	r5, r6
 8003e42:	e7e7      	b.n	8003e14 <_realloc_r+0x1c>

08003e44 <_sbrk_r>:
 8003e44:	b538      	push	{r3, r4, r5, lr}
 8003e46:	2300      	movs	r3, #0
 8003e48:	4d05      	ldr	r5, [pc, #20]	; (8003e60 <_sbrk_r+0x1c>)
 8003e4a:	4604      	mov	r4, r0
 8003e4c:	4608      	mov	r0, r1
 8003e4e:	602b      	str	r3, [r5, #0]
 8003e50:	f7fc fcec 	bl	800082c <_sbrk>
 8003e54:	1c43      	adds	r3, r0, #1
 8003e56:	d102      	bne.n	8003e5e <_sbrk_r+0x1a>
 8003e58:	682b      	ldr	r3, [r5, #0]
 8003e5a:	b103      	cbz	r3, 8003e5e <_sbrk_r+0x1a>
 8003e5c:	6023      	str	r3, [r4, #0]
 8003e5e:	bd38      	pop	{r3, r4, r5, pc}
 8003e60:	20000264 	.word	0x20000264

08003e64 <__malloc_lock>:
 8003e64:	4801      	ldr	r0, [pc, #4]	; (8003e6c <__malloc_lock+0x8>)
 8003e66:	f000 b811 	b.w	8003e8c <__retarget_lock_acquire_recursive>
 8003e6a:	bf00      	nop
 8003e6c:	2000026c 	.word	0x2000026c

08003e70 <__malloc_unlock>:
 8003e70:	4801      	ldr	r0, [pc, #4]	; (8003e78 <__malloc_unlock+0x8>)
 8003e72:	f000 b80c 	b.w	8003e8e <__retarget_lock_release_recursive>
 8003e76:	bf00      	nop
 8003e78:	2000026c 	.word	0x2000026c

08003e7c <_malloc_usable_size_r>:
 8003e7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003e80:	1f18      	subs	r0, r3, #4
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	bfbc      	itt	lt
 8003e86:	580b      	ldrlt	r3, [r1, r0]
 8003e88:	18c0      	addlt	r0, r0, r3
 8003e8a:	4770      	bx	lr

08003e8c <__retarget_lock_acquire_recursive>:
 8003e8c:	4770      	bx	lr

08003e8e <__retarget_lock_release_recursive>:
 8003e8e:	4770      	bx	lr

08003e90 <_init>:
 8003e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e92:	bf00      	nop
 8003e94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e96:	bc08      	pop	{r3}
 8003e98:	469e      	mov	lr, r3
 8003e9a:	4770      	bx	lr

08003e9c <_fini>:
 8003e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e9e:	bf00      	nop
 8003ea0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ea2:	bc08      	pop	{r3}
 8003ea4:	469e      	mov	lr, r3
 8003ea6:	4770      	bx	lr
