{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2026-01-21 17:52:19.582\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.ok_setup\u001b[0m:\u001b[36mcopy_frontpanel_files\u001b[0m:\u001b[36m28\u001b[0m - \u001b[1mFrontPanel SDK Version: 5.3.6\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:19.585\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.ok_setup\u001b[0m:\u001b[36mcopy_frontpanel_files\u001b[0m:\u001b[36m39\u001b[0m - \u001b[1mFrontPanel API ready\u001b[0m\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2026-01-21 17:52:19.865\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_validate_bitstream_path\u001b[0m:\u001b[36m117\u001b[0m - \u001b[1mBitstream file: c:\\Users\\User\\measurement_setting\\bitstream\\fifo_example.bit\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:19.866\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_validate_bitstream_path\u001b[0m:\u001b[36m120\u001b[0m - \u001b[1mBitstream date: 2025-04-07 15:29:05\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:19.871\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m147\u001b[0m - \u001b[1mModel        : XEM7360-K160T\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:19.871\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m148\u001b[0m - \u001b[1mSerial Number: 2420001BL5\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:19.871\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m149\u001b[0m - \u001b[1mInterface    : USB 3\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:19.872\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m150\u001b[0m - \u001b[1mUSB Speed    : SUPER\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:19.873\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m151\u001b[0m - \u001b[1mMax Blocksize: 16384\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:19.873\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m152\u001b[0m - \u001b[1mWire Width   : 32\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:19.873\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m153\u001b[0m - \u001b[1mTrigger Width: 32\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:19.874\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_connect\u001b[0m:\u001b[36m154\u001b[0m - \u001b[1mPipe Width   : 32\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:20.025\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_configure\u001b[0m:\u001b[36m172\u001b[0m - \u001b[1mInput bitstream file: \"fifo_example.bit\" is connected to the device!\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:20.026\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_configure\u001b[0m:\u001b[36m184\u001b[0m - \u001b[1mFrontPanel is enabled!\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:20.028\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_check_device_settings\u001b[0m:\u001b[36m703\u001b[0m - \u001b[1mPlease check the I/O voltage settings.\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:20.028\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_check_device_settings\u001b[0m:\u001b[36m704\u001b[0m - \u001b[1mBank 12 Voltage: 180 mV\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:20.029\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_check_device_settings\u001b[0m:\u001b[36m705\u001b[0m - \u001b[1mBank 15 Voltage: 180 mV\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:20.029\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_check_device_settings\u001b[0m:\u001b[36m706\u001b[0m - \u001b[1mBank 16 Voltage: 180 mV\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:20.029\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m_check_device_settings\u001b[0m:\u001b[36m707\u001b[0m - \u001b[1mBank 32 Voltage: 180 mV\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:20.030\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__init__\u001b[0m:\u001b[36m85\u001b[0m - \u001b[1mAutoWireIn is enabled!\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:20.031\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__init__\u001b[0m:\u001b[36m86\u001b[0m - \u001b[1mAutoWireOut is enabled!\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:20.031\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__init__\u001b[0m:\u001b[36m89\u001b[0m - \u001b[1mAutoTriggerOut is enabled!\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:20.031\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__init__\u001b[0m:\u001b[36m92\u001b[0m - \u001b[1mFPGA initialized!\n",
      "\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:20.032\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36mreset\u001b[0m:\u001b[36m264\u001b[0m - \u001b[1mReset Start (1.0s)\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:21.040\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36mreset\u001b[0m:\u001b[36m272\u001b[0m - \u001b[1mReset End (1.0s)\n",
      "\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:21.046\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__exit__\u001b[0m:\u001b[36m236\u001b[0m - \u001b[1mClosing device\u001b[0m\n",
      "\u001b[32m2026-01-21 17:52:21.047\u001b[0m | \u001b[1mINFO    \u001b[0m | \u001b[36mmms_ok.fpga\u001b[0m:\u001b[36m__exit__\u001b[0m:\u001b[36m241\u001b[0m - \u001b[1mDevice closed!\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Transfer 0] Data: 177578a1a4b77e095241d3712bac7b6f [<class 'str'>]\n",
      "[Transfer 0] Write transfer byte: 16 Bytes\n",
      "[Transfer 1] Data: 27f5e42f2287e2449ebe7fc82c804abe [<class 'str'>]\n",
      "[Transfer 1] Write transfer byte: 16 Bytes\n",
      "[Transfer 2] Data: a83235c71b8ffbadc2a87235cdfcd2ee [<class 'str'>]\n",
      "[Transfer 2] Write transfer byte: 16 Bytes\n",
      "[Transfer 3] Data: 52c55fc4389ab211a97c6cef6cbfcc86 [<class 'str'>]\n",
      "[Transfer 3] Write transfer byte: 16 Bytes\n",
      "[Transfer 4] Data: b546e8cf547582c6e4da178883fb2d91 [<class 'str'>]\n",
      "[Transfer 4] Write transfer byte: 16 Bytes\n",
      "[Transfer 5] Data: 7937e1a60f425fb3cc64b0bd869b357c [<class 'str'>]\n",
      "[Transfer 5] Write transfer byte: 16 Bytes\n",
      "[Transfer 6] Data: 269bf13c627bb8a70cb019b0b20cea9b [<class 'str'>]\n",
      "[Transfer 6] Write transfer byte: 16 Bytes\n",
      "[Transfer 7] Data: 7ead9ab96906e775e3f2537291b52197 [<class 'str'>]\n",
      "[Transfer 7] Write transfer byte: 16 Bytes\n",
      "[Transfer 8] Data: d5728048242ebdc4954bc962b3203d64 [<class 'str'>]\n",
      "[Transfer 8] Write transfer byte: 16 Bytes\n",
      "[Transfer 9] Data: a4a6e89df8a1a07aa558bfb71cf23624 [<class 'str'>]\n",
      "[Transfer 9] Write transfer byte: 16 Bytes\n",
      "[Transfer 0] Read data: 177578A1A4B77E095241D3712BAC7B6F [<class 'mms_ok.pipeoutdata.PipeOutData'>]\n",
      "[Transfer 0] Read transfer byte: 16 Bytes\n",
      "[Transfer 1] Read data: 27F5E42F2287E2449EBE7FC82C804ABE [<class 'mms_ok.pipeoutdata.PipeOutData'>]\n",
      "[Transfer 1] Read transfer byte: 16 Bytes\n",
      "[Transfer 2] Read data: A83235C71B8FFBADC2A87235CDFCD2EE [<class 'mms_ok.pipeoutdata.PipeOutData'>]\n",
      "[Transfer 2] Read transfer byte: 16 Bytes\n",
      "[Transfer 3] Read data: 52C55FC4389AB211A97C6CEF6CBFCC86 [<class 'mms_ok.pipeoutdata.PipeOutData'>]\n",
      "[Transfer 3] Read transfer byte: 16 Bytes\n",
      "[Transfer 4] Read data: B546E8CF547582C6E4DA178883FB2D91 [<class 'mms_ok.pipeoutdata.PipeOutData'>]\n",
      "[Transfer 4] Read transfer byte: 16 Bytes\n",
      "[Transfer 5] Read data: 7937E1A60F425FB3CC64B0BD869B357C [<class 'mms_ok.pipeoutdata.PipeOutData'>]\n",
      "[Transfer 5] Read transfer byte: 16 Bytes\n",
      "[Transfer 6] Read data: 269BF13C627BB8A70CB019B0B20CEA9B [<class 'mms_ok.pipeoutdata.PipeOutData'>]\n",
      "[Transfer 6] Read transfer byte: 16 Bytes\n",
      "[Transfer 7] Read data: 7EAD9AB96906E775E3F2537291B52197 [<class 'mms_ok.pipeoutdata.PipeOutData'>]\n",
      "[Transfer 7] Read transfer byte: 16 Bytes\n",
      "[Transfer 8] Read data: D5728048242EBDC4954BC962B3203D64 [<class 'mms_ok.pipeoutdata.PipeOutData'>]\n",
      "[Transfer 8] Read transfer byte: 16 Bytes\n",
      "[Transfer 9] Read data: A4A6E89DF8A1A07AA558BFB71CF23624 [<class 'mms_ok.pipeoutdata.PipeOutData'>]\n",
      "[Transfer 9] Read transfer byte: 16 Bytes\n"
     ]
    }
   ],
   "source": [
    "from mms_ok import XEM7360\n",
    "\n",
    "\n",
    "def single_transfer(fpga, reorder_str: bool = True):\n",
    "    data = \"000102030405060708090A0B0C0D0E0F\"\n",
    "    print(f\"Data: {data} [{type(data)}]\")\n",
    "\n",
    "    write_transfer_byte = fpga.WriteToPipeIn(0x80, data, reorder_str=reorder_str)\n",
    "    print(f\"Write transfer byte: {write_transfer_byte} Bytes\")\n",
    "\n",
    "    read_data = fpga.ReadFromPipeOut(0xA0, 128 // 8, reorder_str=reorder_str)\n",
    "    print(f\"Read data: {read_data} [{type(read_data)}]\")\n",
    "    print(f\"Read transfer byte: {read_data.transfer_byte} Bytes\")\n",
    "\n",
    "\n",
    "def multiple_transfer(fpga, num_transfer: int, reorder_str: bool = True):\n",
    "    from secrets import token_hex\n",
    "\n",
    "    for i in range(num_transfer):\n",
    "        data = token_hex(128 // 8)\n",
    "        print(f\"[Transfer {i}] Data: {data} [{type(data)}]\")\n",
    "\n",
    "        write_transfer_byte = fpga.WriteToPipeIn(0x80, data, reorder_str=reorder_str)\n",
    "        print(f\"[Transfer {i}] Write transfer byte: {write_transfer_byte} Bytes\")\n",
    "\n",
    "    for i in range(num_transfer):\n",
    "        read_data = fpga.ReadFromPipeOut(0xA0, 128 // 8, reorder_str=reorder_str)\n",
    "        print(f\"[Transfer {i}] Read data: {read_data} [{type(read_data)}]\")\n",
    "        print(f\"[Transfer {i}] Read transfer byte: {read_data.transfer_byte} Bytes\")\n",
    "\n",
    "\n",
    "def main():\n",
    "    bitstream_path = r\"bitstream/fifo_example.bit\"\n",
    "\n",
    "    with XEM7360(bitstream_path=bitstream_path) as fpga:\n",
    "        fpga.reset()\n",
    "\n",
    "        # single_transfer(fpga)\n",
    "        multiple_transfer(fpga, num_transfer=10)\n",
    "\n",
    "\n",
    "if __name__ == \"__main__\":\n",
    "    main()\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "ok",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.18"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
