{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1515548146178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1515548146178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 09:35:46 2018 " "Processing started: Wed Jan 10 09:35:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1515548146178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1515548146178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sc_computer -c sc_computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off sc_computer -c sc_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1515548146178 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1515548146568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_computer_main.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_computer_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_computer_main " "Found entity 1: pipeline_computer_main" {  } { { "pipeline_computer_main.v" "" { Text "C:/fpgaProject/pipeline_computer_test/pipeline_computer_main.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515548146615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515548146615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "C:/fpgaProject/pipeline_computer_test/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515548146615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515548146615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.v" "" { Text "C:/fpgaProject/pipeline_computer_test/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515548146631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515548146631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_instmen.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_instmen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_instmem " "Found entity 1: sc_instmem" {  } { { "sc_instmen.v" "" { Text "C:/fpgaProject/pipeline_computer_test/sc_instmen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515548146631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515548146631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_datamem " "Found entity 1: sc_datamem" {  } { { "sc_datamem.v" "" { Text "C:/fpgaProject/pipeline_computer_test/sc_datamem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515548146631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515548146631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cu " "Found entity 1: sc_cu" {  } { { "sc_cu.v" "" { Text "C:/fpgaProject/pipeline_computer_test/sc_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515548146631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515548146631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cpu " "Found entity 1: sc_cpu" {  } { { "sc_cpu.v" "" { Text "C:/fpgaProject/pipeline_computer_test/sc_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515548146631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515548146631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/fpgaProject/pipeline_computer_test/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515548146646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515548146646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Found entity 1: mux4x32" {  } { { "mux4x32.v" "" { Text "C:/fpgaProject/pipeline_computer_test/mux4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515548146646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515548146646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "mux2x32.v" "" { Text "C:/fpgaProject/pipeline_computer_test/mux2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515548146646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515548146646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "mux2x5.v" "" { Text "C:/fpgaProject/pipeline_computer_test/mux2x5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515548146646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515548146646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom_irom.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_rom_irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_irom " "Found entity 1: lpm_rom_irom" {  } { { "lpm_rom_irom.v" "" { Text "C:/fpgaProject/pipeline_computer_test/lpm_rom_irom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515548146646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515548146646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq_dram.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_ram_dq_dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq_dram " "Found entity 1: lpm_ram_dq_dram" {  } { { "lpm_ram_dq_dram.v" "" { Text "C:/fpgaProject/pipeline_computer_test/lpm_ram_dq_dram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515548146646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515548146646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe32.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe32 " "Found entity 1: dffe32" {  } { { "dffe32.v" "" { Text "C:/fpgaProject/pipeline_computer_test/dffe32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515548146646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515548146646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff32.v 1 1 " "Found 1 design units, including 1 entities, in source file dff32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff32 " "Found entity 1: dff32" {  } { { "dff32.v" "" { Text "C:/fpgaProject/pipeline_computer_test/dff32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515548146662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515548146662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/fpgaProject/pipeline_computer_test/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515548146662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515548146662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_and_mem_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_and_mem_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_and_mem_clock " "Found entity 1: clock_and_mem_clock" {  } { { "clock_and_mem_clock.v" "" { Text "C:/fpgaProject/pipeline_computer_test/clock_and_mem_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515548146662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515548146662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_output.v 1 1 " "Found 1 design units, including 1 entities, in source file io_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_output " "Found entity 1: io_output" {  } { { "io_output.v" "" { Text "C:/fpgaProject/pipeline_computer_test/io_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515548146662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515548146662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_input.v 2 2 " "Found 2 design units, including 2 entities, in source file io_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_input " "Found entity 1: io_input" {  } { { "io_input.v" "" { Text "C:/fpgaProject/pipeline_computer_test/io_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515548146662 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_input_mux " "Found entity 2: io_input_mux" {  } { { "io_input.v" "" { Text "C:/fpgaProject/pipeline_computer_test/io_input.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515548146662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515548146662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_port.v 1 1 " "Found 1 design units, including 1 entities, in source file in_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_port " "Found entity 1: in_port" {  } { { "in_port.v" "" { Text "C:/fpgaProject/pipeline_computer_test/in_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515548146662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515548146662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_port_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file out_port_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_port_seg " "Found entity 1: out_port_seg" {  } { { "out_port_seg.v" "" { Text "C:/fpgaProject/pipeline_computer_test/out_port_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515548146662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515548146662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipepc.v 1 1 " "Found 1 design units, including 1 entities, in source file pipepc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipepc " "Found entity 1: pipepc" {  } { { "pipepc.v" "" { Text "C:/fpgaProject/pipeline_computer_test/pipepc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515548146678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515548146678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeif.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeif.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeif " "Found entity 1: pipeif" {  } { { "pipeif.v" "" { Text "C:/fpgaProject/pipeline_computer_test/pipeif.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515548146678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515548146678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla32.v 1 1 " "Found 1 design units, including 1 entities, in source file cla32.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla32 " "Found entity 1: cla32" {  } { { "cla32.v" "" { Text "C:/fpgaProject/pipeline_computer_test/cla32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515548146678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515548146678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeir.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeir.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeir " "Found entity 1: pipeir" {  } { { "pipeir.v" "" { Text "C:/fpgaProject/pipeline_computer_test/pipeir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515548146678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515548146678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeid.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeid.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeid " "Found entity 1: pipeid" {  } { { "pipeid.v" "" { Text "C:/fpgaProject/pipeline_computer_test/pipeid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515548146678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515548146678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipedereg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipedereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipedereg " "Found entity 1: pipedereg" {  } { { "pipedereg.v" "" { Text "C:/fpgaProject/pipeline_computer_test/pipedereg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515548146678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515548146678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeexe.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeexe.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeexe " "Found entity 1: pipeexe" {  } { { "pipeexe.v" "" { Text "C:/fpgaProject/pipeline_computer_test/pipeexe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515548146678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515548146678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeemreg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeemreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeemreg " "Found entity 1: pipeemreg" {  } { { "pipeemreg.v" "" { Text "C:/fpgaProject/pipeline_computer_test/pipeemreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515548146693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515548146693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipemem.v 1 1 " "Found 1 design units, including 1 entities, in source file pipemem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemem " "Found entity 1: pipemem" {  } { { "pipemem.v" "" { Text "C:/fpgaProject/pipeline_computer_test/pipemem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515548146693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515548146693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipemwreg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipemwreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemwreg " "Found entity 1: pipemwreg" {  } { { "pipemwreg.v" "" { Text "C:/fpgaProject/pipeline_computer_test/pipemwreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515548146693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515548146693 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments packed sevenseg.v(4) " "Verilog HDL Port Declaration warning at sevenseg.v(4): data type declaration for \"ledsegments\" declares packed dimensions but the port declaration declaration does not" {  } { { "sevenseg.v" "" { Text "C:/fpgaProject/pipeline_computer_test/sevenseg.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1515548146693 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ledsegments sevenseg.v(3) " "HDL info at sevenseg.v(3): see declaration for object \"ledsegments\"" {  } { { "sevenseg.v" "" { Text "C:/fpgaProject/pipeline_computer_test/sevenseg.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515548146693 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1515548146756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_port_seg out_port_seg:inst7 " "Elaborating entity \"out_port_seg\" for hierarchy \"out_port_seg:inst7\"" {  } { { "test.bdf" "inst7" { Schematic "C:/fpgaProject/pipeline_computer_test/test.bdf" { { 368 848 1016 448 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146771 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_seg.v(12) " "Verilog HDL assignment warning at out_port_seg.v(12): truncated value with size 32 to match size of target (4)" {  } { { "out_port_seg.v" "" { Text "C:/fpgaProject/pipeline_computer_test/out_port_seg.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1515548146771 "|test|out_port_seg:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_seg.v(13) " "Verilog HDL assignment warning at out_port_seg.v(13): truncated value with size 32 to match size of target (4)" {  } { { "out_port_seg.v" "" { Text "C:/fpgaProject/pipeline_computer_test/out_port_seg.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1515548146771 "|test|out_port_seg:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg out_port_seg:inst7\|sevenseg:display_1 " "Elaborating entity \"sevenseg\" for hierarchy \"out_port_seg:inst7\|sevenseg:display_1\"" {  } { { "out_port_seg.v" "display_1" { Text "C:/fpgaProject/pipeline_computer_test/out_port_seg.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_computer_main pipeline_computer_main:inst4 " "Elaborating entity \"pipeline_computer_main\" for hierarchy \"pipeline_computer_main:inst4\"" {  } { { "test.bdf" "inst4" { Schematic "C:/fpgaProject/pipeline_computer_test/test.bdf" { { 384 440 680 592 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipepc pipeline_computer_main:inst4\|pipepc:prog_cnt " "Elaborating entity \"pipepc\" for hierarchy \"pipeline_computer_main:inst4\|pipepc:prog_cnt\"" {  } { { "pipeline_computer_main.v" "prog_cnt" { Text "C:/fpgaProject/pipeline_computer_test/pipeline_computer_main.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe32 pipeline_computer_main:inst4\|pipepc:prog_cnt\|dffe32:next_pc " "Elaborating entity \"dffe32\" for hierarchy \"pipeline_computer_main:inst4\|pipepc:prog_cnt\|dffe32:next_pc\"" {  } { { "pipepc.v" "next_pc" { Text "C:/fpgaProject/pipeline_computer_test/pipepc.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeif pipeline_computer_main:inst4\|pipeif:if_stage " "Elaborating entity \"pipeif\" for hierarchy \"pipeline_computer_main:inst4\|pipeif:if_stage\"" {  } { { "pipeline_computer_main.v" "if_stage" { Text "C:/fpgaProject/pipeline_computer_test/pipeline_computer_main.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32 pipeline_computer_main:inst4\|pipeif:if_stage\|mux4x32:selectnewpc " "Elaborating entity \"mux4x32\" for hierarchy \"pipeline_computer_main:inst4\|pipeif:if_stage\|mux4x32:selectnewpc\"" {  } { { "pipeif.v" "selectnewpc" { Text "C:/fpgaProject/pipeline_computer_test/pipeif.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla32 pipeline_computer_main:inst4\|pipeif:if_stage\|cla32:pc_plus4 " "Elaborating entity \"cla32\" for hierarchy \"pipeline_computer_main:inst4\|pipeif:if_stage\|cla32:pc_plus4\"" {  } { { "pipeif.v" "pc_plus4" { Text "C:/fpgaProject/pipeline_computer_test/pipeif.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom_irom pipeline_computer_main:inst4\|pipeif:if_stage\|lpm_rom_irom:irom " "Elaborating entity \"lpm_rom_irom\" for hierarchy \"pipeline_computer_main:inst4\|pipeif:if_stage\|lpm_rom_irom:irom\"" {  } { { "pipeif.v" "irom" { Text "C:/fpgaProject/pipeline_computer_test/pipeif.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipeline_computer_main:inst4\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipeline_computer_main:inst4\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom_irom.v" "altsyncram_component" { Text "C:/fpgaProject/pipeline_computer_test/lpm_rom_irom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146834 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeline_computer_main:inst4\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipeline_computer_main:inst4\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom_irom.v" "" { Text "C:/fpgaProject/pipeline_computer_test/lpm_rom_irom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515548146834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeline_computer_main:inst4\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipeline_computer_main:inst4\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./source/sc_instmem.mif " "Parameter \"init_file\" = \"./source/sc_instmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146834 ""}  } { { "lpm_rom_irom.v" "" { Text "C:/fpgaProject/pipeline_computer_test/lpm_rom_irom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1515548146834 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_oqi1.tdf" "" { Text "C:/fpgaProject/pipeline_computer_test/db/altsyncram_oqi1.tdf" 682 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1515548146912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oqi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oqi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oqi1 " "Found entity 1: altsyncram_oqi1" {  } { { "db/altsyncram_oqi1.tdf" "" { Text "C:/fpgaProject/pipeline_computer_test/db/altsyncram_oqi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515548146912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515548146912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oqi1 pipeline_computer_main:inst4\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_oqi1:auto_generated " "Elaborating entity \"altsyncram_oqi1\" for hierarchy \"pipeline_computer_main:inst4\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_oqi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146912 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "7 8 7 7 " "7 out of 8 addresses are reinitialized. The latest initialized data will replace the existing data. There are 7 warnings found, and 7 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "C:/fpgaProject/pipeline_computer_test/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1515548146912 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "C:/fpgaProject/pipeline_computer_test/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1515548146912 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "C:/fpgaProject/pipeline_computer_test/" 12 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1515548146912 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "C:/fpgaProject/pipeline_computer_test/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1515548146912 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "C:/fpgaProject/pipeline_computer_test/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1515548146912 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Memory Initialization File address 5 is reinitialized" {  } { { "" "" { Text "C:/fpgaProject/pipeline_computer_test/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1515548146912 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Memory Initialization File address 6 is reinitialized" {  } { { "" "" { Text "C:/fpgaProject/pipeline_computer_test/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1515548146912 ""}  } { { "C:/fpgaProject/pipeline_computer_test/source/sc_instmem.mif" "" { Text "C:/fpgaProject/pipeline_computer_test/source/sc_instmem.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1515548146912 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 8 C:/fpgaProject/pipeline_computer_test/source/sc_instmem.mif " "Memory depth (64) in the design file differs from memory depth (8) in the Memory Initialization File \"C:/fpgaProject/pipeline_computer_test/source/sc_instmem.mif\" -- setting initial value for remaining addresses to 0" {  } { { "lpm_rom_irom.v" "" { Text "C:/fpgaProject/pipeline_computer_test/lpm_rom_irom.v" 81 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1515548146912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeir pipeline_computer_main:inst4\|pipeir:inst_reg " "Elaborating entity \"pipeir\" for hierarchy \"pipeline_computer_main:inst4\|pipeir:inst_reg\"" {  } { { "pipeline_computer_main.v" "inst_reg" { Text "C:/fpgaProject/pipeline_computer_test/pipeline_computer_main.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeid pipeline_computer_main:inst4\|pipeid:id_stage " "Elaborating entity \"pipeid\" for hierarchy \"pipeline_computer_main:inst4\|pipeid:id_stage\"" {  } { { "pipeline_computer_main.v" "id_stage" { Text "C:/fpgaProject/pipeline_computer_test/pipeline_computer_main.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_cu pipeline_computer_main:inst4\|pipeid:id_stage\|sc_cu:cu " "Elaborating entity \"sc_cu\" for hierarchy \"pipeline_computer_main:inst4\|pipeid:id_stage\|sc_cu:cu\"" {  } { { "pipeid.v" "cu" { Text "C:/fpgaProject/pipeline_computer_test/pipeid.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile pipeline_computer_main:inst4\|pipeid:id_stage\|regfile:regf " "Elaborating entity \"regfile\" for hierarchy \"pipeline_computer_main:inst4\|pipeid:id_stage\|regfile:regf\"" {  } { { "pipeid.v" "regf" { Text "C:/fpgaProject/pipeline_computer_test/pipeid.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 pipeline_computer_main:inst4\|pipeid:id_stage\|mux2x5:rd_rt " "Elaborating entity \"mux2x5\" for hierarchy \"pipeline_computer_main:inst4\|pipeid:id_stage\|mux2x5:rd_rt\"" {  } { { "pipeid.v" "rd_rt" { Text "C:/fpgaProject/pipeline_computer_test/pipeid.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipedereg pipeline_computer_main:inst4\|pipedereg:de_reg " "Elaborating entity \"pipedereg\" for hierarchy \"pipeline_computer_main:inst4\|pipedereg:de_reg\"" {  } { { "pipeline_computer_main.v" "de_reg" { Text "C:/fpgaProject/pipeline_computer_test/pipeline_computer_main.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeexe pipeline_computer_main:inst4\|pipeexe:exe_stage " "Elaborating entity \"pipeexe\" for hierarchy \"pipeline_computer_main:inst4\|pipeexe:exe_stage\"" {  } { { "pipeline_computer_main.v" "exe_stage" { Text "C:/fpgaProject/pipeline_computer_test/pipeline_computer_main.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 pipeline_computer_main:inst4\|pipeexe:exe_stage\|mux2x32:e_alu_a " "Elaborating entity \"mux2x32\" for hierarchy \"pipeline_computer_main:inst4\|pipeexe:exe_stage\|mux2x32:e_alu_a\"" {  } { { "pipeexe.v" "e_alu_a" { Text "C:/fpgaProject/pipeline_computer_test/pipeexe.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu pipeline_computer_main:inst4\|pipeexe:exe_stage\|alu:al_unit " "Elaborating entity \"alu\" for hierarchy \"pipeline_computer_main:inst4\|pipeexe:exe_stage\|alu:al_unit\"" {  } { { "pipeexe.v" "al_unit" { Text "C:/fpgaProject/pipeline_computer_test/pipeexe.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548146990 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i alu.v(10) " "Verilog HDL Always Construct warning at alu.v(10): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/fpgaProject/pipeline_computer_test/alu.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1515548146990 "|test|pipeline_computer_main:inst4|pipeexe:exe_stage|alu:al_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeemreg pipeline_computer_main:inst4\|pipeemreg:em_reg " "Elaborating entity \"pipeemreg\" for hierarchy \"pipeline_computer_main:inst4\|pipeemreg:em_reg\"" {  } { { "pipeline_computer_main.v" "em_reg" { Text "C:/fpgaProject/pipeline_computer_test/pipeline_computer_main.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548147006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipemem pipeline_computer_main:inst4\|pipemem:mem_stage " "Elaborating entity \"pipemem\" for hierarchy \"pipeline_computer_main:inst4\|pipemem:mem_stage\"" {  } { { "pipeline_computer_main.v" "mem_stage" { Text "C:/fpgaProject/pipeline_computer_test/pipeline_computer_main.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548147006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq_dram pipeline_computer_main:inst4\|pipemem:mem_stage\|lpm_ram_dq_dram:dram " "Elaborating entity \"lpm_ram_dq_dram\" for hierarchy \"pipeline_computer_main:inst4\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\"" {  } { { "pipemem.v" "dram" { Text "C:/fpgaProject/pipeline_computer_test/pipemem.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548147006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipeline_computer_main:inst4\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipeline_computer_main:inst4\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq_dram.v" "altsyncram_component" { Text "C:/fpgaProject/pipeline_computer_test/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548147006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeline_computer_main:inst4\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipeline_computer_main:inst4\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq_dram.v" "" { Text "C:/fpgaProject/pipeline_computer_test/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515548147021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeline_computer_main:inst4\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipeline_computer_main:inst4\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548147021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548147021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./source/sc_datamem.mif " "Parameter \"init_file\" = \"./source/sc_datamem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548147021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548147021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548147021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548147021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548147021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548147021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548147021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548147021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548147021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548147021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548147021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548147021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548147021 ""}  } { { "lpm_ram_dq_dram.v" "" { Text "C:/fpgaProject/pipeline_computer_test/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1515548147021 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_59m1.tdf" "" { Text "C:/fpgaProject/pipeline_computer_test/db/altsyncram_59m1.tdf" 845 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1515548147084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_59m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_59m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_59m1 " "Found entity 1: altsyncram_59m1" {  } { { "db/altsyncram_59m1.tdf" "" { Text "C:/fpgaProject/pipeline_computer_test/db/altsyncram_59m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515548147084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515548147084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_59m1 pipeline_computer_main:inst4\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_59m1:auto_generated " "Elaborating entity \"altsyncram_59m1\" for hierarchy \"pipeline_computer_main:inst4\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_59m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515548147084 ""}
{ "Error" "EMIO_MIO_MIF_INVALID_DEPTH" "8 1 sc_datamem.mif " "Address at line 8 exceeds the specified depth (1) in the Memory Initialization File \"sc_datamem.mif\"" {  } { { "C:/fpgaProject/pipeline_computer_test/source/sc_datamem.mif" "" { Text "C:/fpgaProject/pipeline_computer_test/source/sc_datamem.mif" 8 -1 0 } }  } 0 113012 "Address at line %1!d! exceeds the specified depth (%2!d!) in the Memory Initialization File \"%3!s!\"" 0 0 "Quartus II" 0 -1 1515548147100 ""}
{ "Error" "EMIO_MIO_INVALID_LINE" "sc_datamem.mif 8 " "Memory Initialization File or Hexadecimal (Intel-Format) File \"sc_datamem.mif\" contains illegal syntax at line 8" {  } { { "C:/fpgaProject/pipeline_computer_test/source/sc_datamem.mif" "" { Text "C:/fpgaProject/pipeline_computer_test/source/sc_datamem.mif" 8 -1 0 } }  } 0 113000 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains illegal syntax at line %2!d!" 0 0 "Quartus II" 0 -1 1515548147100 ""}
{ "Critical Warning" "WCDB_CDB_CANT_READ_CONTENT_FILE" "./source/sc_datamem.mif " "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File ./source/sc_datamem.mif -- setting all initial values to 0" {  } { { "lpm_ram_dq_dram.v" "" { Text "C:/fpgaProject/pipeline_computer_test/lpm_ram_dq_dram.v" 85 0 0 } }  } 1 127002 "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Quartus II" 0 -1 1515548147100 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "pipeline_computer_main:inst4\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_59m1:auto_generated " "Can't elaborate user hierarchy \"pipeline_computer_main:inst4\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_59m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515548147146 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "525 " "Peak virtual memory: 525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1515548147287 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 10 09:35:47 2018 " "Processing ended: Wed Jan 10 09:35:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1515548147287 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1515548147287 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1515548147287 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1515548147287 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 16 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 16 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1515548147928 ""}
