# Verilog-code

## 1) Half adder :
implementation of 1-bit Half-Adder (HA) using three modeling styles.

## 2) Full adder :
Implementation of 1-bit Full-Adder (FA) using three modeling styles<br>
Implementation of 1-bit Full-Adder (FA) using 1-bit HA (Design Reuse 
Technique). 

## 3) Ripple carry adder (RCA):
Implementation of 4-bit Ripple Carry Adder (RCA) using 1-bit FA
(Design Reuse Technique). Implementation of 4-bit and 8-bit RCAs 
using dataflow modeling

## 4) Carry-Look-ahead-Adder(CLA)
Implementation of 4-bit Carry Look-Ahead Adder (CLA)

## 5) Carry Select Adder (CSA)
Implementation of 4 bit Carry Select Adder (CSA)

## 6) Universal adder
Implement 4-bit universal adder (adder cum subtractor) using RCA
technique and dataflow modeling.

## 7) BCD Adder
Implementation of BCD Adder

## 8) Comparator
Implementation of 4-bit Comparator
 
## 9) Multiplexers
Implementation of Multiplexers: 2-to-1, 4-to-1, 8-to-1, 16-to-1 using 
dataflow and behavioural modeling.<br>
Implementation of MUX: 4-to-1 using 2-to-1, 8-to-1 using 4-to-1 and 2-
to-1 (Design Reuse Technique).

## 10) Decoders
Implementation of Decoders: 2-to-4, 3-to-8, 4-to-16 using dataflow and 
behavioural modeling.<br>
mplementation of Decoders: 3-to-8 using 2-to-4, 4-to-16 using 2-to-4
or 3-to-8 (Design Reuse Technique).

## 11) Priority Encoder
Implementation of a Priority Encoder

## 12) Multiplier
Implementation of a 2-bit Multiplier <br>
Implementation of a 3-bit Multiplier <br>
Implementation of a 4-bit Multiplier 

## 13) Barrel Shifter
Implementation of 8-bit barrel shifter 

## 14) ALU
Implementation of 8-bit ALU
