$date
	Sat Oct 22 21:41:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#562280
b100 !
1"
#562282
b100 &
b100 %
1$
#562283
0"
#562286
b10 &
b10 %
#562290
b1 &
b1 %
1#
#562294
b0 &
0#
b0 %
0$
#1594675
b10011 !
1"
#1594678
b10011 &
b10011 %
1$
#1594679
0"
#1594682
b111010 &
b111010 %
#1594686
b11101 &
b11101 %
#1594690
b1011000 &
b1011000 %
#1594694
b101100 &
b101100 %
#1594698
b10110 &
b10110 %
#1594702
b1011 &
b1011 %
#1594706
b100010 &
b100010 %
#1594710
b10001 &
b10001 %
#1594714
b110100 &
b110100 %
#1594718
b11010 &
b11010 %
#1594722
b1101 &
b1101 %
#1594726
b101000 &
b101000 %
#1594730
b10100 &
b10100 %
#1594734
b1010 &
b1010 %
#1594738
b101 &
b101 %
#1594742
b10000 &
b10000 %
#1594746
b1000 &
b1000 %
#1594750
b100 &
b100 %
#1594754
b10 &
b10 %
#1594758
b1 &
1#
b1 %
#1594762
b0 &
b0 %
0#
0$
#2547314
b110 &
b110 %
1$
b110 !
1"
#2547315
0"
#2547318
b11 &
b11 %
#2547322
b1010 &
b1010 %
#2547326
b101 &
b101 %
#2547330
b10000 &
b10000 %
#2547334
b1000 &
b1000 %
#2547338
b100 &
b100 %
#2547342
b10 &
b10 %
#2547346
b1 &
b1 %
1#
#2547350
b0 &
0#
b0 %
0$
#4500012
