;
; Dataplane Automated Testing System
;
; Copyright (c) 2015-2016, Intel Corporation
; Copyright (c) 2016, Viosoft Corporation
; All rights reserved.
;
; Redistribution and use in source and binary forms, with or without
; modification, are permitted provided that the following conditions
; are met:
;
;   * Redistributions of source code must retain the above copyright
;     notice, this list of conditions and the following disclaimer.
;   * Redistributions in binary form must reproduce the above copyright
;     notice, this list of conditions and the following disclaimer in
;     the documentation and/or other materials provided with the
;     distribution.
;   * Neither the name of Intel Corporation nor the names of its
;     contributors may be used to endorse or promote products derived
;     from this software without specific prior written permission.
;
; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
; "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
; LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
; A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
; OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
; SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
; LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
; DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
; THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
; (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
; OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
;

[eal options]
-n=4 ; force number of memory channels
no-output=no ; disable DPDK debug output

[lua]
dofile("parameters.lua")

[port 0]
name=taggd1
mac=hardware
[port 1]
name=plain1
mac=hardware
[port 2]
name=plain2
mac=hardware
[port 3]
name=taggd2
mac=hardware

[defaults]
mempool size=4K

[global]
start time=5
name=MPLS tag/untag
shuffle=yes

[core $tester_master]
mode=master

[core $tester_core1]
name=tag1
task=0
mode=gen
tx port=taggd1
bps=1250000000
; Ethernet + MPLS + IP + UDP
pkt inline=${sut_mac0} 70 00 00 00 00 01 88 47 00 00 31 00 45 00 00 1c 00 01 00 00 40 11 f7 7d c0 a8 01 01 c0 a8 01 01 00 35 00 35 00 08 7c 21  FFFFFFFF
lat pos=46

[core $tester_core2]
name=udp1
task=0
mode=gen
tx port=plain1
bps=1250000000
; Ethernet + IP + UDP
pkt inline=${sut_mac1} 70 00 00 00 00 02 08 00 45 00 00 1c 00 01 00 00 40 11 f7 7d c0 a8 01 01 c0 a8 01 01 00 35 00 35 00 08 7c 21  FFFFFFFF
lat pos=42

[core $tester_core3]
name=udp2
task=0
mode=gen
tx port=plain2
bps=1250000000
; Ethernet + IP + UDP
pkt inline=${sut_mac2} 70 00 00 00 00 03 08 00 45 00 00 1c 00 01 00 00 40 11 f7 7d c0 a8 01 01 c0 a8 01 01 00 35 00 35 00 08 7c 21  FFFFFFFF
lat pos=42

[core $tester_core4]
name=tag2
task=0
mode=gen
tx port=taggd2
bps=1250000000
; Ethernet + MPLS + IP + UDP
pkt inline=${sut_mac3} 70 00 00 00 00 04 88 47 00 00 31 00 45 00 00 1c 00 01 00 00 40 11 f7 7d c0 a8 01 01 c0 a8 01 01 00 35 00 35 00 08 7c 21  FFFFFFFF
lat pos=46

[core $tester_core5]
task=0
mode=lat
rx port=taggd1
lat pos=42

[core $tester_core6]
task=0
mode=lat
rx port=plain1
lat pos=46

[core $tester_core7]
task=0
mode=lat
rx port=plain2
lat pos=46

[core $tester_core8]
task=0
mode=lat
rx port=taggd2
lat pos=42
