// Seed: 2615742865
module module_0 #(
    parameter id_15 = 32'd43
) (
    input tri1 id_0,
    output supply0 id_1,
    input tri id_2,
    output supply0 id_3,
    input tri id_4,
    input supply0 id_5,
    input tri0 id_6,
    input supply1 id_7,
    output tri0 id_8,
    input tri0 id_9,
    input supply1 id_10,
    input uwire id_11,
    output supply1 id_12,
    input wor id_13
);
  wire _id_15;
  wire [id_15 : 1] id_16;
  assign module_1.id_14 = 0;
  wire id_17;
endmodule
module module_1 (
    output supply0 id_0,
    output supply0 id_1,
    output wor id_2,
    input tri0 id_3,
    input supply0 id_4,
    input supply0 id_5,
    output logic id_6,
    input tri1 id_7,
    output tri0 id_8,
    output supply1 id_9,
    input uwire id_10,
    input supply0 id_11,
    input wand id_12,
    input tri0 id_13,
    input supply0 id_14,
    input wand id_15,
    output wor id_16,
    input wor id_17,
    input tri id_18,
    input wand id_19,
    input supply1 id_20,
    output tri id_21,
    input wire id_22,
    output tri1 id_23
    , id_25
);
  always id_6 = #id_26 id_18;
  assign id_16 = -1'h0;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_5,
      id_9,
      id_5,
      id_18,
      id_20,
      id_22,
      id_23,
      id_22,
      id_18,
      id_5,
      id_8,
      id_4
  );
endmodule
