================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Fri Jan 06 17:16:32 +0100 2023
    * Version:         2022.2 (Build 3670227 on Oct 13 2022)
    * Project:         mxu
    * Solution:        CAT (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z010-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              2338
FF:               3552
DSP:              24
BRAM:             20
URAM:             0
SRL:              307


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 10.000      |
| Post-Route | 5.690       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-----------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+------------+--------------+
| Name                                          | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable   | Source       |
+-----------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+------------+--------------+
| inst                                          | 2338 | 3552 | 24  | 20   |      |     |        |      |         |            |              |
|   (inst)                                      | 4    | 209  |     |      |      |     |        |      |         |            |              |
|   A_port_m_axi_U                              | 514  | 729  |     | 1    |      |     |        |      |         |            |              |
|   B_port_m_axi_U                              | 451  | 729  |     | 1    |      |     |        |      |         |            |              |
|   C_port_m_axi_U                              | 670  | 968  |     | 1    |      |     |        |      |         |            |              |
|   a_buffer_U                                  |      |      |     | 8    |      |     |        |      |         |            |              |
|     bind_storage rom_np                       |      |      |     |      |      |     |        | auto | 1       | a_buffer   | mmult.cpp:15 |
|   b_buffer_U                                  | 1    |      |     | 8    |      |     |        |      |         |            |              |
|     bind_storage rom_np                       |      |      |     |      |      |     |        | auto | 1       | b_buffer   | mmult.cpp:16 |
|   c_buffer_U                                  |      |      |     | 1    |      |     |        |      |         |            |              |
|     bind_storage ram_1p                       |      |      |     |      |      |     |        | auto | 1       | c_buffer   | mmult.cpp:17 |
|   control_s_axi_U                             | 206  | 235  |     |      |      |     |        |      |         |            |              |
|   grp_mmult_Pipeline_1_fu_130                 | 26   | 57   |     |      |      |     |        |      |         |            |              |
|     (grp_mmult_Pipeline_1_fu_130)             | 12   | 55   |     |      |      |     |        |      |         |            |              |
|   grp_mmult_Pipeline_2_fu_138                 | 25   | 57   |     |      |      |     |        |      |         |            |              |
|     (grp_mmult_Pipeline_2_fu_138)             | 12   | 55   |     |      |      |     |        |      |         |            |              |
|   grp_mmult_Pipeline_4_fu_153                 | 25   | 13   |     |      |      |     |        |      |         |            |              |
|     (grp_mmult_Pipeline_4_fu_153)             | 7    | 11   |     |      |      |     |        |      |         |            |              |
|   grp_mmult_Pipeline_mmult0_mmult1_fu_146     | 416  | 555  | 24  |      |      |     |        |      |         |            |              |
|     (grp_mmult_Pipeline_mmult0_mmult1_fu_146) | 204  | 417  |     |      |      |     |        |      |         |            |              |
|     mul_32s_32s_32_2_1_U10                    | 15   | 17   | 3   |      |      |     |        |      |         |            |              |
|       bind_op mul                             |      |      |     |      |      |     |        | auto | 1       | mul_ln26_3 | mmult.cpp:26 |
|     mul_32s_32s_32_2_1_U11                    | 15   | 17   | 3   |      |      |     |        |      |         |            |              |
|       bind_op mul                             |      |      |     |      |      |     |        | auto | 1       | mul_ln26_4 | mmult.cpp:26 |
|     mul_32s_32s_32_2_1_U12                    | 15   | 17   | 3   |      |      |     |        |      |         |            |              |
|       bind_op mul                             |      |      |     |      |      |     |        | auto | 1       | mul_ln26_5 | mmult.cpp:26 |
|     mul_32s_32s_32_2_1_U13                    | 15   | 17   | 3   |      |      |     |        |      |         |            |              |
|       bind_op mul                             |      |      |     |      |      |     |        | auto | 1       | mul_ln26_6 | mmult.cpp:26 |
|     mul_32s_32s_32_2_1_U14                    | 15   | 17   | 3   |      |      |     |        |      |         |            |              |
|       bind_op mul                             |      |      |     |      |      |     |        | auto | 1       | mul_ln26_7 | mmult.cpp:26 |
|     mul_32s_32s_32_2_1_U7                     | 15   | 17   | 3   |      |      |     |        |      |         |            |              |
|       bind_op mul                             |      |      |     |      |      |     |        | auto | 1       | mul_ln26   | mmult.cpp:26 |
|     mul_32s_32s_32_2_1_U8                     | 15   | 17   | 3   |      |      |     |        |      |         |            |              |
|       bind_op mul                             |      |      |     |      |      |     |        | auto | 1       | mul_ln26_1 | mmult.cpp:26 |
|     mul_32s_32s_32_2_1_U9                     | 15   | 17   | 3   |      |      |     |        |      |         |            |              |
|       bind_op mul                             |      |      |     |      |      |     |        | auto | 1       | mul_ln26_2 | mmult.cpp:26 |
+-----------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+------------+--------------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 13.28% | OK     |
| FD                                                        | 50%       | 10.09% | OK     |
| LUTRAM+SRL                                                | 25%       | 5.12%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 30.00% | OK     |
| RAMB/FIFO                                                 | 80%       | 16.67% | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 23.34% | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 330       | 107    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                    | ENDPOINT PIN                                                                     | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                   |                                                                                  |              |            |                |          DELAY |        DELAY |
+-------+-------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 4.310 | grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product__0/CLK | grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/dout_reg/PCIN[0]  |            0 |          1 |          4.206 |          4.206 |        0.000 |
| Path2 | 4.310 | grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product__0/CLK | grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/dout_reg/PCIN[10] |            0 |          1 |          4.206 |          4.206 |        0.000 |
| Path3 | 4.310 | grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product__0/CLK | grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/dout_reg/PCIN[11] |            0 |          1 |          4.206 |          4.206 |        0.000 |
| Path4 | 4.310 | grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product__0/CLK | grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/dout_reg/PCIN[12] |            0 |          1 |          4.206 |          4.206 |        0.000 |
| Path5 | 4.310 | grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product__0/CLK | grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/dout_reg/PCIN[13] |            0 |          1 |          4.206 |          4.206 |        0.000 |
+-------+-------+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-------------------------------------------------------------------------------+------------------+
    | Path1 Cells                                                                   | Primitive Type   |
    +-------------------------------------------------------------------------------+------------------+
    | grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/dout_reg       | MULT.dsp.DSP48E1 |
    +-------------------------------------------------------------------------------+------------------+

    +-------------------------------------------------------------------------------+------------------+
    | Path2 Cells                                                                   | Primitive Type   |
    +-------------------------------------------------------------------------------+------------------+
    | grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/dout_reg       | MULT.dsp.DSP48E1 |
    +-------------------------------------------------------------------------------+------------------+

    +-------------------------------------------------------------------------------+------------------+
    | Path3 Cells                                                                   | Primitive Type   |
    +-------------------------------------------------------------------------------+------------------+
    | grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/dout_reg       | MULT.dsp.DSP48E1 |
    +-------------------------------------------------------------------------------+------------------+

    +-------------------------------------------------------------------------------+------------------+
    | Path4 Cells                                                                   | Primitive Type   |
    +-------------------------------------------------------------------------------+------------------+
    | grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/dout_reg       | MULT.dsp.DSP48E1 |
    +-------------------------------------------------------------------------------+------------------+

    +-------------------------------------------------------------------------------+------------------+
    | Path5 Cells                                                                   | Primitive Type   |
    +-------------------------------------------------------------------------------+------------------+
    | grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/tmp_product__0 | MULT.dsp.DSP48E1 |
    | grp_mmult_Pipeline_mmult0_mmult1_fu_146/mul_32s_32s_32_2_1_U10/dout_reg       | MULT.dsp.DSP48E1 |
    +-------------------------------------------------------------------------------+------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+--------------------------------------------------------------+
| Report Type              | Report Location                                              |
+--------------------------+--------------------------------------------------------------+
| design_analysis          | impl/verilog/report/mmult_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/mmult_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/mmult_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/mmult_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/mmult_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/mmult_utilization_hierarchical_synth.rpt |
+--------------------------+--------------------------------------------------------------+


