\doxysection{stm32l4xx\+\_\+ll\+\_\+system.\+h}
\hypertarget{stm32l4xx__ll__system_8h_source}{}\label{stm32l4xx__ll__system_8h_source}\index{Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_ll\_system.h@{Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_ll\_system.h}}
\mbox{\hyperlink{stm32l4xx__ll__system_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00034\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00035\ \textcolor{preprocessor}{\#ifndef\ STM32L4xx\_LL\_SYSTEM\_H}}
\DoxyCodeLine{00036\ \textcolor{preprocessor}{\#define\ STM32L4xx\_LL\_SYSTEM\_H}}
\DoxyCodeLine{00037\ }
\DoxyCodeLine{00038\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00039\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00040\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00041\ }
\DoxyCodeLine{00042\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00043\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32l4xx_8h}{stm32l4xx.h}}"{}}}
\DoxyCodeLine{00044\ }
\DoxyCodeLine{00049\ \textcolor{preprocessor}{\#if\ defined\ (FLASH)\ ||\ defined\ (SYSCFG)\ ||\ defined\ (DBGMCU)\ ||\ defined\ (VREFBUF)}}
\DoxyCodeLine{00050\ }
\DoxyCodeLine{00055\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00056\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00057\ }
\DoxyCodeLine{00058\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00063\ \textcolor{preprocessor}{\#define\ LL\_EXTI\_REGISTER\_PINPOS\_SHFT\ \ \ \ \ \ \ \ 16U\ \ \ }}
\DoxyCodeLine{00068\ \textcolor{preprocessor}{\#define\ FLASH\_PDKEY1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x04152637U\ }}
\DoxyCodeLine{00069\ \textcolor{preprocessor}{\#define\ FLASH\_PDKEY2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0xFAFBFCFDU\ }}
\DoxyCodeLine{00076\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00077\ }
\DoxyCodeLine{00078\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00079\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00087\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_REMAP\_FLASH\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00088\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_REMAP\_SYSTEMFLASH\ \ \ \ \ \ \ \ SYSCFG\_MEMRMP\_MEM\_MODE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00089\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_REMAP\_SRAM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_MEMRMP\_MEM\_MODE\_1\ |\ SYSCFG\_MEMRMP\_MEM\_MODE\_0)\ }}
\DoxyCodeLine{00090\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank1\_R)}}
\DoxyCodeLine{00091\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_REMAP\_FMC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_MEMRMP\_MEM\_MODE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00092\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank1\_R\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00093\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_REMAP\_QUADSPI\ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_MEMRMP\_MEM\_MODE\_2\ |\ SYSCFG\_MEMRMP\_MEM\_MODE\_1)\ }}
\DoxyCodeLine{00098\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_MEMRMP\_FB\_MODE)}}
\DoxyCodeLine{00102\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_BANKMODE\_BANK1\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00104\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_BANKMODE\_BANK2\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_MEMRMP\_FB\_MODE\ \ \ \ \ }}
\DoxyCodeLine{00110\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SYSCFG\_MEMRMP\_FB\_MODE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00114\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_I2C\_FASTMODEPLUS\_PB6\ \ \ \ \ SYSCFG\_CFGR1\_I2C\_PB6\_FMP\ \ }}
\DoxyCodeLine{00115\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_I2C\_FASTMODEPLUS\_PB7\ \ \ \ \ SYSCFG\_CFGR1\_I2C\_PB7\_FMP\ \ }}
\DoxyCodeLine{00116\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_CFGR1\_I2C\_PB8\_FMP)}}
\DoxyCodeLine{00117\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_I2C\_FASTMODEPLUS\_PB8\ \ \ \ \ SYSCFG\_CFGR1\_I2C\_PB8\_FMP\ \ }}
\DoxyCodeLine{00118\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SYSCFG\_CFGR1\_I2C\_PB8\_FMP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00119\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_CFGR1\_I2C\_PB9\_FMP)}}
\DoxyCodeLine{00120\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_I2C\_FASTMODEPLUS\_PB9\ \ \ \ \ SYSCFG\_CFGR1\_I2C\_PB9\_FMP\ \ }}
\DoxyCodeLine{00121\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SYSCFG\_CFGR1\_I2C\_PB9\_FMP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00122\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_I2C\_FASTMODEPLUS\_I2C1\ \ \ \ SYSCFG\_CFGR1\_I2C1\_FMP\ \ \ \ \ }}
\DoxyCodeLine{00123\ \textcolor{preprocessor}{\#if\ defined(I2C2)}}
\DoxyCodeLine{00124\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_I2C\_FASTMODEPLUS\_I2C2\ \ \ \ SYSCFG\_CFGR1\_I2C2\_FMP\ \ \ \ \ }}
\DoxyCodeLine{00125\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00126\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_I2C\_FASTMODEPLUS\_I2C3\ \ \ \ SYSCFG\_CFGR1\_I2C3\_FMP\ \ \ \ \ }}
\DoxyCodeLine{00127\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{00128\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_I2C\_FASTMODEPLUS\_I2C4\ \ \ \ SYSCFG\_CFGR1\_I2C4\_FMP\ \ \ \ \ }}
\DoxyCodeLine{00129\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00137\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_PORTA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00138\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_PORTB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00139\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_PORTC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00140\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_PORTD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 3U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00141\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_PORTE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00142\ \textcolor{preprocessor}{\#if\ defined(GPIOF)}}
\DoxyCodeLine{00143\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_PORTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 5U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00144\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOF\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00145\ \textcolor{preprocessor}{\#if\ defined(GPIOG)}}
\DoxyCodeLine{00146\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_PORTG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 6U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00147\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00148\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_PORTH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 7U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00149\ \textcolor{preprocessor}{\#if\ defined(GPIOI)}}
\DoxyCodeLine{00150\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_PORTI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00151\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00159\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x000FU\ <<\ LL\_EXTI\_REGISTER\_PINPOS\_SHFT)\ |\ 0U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_0\ \ |\ EXTICR[0]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00160\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x00F0U\ <<\ LL\_EXTI\_REGISTER\_PINPOS\_SHFT)\ |\ 0U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_4\ \ |\ EXTICR[0]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00161\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x0F00U\ <<\ LL\_EXTI\_REGISTER\_PINPOS\_SHFT)\ |\ 0U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_8\ \ |\ EXTICR[0]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00162\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0xF000U\ <<\ LL\_EXTI\_REGISTER\_PINPOS\_SHFT)\ |\ 0U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_12\ |\ EXTICR[0]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00163\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x000FU\ <<\ LL\_EXTI\_REGISTER\_PINPOS\_SHFT)\ |\ 1U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_0\ \ |\ EXTICR[1]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00164\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x00F0U\ <<\ LL\_EXTI\_REGISTER\_PINPOS\_SHFT)\ |\ 1U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_4\ \ |\ EXTICR[1]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00165\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x0F00U\ <<\ LL\_EXTI\_REGISTER\_PINPOS\_SHFT)\ |\ 1U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_8\ \ |\ EXTICR[1]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00166\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0xF000U\ <<\ LL\_EXTI\_REGISTER\_PINPOS\_SHFT)\ |\ 1U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_12\ |\ EXTICR[1]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00167\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x000FU\ <<\ LL\_EXTI\_REGISTER\_PINPOS\_SHFT)\ |\ 2U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_0\ \ |\ EXTICR[2]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00168\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x00F0U\ <<\ LL\_EXTI\_REGISTER\_PINPOS\_SHFT)\ |\ 2U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_4\ \ |\ EXTICR[2]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00169\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE10\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x0F00U\ <<\ LL\_EXTI\_REGISTER\_PINPOS\_SHFT)\ |\ 2U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_8\ \ |\ EXTICR[2]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00170\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE11\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0xF000U\ <<\ LL\_EXTI\_REGISTER\_PINPOS\_SHFT)\ |\ 2U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_12\ |\ EXTICR[2]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00171\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE12\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x000FU\ <<\ LL\_EXTI\_REGISTER\_PINPOS\_SHFT)\ |\ 3U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_0\ \ |\ EXTICR[3]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00172\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE13\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x00F0U\ <<\ LL\_EXTI\_REGISTER\_PINPOS\_SHFT)\ |\ 3U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_4\ \ |\ EXTICR[3]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00173\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE14\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0x0F00U\ <<\ LL\_EXTI\_REGISTER\_PINPOS\_SHFT)\ |\ 3U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_8\ \ |\ EXTICR[3]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00174\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EXTI\_LINE15\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)((0xF000U\ <<\ LL\_EXTI\_REGISTER\_PINPOS\_SHFT)\ |\ 3U)\ \ }\textcolor{comment}{/*\ !<\ EXTI\_POSITION\_12\ |\ EXTICR[3]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00182\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_TIMBREAK\_ECC\ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_ECCL\ \ }}
\DoxyCodeLine{00184\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_TIMBREAK\_PVD\ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_PVDL\ \ }}
\DoxyCodeLine{00187\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_TIMBREAK\_SRAM2\_PARITY\ \ \ \ SYSCFG\_CFGR2\_SPL\ \ \ }}
\DoxyCodeLine{00189\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_TIMBREAK\_LOCKUP\ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_CLL\ \ \ }}
\DoxyCodeLine{00198\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE0\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE0\ \ }}
\DoxyCodeLine{00199\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE1\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE1\ \ }}
\DoxyCodeLine{00200\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE2\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE2\ \ }}
\DoxyCodeLine{00201\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE3\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE3\ \ }}
\DoxyCodeLine{00202\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE4\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE4\ \ }}
\DoxyCodeLine{00203\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE5\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE5\ \ }}
\DoxyCodeLine{00204\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE6\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE6\ \ }}
\DoxyCodeLine{00205\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE7\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE7\ \ }}
\DoxyCodeLine{00206\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE8\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE8\ \ }}
\DoxyCodeLine{00207\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE9\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE9\ \ }}
\DoxyCodeLine{00208\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE10\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE10\ }}
\DoxyCodeLine{00209\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE11\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE11\ }}
\DoxyCodeLine{00210\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE12\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE12\ }}
\DoxyCodeLine{00211\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE13\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE13\ }}
\DoxyCodeLine{00212\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE14\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE14\ }}
\DoxyCodeLine{00213\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE15\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE15\ }}
\DoxyCodeLine{00214\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_SWPR\_PAGE31)}}
\DoxyCodeLine{00215\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE16\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE16\ }}
\DoxyCodeLine{00216\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE17\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE17\ }}
\DoxyCodeLine{00217\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE18\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE18\ }}
\DoxyCodeLine{00218\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE19\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE19\ }}
\DoxyCodeLine{00219\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE20\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE20\ }}
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE21\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE21\ }}
\DoxyCodeLine{00221\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE22\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE22\ }}
\DoxyCodeLine{00222\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE23\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE23\ }}
\DoxyCodeLine{00223\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE24\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE24\ }}
\DoxyCodeLine{00224\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE25\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE25\ }}
\DoxyCodeLine{00225\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE26\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE26\ }}
\DoxyCodeLine{00226\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE27\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE27\ }}
\DoxyCodeLine{00227\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE28\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE28\ }}
\DoxyCodeLine{00228\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE29\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE29\ }}
\DoxyCodeLine{00229\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE30\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE30\ }}
\DoxyCodeLine{00230\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE31\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR\_PAGE31\ }}
\DoxyCodeLine{00231\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SYSCFG\_SWPR\_PAGE31\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00232\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_SWPR2\_PAGE63)}}
\DoxyCodeLine{00233\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE32\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR2\_PAGE32\ }}
\DoxyCodeLine{00234\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE33\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR2\_PAGE33\ }}
\DoxyCodeLine{00235\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE34\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR2\_PAGE34\ }}
\DoxyCodeLine{00236\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE35\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR2\_PAGE35\ }}
\DoxyCodeLine{00237\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE36\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR2\_PAGE36\ }}
\DoxyCodeLine{00238\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE37\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR2\_PAGE37\ }}
\DoxyCodeLine{00239\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE38\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR2\_PAGE38\ }}
\DoxyCodeLine{00240\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE39\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR2\_PAGE39\ }}
\DoxyCodeLine{00241\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE40\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR2\_PAGE40\ }}
\DoxyCodeLine{00242\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE41\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR2\_PAGE41\ }}
\DoxyCodeLine{00243\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE42\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR2\_PAGE42\ }}
\DoxyCodeLine{00244\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE43\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR2\_PAGE43\ }}
\DoxyCodeLine{00245\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE44\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR2\_PAGE44\ }}
\DoxyCodeLine{00246\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE45\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR2\_PAGE45\ }}
\DoxyCodeLine{00247\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE46\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR2\_PAGE46\ }}
\DoxyCodeLine{00248\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE47\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR2\_PAGE47\ }}
\DoxyCodeLine{00249\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE48\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR2\_PAGE48\ }}
\DoxyCodeLine{00250\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE49\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR2\_PAGE49\ }}
\DoxyCodeLine{00251\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE50\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR2\_PAGE50\ }}
\DoxyCodeLine{00252\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE51\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR2\_PAGE51\ }}
\DoxyCodeLine{00253\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE52\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR2\_PAGE52\ }}
\DoxyCodeLine{00254\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE53\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR2\_PAGE53\ }}
\DoxyCodeLine{00255\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE54\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR2\_PAGE54\ }}
\DoxyCodeLine{00256\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE55\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR2\_PAGE55\ }}
\DoxyCodeLine{00257\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE56\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR2\_PAGE56\ }}
\DoxyCodeLine{00258\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE57\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR2\_PAGE57\ }}
\DoxyCodeLine{00259\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE58\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR2\_PAGE58\ }}
\DoxyCodeLine{00260\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE59\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR2\_PAGE59\ }}
\DoxyCodeLine{00261\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE60\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR2\_PAGE60\ }}
\DoxyCodeLine{00262\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE61\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR2\_PAGE61\ }}
\DoxyCodeLine{00263\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE62\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR2\_PAGE62\ }}
\DoxyCodeLine{00264\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_SRAM2WRP\_PAGE63\ \ \ \ \ \ \ \ \ \ SYSCFG\_SWPR2\_PAGE63\ }}
\DoxyCodeLine{00265\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SYSCFG\_SWPR2\_PAGE63\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00273\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_TRACE\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00274\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_TRACE\_ASYNCH\ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_CR\_TRACE\_IOEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00275\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_TRACE\_SYNCH\_SIZE1\ \ \ \ \ \ \ \ (DBGMCU\_CR\_TRACE\_IOEN\ |\ DBGMCU\_CR\_TRACE\_MODE\_0)\ }}
\DoxyCodeLine{00276\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_TRACE\_SYNCH\_SIZE2\ \ \ \ \ \ \ \ (DBGMCU\_CR\_TRACE\_IOEN\ |\ DBGMCU\_CR\_TRACE\_MODE\_1)\ }}
\DoxyCodeLine{00277\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_TRACE\_SYNCH\_SIZE4\ \ \ \ \ \ \ \ (DBGMCU\_CR\_TRACE\_IOEN\ |\ DBGMCU\_CR\_TRACE\_MODE)\ \ \ }}
\DoxyCodeLine{00285\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_TIM2\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_TIM2\_STOP\ \ \ }}
\DoxyCodeLine{00286\ \textcolor{preprocessor}{\#if\ defined(TIM3)}}
\DoxyCodeLine{00287\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_TIM3\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_TIM3\_STOP\ \ \ }}
\DoxyCodeLine{00288\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00289\ \textcolor{preprocessor}{\#if\ defined(TIM4)}}
\DoxyCodeLine{00290\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_TIM4\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_TIM4\_STOP\ \ \ }}
\DoxyCodeLine{00291\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00292\ \textcolor{preprocessor}{\#if\ defined(TIM5)}}
\DoxyCodeLine{00293\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_TIM5\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_TIM5\_STOP\ \ \ }}
\DoxyCodeLine{00294\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00295\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_TIM6\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_TIM6\_STOP\ \ \ }}
\DoxyCodeLine{00296\ \textcolor{preprocessor}{\#if\ defined(TIM7)}}
\DoxyCodeLine{00297\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_TIM7\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_TIM7\_STOP\ \ \ }}
\DoxyCodeLine{00298\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00299\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_RTC\_STOP\ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_RTC\_STOP\ \ \ \ }}
\DoxyCodeLine{00300\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_WWDG\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_WWDG\_STOP\ \ \ }}
\DoxyCodeLine{00301\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_IWDG\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_IWDG\_STOP\ \ \ }}
\DoxyCodeLine{00302\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_I2C1\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_I2C1\_STOP\ \ \ }}
\DoxyCodeLine{00303\ \textcolor{preprocessor}{\#if\ defined(I2C2)}}
\DoxyCodeLine{00304\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_I2C2\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_I2C2\_STOP\ \ \ }}
\DoxyCodeLine{00305\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00306\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_I2C3\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_I2C3\_STOP\ \ \ }}
\DoxyCodeLine{00307\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_CAN\_STOP\ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_CAN\_STOP\ \ \ \ }}
\DoxyCodeLine{00308\ \textcolor{preprocessor}{\#if\ defined(CAN2)}}
\DoxyCodeLine{00309\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_CAN2\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_CAN2\_STOP\ \ \ }}
\DoxyCodeLine{00310\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CAN2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00311\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP1\_LPTIM1\_STOP\ \ \ \ DBGMCU\_APB1FZR1\_DBG\_LPTIM1\_STOP\ }}
\DoxyCodeLine{00319\ \textcolor{preprocessor}{\#if\ defined(I2C4)}}
\DoxyCodeLine{00320\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP2\_I2C4\_STOP\ \ \ \ \ \ DBGMCU\_APB1FZR2\_DBG\_I2C4\_STOP\ \ \ }}
\DoxyCodeLine{00321\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00322\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB1\_GRP2\_LPTIM2\_STOP\ \ \ \ DBGMCU\_APB1FZR2\_DBG\_LPTIM2\_STOP\ }}
\DoxyCodeLine{00330\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB2\_GRP1\_TIM1\_STOP\ \ \ \ \ \ DBGMCU\_APB2FZ\_DBG\_TIM1\_STOP\ \ \ \ \ }}
\DoxyCodeLine{00331\ \textcolor{preprocessor}{\#if\ defined(TIM8)}}
\DoxyCodeLine{00332\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB2\_GRP1\_TIM8\_STOP\ \ \ \ \ \ DBGMCU\_APB2FZ\_DBG\_TIM8\_STOP\ \ \ \ \ }}
\DoxyCodeLine{00333\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM8\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00334\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB2\_GRP1\_TIM15\_STOP\ \ \ \ \ DBGMCU\_APB2FZ\_DBG\_TIM15\_STOP\ \ \ \ }}
\DoxyCodeLine{00335\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB2\_GRP1\_TIM16\_STOP\ \ \ \ \ DBGMCU\_APB2FZ\_DBG\_TIM16\_STOP\ \ \ \ }}
\DoxyCodeLine{00336\ \textcolor{preprocessor}{\#if\ defined(TIM17)}}
\DoxyCodeLine{00337\ \textcolor{preprocessor}{\#define\ LL\_DBGMCU\_APB2\_GRP1\_TIM17\_STOP\ \ \ \ \ DBGMCU\_APB2FZ\_DBG\_TIM17\_STOP\ \ \ \ }}
\DoxyCodeLine{00338\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM17\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00343\ \textcolor{preprocessor}{\#if\ defined(VREFBUF)}}
\DoxyCodeLine{00347\ \textcolor{preprocessor}{\#define\ LL\_VREFBUF\_VOLTAGE\_SCALE0\ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000000)\ }}
\DoxyCodeLine{00348\ \textcolor{preprocessor}{\#define\ LL\_VREFBUF\_VOLTAGE\_SCALE1\ \ \ \ \ \ \ \ \ \ VREFBUF\_CSR\_VRS\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00352\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ VREFBUF\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00353\ }
\DoxyCodeLine{00357\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_0WS\ \ \ }}
\DoxyCodeLine{00358\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_1WS\ \ \ }}
\DoxyCodeLine{00359\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_2WS\ \ \ }}
\DoxyCodeLine{00360\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_3WS\ \ \ }}
\DoxyCodeLine{00361\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_4WS\ \ \ }}
\DoxyCodeLine{00362\ \textcolor{preprocessor}{\#if\ defined(FLASH\_ACR\_LATENCY\_5WS)}}
\DoxyCodeLine{00363\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_5WS\ \ \ }}
\DoxyCodeLine{00364\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_6WS\ \ \ }}
\DoxyCodeLine{00365\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_7WS\ \ \ }}
\DoxyCodeLine{00366\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_8WS\ \ \ }}
\DoxyCodeLine{00367\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_9WS\ \ \ }}
\DoxyCodeLine{00368\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_10WS\ \ }}
\DoxyCodeLine{00369\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_11WS\ \ }}
\DoxyCodeLine{00370\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_12WS\ \ }}
\DoxyCodeLine{00371\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_13WS\ \ }}
\DoxyCodeLine{00372\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_14WS\ \ }}
\DoxyCodeLine{00373\ \textcolor{preprocessor}{\#define\ LL\_FLASH\_LATENCY\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_15WS\ \ }}
\DoxyCodeLine{00374\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00383\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00384\ }
\DoxyCodeLine{00385\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00407\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_SetRemapMemory(uint32\_t\ Memory)}
\DoxyCodeLine{00408\ \{}
\DoxyCodeLine{00409\ \ \ MODIFY\_REG(SYSCFG-\/>MEMRMP,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c05039ec67573c00da29f58b914f258}{SYSCFG\_MEMRMP\_MEM\_MODE}},\ Memory);}
\DoxyCodeLine{00410\ \}}
\DoxyCodeLine{00411\ }
\DoxyCodeLine{00424\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_GetRemapMemory(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00425\ \{}
\DoxyCodeLine{00426\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>MEMRMP,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c05039ec67573c00da29f58b914f258}{SYSCFG\_MEMRMP\_MEM\_MODE}}));}
\DoxyCodeLine{00427\ \}}
\DoxyCodeLine{00428\ }
\DoxyCodeLine{00429\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_MEMRMP\_FB\_MODE)}}
\DoxyCodeLine{00438\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_SetFlashBankMode(uint32\_t\ Bank)}
\DoxyCodeLine{00439\ \{}
\DoxyCodeLine{00440\ \ \ MODIFY\_REG(SYSCFG-\/>MEMRMP,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7765535faf23de1a7038d97d44f014}{SYSCFG\_MEMRMP\_FB\_MODE}},\ Bank);}
\DoxyCodeLine{00441\ \}}
\DoxyCodeLine{00442\ }
\DoxyCodeLine{00450\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_GetFlashBankMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00451\ \{}
\DoxyCodeLine{00452\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>MEMRMP,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7765535faf23de1a7038d97d44f014}{SYSCFG\_MEMRMP\_FB\_MODE}}));}
\DoxyCodeLine{00453\ \}}
\DoxyCodeLine{00454\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SYSCFG\_MEMRMP\_FB\_MODE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00455\ }
\DoxyCodeLine{00461\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableFirewall(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00462\ \{}
\DoxyCodeLine{00463\ \ \ CLEAR\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c84f10bd275f2abb8214e3e78c2da15}{SYSCFG\_CFGR1\_FWDIS}});}
\DoxyCodeLine{00464\ \}}
\DoxyCodeLine{00465\ }
\DoxyCodeLine{00471\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsEnabledFirewall(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00472\ \{}
\DoxyCodeLine{00473\ \ \ \textcolor{keywordflow}{return}\ !(READ\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c84f10bd275f2abb8214e3e78c2da15}{SYSCFG\_CFGR1\_FWDIS}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c84f10bd275f2abb8214e3e78c2da15}{SYSCFG\_CFGR1\_FWDIS}});}
\DoxyCodeLine{00474\ \}}
\DoxyCodeLine{00475\ }
\DoxyCodeLine{00490\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableAnalogBooster(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00491\ \{}
\DoxyCodeLine{00492\ \ \ SET\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948471b86a4c7bf56000670b10b203ab}{SYSCFG\_CFGR1\_BOOSTEN}});}
\DoxyCodeLine{00493\ \}}
\DoxyCodeLine{00494\ }
\DoxyCodeLine{00509\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_DisableAnalogBooster(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00510\ \{}
\DoxyCodeLine{00511\ \ \ CLEAR\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948471b86a4c7bf56000670b10b203ab}{SYSCFG\_CFGR1\_BOOSTEN}});}
\DoxyCodeLine{00512\ \}}
\DoxyCodeLine{00513\ }
\DoxyCodeLine{00531\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableFastModePlus(uint32\_t\ ConfigFastModePlus)}
\DoxyCodeLine{00532\ \{}
\DoxyCodeLine{00533\ \ \ SET\_BIT(SYSCFG-\/>CFGR1,\ ConfigFastModePlus);}
\DoxyCodeLine{00534\ \}}
\DoxyCodeLine{00535\ }
\DoxyCodeLine{00553\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_DisableFastModePlus(uint32\_t\ ConfigFastModePlus)}
\DoxyCodeLine{00554\ \{}
\DoxyCodeLine{00555\ \ \ CLEAR\_BIT(SYSCFG-\/>CFGR1,\ ConfigFastModePlus);}
\DoxyCodeLine{00556\ \}}
\DoxyCodeLine{00557\ }
\DoxyCodeLine{00563\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableIT\_FPU\_IOC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00564\ \{}
\DoxyCodeLine{00565\ \ \ SET\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed60c67f0551da302b2fcbf7a45d56c}{SYSCFG\_CFGR1\_FPU\_IE\_0}});}
\DoxyCodeLine{00566\ \}}
\DoxyCodeLine{00567\ }
\DoxyCodeLine{00573\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableIT\_FPU\_DZC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00574\ \{}
\DoxyCodeLine{00575\ \ \ SET\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35f8d70bddd719864e4ee1cfa871217a}{SYSCFG\_CFGR1\_FPU\_IE\_1}});}
\DoxyCodeLine{00576\ \}}
\DoxyCodeLine{00577\ }
\DoxyCodeLine{00583\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableIT\_FPU\_UFC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00584\ \{}
\DoxyCodeLine{00585\ \ \ SET\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7707762bd4192fee7875ec7d5f1f27a1}{SYSCFG\_CFGR1\_FPU\_IE\_2}});}
\DoxyCodeLine{00586\ \}}
\DoxyCodeLine{00587\ }
\DoxyCodeLine{00593\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableIT\_FPU\_OFC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00594\ \{}
\DoxyCodeLine{00595\ \ \ SET\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf085379d759b80ce28d1672eb4a8a69f}{SYSCFG\_CFGR1\_FPU\_IE\_3}});}
\DoxyCodeLine{00596\ \}}
\DoxyCodeLine{00597\ }
\DoxyCodeLine{00603\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableIT\_FPU\_IDC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00604\ \{}
\DoxyCodeLine{00605\ \ \ SET\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8838d130a5c7a34402c789f98d812828}{SYSCFG\_CFGR1\_FPU\_IE\_4}});}
\DoxyCodeLine{00606\ \}}
\DoxyCodeLine{00607\ }
\DoxyCodeLine{00613\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableIT\_FPU\_IXC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00614\ \{}
\DoxyCodeLine{00615\ \ \ SET\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ebd31d4d65b65a38f34b7dd2915679f}{SYSCFG\_CFGR1\_FPU\_IE\_5}});}
\DoxyCodeLine{00616\ \}}
\DoxyCodeLine{00617\ }
\DoxyCodeLine{00623\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_DisableIT\_FPU\_IOC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00624\ \{}
\DoxyCodeLine{00625\ \ \ CLEAR\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed60c67f0551da302b2fcbf7a45d56c}{SYSCFG\_CFGR1\_FPU\_IE\_0}});}
\DoxyCodeLine{00626\ \}}
\DoxyCodeLine{00627\ }
\DoxyCodeLine{00633\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_DisableIT\_FPU\_DZC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00634\ \{}
\DoxyCodeLine{00635\ \ \ CLEAR\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35f8d70bddd719864e4ee1cfa871217a}{SYSCFG\_CFGR1\_FPU\_IE\_1}});}
\DoxyCodeLine{00636\ \}}
\DoxyCodeLine{00637\ }
\DoxyCodeLine{00643\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_DisableIT\_FPU\_UFC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00644\ \{}
\DoxyCodeLine{00645\ \ \ CLEAR\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7707762bd4192fee7875ec7d5f1f27a1}{SYSCFG\_CFGR1\_FPU\_IE\_2}});}
\DoxyCodeLine{00646\ \}}
\DoxyCodeLine{00647\ }
\DoxyCodeLine{00653\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_DisableIT\_FPU\_OFC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00654\ \{}
\DoxyCodeLine{00655\ \ \ CLEAR\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf085379d759b80ce28d1672eb4a8a69f}{SYSCFG\_CFGR1\_FPU\_IE\_3}});}
\DoxyCodeLine{00656\ \}}
\DoxyCodeLine{00657\ }
\DoxyCodeLine{00663\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_DisableIT\_FPU\_IDC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00664\ \{}
\DoxyCodeLine{00665\ \ \ CLEAR\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8838d130a5c7a34402c789f98d812828}{SYSCFG\_CFGR1\_FPU\_IE\_4}});}
\DoxyCodeLine{00666\ \}}
\DoxyCodeLine{00667\ }
\DoxyCodeLine{00673\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_DisableIT\_FPU\_IXC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00674\ \{}
\DoxyCodeLine{00675\ \ \ CLEAR\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ebd31d4d65b65a38f34b7dd2915679f}{SYSCFG\_CFGR1\_FPU\_IE\_5}});}
\DoxyCodeLine{00676\ \}}
\DoxyCodeLine{00677\ }
\DoxyCodeLine{00683\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsEnabledIT\_FPU\_IOC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00684\ \{}
\DoxyCodeLine{00685\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed60c67f0551da302b2fcbf7a45d56c}{SYSCFG\_CFGR1\_FPU\_IE\_0}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed60c67f0551da302b2fcbf7a45d56c}{SYSCFG\_CFGR1\_FPU\_IE\_0}}));}
\DoxyCodeLine{00686\ \}}
\DoxyCodeLine{00687\ }
\DoxyCodeLine{00693\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsEnabledIT\_FPU\_DZC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00694\ \{}
\DoxyCodeLine{00695\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35f8d70bddd719864e4ee1cfa871217a}{SYSCFG\_CFGR1\_FPU\_IE\_1}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35f8d70bddd719864e4ee1cfa871217a}{SYSCFG\_CFGR1\_FPU\_IE\_1}}));}
\DoxyCodeLine{00696\ \}}
\DoxyCodeLine{00697\ }
\DoxyCodeLine{00703\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsEnabledIT\_FPU\_UFC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00704\ \{}
\DoxyCodeLine{00705\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7707762bd4192fee7875ec7d5f1f27a1}{SYSCFG\_CFGR1\_FPU\_IE\_2}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7707762bd4192fee7875ec7d5f1f27a1}{SYSCFG\_CFGR1\_FPU\_IE\_2}}));}
\DoxyCodeLine{00706\ \}}
\DoxyCodeLine{00707\ }
\DoxyCodeLine{00713\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsEnabledIT\_FPU\_OFC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00714\ \{}
\DoxyCodeLine{00715\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf085379d759b80ce28d1672eb4a8a69f}{SYSCFG\_CFGR1\_FPU\_IE\_3}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf085379d759b80ce28d1672eb4a8a69f}{SYSCFG\_CFGR1\_FPU\_IE\_3}}));}
\DoxyCodeLine{00716\ \}}
\DoxyCodeLine{00717\ }
\DoxyCodeLine{00723\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsEnabledIT\_FPU\_IDC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00724\ \{}
\DoxyCodeLine{00725\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8838d130a5c7a34402c789f98d812828}{SYSCFG\_CFGR1\_FPU\_IE\_4}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8838d130a5c7a34402c789f98d812828}{SYSCFG\_CFGR1\_FPU\_IE\_4}}));}
\DoxyCodeLine{00726\ \}}
\DoxyCodeLine{00727\ }
\DoxyCodeLine{00733\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsEnabledIT\_FPU\_IXC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00734\ \{}
\DoxyCodeLine{00735\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(SYSCFG-\/>CFGR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ebd31d4d65b65a38f34b7dd2915679f}{SYSCFG\_CFGR1\_FPU\_IE\_5}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ebd31d4d65b65a38f34b7dd2915679f}{SYSCFG\_CFGR1\_FPU\_IE\_5}}));}
\DoxyCodeLine{00736\ \}}
\DoxyCodeLine{00737\ }
\DoxyCodeLine{00775\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_SetEXTISource(uint32\_t\ Port,\ uint32\_t\ Line)}
\DoxyCodeLine{00776\ \{}
\DoxyCodeLine{00777\ \ \ MODIFY\_REG(SYSCFG-\/>EXTICR[Line\ \&\ 0x03U],\ (Line\ >>\ LL\_EXTI\_REGISTER\_PINPOS\_SHFT),\ Port\ <<\ POSITION\_VAL((Line\ >>\ LL\_EXTI\_REGISTER\_PINPOS\_SHFT)));}
\DoxyCodeLine{00778\ \}}
\DoxyCodeLine{00779\ }
\DoxyCodeLine{00816\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_GetEXTISource(uint32\_t\ Line)}
\DoxyCodeLine{00817\ \{}
\DoxyCodeLine{00818\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>EXTICR[Line\ \&\ 0x03U],\ (Line\ >>\ LL\_EXTI\_REGISTER\_PINPOS\_SHFT))\ >>\ POSITION\_VAL(Line\ >>\ LL\_EXTI\_REGISTER\_PINPOS\_SHFT));}
\DoxyCodeLine{00819\ \}}
\DoxyCodeLine{00820\ }
\DoxyCodeLine{00830\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableSRAM2Erase(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00831\ \{}
\DoxyCodeLine{00832\ \ \ \textcolor{comment}{/*\ Starts\ a\ hardware\ SRAM2\ erase\ operation*/}}
\DoxyCodeLine{00833\ \ \ SET\_BIT(SYSCFG-\/>SCSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2980c87d46dca95c2670581abee8e3c}{SYSCFG\_SCSR\_SRAM2ER}});}
\DoxyCodeLine{00834\ \}}
\DoxyCodeLine{00835\ }
\DoxyCodeLine{00841\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsSRAM2EraseOngoing(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00842\ \{}
\DoxyCodeLine{00843\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(SYSCFG-\/>SCSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e9f5f6472989faf6dc577b801caadbf}{SYSCFG\_SCSR\_SRAM2BSY}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e9f5f6472989faf6dc577b801caadbf}{SYSCFG\_SCSR\_SRAM2BSY}}));}
\DoxyCodeLine{00844\ \}}
\DoxyCodeLine{00845\ }
\DoxyCodeLine{00859\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_SetTIMBreakInputs(uint32\_t\ Break)}
\DoxyCodeLine{00860\ \{}
\DoxyCodeLine{00861\ \ \ MODIFY\_REG(SYSCFG-\/>CFGR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37867c85a6455883bf60424879a281f4}{SYSCFG\_CFGR2\_CLL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbf387c6e12d90c012dd85636c5dc31b}{SYSCFG\_CFGR2\_SPL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8ca8fa7bb3ae856eb5fc3102cc0ff21}{SYSCFG\_CFGR2\_PVDL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae75e85c4c032560b4db88cd8fcb3aaf9}{SYSCFG\_CFGR2\_ECCL}},\ Break);}
\DoxyCodeLine{00862\ \}}
\DoxyCodeLine{00863\ }
\DoxyCodeLine{00876\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_GetTIMBreakInputs(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00877\ \{}
\DoxyCodeLine{00878\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(SYSCFG-\/>CFGR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37867c85a6455883bf60424879a281f4}{SYSCFG\_CFGR2\_CLL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbf387c6e12d90c012dd85636c5dc31b}{SYSCFG\_CFGR2\_SPL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8ca8fa7bb3ae856eb5fc3102cc0ff21}{SYSCFG\_CFGR2\_PVDL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae75e85c4c032560b4db88cd8fcb3aaf9}{SYSCFG\_CFGR2\_ECCL}}));}
\DoxyCodeLine{00879\ \}}
\DoxyCodeLine{00880\ }
\DoxyCodeLine{00886\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_SYSCFG\_IsActiveFlag\_SP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00887\ \{}
\DoxyCodeLine{00888\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(SYSCFG-\/>CFGR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155014fba33b6dc281892ec1ff27e4da}{SYSCFG\_CFGR2\_SPF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155014fba33b6dc281892ec1ff27e4da}{SYSCFG\_CFGR2\_SPF}}));}
\DoxyCodeLine{00889\ \}}
\DoxyCodeLine{00890\ }
\DoxyCodeLine{00896\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_ClearFlag\_SP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{00897\ \{}
\DoxyCodeLine{00898\ \ \ SET\_BIT(SYSCFG-\/>CFGR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155014fba33b6dc281892ec1ff27e4da}{SYSCFG\_CFGR2\_SPF}});}
\DoxyCodeLine{00899\ \}}
\DoxyCodeLine{00900\ }
\DoxyCodeLine{00942\ \textcolor{comment}{/*\ Legacy\ define\ */}}
\DoxyCodeLine{00943\ \textcolor{preprocessor}{\#define\ LL\_SYSCFG\_EnableSRAM2PageWRP\ \ \ \ LL\_SYSCFG\_EnableSRAM2PageWRP\_0\_31}}
\DoxyCodeLine{00944\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableSRAM2PageWRP\_0\_31(uint32\_t\ SRAM2WRP)}
\DoxyCodeLine{00945\ \{}
\DoxyCodeLine{00946\ \ \ SET\_BIT(SYSCFG-\/>SWPR,\ SRAM2WRP);}
\DoxyCodeLine{00947\ \}}
\DoxyCodeLine{00948\ }
\DoxyCodeLine{00949\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_SWPR2\_PAGE63)}}
\DoxyCodeLine{00991\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_EnableSRAM2PageWRP\_32\_63(uint32\_t\ SRAM2WRP)}
\DoxyCodeLine{00992\ \{}
\DoxyCodeLine{00993\ \ \ SET\_BIT(SYSCFG-\/>SWPR2,\ SRAM2WRP);}
\DoxyCodeLine{00994\ \}}
\DoxyCodeLine{00995\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SYSCFG\_SWPR2\_PAGE63\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00996\ }
\DoxyCodeLine{01002\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_LockSRAM2WRP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01003\ \{}
\DoxyCodeLine{01004\ \ \ \textcolor{comment}{/*\ Writing\ a\ wrong\ key\ reactivates\ the\ write\ protection\ */}}
\DoxyCodeLine{01005\ \ \ WRITE\_REG(SYSCFG-\/>SKR,\ 0x00);}
\DoxyCodeLine{01006\ \}}
\DoxyCodeLine{01007\ }
\DoxyCodeLine{01013\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_SYSCFG\_UnlockSRAM2WRP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01014\ \{}
\DoxyCodeLine{01015\ \ \ \textcolor{comment}{/*\ unlock\ the\ write\ protection\ of\ the\ SRAM2ER\ bit\ */}}
\DoxyCodeLine{01016\ \ \ WRITE\_REG(SYSCFG-\/>SKR,\ 0xCA);}
\DoxyCodeLine{01017\ \ \ WRITE\_REG(SYSCFG-\/>SKR,\ 0x53);}
\DoxyCodeLine{01018\ \}}
\DoxyCodeLine{01019\ }
\DoxyCodeLine{01034\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DBGMCU\_GetDeviceID(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01035\ \{}
\DoxyCodeLine{01036\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(DBGMCU-\/>IDCODE,\ DBGMCU\_IDCODE\_DEV\_ID));}
\DoxyCodeLine{01037\ \}}
\DoxyCodeLine{01038\ }
\DoxyCodeLine{01045\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DBGMCU\_GetRevisionID(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01046\ \{}
\DoxyCodeLine{01047\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(DBGMCU-\/>IDCODE,\ DBGMCU\_IDCODE\_REV\_ID)\ >>\ DBGMCU\_IDCODE\_REV\_ID\_Pos);}
\DoxyCodeLine{01048\ \}}
\DoxyCodeLine{01049\ }
\DoxyCodeLine{01055\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_EnableDBGSleepMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01056\ \{}
\DoxyCodeLine{01057\ \ \ SET\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_SLEEP);}
\DoxyCodeLine{01058\ \}}
\DoxyCodeLine{01059\ }
\DoxyCodeLine{01065\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_DisableDBGSleepMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01066\ \{}
\DoxyCodeLine{01067\ \ \ CLEAR\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_SLEEP);}
\DoxyCodeLine{01068\ \}}
\DoxyCodeLine{01069\ }
\DoxyCodeLine{01075\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_EnableDBGStopMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01076\ \{}
\DoxyCodeLine{01077\ \ \ SET\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_STOP);}
\DoxyCodeLine{01078\ \}}
\DoxyCodeLine{01079\ }
\DoxyCodeLine{01085\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_DisableDBGStopMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01086\ \{}
\DoxyCodeLine{01087\ \ \ CLEAR\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_STOP);}
\DoxyCodeLine{01088\ \}}
\DoxyCodeLine{01089\ }
\DoxyCodeLine{01095\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_EnableDBGStandbyMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01096\ \{}
\DoxyCodeLine{01097\ \ \ SET\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_STANDBY);}
\DoxyCodeLine{01098\ \}}
\DoxyCodeLine{01099\ }
\DoxyCodeLine{01105\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_DisableDBGStandbyMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01106\ \{}
\DoxyCodeLine{01107\ \ \ CLEAR\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_DBG\_STANDBY);}
\DoxyCodeLine{01108\ \}}
\DoxyCodeLine{01109\ }
\DoxyCodeLine{01122\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_SetTracePinAssignment(uint32\_t\ PinAssignment)}
\DoxyCodeLine{01123\ \{}
\DoxyCodeLine{01124\ \ \ MODIFY\_REG(DBGMCU-\/>CR,\ DBGMCU\_CR\_TRACE\_IOEN\ |\ DBGMCU\_CR\_TRACE\_MODE,\ PinAssignment);}
\DoxyCodeLine{01125\ \}}
\DoxyCodeLine{01126\ }
\DoxyCodeLine{01138\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_DBGMCU\_GetTracePinAssignment(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01139\ \{}
\DoxyCodeLine{01140\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(DBGMCU-\/>CR,\ DBGMCU\_CR\_TRACE\_IOEN\ |\ DBGMCU\_CR\_TRACE\_MODE));}
\DoxyCodeLine{01141\ \}}
\DoxyCodeLine{01142\ }
\DoxyCodeLine{01166\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_APB1\_GRP1\_FreezePeriph(uint32\_t\ Periphs)}
\DoxyCodeLine{01167\ \{}
\DoxyCodeLine{01168\ \ \ SET\_BIT(DBGMCU-\/>APB1FZR1,\ Periphs);}
\DoxyCodeLine{01169\ \}}
\DoxyCodeLine{01170\ }
\DoxyCodeLine{01181\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_APB1\_GRP2\_FreezePeriph(uint32\_t\ Periphs)}
\DoxyCodeLine{01182\ \{}
\DoxyCodeLine{01183\ \ \ SET\_BIT(DBGMCU-\/>APB1FZR2,\ Periphs);}
\DoxyCodeLine{01184\ \}}
\DoxyCodeLine{01185\ }
\DoxyCodeLine{01209\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_APB1\_GRP1\_UnFreezePeriph(uint32\_t\ Periphs)}
\DoxyCodeLine{01210\ \{}
\DoxyCodeLine{01211\ \ \ CLEAR\_BIT(DBGMCU-\/>APB1FZR1,\ Periphs);}
\DoxyCodeLine{01212\ \}}
\DoxyCodeLine{01213\ }
\DoxyCodeLine{01224\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_APB1\_GRP2\_UnFreezePeriph(uint32\_t\ Periphs)}
\DoxyCodeLine{01225\ \{}
\DoxyCodeLine{01226\ \ \ CLEAR\_BIT(DBGMCU-\/>APB1FZR2,\ Periphs);}
\DoxyCodeLine{01227\ \}}
\DoxyCodeLine{01228\ }
\DoxyCodeLine{01242\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_APB2\_GRP1\_FreezePeriph(uint32\_t\ Periphs)}
\DoxyCodeLine{01243\ \{}
\DoxyCodeLine{01244\ \ \ SET\_BIT(DBGMCU-\/>APB2FZ,\ Periphs);}
\DoxyCodeLine{01245\ \}}
\DoxyCodeLine{01246\ }
\DoxyCodeLine{01260\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_DBGMCU\_APB2\_GRP1\_UnFreezePeriph(uint32\_t\ Periphs)}
\DoxyCodeLine{01261\ \{}
\DoxyCodeLine{01262\ \ \ CLEAR\_BIT(DBGMCU-\/>APB2FZ,\ Periphs);}
\DoxyCodeLine{01263\ \}}
\DoxyCodeLine{01264\ }
\DoxyCodeLine{01269\ \textcolor{preprocessor}{\#if\ defined(VREFBUF)}}
\DoxyCodeLine{01279\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_VREFBUF\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01280\ \{}
\DoxyCodeLine{01281\ \ \ SET\_BIT(VREFBUF-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20bab4e4f333ddecff9bf922c7d93a02}{VREFBUF\_CSR\_ENVR}});}
\DoxyCodeLine{01282\ \}}
\DoxyCodeLine{01283\ }
\DoxyCodeLine{01289\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_VREFBUF\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01290\ \{}
\DoxyCodeLine{01291\ \ \ CLEAR\_BIT(VREFBUF-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20bab4e4f333ddecff9bf922c7d93a02}{VREFBUF\_CSR\_ENVR}});}
\DoxyCodeLine{01292\ \}}
\DoxyCodeLine{01293\ }
\DoxyCodeLine{01299\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_VREFBUF\_EnableHIZ(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01300\ \{}
\DoxyCodeLine{01301\ \ \ SET\_BIT(VREFBUF-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d4cf5943c63ae8ff694e1446266bcc}{VREFBUF\_CSR\_HIZ}});}
\DoxyCodeLine{01302\ \}}
\DoxyCodeLine{01303\ }
\DoxyCodeLine{01309\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_VREFBUF\_DisableHIZ(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01310\ \{}
\DoxyCodeLine{01311\ \ \ CLEAR\_BIT(VREFBUF-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d4cf5943c63ae8ff694e1446266bcc}{VREFBUF\_CSR\_HIZ}});}
\DoxyCodeLine{01312\ \}}
\DoxyCodeLine{01313\ }
\DoxyCodeLine{01322\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_VREFBUF\_SetVoltageScaling(uint32\_t\ Scale)}
\DoxyCodeLine{01323\ \{}
\DoxyCodeLine{01324\ \ \ MODIFY\_REG(VREFBUF-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4670ed4900a7abf116f8f13378ea6a8}{VREFBUF\_CSR\_VRS}},\ Scale);}
\DoxyCodeLine{01325\ \}}
\DoxyCodeLine{01326\ }
\DoxyCodeLine{01334\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_VREFBUF\_GetVoltageScaling(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01335\ \{}
\DoxyCodeLine{01336\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(VREFBUF-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4670ed4900a7abf116f8f13378ea6a8}{VREFBUF\_CSR\_VRS}}));}
\DoxyCodeLine{01337\ \}}
\DoxyCodeLine{01338\ }
\DoxyCodeLine{01344\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_VREFBUF\_IsVREFReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01345\ \{}
\DoxyCodeLine{01346\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(VREFBUF-\/>CSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf40ce35d91ad9aaedeaf6c3f3d618c33}{VREFBUF\_CSR\_VRR}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf40ce35d91ad9aaedeaf6c3f3d618c33}{VREFBUF\_CSR\_VRR}}));}
\DoxyCodeLine{01347\ \}}
\DoxyCodeLine{01348\ }
\DoxyCodeLine{01354\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_VREFBUF\_GetTrimming(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01355\ \{}
\DoxyCodeLine{01356\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(VREFBUF-\/>CCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352e19b53b9986eb54de8fd79b27d052}{VREFBUF\_CCR\_TRIM}}));}
\DoxyCodeLine{01357\ \}}
\DoxyCodeLine{01358\ }
\DoxyCodeLine{01365\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_VREFBUF\_SetTrimming(uint32\_t\ Value)}
\DoxyCodeLine{01366\ \{}
\DoxyCodeLine{01367\ \ \ WRITE\_REG(VREFBUF-\/>CCR,\ Value);}
\DoxyCodeLine{01368\ \}}
\DoxyCodeLine{01369\ }
\DoxyCodeLine{01373\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ VREFBUF\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01374\ }
\DoxyCodeLine{01403\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_SetLatency(uint32\_t\ Latency)}
\DoxyCodeLine{01404\ \{}
\DoxyCodeLine{01405\ \ \ MODIFY\_REG(FLASH-\/>ACR,\ FLASH\_ACR\_LATENCY,\ Latency);}
\DoxyCodeLine{01406\ \}}
\DoxyCodeLine{01407\ }
\DoxyCodeLine{01431\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_FLASH\_GetLatency(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01432\ \{}
\DoxyCodeLine{01433\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_LATENCY));}
\DoxyCodeLine{01434\ \}}
\DoxyCodeLine{01435\ }
\DoxyCodeLine{01441\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_EnablePrefetch(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01442\ \{}
\DoxyCodeLine{01443\ \ \ SET\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_PRFTEN);}
\DoxyCodeLine{01444\ \}}
\DoxyCodeLine{01445\ }
\DoxyCodeLine{01451\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_DisablePrefetch(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01452\ \{}
\DoxyCodeLine{01453\ \ \ CLEAR\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_PRFTEN);}
\DoxyCodeLine{01454\ \}}
\DoxyCodeLine{01455\ }
\DoxyCodeLine{01461\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_FLASH\_IsPrefetchEnabled(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01462\ \{}
\DoxyCodeLine{01463\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_PRFTEN)\ ==\ (FLASH\_ACR\_PRFTEN));}
\DoxyCodeLine{01464\ \}}
\DoxyCodeLine{01465\ }
\DoxyCodeLine{01471\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_EnableInstCache(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01472\ \{}
\DoxyCodeLine{01473\ \ \ SET\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_ICEN);}
\DoxyCodeLine{01474\ \}}
\DoxyCodeLine{01475\ }
\DoxyCodeLine{01481\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_DisableInstCache(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01482\ \{}
\DoxyCodeLine{01483\ \ \ CLEAR\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_ICEN);}
\DoxyCodeLine{01484\ \}}
\DoxyCodeLine{01485\ }
\DoxyCodeLine{01491\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_EnableDataCache(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01492\ \{}
\DoxyCodeLine{01493\ \ \ SET\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_DCEN);}
\DoxyCodeLine{01494\ \}}
\DoxyCodeLine{01495\ }
\DoxyCodeLine{01501\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_DisableDataCache(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01502\ \{}
\DoxyCodeLine{01503\ \ \ CLEAR\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_DCEN);}
\DoxyCodeLine{01504\ \}}
\DoxyCodeLine{01505\ }
\DoxyCodeLine{01512\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_EnableInstCacheReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01513\ \{}
\DoxyCodeLine{01514\ \ \ SET\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_ICRST);}
\DoxyCodeLine{01515\ \}}
\DoxyCodeLine{01516\ }
\DoxyCodeLine{01522\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_DisableInstCacheReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01523\ \{}
\DoxyCodeLine{01524\ \ \ CLEAR\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_ICRST);}
\DoxyCodeLine{01525\ \}}
\DoxyCodeLine{01526\ }
\DoxyCodeLine{01533\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_EnableDataCacheReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01534\ \{}
\DoxyCodeLine{01535\ \ \ SET\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_DCRST);}
\DoxyCodeLine{01536\ \}}
\DoxyCodeLine{01537\ }
\DoxyCodeLine{01543\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_DisableDataCacheReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01544\ \{}
\DoxyCodeLine{01545\ \ \ CLEAR\_BIT(FLASH-\/>ACR,\ FLASH\_ACR\_DCRST);}
\DoxyCodeLine{01546\ \}}
\DoxyCodeLine{01547\ }
\DoxyCodeLine{01560\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_EnableRunPowerDown(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01561\ \{}
\DoxyCodeLine{01562\ \ \ \textcolor{comment}{/*\ Following\ values\ must\ be\ written\ consecutively\ to\ unlock\ the\ RUN\_PD\ bit\ in}}
\DoxyCodeLine{01563\ \textcolor{comment}{\ \ \ \ \ FLASH\_ACR\ */}}
\DoxyCodeLine{01564\ \ \ WRITE\_REG(FLASH-\/>PDKEYR,\ \mbox{\hyperlink{group___f_l_a_s_h___keys_ga75e165b072d1c66e15bab68f4b5bb969}{FLASH\_PDKEY1}});}
\DoxyCodeLine{01565\ \ \ WRITE\_REG(FLASH-\/>PDKEYR,\ \mbox{\hyperlink{group___f_l_a_s_h___keys_ga4fac68eedf8c34c59d1953525819748d}{FLASH\_PDKEY2}});}
\DoxyCodeLine{01566\ \ \ SET\_BIT(FLASH-\/>ACR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28e344e1a7d1c78c8c9b22e83cb96cda}{FLASH\_ACR\_RUN\_PD}});}
\DoxyCodeLine{01567\ \}}
\DoxyCodeLine{01568\ }
\DoxyCodeLine{01576\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_DisableRunPowerDown(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01577\ \{}
\DoxyCodeLine{01578\ \ \ \textcolor{comment}{/*\ Following\ values\ must\ be\ written\ consecutively\ to\ unlock\ the\ RUN\_PD\ bit\ in}}
\DoxyCodeLine{01579\ \textcolor{comment}{\ \ \ \ \ FLASH\_ACR\ */}}
\DoxyCodeLine{01580\ \ \ WRITE\_REG(FLASH-\/>PDKEYR,\ \mbox{\hyperlink{group___f_l_a_s_h___keys_ga75e165b072d1c66e15bab68f4b5bb969}{FLASH\_PDKEY1}});}
\DoxyCodeLine{01581\ \ \ WRITE\_REG(FLASH-\/>PDKEYR,\ \mbox{\hyperlink{group___f_l_a_s_h___keys_ga4fac68eedf8c34c59d1953525819748d}{FLASH\_PDKEY2}});}
\DoxyCodeLine{01582\ \ \ CLEAR\_BIT(FLASH-\/>ACR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28e344e1a7d1c78c8c9b22e83cb96cda}{FLASH\_ACR\_RUN\_PD}});}
\DoxyCodeLine{01583\ \}}
\DoxyCodeLine{01584\ }
\DoxyCodeLine{01592\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_EnableSleepPowerDown(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01593\ \{}
\DoxyCodeLine{01594\ \ \ SET\_BIT(FLASH-\/>ACR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabe351b40c2a8d34733c07234d3bcba4}{FLASH\_ACR\_SLEEP\_PD}});}
\DoxyCodeLine{01595\ \}}
\DoxyCodeLine{01596\ }
\DoxyCodeLine{01602\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_FLASH\_DisableSleepPowerDown(\textcolor{keywordtype}{void})}
\DoxyCodeLine{01603\ \{}
\DoxyCodeLine{01604\ \ \ CLEAR\_BIT(FLASH-\/>ACR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabe351b40c2a8d34733c07234d3bcba4}{FLASH\_ACR\_SLEEP\_PD}});}
\DoxyCodeLine{01605\ \}}
\DoxyCodeLine{01606\ }
\DoxyCodeLine{01619\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (FLASH)\ ||\ defined\ (SYSCFG)\ ||\ defined\ (DBGMCU)\ ||\ defined\ (VREFBUF)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01620\ }
\DoxyCodeLine{01625\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{01626\ \}}
\DoxyCodeLine{01627\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01628\ }
\DoxyCodeLine{01629\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L4xx\_LL\_SYSTEM\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
