// Seed: 605912760
module module_0 (
    id_1,
    id_2#(
        .id_3(1),
        .id_4(1 - 1),
        .id_5(1),
        .id_6(1),
        .id_7(1),
        .id_8(1)
    ),
    id_9
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_10 = id_7;
  parameter id_11 = 1;
  parameter id_12 = 1 ^ id_11;
endmodule
module module_1 #(
    parameter id_2 = 32'd38,
    parameter id_9 = 32'd80
) (
    output tri id_0,
    input wor id_1[1 : id_9  |  id_2],
    output supply1 _id_2,
    input tri1 id_3,
    input wire id_4,
    input tri1 id_5,
    input uwire id_6,
    input tri1 id_7,
    output wand id_8,
    input wire _id_9,
    input tri1 id_10,
    input wire id_11,
    output tri1 id_12
);
  wire id_14;
  xor primCall (id_8, id_3, id_14, id_4, id_5, id_10, id_11, id_6, id_1);
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14
  );
endmodule
