// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2024.1.1.259.1
// Netlist written on Sat Sep 28 18:33:03 2024
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/lattice radiant/ip/pmi/pmi_ice40up.v"
// file 1 "c:/lattice radiant/ip/pmi/pmi_ice40up.vhd"
// file 2 "c:/users/spenc/onedrive/documents/desktop/hmc/microps/microp-lab3/fpga/radiant_project/lab3_jb/source/impl_1/systemverilog.sv"
// file 3 "c:/users/spenc/onedrive/documents/desktop/hmc/microps/microp-lab3/fpga/radiant_project/lab3_jb/source/impl_1/button_decoder_bounce.sv"
// file 4 "c:/users/spenc/onedrive/documents/desktop/hmc/microps/microp-lab3/fpga/radiant_project/lab3_jb/source/impl_1/debouncer.sv"
// file 5 "c:/users/spenc/onedrive/documents/desktop/hmc/microps/microp-lab3/fpga/radiant_project/lab3_jb/source/impl_1/seven_seg_decoder.sv"
// file 6 "c:/users/spenc/onedrive/documents/desktop/hmc/microps/microp-lab3/fpga/radiant_project/lab3_jb/source/impl_1/syncronizer.sv"
// file 7 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 8 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 9 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 10 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 11 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 12 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 13 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 14 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ib.v"
// file 15 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 16 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 17 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 18 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ob.v"
// file 19 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 20 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 21 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 22 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/rgb.v"
// file 23 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 24 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 25 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/legacy.v"
// file 26 "c:/lattice radiant/ip/common/adder/rtl/lscc_adder.v"
// file 27 "c:/lattice radiant/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 28 "c:/lattice radiant/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 29 "c:/lattice radiant/ip/common/counter/rtl/lscc_cntr.v"
// file 30 "c:/lattice radiant/ip/common/fifo/rtl/lscc_fifo.v"
// file 31 "c:/lattice radiant/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 32 "c:/lattice radiant/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 33 "c:/lattice radiant/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 34 "c:/lattice radiant/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 35 "c:/lattice radiant/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 36 "c:/lattice radiant/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 37 "c:/lattice radiant/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 38 "c:/lattice radiant/ip/common/rom/rtl/lscc_rom.v"
// file 39 "c:/lattice radiant/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 40 "c:/lattice radiant/ip/pmi/pmi_add.v"
// file 41 "c:/lattice radiant/ip/pmi/pmi_addsub.v"
// file 42 "c:/lattice radiant/ip/pmi/pmi_complex_mult.v"
// file 43 "c:/lattice radiant/ip/pmi/pmi_counter.v"
// file 44 "c:/lattice radiant/ip/pmi/pmi_dsp.v"
// file 45 "c:/lattice radiant/ip/pmi/pmi_fifo.v"
// file 46 "c:/lattice radiant/ip/pmi/pmi_fifo_dc.v"
// file 47 "c:/lattice radiant/ip/pmi/pmi_mac.v"
// file 48 "c:/lattice radiant/ip/pmi/pmi_mult.v"
// file 49 "c:/lattice radiant/ip/pmi/pmi_multaddsub.v"
// file 50 "c:/lattice radiant/ip/pmi/pmi_multaddsubsum.v"
// file 51 "c:/lattice radiant/ip/pmi/pmi_ram_dp.v"
// file 52 "c:/lattice radiant/ip/pmi/pmi_ram_dp_be.v"
// file 53 "c:/lattice radiant/ip/pmi/pmi_ram_dq.v"
// file 54 "c:/lattice radiant/ip/pmi/pmi_ram_dq_be.v"
// file 55 "c:/lattice radiant/ip/pmi/pmi_rom.v"
// file 56 "c:/lattice radiant/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input reset, input [3:0]col, output [3:0]r_sel, output [6:0]seg, 
            output [1:0]osc, output debug_clk);
    
    (* is_clock=1, lineinfo="@2(32[49],32[56])" *) wire int_osc;
    (* is_clock=1, lineinfo="@2(42[8],42[11])" *) wire debug_clk_c;
    
    wire GND_net, reset_c, r_sel_c_3, r_sel_c_2, r_sel_c_1, r_sel_c_0, 
        seg_c_6, seg_c_5, seg_c_4, seg_c_3, seg_c_2, seg_c_1, seg_c_0, 
        osc_c_1, osc_c_0, n1484;
    (* lineinfo="@2(17[13],17[20])" *) wire [24:0]counter;
    
    wire col_sync_c_3, col_sync_c_2, col_sync_c_1, col_sync_c_0;
    (* lineinfo="@2(19[13],19[19])" *) wire [3:0]select;
    (* lineinfo="@2(21[13],21[18])" *) wire [3:0]right;
    (* lineinfo="@2(22[13],22[17])" *) wire [3:0]left;
    
    wire n4, n1472, n10, n9, n8, n7, n6, n5, n4_adj_65, n3, 
        n2;
    wire [3:0]select_3__N_2;
    wire [1:0]osc_c_0_N_62;
    
    wire n51, n1475, n50, n49, n48, n47, n46, n55, n54_2, 
        n53, n52, n783, n781, n779, n785, n777, n1481, VCC_net, 
        n1478, n1487;
    
    VHI i2 (.Z(VCC_net));
    (* syn_use_carry_chain=1, lineinfo="@2(38[15],38[31])" *) FD1P3XZ clk_slow_245_260__i10 (.D(n46), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(debug_clk_c));
    defparam clk_slow_245_260__i10.REGSET = "RESET";
    defparam clk_slow_245_260__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(38[15],38[31])" *) FD1P3XZ clk_slow_245_260__i9 (.D(n47), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n2));
    defparam clk_slow_245_260__i9.REGSET = "RESET";
    defparam clk_slow_245_260__i9.SRMODE = "CE_OVER_LSR";
    (* syn_instantiated=1 *) HSOSC_CORE hf_osc (.CLKHFPU(VCC_net), .CLKHFEN(VCC_net), 
            .TRIM9(GND_net), .TRIM8(GND_net), .TRIM7(GND_net), .TRIM6(GND_net), 
            .TRIM5(GND_net), .TRIM4(GND_net), .TRIM3(GND_net), .TRIM2(GND_net), 
            .TRIM1(GND_net), .TRIM0(GND_net), .CLKHF(int_osc));
    defparam hf_osc.CLKHF_DIV = "0b01";
    defparam hf_osc.FABRIC_TRIME = "DISABLE";
    (* syn_use_carry_chain=1, lineinfo="@2(38[15],38[31])" *) FD1P3XZ clk_slow_245_260__i8 (.D(n48), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n3));
    defparam clk_slow_245_260__i8.REGSET = "RESET";
    defparam clk_slow_245_260__i8.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@2(44[11],56[4])" *) FD1P3XZ select_i3 (.D(select_3__N_2[3]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(GND_net), .Q(select[3]));
    defparam select_i3.REGSET = "RESET";
    defparam select_i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(38[15],38[31])" *) FD1P3XZ clk_slow_245_260__i7 (.D(n49), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n4_adj_65));
    defparam clk_slow_245_260__i7.REGSET = "RESET";
    defparam clk_slow_245_260__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(38[15],38[31])" *) FD1P3XZ clk_slow_245_260__i6 (.D(n50), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n5));
    defparam clk_slow_245_260__i6.REGSET = "RESET";
    defparam clk_slow_245_260__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(38[15],38[31])" *) FD1P3XZ clk_slow_245_260__i5 (.D(n51), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n6));
    defparam clk_slow_245_260__i5.REGSET = "RESET";
    defparam clk_slow_245_260__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(38[15],38[31])" *) FD1P3XZ clk_slow_245_260__i4 (.D(n52), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n7));
    defparam clk_slow_245_260__i4.REGSET = "RESET";
    defparam clk_slow_245_260__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(38[15],38[31])" *) FD1P3XZ clk_slow_245_260__i3 (.D(n53), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n8));
    defparam clk_slow_245_260__i3.REGSET = "RESET";
    defparam clk_slow_245_260__i3.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@2(44[11],56[4])" *) FD1P3XZ select_i2 (.D(select_3__N_2[2]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(GND_net), .Q(select[2]));
    defparam select_i2.REGSET = "RESET";
    defparam select_i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(38[15],38[31])" *) FD1P3XZ clk_slow_245_260__i2 (.D(n54_2), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n9));
    defparam clk_slow_245_260__i2.REGSET = "RESET";
    defparam clk_slow_245_260__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(38[15],38[31])" *) FD1P3XZ clk_slow_245_260__i1 (.D(n55), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n10));
    defparam clk_slow_245_260__i1.REGSET = "RESET";
    defparam clk_slow_245_260__i1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@2(44[11],56[4])" *) FD1P3XZ select_i1 (.D(select_3__N_2[1]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(GND_net), .Q(select[1]));
    defparam select_i1.REGSET = "RESET";
    defparam select_i1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@2(38[15],38[31])" *) FA2 clk_slow_245_260_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(debug_clk_c), .D0(n785), .CI0(n785), .A1(GND_net), 
            .B1(GND_net), .C1(GND_net), .D1(n1487), .CI1(n1487), .CO0(n1487), 
            .S0(n46));
    defparam clk_slow_245_260_add_4_11.INIT0 = "0xc33c";
    defparam clk_slow_245_260_add_4_11.INIT1 = "0xc33c";
    (* lineinfo="@2(38[15],38[31])" *) FA2 clk_slow_245_260_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(n3), .D0(n783), .CI0(n783), .A1(GND_net), 
            .B1(GND_net), .C1(n2), .D1(n1484), .CI1(n1484), .CO0(n1484), 
            .CO1(n785), .S0(n48), .S1(n47));
    defparam clk_slow_245_260_add_4_9.INIT0 = "0xc33c";
    defparam clk_slow_245_260_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@2(38[15],38[31])" *) FA2 clk_slow_245_260_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(n5), .D0(n781), .CI0(n781), .A1(GND_net), 
            .B1(GND_net), .C1(n4_adj_65), .D1(n1481), .CI1(n1481), .CO0(n1481), 
            .CO1(n783), .S0(n50), .S1(n49));
    defparam clk_slow_245_260_add_4_7.INIT0 = "0xc33c";
    defparam clk_slow_245_260_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@2(38[15],38[31])" *) FA2 clk_slow_245_260_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(n7), .D0(n779), .CI0(n779), .A1(GND_net), 
            .B1(GND_net), .C1(n6), .D1(n1478), .CI1(n1478), .CO0(n1478), 
            .CO1(n781), .S0(n52), .S1(n51));
    defparam clk_slow_245_260_add_4_5.INIT0 = "0xc33c";
    defparam clk_slow_245_260_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@2(38[15],38[31])" *) FA2 clk_slow_245_260_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(n9), .D0(n777), .CI0(n777), .A1(GND_net), 
            .B1(GND_net), .C1(n8), .D1(n1475), .CI1(n1475), .CO0(n1475), 
            .CO1(n779), .S0(n54_2), .S1(n53));
    defparam clk_slow_245_260_add_4_3.INIT0 = "0xc33c";
    defparam clk_slow_245_260_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@2(38[15],38[31])" *) FA2 clk_slow_245_260_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(n10), .D1(n1472), .CI1(n1472), .CO0(n1472), .CO1(n777), 
            .S1(n55));
    defparam clk_slow_245_260_add_4_1.INIT0 = "0xc33c";
    defparam clk_slow_245_260_add_4_1.INIT1 = "0xc33c";
    (* lineinfo="@2(44[11],56[4])" *) FD1P3XZ select_i0 (.D(select_3__N_2[0]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(GND_net), .Q(select[0]));
    defparam select_i0.REGSET = "RESET";
    defparam select_i0.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@2(44[11],56[4])" *) IOL_B osc_i2 (.PADDI(GND_net), .DO1(GND_net), 
            .DO0(counter[4]), .CE(VCC_net), .IOLTO(GND_net), .HOLD(GND_net), 
            .INCLK(GND_net), .OUTCLK(debug_clk_c), .PADDO(osc_c_1));
    defparam osc_i2.LATCHIN = "LATCH_REG";
    defparam osc_i2.DDROUT = "NO";
    (* lineinfo="@2(44[11],56[4])" *) IOL_B osc_i1 (.PADDI(GND_net), .DO1(GND_net), 
            .DO0(osc_c_0_N_62[0]), .CE(VCC_net), .IOLTO(GND_net), .HOLD(GND_net), 
            .INCLK(GND_net), .OUTCLK(debug_clk_c), .PADDO(osc_c_0));
    defparam osc_i1.LATCHIN = "LATCH_REG";
    defparam osc_i1.DDROUT = "NO";
    (* lineinfo="@2(9[20],9[23])" *) IB \col_sync_pad[0]  (.I(col[0]), .O(col_sync_c_0));
    (* lineinfo="@2(9[20],9[23])" *) IB \col_sync_pad[1]  (.I(col[1]), .O(col_sync_c_1));
    (* lineinfo="@2(9[20],9[23])" *) IB \col_sync_pad[2]  (.I(col[2]), .O(col_sync_c_2));
    (* lineinfo="@2(9[20],9[23])" *) IB \col_sync_pad[3]  (.I(col[3]), .O(col_sync_c_3));
    (* lineinfo="@2(7[14],7[19])" *) IB reset_pad (.I(reset), .O(reset_c));
    (* lineinfo="@2(13[15],13[24])" *) OB debug_clk_pad (.I(debug_clk_c), 
            .O(debug_clk));
    (* lineinfo="@2(12[21],12[24])" *) OB \osc_pad[0]  (.I(osc_c_0), .O(osc[0]));
    (* lineinfo="@2(12[21],12[24])" *) OB \osc_pad[1]  (.I(osc_c_1), .O(osc[1]));
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(51[10],55[8])" *) LUT4 mux_11_i3_3_lut (.A(right[2]), 
            .B(left[2]), .C(counter[4]), .Z(select_3__N_2[2]));
    defparam mux_11_i3_3_lut.INIT = "0xcaca";
    (* lineinfo="@2(11[21],11[24])" *) OB \seg_pad[0]  (.I(seg_c_0), .O(seg[0]));
    (* lineinfo="@2(11[21],11[24])" *) OB \seg_pad[1]  (.I(seg_c_1), .O(seg[1]));
    (* lineinfo="@2(11[21],11[24])" *) OB \seg_pad[2]  (.I(seg_c_2), .O(seg[2]));
    (* lineinfo="@2(11[21],11[24])" *) OB \seg_pad[3]  (.I(seg_c_3), .O(seg[3]));
    (* lineinfo="@2(11[21],11[24])" *) OB \seg_pad[4]  (.I(seg_c_4), .O(seg[4]));
    (* lineinfo="@2(11[21],11[24])" *) OB \seg_pad[5]  (.I(seg_c_5), .O(seg[5]));
    (* lineinfo="@2(11[21],11[24])" *) OB \seg_pad[6]  (.I(seg_c_6), .O(seg[6]));
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(51[10],55[8])" *) LUT4 mux_11_i4_3_lut (.A(right[3]), 
            .B(left[3]), .C(counter[4]), .Z(select_3__N_2[3]));
    defparam mux_11_i4_3_lut.INIT = "0xcaca";
    (* lineinfo="@2(10[21],10[26])" *) OB \r_sel_pad[0]  (.I(r_sel_c_0), .O(r_sel[0]));
    (* lineinfo="@2(10[21],10[26])" *) OB \r_sel_pad[1]  (.I(r_sel_c_1), .O(r_sel[1]));
    (* lineinfo="@2(10[21],10[26])" *) OB \r_sel_pad[2]  (.I(r_sel_c_2), .O(r_sel[2]));
    (* lineinfo="@2(10[21],10[26])" *) OB \r_sel_pad[3]  (.I(r_sel_c_3), .O(r_sel[3]));
    (* lineinfo="@2(64[13],64[54])" *) syncronizer MOD3 (counter[4], debug_clk_c, 
            n4, reset_c);
    (* lineinfo="@2(62[19],62[37])" *) seven_seg_decoder MOD2 ({select}, seg_c_6, 
            seg_c_5, seg_c_3, seg_c_4, seg_c_2, seg_c_0, seg_c_1);
    (* lut_function="(!(A))", lineinfo="@2(51[10],55[8])" *) LUT4 i204_1_lut (.A(counter[4]), 
            .Z(osc_c_0_N_62[0]));
    defparam i204_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(51[10],55[8])" *) LUT4 mux_11_i1_3_lut (.A(right[0]), 
            .B(left[0]), .C(counter[4]), .Z(select_3__N_2[0]));
    defparam mux_11_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@2(51[10],55[8])" *) LUT4 mux_11_i2_3_lut (.A(right[1]), 
            .B(left[1]), .C(counter[4]), .Z(select_3__N_2[1]));
    defparam mux_11_i2_3_lut.INIT = "0xcaca";
    (* lineinfo="@2(60[23],60[79])" *) button_decoder_bounce MOD1 (col_sync_c_2, 
            col_sync_c_0, r_sel_c_0, debug_clk_c, {right}, {left}, 
            col_sync_c_3, col_sync_c_1, r_sel_c_1, reset_c, r_sel_c_3, 
            r_sel_c_2);
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module syncronizer
//

module syncronizer (output \counter[4] , input debug_clk_c, output n4, 
            input reset_c);
    
    (* is_clock=1, lineinfo="@2(42[8],42[11])" *) wire debug_clk_c;
    wire [4:0]n25;
    
    wire n2, n3, n4_adj_64, n5, n773, n1496, GND_net, n771, 
        n1493, n1490, VCC_net;
    
    (* syn_use_carry_chain=1, lineinfo="@6(29[20],29[35])" *) FD1P3XZ counter_246_258__i4 (.D(n25[3]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(n4), .Q(n2));
    defparam counter_246_258__i4.REGSET = "RESET";
    defparam counter_246_258__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@6(29[20],29[35])" *) FD1P3XZ counter_246_258__i3 (.D(n25[2]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(n4), .Q(n3));
    defparam counter_246_258__i3.REGSET = "RESET";
    defparam counter_246_258__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@6(29[20],29[35])" *) FD1P3XZ counter_246_258__i2 (.D(n25[1]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(n4), .Q(n4_adj_64));
    defparam counter_246_258__i2.REGSET = "RESET";
    defparam counter_246_258__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@6(29[20],29[35])" *) FD1P3XZ counter_246_258__i1 (.D(n25[0]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(n4), .Q(n5));
    defparam counter_246_258__i1.REGSET = "RESET";
    defparam counter_246_258__i1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@6(29[20],29[35])" *) FA2 counter_246_258_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(n2), .D0(n773), .CI0(n773), .A1(GND_net), 
            .B1(GND_net), .C1(\counter[4] ), .D1(n1496), .CI1(n1496), 
            .CO0(n1496), .S0(n25[3]), .S1(n25[4]));
    defparam counter_246_258_add_4_5.INIT0 = "0xc33c";
    defparam counter_246_258_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@6(29[20],29[35])" *) FA2 counter_246_258_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(n4_adj_64), .D0(n771), .CI0(n771), .A1(GND_net), 
            .B1(GND_net), .C1(n3), .D1(n1493), .CI1(n1493), .CO0(n1493), 
            .CO1(n773), .S0(n25[1]), .S1(n25[2]));
    defparam counter_246_258_add_4_3.INIT0 = "0xc33c";
    defparam counter_246_258_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@6(29[20],29[35])" *) FA2 counter_246_258_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(n5), .D1(n1490), .CI1(n1490), .CO0(n1490), .CO1(n771), 
            .S1(n25[0]));
    defparam counter_246_258_add_4_1.INIT0 = "0xc33c";
    defparam counter_246_258_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(!(A))", lineinfo="@2(35[7],35[13])" *) LUT4 i5_1_lut (.A(reset_c), 
            .Z(n4));
    defparam i5_1_lut.INIT = "0x5555";
    VHI i2 (.Z(VCC_net));
    (* syn_use_carry_chain=1, lineinfo="@6(29[20],29[35])" *) FD1P3XZ counter_246_258__i5 (.D(n25[4]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(n4), .Q(\counter[4] ));
    defparam counter_246_258__i5.REGSET = "RESET";
    defparam counter_246_258__i5.SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module seven_seg_decoder
//

module seven_seg_decoder (input [3:0]select, output seg_c_6, output seg_c_5, 
            output seg_c_3, output seg_c_4, output seg_c_2, output seg_c_0, 
            output seg_c_1);
    
    
    (* lut_function="(!(A ((C+!(D))+!B)+!A (B (C+(D))+!B !(C+!(D)))))", lineinfo="@5(7[3],25[10])" *) LUT4 seg_c_6_I_0_4_lut (.A(select[1]), 
            .B(select[0]), .C(select[3]), .D(select[2]), .Z(seg_c_6));
    defparam seg_c_6_I_0_4_lut.INIT = "0x1815";
    (* lut_function="(!(A (B ((D)+!C)+!B !((D)+!C))+!A (B (C+(D))+!B (C+!(D)))))", lineinfo="@5(7[3],25[10])" *) LUT4 seg_c_5_I_0_4_lut (.A(select[0]), 
            .B(select[3]), .C(select[2]), .D(select[1]), .Z(seg_c_5));
    defparam seg_c_5_I_0_4_lut.INIT = "0x2386";
    (* lut_function="(!(A (B (C)+!B (D))+!A !(B (C (D))+!B !(C (D)+!C !(D)))))", lineinfo="@5(7[3],25[10])" *) LUT4 seg_c_3_I_0_4_lut (.A(select[0]), 
            .B(select[1]), .C(select[3]), .D(select[2]), .Z(seg_c_3));
    defparam seg_c_3_I_0_4_lut.INIT = "0x493a";
    (* lut_function="(!(A (C+!(D))+!A (B (C)+!B !(C+(D)))))", lineinfo="@5(7[3],25[10])" *) LUT4 seg_c_4_I_0_4_lut (.A(select[1]), 
            .B(select[2]), .C(select[3]), .D(select[0]), .Z(seg_c_4));
    defparam seg_c_4_I_0_4_lut.INIT = "0x1f14";
    (* lut_function="(A (B (D)+!B !(C))+!A !(B+(C+!(D))))", lineinfo="@5(7[3],25[10])" *) LUT4 i18_4_lut (.A(select[3]), 
            .B(select[2]), .C(select[0]), .D(select[1]), .Z(seg_c_2));
    defparam i18_4_lut.INIT = "0x8b02";
    (* lut_function="(A (B (D)+!B !((D)+!C))+!A (B (C+!(D))+!B !(C+!(D))))" *) LUT4 i833_4_lut (.A(select[1]), 
            .B(select[3]), .C(select[2]), .D(select[0]), .Z(seg_c_0));
    defparam i833_4_lut.INIT = "0xc964";
    (* lut_function="(A (B (C)+!B (C (D)))+!A !(B (C+!(D))+!B !(C+(D))))", lineinfo="@5(7[3],25[10])" *) LUT4 seg_c_1_I_0_4_lut (.A(select[1]), 
            .B(select[0]), .C(select[3]), .D(select[2]), .Z(seg_c_1));
    defparam seg_c_1_I_0_4_lut.INIT = "0xb590";
    
endmodule

//
// Verilog Description of module button_decoder_bounce
//

module button_decoder_bounce (input col_sync_c_2, input col_sync_c_0, output r_sel_c_0, 
            input debug_clk_c, output [3:0]right, output [3:0]left, input col_sync_c_3, 
            input col_sync_c_1, output r_sel_c_1, input reset_c, output r_sel_c_3, 
            output r_sel_c_2);
    
    (* is_clock=1, lineinfo="@2(42[8],42[11])" *) wire debug_clk_c;
    
    wire n720;
    (* lineinfo="@3(14[15],14[20])" *) wire [19:0]state;
    
    wire n619, state_FSM_illegal, n937, n3, n369, n1315, GND_net, 
        n371_kb_in, n263, VCC_net, n1168, n625;
    wire [3:0]button_3__N_14;
    
    wire n931, n608, n846, n1170, n36, n38, n303, n606, n312, 
        n597, n321, n617, n615, n330, n32, n686, n503;
    wire [8:0]n54;
    
    wire n339, n258, n36_adj_63, n40, n42, n1164, n30, n1103, 
        n714, n23, n444, n1161;
    wire [3:0]n433;
    
    wire n665, n17, n651, n340, n1424, n1408, n1397, n1359, 
        n1390, n1377, n1340, n1352, n1329, n1347, n1327, n343, 
        n345, n347, n349, n351, n353, n355, n357, n359, n361, 
        n363, n1320, n365, n1317, n367;
    
    (* lut_function="(A+(B))" *) LUT4 i459_2_lut (.A(col_sync_c_2), .B(col_sync_c_0), 
            .Z(n720));
    defparam i459_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+(B+(C))))", lineinfo="@3(170[11],174[12])" *) LUT4 i916_3_lut (.A(state[8]), 
            .B(state[4]), .C(state[0]), .Z(r_sel_c_0));
    defparam i916_3_lut.INIT = "0x0101";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=79, LSE_LLINE=60, LSE_RLINE=60, lineinfo="@3(102[11],107[4])" *) FD1P3XZ right_i0_i0 (.D(n937), 
            .SP(n3), .CK(debug_clk_c), .SR(GND_net), .Q(right[0]));
    defparam right_i0_i0.REGSET = "RESET";
    defparam right_i0_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=79, LSE_LLINE=60, LSE_RLINE=60, lineinfo="@3(102[11],107[4])" *) FD1P3XZ left_i0_i0 (.D(right[0]), 
            .SP(n3), .CK(debug_clk_c), .SR(GND_net), .Q(left[0]));
    defparam left_i0_i0.REGSET = "RESET";
    defparam left_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@3(51[5],89[12])" *) LUT4 i155_4_lut (.A(n369), 
            .B(n1315), .C(state[0]), .D(state[12]), .Z(n371_kb_in));
    defparam i155_4_lut.INIT = "0xfaca";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=79, LSE_LLINE=60, LSE_RLINE=60, lineinfo="@3(102[11],107[4])" *) FD1P3XZ right_i0_i3 (.D(n625), 
            .SP(n3), .CK(debug_clk_c), .SR(GND_net), .Q(right[3]));
    defparam right_i0_i3.REGSET = "RESET";
    defparam right_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C)))", lineinfo="@3(172[5],172[49])" *) LUT4 i2_3_lut (.A(state[10]), 
            .B(state[6]), .C(state[2]), .Z(n263));
    defparam i2_3_lut.INIT = "0xfefe";
    VHI i1 (.Z(VCC_net));
    (* lineinfo="@3(51[5],89[12])" *) FD1P3XZ state_FSM_i0 (.D(n619), .SP(VCC_net), 
            .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[11]));
    defparam state_FSM_i0.REGSET = "RESET";
    defparam state_FSM_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@3(102[11],107[4])" *) LUT4 i880_2_lut (.A(col_sync_c_3), 
            .B(col_sync_c_1), .Z(n1168));
    defparam i880_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=79, LSE_LLINE=60, LSE_RLINE=60, lineinfo="@3(102[11],107[4])" *) FD1P3XZ right_i0_i2 (.D(button_3__N_14[2]), 
            .SP(n3), .CK(debug_clk_c), .SR(state[4]), .Q(right[2]));
    defparam right_i0_i2.REGSET = "RESET";
    defparam right_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=79, LSE_LLINE=60, LSE_RLINE=60, lineinfo="@3(102[11],107[4])" *) FD1P3XZ right_i0_i1 (.D(n931), 
            .SP(n3), .CK(debug_clk_c), .SR(GND_net), .Q(right[1]));
    defparam right_i0_i1.REGSET = "RESET";
    defparam right_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@3(51[5],89[12])" *) FD1P3XZ state_FSM_i19 (.D(n608), .SP(VCC_net), 
            .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[0]));
    defparam state_FSM_i19.REGSET = "SET";
    defparam state_FSM_i19.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@3(51[5],89[12])" *) FD1P3XZ state_FSM_i18 (.D(state[0]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[12]));
    defparam state_FSM_i18.REGSET = "RESET";
    defparam state_FSM_i18.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@3(51[5],89[12])" *) FD1P3XZ state_FSM_i17 (.D(state[12]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[13]));
    defparam state_FSM_i17.REGSET = "RESET";
    defparam state_FSM_i17.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C)))", lineinfo="@3(173[5],173[49])" *) LUT4 i2_3_lut_adj_6 (.A(state[11]), 
            .B(state[7]), .C(state[3]), .Z(n846));
    defparam i2_3_lut_adj_6.INIT = "0xfefe";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))", lineinfo="@3(102[11],107[4])" *) LUT4 i62_4_lut (.A(n1170), 
            .B(n36), .C(state[6]), .D(state[7]), .Z(n38));
    defparam i62_4_lut.INIT = "0xcac0";
    (* lineinfo="@3(51[5],89[12])" *) FD1P3XZ state_FSM_i16 (.D(n303), .SP(VCC_net), 
            .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[4]));
    defparam state_FSM_i16.REGSET = "RESET";
    defparam state_FSM_i16.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@3(51[5],89[12])" *) FD1P3XZ state_FSM_i15 (.D(state[4]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[8]));
    defparam state_FSM_i15.REGSET = "RESET";
    defparam state_FSM_i15.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@3(51[5],89[12])" *) FD1P3XZ state_FSM_i14 (.D(n606), .SP(VCC_net), 
            .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[1]));
    defparam state_FSM_i14.REGSET = "RESET";
    defparam state_FSM_i14.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@3(51[5],89[12])" *) FD1P3XZ state_FSM_i13 (.D(state[1]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[14]));
    defparam state_FSM_i13.REGSET = "RESET";
    defparam state_FSM_i13.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@3(51[5],89[12])" *) FD1P3XZ state_FSM_i12 (.D(state[14]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[15]));
    defparam state_FSM_i12.REGSET = "RESET";
    defparam state_FSM_i12.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@3(51[5],89[12])" *) FD1P3XZ state_FSM_i11 (.D(n312), .SP(VCC_net), 
            .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[5]));
    defparam state_FSM_i11.REGSET = "RESET";
    defparam state_FSM_i11.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@3(51[5],89[12])" *) FD1P3XZ state_FSM_i10 (.D(state[5]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[9]));
    defparam state_FSM_i10.REGSET = "RESET";
    defparam state_FSM_i10.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@3(51[5],89[12])" *) FD1P3XZ state_FSM_i9 (.D(n597), .SP(VCC_net), 
            .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[2]));
    defparam state_FSM_i9.REGSET = "RESET";
    defparam state_FSM_i9.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@3(51[5],89[12])" *) FD1P3XZ state_FSM_i8 (.D(state[2]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[16]));
    defparam state_FSM_i8.REGSET = "RESET";
    defparam state_FSM_i8.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@3(51[5],89[12])" *) FD1P3XZ state_FSM_i7 (.D(state[16]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[17]));
    defparam state_FSM_i7.REGSET = "RESET";
    defparam state_FSM_i7.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@3(51[5],89[12])" *) FD1P3XZ state_FSM_i6 (.D(n321), .SP(VCC_net), 
            .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[6]));
    defparam state_FSM_i6.REGSET = "RESET";
    defparam state_FSM_i6.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@3(51[5],89[12])" *) FD1P3XZ state_FSM_i5 (.D(n617), .SP(VCC_net), 
            .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[10]));
    defparam state_FSM_i5.REGSET = "RESET";
    defparam state_FSM_i5.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@3(51[5],89[12])" *) FD1P3XZ state_FSM_i4 (.D(n615), .SP(VCC_net), 
            .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[3]));
    defparam state_FSM_i4.REGSET = "RESET";
    defparam state_FSM_i4.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@3(51[5],89[12])" *) FD1P3XZ state_FSM_i3 (.D(state[3]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[18]));
    defparam state_FSM_i3.REGSET = "RESET";
    defparam state_FSM_i3.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@3(51[5],89[12])" *) FD1P3XZ state_FSM_i2 (.D(state[18]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[19]));
    defparam state_FSM_i2.REGSET = "RESET";
    defparam state_FSM_i2.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@3(51[5],89[12])" *) FD1P3XZ state_FSM_i1 (.D(n330), .SP(VCC_net), 
            .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[7]));
    defparam state_FSM_i1.REGSET = "RESET";
    defparam state_FSM_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=79, LSE_LLINE=60, LSE_RLINE=60, lineinfo="@3(102[11],107[4])" *) FD1P3XZ left_i0_i3 (.D(right[3]), 
            .SP(n3), .CK(debug_clk_c), .SR(GND_net), .Q(left[3]));
    defparam left_i0_i3.REGSET = "RESET";
    defparam left_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=79, LSE_LLINE=60, LSE_RLINE=60, lineinfo="@3(102[11],107[4])" *) FD1P3XZ left_i0_i2 (.D(right[2]), 
            .SP(n3), .CK(debug_clk_c), .SR(GND_net), .Q(left[2]));
    defparam left_i0_i2.REGSET = "RESET";
    defparam left_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=79, LSE_LLINE=60, LSE_RLINE=60, lineinfo="@3(102[11],107[4])" *) FD1P3XZ left_i0_i1 (.D(right[1]), 
            .SP(n3), .CK(debug_clk_c), .SR(GND_net), .Q(left[1]));
    defparam left_i0_i1.REGSET = "RESET";
    defparam left_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))", lineinfo="@3(102[11],107[4])" *) LUT4 i63_4_lut (.A(n38), 
            .B(n1168), .C(state[5]), .D(n720), .Z(n32));
    defparam i63_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(102[11],107[4])" *) LUT4 i64_3_lut (.A(n32), 
            .B(n36), .C(state[4]), .Z(n937));
    defparam i64_3_lut.INIT = "0xcaca";
    (* lineinfo="@3(51[5],89[12])" *) FD1P3XZ i157 (.D(n686), .SP(VCC_net), 
            .CK(debug_clk_c), .SR(GND_net), .Q(n503));
    defparam i157.REGSET = "RESET";
    defparam i157.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B))", lineinfo="@3(51[5],89[12])" *) LUT4 i358_3_lut (.A(state[11]), 
            .B(state[7]), .C(n54[0]), .Z(n619));
    defparam i358_3_lut.INIT = "0xcece";
    (* lut_function="(A (B+(C+(D)))+!A (B (C+(D))+!B (C (D)+!C !(D))))", lineinfo="@3(51[5],89[12])" *) LUT4 i123_4_lut (.A(state[11]), 
            .B(state[18]), .C(state[19]), .D(state[7]), .Z(n339));
    defparam i123_4_lut.INIT = "0xfee9";
    (* lut_function="(!(A (B)))", lineinfo="@3(170[11],174[12])" *) LUT4 i472_2_lut (.A(n258), 
            .B(r_sel_c_0), .Z(r_sel_c_1));
    defparam i472_2_lut.INIT = "0x7777";
    (* lut_function="(A (B))", lineinfo="@3(51[5],89[12])" *) LUT4 i425_2_lut (.A(reset_c), 
            .B(n371_kb_in), .Z(n686));
    defparam i425_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+!(B)))", lineinfo="@3(51[5],89[12])" *) LUT4 i114_2_lut (.A(n54[0]), 
            .B(state[19]), .Z(n330));
    defparam i114_2_lut.INIT = "0x4444";
    (* lut_function="(A (B+(C)))", lineinfo="@3(51[5],89[12])" *) LUT4 i354_3_lut (.A(n54[0]), 
            .B(state[11]), .C(state[17]), .Z(n615));
    defparam i354_3_lut.INIT = "0xa8a8";
    (* lut_function="(A (B+!(C))+!A (B))", lineinfo="@3(51[5],89[12])" *) LUT4 i356_3_lut (.A(state[10]), 
            .B(state[6]), .C(n54[0]), .Z(n617));
    defparam i356_3_lut.INIT = "0xcece";
    (* lut_function="(!(A+!(B)))", lineinfo="@3(51[5],89[12])" *) LUT4 i105_2_lut (.A(n54[0]), 
            .B(state[17]), .Z(n321));
    defparam i105_2_lut.INIT = "0x4444";
    (* lut_function="(A (B+(C)))", lineinfo="@3(51[5],89[12])" *) LUT4 i339_3_lut (.A(n54[0]), 
            .B(state[10]), .C(state[15]), .Z(n597));
    defparam i339_3_lut.INIT = "0xa8a8";
    (* lut_function="(!(A+!(B)))", lineinfo="@3(51[5],89[12])" *) LUT4 i96_2_lut (.A(n54[0]), 
            .B(state[15]), .Z(n312));
    defparam i96_2_lut.INIT = "0x4444";
    (* lut_function="(A (B+(C)))", lineinfo="@3(51[5],89[12])" *) LUT4 i347_3_lut (.A(n54[0]), 
            .B(state[9]), .C(state[13]), .Z(n606));
    defparam i347_3_lut.INIT = "0xa8a8";
    (* lut_function="(!(A+!(B)))", lineinfo="@3(51[5],89[12])" *) LUT4 i87_2_lut (.A(n54[0]), 
            .B(state[13]), .Z(n303));
    defparam i87_2_lut.INIT = "0x4444";
    (* lut_function="(A (B+(C)))", lineinfo="@3(51[5],89[12])" *) LUT4 i348_3_lut (.A(n54[0]), 
            .B(state[19]), .C(state[8]), .Z(n608));
    defparam i348_3_lut.INIT = "0xa8a8";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@3(102[11],107[4])" *) LUT4 i70_2_lut (.A(col_sync_c_2), 
            .B(col_sync_c_3), .Z(n36_adj_63));
    defparam i70_2_lut.INIT = "0x6666";
    (* lut_function="(A (B+!(C+!(D)))+!A (B))", lineinfo="@3(102[11],107[4])" *) LUT4 i1_4_lut (.A(n36_adj_63), 
            .B(n40), .C(col_sync_c_1), .D(state[5]), .Z(n42));
    defparam i1_4_lut.INIT = "0xcecc";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i426_2_lut_3_lut_4_lut (.A(state[6]), 
            .B(state[7]), .C(state[4]), .D(state[5]), .Z(n3));
    defparam i426_2_lut_3_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))", lineinfo="@3(102[11],107[4])" *) LUT4 i65_4_lut (.A(n36), 
            .B(n1164), .C(state[6]), .D(state[7]), .Z(n30));
    defparam i65_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (B+!(D))))", lineinfo="@3(102[11],107[4])" *) LUT4 i1_4_lut_adj_7 (.A(n30), 
            .B(col_sync_c_0), .C(n1103), .D(n42), .Z(n931));
    defparam i1_4_lut_adj_7.INIT = "0x3b0a";
    (* lut_function="((B+(C+!(D)))+!A)", lineinfo="@3(170[11],174[12])" *) LUT4 i2_3_lut_4_lut (.A(r_sel_c_0), 
            .B(n258), .C(n263), .D(n846), .Z(r_sel_c_3));
    defparam i2_3_lut_4_lut.INIT = "0xfdff";
    (* lut_function="((B+!(C))+!A)", lineinfo="@3(170[11],174[12])" *) LUT4 i1_2_lut_3_lut (.A(r_sel_c_0), 
            .B(n258), .C(n263), .Z(r_sel_c_2));
    defparam i1_2_lut_3_lut.INIT = "0xdfdf";
    (* lut_function="((B+(C+(D)))+!A)", lineinfo="@3(170[11],174[12])" *) LUT4 i1_3_lut_4_lut (.A(r_sel_c_0), 
            .B(n258), .C(n263), .D(n846), .Z(n54[0]));
    defparam i1_3_lut_4_lut.INIT = "0xfffd";
    (* lut_function="(!(A (B+(C+!(D)))+!A (B+!(C))))", lineinfo="@3(112[3],146[10])" *) LUT4 i2_4_lut (.A(col_sync_c_2), 
            .B(n714), .C(col_sync_c_0), .D(state[5]), .Z(n23));
    defparam i2_4_lut.INIT = "0x1210";
    (* lut_function="(A+(B))" *) LUT4 i211_2_lut (.A(state[6]), .B(state[5]), 
            .Z(n444));
    defparam i211_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A (B+((D)+!C))+!A (B+(C+!(D)))))", lineinfo="@3(112[3],146[10])" *) LUT4 i865_4_lut (.A(col_sync_c_1), 
            .B(n720), .C(state[5]), .D(col_sync_c_3), .Z(n1161));
    defparam i865_4_lut.INIT = "0x0120";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@3(112[3],146[10])" *) LUT4 mux_211_i3_4_lut (.A(n433[3]), 
            .B(n1161), .C(n444), .D(n23), .Z(button_3__N_14[2]));
    defparam mux_211_i3_4_lut.INIT = "0xfaca";
    (* lut_function="(A+((C+(D))+!B))", lineinfo="@3(118[6],118[13])" *) LUT4 i2_4_lut_adj_8 (.A(col_sync_c_2), 
            .B(col_sync_c_3), .C(col_sync_c_0), .D(col_sync_c_1), .Z(n665));
    defparam i2_4_lut_adj_8.INIT = "0xfffb";
    (* lut_function="(A (B (C))+!A (B))", lineinfo="@3(112[3],146[10])" *) LUT4 i480_3_lut (.A(n665), 
            .B(state[7]), .C(n36), .Z(n433[3]));
    defparam i480_3_lut.INIT = "0xc4c4";
    (* lut_function="(A+(B))" *) LUT4 i799_2_lut (.A(state[4]), .B(state[5]), 
            .Z(n1103));
    defparam i799_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+(B+(C (D)+!C !(D)))))", lineinfo="@3(102[11],107[4])" *) LUT4 i1_3_lut_4_lut_adj_9 (.A(col_sync_c_3), 
            .B(col_sync_c_1), .C(col_sync_c_0), .D(col_sync_c_2), .Z(n36));
    defparam i1_3_lut_4_lut_adj_9.INIT = "0x0110";
    (* lut_function="(!(A+(B+(C+!(D)))))", lineinfo="@3(102[11],107[4])" *) LUT4 i882_3_lut_4_lut (.A(col_sync_c_1), 
            .B(col_sync_c_2), .C(col_sync_c_3), .D(col_sync_c_0), .Z(n1164));
    defparam i882_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))", lineinfo="@3(102[11],107[4])" *) LUT4 i390_4_lut (.A(n433[3]), 
            .B(n17), .C(state[6]), .D(col_sync_c_0), .Z(n651));
    defparam i390_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B (C))+!A (B+!(C))))", lineinfo="@3(102[11],107[4])" *) LUT4 i394_3_lut (.A(n651), 
            .B(n665), .C(n1103), .Z(n625));
    defparam i394_3_lut.INIT = "0x3a3a";
    (* lut_function="(!((B (C+(D))+!B (C (D)+!C !(D)))+!A))", lineinfo="@3(102[11],107[4])" *) LUT4 i1_4_lut_4_lut (.A(state[4]), 
            .B(col_sync_c_2), .C(col_sync_c_3), .D(col_sync_c_1), .Z(n40));
    defparam i1_4_lut_4_lut.INIT = "0x0228";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(51[5],89[12])" *) LUT4 i124_4_lut (.A(state[11]), 
            .B(state[18]), .C(state[19]), .D(state[7]), .Z(n340));
    defparam i124_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))", lineinfo="@3(51[5],89[12])" *) LUT4 i126_rep_131_2_lut (.A(n340), 
            .B(state[3]), .Z(n1424));
    defparam i126_rep_131_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C)))", lineinfo="@3(51[5],89[12])" *) LUT4 i128_rep_115_3_lut (.A(n340), 
            .B(state[10]), .C(state[3]), .Z(n1408));
    defparam i128_rep_115_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(51[5],89[12])" *) LUT4 i130_rep_104_4_lut (.A(n340), 
            .B(state[6]), .C(state[10]), .D(state[3]), .Z(n1397));
    defparam i130_rep_104_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(51[5],89[12])" *) LUT4 i136_rep_66_4_lut (.A(n1397), 
            .B(state[2]), .C(state[16]), .D(state[17]), .Z(n1359));
    defparam i136_rep_66_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(51[5],89[12])" *) LUT4 i132_rep_97_4_lut (.A(n1424), 
            .B(state[17]), .C(state[6]), .D(state[10]), .Z(n1390));
    defparam i132_rep_97_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(51[5],89[12])" *) LUT4 i134_rep_84_4_lut (.A(n1408), 
            .B(state[16]), .C(state[17]), .D(state[6]), .Z(n1377));
    defparam i134_rep_84_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(51[5],89[12])" *) LUT4 i142_rep_47_4_lut (.A(n1359), 
            .B(state[15]), .C(state[5]), .D(state[9]), .Z(n1340));
    defparam i142_rep_47_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(51[5],89[12])" *) LUT4 i138_rep_59_4_lut (.A(n1390), 
            .B(state[9]), .C(state[2]), .D(state[16]), .Z(n1352));
    defparam i138_rep_59_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(51[5],89[12])" *) LUT4 i144_rep_36_4_lut (.A(n1352), 
            .B(state[14]), .C(state[15]), .D(state[5]), .Z(n1329));
    defparam i144_rep_36_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(51[5],89[12])" *) LUT4 i140_rep_54_4_lut (.A(n1377), 
            .B(state[5]), .C(state[9]), .D(state[2]), .Z(n1347));
    defparam i140_rep_54_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(51[5],89[12])" *) LUT4 i146_rep_34_4_lut (.A(n1347), 
            .B(state[1]), .C(state[14]), .D(state[15]), .Z(n1327));
    defparam i146_rep_34_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C+(D))+!B (C+!(D)))+!A (B (C+(D))+!B (C (D))))", lineinfo="@3(51[5],89[12])" *) LUT4 i127_4_lut (.A(n339), 
            .B(state[10]), .C(n340), .D(state[3]), .Z(n343));
    defparam i127_4_lut.INIT = "0xfce2";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@3(51[5],89[12])" *) LUT4 i129_4_lut (.A(n343), 
            .B(n1424), .C(state[6]), .D(state[10]), .Z(n345));
    defparam i129_4_lut.INIT = "0xfaca";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@3(51[5],89[12])" *) LUT4 i131_4_lut (.A(n345), 
            .B(n1408), .C(state[17]), .D(state[6]), .Z(n347));
    defparam i131_4_lut.INIT = "0xfaca";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@3(51[5],89[12])" *) LUT4 i133_4_lut (.A(n347), 
            .B(n1397), .C(state[16]), .D(state[17]), .Z(n349));
    defparam i133_4_lut.INIT = "0xfaca";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@3(51[5],89[12])" *) LUT4 i135_4_lut (.A(n349), 
            .B(n1390), .C(state[2]), .D(state[16]), .Z(n351));
    defparam i135_4_lut.INIT = "0xfaca";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@3(51[5],89[12])" *) LUT4 i137_4_lut (.A(n351), 
            .B(n1377), .C(state[9]), .D(state[2]), .Z(n353));
    defparam i137_4_lut.INIT = "0xfaca";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@3(51[5],89[12])" *) LUT4 i139_4_lut (.A(n353), 
            .B(n1359), .C(state[5]), .D(state[9]), .Z(n355));
    defparam i139_4_lut.INIT = "0xfaca";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@3(51[5],89[12])" *) LUT4 i141_4_lut (.A(n355), 
            .B(n1352), .C(state[15]), .D(state[5]), .Z(n357));
    defparam i141_4_lut.INIT = "0xfaca";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@3(51[5],89[12])" *) LUT4 i143_4_lut (.A(n357), 
            .B(n1347), .C(state[14]), .D(state[15]), .Z(n359));
    defparam i143_4_lut.INIT = "0xfaca";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@3(51[5],89[12])" *) LUT4 i145_4_lut (.A(n359), 
            .B(n1340), .C(state[1]), .D(state[14]), .Z(n361));
    defparam i145_4_lut.INIT = "0xfaca";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@3(51[5],89[12])" *) LUT4 i147_4_lut (.A(n361), 
            .B(n1329), .C(state[8]), .D(state[1]), .Z(n363));
    defparam i147_4_lut.INIT = "0xfaca";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(51[5],89[12])" *) LUT4 i148_rep_27_4_lut (.A(n1340), 
            .B(state[8]), .C(state[1]), .D(state[14]), .Z(n1320));
    defparam i148_rep_27_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@3(51[5],89[12])" *) LUT4 i149_4_lut (.A(n363), 
            .B(n1327), .C(state[4]), .D(state[8]), .Z(n365));
    defparam i149_4_lut.INIT = "0xfaca";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(51[5],89[12])" *) LUT4 i150_rep_24_4_lut (.A(n1329), 
            .B(state[4]), .C(state[8]), .D(state[1]), .Z(n1317));
    defparam i150_rep_24_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@3(51[5],89[12])" *) LUT4 i151_4_lut (.A(n365), 
            .B(n1320), .C(state[13]), .D(state[4]), .Z(n367));
    defparam i151_4_lut.INIT = "0xfaca";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(51[5],89[12])" *) LUT4 i152_rep_22_4_lut (.A(n1327), 
            .B(state[13]), .C(state[4]), .D(state[8]), .Z(n1315));
    defparam i152_rep_22_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@3(51[5],89[12])" *) LUT4 i153_4_lut (.A(n367), 
            .B(n1317), .C(state[12]), .D(state[13]), .Z(n369));
    defparam i153_4_lut.INIT = "0xfaca";
    (* lut_function="(A+(B+(C)))", lineinfo="@3(171[5],171[48])" *) LUT4 i2_3_lut_adj_10 (.A(state[9]), 
            .B(state[5]), .C(state[1]), .Z(n258));
    defparam i2_3_lut_adj_10.INIT = "0xfefe";
    (* lut_function="(!(A (B+(C))+!A (B (C)+!B !(C))))" *) LUT4 i30_4_lut_3_lut (.A(col_sync_c_2), 
            .B(col_sync_c_1), .C(col_sync_c_3), .Z(n17));
    defparam i30_4_lut_3_lut.INIT = "0x1616";
    (* lut_function="((B)+!A)", lineinfo="@3(51[5],89[12])" *) LUT4 i158_2_lut_2_lut (.A(reset_c), 
            .B(n503), .Z(state_FSM_illegal));
    defparam i158_2_lut_2_lut.INIT = "0xdddd";
    (* lut_function="(A+(B))" *) LUT4 i453_2_lut (.A(col_sync_c_3), .B(col_sync_c_1), 
            .Z(n714));
    defparam i453_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+(B+(C (D)+!C !(D)))))" *) LUT4 i885_3_lut_4_lut (.A(col_sync_c_2), 
            .B(col_sync_c_1), .C(col_sync_c_3), .D(col_sync_c_0), .Z(n1170));
    defparam i885_3_lut_4_lut.INIT = "0x0110";
    VLO i2 (.Z(GND_net));
    
endmodule
