// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
// Date        : Wed Jun 18 13:48:15 2025
// Host        : administrateur-ThinkStation-P2-Tower running 64-bit Ubuntu 24.04.2 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/jeanleo2/yuv_final/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_toyuv_0_0/design_1_toyuv_0_0_sim_netlist.v
// Design      : design_1_toyuv_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_toyuv_0_0,toyuv,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "toyuv,Vivado 2024.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_1_toyuv_0_0
   (s_axi_control_ARADDR,
    s_axi_control_ARREADY,
    s_axi_control_ARVALID,
    s_axi_control_AWADDR,
    s_axi_control_AWREADY,
    s_axi_control_AWVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_RDATA,
    s_axi_control_RREADY,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_WDATA,
    s_axi_control_WREADY,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    ap_clk,
    ap_rst_n,
    interrupt,
    ch_r_TDATA,
    ch_r_TDEST,
    ch_r_TID,
    ch_r_TKEEP,
    ch_r_TLAST,
    ch_r_TREADY,
    ch_r_TSTRB,
    ch_r_TUSER,
    ch_r_TVALID,
    ch_g_TDATA,
    ch_g_TDEST,
    ch_g_TID,
    ch_g_TKEEP,
    ch_g_TLAST,
    ch_g_TREADY,
    ch_g_TSTRB,
    ch_g_TUSER,
    ch_g_TVALID,
    ch_b_TDATA,
    ch_b_TDEST,
    ch_b_TID,
    ch_b_TKEEP,
    ch_b_TLAST,
    ch_b_TREADY,
    ch_b_TSTRB,
    ch_b_TUSER,
    ch_b_TVALID,
    ch_y_TDATA,
    ch_y_TDEST,
    ch_y_TID,
    ch_y_TKEEP,
    ch_y_TLAST,
    ch_y_TREADY,
    ch_y_TSTRB,
    ch_y_TUSER,
    ch_y_TVALID,
    ch_u_TDATA,
    ch_u_TDEST,
    ch_u_TID,
    ch_u_TKEEP,
    ch_u_TLAST,
    ch_u_TREADY,
    ch_u_TSTRB,
    ch_u_TUSER,
    ch_u_TVALID,
    ch_v_TDATA,
    ch_v_TDEST,
    ch_v_TID,
    ch_v_TKEEP,
    ch_v_TLAST,
    ch_v_TREADY,
    ch_v_TSTRB,
    ch_v_TUSER,
    ch_v_TVALID);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:ch_r:ch_g:ch_b:ch_y:ch_u:ch_v, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_r TDATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ch_r, TUSER_WIDTH 2, TDATA_NUM_BYTES 4, TDEST_WIDTH 6, TID_WIDTH 5, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) input [31:0]ch_r_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_r TDEST" *) input [5:0]ch_r_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_r TID" *) input [4:0]ch_r_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_r TKEEP" *) input [3:0]ch_r_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_r TLAST" *) input [0:0]ch_r_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_r TREADY" *) output ch_r_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_r TSTRB" *) input [3:0]ch_r_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_r TUSER" *) input [1:0]ch_r_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_r TVALID" *) input ch_r_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_g TDATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ch_g, TUSER_WIDTH 2, TDATA_NUM_BYTES 4, TDEST_WIDTH 6, TID_WIDTH 5, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) input [31:0]ch_g_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_g TDEST" *) input [5:0]ch_g_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_g TID" *) input [4:0]ch_g_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_g TKEEP" *) input [3:0]ch_g_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_g TLAST" *) input [0:0]ch_g_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_g TREADY" *) output ch_g_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_g TSTRB" *) input [3:0]ch_g_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_g TUSER" *) input [1:0]ch_g_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_g TVALID" *) input ch_g_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_b TDATA" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ch_b, TUSER_WIDTH 2, TDATA_NUM_BYTES 4, TDEST_WIDTH 6, TID_WIDTH 5, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) input [31:0]ch_b_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_b TDEST" *) input [5:0]ch_b_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_b TID" *) input [4:0]ch_b_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_b TKEEP" *) input [3:0]ch_b_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_b TLAST" *) input [0:0]ch_b_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_b TREADY" *) output ch_b_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_b TSTRB" *) input [3:0]ch_b_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_b TUSER" *) input [1:0]ch_b_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_b TVALID" *) input ch_b_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_y TDATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ch_y, TUSER_WIDTH 2, TDATA_NUM_BYTES 4, TDEST_WIDTH 6, TID_WIDTH 5, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) output [31:0]ch_y_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_y TDEST" *) output [5:0]ch_y_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_y TID" *) output [4:0]ch_y_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_y TKEEP" *) output [3:0]ch_y_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_y TLAST" *) output [0:0]ch_y_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_y TREADY" *) input ch_y_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_y TSTRB" *) output [3:0]ch_y_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_y TUSER" *) output [1:0]ch_y_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_y TVALID" *) output ch_y_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_u TDATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ch_u, TUSER_WIDTH 2, TDATA_NUM_BYTES 4, TDEST_WIDTH 6, TID_WIDTH 5, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) output [31:0]ch_u_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_u TDEST" *) output [5:0]ch_u_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_u TID" *) output [4:0]ch_u_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_u TKEEP" *) output [3:0]ch_u_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_u TLAST" *) output [0:0]ch_u_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_u TREADY" *) input ch_u_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_u TSTRB" *) output [3:0]ch_u_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_u TUSER" *) output [1:0]ch_u_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_u TVALID" *) output ch_u_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_v TDATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ch_v, TUSER_WIDTH 2, TDATA_NUM_BYTES 4, TDEST_WIDTH 6, TID_WIDTH 5, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) output [31:0]ch_v_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_v TDEST" *) output [5:0]ch_v_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_v TID" *) output [4:0]ch_v_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_v TKEEP" *) output [3:0]ch_v_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_v TLAST" *) output [0:0]ch_v_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_v TREADY" *) input ch_v_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_v TSTRB" *) output [3:0]ch_v_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_v TUSER" *) output [1:0]ch_v_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 ch_v TVALID" *) output ch_v_TVALID;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]ch_b_TDATA;
  wire [5:0]ch_b_TDEST;
  wire [4:0]ch_b_TID;
  wire [3:0]ch_b_TKEEP;
  wire [0:0]ch_b_TLAST;
  wire ch_b_TREADY;
  wire [3:0]ch_b_TSTRB;
  wire [1:0]ch_b_TUSER;
  wire ch_b_TVALID;
  wire [31:0]ch_g_TDATA;
  wire [5:0]ch_g_TDEST;
  wire [4:0]ch_g_TID;
  wire [3:0]ch_g_TKEEP;
  wire [0:0]ch_g_TLAST;
  wire ch_g_TREADY;
  wire [3:0]ch_g_TSTRB;
  wire [1:0]ch_g_TUSER;
  wire ch_g_TVALID;
  wire [31:0]ch_r_TDATA;
  wire [5:0]ch_r_TDEST;
  wire [4:0]ch_r_TID;
  wire [3:0]ch_r_TKEEP;
  wire [0:0]ch_r_TLAST;
  wire ch_r_TREADY;
  wire [3:0]ch_r_TSTRB;
  wire [1:0]ch_r_TUSER;
  wire ch_r_TVALID;
  wire [31:0]ch_u_TDATA;
  wire [5:0]ch_u_TDEST;
  wire [4:0]ch_u_TID;
  wire [3:0]ch_u_TKEEP;
  wire [0:0]ch_u_TLAST;
  wire ch_u_TREADY;
  wire [3:0]ch_u_TSTRB;
  wire [1:0]ch_u_TUSER;
  wire ch_u_TVALID;
  wire [31:0]ch_v_TDATA;
  wire [5:0]ch_v_TDEST;
  wire [4:0]ch_v_TID;
  wire [3:0]ch_v_TKEEP;
  wire [0:0]ch_v_TLAST;
  wire ch_v_TREADY;
  wire [3:0]ch_v_TSTRB;
  wire [1:0]ch_v_TUSER;
  wire ch_v_TVALID;
  wire [31:0]ch_y_TDATA;
  wire [5:0]ch_y_TDEST;
  wire [4:0]ch_y_TID;
  wire [3:0]ch_y_TKEEP;
  wire [0:0]ch_y_TLAST;
  wire ch_y_TREADY;
  wire [3:0]ch_y_TSTRB;
  wire [1:0]ch_y_TUSER;
  wire ch_y_TVALID;
  wire interrupt;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "6'b000001" *) 
  (* ap_ST_fsm_state2 = "6'b000010" *) 
  (* ap_ST_fsm_state3 = "6'b000100" *) 
  (* ap_ST_fsm_state4 = "6'b001000" *) 
  (* ap_ST_fsm_state5 = "6'b010000" *) 
  (* ap_ST_fsm_state6 = "6'b100000" *) 
  design_1_toyuv_0_0_toyuv inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ch_b_TDATA(ch_b_TDATA),
        .ch_b_TDEST(ch_b_TDEST),
        .ch_b_TID(ch_b_TID),
        .ch_b_TKEEP(ch_b_TKEEP),
        .ch_b_TLAST(ch_b_TLAST),
        .ch_b_TREADY(ch_b_TREADY),
        .ch_b_TSTRB(ch_b_TSTRB),
        .ch_b_TUSER(ch_b_TUSER),
        .ch_b_TVALID(ch_b_TVALID),
        .ch_g_TDATA(ch_g_TDATA),
        .ch_g_TDEST(ch_g_TDEST),
        .ch_g_TID(ch_g_TID),
        .ch_g_TKEEP(ch_g_TKEEP),
        .ch_g_TLAST(ch_g_TLAST),
        .ch_g_TREADY(ch_g_TREADY),
        .ch_g_TSTRB(ch_g_TSTRB),
        .ch_g_TUSER(ch_g_TUSER),
        .ch_g_TVALID(ch_g_TVALID),
        .ch_r_TDATA(ch_r_TDATA),
        .ch_r_TDEST(ch_r_TDEST),
        .ch_r_TID(ch_r_TID),
        .ch_r_TKEEP(ch_r_TKEEP),
        .ch_r_TLAST(ch_r_TLAST),
        .ch_r_TREADY(ch_r_TREADY),
        .ch_r_TSTRB(ch_r_TSTRB),
        .ch_r_TUSER(ch_r_TUSER),
        .ch_r_TVALID(ch_r_TVALID),
        .ch_u_TDATA(ch_u_TDATA),
        .ch_u_TDEST(ch_u_TDEST),
        .ch_u_TID(ch_u_TID),
        .ch_u_TKEEP(ch_u_TKEEP),
        .ch_u_TLAST(ch_u_TLAST),
        .ch_u_TREADY(ch_u_TREADY),
        .ch_u_TSTRB(ch_u_TSTRB),
        .ch_u_TUSER(ch_u_TUSER),
        .ch_u_TVALID(ch_u_TVALID),
        .ch_v_TDATA(ch_v_TDATA),
        .ch_v_TDEST(ch_v_TDEST),
        .ch_v_TID(ch_v_TID),
        .ch_v_TKEEP(ch_v_TKEEP),
        .ch_v_TLAST(ch_v_TLAST),
        .ch_v_TREADY(ch_v_TREADY),
        .ch_v_TSTRB(ch_v_TSTRB),
        .ch_v_TUSER(ch_v_TUSER),
        .ch_v_TVALID(ch_v_TVALID),
        .ch_y_TDATA(ch_y_TDATA),
        .ch_y_TDEST(ch_y_TDEST),
        .ch_y_TID(ch_y_TID),
        .ch_y_TKEEP(ch_y_TKEEP),
        .ch_y_TLAST(ch_y_TLAST),
        .ch_y_TREADY(ch_y_TREADY),
        .ch_y_TSTRB(ch_y_TSTRB),
        .ch_y_TUSER(ch_y_TUSER),
        .ch_y_TVALID(ch_y_TVALID),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR({s_axi_control_AWADDR[5:2],1'b0,1'b0}),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "toyuv" *) 
(* ap_ST_fsm_state1 = "6'b000001" *) (* ap_ST_fsm_state2 = "6'b000010" *) (* ap_ST_fsm_state3 = "6'b000100" *) 
(* ap_ST_fsm_state4 = "6'b001000" *) (* ap_ST_fsm_state5 = "6'b010000" *) (* ap_ST_fsm_state6 = "6'b100000" *) 
(* hls_module = "yes" *) 
module design_1_toyuv_0_0_toyuv
   (ap_clk,
    ap_rst_n,
    ch_r_TDATA,
    ch_r_TVALID,
    ch_r_TREADY,
    ch_r_TKEEP,
    ch_r_TSTRB,
    ch_r_TUSER,
    ch_r_TLAST,
    ch_r_TID,
    ch_r_TDEST,
    ch_g_TDATA,
    ch_g_TVALID,
    ch_g_TREADY,
    ch_g_TKEEP,
    ch_g_TSTRB,
    ch_g_TUSER,
    ch_g_TLAST,
    ch_g_TID,
    ch_g_TDEST,
    ch_b_TDATA,
    ch_b_TVALID,
    ch_b_TREADY,
    ch_b_TKEEP,
    ch_b_TSTRB,
    ch_b_TUSER,
    ch_b_TLAST,
    ch_b_TID,
    ch_b_TDEST,
    ch_y_TDATA,
    ch_y_TVALID,
    ch_y_TREADY,
    ch_y_TKEEP,
    ch_y_TSTRB,
    ch_y_TUSER,
    ch_y_TLAST,
    ch_y_TID,
    ch_y_TDEST,
    ch_u_TDATA,
    ch_u_TVALID,
    ch_u_TREADY,
    ch_u_TKEEP,
    ch_u_TSTRB,
    ch_u_TUSER,
    ch_u_TLAST,
    ch_u_TID,
    ch_u_TDEST,
    ch_v_TDATA,
    ch_v_TVALID,
    ch_v_TREADY,
    ch_v_TKEEP,
    ch_v_TSTRB,
    ch_v_TUSER,
    ch_v_TLAST,
    ch_v_TID,
    ch_v_TDEST,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input [31:0]ch_r_TDATA;
  input ch_r_TVALID;
  output ch_r_TREADY;
  input [3:0]ch_r_TKEEP;
  input [3:0]ch_r_TSTRB;
  input [1:0]ch_r_TUSER;
  input [0:0]ch_r_TLAST;
  input [4:0]ch_r_TID;
  input [5:0]ch_r_TDEST;
  input [31:0]ch_g_TDATA;
  input ch_g_TVALID;
  output ch_g_TREADY;
  input [3:0]ch_g_TKEEP;
  input [3:0]ch_g_TSTRB;
  input [1:0]ch_g_TUSER;
  input [0:0]ch_g_TLAST;
  input [4:0]ch_g_TID;
  input [5:0]ch_g_TDEST;
  input [31:0]ch_b_TDATA;
  input ch_b_TVALID;
  output ch_b_TREADY;
  input [3:0]ch_b_TKEEP;
  input [3:0]ch_b_TSTRB;
  input [1:0]ch_b_TUSER;
  input [0:0]ch_b_TLAST;
  input [4:0]ch_b_TID;
  input [5:0]ch_b_TDEST;
  output [31:0]ch_y_TDATA;
  output ch_y_TVALID;
  input ch_y_TREADY;
  output [3:0]ch_y_TKEEP;
  output [3:0]ch_y_TSTRB;
  output [1:0]ch_y_TUSER;
  output [0:0]ch_y_TLAST;
  output [4:0]ch_y_TID;
  output [5:0]ch_y_TDEST;
  output [31:0]ch_u_TDATA;
  output ch_u_TVALID;
  input ch_u_TREADY;
  output [3:0]ch_u_TKEEP;
  output [3:0]ch_u_TSTRB;
  output [1:0]ch_u_TUSER;
  output [0:0]ch_u_TLAST;
  output [4:0]ch_u_TID;
  output [5:0]ch_u_TDEST;
  output [31:0]ch_v_TDATA;
  output ch_v_TVALID;
  input ch_v_TREADY;
  output [3:0]ch_v_TKEEP;
  output [3:0]ch_v_TSTRB;
  output [1:0]ch_v_TUSER;
  output [0:0]ch_v_TLAST;
  output [4:0]ch_v_TID;
  output [5:0]ch_v_TDEST;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire [31:12]add_ln36_2_fu_497_p2;
  wire [31:13]add_ln36_5_fu_527_p2;
  wire \ap_CS_fsm_reg_n_0_[1] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire [5:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter8;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:16]buff0_reg__1;
  wire [31:0]ch_b_TDATA;
  wire [31:0]ch_b_TDATA_int_regslice;
  wire [5:0]ch_b_TDEST;
  wire [5:0]ch_b_TDEST_int_regslice;
  wire [4:0]ch_b_TID;
  wire [4:0]ch_b_TID_int_regslice;
  wire [3:0]ch_b_TKEEP;
  wire [3:0]ch_b_TKEEP_int_regslice;
  wire [0:0]ch_b_TLAST;
  wire ch_b_TLAST_int_regslice;
  wire ch_b_TREADY;
  wire [3:0]ch_b_TSTRB;
  wire [3:0]ch_b_TSTRB_int_regslice;
  wire [1:0]ch_b_TUSER;
  wire [1:0]ch_b_TUSER_int_regslice;
  wire ch_b_TVALID;
  wire ch_b_TVALID_int_regslice;
  wire [31:0]ch_g_TDATA;
  wire [31:0]ch_g_TDATA_int_regslice;
  wire [5:0]ch_g_TDEST;
  wire [5:0]ch_g_TDEST_int_regslice;
  wire [4:0]ch_g_TID;
  wire [4:0]ch_g_TID_int_regslice;
  wire [3:0]ch_g_TKEEP;
  wire [3:0]ch_g_TKEEP_int_regslice;
  wire [0:0]ch_g_TLAST;
  wire ch_g_TLAST_int_regslice;
  wire ch_g_TREADY;
  wire [3:0]ch_g_TSTRB;
  wire [3:0]ch_g_TSTRB_int_regslice;
  wire [1:0]ch_g_TUSER;
  wire [1:0]ch_g_TUSER_int_regslice;
  wire ch_g_TVALID;
  wire ch_g_TVALID_int_regslice;
  wire [31:0]ch_r_TDATA;
  wire [31:0]ch_r_TDATA_int_regslice;
  wire [5:0]ch_r_TDEST;
  wire [5:0]ch_r_TDEST_int_regslice;
  wire [4:0]ch_r_TID;
  wire [4:0]ch_r_TID_int_regslice;
  wire [3:0]ch_r_TKEEP;
  wire [3:0]ch_r_TKEEP_int_regslice;
  wire [0:0]ch_r_TLAST;
  wire ch_r_TLAST_int_regslice;
  wire ch_r_TREADY;
  wire ch_r_TREADY_int_regslice;
  wire [3:0]ch_r_TSTRB;
  wire [3:0]ch_r_TSTRB_int_regslice;
  wire [1:0]ch_r_TUSER;
  wire [1:0]ch_r_TUSER_int_regslice;
  wire ch_r_TVALID;
  wire ch_r_TVALID_int_regslice;
  wire [30:0]\^ch_u_TDATA ;
  wire [14:0]ch_u_TDATA_int_regslice;
  wire [31:0]ch_u_TDATA_reg;
  wire [5:0]ch_u_TDEST;
  wire [5:0]ch_u_TDEST_reg;
  wire [4:0]ch_u_TID;
  wire [4:0]ch_u_TID_reg;
  wire [3:0]ch_u_TKEEP;
  wire [3:0]ch_u_TKEEP_reg;
  wire [0:0]ch_u_TLAST;
  wire ch_u_TLAST_reg;
  wire ch_u_TREADY;
  wire ch_u_TREADY_int_regslice;
  wire [3:0]ch_u_TSTRB;
  wire [3:0]ch_u_TSTRB_reg;
  wire [1:0]ch_u_TUSER;
  wire [1:0]ch_u_TUSER_reg;
  wire ch_u_TVALID;
  wire [30:0]\^ch_v_TDATA ;
  wire [14:0]ch_v_TDATA_int_regslice;
  wire [31:0]ch_v_TDATA_reg;
  wire [5:0]ch_v_TDEST;
  wire [5:0]ch_v_TDEST_reg;
  wire [4:0]ch_v_TID;
  wire [4:0]ch_v_TID_reg;
  wire [3:0]ch_v_TKEEP;
  wire [3:0]ch_v_TKEEP_reg;
  wire [0:0]ch_v_TLAST;
  wire ch_v_TLAST_reg;
  wire ch_v_TREADY;
  wire ch_v_TREADY_int_regslice;
  wire [3:0]ch_v_TSTRB;
  wire [3:0]ch_v_TSTRB_reg;
  wire [1:0]ch_v_TUSER;
  wire [1:0]ch_v_TUSER_reg;
  wire ch_v_TVALID;
  wire [30:0]\^ch_y_TDATA ;
  wire [14:0]ch_y_TDATA_int_regslice;
  wire [31:0]ch_y_TDATA_reg;
  wire ch_y_TDATA_reg1;
  wire [5:0]ch_y_TDEST;
  wire [5:0]ch_y_TDEST_reg;
  wire [4:0]ch_y_TID;
  wire [4:0]ch_y_TID_reg;
  wire [3:0]ch_y_TKEEP;
  wire [3:0]ch_y_TKEEP_reg;
  wire [0:0]ch_y_TLAST;
  wire ch_y_TLAST_reg;
  wire ch_y_TREADY;
  wire ch_y_TREADY_int_regslice;
  wire [3:0]ch_y_TSTRB;
  wire [3:0]ch_y_TSTRB_reg;
  wire [1:0]ch_y_TUSER;
  wire [1:0]ch_y_TUSER_reg;
  wire ch_y_TVALID;
  wire data_p2;
  wire [1:0]data_p2_14;
  wire data_p2_15;
  wire [1:0]data_p2_16;
  wire data_p2_17;
  wire [1:0]data_p2_18;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg;
  wire [31:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDATA;
  wire [5:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST;
  wire [4:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID;
  wire [3:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TKEEP;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TLAST;
  wire [3:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TSTRB;
  wire [1:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TUSER;
  wire [31:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDATA;
  wire [5:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST;
  wire [4:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID;
  wire [3:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TKEEP;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TLAST;
  wire [3:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TSTRB;
  wire [1:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TUSER;
  wire [31:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDATA;
  wire [5:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST;
  wire [4:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID;
  wire [3:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TKEEP;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TLAST;
  wire [3:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TSTRB;
  wire [1:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TUSER;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_129;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_130;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_131;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_132;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_133;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_134;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_135;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_136;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_137;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_138;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_139;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_140;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_141;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_142;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_143;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_144;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_145;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_146;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_147;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_148;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_149;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_150;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_213;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_214;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_215;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_216;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_217;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_218;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_219;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_220;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_221;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_222;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_223;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_224;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_225;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_226;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_227;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_228;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_229;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_230;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_231;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_232;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_233;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_234;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_253;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_254;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_255;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_256;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_257;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_258;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_259;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_69;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_71;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_72;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_73;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_74;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_75;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_76;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_77;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_78;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_79;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_80;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_81;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_82;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_83;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_84;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_85;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_86;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_87;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_88;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_89;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_90;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_91;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_92;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_93;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_94;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_95;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_96;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_97;
  wire [31:0]height;
  wire interrupt;
  wire load_p2;
  wire load_p2_0;
  wire load_p2_1;
  wire load_p2_10;
  wire load_p2_11;
  wire load_p2_12;
  wire load_p2_13;
  wire load_p2_2;
  wire load_p2_3;
  wire load_p2_4;
  wire load_p2_5;
  wire load_p2_6;
  wire load_p2_7;
  wire load_p2_8;
  wire load_p2_9;
  wire mul_32s_32s_32_2_1_U55_n_16;
  wire mul_32s_32s_32_2_1_U55_n_17;
  wire mul_32s_32s_32_2_1_U55_n_18;
  wire mul_32s_32s_32_2_1_U55_n_19;
  wire mul_32s_32s_32_2_1_U55_n_20;
  wire mul_32s_32s_32_2_1_U55_n_21;
  wire mul_32s_32s_32_2_1_U55_n_22;
  wire mul_32s_32s_32_2_1_U55_n_23;
  wire mul_32s_32s_32_2_1_U55_n_24;
  wire mul_32s_32s_32_2_1_U55_n_25;
  wire mul_32s_32s_32_2_1_U55_n_26;
  wire mul_32s_32s_32_2_1_U55_n_27;
  wire mul_32s_32s_32_2_1_U55_n_28;
  wire mul_32s_32s_32_2_1_U55_n_29;
  wire mul_32s_32s_32_2_1_U55_n_30;
  wire mul_32s_32s_32_2_1_U55_n_31;
  wire regslice_both_ch_b_V_data_V_U_n_1;
  wire regslice_both_ch_u_V_dest_V_U_n_0;
  wire regslice_both_ch_u_V_id_V_U_n_0;
  wire regslice_both_ch_u_V_keep_V_U_n_0;
  wire regslice_both_ch_u_V_last_V_U_n_0;
  wire regslice_both_ch_u_V_strb_V_U_n_0;
  wire regslice_both_ch_u_V_user_V_U_n_2;
  wire regslice_both_ch_v_V_dest_V_U_n_0;
  wire regslice_both_ch_v_V_id_V_U_n_0;
  wire regslice_both_ch_v_V_keep_V_U_n_0;
  wire regslice_both_ch_v_V_last_V_U_n_0;
  wire regslice_both_ch_v_V_strb_V_U_n_0;
  wire regslice_both_ch_v_V_user_V_U_n_2;
  wire regslice_both_ch_y_V_data_V_U_n_1;
  wire regslice_both_ch_y_V_data_V_U_n_3;
  wire regslice_both_ch_y_V_dest_V_U_n_0;
  wire regslice_both_ch_y_V_id_V_U_n_0;
  wire regslice_both_ch_y_V_keep_V_U_n_0;
  wire regslice_both_ch_y_V_last_V_U_n_0;
  wire regslice_both_ch_y_V_strb_V_U_n_0;
  wire regslice_both_ch_y_V_user_V_U_n_2;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]state__0;
  wire [31:0]total_reg_253;
  wire [31:0]width;

  assign ch_u_TDATA[31] = \^ch_u_TDATA [30];
  assign ch_u_TDATA[30] = \^ch_u_TDATA [30];
  assign ch_u_TDATA[29] = \^ch_u_TDATA [30];
  assign ch_u_TDATA[28] = \^ch_u_TDATA [30];
  assign ch_u_TDATA[27] = \^ch_u_TDATA [30];
  assign ch_u_TDATA[26] = \^ch_u_TDATA [30];
  assign ch_u_TDATA[25] = \^ch_u_TDATA [30];
  assign ch_u_TDATA[24] = \^ch_u_TDATA [30];
  assign ch_u_TDATA[23] = \^ch_u_TDATA [30];
  assign ch_u_TDATA[22] = \^ch_u_TDATA [30];
  assign ch_u_TDATA[21] = \^ch_u_TDATA [30];
  assign ch_u_TDATA[20] = \^ch_u_TDATA [30];
  assign ch_u_TDATA[19] = \^ch_u_TDATA [30];
  assign ch_u_TDATA[18] = \^ch_u_TDATA [30];
  assign ch_u_TDATA[17] = \^ch_u_TDATA [30];
  assign ch_u_TDATA[16] = \^ch_u_TDATA [30];
  assign ch_u_TDATA[15] = \^ch_u_TDATA [30];
  assign ch_u_TDATA[14:0] = \^ch_u_TDATA [14:0];
  assign ch_v_TDATA[31] = \^ch_v_TDATA [30];
  assign ch_v_TDATA[30] = \^ch_v_TDATA [30];
  assign ch_v_TDATA[29] = \^ch_v_TDATA [30];
  assign ch_v_TDATA[28] = \^ch_v_TDATA [30];
  assign ch_v_TDATA[27] = \^ch_v_TDATA [30];
  assign ch_v_TDATA[26] = \^ch_v_TDATA [30];
  assign ch_v_TDATA[25] = \^ch_v_TDATA [30];
  assign ch_v_TDATA[24] = \^ch_v_TDATA [30];
  assign ch_v_TDATA[23] = \^ch_v_TDATA [30];
  assign ch_v_TDATA[22] = \^ch_v_TDATA [30];
  assign ch_v_TDATA[21] = \^ch_v_TDATA [30];
  assign ch_v_TDATA[20] = \^ch_v_TDATA [30];
  assign ch_v_TDATA[19] = \^ch_v_TDATA [30];
  assign ch_v_TDATA[18] = \^ch_v_TDATA [30];
  assign ch_v_TDATA[17] = \^ch_v_TDATA [30];
  assign ch_v_TDATA[16] = \^ch_v_TDATA [30];
  assign ch_v_TDATA[15] = \^ch_v_TDATA [30];
  assign ch_v_TDATA[14:0] = \^ch_v_TDATA [14:0];
  assign ch_y_TDATA[31] = \^ch_y_TDATA [30];
  assign ch_y_TDATA[30] = \^ch_y_TDATA [30];
  assign ch_y_TDATA[29] = \^ch_y_TDATA [30];
  assign ch_y_TDATA[28] = \^ch_y_TDATA [30];
  assign ch_y_TDATA[27] = \^ch_y_TDATA [30];
  assign ch_y_TDATA[26] = \^ch_y_TDATA [30];
  assign ch_y_TDATA[25] = \^ch_y_TDATA [30];
  assign ch_y_TDATA[24] = \^ch_y_TDATA [30];
  assign ch_y_TDATA[23] = \^ch_y_TDATA [30];
  assign ch_y_TDATA[22] = \^ch_y_TDATA [30];
  assign ch_y_TDATA[21] = \^ch_y_TDATA [30];
  assign ch_y_TDATA[20] = \^ch_y_TDATA [30];
  assign ch_y_TDATA[19] = \^ch_y_TDATA [30];
  assign ch_y_TDATA[18] = \^ch_y_TDATA [30];
  assign ch_y_TDATA[17] = \^ch_y_TDATA [30];
  assign ch_y_TDATA[16] = \^ch_y_TDATA [30];
  assign ch_y_TDATA[15] = \^ch_y_TDATA [30];
  assign ch_y_TDATA[14:0] = \^ch_y_TDATA [14:0];
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[1] ),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  FDRE \ch_u_TDATA_reg_reg[0] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDATA[0]),
        .Q(ch_u_TDATA_reg[0]),
        .R(1'b0));
  FDRE \ch_u_TDATA_reg_reg[10] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDATA[10]),
        .Q(ch_u_TDATA_reg[10]),
        .R(1'b0));
  FDRE \ch_u_TDATA_reg_reg[11] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDATA[11]),
        .Q(ch_u_TDATA_reg[11]),
        .R(1'b0));
  FDRE \ch_u_TDATA_reg_reg[12] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDATA[12]),
        .Q(ch_u_TDATA_reg[12]),
        .R(1'b0));
  FDRE \ch_u_TDATA_reg_reg[13] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDATA[13]),
        .Q(ch_u_TDATA_reg[13]),
        .R(1'b0));
  FDRE \ch_u_TDATA_reg_reg[14] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDATA[14]),
        .Q(ch_u_TDATA_reg[14]),
        .R(1'b0));
  FDRE \ch_u_TDATA_reg_reg[1] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDATA[1]),
        .Q(ch_u_TDATA_reg[1]),
        .R(1'b0));
  FDRE \ch_u_TDATA_reg_reg[2] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDATA[2]),
        .Q(ch_u_TDATA_reg[2]),
        .R(1'b0));
  FDRE \ch_u_TDATA_reg_reg[31] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDATA[31]),
        .Q(ch_u_TDATA_reg[31]),
        .R(1'b0));
  FDRE \ch_u_TDATA_reg_reg[3] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDATA[3]),
        .Q(ch_u_TDATA_reg[3]),
        .R(1'b0));
  FDRE \ch_u_TDATA_reg_reg[4] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDATA[4]),
        .Q(ch_u_TDATA_reg[4]),
        .R(1'b0));
  FDRE \ch_u_TDATA_reg_reg[5] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDATA[5]),
        .Q(ch_u_TDATA_reg[5]),
        .R(1'b0));
  FDRE \ch_u_TDATA_reg_reg[6] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDATA[6]),
        .Q(ch_u_TDATA_reg[6]),
        .R(1'b0));
  FDRE \ch_u_TDATA_reg_reg[7] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDATA[7]),
        .Q(ch_u_TDATA_reg[7]),
        .R(1'b0));
  FDRE \ch_u_TDATA_reg_reg[8] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDATA[8]),
        .Q(ch_u_TDATA_reg[8]),
        .R(1'b0));
  FDRE \ch_u_TDATA_reg_reg[9] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDATA[9]),
        .Q(ch_u_TDATA_reg[9]),
        .R(1'b0));
  FDRE \ch_u_TDEST_reg_reg[0] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST[0]),
        .Q(ch_u_TDEST_reg[0]),
        .R(1'b0));
  FDRE \ch_u_TDEST_reg_reg[1] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST[1]),
        .Q(ch_u_TDEST_reg[1]),
        .R(1'b0));
  FDRE \ch_u_TDEST_reg_reg[2] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST[2]),
        .Q(ch_u_TDEST_reg[2]),
        .R(1'b0));
  FDRE \ch_u_TDEST_reg_reg[3] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST[3]),
        .Q(ch_u_TDEST_reg[3]),
        .R(1'b0));
  FDRE \ch_u_TDEST_reg_reg[4] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST[4]),
        .Q(ch_u_TDEST_reg[4]),
        .R(1'b0));
  FDRE \ch_u_TDEST_reg_reg[5] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST[5]),
        .Q(ch_u_TDEST_reg[5]),
        .R(1'b0));
  FDRE \ch_u_TID_reg_reg[0] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID[0]),
        .Q(ch_u_TID_reg[0]),
        .R(1'b0));
  FDRE \ch_u_TID_reg_reg[1] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID[1]),
        .Q(ch_u_TID_reg[1]),
        .R(1'b0));
  FDRE \ch_u_TID_reg_reg[2] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID[2]),
        .Q(ch_u_TID_reg[2]),
        .R(1'b0));
  FDRE \ch_u_TID_reg_reg[3] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID[3]),
        .Q(ch_u_TID_reg[3]),
        .R(1'b0));
  FDRE \ch_u_TID_reg_reg[4] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID[4]),
        .Q(ch_u_TID_reg[4]),
        .R(1'b0));
  FDRE \ch_u_TKEEP_reg_reg[0] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TKEEP[0]),
        .Q(ch_u_TKEEP_reg[0]),
        .R(1'b0));
  FDRE \ch_u_TKEEP_reg_reg[1] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TKEEP[1]),
        .Q(ch_u_TKEEP_reg[1]),
        .R(1'b0));
  FDRE \ch_u_TKEEP_reg_reg[2] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TKEEP[2]),
        .Q(ch_u_TKEEP_reg[2]),
        .R(1'b0));
  FDRE \ch_u_TKEEP_reg_reg[3] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TKEEP[3]),
        .Q(ch_u_TKEEP_reg[3]),
        .R(1'b0));
  FDRE \ch_u_TLAST_reg_reg[0] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TLAST),
        .Q(ch_u_TLAST_reg),
        .R(1'b0));
  FDRE \ch_u_TSTRB_reg_reg[0] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TSTRB[0]),
        .Q(ch_u_TSTRB_reg[0]),
        .R(1'b0));
  FDRE \ch_u_TSTRB_reg_reg[1] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TSTRB[1]),
        .Q(ch_u_TSTRB_reg[1]),
        .R(1'b0));
  FDRE \ch_u_TSTRB_reg_reg[2] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TSTRB[2]),
        .Q(ch_u_TSTRB_reg[2]),
        .R(1'b0));
  FDRE \ch_u_TSTRB_reg_reg[3] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TSTRB[3]),
        .Q(ch_u_TSTRB_reg[3]),
        .R(1'b0));
  FDRE \ch_u_TUSER_reg_reg[0] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TUSER[0]),
        .Q(ch_u_TUSER_reg[0]),
        .R(1'b0));
  FDRE \ch_u_TUSER_reg_reg[1] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TUSER[1]),
        .Q(ch_u_TUSER_reg[1]),
        .R(1'b0));
  FDRE \ch_v_TDATA_reg_reg[0] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDATA[0]),
        .Q(ch_v_TDATA_reg[0]),
        .R(1'b0));
  FDRE \ch_v_TDATA_reg_reg[10] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDATA[10]),
        .Q(ch_v_TDATA_reg[10]),
        .R(1'b0));
  FDRE \ch_v_TDATA_reg_reg[11] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDATA[11]),
        .Q(ch_v_TDATA_reg[11]),
        .R(1'b0));
  FDRE \ch_v_TDATA_reg_reg[12] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDATA[12]),
        .Q(ch_v_TDATA_reg[12]),
        .R(1'b0));
  FDRE \ch_v_TDATA_reg_reg[13] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDATA[13]),
        .Q(ch_v_TDATA_reg[13]),
        .R(1'b0));
  FDRE \ch_v_TDATA_reg_reg[14] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDATA[14]),
        .Q(ch_v_TDATA_reg[14]),
        .R(1'b0));
  FDRE \ch_v_TDATA_reg_reg[1] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDATA[1]),
        .Q(ch_v_TDATA_reg[1]),
        .R(1'b0));
  FDRE \ch_v_TDATA_reg_reg[2] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDATA[2]),
        .Q(ch_v_TDATA_reg[2]),
        .R(1'b0));
  FDRE \ch_v_TDATA_reg_reg[31] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDATA[31]),
        .Q(ch_v_TDATA_reg[31]),
        .R(1'b0));
  FDRE \ch_v_TDATA_reg_reg[3] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDATA[3]),
        .Q(ch_v_TDATA_reg[3]),
        .R(1'b0));
  FDRE \ch_v_TDATA_reg_reg[4] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDATA[4]),
        .Q(ch_v_TDATA_reg[4]),
        .R(1'b0));
  FDRE \ch_v_TDATA_reg_reg[5] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDATA[5]),
        .Q(ch_v_TDATA_reg[5]),
        .R(1'b0));
  FDRE \ch_v_TDATA_reg_reg[6] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDATA[6]),
        .Q(ch_v_TDATA_reg[6]),
        .R(1'b0));
  FDRE \ch_v_TDATA_reg_reg[7] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDATA[7]),
        .Q(ch_v_TDATA_reg[7]),
        .R(1'b0));
  FDRE \ch_v_TDATA_reg_reg[8] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDATA[8]),
        .Q(ch_v_TDATA_reg[8]),
        .R(1'b0));
  FDRE \ch_v_TDATA_reg_reg[9] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDATA[9]),
        .Q(ch_v_TDATA_reg[9]),
        .R(1'b0));
  FDRE \ch_v_TDEST_reg_reg[0] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST[0]),
        .Q(ch_v_TDEST_reg[0]),
        .R(1'b0));
  FDRE \ch_v_TDEST_reg_reg[1] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST[1]),
        .Q(ch_v_TDEST_reg[1]),
        .R(1'b0));
  FDRE \ch_v_TDEST_reg_reg[2] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST[2]),
        .Q(ch_v_TDEST_reg[2]),
        .R(1'b0));
  FDRE \ch_v_TDEST_reg_reg[3] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST[3]),
        .Q(ch_v_TDEST_reg[3]),
        .R(1'b0));
  FDRE \ch_v_TDEST_reg_reg[4] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST[4]),
        .Q(ch_v_TDEST_reg[4]),
        .R(1'b0));
  FDRE \ch_v_TDEST_reg_reg[5] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST[5]),
        .Q(ch_v_TDEST_reg[5]),
        .R(1'b0));
  FDRE \ch_v_TID_reg_reg[0] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID[0]),
        .Q(ch_v_TID_reg[0]),
        .R(1'b0));
  FDRE \ch_v_TID_reg_reg[1] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID[1]),
        .Q(ch_v_TID_reg[1]),
        .R(1'b0));
  FDRE \ch_v_TID_reg_reg[2] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID[2]),
        .Q(ch_v_TID_reg[2]),
        .R(1'b0));
  FDRE \ch_v_TID_reg_reg[3] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID[3]),
        .Q(ch_v_TID_reg[3]),
        .R(1'b0));
  FDRE \ch_v_TID_reg_reg[4] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID[4]),
        .Q(ch_v_TID_reg[4]),
        .R(1'b0));
  FDRE \ch_v_TKEEP_reg_reg[0] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TKEEP[0]),
        .Q(ch_v_TKEEP_reg[0]),
        .R(1'b0));
  FDRE \ch_v_TKEEP_reg_reg[1] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TKEEP[1]),
        .Q(ch_v_TKEEP_reg[1]),
        .R(1'b0));
  FDRE \ch_v_TKEEP_reg_reg[2] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TKEEP[2]),
        .Q(ch_v_TKEEP_reg[2]),
        .R(1'b0));
  FDRE \ch_v_TKEEP_reg_reg[3] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TKEEP[3]),
        .Q(ch_v_TKEEP_reg[3]),
        .R(1'b0));
  FDRE \ch_v_TLAST_reg_reg[0] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TLAST),
        .Q(ch_v_TLAST_reg),
        .R(1'b0));
  FDRE \ch_v_TSTRB_reg_reg[0] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TSTRB[0]),
        .Q(ch_v_TSTRB_reg[0]),
        .R(1'b0));
  FDRE \ch_v_TSTRB_reg_reg[1] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TSTRB[1]),
        .Q(ch_v_TSTRB_reg[1]),
        .R(1'b0));
  FDRE \ch_v_TSTRB_reg_reg[2] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TSTRB[2]),
        .Q(ch_v_TSTRB_reg[2]),
        .R(1'b0));
  FDRE \ch_v_TSTRB_reg_reg[3] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TSTRB[3]),
        .Q(ch_v_TSTRB_reg[3]),
        .R(1'b0));
  FDRE \ch_v_TUSER_reg_reg[0] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TUSER[0]),
        .Q(ch_v_TUSER_reg[0]),
        .R(1'b0));
  FDRE \ch_v_TUSER_reg_reg[1] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TUSER[1]),
        .Q(ch_v_TUSER_reg[1]),
        .R(1'b0));
  FDRE \ch_y_TDATA_reg_reg[0] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDATA[0]),
        .Q(ch_y_TDATA_reg[0]),
        .R(1'b0));
  FDRE \ch_y_TDATA_reg_reg[10] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDATA[10]),
        .Q(ch_y_TDATA_reg[10]),
        .R(1'b0));
  FDRE \ch_y_TDATA_reg_reg[11] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDATA[11]),
        .Q(ch_y_TDATA_reg[11]),
        .R(1'b0));
  FDRE \ch_y_TDATA_reg_reg[12] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDATA[12]),
        .Q(ch_y_TDATA_reg[12]),
        .R(1'b0));
  FDRE \ch_y_TDATA_reg_reg[13] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDATA[13]),
        .Q(ch_y_TDATA_reg[13]),
        .R(1'b0));
  FDRE \ch_y_TDATA_reg_reg[14] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDATA[14]),
        .Q(ch_y_TDATA_reg[14]),
        .R(1'b0));
  FDRE \ch_y_TDATA_reg_reg[1] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDATA[1]),
        .Q(ch_y_TDATA_reg[1]),
        .R(1'b0));
  FDRE \ch_y_TDATA_reg_reg[2] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDATA[2]),
        .Q(ch_y_TDATA_reg[2]),
        .R(1'b0));
  FDRE \ch_y_TDATA_reg_reg[31] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDATA[31]),
        .Q(ch_y_TDATA_reg[31]),
        .R(1'b0));
  FDRE \ch_y_TDATA_reg_reg[3] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDATA[3]),
        .Q(ch_y_TDATA_reg[3]),
        .R(1'b0));
  FDRE \ch_y_TDATA_reg_reg[4] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDATA[4]),
        .Q(ch_y_TDATA_reg[4]),
        .R(1'b0));
  FDRE \ch_y_TDATA_reg_reg[5] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDATA[5]),
        .Q(ch_y_TDATA_reg[5]),
        .R(1'b0));
  FDRE \ch_y_TDATA_reg_reg[6] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDATA[6]),
        .Q(ch_y_TDATA_reg[6]),
        .R(1'b0));
  FDRE \ch_y_TDATA_reg_reg[7] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDATA[7]),
        .Q(ch_y_TDATA_reg[7]),
        .R(1'b0));
  FDRE \ch_y_TDATA_reg_reg[8] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDATA[8]),
        .Q(ch_y_TDATA_reg[8]),
        .R(1'b0));
  FDRE \ch_y_TDATA_reg_reg[9] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDATA[9]),
        .Q(ch_y_TDATA_reg[9]),
        .R(1'b0));
  FDRE \ch_y_TDEST_reg_reg[0] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST[0]),
        .Q(ch_y_TDEST_reg[0]),
        .R(1'b0));
  FDRE \ch_y_TDEST_reg_reg[1] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST[1]),
        .Q(ch_y_TDEST_reg[1]),
        .R(1'b0));
  FDRE \ch_y_TDEST_reg_reg[2] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST[2]),
        .Q(ch_y_TDEST_reg[2]),
        .R(1'b0));
  FDRE \ch_y_TDEST_reg_reg[3] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST[3]),
        .Q(ch_y_TDEST_reg[3]),
        .R(1'b0));
  FDRE \ch_y_TDEST_reg_reg[4] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST[4]),
        .Q(ch_y_TDEST_reg[4]),
        .R(1'b0));
  FDRE \ch_y_TDEST_reg_reg[5] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST[5]),
        .Q(ch_y_TDEST_reg[5]),
        .R(1'b0));
  FDRE \ch_y_TID_reg_reg[0] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID[0]),
        .Q(ch_y_TID_reg[0]),
        .R(1'b0));
  FDRE \ch_y_TID_reg_reg[1] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID[1]),
        .Q(ch_y_TID_reg[1]),
        .R(1'b0));
  FDRE \ch_y_TID_reg_reg[2] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID[2]),
        .Q(ch_y_TID_reg[2]),
        .R(1'b0));
  FDRE \ch_y_TID_reg_reg[3] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID[3]),
        .Q(ch_y_TID_reg[3]),
        .R(1'b0));
  FDRE \ch_y_TID_reg_reg[4] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID[4]),
        .Q(ch_y_TID_reg[4]),
        .R(1'b0));
  FDRE \ch_y_TKEEP_reg_reg[0] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TKEEP[0]),
        .Q(ch_y_TKEEP_reg[0]),
        .R(1'b0));
  FDRE \ch_y_TKEEP_reg_reg[1] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TKEEP[1]),
        .Q(ch_y_TKEEP_reg[1]),
        .R(1'b0));
  FDRE \ch_y_TKEEP_reg_reg[2] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TKEEP[2]),
        .Q(ch_y_TKEEP_reg[2]),
        .R(1'b0));
  FDRE \ch_y_TKEEP_reg_reg[3] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TKEEP[3]),
        .Q(ch_y_TKEEP_reg[3]),
        .R(1'b0));
  FDRE \ch_y_TLAST_reg_reg[0] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TLAST),
        .Q(ch_y_TLAST_reg),
        .R(1'b0));
  FDRE \ch_y_TSTRB_reg_reg[0] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TSTRB[0]),
        .Q(ch_y_TSTRB_reg[0]),
        .R(1'b0));
  FDRE \ch_y_TSTRB_reg_reg[1] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TSTRB[1]),
        .Q(ch_y_TSTRB_reg[1]),
        .R(1'b0));
  FDRE \ch_y_TSTRB_reg_reg[2] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TSTRB[2]),
        .Q(ch_y_TSTRB_reg[2]),
        .R(1'b0));
  FDRE \ch_y_TSTRB_reg_reg[3] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TSTRB[3]),
        .Q(ch_y_TSTRB_reg[3]),
        .R(1'b0));
  FDRE \ch_y_TUSER_reg_reg[0] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TUSER[0]),
        .Q(ch_y_TUSER_reg[0]),
        .R(1'b0));
  FDRE \ch_y_TUSER_reg_reg[1] 
       (.C(ap_clk),
        .CE(ch_y_TDATA_reg1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TUSER[1]),
        .Q(ch_y_TUSER_reg[1]),
        .R(1'b0));
  design_1_toyuv_0_0_toyuv_control_s_axi control_s_axi_U
       (.D(ap_NS_fsm[1:0]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state1}),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\int_height_reg[31]_0 (height),
        .\int_width_reg[31]_0 (width),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR[5:2]),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  design_1_toyuv_0_0_toyuv_toyuv_Pipeline_VITIS_LOOP_24_1 grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150
       (.D({grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_76,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_77,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_78,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_79}),
        .E(load_p2_13),
        .Q(ch_r_TDATA_int_regslice),
        .ack_in_t_reg(load_p2_12),
        .ack_in_t_reg_0(load_p2_11),
        .ack_in_t_reg_1(load_p2_10),
        .ack_in_t_reg_10(load_p2_1),
        .ack_in_t_reg_11(load_p2_0),
        .ack_in_t_reg_12(load_p2),
        .ack_in_t_reg_13(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_257),
        .ack_in_t_reg_14(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_258),
        .ack_in_t_reg_15(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_259),
        .ack_in_t_reg_2(load_p2_9),
        .ack_in_t_reg_3(load_p2_8),
        .ack_in_t_reg_4(load_p2_7),
        .ack_in_t_reg_5(load_p2_6),
        .ack_in_t_reg_6(load_p2_5),
        .ack_in_t_reg_7(load_p2_4),
        .ack_in_t_reg_8(load_p2_3),
        .ack_in_t_reg_9(load_p2_2),
        .\add_ln36_2_reg_1133_reg[31]_0 (add_ln36_2_fu_497_p2),
        .\add_ln36_5_reg_1138_reg[31]_0 (add_ln36_5_fu_527_p2),
        .\ap_CS_fsm_reg[3] (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_256),
        .\ap_CS_fsm_reg[5] ({ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4}),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_done_cache_reg(ap_NS_fsm[5:4]),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_0(ch_b_TVALID_int_regslice),
        .ap_enable_reg_pp0_iter1_reg_1(ch_r_TVALID_int_regslice),
        .ap_enable_reg_pp0_iter1_reg_2(regslice_both_ch_y_V_data_V_U_n_1),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_b_TLAST_int_regslice(ch_b_TLAST_int_regslice),
        .ch_b_TUSER_int_regslice(ch_b_TUSER_int_regslice),
        .ch_g_TLAST_int_regslice(ch_g_TLAST_int_regslice),
        .ch_g_TUSER_int_regslice(ch_g_TUSER_int_regslice),
        .ch_r_TLAST_int_regslice(ch_r_TLAST_int_regslice),
        .ch_r_TREADY_int_regslice(ch_r_TREADY_int_regslice),
        .ch_r_TUSER_int_regslice(ch_r_TUSER_int_regslice),
        .ch_u_TDATA_reg({ch_u_TDATA_reg[31],ch_u_TDATA_reg[14:0]}),
        .\ch_u_TDATA_reg_reg[31] (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_150),
        .ch_u_TDEST_reg(ch_u_TDEST_reg),
        .ch_u_TID_reg(ch_u_TID_reg),
        .ch_u_TKEEP_reg(ch_u_TKEEP_reg),
        .ch_u_TLAST_reg(ch_u_TLAST_reg),
        .ch_u_TREADY_int_regslice(ch_u_TREADY_int_regslice),
        .ch_u_TSTRB_reg(ch_u_TSTRB_reg),
        .ch_u_TUSER_reg(ch_u_TUSER_reg),
        .ch_v_TDATA_reg({ch_v_TDATA_reg[31],ch_v_TDATA_reg[14:0]}),
        .\ch_v_TDATA_reg_reg[31] (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_97),
        .ch_v_TDEST_reg(ch_v_TDEST_reg),
        .\ch_v_TDEST_reg_reg[0] (ch_g_TVALID_int_regslice),
        .\ch_v_TDEST_reg_reg[0]_0 (regslice_both_ch_b_V_data_V_U_n_1),
        .ch_v_TID_reg(ch_v_TID_reg),
        .ch_v_TKEEP_reg(ch_v_TKEEP_reg),
        .ch_v_TLAST_reg(ch_v_TLAST_reg),
        .ch_v_TREADY_int_regslice(ch_v_TREADY_int_regslice),
        .ch_v_TSTRB_reg(ch_v_TSTRB_reg),
        .ch_v_TUSER_reg(ch_v_TUSER_reg),
        .ch_y_TDATA_reg({ch_y_TDATA_reg[31],ch_y_TDATA_reg[14:0]}),
        .ch_y_TDATA_reg1(ch_y_TDATA_reg1),
        .\ch_y_TDATA_reg_reg[31] (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_213),
        .ch_y_TDEST_reg(ch_y_TDEST_reg),
        .ch_y_TID_reg(ch_y_TID_reg),
        .ch_y_TKEEP_reg(ch_y_TKEEP_reg),
        .ch_y_TLAST_reg(ch_y_TLAST_reg),
        .ch_y_TREADY_int_regslice(ch_y_TREADY_int_regslice),
        .ch_y_TSTRB_reg(ch_y_TSTRB_reg),
        .ch_y_TUSER_reg(ch_y_TUSER_reg),
        .data_p2(data_p2_18),
        .data_p2_0(data_p2_14),
        .data_p2_1(data_p2_16),
        .data_p2_2(data_p2_15),
        .data_p2_3(data_p2),
        .data_p2_4(data_p2_17),
        .\data_p2_reg[0] (regslice_both_ch_y_V_user_V_U_n_2),
        .\data_p2_reg[0]_0 (regslice_both_ch_v_V_last_V_U_n_0),
        .\data_p2_reg[0]_1 (regslice_both_ch_u_V_last_V_U_n_0),
        .\data_p2_reg[0]_2 (regslice_both_ch_y_V_last_V_U_n_0),
        .\data_p2_reg[1] (regslice_both_ch_u_V_user_V_U_n_2),
        .\data_p2_reg[1]_0 (regslice_both_ch_v_V_user_V_U_n_2),
        .\data_p2_reg[3] (regslice_both_ch_v_V_strb_V_U_n_0),
        .\data_p2_reg[3]_0 (regslice_both_ch_v_V_keep_V_U_n_0),
        .\data_p2_reg[3]_1 (regslice_both_ch_u_V_strb_V_U_n_0),
        .\data_p2_reg[3]_2 (regslice_both_ch_u_V_keep_V_U_n_0),
        .\data_p2_reg[3]_3 (regslice_both_ch_y_V_strb_V_U_n_0),
        .\data_p2_reg[3]_4 (regslice_both_ch_y_V_keep_V_U_n_0),
        .\data_p2_reg[4] (regslice_both_ch_v_V_id_V_U_n_0),
        .\data_p2_reg[4]_0 (regslice_both_ch_u_V_id_V_U_n_0),
        .\data_p2_reg[4]_1 (regslice_both_ch_y_V_id_V_U_n_0),
        .\data_p2_reg[5] (regslice_both_ch_v_V_dest_V_U_n_0),
        .\data_p2_reg[5]_0 (regslice_both_ch_u_V_dest_V_U_n_0),
        .\data_p2_reg[5]_1 (regslice_both_ch_y_V_dest_V_U_n_0),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TKEEP(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TKEEP),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TLAST(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TLAST),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TSTRB(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TSTRB),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TUSER(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TUSER),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TKEEP(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TKEEP),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TLAST(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TLAST),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TSTRB(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TSTRB),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TUSER(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TUSER),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TKEEP(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TKEEP),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TLAST(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TLAST),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TSTRB(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TSTRB),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TUSER(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TUSER),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .\i_fu_186_reg[30]_i_4 (total_reg_253),
        .\p_b_data_1_reg_1082_reg[31]_0 (ch_b_TDATA_int_regslice),
        .\p_b_dest_reg_1123_pp0_iter7_reg_reg[5]_0 ({grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_91,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_92,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_93,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_94,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_95,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_96}),
        .\p_b_dest_reg_1123_pp0_iter7_reg_reg[5]_1 (ch_b_TDEST_int_regslice),
        .\p_b_id_reg_1118_pp0_iter7_reg_reg[4]_0 ({grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_86,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_87,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_88,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_89,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_90}),
        .\p_b_id_reg_1118_pp0_iter7_reg_reg[4]_1 (ch_b_TID_int_regslice),
        .\p_b_keep_reg_1098_pp0_iter7_reg_reg[3]_0 (ch_b_TKEEP_int_regslice),
        .\p_b_last_reg_1113_pp0_iter7_reg_reg[0]_0 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_253),
        .\p_b_strb_reg_1103_pp0_iter7_reg_reg[3]_0 ({grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_80,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_81,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_82,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_83}),
        .\p_b_strb_reg_1103_pp0_iter7_reg_reg[3]_1 (ch_b_TSTRB_int_regslice),
        .\p_b_user_reg_1108_pp0_iter7_reg_reg[0]_0 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_75),
        .\p_b_user_reg_1108_pp0_iter7_reg_reg[0]_1 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_85),
        .\p_b_user_reg_1108_pp0_iter7_reg_reg[1]_0 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_74),
        .\p_b_user_reg_1108_pp0_iter7_reg_reg[1]_1 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_84),
        .\p_g_data_1_reg_1042_reg[31]_0 (ch_g_TDATA_int_regslice),
        .\p_g_dest_reg_1077_pp0_iter7_reg_reg[5]_0 ({grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_144,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_145,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_146,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_147,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_148,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_149}),
        .\p_g_dest_reg_1077_pp0_iter7_reg_reg[5]_1 (ch_g_TDEST_int_regslice),
        .\p_g_id_reg_1072_pp0_iter7_reg_reg[4]_0 ({grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_139,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_140,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_141,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_142,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_143}),
        .\p_g_id_reg_1072_pp0_iter7_reg_reg[4]_1 (ch_g_TID_int_regslice),
        .\p_g_keep_reg_1052_pp0_iter7_reg_reg[3]_0 ({grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_129,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_130,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_131,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_132}),
        .\p_g_keep_reg_1052_pp0_iter7_reg_reg[3]_1 (ch_g_TKEEP_int_regslice),
        .\p_g_last_reg_1067_pp0_iter7_reg_reg[0]_0 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_254),
        .\p_g_strb_reg_1057_pp0_iter7_reg_reg[3]_0 ({grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_133,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_134,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_135,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_136}),
        .\p_g_strb_reg_1057_pp0_iter7_reg_reg[3]_1 (ch_g_TSTRB_int_regslice),
        .\p_g_user_reg_1062_pp0_iter7_reg_reg[0]_0 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_73),
        .\p_g_user_reg_1062_pp0_iter7_reg_reg[0]_1 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_138),
        .\p_g_user_reg_1062_pp0_iter7_reg_reg[1]_0 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_72),
        .\p_g_user_reg_1062_pp0_iter7_reg_reg[1]_1 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_137),
        .\p_r_dest_reg_1037_pp0_iter7_reg_reg[5]_0 ({grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_214,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_215,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_216,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_217,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_218,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_219}),
        .\p_r_dest_reg_1037_pp0_iter7_reg_reg[5]_1 (ch_r_TDEST_int_regslice),
        .\p_r_id_reg_1032_pp0_iter7_reg_reg[4]_0 ({grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_220,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_221,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_222,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_223,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_224}),
        .\p_r_id_reg_1032_pp0_iter7_reg_reg[4]_1 (ch_r_TID_int_regslice),
        .\p_r_keep_reg_1012_pp0_iter7_reg_reg[3]_0 ({grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_231,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_232,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_233,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_234}),
        .\p_r_keep_reg_1012_pp0_iter7_reg_reg[3]_1 (ch_r_TKEEP_int_regslice),
        .\p_r_last_reg_1027_pp0_iter7_reg_reg[0]_0 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_255),
        .\p_r_strb_reg_1017_pp0_iter7_reg_reg[3]_0 ({grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_227,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_228,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_229,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_230}),
        .\p_r_strb_reg_1017_pp0_iter7_reg_reg[3]_1 (ch_r_TSTRB_int_regslice),
        .\p_r_user_reg_1022_pp0_iter7_reg_reg[0]_0 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_69),
        .\p_r_user_reg_1022_pp0_iter7_reg_reg[0]_1 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_225),
        .\p_r_user_reg_1022_pp0_iter7_reg_reg[1]_0 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_71),
        .\p_r_user_reg_1022_pp0_iter7_reg_reg[1]_1 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_226),
        .\u_reg_1299_reg[14]_0 (ch_u_TDATA_int_regslice),
        .\u_reg_1299_reg[15]_0 ({grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDATA[31],grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDATA[14:0]}),
        .\v_reg_1304_reg[14]_0 (ch_v_TDATA_int_regslice),
        .\v_reg_1304_reg[15]_0 ({grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDATA[31],grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDATA[14:0]}),
        .\y_reg_1294_reg[14]_0 (ch_y_TDATA_int_regslice),
        .\y_reg_1294_reg[15]_0 ({grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDATA[31],grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDATA[14:0]}));
  FDRE #(
    .INIT(1'b0)) 
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_256),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_toyuv_0_0_toyuv_mul_32s_32s_32_2_1 mul_32s_32s_32_2_1_U55
       (.D({buff0_reg__1,mul_32s_32s_32_2_1_U55_n_16,mul_32s_32s_32_2_1_U55_n_17,mul_32s_32s_32_2_1_U55_n_18,mul_32s_32s_32_2_1_U55_n_19,mul_32s_32s_32_2_1_U55_n_20,mul_32s_32s_32_2_1_U55_n_21,mul_32s_32s_32_2_1_U55_n_22,mul_32s_32s_32_2_1_U55_n_23,mul_32s_32s_32_2_1_U55_n_24,mul_32s_32s_32_2_1_U55_n_25,mul_32s_32s_32_2_1_U55_n_26,mul_32s_32s_32_2_1_U55_n_27,mul_32s_32s_32_2_1_U55_n_28,mul_32s_32s_32_2_1_U55_n_29,mul_32s_32s_32_2_1_U55_n_30,mul_32s_32s_32_2_1_U55_n_31}),
        .Q(ap_CS_fsm_state1),
        .ap_clk(ap_clk),
        .buff0_reg_0(width),
        .tmp_product_0(height));
  design_1_toyuv_0_0_toyuv_regslice_both regslice_both_ch_b_V_data_V_U
       (.Q(ch_b_TVALID_int_regslice),
        .SR(ap_rst_n_inv),
        .ack_in_t_reg_0(ch_b_TREADY),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ch_b_TDATA(ch_b_TDATA),
        .ch_b_TVALID(ch_b_TVALID),
        .ch_r_TREADY_int_regslice(ch_r_TREADY_int_regslice),
        .\ch_v_TDEST_reg_reg[0] (ch_r_TVALID_int_regslice),
        .\data_p1_reg[31]_0 (ch_b_TDATA_int_regslice),
        .\state_reg[0]_0 (regslice_both_ch_b_V_data_V_U_n_1));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized4 regslice_both_ch_b_V_dest_V_U
       (.Q(ch_b_TDEST_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_b_TDEST(ch_b_TDEST),
        .ch_b_TVALID(ch_b_TVALID),
        .ch_r_TREADY_int_regslice(ch_r_TREADY_int_regslice));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized3 regslice_both_ch_b_V_id_V_U
       (.Q(ch_b_TID_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_b_TID(ch_b_TID),
        .ch_b_TVALID(ch_b_TVALID),
        .ch_r_TREADY_int_regslice(ch_r_TREADY_int_regslice));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized0 regslice_both_ch_b_V_keep_V_U
       (.Q(ch_b_TKEEP_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_b_TKEEP(ch_b_TKEEP),
        .ch_b_TVALID(ch_b_TVALID),
        .ch_r_TREADY_int_regslice(ch_r_TREADY_int_regslice));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized2 regslice_both_ch_b_V_last_V_U
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_b_TLAST(ch_b_TLAST),
        .ch_b_TLAST_int_regslice(ch_b_TLAST_int_regslice),
        .ch_b_TVALID(ch_b_TVALID),
        .ch_r_TREADY_int_regslice(ch_r_TREADY_int_regslice));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized0_0 regslice_both_ch_b_V_strb_V_U
       (.Q(ch_b_TSTRB_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_b_TSTRB(ch_b_TSTRB),
        .ch_b_TVALID(ch_b_TVALID),
        .ch_r_TREADY_int_regslice(ch_r_TREADY_int_regslice));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized1 regslice_both_ch_b_V_user_V_U
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_b_TUSER(ch_b_TUSER),
        .ch_b_TUSER_int_regslice(ch_b_TUSER_int_regslice),
        .ch_b_TVALID(ch_b_TVALID),
        .ch_r_TREADY_int_regslice(ch_r_TREADY_int_regslice));
  design_1_toyuv_0_0_toyuv_regslice_both_1 regslice_both_ch_g_V_data_V_U
       (.D(add_ln36_5_fu_527_p2),
        .Q(ch_g_TVALID_int_regslice),
        .ack_in_t_reg_0(ch_g_TREADY),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_g_TDATA(ch_g_TDATA),
        .ch_g_TVALID(ch_g_TVALID),
        .ch_r_TREADY_int_regslice(ch_r_TREADY_int_regslice),
        .\data_p1_reg[31]_0 (ch_g_TDATA_int_regslice));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized4_2 regslice_both_ch_g_V_dest_V_U
       (.Q(ch_g_TDEST_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_g_TDEST(ch_g_TDEST),
        .ch_g_TVALID(ch_g_TVALID),
        .ch_r_TREADY_int_regslice(ch_r_TREADY_int_regslice));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized3_3 regslice_both_ch_g_V_id_V_U
       (.Q(ch_g_TID_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_g_TID(ch_g_TID),
        .ch_g_TVALID(ch_g_TVALID),
        .ch_r_TREADY_int_regslice(ch_r_TREADY_int_regslice));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized0_4 regslice_both_ch_g_V_keep_V_U
       (.Q(ch_g_TKEEP_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_g_TKEEP(ch_g_TKEEP),
        .ch_g_TVALID(ch_g_TVALID),
        .ch_r_TREADY_int_regslice(ch_r_TREADY_int_regslice));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized2_5 regslice_both_ch_g_V_last_V_U
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_g_TLAST(ch_g_TLAST),
        .ch_g_TLAST_int_regslice(ch_g_TLAST_int_regslice),
        .ch_g_TVALID(ch_g_TVALID),
        .ch_r_TREADY_int_regslice(ch_r_TREADY_int_regslice));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized0_6 regslice_both_ch_g_V_strb_V_U
       (.Q(ch_g_TSTRB_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_g_TSTRB(ch_g_TSTRB),
        .ch_g_TVALID(ch_g_TVALID),
        .ch_r_TREADY_int_regslice(ch_r_TREADY_int_regslice));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized1_7 regslice_both_ch_g_V_user_V_U
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_g_TUSER(ch_g_TUSER),
        .ch_g_TUSER_int_regslice(ch_g_TUSER_int_regslice),
        .ch_g_TVALID(ch_g_TVALID),
        .ch_r_TREADY_int_regslice(ch_r_TREADY_int_regslice));
  design_1_toyuv_0_0_toyuv_regslice_both_8 regslice_both_ch_r_V_data_V_U
       (.D(add_ln36_2_fu_497_p2),
        .Q(ch_r_TVALID_int_regslice),
        .ack_in_t_reg_0(ch_r_TREADY),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_r_TDATA(ch_r_TDATA),
        .ch_r_TREADY_int_regslice(ch_r_TREADY_int_regslice),
        .ch_r_TVALID(ch_r_TVALID),
        .\data_p1_reg[31]_0 (ch_r_TDATA_int_regslice));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized4_9 regslice_both_ch_r_V_dest_V_U
       (.Q(ch_r_TDEST_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_r_TDEST(ch_r_TDEST),
        .ch_r_TREADY_int_regslice(ch_r_TREADY_int_regslice),
        .ch_r_TVALID(ch_r_TVALID));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized3_10 regslice_both_ch_r_V_id_V_U
       (.Q(ch_r_TID_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_r_TID(ch_r_TID),
        .ch_r_TREADY_int_regslice(ch_r_TREADY_int_regslice),
        .ch_r_TVALID(ch_r_TVALID));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized0_11 regslice_both_ch_r_V_keep_V_U
       (.Q(ch_r_TKEEP_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_r_TKEEP(ch_r_TKEEP),
        .ch_r_TREADY_int_regslice(ch_r_TREADY_int_regslice),
        .ch_r_TVALID(ch_r_TVALID));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized2_12 regslice_both_ch_r_V_last_V_U
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_r_TLAST(ch_r_TLAST),
        .ch_r_TLAST_int_regslice(ch_r_TLAST_int_regslice),
        .ch_r_TREADY_int_regslice(ch_r_TREADY_int_regslice),
        .ch_r_TVALID(ch_r_TVALID));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized0_13 regslice_both_ch_r_V_strb_V_U
       (.Q(ch_r_TSTRB_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_r_TREADY_int_regslice(ch_r_TREADY_int_regslice),
        .ch_r_TSTRB(ch_r_TSTRB),
        .ch_r_TVALID(ch_r_TVALID));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized1_14 regslice_both_ch_r_V_user_V_U
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_r_TREADY_int_regslice(ch_r_TREADY_int_regslice),
        .ch_r_TUSER(ch_r_TUSER),
        .ch_r_TUSER_int_regslice(ch_r_TUSER_int_regslice),
        .ch_r_TVALID(ch_r_TVALID));
  design_1_toyuv_0_0_toyuv_regslice_both_15 regslice_both_ch_u_V_data_V_U
       (.D(ch_u_TDATA_int_regslice),
        .E(load_p2_4),
        .Q(state__0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_u_TDATA({\^ch_u_TDATA [30],\^ch_u_TDATA [14:0]}),
        .ch_u_TDATA_reg({ch_u_TDATA_reg[31],ch_u_TDATA_reg[14:0]}),
        .ch_u_TREADY(ch_u_TREADY),
        .ch_u_TREADY_int_regslice(ch_u_TREADY_int_regslice),
        .ch_u_TVALID(ch_u_TVALID),
        .ch_y_TDATA_reg1(ch_y_TDATA_reg1),
        .\data_p1_reg[31]_0 ({grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDATA[31],grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDATA[14:0]}),
        .\data_p2_reg[31]_0 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_258),
        .\data_p2_reg[31]_1 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_150),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized4_16 regslice_both_ch_u_V_dest_V_U
       (.D({grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_144,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_145,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_146,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_147,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_148,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_149}),
        .E(load_p2_8),
        .ack_in_t_reg_0(regslice_both_ch_u_V_dest_V_U_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_u_TDEST(ch_u_TDEST),
        .ch_u_TDEST_reg(ch_u_TDEST_reg),
        .ch_u_TREADY(ch_u_TREADY),
        .ch_y_TDATA_reg1(ch_y_TDATA_reg1),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized3_17 regslice_both_ch_u_V_id_V_U
       (.D({grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_139,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_140,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_141,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_142,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_143}),
        .E(load_p2_7),
        .ack_in_t_reg_0(regslice_both_ch_u_V_id_V_U_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_u_TID(ch_u_TID),
        .ch_u_TID_reg(ch_u_TID_reg),
        .ch_u_TREADY(ch_u_TREADY),
        .ch_y_TDATA_reg1(ch_y_TDATA_reg1),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized0_18 regslice_both_ch_u_V_keep_V_U
       (.D({grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_129,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_130,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_131,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_132}),
        .E(load_p2_5),
        .ack_in_t_reg_0(regslice_both_ch_u_V_keep_V_U_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_u_TKEEP(ch_u_TKEEP),
        .ch_u_TKEEP_reg(ch_u_TKEEP_reg),
        .ch_u_TREADY(ch_u_TREADY),
        .ch_y_TDATA_reg1(ch_y_TDATA_reg1),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TKEEP(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TKEEP),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized2_19 regslice_both_ch_u_V_last_V_U
       (.ack_in_t_reg_0(regslice_both_ch_u_V_last_V_U_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_u_TLAST(ch_u_TLAST),
        .ch_u_TLAST_reg(ch_u_TLAST_reg),
        .ch_u_TREADY(ch_u_TREADY),
        .ch_y_TDATA_reg1(ch_y_TDATA_reg1),
        .data_p2(data_p2),
        .\data_p2_reg[0]_0 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_254),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TLAST(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TLAST),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized0_20 regslice_both_ch_u_V_strb_V_U
       (.D({grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_133,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_134,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_135,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_136}),
        .E(load_p2_6),
        .ack_in_t_reg_0(regslice_both_ch_u_V_strb_V_U_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_u_TREADY(ch_u_TREADY),
        .ch_u_TSTRB(ch_u_TSTRB),
        .ch_u_TSTRB_reg(ch_u_TSTRB_reg),
        .ch_y_TDATA_reg1(ch_y_TDATA_reg1),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TSTRB(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TSTRB),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized1_21 regslice_both_ch_u_V_user_V_U
       (.ack_in_t_reg_0(regslice_both_ch_u_V_user_V_U_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_u_TREADY(ch_u_TREADY),
        .ch_u_TUSER(ch_u_TUSER),
        .\data_p1_reg[0]_0 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_138),
        .\data_p1_reg[1]_0 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_137),
        .data_p2(data_p2_14),
        .\data_p2_reg[0]_0 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_73),
        .\data_p2_reg[1]_0 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_72),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID));
  design_1_toyuv_0_0_toyuv_regslice_both_22 regslice_both_ch_v_V_data_V_U
       (.D(ch_v_TDATA_int_regslice),
        .E(load_p2_9),
        .Q(ap_CS_fsm_state6),
        .\ap_CS_fsm_reg[5] (regslice_both_ch_y_V_data_V_U_n_3),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_v_TDATA({\^ch_v_TDATA [30],\^ch_v_TDATA [14:0]}),
        .ch_v_TDATA_reg({ch_v_TDATA_reg[31],ch_v_TDATA_reg[14:0]}),
        .ch_v_TREADY(ch_v_TREADY),
        .ch_v_TREADY_int_regslice(ch_v_TREADY_int_regslice),
        .ch_v_TVALID(ch_v_TVALID),
        .ch_y_TDATA_reg1(ch_y_TDATA_reg1),
        .\data_p1_reg[31]_0 ({grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDATA[31],grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDATA[14:0]}),
        .\data_p2_reg[31]_0 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_257),
        .\data_p2_reg[31]_1 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_97),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized4_23 regslice_both_ch_v_V_dest_V_U
       (.D({grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_91,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_92,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_93,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_94,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_95,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_96}),
        .E(load_p2_13),
        .ack_in_t_reg_0(regslice_both_ch_v_V_dest_V_U_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_v_TDEST(ch_v_TDEST),
        .ch_v_TDEST_reg(ch_v_TDEST_reg),
        .ch_v_TREADY(ch_v_TREADY),
        .ch_y_TDATA_reg1(ch_y_TDATA_reg1),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized3_24 regslice_both_ch_v_V_id_V_U
       (.D({grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_86,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_87,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_88,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_89,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_90}),
        .E(load_p2_12),
        .ack_in_t_reg_0(regslice_both_ch_v_V_id_V_U_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_v_TID(ch_v_TID),
        .ch_v_TID_reg(ch_v_TID_reg),
        .ch_v_TREADY(ch_v_TREADY),
        .ch_y_TDATA_reg1(ch_y_TDATA_reg1),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized0_25 regslice_both_ch_v_V_keep_V_U
       (.D({grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_76,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_77,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_78,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_79}),
        .E(load_p2_10),
        .ack_in_t_reg_0(regslice_both_ch_v_V_keep_V_U_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_v_TKEEP(ch_v_TKEEP),
        .ch_v_TKEEP_reg(ch_v_TKEEP_reg),
        .ch_v_TREADY(ch_v_TREADY),
        .ch_y_TDATA_reg1(ch_y_TDATA_reg1),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TKEEP(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TKEEP),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized2_26 regslice_both_ch_v_V_last_V_U
       (.ack_in_t_reg_0(regslice_both_ch_v_V_last_V_U_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_v_TLAST(ch_v_TLAST),
        .ch_v_TLAST_reg(ch_v_TLAST_reg),
        .ch_v_TREADY(ch_v_TREADY),
        .ch_y_TDATA_reg1(ch_y_TDATA_reg1),
        .data_p2(data_p2_15),
        .\data_p2_reg[0]_0 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_253),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TLAST(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TLAST),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized0_27 regslice_both_ch_v_V_strb_V_U
       (.D({grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_80,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_81,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_82,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_83}),
        .E(load_p2_11),
        .ack_in_t_reg_0(regslice_both_ch_v_V_strb_V_U_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_v_TREADY(ch_v_TREADY),
        .ch_v_TSTRB(ch_v_TSTRB),
        .ch_v_TSTRB_reg(ch_v_TSTRB_reg),
        .ch_y_TDATA_reg1(ch_y_TDATA_reg1),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TSTRB(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TSTRB),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized1_28 regslice_both_ch_v_V_user_V_U
       (.ack_in_t_reg_0(regslice_both_ch_v_V_user_V_U_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_v_TREADY(ch_v_TREADY),
        .ch_v_TUSER(ch_v_TUSER),
        .\data_p1_reg[0]_0 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_85),
        .\data_p1_reg[1]_0 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_84),
        .data_p2(data_p2_16),
        .\data_p2_reg[0]_0 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_75),
        .\data_p2_reg[1]_0 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_74),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID));
  design_1_toyuv_0_0_toyuv_regslice_both_29 regslice_both_ch_y_V_data_V_U
       (.D(ch_y_TDATA_int_regslice),
        .E(load_p2),
        .\FSM_sequential_state_reg[1]_0 (regslice_both_ch_y_V_data_V_U_n_3),
        .Q(ap_CS_fsm_state5),
        .ack_in_t_reg_0(regslice_both_ch_y_V_data_V_U_n_1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_u_TREADY(ch_u_TREADY),
        .ch_u_TREADY_int_regslice(ch_u_TREADY_int_regslice),
        .ch_y_TDATA({\^ch_y_TDATA [30],\^ch_y_TDATA [14:0]}),
        .ch_y_TDATA_reg({ch_y_TDATA_reg[31],ch_y_TDATA_reg[14:0]}),
        .ch_y_TDATA_reg1(ch_y_TDATA_reg1),
        .ch_y_TREADY(ch_y_TREADY),
        .ch_y_TREADY_int_regslice(ch_y_TREADY_int_regslice),
        .ch_y_TVALID(ch_y_TVALID),
        .\data_p1_reg[31]_0 ({grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDATA[31],grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDATA[14:0]}),
        .\data_p2_reg[31]_0 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_259),
        .\data_p2_reg[31]_1 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_213),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .int_ap_start_i_2(state__0));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized4_30 regslice_both_ch_y_V_dest_V_U
       (.D({grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_214,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_215,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_216,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_217,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_218,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_219}),
        .E(load_p2_3),
        .ack_in_t_reg_0(regslice_both_ch_y_V_dest_V_U_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_y_TDATA_reg1(ch_y_TDATA_reg1),
        .ch_y_TDEST(ch_y_TDEST),
        .ch_y_TDEST_reg(ch_y_TDEST_reg),
        .ch_y_TREADY(ch_y_TREADY),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized3_31 regslice_both_ch_y_V_id_V_U
       (.D({grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_220,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_221,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_222,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_223,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_224}),
        .E(load_p2_2),
        .ack_in_t_reg_0(regslice_both_ch_y_V_id_V_U_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_y_TDATA_reg1(ch_y_TDATA_reg1),
        .ch_y_TID(ch_y_TID),
        .ch_y_TID_reg(ch_y_TID_reg),
        .ch_y_TREADY(ch_y_TREADY),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized0_32 regslice_both_ch_y_V_keep_V_U
       (.D({grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_231,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_232,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_233,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_234}),
        .E(load_p2_0),
        .ack_in_t_reg_0(regslice_both_ch_y_V_keep_V_U_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_y_TDATA_reg1(ch_y_TDATA_reg1),
        .ch_y_TKEEP(ch_y_TKEEP),
        .ch_y_TKEEP_reg(ch_y_TKEEP_reg),
        .ch_y_TREADY(ch_y_TREADY),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TKEEP(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TKEEP),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized2_33 regslice_both_ch_y_V_last_V_U
       (.ack_in_t_reg_0(regslice_both_ch_y_V_last_V_U_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_y_TDATA_reg1(ch_y_TDATA_reg1),
        .ch_y_TLAST(ch_y_TLAST),
        .ch_y_TLAST_reg(ch_y_TLAST_reg),
        .ch_y_TREADY(ch_y_TREADY),
        .data_p2(data_p2_17),
        .\data_p2_reg[0]_0 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_255),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TLAST(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TLAST),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized0_34 regslice_both_ch_y_V_strb_V_U
       (.D({grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_227,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_228,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_229,grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_230}),
        .E(load_p2_1),
        .ack_in_t_reg_0(regslice_both_ch_y_V_strb_V_U_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_y_TDATA_reg1(ch_y_TDATA_reg1),
        .ch_y_TREADY(ch_y_TREADY),
        .ch_y_TSTRB(ch_y_TSTRB),
        .ch_y_TSTRB_reg(ch_y_TSTRB_reg),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TSTRB(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TSTRB),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID));
  design_1_toyuv_0_0_toyuv_regslice_both__parameterized1_35 regslice_both_ch_y_V_user_V_U
       (.ack_in_t_reg_0(regslice_both_ch_y_V_user_V_U_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ch_y_TREADY(ch_y_TREADY),
        .ch_y_TUSER(ch_y_TUSER),
        .\data_p1_reg[0]_0 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_225),
        .\data_p1_reg[1]_0 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_226),
        .data_p2(data_p2_18),
        .\data_p2_reg[0]_0 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_69),
        .\data_p2_reg[1]_0 (grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_n_71),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID));
  FDRE \total_reg_253_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U55_n_31),
        .Q(total_reg_253[0]),
        .R(1'b0));
  FDRE \total_reg_253_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U55_n_21),
        .Q(total_reg_253[10]),
        .R(1'b0));
  FDRE \total_reg_253_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U55_n_20),
        .Q(total_reg_253[11]),
        .R(1'b0));
  FDRE \total_reg_253_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U55_n_19),
        .Q(total_reg_253[12]),
        .R(1'b0));
  FDRE \total_reg_253_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U55_n_18),
        .Q(total_reg_253[13]),
        .R(1'b0));
  FDRE \total_reg_253_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U55_n_17),
        .Q(total_reg_253[14]),
        .R(1'b0));
  FDRE \total_reg_253_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U55_n_16),
        .Q(total_reg_253[15]),
        .R(1'b0));
  FDRE \total_reg_253_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(buff0_reg__1[16]),
        .Q(total_reg_253[16]),
        .R(1'b0));
  FDRE \total_reg_253_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(buff0_reg__1[17]),
        .Q(total_reg_253[17]),
        .R(1'b0));
  FDRE \total_reg_253_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(buff0_reg__1[18]),
        .Q(total_reg_253[18]),
        .R(1'b0));
  FDRE \total_reg_253_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(buff0_reg__1[19]),
        .Q(total_reg_253[19]),
        .R(1'b0));
  FDRE \total_reg_253_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U55_n_30),
        .Q(total_reg_253[1]),
        .R(1'b0));
  FDRE \total_reg_253_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(buff0_reg__1[20]),
        .Q(total_reg_253[20]),
        .R(1'b0));
  FDRE \total_reg_253_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(buff0_reg__1[21]),
        .Q(total_reg_253[21]),
        .R(1'b0));
  FDRE \total_reg_253_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(buff0_reg__1[22]),
        .Q(total_reg_253[22]),
        .R(1'b0));
  FDRE \total_reg_253_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(buff0_reg__1[23]),
        .Q(total_reg_253[23]),
        .R(1'b0));
  FDRE \total_reg_253_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(buff0_reg__1[24]),
        .Q(total_reg_253[24]),
        .R(1'b0));
  FDRE \total_reg_253_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(buff0_reg__1[25]),
        .Q(total_reg_253[25]),
        .R(1'b0));
  FDRE \total_reg_253_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(buff0_reg__1[26]),
        .Q(total_reg_253[26]),
        .R(1'b0));
  FDRE \total_reg_253_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(buff0_reg__1[27]),
        .Q(total_reg_253[27]),
        .R(1'b0));
  FDRE \total_reg_253_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(buff0_reg__1[28]),
        .Q(total_reg_253[28]),
        .R(1'b0));
  FDRE \total_reg_253_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(buff0_reg__1[29]),
        .Q(total_reg_253[29]),
        .R(1'b0));
  FDRE \total_reg_253_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U55_n_29),
        .Q(total_reg_253[2]),
        .R(1'b0));
  FDRE \total_reg_253_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(buff0_reg__1[30]),
        .Q(total_reg_253[30]),
        .R(1'b0));
  FDRE \total_reg_253_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(buff0_reg__1[31]),
        .Q(total_reg_253[31]),
        .R(1'b0));
  FDRE \total_reg_253_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U55_n_28),
        .Q(total_reg_253[3]),
        .R(1'b0));
  FDRE \total_reg_253_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U55_n_27),
        .Q(total_reg_253[4]),
        .R(1'b0));
  FDRE \total_reg_253_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U55_n_26),
        .Q(total_reg_253[5]),
        .R(1'b0));
  FDRE \total_reg_253_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U55_n_25),
        .Q(total_reg_253[6]),
        .R(1'b0));
  FDRE \total_reg_253_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U55_n_24),
        .Q(total_reg_253[7]),
        .R(1'b0));
  FDRE \total_reg_253_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U55_n_23),
        .Q(total_reg_253[8]),
        .R(1'b0));
  FDRE \total_reg_253_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U55_n_22),
        .Q(total_reg_253[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_control_s_axi" *) 
module design_1_toyuv_0_0_toyuv_control_s_axi
   (ap_rst_n_inv,
    interrupt,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    D,
    \int_height_reg[31]_0 ,
    \int_width_reg[31]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_BVALID,
    s_axi_control_RDATA,
    ap_clk,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_ARADDR,
    s_axi_control_WVALID,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    Q,
    ap_done,
    s_axi_control_AWVALID,
    s_axi_control_BREADY,
    ap_rst_n,
    s_axi_control_AWADDR);
  output ap_rst_n_inv;
  output interrupt;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output [1:0]D;
  output [31:0]\int_height_reg[31]_0 ;
  output [31:0]\int_width_reg[31]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_BVALID;
  output [31:0]s_axi_control_RDATA;
  input ap_clk;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input [5:0]s_axi_control_ARADDR;
  input s_axi_control_WVALID;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input [1:0]Q;
  input ap_done;
  input s_axi_control_AWVALID;
  input s_axi_control_BREADY;
  input ap_rst_n;
  input [3:0]s_axi_control_AWADDR;

  wire [1:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire int_auto_restart_i_2_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire [31:0]int_height0;
  wire \int_height[31]_i_1_n_0 ;
  wire [31:0]\int_height_reg[31]_0 ;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_isr_reg_n_0_[1] ;
  wire int_task_ap_done0__3;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_0;
  wire int_task_ap_done_i_3_n_0;
  wire [31:0]int_width0;
  wire \int_width[31]_i_1_n_0 ;
  wire [31:0]\int_width_reg[31]_0 ;
  wire interrupt;
  wire p_0_in;
  wire [7:2]p_3_in;
  wire [9:0]rdata;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [3:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire waddr;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_control_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    ack_in_t_i_1__40
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(ap_done),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_3_in[7]),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_3_in[2]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h4F44)) 
    int_ap_ready_i_1
       (.I0(p_3_in[7]),
        .I1(ap_done),
        .I2(int_task_ap_done0__3),
        .I3(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_3_in[7]),
        .I1(ap_done),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    int_ap_start_i_3
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(int_auto_restart_i_2_n_0),
        .I3(\waddr_reg_n_0_[2] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(int_auto_restart_i_2_n_0),
        .I3(s_axi_control_WSTRB[0]),
        .I4(p_3_in[7]),
        .O(int_auto_restart_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[3] ),
        .O(int_auto_restart_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_3_in[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(int_auto_restart_i_2_n_0),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_height_reg[31]_0 [0]),
        .O(int_height0[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_height_reg[31]_0 [10]),
        .O(int_height0[10]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_height_reg[31]_0 [11]),
        .O(int_height0[11]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_height_reg[31]_0 [12]),
        .O(int_height0[12]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_height_reg[31]_0 [13]),
        .O(int_height0[13]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_height_reg[31]_0 [14]),
        .O(int_height0[14]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_height_reg[31]_0 [15]),
        .O(int_height0[15]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_height_reg[31]_0 [16]),
        .O(int_height0[16]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_height_reg[31]_0 [17]),
        .O(int_height0[17]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_height_reg[31]_0 [18]),
        .O(int_height0[18]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_height_reg[31]_0 [19]),
        .O(int_height0[19]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_height_reg[31]_0 [1]),
        .O(int_height0[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_height_reg[31]_0 [20]),
        .O(int_height0[20]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_height_reg[31]_0 [21]),
        .O(int_height0[21]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_height_reg[31]_0 [22]),
        .O(int_height0[22]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_height_reg[31]_0 [23]),
        .O(int_height0[23]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_height_reg[31]_0 [24]),
        .O(int_height0[24]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_height_reg[31]_0 [25]),
        .O(int_height0[25]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_height_reg[31]_0 [26]),
        .O(int_height0[26]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_height_reg[31]_0 [27]),
        .O(int_height0[27]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_height_reg[31]_0 [28]),
        .O(int_height0[28]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_height_reg[31]_0 [29]),
        .O(int_height0[29]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_height_reg[31]_0 [2]),
        .O(int_height0[2]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_height_reg[31]_0 [30]),
        .O(int_height0[30]));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \int_height[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(\int_height[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_height_reg[31]_0 [31]),
        .O(int_height0[31]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_height_reg[31]_0 [3]),
        .O(int_height0[3]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_height_reg[31]_0 [4]),
        .O(int_height0[4]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_height_reg[31]_0 [5]),
        .O(int_height0[5]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_height_reg[31]_0 [6]),
        .O(int_height0[6]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_height_reg[31]_0 [7]),
        .O(int_height0[7]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_height_reg[31]_0 [8]),
        .O(int_height0[8]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_height_reg[31]_0 [9]),
        .O(int_height0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[0] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[0]),
        .Q(\int_height_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[10] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[10]),
        .Q(\int_height_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[11] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[11]),
        .Q(\int_height_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[12] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[12]),
        .Q(\int_height_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[13] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[13]),
        .Q(\int_height_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[14] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[14]),
        .Q(\int_height_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[15] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[15]),
        .Q(\int_height_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[16] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[16]),
        .Q(\int_height_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[17] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[17]),
        .Q(\int_height_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[18] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[18]),
        .Q(\int_height_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[19] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[19]),
        .Q(\int_height_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[1] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[1]),
        .Q(\int_height_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[20] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[20]),
        .Q(\int_height_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[21] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[21]),
        .Q(\int_height_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[22] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[22]),
        .Q(\int_height_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[23] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[23]),
        .Q(\int_height_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[24] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[24]),
        .Q(\int_height_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[25] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[25]),
        .Q(\int_height_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[26] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[26]),
        .Q(\int_height_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[27] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[27]),
        .Q(\int_height_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[28] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[28]),
        .Q(\int_height_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[29] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[29]),
        .Q(\int_height_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[2] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[2]),
        .Q(\int_height_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[30] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[30]),
        .Q(\int_height_reg[31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[31] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[31]),
        .Q(\int_height_reg[31]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[3] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[3]),
        .Q(\int_height_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[4] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[4]),
        .Q(\int_height_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[5] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[5]),
        .Q(\int_height_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[6] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[6]),
        .Q(\int_height_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[7] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[7]),
        .Q(\int_height_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[8] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[8]),
        .Q(\int_height_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[9] 
       (.C(ap_clk),
        .CE(\int_height[31]_i_1_n_0 ),
        .D(int_height0[9]),
        .Q(\int_height_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(\waddr_reg_n_0_[5] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_0),
        .I1(\int_isr_reg_n_0_[1] ),
        .I2(\int_isr_reg_n_0_[0] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(ap_done),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[2] ),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr7_out),
        .I2(p_0_in),
        .I3(ap_done),
        .I4(\int_isr_reg_n_0_[1] ),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7520FFFF75207520)) 
    int_task_ap_done_i_1
       (.I0(auto_restart_status_reg_n_0),
        .I1(p_3_in[2]),
        .I2(ap_idle),
        .I3(ap_done),
        .I4(int_task_ap_done0__3),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    int_task_ap_done_i_2
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(int_task_ap_done_i_3_n_0),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(ar_hs),
        .O(int_task_ap_done0__3));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'hE)) 
    int_task_ap_done_i_3
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .O(int_task_ap_done_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done__0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_width_reg[31]_0 [0]),
        .O(int_width0[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_width_reg[31]_0 [10]),
        .O(int_width0[10]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_width_reg[31]_0 [11]),
        .O(int_width0[11]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_width_reg[31]_0 [12]),
        .O(int_width0[12]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_width_reg[31]_0 [13]),
        .O(int_width0[13]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_width_reg[31]_0 [14]),
        .O(int_width0[14]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_width_reg[31]_0 [15]),
        .O(int_width0[15]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_width_reg[31]_0 [16]),
        .O(int_width0[16]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_width_reg[31]_0 [17]),
        .O(int_width0[17]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_width_reg[31]_0 [18]),
        .O(int_width0[18]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_width_reg[31]_0 [19]),
        .O(int_width0[19]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_width_reg[31]_0 [1]),
        .O(int_width0[1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_width_reg[31]_0 [20]),
        .O(int_width0[20]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_width_reg[31]_0 [21]),
        .O(int_width0[21]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_width_reg[31]_0 [22]),
        .O(int_width0[22]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_width_reg[31]_0 [23]),
        .O(int_width0[23]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_width_reg[31]_0 [24]),
        .O(int_width0[24]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_width_reg[31]_0 [25]),
        .O(int_width0[25]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_width_reg[31]_0 [26]),
        .O(int_width0[26]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_width_reg[31]_0 [27]),
        .O(int_width0[27]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_width_reg[31]_0 [28]),
        .O(int_width0[28]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_width_reg[31]_0 [29]),
        .O(int_width0[29]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_width_reg[31]_0 [2]),
        .O(int_width0[2]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_width_reg[31]_0 [30]),
        .O(int_width0[30]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \int_width[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(s_axi_control_WVALID),
        .I5(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\int_width[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_width_reg[31]_0 [31]),
        .O(int_width0[31]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_width_reg[31]_0 [3]),
        .O(int_width0[3]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_width_reg[31]_0 [4]),
        .O(int_width0[4]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_width_reg[31]_0 [5]),
        .O(int_width0[5]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_width_reg[31]_0 [6]),
        .O(int_width0[6]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_width_reg[31]_0 [7]),
        .O(int_width0[7]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_width_reg[31]_0 [8]),
        .O(int_width0[8]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_width_reg[31]_0 [9]),
        .O(int_width0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[0] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[0]),
        .Q(\int_width_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[10] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[10]),
        .Q(\int_width_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[11] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[11]),
        .Q(\int_width_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[12] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[12]),
        .Q(\int_width_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[13] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[13]),
        .Q(\int_width_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[14] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[14]),
        .Q(\int_width_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[15] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[15]),
        .Q(\int_width_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[16] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[16]),
        .Q(\int_width_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[17] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[17]),
        .Q(\int_width_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[18] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[18]),
        .Q(\int_width_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[19] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[19]),
        .Q(\int_width_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[1] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[1]),
        .Q(\int_width_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[20] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[20]),
        .Q(\int_width_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[21] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[21]),
        .Q(\int_width_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[22] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[22]),
        .Q(\int_width_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[23] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[23]),
        .Q(\int_width_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[24] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[24]),
        .Q(\int_width_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[25] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[25]),
        .Q(\int_width_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[26] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[26]),
        .Q(\int_width_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[27] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[27]),
        .Q(\int_width_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[28] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[28]),
        .Q(\int_width_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[29] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[29]),
        .Q(\int_width_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[2] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[2]),
        .Q(\int_width_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[30] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[30]),
        .Q(\int_width_reg[31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[31] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[31]),
        .Q(\int_width_reg[31]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[3] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[3]),
        .Q(\int_width_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[4] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[4]),
        .Q(\int_width_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[5] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[5]),
        .Q(\int_width_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[6] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[6]),
        .Q(\int_width_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[7] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[7]),
        .Q(\int_width_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[8] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[8]),
        .Q(\int_width_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[9] 
       (.C(ap_clk),
        .CE(\int_width[31]_i_1_n_0 ),
        .D(int_width0[9]),
        .Q(\int_width_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[0]_i_1 
       (.I0(\int_height_reg[31]_0 [0]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_width_reg[31]_0 [0]),
        .I4(\rdata[9]_i_2_n_0 ),
        .I5(\rdata[0]_i_2_n_0 ),
        .O(rdata[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_2 
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(\int_ier_reg_n_0_[0] ),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(int_gie_reg_n_0),
        .I4(\rdata[31]_i_5_n_0 ),
        .I5(ap_start),
        .O(\rdata[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[10]_i_1 
       (.I0(\int_height_reg[31]_0 [10]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_width_reg[31]_0 [10]),
        .O(\rdata[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[11]_i_1 
       (.I0(\int_height_reg[31]_0 [11]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_width_reg[31]_0 [11]),
        .O(\rdata[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[12]_i_1 
       (.I0(\int_height_reg[31]_0 [12]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_width_reg[31]_0 [12]),
        .O(\rdata[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[13]_i_1 
       (.I0(\int_height_reg[31]_0 [13]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_width_reg[31]_0 [13]),
        .O(\rdata[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[14]_i_1 
       (.I0(\int_height_reg[31]_0 [14]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_width_reg[31]_0 [14]),
        .O(\rdata[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[15]_i_1 
       (.I0(\int_height_reg[31]_0 [15]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_width_reg[31]_0 [15]),
        .O(\rdata[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[16]_i_1 
       (.I0(\int_height_reg[31]_0 [16]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_width_reg[31]_0 [16]),
        .O(\rdata[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[17]_i_1 
       (.I0(\int_height_reg[31]_0 [17]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_width_reg[31]_0 [17]),
        .O(\rdata[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[18]_i_1 
       (.I0(\int_height_reg[31]_0 [18]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_width_reg[31]_0 [18]),
        .O(\rdata[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[19]_i_1 
       (.I0(\int_height_reg[31]_0 [19]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_width_reg[31]_0 [19]),
        .O(\rdata[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \rdata[1]_i_1 
       (.I0(\int_height_reg[31]_0 [1]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_width_reg[31]_0 [1]),
        .I4(\rdata[9]_i_2_n_0 ),
        .I5(\rdata[1]_i_2_n_0 ),
        .O(rdata[1]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[1]_i_2 
       (.I0(\int_isr_reg_n_0_[1] ),
        .I1(p_0_in),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(int_task_ap_done__0),
        .I4(\rdata[31]_i_5_n_0 ),
        .O(\rdata[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[20]_i_1 
       (.I0(\int_height_reg[31]_0 [20]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_width_reg[31]_0 [20]),
        .O(\rdata[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[21]_i_1 
       (.I0(\int_height_reg[31]_0 [21]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_width_reg[31]_0 [21]),
        .O(\rdata[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[22]_i_1 
       (.I0(\int_height_reg[31]_0 [22]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_width_reg[31]_0 [22]),
        .O(\rdata[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[23]_i_1 
       (.I0(\int_height_reg[31]_0 [23]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_width_reg[31]_0 [23]),
        .O(\rdata[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[24]_i_1 
       (.I0(\int_height_reg[31]_0 [24]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_width_reg[31]_0 [24]),
        .O(\rdata[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[25]_i_1 
       (.I0(\int_height_reg[31]_0 [25]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_width_reg[31]_0 [25]),
        .O(\rdata[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[26]_i_1 
       (.I0(\int_height_reg[31]_0 [26]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_width_reg[31]_0 [26]),
        .O(\rdata[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[27]_i_1 
       (.I0(\int_height_reg[31]_0 [27]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_width_reg[31]_0 [27]),
        .O(\rdata[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[28]_i_1 
       (.I0(\int_height_reg[31]_0 [28]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_width_reg[31]_0 [28]),
        .O(\rdata[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[29]_i_1 
       (.I0(\int_height_reg[31]_0 [29]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_width_reg[31]_0 [29]),
        .O(\rdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \rdata[2]_i_1 
       (.I0(\int_height_reg[31]_0 [2]),
        .I1(\int_width_reg[31]_0 [2]),
        .I2(\rdata[9]_i_2_n_0 ),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(p_3_in[2]),
        .I5(\rdata[31]_i_4_n_0 ),
        .O(rdata[2]));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[30]_i_1 
       (.I0(\int_height_reg[31]_0 [30]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_width_reg[31]_0 [30]),
        .O(\rdata[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \rdata[31]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[31]_i_3 
       (.I0(\int_height_reg[31]_0 [31]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_width_reg[31]_0 [31]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFFFE)) 
    \rdata[31]_i_4 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEA)) 
    \rdata[31]_i_5 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \rdata[3]_i_1 
       (.I0(\int_height_reg[31]_0 [3]),
        .I1(\int_width_reg[31]_0 [3]),
        .I2(\rdata[9]_i_2_n_0 ),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(int_ap_ready__0),
        .I5(\rdata[31]_i_4_n_0 ),
        .O(rdata[3]));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[4]_i_1 
       (.I0(\int_height_reg[31]_0 [4]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_width_reg[31]_0 [4]),
        .O(\rdata[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[5]_i_1 
       (.I0(\int_height_reg[31]_0 [5]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_width_reg[31]_0 [5]),
        .O(\rdata[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[6]_i_1 
       (.I0(\int_height_reg[31]_0 [6]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_width_reg[31]_0 [6]),
        .O(\rdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \rdata[7]_i_1 
       (.I0(\int_height_reg[31]_0 [7]),
        .I1(\int_width_reg[31]_0 [7]),
        .I2(\rdata[9]_i_2_n_0 ),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(p_3_in[7]),
        .I5(\rdata[31]_i_4_n_0 ),
        .O(rdata[7]));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[8]_i_1 
       (.I0(\int_height_reg[31]_0 [8]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(\int_width_reg[31]_0 [8]),
        .O(\rdata[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \rdata[9]_i_1 
       (.I0(\int_height_reg[31]_0 [9]),
        .I1(\int_width_reg[31]_0 [9]),
        .I2(\rdata[9]_i_2_n_0 ),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(interrupt),
        .I5(\rdata[31]_i_4_n_0 ),
        .O(rdata[9]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdata[9]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .O(\rdata[9]_i_2_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_flow_control_loop_pipe_sequential_init" *) 
module design_1_toyuv_0_0_toyuv_flow_control_loop_pipe_sequential_init
   (ap_rst_n_0,
    ap_block_pp0_stage0_11001,
    SR,
    E,
    D,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_ready,
    ap_done_cache_reg_0,
    \ap_CS_fsm_reg[3] ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ap_enable_reg_pp0_iter1_reg,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg,
    ap_loop_exit_ready_pp0_iter7_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter1_reg_1,
    ap_enable_reg_pp0_iter1_reg_2,
    ap_enable_reg_pp0_iter1_reg_3,
    Q,
    \i_fu_186_reg[30]_i_4_0 ,
    \ap_CS_fsm_reg[5] ,
    ap_done);
  output ap_rst_n_0;
  output ap_block_pp0_stage0_11001;
  output [0:0]SR;
  output [0:0]E;
  output [30:0]D;
  output grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_ready;
  output [1:0]ap_done_cache_reg_0;
  output \ap_CS_fsm_reg[3] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1_reg;
  input grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter7_reg;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_enable_reg_pp0_iter1_reg_1;
  input [0:0]ap_enable_reg_pp0_iter1_reg_2;
  input [0:0]ap_enable_reg_pp0_iter1_reg_3;
  input [30:0]Q;
  input [31:0]\i_fu_186_reg[30]_i_4_0 ;
  input [2:0]\ap_CS_fsm_reg[5] ;
  input ap_done;

  wire [30:0]D;
  wire [0:0]E;
  wire [30:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[3] ;
  wire [2:0]\ap_CS_fsm_reg[5] ;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_done;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_0;
  wire [1:0]ap_done_cache_reg_0;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_2;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_3;
  wire ap_loop_exit_ready_pp0_iter7_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_ready;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg;
  wire \i_fu_186[30]_i_10_n_0 ;
  wire \i_fu_186[30]_i_11_n_0 ;
  wire \i_fu_186[30]_i_12_n_0 ;
  wire \i_fu_186[30]_i_13_n_0 ;
  wire \i_fu_186[30]_i_14_n_0 ;
  wire \i_fu_186[30]_i_15_n_0 ;
  wire \i_fu_186[30]_i_16_n_0 ;
  wire \i_fu_186[30]_i_18_n_0 ;
  wire \i_fu_186[30]_i_19_n_0 ;
  wire \i_fu_186[30]_i_20_n_0 ;
  wire \i_fu_186[30]_i_21_n_0 ;
  wire \i_fu_186[30]_i_22_n_0 ;
  wire \i_fu_186[30]_i_23_n_0 ;
  wire \i_fu_186[30]_i_24_n_0 ;
  wire \i_fu_186[30]_i_25_n_0 ;
  wire \i_fu_186[30]_i_27_n_0 ;
  wire \i_fu_186[30]_i_28_n_0 ;
  wire \i_fu_186[30]_i_29_n_0 ;
  wire \i_fu_186[30]_i_30_n_0 ;
  wire \i_fu_186[30]_i_31_n_0 ;
  wire \i_fu_186[30]_i_32_n_0 ;
  wire \i_fu_186[30]_i_33_n_0 ;
  wire \i_fu_186[30]_i_34_n_0 ;
  wire \i_fu_186[30]_i_35_n_0 ;
  wire \i_fu_186[30]_i_36_n_0 ;
  wire \i_fu_186[30]_i_37_n_0 ;
  wire \i_fu_186[30]_i_38_n_0 ;
  wire \i_fu_186[30]_i_39_n_0 ;
  wire \i_fu_186[30]_i_40_n_0 ;
  wire \i_fu_186[30]_i_41_n_0 ;
  wire \i_fu_186[30]_i_42_n_0 ;
  wire \i_fu_186[30]_i_9_n_0 ;
  wire \i_fu_186_reg[12]_i_1_n_0 ;
  wire \i_fu_186_reg[12]_i_1_n_1 ;
  wire \i_fu_186_reg[12]_i_1_n_2 ;
  wire \i_fu_186_reg[12]_i_1_n_3 ;
  wire \i_fu_186_reg[16]_i_1_n_0 ;
  wire \i_fu_186_reg[16]_i_1_n_1 ;
  wire \i_fu_186_reg[16]_i_1_n_2 ;
  wire \i_fu_186_reg[16]_i_1_n_3 ;
  wire \i_fu_186_reg[20]_i_1_n_0 ;
  wire \i_fu_186_reg[20]_i_1_n_1 ;
  wire \i_fu_186_reg[20]_i_1_n_2 ;
  wire \i_fu_186_reg[20]_i_1_n_3 ;
  wire \i_fu_186_reg[24]_i_1_n_0 ;
  wire \i_fu_186_reg[24]_i_1_n_1 ;
  wire \i_fu_186_reg[24]_i_1_n_2 ;
  wire \i_fu_186_reg[24]_i_1_n_3 ;
  wire \i_fu_186_reg[28]_i_1_n_0 ;
  wire \i_fu_186_reg[28]_i_1_n_1 ;
  wire \i_fu_186_reg[28]_i_1_n_2 ;
  wire \i_fu_186_reg[28]_i_1_n_3 ;
  wire \i_fu_186_reg[30]_i_17_n_0 ;
  wire \i_fu_186_reg[30]_i_17_n_1 ;
  wire \i_fu_186_reg[30]_i_17_n_2 ;
  wire \i_fu_186_reg[30]_i_17_n_3 ;
  wire \i_fu_186_reg[30]_i_26_n_0 ;
  wire \i_fu_186_reg[30]_i_26_n_1 ;
  wire \i_fu_186_reg[30]_i_26_n_2 ;
  wire \i_fu_186_reg[30]_i_26_n_3 ;
  wire \i_fu_186_reg[30]_i_3_n_3 ;
  wire [31:0]\i_fu_186_reg[30]_i_4_0 ;
  wire \i_fu_186_reg[30]_i_4_n_1 ;
  wire \i_fu_186_reg[30]_i_4_n_2 ;
  wire \i_fu_186_reg[30]_i_4_n_3 ;
  wire \i_fu_186_reg[30]_i_8_n_0 ;
  wire \i_fu_186_reg[30]_i_8_n_1 ;
  wire \i_fu_186_reg[30]_i_8_n_2 ;
  wire \i_fu_186_reg[30]_i_8_n_3 ;
  wire \i_fu_186_reg[4]_i_1_n_0 ;
  wire \i_fu_186_reg[4]_i_1_n_1 ;
  wire \i_fu_186_reg[4]_i_1_n_2 ;
  wire \i_fu_186_reg[4]_i_1_n_3 ;
  wire \i_fu_186_reg[8]_i_1_n_0 ;
  wire \i_fu_186_reg[8]_i_1_n_1 ;
  wire \i_fu_186_reg[8]_i_1_n_2 ;
  wire \i_fu_186_reg[8]_i_1_n_3 ;
  wire icmp_ln24_fu_372_p2;
  wire [30:0]p_0_in;
  wire [3:0]\NLW_i_fu_186_reg[30]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_i_fu_186_reg[30]_i_26_O_UNCONNECTED ;
  wire [3:1]\NLW_i_fu_186_reg[30]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_fu_186_reg[30]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_i_fu_186_reg[30]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_i_fu_186_reg[30]_i_8_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hBBABAAAA)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(\ap_CS_fsm_reg[5] [0]),
        .I1(ap_done_reg1),
        .I2(ap_done_cache),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I4(\ap_CS_fsm_reg[5] [1]),
        .O(ap_done_cache_reg_0[0]));
  LUT6 #(
    .INIT(64'hAE00FFFFAE00AE00)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_done_reg1),
        .I1(ap_done_cache),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(ap_done),
        .I5(\ap_CS_fsm_reg[5] [2]),
        .O(ap_done_cache_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1
       (.I0(ap_done_reg1),
        .I1(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_done_cache_i_2
       (.I0(ap_loop_exit_ready_pp0_iter7_reg),
        .I1(ap_block_pp0_stage0_11001),
        .O(ap_done_reg1));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h88A08800)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(icmp_ln24_fu_372_p2),
        .I3(ap_block_pp0_stage0_11001),
        .I4(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(ap_rst_n_0));
  LUT2 #(
    .INIT(4'h4)) 
    ap_loop_exit_ready_pp0_iter6_reg_reg_srl6_i_1
       (.I0(icmp_ln24_fu_372_p2),
        .I1(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hF5FFF575)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(ap_block_pp0_stage0_11001),
        .I4(ap_loop_exit_ready_pp0_iter7_reg),
        .O(ap_loop_init_int_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[5] [0]),
        .I1(icmp_ln24_fu_372_p2),
        .I2(ap_block_pp0_stage0_11001),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(\ap_CS_fsm_reg[3] ));
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_186[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_186[12]_i_2 
       (.I0(Q[12]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(p_0_in[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_186[12]_i_3 
       (.I0(Q[11]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(p_0_in[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_186[12]_i_4 
       (.I0(Q[10]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(p_0_in[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_186[12]_i_5 
       (.I0(Q[9]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(p_0_in[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_186[16]_i_2 
       (.I0(Q[16]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(p_0_in[16]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_186[16]_i_3 
       (.I0(Q[15]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(p_0_in[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_186[16]_i_4 
       (.I0(Q[14]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(p_0_in[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_186[16]_i_5 
       (.I0(Q[13]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(p_0_in[13]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_186[20]_i_2 
       (.I0(Q[20]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(p_0_in[20]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_186[20]_i_3 
       (.I0(Q[19]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(p_0_in[19]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_186[20]_i_4 
       (.I0(Q[18]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(p_0_in[18]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_186[20]_i_5 
       (.I0(Q[17]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(p_0_in[17]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_186[24]_i_2 
       (.I0(Q[24]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(p_0_in[24]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_186[24]_i_3 
       (.I0(Q[23]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(p_0_in[23]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_186[24]_i_4 
       (.I0(Q[22]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(p_0_in[22]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_186[24]_i_5 
       (.I0(Q[21]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(p_0_in[21]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_186[28]_i_2 
       (.I0(Q[28]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(p_0_in[28]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_186[28]_i_3 
       (.I0(Q[27]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(p_0_in[27]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_186[28]_i_4 
       (.I0(Q[26]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(p_0_in[26]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_186[28]_i_5 
       (.I0(Q[25]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(p_0_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \i_fu_186[30]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I2(icmp_ln24_fu_372_p2),
        .I3(ap_block_pp0_stage0_11001),
        .O(SR));
  LUT6 #(
    .INIT(64'hFC404040FCF4F4F4)) 
    \i_fu_186[30]_i_10 
       (.I0(Q[28]),
        .I1(\i_fu_186_reg[30]_i_4_0 [28]),
        .I2(\i_fu_186_reg[30]_i_4_0 [29]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[29]),
        .O(\i_fu_186[30]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFC404040FCF4F4F4)) 
    \i_fu_186[30]_i_11 
       (.I0(Q[26]),
        .I1(\i_fu_186_reg[30]_i_4_0 [26]),
        .I2(\i_fu_186_reg[30]_i_4_0 [27]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[27]),
        .O(\i_fu_186[30]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFC404040FCF4F4F4)) 
    \i_fu_186[30]_i_12 
       (.I0(Q[24]),
        .I1(\i_fu_186_reg[30]_i_4_0 [24]),
        .I2(\i_fu_186_reg[30]_i_4_0 [25]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[25]),
        .O(\i_fu_186[30]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h0000708F)) 
    \i_fu_186[30]_i_13 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[30]),
        .I3(\i_fu_186_reg[30]_i_4_0 [30]),
        .I4(\i_fu_186_reg[30]_i_4_0 [31]),
        .O(\i_fu_186[30]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h2A15000000C02AD5)) 
    \i_fu_186[30]_i_14 
       (.I0(Q[29]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I3(\i_fu_186_reg[30]_i_4_0 [29]),
        .I4(Q[28]),
        .I5(\i_fu_186_reg[30]_i_4_0 [28]),
        .O(\i_fu_186[30]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h2A15000000C02AD5)) 
    \i_fu_186[30]_i_15 
       (.I0(Q[27]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I3(\i_fu_186_reg[30]_i_4_0 [27]),
        .I4(Q[26]),
        .I5(\i_fu_186_reg[30]_i_4_0 [26]),
        .O(\i_fu_186[30]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h2A15000000C02AD5)) 
    \i_fu_186[30]_i_16 
       (.I0(Q[25]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I3(\i_fu_186_reg[30]_i_4_0 [25]),
        .I4(Q[24]),
        .I5(\i_fu_186_reg[30]_i_4_0 [24]),
        .O(\i_fu_186[30]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFC404040FCF4F4F4)) 
    \i_fu_186[30]_i_18 
       (.I0(Q[22]),
        .I1(\i_fu_186_reg[30]_i_4_0 [22]),
        .I2(\i_fu_186_reg[30]_i_4_0 [23]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[23]),
        .O(\i_fu_186[30]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFC404040FCF4F4F4)) 
    \i_fu_186[30]_i_19 
       (.I0(Q[20]),
        .I1(\i_fu_186_reg[30]_i_4_0 [20]),
        .I2(\i_fu_186_reg[30]_i_4_0 [21]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[21]),
        .O(\i_fu_186[30]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \i_fu_186[30]_i_2 
       (.I0(icmp_ln24_fu_372_p2),
        .I1(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I2(ap_block_pp0_stage0_11001),
        .O(E));
  LUT6 #(
    .INIT(64'hFC404040FCF4F4F4)) 
    \i_fu_186[30]_i_20 
       (.I0(Q[18]),
        .I1(\i_fu_186_reg[30]_i_4_0 [18]),
        .I2(\i_fu_186_reg[30]_i_4_0 [19]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[19]),
        .O(\i_fu_186[30]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFC404040FCF4F4F4)) 
    \i_fu_186[30]_i_21 
       (.I0(Q[16]),
        .I1(\i_fu_186_reg[30]_i_4_0 [16]),
        .I2(\i_fu_186_reg[30]_i_4_0 [17]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[17]),
        .O(\i_fu_186[30]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h2A15000000C02AD5)) 
    \i_fu_186[30]_i_22 
       (.I0(Q[23]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I3(\i_fu_186_reg[30]_i_4_0 [23]),
        .I4(Q[22]),
        .I5(\i_fu_186_reg[30]_i_4_0 [22]),
        .O(\i_fu_186[30]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h2A15000000C02AD5)) 
    \i_fu_186[30]_i_23 
       (.I0(Q[21]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I3(\i_fu_186_reg[30]_i_4_0 [21]),
        .I4(Q[20]),
        .I5(\i_fu_186_reg[30]_i_4_0 [20]),
        .O(\i_fu_186[30]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h2A15000000C02AD5)) 
    \i_fu_186[30]_i_24 
       (.I0(Q[19]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I3(\i_fu_186_reg[30]_i_4_0 [19]),
        .I4(Q[18]),
        .I5(\i_fu_186_reg[30]_i_4_0 [18]),
        .O(\i_fu_186[30]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h2A15000000C02AD5)) 
    \i_fu_186[30]_i_25 
       (.I0(Q[17]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I3(\i_fu_186_reg[30]_i_4_0 [17]),
        .I4(Q[16]),
        .I5(\i_fu_186_reg[30]_i_4_0 [16]),
        .O(\i_fu_186[30]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFC404040FCF4F4F4)) 
    \i_fu_186[30]_i_27 
       (.I0(Q[14]),
        .I1(\i_fu_186_reg[30]_i_4_0 [14]),
        .I2(\i_fu_186_reg[30]_i_4_0 [15]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[15]),
        .O(\i_fu_186[30]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFC404040FCF4F4F4)) 
    \i_fu_186[30]_i_28 
       (.I0(Q[12]),
        .I1(\i_fu_186_reg[30]_i_4_0 [12]),
        .I2(\i_fu_186_reg[30]_i_4_0 [13]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[13]),
        .O(\i_fu_186[30]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFC404040FCF4F4F4)) 
    \i_fu_186[30]_i_29 
       (.I0(Q[10]),
        .I1(\i_fu_186_reg[30]_i_4_0 [10]),
        .I2(\i_fu_186_reg[30]_i_4_0 [11]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[11]),
        .O(\i_fu_186[30]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFC404040FCF4F4F4)) 
    \i_fu_186[30]_i_30 
       (.I0(Q[8]),
        .I1(\i_fu_186_reg[30]_i_4_0 [8]),
        .I2(\i_fu_186_reg[30]_i_4_0 [9]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[9]),
        .O(\i_fu_186[30]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h2A15000000C02AD5)) 
    \i_fu_186[30]_i_31 
       (.I0(Q[15]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I3(\i_fu_186_reg[30]_i_4_0 [15]),
        .I4(Q[14]),
        .I5(\i_fu_186_reg[30]_i_4_0 [14]),
        .O(\i_fu_186[30]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h2A15000000C02AD5)) 
    \i_fu_186[30]_i_32 
       (.I0(Q[13]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I3(\i_fu_186_reg[30]_i_4_0 [13]),
        .I4(Q[12]),
        .I5(\i_fu_186_reg[30]_i_4_0 [12]),
        .O(\i_fu_186[30]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h2A15000000C02AD5)) 
    \i_fu_186[30]_i_33 
       (.I0(Q[11]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I3(\i_fu_186_reg[30]_i_4_0 [11]),
        .I4(Q[10]),
        .I5(\i_fu_186_reg[30]_i_4_0 [10]),
        .O(\i_fu_186[30]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h2A15000000C02AD5)) 
    \i_fu_186[30]_i_34 
       (.I0(Q[9]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I3(\i_fu_186_reg[30]_i_4_0 [9]),
        .I4(Q[8]),
        .I5(\i_fu_186_reg[30]_i_4_0 [8]),
        .O(\i_fu_186[30]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hFC404040FCF4F4F4)) 
    \i_fu_186[30]_i_35 
       (.I0(Q[6]),
        .I1(\i_fu_186_reg[30]_i_4_0 [6]),
        .I2(\i_fu_186_reg[30]_i_4_0 [7]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[7]),
        .O(\i_fu_186[30]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFC404040FCF4F4F4)) 
    \i_fu_186[30]_i_36 
       (.I0(Q[4]),
        .I1(\i_fu_186_reg[30]_i_4_0 [4]),
        .I2(\i_fu_186_reg[30]_i_4_0 [5]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[5]),
        .O(\i_fu_186[30]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hFC404040FCF4F4F4)) 
    \i_fu_186[30]_i_37 
       (.I0(Q[2]),
        .I1(\i_fu_186_reg[30]_i_4_0 [2]),
        .I2(\i_fu_186_reg[30]_i_4_0 [3]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[3]),
        .O(\i_fu_186[30]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hFC404040FCF4F4F4)) 
    \i_fu_186[30]_i_38 
       (.I0(Q[0]),
        .I1(\i_fu_186_reg[30]_i_4_0 [0]),
        .I2(\i_fu_186_reg[30]_i_4_0 [1]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[1]),
        .O(\i_fu_186[30]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h2A15000000C02AD5)) 
    \i_fu_186[30]_i_39 
       (.I0(Q[7]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I3(\i_fu_186_reg[30]_i_4_0 [7]),
        .I4(Q[6]),
        .I5(\i_fu_186_reg[30]_i_4_0 [6]),
        .O(\i_fu_186[30]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h2A15000000C02AD5)) 
    \i_fu_186[30]_i_40 
       (.I0(Q[5]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I3(\i_fu_186_reg[30]_i_4_0 [5]),
        .I4(Q[4]),
        .I5(\i_fu_186_reg[30]_i_4_0 [4]),
        .O(\i_fu_186[30]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h2A15000000C02AD5)) 
    \i_fu_186[30]_i_41 
       (.I0(Q[3]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I3(\i_fu_186_reg[30]_i_4_0 [3]),
        .I4(Q[2]),
        .I5(\i_fu_186_reg[30]_i_4_0 [2]),
        .O(\i_fu_186[30]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h2A15000000C02AD5)) 
    \i_fu_186[30]_i_42 
       (.I0(Q[1]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .I3(\i_fu_186_reg[30]_i_4_0 [1]),
        .I4(Q[0]),
        .I5(\i_fu_186_reg[30]_i_4_0 [0]),
        .O(\i_fu_186[30]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'hEEFEFEFE)) 
    \i_fu_186[30]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(ap_enable_reg_pp0_iter1_reg_1),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter1_reg_2),
        .I4(ap_enable_reg_pp0_iter1_reg_3),
        .O(ap_block_pp0_stage0_11001));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_186[30]_i_6 
       (.I0(Q[30]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(p_0_in[30]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_186[30]_i_7 
       (.I0(Q[29]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(p_0_in[29]));
  LUT5 #(
    .INIT(32'h44040404)) 
    \i_fu_186[30]_i_9 
       (.I0(\i_fu_186_reg[30]_i_4_0 [31]),
        .I1(\i_fu_186_reg[30]_i_4_0 [30]),
        .I2(Q[30]),
        .I3(ap_loop_init_int),
        .I4(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(\i_fu_186[30]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_186[4]_i_2 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(p_0_in[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_186[4]_i_3 
       (.I0(Q[4]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(p_0_in[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_186[4]_i_4 
       (.I0(Q[3]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(p_0_in[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_186[4]_i_5 
       (.I0(Q[2]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(p_0_in[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_186[4]_i_6 
       (.I0(Q[1]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(p_0_in[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_186[8]_i_2 
       (.I0(Q[8]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(p_0_in[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_186[8]_i_3 
       (.I0(Q[7]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(p_0_in[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_186[8]_i_4 
       (.I0(Q[6]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(p_0_in[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_186[8]_i_5 
       (.I0(Q[5]),
        .I1(ap_loop_init_int),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .O(p_0_in[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_186_reg[12]_i_1 
       (.CI(\i_fu_186_reg[8]_i_1_n_0 ),
        .CO({\i_fu_186_reg[12]_i_1_n_0 ,\i_fu_186_reg[12]_i_1_n_1 ,\i_fu_186_reg[12]_i_1_n_2 ,\i_fu_186_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[12:9]),
        .S(p_0_in[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_186_reg[16]_i_1 
       (.CI(\i_fu_186_reg[12]_i_1_n_0 ),
        .CO({\i_fu_186_reg[16]_i_1_n_0 ,\i_fu_186_reg[16]_i_1_n_1 ,\i_fu_186_reg[16]_i_1_n_2 ,\i_fu_186_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[16:13]),
        .S(p_0_in[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_186_reg[20]_i_1 
       (.CI(\i_fu_186_reg[16]_i_1_n_0 ),
        .CO({\i_fu_186_reg[20]_i_1_n_0 ,\i_fu_186_reg[20]_i_1_n_1 ,\i_fu_186_reg[20]_i_1_n_2 ,\i_fu_186_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[20:17]),
        .S(p_0_in[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_186_reg[24]_i_1 
       (.CI(\i_fu_186_reg[20]_i_1_n_0 ),
        .CO({\i_fu_186_reg[24]_i_1_n_0 ,\i_fu_186_reg[24]_i_1_n_1 ,\i_fu_186_reg[24]_i_1_n_2 ,\i_fu_186_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[24:21]),
        .S(p_0_in[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_186_reg[28]_i_1 
       (.CI(\i_fu_186_reg[24]_i_1_n_0 ),
        .CO({\i_fu_186_reg[28]_i_1_n_0 ,\i_fu_186_reg[28]_i_1_n_1 ,\i_fu_186_reg[28]_i_1_n_2 ,\i_fu_186_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[28:25]),
        .S(p_0_in[28:25]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \i_fu_186_reg[30]_i_17 
       (.CI(\i_fu_186_reg[30]_i_26_n_0 ),
        .CO({\i_fu_186_reg[30]_i_17_n_0 ,\i_fu_186_reg[30]_i_17_n_1 ,\i_fu_186_reg[30]_i_17_n_2 ,\i_fu_186_reg[30]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({\i_fu_186[30]_i_27_n_0 ,\i_fu_186[30]_i_28_n_0 ,\i_fu_186[30]_i_29_n_0 ,\i_fu_186[30]_i_30_n_0 }),
        .O(\NLW_i_fu_186_reg[30]_i_17_O_UNCONNECTED [3:0]),
        .S({\i_fu_186[30]_i_31_n_0 ,\i_fu_186[30]_i_32_n_0 ,\i_fu_186[30]_i_33_n_0 ,\i_fu_186[30]_i_34_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \i_fu_186_reg[30]_i_26 
       (.CI(1'b0),
        .CO({\i_fu_186_reg[30]_i_26_n_0 ,\i_fu_186_reg[30]_i_26_n_1 ,\i_fu_186_reg[30]_i_26_n_2 ,\i_fu_186_reg[30]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({\i_fu_186[30]_i_35_n_0 ,\i_fu_186[30]_i_36_n_0 ,\i_fu_186[30]_i_37_n_0 ,\i_fu_186[30]_i_38_n_0 }),
        .O(\NLW_i_fu_186_reg[30]_i_26_O_UNCONNECTED [3:0]),
        .S({\i_fu_186[30]_i_39_n_0 ,\i_fu_186[30]_i_40_n_0 ,\i_fu_186[30]_i_41_n_0 ,\i_fu_186[30]_i_42_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_186_reg[30]_i_3 
       (.CI(\i_fu_186_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_fu_186_reg[30]_i_3_CO_UNCONNECTED [3:1],\i_fu_186_reg[30]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_fu_186_reg[30]_i_3_O_UNCONNECTED [3:2],D[30:29]}),
        .S({1'b0,1'b0,p_0_in[30:29]}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \i_fu_186_reg[30]_i_4 
       (.CI(\i_fu_186_reg[30]_i_8_n_0 ),
        .CO({icmp_ln24_fu_372_p2,\i_fu_186_reg[30]_i_4_n_1 ,\i_fu_186_reg[30]_i_4_n_2 ,\i_fu_186_reg[30]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\i_fu_186[30]_i_9_n_0 ,\i_fu_186[30]_i_10_n_0 ,\i_fu_186[30]_i_11_n_0 ,\i_fu_186[30]_i_12_n_0 }),
        .O(\NLW_i_fu_186_reg[30]_i_4_O_UNCONNECTED [3:0]),
        .S({\i_fu_186[30]_i_13_n_0 ,\i_fu_186[30]_i_14_n_0 ,\i_fu_186[30]_i_15_n_0 ,\i_fu_186[30]_i_16_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \i_fu_186_reg[30]_i_8 
       (.CI(\i_fu_186_reg[30]_i_17_n_0 ),
        .CO({\i_fu_186_reg[30]_i_8_n_0 ,\i_fu_186_reg[30]_i_8_n_1 ,\i_fu_186_reg[30]_i_8_n_2 ,\i_fu_186_reg[30]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\i_fu_186[30]_i_18_n_0 ,\i_fu_186[30]_i_19_n_0 ,\i_fu_186[30]_i_20_n_0 ,\i_fu_186[30]_i_21_n_0 }),
        .O(\NLW_i_fu_186_reg[30]_i_8_O_UNCONNECTED [3:0]),
        .S({\i_fu_186[30]_i_22_n_0 ,\i_fu_186[30]_i_23_n_0 ,\i_fu_186[30]_i_24_n_0 ,\i_fu_186[30]_i_25_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_186_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_fu_186_reg[4]_i_1_n_0 ,\i_fu_186_reg[4]_i_1_n_1 ,\i_fu_186_reg[4]_i_1_n_2 ,\i_fu_186_reg[4]_i_1_n_3 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[4:1]),
        .S(p_0_in[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_186_reg[8]_i_1 
       (.CI(\i_fu_186_reg[4]_i_1_n_0 ),
        .CO({\i_fu_186_reg[8]_i_1_n_0 ,\i_fu_186_reg[8]_i_1_n_1 ,\i_fu_186_reg[8]_i_1_n_2 ,\i_fu_186_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[8:5]),
        .S(p_0_in[8:5]));
endmodule

(* ORIG_REF_NAME = "toyuv_mul_32s_15s_32_2_1" *) 
module design_1_toyuv_0_0_toyuv_mul_32s_15s_32_2_1
   (\buff0_reg[31]_0 ,
    add_ln36_2_reg_1133,
    shl_ln36_4_fu_543_p2,
    Q,
    ap_block_pp0_stage0_subdone,
    ap_clk);
  output [30:0]\buff0_reg[31]_0 ;
  input [1:0]add_ln36_2_reg_1133;
  input [23:0]shl_ln36_4_fu_543_p2;
  input [5:0]Q;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;

  wire [5:0]Q;
  wire [1:0]add_ln36_2_reg_1133;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [30:0]\buff0_reg[31]_0 ;
  wire [23:0]shl_ln36_4_fu_543_p2;
  wire [31:1]tmp_product;
  wire tmp_product__158_carry__0_n_0;
  wire tmp_product__158_carry__0_n_1;
  wire tmp_product__158_carry__0_n_2;
  wire tmp_product__158_carry__0_n_3;
  wire tmp_product__158_carry__0_n_4;
  wire tmp_product__158_carry__0_n_5;
  wire tmp_product__158_carry__0_n_6;
  wire tmp_product__158_carry__0_n_7;
  wire tmp_product__158_carry__1_n_0;
  wire tmp_product__158_carry__1_n_1;
  wire tmp_product__158_carry__1_n_2;
  wire tmp_product__158_carry__1_n_3;
  wire tmp_product__158_carry__1_n_4;
  wire tmp_product__158_carry__1_n_5;
  wire tmp_product__158_carry__1_n_6;
  wire tmp_product__158_carry__1_n_7;
  wire tmp_product__158_carry__2_n_0;
  wire tmp_product__158_carry__2_n_1;
  wire tmp_product__158_carry__2_n_2;
  wire tmp_product__158_carry__2_n_3;
  wire tmp_product__158_carry__2_n_4;
  wire tmp_product__158_carry__2_n_5;
  wire tmp_product__158_carry__2_n_6;
  wire tmp_product__158_carry__2_n_7;
  wire tmp_product__158_carry__3_i_1_n_0;
  wire tmp_product__158_carry__3_n_2;
  wire tmp_product__158_carry__3_n_3;
  wire tmp_product__158_carry__3_n_5;
  wire tmp_product__158_carry__3_n_6;
  wire tmp_product__158_carry__3_n_7;
  wire tmp_product__158_carry_i_1_n_0;
  wire tmp_product__158_carry_n_0;
  wire tmp_product__158_carry_n_1;
  wire tmp_product__158_carry_n_2;
  wire tmp_product__158_carry_n_3;
  wire tmp_product__158_carry_n_4;
  wire tmp_product__158_carry_n_5;
  wire tmp_product__158_carry_n_6;
  wire tmp_product__158_carry_n_7;
  wire tmp_product__195_carry__0_i_10_n_0;
  wire tmp_product__195_carry__0_i_1_n_0;
  wire tmp_product__195_carry__0_i_2_n_0;
  wire tmp_product__195_carry__0_i_3_n_0;
  wire tmp_product__195_carry__0_i_4_n_0;
  wire tmp_product__195_carry__0_i_5_n_0;
  wire tmp_product__195_carry__0_i_6_n_0;
  wire tmp_product__195_carry__0_i_7_n_0;
  wire tmp_product__195_carry__0_i_8_n_0;
  wire tmp_product__195_carry__0_i_9_n_0;
  wire tmp_product__195_carry__0_n_0;
  wire tmp_product__195_carry__0_n_1;
  wire tmp_product__195_carry__0_n_2;
  wire tmp_product__195_carry__0_n_3;
  wire tmp_product__195_carry__1_i_10_n_0;
  wire tmp_product__195_carry__1_i_11_n_0;
  wire tmp_product__195_carry__1_i_12_n_0;
  wire tmp_product__195_carry__1_i_1_n_0;
  wire tmp_product__195_carry__1_i_2_n_0;
  wire tmp_product__195_carry__1_i_3_n_0;
  wire tmp_product__195_carry__1_i_4_n_0;
  wire tmp_product__195_carry__1_i_5_n_0;
  wire tmp_product__195_carry__1_i_6_n_0;
  wire tmp_product__195_carry__1_i_7_n_0;
  wire tmp_product__195_carry__1_i_8_n_0;
  wire tmp_product__195_carry__1_i_9_n_0;
  wire tmp_product__195_carry__1_n_0;
  wire tmp_product__195_carry__1_n_1;
  wire tmp_product__195_carry__1_n_2;
  wire tmp_product__195_carry__1_n_3;
  wire tmp_product__195_carry__2_i_10_n_0;
  wire tmp_product__195_carry__2_i_11_n_0;
  wire tmp_product__195_carry__2_i_12_n_0;
  wire tmp_product__195_carry__2_i_1_n_0;
  wire tmp_product__195_carry__2_i_2_n_0;
  wire tmp_product__195_carry__2_i_3_n_0;
  wire tmp_product__195_carry__2_i_4_n_0;
  wire tmp_product__195_carry__2_i_5_n_0;
  wire tmp_product__195_carry__2_i_6_n_0;
  wire tmp_product__195_carry__2_i_7_n_0;
  wire tmp_product__195_carry__2_i_8_n_0;
  wire tmp_product__195_carry__2_i_9_n_0;
  wire tmp_product__195_carry__2_n_0;
  wire tmp_product__195_carry__2_n_1;
  wire tmp_product__195_carry__2_n_2;
  wire tmp_product__195_carry__2_n_3;
  wire tmp_product__195_carry__3_i_10_n_0;
  wire tmp_product__195_carry__3_i_11_n_0;
  wire tmp_product__195_carry__3_i_12_n_0;
  wire tmp_product__195_carry__3_i_1_n_0;
  wire tmp_product__195_carry__3_i_2_n_0;
  wire tmp_product__195_carry__3_i_3_n_0;
  wire tmp_product__195_carry__3_i_4_n_0;
  wire tmp_product__195_carry__3_i_5_n_0;
  wire tmp_product__195_carry__3_i_6_n_0;
  wire tmp_product__195_carry__3_i_7_n_0;
  wire tmp_product__195_carry__3_i_8_n_0;
  wire tmp_product__195_carry__3_i_9_n_0;
  wire tmp_product__195_carry__3_n_0;
  wire tmp_product__195_carry__3_n_1;
  wire tmp_product__195_carry__3_n_2;
  wire tmp_product__195_carry__3_n_3;
  wire tmp_product__195_carry__4_i_10_n_0;
  wire tmp_product__195_carry__4_i_11_n_0;
  wire tmp_product__195_carry__4_i_12_n_0;
  wire tmp_product__195_carry__4_i_1_n_0;
  wire tmp_product__195_carry__4_i_2_n_0;
  wire tmp_product__195_carry__4_i_3_n_0;
  wire tmp_product__195_carry__4_i_4_n_0;
  wire tmp_product__195_carry__4_i_5_n_0;
  wire tmp_product__195_carry__4_i_6_n_0;
  wire tmp_product__195_carry__4_i_7_n_0;
  wire tmp_product__195_carry__4_i_8_n_0;
  wire tmp_product__195_carry__4_i_9_n_0;
  wire tmp_product__195_carry__4_n_1;
  wire tmp_product__195_carry__4_n_2;
  wire tmp_product__195_carry__4_n_3;
  wire tmp_product__195_carry_i_1_n_0;
  wire tmp_product__195_carry_i_2_n_0;
  wire tmp_product__195_carry_i_3_n_0;
  wire tmp_product__195_carry_i_4_n_0;
  wire tmp_product__195_carry_i_5_n_0;
  wire tmp_product__195_carry_i_6_n_0;
  wire tmp_product__195_carry_i_7_n_0;
  wire tmp_product__195_carry_i_8_n_0;
  wire tmp_product__195_carry_n_0;
  wire tmp_product__195_carry_n_1;
  wire tmp_product__195_carry_n_2;
  wire tmp_product__195_carry_n_3;
  wire tmp_product__91_carry__0_i_1_n_0;
  wire tmp_product__91_carry__0_i_2_n_0;
  wire tmp_product__91_carry__0_i_3_n_0;
  wire tmp_product__91_carry__0_i_4_n_0;
  wire tmp_product__91_carry__0_n_0;
  wire tmp_product__91_carry__0_n_1;
  wire tmp_product__91_carry__0_n_2;
  wire tmp_product__91_carry__0_n_3;
  wire tmp_product__91_carry__0_n_4;
  wire tmp_product__91_carry__0_n_5;
  wire tmp_product__91_carry__0_n_6;
  wire tmp_product__91_carry__0_n_7;
  wire tmp_product__91_carry__1_i_1_n_0;
  wire tmp_product__91_carry__1_i_2_n_0;
  wire tmp_product__91_carry__1_i_3_n_0;
  wire tmp_product__91_carry__1_i_4_n_0;
  wire tmp_product__91_carry__1_n_0;
  wire tmp_product__91_carry__1_n_1;
  wire tmp_product__91_carry__1_n_2;
  wire tmp_product__91_carry__1_n_3;
  wire tmp_product__91_carry__1_n_4;
  wire tmp_product__91_carry__1_n_5;
  wire tmp_product__91_carry__1_n_6;
  wire tmp_product__91_carry__1_n_7;
  wire tmp_product__91_carry__2_i_1_n_0;
  wire tmp_product__91_carry__2_i_2_n_0;
  wire tmp_product__91_carry__2_i_3_n_0;
  wire tmp_product__91_carry__2_i_4_n_0;
  wire tmp_product__91_carry__2_n_0;
  wire tmp_product__91_carry__2_n_1;
  wire tmp_product__91_carry__2_n_2;
  wire tmp_product__91_carry__2_n_3;
  wire tmp_product__91_carry__2_n_4;
  wire tmp_product__91_carry__2_n_5;
  wire tmp_product__91_carry__2_n_6;
  wire tmp_product__91_carry__2_n_7;
  wire tmp_product__91_carry__3_i_1__0_n_0;
  wire tmp_product__91_carry__3_i_2__0_n_0;
  wire tmp_product__91_carry__3_i_3_n_0;
  wire tmp_product__91_carry__3_i_4_n_0;
  wire tmp_product__91_carry__3_n_0;
  wire tmp_product__91_carry__3_n_1;
  wire tmp_product__91_carry__3_n_2;
  wire tmp_product__91_carry__3_n_3;
  wire tmp_product__91_carry__3_n_4;
  wire tmp_product__91_carry__3_n_5;
  wire tmp_product__91_carry__3_n_6;
  wire tmp_product__91_carry__3_n_7;
  wire tmp_product__91_carry__4_i_1__0_n_0;
  wire tmp_product__91_carry__4_i_2__0_n_0;
  wire tmp_product__91_carry__4_i_3__0_n_0;
  wire tmp_product__91_carry__4_n_2;
  wire tmp_product__91_carry__4_n_3;
  wire tmp_product__91_carry__4_n_5;
  wire tmp_product__91_carry__4_n_6;
  wire tmp_product__91_carry__4_n_7;
  wire tmp_product__91_carry_i_1_n_0;
  wire tmp_product__91_carry_i_2__0_n_0;
  wire tmp_product__91_carry_i_3_n_0;
  wire tmp_product__91_carry_n_0;
  wire tmp_product__91_carry_n_1;
  wire tmp_product__91_carry_n_2;
  wire tmp_product__91_carry_n_3;
  wire tmp_product__91_carry_n_4;
  wire tmp_product__91_carry_n_5;
  wire tmp_product__91_carry_n_6;
  wire tmp_product_carry__0_i_1__0_n_0;
  wire tmp_product_carry__0_i_2__0_n_0;
  wire tmp_product_carry__0_i_3__0_n_0;
  wire tmp_product_carry__0_i_4__0_n_0;
  wire tmp_product_carry__0_n_0;
  wire tmp_product_carry__0_n_1;
  wire tmp_product_carry__0_n_2;
  wire tmp_product_carry__0_n_3;
  wire tmp_product_carry__0_n_4;
  wire tmp_product_carry__1_i_1__0_n_0;
  wire tmp_product_carry__1_i_2__0_n_0;
  wire tmp_product_carry__1_i_3__0_n_0;
  wire tmp_product_carry__1_i_4__0_n_0;
  wire tmp_product_carry__1_n_0;
  wire tmp_product_carry__1_n_1;
  wire tmp_product_carry__1_n_2;
  wire tmp_product_carry__1_n_3;
  wire tmp_product_carry__1_n_4;
  wire tmp_product_carry__1_n_5;
  wire tmp_product_carry__1_n_6;
  wire tmp_product_carry__1_n_7;
  wire tmp_product_carry__2_i_1__0_n_0;
  wire tmp_product_carry__2_i_2__0_n_0;
  wire tmp_product_carry__2_i_3__0_n_0;
  wire tmp_product_carry__2_i_4__0_n_0;
  wire tmp_product_carry__2_n_0;
  wire tmp_product_carry__2_n_1;
  wire tmp_product_carry__2_n_2;
  wire tmp_product_carry__2_n_3;
  wire tmp_product_carry__2_n_4;
  wire tmp_product_carry__2_n_5;
  wire tmp_product_carry__2_n_6;
  wire tmp_product_carry__2_n_7;
  wire tmp_product_carry__3_i_1__0_n_0;
  wire tmp_product_carry__3_i_2__0_n_0;
  wire tmp_product_carry__3_i_3__0_n_0;
  wire tmp_product_carry__3_i_4__0_n_0;
  wire tmp_product_carry__3_n_0;
  wire tmp_product_carry__3_n_1;
  wire tmp_product_carry__3_n_2;
  wire tmp_product_carry__3_n_3;
  wire tmp_product_carry__3_n_4;
  wire tmp_product_carry__3_n_5;
  wire tmp_product_carry__3_n_6;
  wire tmp_product_carry__3_n_7;
  wire tmp_product_carry__4_i_1__0_n_0;
  wire tmp_product_carry__4_i_2__0_n_0;
  wire tmp_product_carry__4_i_3__0_n_0;
  wire tmp_product_carry__4_i_4__0_n_0;
  wire tmp_product_carry__4_n_0;
  wire tmp_product_carry__4_n_1;
  wire tmp_product_carry__4_n_2;
  wire tmp_product_carry__4_n_3;
  wire tmp_product_carry__4_n_4;
  wire tmp_product_carry__4_n_5;
  wire tmp_product_carry__4_n_6;
  wire tmp_product_carry__4_n_7;
  wire tmp_product_carry__5_i_1__0_n_0;
  wire tmp_product_carry__5_i_2__0_n_0;
  wire tmp_product_carry__5_i_3__0_n_0;
  wire tmp_product_carry__5_i_4__0_n_0;
  wire tmp_product_carry__5_n_0;
  wire tmp_product_carry__5_n_1;
  wire tmp_product_carry__5_n_2;
  wire tmp_product_carry__5_n_3;
  wire tmp_product_carry__5_n_4;
  wire tmp_product_carry__5_n_5;
  wire tmp_product_carry__5_n_6;
  wire tmp_product_carry__5_n_7;
  wire tmp_product_carry__6_i_1__0_n_0;
  wire tmp_product_carry__6_i_2__0_n_0;
  wire tmp_product_carry__6_i_3__0_n_0;
  wire tmp_product_carry__6_i_4__0_n_0;
  wire tmp_product_carry__6_n_1;
  wire tmp_product_carry__6_n_2;
  wire tmp_product_carry__6_n_3;
  wire tmp_product_carry__6_n_4;
  wire tmp_product_carry__6_n_5;
  wire tmp_product_carry__6_n_6;
  wire tmp_product_carry__6_n_7;
  wire tmp_product_carry_i_1__0_n_0;
  wire tmp_product_carry_i_2__0_n_0;
  wire tmp_product_carry_i_3__0_n_0;
  wire tmp_product_carry_n_0;
  wire tmp_product_carry_n_1;
  wire tmp_product_carry_n_2;
  wire tmp_product_carry_n_3;
  wire [3:2]NLW_tmp_product__158_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_product__158_carry__3_O_UNCONNECTED;
  wire [3:3]NLW_tmp_product__195_carry__4_CO_UNCONNECTED;
  wire [0:0]NLW_tmp_product__91_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_product__91_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_product__91_carry__4_O_UNCONNECTED;
  wire [0:0]NLW_tmp_product_carry_O_UNCONNECTED;
  wire [3:3]NLW_tmp_product_carry__6_CO_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \buff0[7]_i_1 
       (.I0(tmp_product_carry__0_n_4),
        .I1(add_ln36_2_reg_1133[0]),
        .O(tmp_product[7]));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product[10]),
        .Q(\buff0_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product[11]),
        .Q(\buff0_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product[12]),
        .Q(\buff0_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product[13]),
        .Q(\buff0_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product[14]),
        .Q(\buff0_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product[15]),
        .Q(\buff0_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \buff0_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product[16]),
        .Q(\buff0_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \buff0_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product[17]),
        .Q(\buff0_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \buff0_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product[18]),
        .Q(\buff0_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \buff0_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product[19]),
        .Q(\buff0_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product[1]),
        .Q(\buff0_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \buff0_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product[20]),
        .Q(\buff0_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \buff0_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product[21]),
        .Q(\buff0_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \buff0_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product[22]),
        .Q(\buff0_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \buff0_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product[23]),
        .Q(\buff0_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \buff0_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product[24]),
        .Q(\buff0_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \buff0_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product[25]),
        .Q(\buff0_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \buff0_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product[26]),
        .Q(\buff0_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \buff0_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product[27]),
        .Q(\buff0_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \buff0_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product[28]),
        .Q(\buff0_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \buff0_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product[29]),
        .Q(\buff0_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product[2]),
        .Q(\buff0_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \buff0_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product[30]),
        .Q(\buff0_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \buff0_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product[31]),
        .Q(\buff0_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product[3]),
        .Q(\buff0_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product[4]),
        .Q(\buff0_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product[5]),
        .Q(\buff0_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product[6]),
        .Q(\buff0_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product[7]),
        .Q(\buff0_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product[8]),
        .Q(\buff0_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product[9]),
        .Q(\buff0_reg[31]_0 [8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__158_carry
       (.CI(1'b0),
        .CO({tmp_product__158_carry_n_0,tmp_product__158_carry_n_1,tmp_product__158_carry_n_2,tmp_product__158_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_product_carry__2_n_5,1'b0}),
        .O({tmp_product__158_carry_n_4,tmp_product__158_carry_n_5,tmp_product__158_carry_n_6,tmp_product__158_carry_n_7}),
        .S({tmp_product_carry__3_n_7,tmp_product_carry__2_n_4,tmp_product__158_carry_i_1_n_0,tmp_product_carry__2_n_6}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__158_carry__0
       (.CI(tmp_product__158_carry_n_0),
        .CO({tmp_product__158_carry__0_n_0,tmp_product__158_carry__0_n_1,tmp_product__158_carry__0_n_2,tmp_product__158_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_product__158_carry__0_n_4,tmp_product__158_carry__0_n_5,tmp_product__158_carry__0_n_6,tmp_product__158_carry__0_n_7}),
        .S({tmp_product_carry__4_n_7,tmp_product_carry__3_n_4,tmp_product_carry__3_n_5,tmp_product_carry__3_n_6}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__158_carry__1
       (.CI(tmp_product__158_carry__0_n_0),
        .CO({tmp_product__158_carry__1_n_0,tmp_product__158_carry__1_n_1,tmp_product__158_carry__1_n_2,tmp_product__158_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_product__158_carry__1_n_4,tmp_product__158_carry__1_n_5,tmp_product__158_carry__1_n_6,tmp_product__158_carry__1_n_7}),
        .S({tmp_product_carry__5_n_7,tmp_product_carry__4_n_4,tmp_product_carry__4_n_5,tmp_product_carry__4_n_6}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__158_carry__2
       (.CI(tmp_product__158_carry__1_n_0),
        .CO({tmp_product__158_carry__2_n_0,tmp_product__158_carry__2_n_1,tmp_product__158_carry__2_n_2,tmp_product__158_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_product__158_carry__2_n_4,tmp_product__158_carry__2_n_5,tmp_product__158_carry__2_n_6,tmp_product__158_carry__2_n_7}),
        .S({tmp_product_carry__6_n_7,tmp_product_carry__5_n_4,tmp_product_carry__5_n_5,tmp_product_carry__5_n_6}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__158_carry__3
       (.CI(tmp_product__158_carry__2_n_0),
        .CO({NLW_tmp_product__158_carry__3_CO_UNCONNECTED[3:2],tmp_product__158_carry__3_n_2,tmp_product__158_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__158_carry__3_O_UNCONNECTED[3],tmp_product__158_carry__3_n_5,tmp_product__158_carry__3_n_6,tmp_product__158_carry__3_n_7}),
        .S({1'b0,tmp_product__158_carry__3_i_1_n_0,tmp_product_carry__6_n_5,tmp_product_carry__6_n_6}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__158_carry__3_i_1
       (.I0(tmp_product_carry__6_n_4),
        .O(tmp_product__158_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__158_carry_i_1
       (.I0(tmp_product_carry__2_n_5),
        .O(tmp_product__158_carry_i_1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__195_carry
       (.CI(1'b0),
        .CO({tmp_product__195_carry_n_0,tmp_product__195_carry_n_1,tmp_product__195_carry_n_2,tmp_product__195_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__195_carry_i_1_n_0,tmp_product__195_carry_i_2_n_0,tmp_product__195_carry_i_3_n_0,tmp_product__195_carry_i_4_n_0}),
        .O(tmp_product[11:8]),
        .S({tmp_product__195_carry_i_5_n_0,tmp_product__195_carry_i_6_n_0,tmp_product__195_carry_i_7_n_0,tmp_product__195_carry_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__195_carry__0
       (.CI(tmp_product__195_carry_n_0),
        .CO({tmp_product__195_carry__0_n_0,tmp_product__195_carry__0_n_1,tmp_product__195_carry__0_n_2,tmp_product__195_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__195_carry__0_i_1_n_0,tmp_product__195_carry__0_i_2_n_0,tmp_product__195_carry__0_i_3_n_0,tmp_product__195_carry__0_i_4_n_0}),
        .O(tmp_product[15:12]),
        .S({tmp_product__195_carry__0_i_5_n_0,tmp_product__195_carry__0_i_6_n_0,tmp_product__195_carry__0_i_7_n_0,tmp_product__195_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'hBEEB288228822882)) 
    tmp_product__195_carry__0_i_1
       (.I0(shl_ln36_4_fu_543_p2[5]),
        .I1(add_ln36_2_reg_1133[0]),
        .I2(tmp_product__158_carry_n_6),
        .I3(tmp_product__91_carry__0_n_6),
        .I4(tmp_product__91_carry__0_n_7),
        .I5(tmp_product__158_carry_n_7),
        .O(tmp_product__195_carry__0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h69)) 
    tmp_product__195_carry__0_i_10
       (.I0(tmp_product__91_carry__0_n_6),
        .I1(tmp_product__158_carry_n_6),
        .I2(add_ln36_2_reg_1133[0]),
        .O(tmp_product__195_carry__0_i_10_n_0));
  LUT5 #(
    .INIT(32'hBE282828)) 
    tmp_product__195_carry__0_i_2
       (.I0(shl_ln36_4_fu_543_p2[4]),
        .I1(tmp_product__158_carry_n_7),
        .I2(tmp_product__91_carry__0_n_7),
        .I3(tmp_product__91_carry_n_4),
        .I4(tmp_product_carry__2_n_7),
        .O(tmp_product__195_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'hBE282828)) 
    tmp_product__195_carry__0_i_3
       (.I0(shl_ln36_4_fu_543_p2[3]),
        .I1(tmp_product_carry__2_n_7),
        .I2(tmp_product__91_carry_n_4),
        .I3(tmp_product__91_carry_n_5),
        .I4(tmp_product_carry__1_n_4),
        .O(tmp_product__195_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'hBE282828)) 
    tmp_product__195_carry__0_i_4
       (.I0(shl_ln36_4_fu_543_p2[2]),
        .I1(tmp_product_carry__1_n_4),
        .I2(tmp_product__91_carry_n_5),
        .I3(tmp_product__91_carry_n_6),
        .I4(tmp_product_carry__1_n_5),
        .O(tmp_product__195_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    tmp_product__195_carry__0_i_5
       (.I0(tmp_product__195_carry__0_i_1_n_0),
        .I1(tmp_product__195_carry__0_i_9_n_0),
        .I2(shl_ln36_4_fu_543_p2[6]),
        .I3(add_ln36_2_reg_1133[0]),
        .I4(tmp_product__158_carry_n_6),
        .I5(tmp_product__91_carry__0_n_6),
        .O(tmp_product__195_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h69969696)) 
    tmp_product__195_carry__0_i_6
       (.I0(tmp_product__195_carry__0_i_2_n_0),
        .I1(tmp_product__195_carry__0_i_10_n_0),
        .I2(shl_ln36_4_fu_543_p2[5]),
        .I3(tmp_product__158_carry_n_7),
        .I4(tmp_product__91_carry__0_n_7),
        .O(tmp_product__195_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    tmp_product__195_carry__0_i_7
       (.I0(tmp_product__195_carry__0_i_3_n_0),
        .I1(tmp_product__158_carry_n_7),
        .I2(tmp_product__91_carry__0_n_7),
        .I3(shl_ln36_4_fu_543_p2[4]),
        .I4(tmp_product_carry__2_n_7),
        .I5(tmp_product__91_carry_n_4),
        .O(tmp_product__195_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    tmp_product__195_carry__0_i_8
       (.I0(tmp_product__195_carry__0_i_4_n_0),
        .I1(tmp_product_carry__2_n_7),
        .I2(tmp_product__91_carry_n_4),
        .I3(shl_ln36_4_fu_543_p2[3]),
        .I4(tmp_product_carry__1_n_4),
        .I5(tmp_product__91_carry_n_5),
        .O(tmp_product__195_carry__0_i_8_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    tmp_product__195_carry__0_i_9
       (.I0(tmp_product__91_carry__0_n_5),
        .I1(tmp_product__158_carry_n_5),
        .I2(add_ln36_2_reg_1133[1]),
        .O(tmp_product__195_carry__0_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__195_carry__1
       (.CI(tmp_product__195_carry__0_n_0),
        .CO({tmp_product__195_carry__1_n_0,tmp_product__195_carry__1_n_1,tmp_product__195_carry__1_n_2,tmp_product__195_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__195_carry__1_i_1_n_0,tmp_product__195_carry__1_i_2_n_0,tmp_product__195_carry__1_i_3_n_0,tmp_product__195_carry__1_i_4_n_0}),
        .O(tmp_product[19:16]),
        .S({tmp_product__195_carry__1_i_5_n_0,tmp_product__195_carry__1_i_6_n_0,tmp_product__195_carry__1_i_7_n_0,tmp_product__195_carry__1_i_8_n_0}));
  LUT5 #(
    .INIT(32'hE888EEE8)) 
    tmp_product__195_carry__1_i_1
       (.I0(shl_ln36_4_fu_543_p2[9]),
        .I1(tmp_product__195_carry__1_i_9_n_0),
        .I2(tmp_product__91_carry__1_n_7),
        .I3(tmp_product__158_carry__0_n_7),
        .I4(shl_ln36_4_fu_543_p2[1]),
        .O(tmp_product__195_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    tmp_product__195_carry__1_i_10
       (.I0(tmp_product__91_carry__1_n_7),
        .I1(tmp_product__158_carry__0_n_7),
        .I2(shl_ln36_4_fu_543_p2[1]),
        .O(tmp_product__195_carry__1_i_10_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    tmp_product__195_carry__1_i_11
       (.I0(tmp_product__91_carry__0_n_4),
        .I1(tmp_product__158_carry_n_4),
        .I2(shl_ln36_4_fu_543_p2[0]),
        .O(tmp_product__195_carry__1_i_11_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    tmp_product__195_carry__1_i_12
       (.I0(tmp_product__91_carry__1_n_5),
        .I1(tmp_product__158_carry__0_n_5),
        .I2(shl_ln36_4_fu_543_p2[3]),
        .O(tmp_product__195_carry__1_i_12_n_0));
  LUT5 #(
    .INIT(32'hE888EEE8)) 
    tmp_product__195_carry__1_i_2
       (.I0(shl_ln36_4_fu_543_p2[8]),
        .I1(tmp_product__195_carry__1_i_10_n_0),
        .I2(tmp_product__91_carry__0_n_4),
        .I3(tmp_product__158_carry_n_4),
        .I4(shl_ln36_4_fu_543_p2[0]),
        .O(tmp_product__195_carry__1_i_2_n_0));
  LUT5 #(
    .INIT(32'hE888EEE8)) 
    tmp_product__195_carry__1_i_3
       (.I0(shl_ln36_4_fu_543_p2[7]),
        .I1(tmp_product__195_carry__1_i_11_n_0),
        .I2(tmp_product__91_carry__0_n_5),
        .I3(tmp_product__158_carry_n_5),
        .I4(add_ln36_2_reg_1133[1]),
        .O(tmp_product__195_carry__1_i_3_n_0));
  LUT5 #(
    .INIT(32'hE888EEE8)) 
    tmp_product__195_carry__1_i_4
       (.I0(shl_ln36_4_fu_543_p2[6]),
        .I1(tmp_product__195_carry__0_i_9_n_0),
        .I2(tmp_product__91_carry__0_n_6),
        .I3(tmp_product__158_carry_n_6),
        .I4(add_ln36_2_reg_1133[0]),
        .O(tmp_product__195_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    tmp_product__195_carry__1_i_5
       (.I0(tmp_product__195_carry__1_i_1_n_0),
        .I1(tmp_product__195_carry__1_i_12_n_0),
        .I2(shl_ln36_4_fu_543_p2[10]),
        .I3(shl_ln36_4_fu_543_p2[2]),
        .I4(tmp_product__158_carry__0_n_6),
        .I5(tmp_product__91_carry__1_n_6),
        .O(tmp_product__195_carry__1_i_5_n_0));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    tmp_product__195_carry__1_i_6
       (.I0(tmp_product__195_carry__1_i_2_n_0),
        .I1(tmp_product__195_carry__1_i_9_n_0),
        .I2(shl_ln36_4_fu_543_p2[9]),
        .I3(shl_ln36_4_fu_543_p2[1]),
        .I4(tmp_product__158_carry__0_n_7),
        .I5(tmp_product__91_carry__1_n_7),
        .O(tmp_product__195_carry__1_i_6_n_0));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    tmp_product__195_carry__1_i_7
       (.I0(tmp_product__195_carry__1_i_3_n_0),
        .I1(tmp_product__195_carry__1_i_10_n_0),
        .I2(shl_ln36_4_fu_543_p2[8]),
        .I3(shl_ln36_4_fu_543_p2[0]),
        .I4(tmp_product__158_carry_n_4),
        .I5(tmp_product__91_carry__0_n_4),
        .O(tmp_product__195_carry__1_i_7_n_0));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    tmp_product__195_carry__1_i_8
       (.I0(tmp_product__195_carry__1_i_4_n_0),
        .I1(tmp_product__195_carry__1_i_11_n_0),
        .I2(shl_ln36_4_fu_543_p2[7]),
        .I3(add_ln36_2_reg_1133[1]),
        .I4(tmp_product__158_carry_n_5),
        .I5(tmp_product__91_carry__0_n_5),
        .O(tmp_product__195_carry__1_i_8_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    tmp_product__195_carry__1_i_9
       (.I0(tmp_product__91_carry__1_n_6),
        .I1(tmp_product__158_carry__0_n_6),
        .I2(shl_ln36_4_fu_543_p2[2]),
        .O(tmp_product__195_carry__1_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__195_carry__2
       (.CI(tmp_product__195_carry__1_n_0),
        .CO({tmp_product__195_carry__2_n_0,tmp_product__195_carry__2_n_1,tmp_product__195_carry__2_n_2,tmp_product__195_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__195_carry__2_i_1_n_0,tmp_product__195_carry__2_i_2_n_0,tmp_product__195_carry__2_i_3_n_0,tmp_product__195_carry__2_i_4_n_0}),
        .O(tmp_product[23:20]),
        .S({tmp_product__195_carry__2_i_5_n_0,tmp_product__195_carry__2_i_6_n_0,tmp_product__195_carry__2_i_7_n_0,tmp_product__195_carry__2_i_8_n_0}));
  LUT5 #(
    .INIT(32'hE888EEE8)) 
    tmp_product__195_carry__2_i_1
       (.I0(shl_ln36_4_fu_543_p2[13]),
        .I1(tmp_product__195_carry__2_i_9_n_0),
        .I2(tmp_product__91_carry__2_n_7),
        .I3(tmp_product__158_carry__1_n_7),
        .I4(shl_ln36_4_fu_543_p2[5]),
        .O(tmp_product__195_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    tmp_product__195_carry__2_i_10
       (.I0(tmp_product__91_carry__2_n_7),
        .I1(tmp_product__158_carry__1_n_7),
        .I2(shl_ln36_4_fu_543_p2[5]),
        .O(tmp_product__195_carry__2_i_10_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    tmp_product__195_carry__2_i_11
       (.I0(tmp_product__91_carry__1_n_4),
        .I1(tmp_product__158_carry__0_n_4),
        .I2(shl_ln36_4_fu_543_p2[4]),
        .O(tmp_product__195_carry__2_i_11_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    tmp_product__195_carry__2_i_12
       (.I0(tmp_product__91_carry__2_n_5),
        .I1(tmp_product__158_carry__1_n_5),
        .I2(shl_ln36_4_fu_543_p2[7]),
        .O(tmp_product__195_carry__2_i_12_n_0));
  LUT5 #(
    .INIT(32'hE888EEE8)) 
    tmp_product__195_carry__2_i_2
       (.I0(shl_ln36_4_fu_543_p2[12]),
        .I1(tmp_product__195_carry__2_i_10_n_0),
        .I2(tmp_product__91_carry__1_n_4),
        .I3(tmp_product__158_carry__0_n_4),
        .I4(shl_ln36_4_fu_543_p2[4]),
        .O(tmp_product__195_carry__2_i_2_n_0));
  LUT5 #(
    .INIT(32'hE888EEE8)) 
    tmp_product__195_carry__2_i_3
       (.I0(shl_ln36_4_fu_543_p2[11]),
        .I1(tmp_product__195_carry__2_i_11_n_0),
        .I2(tmp_product__91_carry__1_n_5),
        .I3(tmp_product__158_carry__0_n_5),
        .I4(shl_ln36_4_fu_543_p2[3]),
        .O(tmp_product__195_carry__2_i_3_n_0));
  LUT5 #(
    .INIT(32'hE888EEE8)) 
    tmp_product__195_carry__2_i_4
       (.I0(shl_ln36_4_fu_543_p2[10]),
        .I1(tmp_product__195_carry__1_i_12_n_0),
        .I2(tmp_product__91_carry__1_n_6),
        .I3(tmp_product__158_carry__0_n_6),
        .I4(shl_ln36_4_fu_543_p2[2]),
        .O(tmp_product__195_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    tmp_product__195_carry__2_i_5
       (.I0(tmp_product__195_carry__2_i_1_n_0),
        .I1(tmp_product__195_carry__2_i_12_n_0),
        .I2(shl_ln36_4_fu_543_p2[14]),
        .I3(shl_ln36_4_fu_543_p2[6]),
        .I4(tmp_product__158_carry__1_n_6),
        .I5(tmp_product__91_carry__2_n_6),
        .O(tmp_product__195_carry__2_i_5_n_0));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    tmp_product__195_carry__2_i_6
       (.I0(tmp_product__195_carry__2_i_2_n_0),
        .I1(tmp_product__195_carry__2_i_9_n_0),
        .I2(shl_ln36_4_fu_543_p2[13]),
        .I3(shl_ln36_4_fu_543_p2[5]),
        .I4(tmp_product__158_carry__1_n_7),
        .I5(tmp_product__91_carry__2_n_7),
        .O(tmp_product__195_carry__2_i_6_n_0));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    tmp_product__195_carry__2_i_7
       (.I0(tmp_product__195_carry__2_i_3_n_0),
        .I1(tmp_product__195_carry__2_i_10_n_0),
        .I2(shl_ln36_4_fu_543_p2[12]),
        .I3(shl_ln36_4_fu_543_p2[4]),
        .I4(tmp_product__158_carry__0_n_4),
        .I5(tmp_product__91_carry__1_n_4),
        .O(tmp_product__195_carry__2_i_7_n_0));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    tmp_product__195_carry__2_i_8
       (.I0(tmp_product__195_carry__2_i_4_n_0),
        .I1(tmp_product__195_carry__2_i_11_n_0),
        .I2(shl_ln36_4_fu_543_p2[11]),
        .I3(shl_ln36_4_fu_543_p2[3]),
        .I4(tmp_product__158_carry__0_n_5),
        .I5(tmp_product__91_carry__1_n_5),
        .O(tmp_product__195_carry__2_i_8_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    tmp_product__195_carry__2_i_9
       (.I0(tmp_product__91_carry__2_n_6),
        .I1(tmp_product__158_carry__1_n_6),
        .I2(shl_ln36_4_fu_543_p2[6]),
        .O(tmp_product__195_carry__2_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__195_carry__3
       (.CI(tmp_product__195_carry__2_n_0),
        .CO({tmp_product__195_carry__3_n_0,tmp_product__195_carry__3_n_1,tmp_product__195_carry__3_n_2,tmp_product__195_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__195_carry__3_i_1_n_0,tmp_product__195_carry__3_i_2_n_0,tmp_product__195_carry__3_i_3_n_0,tmp_product__195_carry__3_i_4_n_0}),
        .O(tmp_product[27:24]),
        .S({tmp_product__195_carry__3_i_5_n_0,tmp_product__195_carry__3_i_6_n_0,tmp_product__195_carry__3_i_7_n_0,tmp_product__195_carry__3_i_8_n_0}));
  LUT5 #(
    .INIT(32'hE888EEE8)) 
    tmp_product__195_carry__3_i_1
       (.I0(shl_ln36_4_fu_543_p2[17]),
        .I1(tmp_product__195_carry__3_i_9_n_0),
        .I2(tmp_product__91_carry__3_n_7),
        .I3(tmp_product__158_carry__2_n_7),
        .I4(shl_ln36_4_fu_543_p2[9]),
        .O(tmp_product__195_carry__3_i_1_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    tmp_product__195_carry__3_i_10
       (.I0(tmp_product__91_carry__3_n_7),
        .I1(tmp_product__158_carry__2_n_7),
        .I2(shl_ln36_4_fu_543_p2[9]),
        .O(tmp_product__195_carry__3_i_10_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    tmp_product__195_carry__3_i_11
       (.I0(tmp_product__91_carry__2_n_4),
        .I1(tmp_product__158_carry__1_n_4),
        .I2(shl_ln36_4_fu_543_p2[8]),
        .O(tmp_product__195_carry__3_i_11_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    tmp_product__195_carry__3_i_12
       (.I0(tmp_product__91_carry__3_n_5),
        .I1(tmp_product__158_carry__2_n_5),
        .I2(shl_ln36_4_fu_543_p2[11]),
        .O(tmp_product__195_carry__3_i_12_n_0));
  LUT5 #(
    .INIT(32'hE888EEE8)) 
    tmp_product__195_carry__3_i_2
       (.I0(shl_ln36_4_fu_543_p2[16]),
        .I1(tmp_product__195_carry__3_i_10_n_0),
        .I2(tmp_product__91_carry__2_n_4),
        .I3(tmp_product__158_carry__1_n_4),
        .I4(shl_ln36_4_fu_543_p2[8]),
        .O(tmp_product__195_carry__3_i_2_n_0));
  LUT5 #(
    .INIT(32'hE888EEE8)) 
    tmp_product__195_carry__3_i_3
       (.I0(shl_ln36_4_fu_543_p2[15]),
        .I1(tmp_product__195_carry__3_i_11_n_0),
        .I2(tmp_product__91_carry__2_n_5),
        .I3(tmp_product__158_carry__1_n_5),
        .I4(shl_ln36_4_fu_543_p2[7]),
        .O(tmp_product__195_carry__3_i_3_n_0));
  LUT5 #(
    .INIT(32'hE888EEE8)) 
    tmp_product__195_carry__3_i_4
       (.I0(shl_ln36_4_fu_543_p2[14]),
        .I1(tmp_product__195_carry__2_i_12_n_0),
        .I2(tmp_product__91_carry__2_n_6),
        .I3(tmp_product__158_carry__1_n_6),
        .I4(shl_ln36_4_fu_543_p2[6]),
        .O(tmp_product__195_carry__3_i_4_n_0));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    tmp_product__195_carry__3_i_5
       (.I0(tmp_product__195_carry__3_i_1_n_0),
        .I1(tmp_product__195_carry__3_i_12_n_0),
        .I2(shl_ln36_4_fu_543_p2[18]),
        .I3(shl_ln36_4_fu_543_p2[10]),
        .I4(tmp_product__158_carry__2_n_6),
        .I5(tmp_product__91_carry__3_n_6),
        .O(tmp_product__195_carry__3_i_5_n_0));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    tmp_product__195_carry__3_i_6
       (.I0(tmp_product__195_carry__3_i_2_n_0),
        .I1(tmp_product__195_carry__3_i_9_n_0),
        .I2(shl_ln36_4_fu_543_p2[17]),
        .I3(shl_ln36_4_fu_543_p2[9]),
        .I4(tmp_product__158_carry__2_n_7),
        .I5(tmp_product__91_carry__3_n_7),
        .O(tmp_product__195_carry__3_i_6_n_0));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    tmp_product__195_carry__3_i_7
       (.I0(tmp_product__195_carry__3_i_3_n_0),
        .I1(tmp_product__195_carry__3_i_10_n_0),
        .I2(shl_ln36_4_fu_543_p2[16]),
        .I3(shl_ln36_4_fu_543_p2[8]),
        .I4(tmp_product__158_carry__1_n_4),
        .I5(tmp_product__91_carry__2_n_4),
        .O(tmp_product__195_carry__3_i_7_n_0));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    tmp_product__195_carry__3_i_8
       (.I0(tmp_product__195_carry__3_i_4_n_0),
        .I1(tmp_product__195_carry__3_i_11_n_0),
        .I2(shl_ln36_4_fu_543_p2[15]),
        .I3(shl_ln36_4_fu_543_p2[7]),
        .I4(tmp_product__158_carry__1_n_5),
        .I5(tmp_product__91_carry__2_n_5),
        .O(tmp_product__195_carry__3_i_8_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    tmp_product__195_carry__3_i_9
       (.I0(tmp_product__91_carry__3_n_6),
        .I1(tmp_product__158_carry__2_n_6),
        .I2(shl_ln36_4_fu_543_p2[10]),
        .O(tmp_product__195_carry__3_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__195_carry__4
       (.CI(tmp_product__195_carry__3_n_0),
        .CO({NLW_tmp_product__195_carry__4_CO_UNCONNECTED[3],tmp_product__195_carry__4_n_1,tmp_product__195_carry__4_n_2,tmp_product__195_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_product__195_carry__4_i_1_n_0,tmp_product__195_carry__4_i_2_n_0,tmp_product__195_carry__4_i_3_n_0}),
        .O(tmp_product[31:28]),
        .S({tmp_product__195_carry__4_i_4_n_0,tmp_product__195_carry__4_i_5_n_0,tmp_product__195_carry__4_i_6_n_0,tmp_product__195_carry__4_i_7_n_0}));
  LUT5 #(
    .INIT(32'hE888EEE8)) 
    tmp_product__195_carry__4_i_1
       (.I0(shl_ln36_4_fu_543_p2[20]),
        .I1(tmp_product__195_carry__4_i_8_n_0),
        .I2(tmp_product__91_carry__3_n_4),
        .I3(tmp_product__158_carry__2_n_4),
        .I4(shl_ln36_4_fu_543_p2[12]),
        .O(tmp_product__195_carry__4_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    tmp_product__195_carry__4_i_10
       (.I0(shl_ln36_4_fu_543_p2[13]),
        .I1(tmp_product__158_carry__3_n_7),
        .I2(tmp_product__91_carry__4_n_7),
        .O(tmp_product__195_carry__4_i_10_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    tmp_product__195_carry__4_i_11
       (.I0(shl_ln36_4_fu_543_p2[15]),
        .I1(tmp_product__158_carry__3_n_5),
        .I2(tmp_product__91_carry__4_n_5),
        .I3(shl_ln36_4_fu_543_p2[22]),
        .O(tmp_product__195_carry__4_i_11_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    tmp_product__195_carry__4_i_12
       (.I0(tmp_product__91_carry__4_n_6),
        .I1(tmp_product__158_carry__3_n_6),
        .I2(shl_ln36_4_fu_543_p2[14]),
        .O(tmp_product__195_carry__4_i_12_n_0));
  LUT5 #(
    .INIT(32'hE888EEE8)) 
    tmp_product__195_carry__4_i_2
       (.I0(shl_ln36_4_fu_543_p2[19]),
        .I1(tmp_product__195_carry__4_i_9_n_0),
        .I2(tmp_product__91_carry__3_n_5),
        .I3(tmp_product__158_carry__2_n_5),
        .I4(shl_ln36_4_fu_543_p2[11]),
        .O(tmp_product__195_carry__4_i_2_n_0));
  LUT5 #(
    .INIT(32'hE888EEE8)) 
    tmp_product__195_carry__4_i_3
       (.I0(shl_ln36_4_fu_543_p2[18]),
        .I1(tmp_product__195_carry__3_i_12_n_0),
        .I2(tmp_product__91_carry__3_n_6),
        .I3(tmp_product__158_carry__2_n_6),
        .I4(shl_ln36_4_fu_543_p2[10]),
        .O(tmp_product__195_carry__4_i_3_n_0));
  LUT6 #(
    .INIT(64'h87E11E871E87781E)) 
    tmp_product__195_carry__4_i_4
       (.I0(tmp_product__195_carry__4_i_10_n_0),
        .I1(shl_ln36_4_fu_543_p2[21]),
        .I2(tmp_product__195_carry__4_i_11_n_0),
        .I3(shl_ln36_4_fu_543_p2[14]),
        .I4(tmp_product__158_carry__3_n_6),
        .I5(tmp_product__91_carry__4_n_6),
        .O(tmp_product__195_carry__4_i_4_n_0));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    tmp_product__195_carry__4_i_5
       (.I0(tmp_product__195_carry__4_i_1_n_0),
        .I1(tmp_product__195_carry__4_i_12_n_0),
        .I2(shl_ln36_4_fu_543_p2[21]),
        .I3(shl_ln36_4_fu_543_p2[13]),
        .I4(tmp_product__158_carry__3_n_7),
        .I5(tmp_product__91_carry__4_n_7),
        .O(tmp_product__195_carry__4_i_5_n_0));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    tmp_product__195_carry__4_i_6
       (.I0(tmp_product__195_carry__4_i_2_n_0),
        .I1(tmp_product__195_carry__4_i_8_n_0),
        .I2(shl_ln36_4_fu_543_p2[20]),
        .I3(shl_ln36_4_fu_543_p2[12]),
        .I4(tmp_product__158_carry__2_n_4),
        .I5(tmp_product__91_carry__3_n_4),
        .O(tmp_product__195_carry__4_i_6_n_0));
  LUT6 #(
    .INIT(64'h6969966996699696)) 
    tmp_product__195_carry__4_i_7
       (.I0(tmp_product__195_carry__4_i_3_n_0),
        .I1(tmp_product__195_carry__4_i_9_n_0),
        .I2(shl_ln36_4_fu_543_p2[19]),
        .I3(shl_ln36_4_fu_543_p2[11]),
        .I4(tmp_product__158_carry__2_n_5),
        .I5(tmp_product__91_carry__3_n_5),
        .O(tmp_product__195_carry__4_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h69)) 
    tmp_product__195_carry__4_i_8
       (.I0(tmp_product__91_carry__4_n_7),
        .I1(tmp_product__158_carry__3_n_7),
        .I2(shl_ln36_4_fu_543_p2[13]),
        .O(tmp_product__195_carry__4_i_8_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    tmp_product__195_carry__4_i_9
       (.I0(tmp_product__91_carry__3_n_4),
        .I1(tmp_product__158_carry__2_n_4),
        .I2(shl_ln36_4_fu_543_p2[12]),
        .O(tmp_product__195_carry__4_i_9_n_0));
  LUT5 #(
    .INIT(32'hBE282828)) 
    tmp_product__195_carry_i_1
       (.I0(shl_ln36_4_fu_543_p2[1]),
        .I1(tmp_product_carry__1_n_5),
        .I2(tmp_product__91_carry_n_6),
        .I3(add_ln36_2_reg_1133[0]),
        .I4(tmp_product_carry__1_n_6),
        .O(tmp_product__195_carry_i_1_n_0));
  (* HLUTNM = "lutpair187" *) 
  LUT3 #(
    .INIT(8'h28)) 
    tmp_product__195_carry_i_2
       (.I0(shl_ln36_4_fu_543_p2[0]),
        .I1(tmp_product_carry__1_n_6),
        .I2(add_ln36_2_reg_1133[0]),
        .O(tmp_product__195_carry_i_2_n_0));
  (* HLUTNM = "lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__195_carry_i_3
       (.I0(add_ln36_2_reg_1133[1]),
        .I1(tmp_product_carry__1_n_7),
        .O(tmp_product__195_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__195_carry_i_4
       (.I0(tmp_product_carry__0_n_4),
        .I1(add_ln36_2_reg_1133[0]),
        .O(tmp_product__195_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    tmp_product__195_carry_i_5
       (.I0(tmp_product__195_carry_i_1_n_0),
        .I1(tmp_product_carry__1_n_4),
        .I2(tmp_product__91_carry_n_5),
        .I3(shl_ln36_4_fu_543_p2[2]),
        .I4(tmp_product_carry__1_n_5),
        .I5(tmp_product__91_carry_n_6),
        .O(tmp_product__195_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    tmp_product__195_carry_i_6
       (.I0(tmp_product__195_carry_i_2_n_0),
        .I1(tmp_product_carry__1_n_5),
        .I2(tmp_product__91_carry_n_6),
        .I3(shl_ln36_4_fu_543_p2[1]),
        .I4(tmp_product_carry__1_n_6),
        .I5(add_ln36_2_reg_1133[0]),
        .O(tmp_product__195_carry_i_6_n_0));
  (* HLUTNM = "lutpair187" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__195_carry_i_7
       (.I0(shl_ln36_4_fu_543_p2[0]),
        .I1(tmp_product_carry__1_n_6),
        .I2(add_ln36_2_reg_1133[0]),
        .I3(tmp_product__195_carry_i_3_n_0),
        .O(tmp_product__195_carry_i_7_n_0));
  (* HLUTNM = "lutpair292" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    tmp_product__195_carry_i_8
       (.I0(add_ln36_2_reg_1133[1]),
        .I1(tmp_product_carry__1_n_7),
        .I2(tmp_product_carry__0_n_4),
        .I3(add_ln36_2_reg_1133[0]),
        .O(tmp_product__195_carry_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__91_carry
       (.CI(1'b0),
        .CO({tmp_product__91_carry_n_0,tmp_product__91_carry_n_1,tmp_product__91_carry_n_2,tmp_product__91_carry_n_3}),
        .CYINIT(1'b0),
        .DI({add_ln36_2_reg_1133,1'b0,1'b1}),
        .O({tmp_product__91_carry_n_4,tmp_product__91_carry_n_5,tmp_product__91_carry_n_6,NLW_tmp_product__91_carry_O_UNCONNECTED[0]}),
        .S({tmp_product__91_carry_i_1_n_0,tmp_product__91_carry_i_2__0_n_0,tmp_product__91_carry_i_3_n_0,add_ln36_2_reg_1133[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__91_carry__0
       (.CI(tmp_product__91_carry_n_0),
        .CO({tmp_product__91_carry__0_n_0,tmp_product__91_carry__0_n_1,tmp_product__91_carry__0_n_2,tmp_product__91_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(shl_ln36_4_fu_543_p2[3:0]),
        .O({tmp_product__91_carry__0_n_4,tmp_product__91_carry__0_n_5,tmp_product__91_carry__0_n_6,tmp_product__91_carry__0_n_7}),
        .S({tmp_product__91_carry__0_i_1_n_0,tmp_product__91_carry__0_i_2_n_0,tmp_product__91_carry__0_i_3_n_0,tmp_product__91_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__91_carry__0_i_1
       (.I0(shl_ln36_4_fu_543_p2[3]),
        .I1(shl_ln36_4_fu_543_p2[5]),
        .O(tmp_product__91_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__91_carry__0_i_2
       (.I0(shl_ln36_4_fu_543_p2[2]),
        .I1(shl_ln36_4_fu_543_p2[4]),
        .O(tmp_product__91_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__91_carry__0_i_3
       (.I0(shl_ln36_4_fu_543_p2[1]),
        .I1(shl_ln36_4_fu_543_p2[3]),
        .O(tmp_product__91_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__91_carry__0_i_4
       (.I0(shl_ln36_4_fu_543_p2[0]),
        .I1(shl_ln36_4_fu_543_p2[2]),
        .O(tmp_product__91_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__91_carry__1
       (.CI(tmp_product__91_carry__0_n_0),
        .CO({tmp_product__91_carry__1_n_0,tmp_product__91_carry__1_n_1,tmp_product__91_carry__1_n_2,tmp_product__91_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(shl_ln36_4_fu_543_p2[7:4]),
        .O({tmp_product__91_carry__1_n_4,tmp_product__91_carry__1_n_5,tmp_product__91_carry__1_n_6,tmp_product__91_carry__1_n_7}),
        .S({tmp_product__91_carry__1_i_1_n_0,tmp_product__91_carry__1_i_2_n_0,tmp_product__91_carry__1_i_3_n_0,tmp_product__91_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__91_carry__1_i_1
       (.I0(shl_ln36_4_fu_543_p2[7]),
        .I1(shl_ln36_4_fu_543_p2[9]),
        .O(tmp_product__91_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__91_carry__1_i_2
       (.I0(shl_ln36_4_fu_543_p2[6]),
        .I1(shl_ln36_4_fu_543_p2[8]),
        .O(tmp_product__91_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__91_carry__1_i_3
       (.I0(shl_ln36_4_fu_543_p2[5]),
        .I1(shl_ln36_4_fu_543_p2[7]),
        .O(tmp_product__91_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__91_carry__1_i_4
       (.I0(shl_ln36_4_fu_543_p2[4]),
        .I1(shl_ln36_4_fu_543_p2[6]),
        .O(tmp_product__91_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__91_carry__2
       (.CI(tmp_product__91_carry__1_n_0),
        .CO({tmp_product__91_carry__2_n_0,tmp_product__91_carry__2_n_1,tmp_product__91_carry__2_n_2,tmp_product__91_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(shl_ln36_4_fu_543_p2[11:8]),
        .O({tmp_product__91_carry__2_n_4,tmp_product__91_carry__2_n_5,tmp_product__91_carry__2_n_6,tmp_product__91_carry__2_n_7}),
        .S({tmp_product__91_carry__2_i_1_n_0,tmp_product__91_carry__2_i_2_n_0,tmp_product__91_carry__2_i_3_n_0,tmp_product__91_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__91_carry__2_i_1
       (.I0(shl_ln36_4_fu_543_p2[11]),
        .I1(shl_ln36_4_fu_543_p2[13]),
        .O(tmp_product__91_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__91_carry__2_i_2
       (.I0(shl_ln36_4_fu_543_p2[10]),
        .I1(shl_ln36_4_fu_543_p2[12]),
        .O(tmp_product__91_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__91_carry__2_i_3
       (.I0(shl_ln36_4_fu_543_p2[9]),
        .I1(shl_ln36_4_fu_543_p2[11]),
        .O(tmp_product__91_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__91_carry__2_i_4
       (.I0(shl_ln36_4_fu_543_p2[8]),
        .I1(shl_ln36_4_fu_543_p2[10]),
        .O(tmp_product__91_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__91_carry__3
       (.CI(tmp_product__91_carry__2_n_0),
        .CO({tmp_product__91_carry__3_n_0,tmp_product__91_carry__3_n_1,tmp_product__91_carry__3_n_2,tmp_product__91_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(shl_ln36_4_fu_543_p2[15:12]),
        .O({tmp_product__91_carry__3_n_4,tmp_product__91_carry__3_n_5,tmp_product__91_carry__3_n_6,tmp_product__91_carry__3_n_7}),
        .S({tmp_product__91_carry__3_i_1__0_n_0,tmp_product__91_carry__3_i_2__0_n_0,tmp_product__91_carry__3_i_3_n_0,tmp_product__91_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__91_carry__3_i_1__0
       (.I0(shl_ln36_4_fu_543_p2[15]),
        .I1(shl_ln36_4_fu_543_p2[17]),
        .O(tmp_product__91_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__91_carry__3_i_2__0
       (.I0(shl_ln36_4_fu_543_p2[14]),
        .I1(shl_ln36_4_fu_543_p2[16]),
        .O(tmp_product__91_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__91_carry__3_i_3
       (.I0(shl_ln36_4_fu_543_p2[13]),
        .I1(shl_ln36_4_fu_543_p2[15]),
        .O(tmp_product__91_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__91_carry__3_i_4
       (.I0(shl_ln36_4_fu_543_p2[12]),
        .I1(shl_ln36_4_fu_543_p2[14]),
        .O(tmp_product__91_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__91_carry__4
       (.CI(tmp_product__91_carry__3_n_0),
        .CO({NLW_tmp_product__91_carry__4_CO_UNCONNECTED[3:2],tmp_product__91_carry__4_n_2,tmp_product__91_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,shl_ln36_4_fu_543_p2[17:16]}),
        .O({NLW_tmp_product__91_carry__4_O_UNCONNECTED[3],tmp_product__91_carry__4_n_5,tmp_product__91_carry__4_n_6,tmp_product__91_carry__4_n_7}),
        .S({1'b0,tmp_product__91_carry__4_i_1__0_n_0,tmp_product__91_carry__4_i_2__0_n_0,tmp_product__91_carry__4_i_3__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__91_carry__4_i_1__0
       (.I0(shl_ln36_4_fu_543_p2[18]),
        .I1(shl_ln36_4_fu_543_p2[20]),
        .O(tmp_product__91_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__91_carry__4_i_2__0
       (.I0(shl_ln36_4_fu_543_p2[17]),
        .I1(shl_ln36_4_fu_543_p2[19]),
        .O(tmp_product__91_carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__91_carry__4_i_3__0
       (.I0(shl_ln36_4_fu_543_p2[16]),
        .I1(shl_ln36_4_fu_543_p2[18]),
        .O(tmp_product__91_carry__4_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__91_carry_i_1
       (.I0(add_ln36_2_reg_1133[1]),
        .I1(shl_ln36_4_fu_543_p2[1]),
        .O(tmp_product__91_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__91_carry_i_2__0
       (.I0(add_ln36_2_reg_1133[0]),
        .I1(shl_ln36_4_fu_543_p2[0]),
        .O(tmp_product__91_carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__91_carry_i_3
       (.I0(add_ln36_2_reg_1133[1]),
        .O(tmp_product__91_carry_i_3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_carry
       (.CI(1'b0),
        .CO({tmp_product_carry_n_0,tmp_product_carry_n_1,tmp_product_carry_n_2,tmp_product_carry_n_3}),
        .CYINIT(1'b0),
        .DI({add_ln36_2_reg_1133[0],1'b0,1'b0,1'b1}),
        .O({tmp_product[3:1],NLW_tmp_product_carry_O_UNCONNECTED[0]}),
        .S({tmp_product_carry_i_1__0_n_0,tmp_product_carry_i_2__0_n_0,tmp_product_carry_i_3__0_n_0,add_ln36_2_reg_1133[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_carry__0
       (.CI(tmp_product_carry_n_0),
        .CO({tmp_product_carry__0_n_0,tmp_product_carry__0_n_1,tmp_product_carry__0_n_2,tmp_product_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({shl_ln36_4_fu_543_p2[2:0],add_ln36_2_reg_1133[1]}),
        .O({tmp_product_carry__0_n_4,tmp_product[6:4]}),
        .S({tmp_product_carry__0_i_1__0_n_0,tmp_product_carry__0_i_2__0_n_0,tmp_product_carry__0_i_3__0_n_0,tmp_product_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__0_i_1__0
       (.I0(shl_ln36_4_fu_543_p2[2]),
        .I1(shl_ln36_4_fu_543_p2[5]),
        .O(tmp_product_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__0_i_2__0
       (.I0(shl_ln36_4_fu_543_p2[1]),
        .I1(shl_ln36_4_fu_543_p2[4]),
        .O(tmp_product_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__0_i_3__0
       (.I0(shl_ln36_4_fu_543_p2[0]),
        .I1(shl_ln36_4_fu_543_p2[3]),
        .O(tmp_product_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__0_i_4__0
       (.I0(add_ln36_2_reg_1133[1]),
        .I1(shl_ln36_4_fu_543_p2[2]),
        .O(tmp_product_carry__0_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_carry__1
       (.CI(tmp_product_carry__0_n_0),
        .CO({tmp_product_carry__1_n_0,tmp_product_carry__1_n_1,tmp_product_carry__1_n_2,tmp_product_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(shl_ln36_4_fu_543_p2[6:3]),
        .O({tmp_product_carry__1_n_4,tmp_product_carry__1_n_5,tmp_product_carry__1_n_6,tmp_product_carry__1_n_7}),
        .S({tmp_product_carry__1_i_1__0_n_0,tmp_product_carry__1_i_2__0_n_0,tmp_product_carry__1_i_3__0_n_0,tmp_product_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__1_i_1__0
       (.I0(shl_ln36_4_fu_543_p2[6]),
        .I1(shl_ln36_4_fu_543_p2[9]),
        .O(tmp_product_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__1_i_2__0
       (.I0(shl_ln36_4_fu_543_p2[5]),
        .I1(shl_ln36_4_fu_543_p2[8]),
        .O(tmp_product_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__1_i_3__0
       (.I0(shl_ln36_4_fu_543_p2[4]),
        .I1(shl_ln36_4_fu_543_p2[7]),
        .O(tmp_product_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__1_i_4__0
       (.I0(shl_ln36_4_fu_543_p2[3]),
        .I1(shl_ln36_4_fu_543_p2[6]),
        .O(tmp_product_carry__1_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_carry__2
       (.CI(tmp_product_carry__1_n_0),
        .CO({tmp_product_carry__2_n_0,tmp_product_carry__2_n_1,tmp_product_carry__2_n_2,tmp_product_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(shl_ln36_4_fu_543_p2[10:7]),
        .O({tmp_product_carry__2_n_4,tmp_product_carry__2_n_5,tmp_product_carry__2_n_6,tmp_product_carry__2_n_7}),
        .S({tmp_product_carry__2_i_1__0_n_0,tmp_product_carry__2_i_2__0_n_0,tmp_product_carry__2_i_3__0_n_0,tmp_product_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__2_i_1__0
       (.I0(shl_ln36_4_fu_543_p2[10]),
        .I1(shl_ln36_4_fu_543_p2[13]),
        .O(tmp_product_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__2_i_2__0
       (.I0(shl_ln36_4_fu_543_p2[9]),
        .I1(shl_ln36_4_fu_543_p2[12]),
        .O(tmp_product_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__2_i_3__0
       (.I0(shl_ln36_4_fu_543_p2[8]),
        .I1(shl_ln36_4_fu_543_p2[11]),
        .O(tmp_product_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__2_i_4__0
       (.I0(shl_ln36_4_fu_543_p2[7]),
        .I1(shl_ln36_4_fu_543_p2[10]),
        .O(tmp_product_carry__2_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_carry__3
       (.CI(tmp_product_carry__2_n_0),
        .CO({tmp_product_carry__3_n_0,tmp_product_carry__3_n_1,tmp_product_carry__3_n_2,tmp_product_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(shl_ln36_4_fu_543_p2[14:11]),
        .O({tmp_product_carry__3_n_4,tmp_product_carry__3_n_5,tmp_product_carry__3_n_6,tmp_product_carry__3_n_7}),
        .S({tmp_product_carry__3_i_1__0_n_0,tmp_product_carry__3_i_2__0_n_0,tmp_product_carry__3_i_3__0_n_0,tmp_product_carry__3_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__3_i_1__0
       (.I0(shl_ln36_4_fu_543_p2[14]),
        .I1(shl_ln36_4_fu_543_p2[17]),
        .O(tmp_product_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__3_i_2__0
       (.I0(shl_ln36_4_fu_543_p2[13]),
        .I1(shl_ln36_4_fu_543_p2[16]),
        .O(tmp_product_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__3_i_3__0
       (.I0(shl_ln36_4_fu_543_p2[12]),
        .I1(shl_ln36_4_fu_543_p2[15]),
        .O(tmp_product_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__3_i_4__0
       (.I0(shl_ln36_4_fu_543_p2[11]),
        .I1(shl_ln36_4_fu_543_p2[14]),
        .O(tmp_product_carry__3_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_carry__4
       (.CI(tmp_product_carry__3_n_0),
        .CO({tmp_product_carry__4_n_0,tmp_product_carry__4_n_1,tmp_product_carry__4_n_2,tmp_product_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(shl_ln36_4_fu_543_p2[18:15]),
        .O({tmp_product_carry__4_n_4,tmp_product_carry__4_n_5,tmp_product_carry__4_n_6,tmp_product_carry__4_n_7}),
        .S({tmp_product_carry__4_i_1__0_n_0,tmp_product_carry__4_i_2__0_n_0,tmp_product_carry__4_i_3__0_n_0,tmp_product_carry__4_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__4_i_1__0
       (.I0(shl_ln36_4_fu_543_p2[18]),
        .I1(shl_ln36_4_fu_543_p2[21]),
        .O(tmp_product_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__4_i_2__0
       (.I0(shl_ln36_4_fu_543_p2[17]),
        .I1(shl_ln36_4_fu_543_p2[20]),
        .O(tmp_product_carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__4_i_3__0
       (.I0(shl_ln36_4_fu_543_p2[16]),
        .I1(shl_ln36_4_fu_543_p2[19]),
        .O(tmp_product_carry__4_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__4_i_4__0
       (.I0(shl_ln36_4_fu_543_p2[15]),
        .I1(shl_ln36_4_fu_543_p2[18]),
        .O(tmp_product_carry__4_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_carry__5
       (.CI(tmp_product_carry__4_n_0),
        .CO({tmp_product_carry__5_n_0,tmp_product_carry__5_n_1,tmp_product_carry__5_n_2,tmp_product_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(shl_ln36_4_fu_543_p2[22:19]),
        .O({tmp_product_carry__5_n_4,tmp_product_carry__5_n_5,tmp_product_carry__5_n_6,tmp_product_carry__5_n_7}),
        .S({tmp_product_carry__5_i_1__0_n_0,tmp_product_carry__5_i_2__0_n_0,tmp_product_carry__5_i_3__0_n_0,tmp_product_carry__5_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__5_i_1__0
       (.I0(shl_ln36_4_fu_543_p2[22]),
        .I1(Q[1]),
        .O(tmp_product_carry__5_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__5_i_2__0
       (.I0(shl_ln36_4_fu_543_p2[21]),
        .I1(Q[0]),
        .O(tmp_product_carry__5_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__5_i_3__0
       (.I0(shl_ln36_4_fu_543_p2[20]),
        .I1(shl_ln36_4_fu_543_p2[23]),
        .O(tmp_product_carry__5_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__5_i_4__0
       (.I0(shl_ln36_4_fu_543_p2[19]),
        .I1(shl_ln36_4_fu_543_p2[22]),
        .O(tmp_product_carry__5_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_carry__6
       (.CI(tmp_product_carry__5_n_0),
        .CO({NLW_tmp_product_carry__6_CO_UNCONNECTED[3],tmp_product_carry__6_n_1,tmp_product_carry__6_n_2,tmp_product_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[1:0],shl_ln36_4_fu_543_p2[23]}),
        .O({tmp_product_carry__6_n_4,tmp_product_carry__6_n_5,tmp_product_carry__6_n_6,tmp_product_carry__6_n_7}),
        .S({tmp_product_carry__6_i_1__0_n_0,tmp_product_carry__6_i_2__0_n_0,tmp_product_carry__6_i_3__0_n_0,tmp_product_carry__6_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__6_i_1__0
       (.I0(Q[2]),
        .I1(Q[5]),
        .O(tmp_product_carry__6_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__6_i_2__0
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(tmp_product_carry__6_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__6_i_3__0
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(tmp_product_carry__6_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__6_i_4__0
       (.I0(shl_ln36_4_fu_543_p2[23]),
        .I1(Q[2]),
        .O(tmp_product_carry__6_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry_i_1__0
       (.I0(add_ln36_2_reg_1133[0]),
        .I1(shl_ln36_4_fu_543_p2[1]),
        .O(tmp_product_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_carry_i_2__0
       (.I0(shl_ln36_4_fu_543_p2[0]),
        .O(tmp_product_carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_carry_i_3__0
       (.I0(add_ln36_2_reg_1133[1]),
        .O(tmp_product_carry_i_3__0_n_0));
endmodule

(* ORIG_REF_NAME = "toyuv_mul_32s_15s_32_2_1" *) 
module design_1_toyuv_0_0_toyuv_mul_32s_15s_32_2_1_36
   (\buff0_reg[31]_0 ,
    Q,
    ap_block_pp0_stage0_subdone,
    ap_clk);
  output [30:0]\buff0_reg[31]_0 ;
  input [31:0]Q;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;

  wire [31:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire \buff0[6]_i_1_n_0 ;
  wire [30:0]\buff0_reg[31]_0 ;
  wire tmp_product__153_carry__0_i_1_n_0;
  wire tmp_product__153_carry__0_i_2_n_0;
  wire tmp_product__153_carry__0_i_3_n_0;
  wire tmp_product__153_carry__0_i_4_n_0;
  wire tmp_product__153_carry__0_n_0;
  wire tmp_product__153_carry__0_n_1;
  wire tmp_product__153_carry__0_n_2;
  wire tmp_product__153_carry__0_n_3;
  wire tmp_product__153_carry__0_n_4;
  wire tmp_product__153_carry__0_n_5;
  wire tmp_product__153_carry__0_n_6;
  wire tmp_product__153_carry__0_n_7;
  wire tmp_product__153_carry__1_i_1_n_0;
  wire tmp_product__153_carry__1_i_2_n_0;
  wire tmp_product__153_carry__1_i_3_n_0;
  wire tmp_product__153_carry__1_i_4_n_0;
  wire tmp_product__153_carry__1_n_0;
  wire tmp_product__153_carry__1_n_1;
  wire tmp_product__153_carry__1_n_2;
  wire tmp_product__153_carry__1_n_3;
  wire tmp_product__153_carry__1_n_4;
  wire tmp_product__153_carry__1_n_5;
  wire tmp_product__153_carry__1_n_6;
  wire tmp_product__153_carry__1_n_7;
  wire tmp_product__153_carry__2_i_1_n_0;
  wire tmp_product__153_carry__2_i_2_n_0;
  wire tmp_product__153_carry__2_i_3_n_0;
  wire tmp_product__153_carry__2_i_4_n_0;
  wire tmp_product__153_carry__2_n_0;
  wire tmp_product__153_carry__2_n_1;
  wire tmp_product__153_carry__2_n_2;
  wire tmp_product__153_carry__2_n_3;
  wire tmp_product__153_carry__2_n_4;
  wire tmp_product__153_carry__2_n_5;
  wire tmp_product__153_carry__2_n_6;
  wire tmp_product__153_carry__2_n_7;
  wire tmp_product__153_carry__3_i_1_n_0;
  wire tmp_product__153_carry__3_i_2_n_0;
  wire tmp_product__153_carry__3_i_3_n_0;
  wire tmp_product__153_carry__3_i_4_n_0;
  wire tmp_product__153_carry__3_n_0;
  wire tmp_product__153_carry__3_n_1;
  wire tmp_product__153_carry__3_n_2;
  wire tmp_product__153_carry__3_n_3;
  wire tmp_product__153_carry__3_n_4;
  wire tmp_product__153_carry__3_n_5;
  wire tmp_product__153_carry__3_n_6;
  wire tmp_product__153_carry__3_n_7;
  wire tmp_product__153_carry__4_i_1_n_0;
  wire tmp_product__153_carry__4_i_2_n_0;
  wire tmp_product__153_carry__4_i_3_n_0;
  wire tmp_product__153_carry__4_i_4_n_0;
  wire tmp_product__153_carry__4_n_0;
  wire tmp_product__153_carry__4_n_1;
  wire tmp_product__153_carry__4_n_2;
  wire tmp_product__153_carry__4_n_3;
  wire tmp_product__153_carry__4_n_4;
  wire tmp_product__153_carry__4_n_5;
  wire tmp_product__153_carry__4_n_6;
  wire tmp_product__153_carry__4_n_7;
  wire tmp_product__153_carry__5_i_1_n_0;
  wire tmp_product__153_carry__5_i_2_n_0;
  wire tmp_product__153_carry__5_n_3;
  wire tmp_product__153_carry__5_n_6;
  wire tmp_product__153_carry__5_n_7;
  wire tmp_product__153_carry_i_1_n_0;
  wire tmp_product__153_carry_i_2_n_0;
  wire tmp_product__153_carry_i_3_n_0;
  wire tmp_product__153_carry_n_0;
  wire tmp_product__153_carry_n_1;
  wire tmp_product__153_carry_n_2;
  wire tmp_product__153_carry_n_3;
  wire tmp_product__153_carry_n_4;
  wire tmp_product__153_carry_n_5;
  wire tmp_product__153_carry_n_6;
  wire tmp_product__229_carry__0_i_1_n_0;
  wire tmp_product__229_carry__0_i_2_n_0;
  wire tmp_product__229_carry__0_i_3_n_0;
  wire tmp_product__229_carry__0_i_4_n_0;
  wire tmp_product__229_carry__0_n_0;
  wire tmp_product__229_carry__0_n_1;
  wire tmp_product__229_carry__0_n_2;
  wire tmp_product__229_carry__0_n_3;
  wire tmp_product__229_carry__0_n_4;
  wire tmp_product__229_carry__0_n_5;
  wire tmp_product__229_carry__0_n_6;
  wire tmp_product__229_carry__0_n_7;
  wire tmp_product__229_carry__1_i_1_n_0;
  wire tmp_product__229_carry__1_i_2_n_0;
  wire tmp_product__229_carry__1_i_3_n_0;
  wire tmp_product__229_carry__1_i_4_n_0;
  wire tmp_product__229_carry__1_n_0;
  wire tmp_product__229_carry__1_n_1;
  wire tmp_product__229_carry__1_n_2;
  wire tmp_product__229_carry__1_n_3;
  wire tmp_product__229_carry__1_n_4;
  wire tmp_product__229_carry__1_n_5;
  wire tmp_product__229_carry__1_n_6;
  wire tmp_product__229_carry__1_n_7;
  wire tmp_product__229_carry__2_i_1_n_0;
  wire tmp_product__229_carry__2_i_2_n_0;
  wire tmp_product__229_carry__2_i_3_n_0;
  wire tmp_product__229_carry__2_i_4_n_0;
  wire tmp_product__229_carry__2_n_0;
  wire tmp_product__229_carry__2_n_1;
  wire tmp_product__229_carry__2_n_2;
  wire tmp_product__229_carry__2_n_3;
  wire tmp_product__229_carry__2_n_4;
  wire tmp_product__229_carry__2_n_5;
  wire tmp_product__229_carry__2_n_6;
  wire tmp_product__229_carry__2_n_7;
  wire tmp_product__229_carry__3_i_1_n_0;
  wire tmp_product__229_carry__3_i_2_n_0;
  wire tmp_product__229_carry__3_i_3_n_0;
  wire tmp_product__229_carry__3_n_2;
  wire tmp_product__229_carry__3_n_3;
  wire tmp_product__229_carry__3_n_5;
  wire tmp_product__229_carry__3_n_6;
  wire tmp_product__229_carry__3_n_7;
  wire tmp_product__229_carry_i_1_n_0;
  wire tmp_product__229_carry_i_2_n_0;
  wire tmp_product__229_carry_i_3_n_0;
  wire tmp_product__229_carry_n_0;
  wire tmp_product__229_carry_n_1;
  wire tmp_product__229_carry_n_2;
  wire tmp_product__229_carry_n_3;
  wire tmp_product__229_carry_n_4;
  wire tmp_product__229_carry_n_5;
  wire tmp_product__229_carry_n_6;
  wire tmp_product__283_carry__0_i_1_n_0;
  wire tmp_product__283_carry__0_i_2_n_0;
  wire tmp_product__283_carry__0_i_3_n_0;
  wire tmp_product__283_carry__0_i_4_n_0;
  wire tmp_product__283_carry__0_n_0;
  wire tmp_product__283_carry__0_n_1;
  wire tmp_product__283_carry__0_n_2;
  wire tmp_product__283_carry__0_n_3;
  wire tmp_product__283_carry__0_n_4;
  wire tmp_product__283_carry__0_n_5;
  wire tmp_product__283_carry__0_n_6;
  wire tmp_product__283_carry__0_n_7;
  wire tmp_product__283_carry__1_i_1_n_0;
  wire tmp_product__283_carry__1_i_2_n_0;
  wire tmp_product__283_carry__1_i_3_n_0;
  wire tmp_product__283_carry__1_i_4_n_0;
  wire tmp_product__283_carry__1_n_0;
  wire tmp_product__283_carry__1_n_1;
  wire tmp_product__283_carry__1_n_2;
  wire tmp_product__283_carry__1_n_3;
  wire tmp_product__283_carry__1_n_4;
  wire tmp_product__283_carry__1_n_5;
  wire tmp_product__283_carry__1_n_6;
  wire tmp_product__283_carry__1_n_7;
  wire tmp_product__283_carry__2_i_1_n_0;
  wire tmp_product__283_carry__2_i_2_n_0;
  wire tmp_product__283_carry__2_i_3_n_0;
  wire tmp_product__283_carry__2_i_4_n_0;
  wire tmp_product__283_carry__2_i_5_n_0;
  wire tmp_product__283_carry__2_i_6_n_0;
  wire tmp_product__283_carry__2_i_7_n_0;
  wire tmp_product__283_carry__2_n_0;
  wire tmp_product__283_carry__2_n_1;
  wire tmp_product__283_carry__2_n_2;
  wire tmp_product__283_carry__2_n_3;
  wire tmp_product__283_carry__2_n_4;
  wire tmp_product__283_carry__2_n_5;
  wire tmp_product__283_carry__2_n_6;
  wire tmp_product__283_carry__2_n_7;
  wire tmp_product__283_carry__3_i_1_n_0;
  wire tmp_product__283_carry__3_i_2_n_0;
  wire tmp_product__283_carry__3_i_3_n_0;
  wire tmp_product__283_carry__3_i_4_n_0;
  wire tmp_product__283_carry__3_i_5_n_0;
  wire tmp_product__283_carry__3_i_6_n_0;
  wire tmp_product__283_carry__3_i_7_n_0;
  wire tmp_product__283_carry__3_i_8_n_0;
  wire tmp_product__283_carry__3_n_0;
  wire tmp_product__283_carry__3_n_1;
  wire tmp_product__283_carry__3_n_2;
  wire tmp_product__283_carry__3_n_3;
  wire tmp_product__283_carry__3_n_4;
  wire tmp_product__283_carry__3_n_5;
  wire tmp_product__283_carry__3_n_6;
  wire tmp_product__283_carry__3_n_7;
  wire tmp_product__283_carry__4_i_1_n_0;
  wire tmp_product__283_carry__4_i_2_n_0;
  wire tmp_product__283_carry__4_i_3_n_0;
  wire tmp_product__283_carry__4_i_4_n_0;
  wire tmp_product__283_carry__4_i_5_n_0;
  wire tmp_product__283_carry__4_i_6_n_0;
  wire tmp_product__283_carry__4_i_7_n_0;
  wire tmp_product__283_carry__4_i_8_n_0;
  wire tmp_product__283_carry__4_n_0;
  wire tmp_product__283_carry__4_n_1;
  wire tmp_product__283_carry__4_n_2;
  wire tmp_product__283_carry__4_n_3;
  wire tmp_product__283_carry__4_n_4;
  wire tmp_product__283_carry__4_n_5;
  wire tmp_product__283_carry__4_n_6;
  wire tmp_product__283_carry__4_n_7;
  wire tmp_product__283_carry__5_i_1_n_0;
  wire tmp_product__283_carry__5_i_2_n_0;
  wire tmp_product__283_carry__5_i_3_n_0;
  wire tmp_product__283_carry__5_i_4_n_0;
  wire tmp_product__283_carry__5_i_5_n_0;
  wire tmp_product__283_carry__5_i_6_n_0;
  wire tmp_product__283_carry__5_i_7_n_0;
  wire tmp_product__283_carry__5_i_8_n_0;
  wire tmp_product__283_carry__5_n_0;
  wire tmp_product__283_carry__5_n_1;
  wire tmp_product__283_carry__5_n_2;
  wire tmp_product__283_carry__5_n_3;
  wire tmp_product__283_carry__5_n_4;
  wire tmp_product__283_carry__5_n_5;
  wire tmp_product__283_carry__5_n_6;
  wire tmp_product__283_carry__5_n_7;
  wire tmp_product__283_carry__6_i_1_n_0;
  wire tmp_product__283_carry__6_n_7;
  wire tmp_product__283_carry_i_1_n_0;
  wire tmp_product__283_carry_i_2_n_0;
  wire tmp_product__283_carry_i_3_n_0;
  wire tmp_product__283_carry_i_4_n_0;
  wire tmp_product__283_carry_n_0;
  wire tmp_product__283_carry_n_1;
  wire tmp_product__283_carry_n_2;
  wire tmp_product__283_carry_n_3;
  wire tmp_product__283_carry_n_4;
  wire tmp_product__283_carry_n_5;
  wire tmp_product__283_carry_n_6;
  wire tmp_product__283_carry_n_7;
  wire tmp_product__368_carry__0_i_10_n_0;
  wire tmp_product__368_carry__0_i_11_n_0;
  wire tmp_product__368_carry__0_i_1_n_0;
  wire tmp_product__368_carry__0_i_2_n_0;
  wire tmp_product__368_carry__0_i_3_n_0;
  wire tmp_product__368_carry__0_i_4_n_0;
  wire tmp_product__368_carry__0_i_5_n_0;
  wire tmp_product__368_carry__0_i_6_n_0;
  wire tmp_product__368_carry__0_i_7_n_0;
  wire tmp_product__368_carry__0_i_8_n_0;
  wire tmp_product__368_carry__0_i_9_n_0;
  wire tmp_product__368_carry__0_n_0;
  wire tmp_product__368_carry__0_n_1;
  wire tmp_product__368_carry__0_n_2;
  wire tmp_product__368_carry__0_n_3;
  wire tmp_product__368_carry__0_n_4;
  wire tmp_product__368_carry__0_n_5;
  wire tmp_product__368_carry__0_n_6;
  wire tmp_product__368_carry__0_n_7;
  wire tmp_product__368_carry__1_i_10_n_0;
  wire tmp_product__368_carry__1_i_11_n_0;
  wire tmp_product__368_carry__1_i_12_n_0;
  wire tmp_product__368_carry__1_i_1_n_0;
  wire tmp_product__368_carry__1_i_2_n_0;
  wire tmp_product__368_carry__1_i_3_n_0;
  wire tmp_product__368_carry__1_i_4_n_0;
  wire tmp_product__368_carry__1_i_5_n_0;
  wire tmp_product__368_carry__1_i_6_n_0;
  wire tmp_product__368_carry__1_i_7_n_0;
  wire tmp_product__368_carry__1_i_8_n_0;
  wire tmp_product__368_carry__1_i_9_n_0;
  wire tmp_product__368_carry__1_n_0;
  wire tmp_product__368_carry__1_n_1;
  wire tmp_product__368_carry__1_n_2;
  wire tmp_product__368_carry__1_n_3;
  wire tmp_product__368_carry__1_n_4;
  wire tmp_product__368_carry__1_n_5;
  wire tmp_product__368_carry__1_n_6;
  wire tmp_product__368_carry__1_n_7;
  wire tmp_product__368_carry__2_i_10_n_0;
  wire tmp_product__368_carry__2_i_11_n_0;
  wire tmp_product__368_carry__2_i_12_n_0;
  wire tmp_product__368_carry__2_i_1_n_0;
  wire tmp_product__368_carry__2_i_2_n_0;
  wire tmp_product__368_carry__2_i_3_n_0;
  wire tmp_product__368_carry__2_i_4_n_0;
  wire tmp_product__368_carry__2_i_5_n_0;
  wire tmp_product__368_carry__2_i_6_n_0;
  wire tmp_product__368_carry__2_i_7_n_0;
  wire tmp_product__368_carry__2_i_8_n_0;
  wire tmp_product__368_carry__2_i_9_n_0;
  wire tmp_product__368_carry__2_n_0;
  wire tmp_product__368_carry__2_n_1;
  wire tmp_product__368_carry__2_n_2;
  wire tmp_product__368_carry__2_n_3;
  wire tmp_product__368_carry__2_n_4;
  wire tmp_product__368_carry__2_n_5;
  wire tmp_product__368_carry__2_n_6;
  wire tmp_product__368_carry__2_n_7;
  wire tmp_product__368_carry__3_i_10_n_0;
  wire tmp_product__368_carry__3_i_11_n_0;
  wire tmp_product__368_carry__3_i_12_n_0;
  wire tmp_product__368_carry__3_i_1_n_0;
  wire tmp_product__368_carry__3_i_2_n_0;
  wire tmp_product__368_carry__3_i_3_n_0;
  wire tmp_product__368_carry__3_i_4_n_0;
  wire tmp_product__368_carry__3_i_5_n_0;
  wire tmp_product__368_carry__3_i_6_n_0;
  wire tmp_product__368_carry__3_i_7_n_0;
  wire tmp_product__368_carry__3_i_8_n_0;
  wire tmp_product__368_carry__3_i_9_n_0;
  wire tmp_product__368_carry__3_n_0;
  wire tmp_product__368_carry__3_n_1;
  wire tmp_product__368_carry__3_n_2;
  wire tmp_product__368_carry__3_n_3;
  wire tmp_product__368_carry__3_n_4;
  wire tmp_product__368_carry__3_n_5;
  wire tmp_product__368_carry__3_n_6;
  wire tmp_product__368_carry__3_n_7;
  wire tmp_product__368_carry__4_i_10_n_0;
  wire tmp_product__368_carry__4_i_11_n_0;
  wire tmp_product__368_carry__4_i_12_n_0;
  wire tmp_product__368_carry__4_i_1_n_0;
  wire tmp_product__368_carry__4_i_2_n_0;
  wire tmp_product__368_carry__4_i_3_n_0;
  wire tmp_product__368_carry__4_i_4_n_0;
  wire tmp_product__368_carry__4_i_5_n_0;
  wire tmp_product__368_carry__4_i_6_n_0;
  wire tmp_product__368_carry__4_i_7_n_0;
  wire tmp_product__368_carry__4_i_8_n_0;
  wire tmp_product__368_carry__4_i_9_n_0;
  wire tmp_product__368_carry__4_n_0;
  wire tmp_product__368_carry__4_n_1;
  wire tmp_product__368_carry__4_n_2;
  wire tmp_product__368_carry__4_n_3;
  wire tmp_product__368_carry__4_n_4;
  wire tmp_product__368_carry__4_n_5;
  wire tmp_product__368_carry__4_n_6;
  wire tmp_product__368_carry__4_n_7;
  wire tmp_product__368_carry__5_i_1_n_0;
  wire tmp_product__368_carry__5_i_2_n_0;
  wire tmp_product__368_carry__5_i_3_n_0;
  wire tmp_product__368_carry__5_n_7;
  wire tmp_product__368_carry_i_1_n_0;
  wire tmp_product__368_carry_i_2_n_0;
  wire tmp_product__368_carry_i_3_n_0;
  wire tmp_product__368_carry_i_4_n_0;
  wire tmp_product__368_carry_i_5_n_0;
  wire tmp_product__368_carry_i_6_n_0;
  wire tmp_product__368_carry_i_7_n_0;
  wire tmp_product__368_carry_i_8_n_0;
  wire tmp_product__368_carry_n_0;
  wire tmp_product__368_carry_n_1;
  wire tmp_product__368_carry_n_2;
  wire tmp_product__368_carry_n_3;
  wire tmp_product__368_carry_n_4;
  wire tmp_product__368_carry_n_5;
  wire tmp_product__368_carry_n_6;
  wire tmp_product__368_carry_n_7;
  wire tmp_product__91_carry__0_i_1__0_n_0;
  wire tmp_product__91_carry__0_i_2__0_n_0;
  wire tmp_product__91_carry__0_i_3__0_n_0;
  wire tmp_product__91_carry__0_i_4__0_n_0;
  wire tmp_product__91_carry__0_n_0;
  wire tmp_product__91_carry__0_n_1;
  wire tmp_product__91_carry__0_n_2;
  wire tmp_product__91_carry__0_n_3;
  wire tmp_product__91_carry__0_n_4;
  wire tmp_product__91_carry__0_n_5;
  wire tmp_product__91_carry__0_n_6;
  wire tmp_product__91_carry__0_n_7;
  wire tmp_product__91_carry__1_i_1__0_n_0;
  wire tmp_product__91_carry__1_i_2__0_n_0;
  wire tmp_product__91_carry__1_i_3__0_n_0;
  wire tmp_product__91_carry__1_i_4__0_n_0;
  wire tmp_product__91_carry__1_n_0;
  wire tmp_product__91_carry__1_n_1;
  wire tmp_product__91_carry__1_n_2;
  wire tmp_product__91_carry__1_n_3;
  wire tmp_product__91_carry__1_n_4;
  wire tmp_product__91_carry__1_n_5;
  wire tmp_product__91_carry__1_n_6;
  wire tmp_product__91_carry__1_n_7;
  wire tmp_product__91_carry__2_i_1__0_n_0;
  wire tmp_product__91_carry__2_i_2__0_n_0;
  wire tmp_product__91_carry__2_i_3__0_n_0;
  wire tmp_product__91_carry__2_i_4__0_n_0;
  wire tmp_product__91_carry__2_n_0;
  wire tmp_product__91_carry__2_n_1;
  wire tmp_product__91_carry__2_n_2;
  wire tmp_product__91_carry__2_n_3;
  wire tmp_product__91_carry__2_n_4;
  wire tmp_product__91_carry__2_n_5;
  wire tmp_product__91_carry__2_n_6;
  wire tmp_product__91_carry__2_n_7;
  wire tmp_product__91_carry__3_i_1_n_0;
  wire tmp_product__91_carry__3_i_2_n_0;
  wire tmp_product__91_carry__3_i_3__0_n_0;
  wire tmp_product__91_carry__3_i_4__0_n_0;
  wire tmp_product__91_carry__3_n_0;
  wire tmp_product__91_carry__3_n_1;
  wire tmp_product__91_carry__3_n_2;
  wire tmp_product__91_carry__3_n_3;
  wire tmp_product__91_carry__3_n_4;
  wire tmp_product__91_carry__3_n_5;
  wire tmp_product__91_carry__3_n_6;
  wire tmp_product__91_carry__3_n_7;
  wire tmp_product__91_carry__4_i_1_n_0;
  wire tmp_product__91_carry__4_i_2_n_0;
  wire tmp_product__91_carry__4_i_3_n_0;
  wire tmp_product__91_carry__4_i_4_n_0;
  wire tmp_product__91_carry__4_n_0;
  wire tmp_product__91_carry__4_n_1;
  wire tmp_product__91_carry__4_n_2;
  wire tmp_product__91_carry__4_n_3;
  wire tmp_product__91_carry__4_n_4;
  wire tmp_product__91_carry__4_n_5;
  wire tmp_product__91_carry__4_n_6;
  wire tmp_product__91_carry__4_n_7;
  wire tmp_product__91_carry__5_i_1_n_0;
  wire tmp_product__91_carry__5_i_2_n_0;
  wire tmp_product__91_carry__5_i_3_n_0;
  wire tmp_product__91_carry__5_i_4_n_0;
  wire tmp_product__91_carry__5_n_1;
  wire tmp_product__91_carry__5_n_2;
  wire tmp_product__91_carry__5_n_3;
  wire tmp_product__91_carry__5_n_4;
  wire tmp_product__91_carry__5_n_5;
  wire tmp_product__91_carry__5_n_6;
  wire tmp_product__91_carry__5_n_7;
  wire tmp_product__91_carry_i_1__0_n_0;
  wire tmp_product__91_carry_i_2_n_0;
  wire tmp_product__91_carry_i_3__0_n_0;
  wire tmp_product__91_carry_n_0;
  wire tmp_product__91_carry_n_1;
  wire tmp_product__91_carry_n_2;
  wire tmp_product__91_carry_n_3;
  wire tmp_product__91_carry_n_4;
  wire tmp_product__91_carry_n_5;
  wire tmp_product__91_carry_n_6;
  wire tmp_product_carry__0_i_1_n_0;
  wire tmp_product_carry__0_i_2_n_0;
  wire tmp_product_carry__0_i_3_n_0;
  wire tmp_product_carry__0_i_4_n_0;
  wire tmp_product_carry__0_n_0;
  wire tmp_product_carry__0_n_1;
  wire tmp_product_carry__0_n_2;
  wire tmp_product_carry__0_n_3;
  wire tmp_product_carry__0_n_4;
  wire tmp_product_carry__0_n_5;
  wire tmp_product_carry__0_n_6;
  wire tmp_product_carry__0_n_7;
  wire tmp_product_carry__1_i_1_n_0;
  wire tmp_product_carry__1_i_2_n_0;
  wire tmp_product_carry__1_i_3_n_0;
  wire tmp_product_carry__1_i_4_n_0;
  wire tmp_product_carry__1_n_0;
  wire tmp_product_carry__1_n_1;
  wire tmp_product_carry__1_n_2;
  wire tmp_product_carry__1_n_3;
  wire tmp_product_carry__1_n_4;
  wire tmp_product_carry__1_n_5;
  wire tmp_product_carry__1_n_6;
  wire tmp_product_carry__1_n_7;
  wire tmp_product_carry__2_i_1_n_0;
  wire tmp_product_carry__2_i_2_n_0;
  wire tmp_product_carry__2_i_3_n_0;
  wire tmp_product_carry__2_i_4_n_0;
  wire tmp_product_carry__2_n_0;
  wire tmp_product_carry__2_n_1;
  wire tmp_product_carry__2_n_2;
  wire tmp_product_carry__2_n_3;
  wire tmp_product_carry__2_n_4;
  wire tmp_product_carry__2_n_5;
  wire tmp_product_carry__2_n_6;
  wire tmp_product_carry__2_n_7;
  wire tmp_product_carry__3_i_1_n_0;
  wire tmp_product_carry__3_i_2_n_0;
  wire tmp_product_carry__3_i_3_n_0;
  wire tmp_product_carry__3_i_4_n_0;
  wire tmp_product_carry__3_n_0;
  wire tmp_product_carry__3_n_1;
  wire tmp_product_carry__3_n_2;
  wire tmp_product_carry__3_n_3;
  wire tmp_product_carry__3_n_4;
  wire tmp_product_carry__3_n_5;
  wire tmp_product_carry__3_n_6;
  wire tmp_product_carry__3_n_7;
  wire tmp_product_carry__4_i_1_n_0;
  wire tmp_product_carry__4_i_2_n_0;
  wire tmp_product_carry__4_i_3_n_0;
  wire tmp_product_carry__4_i_4_n_0;
  wire tmp_product_carry__4_n_0;
  wire tmp_product_carry__4_n_1;
  wire tmp_product_carry__4_n_2;
  wire tmp_product_carry__4_n_3;
  wire tmp_product_carry__4_n_4;
  wire tmp_product_carry__4_n_5;
  wire tmp_product_carry__4_n_6;
  wire tmp_product_carry__4_n_7;
  wire tmp_product_carry__5_i_1_n_0;
  wire tmp_product_carry__5_i_2_n_0;
  wire tmp_product_carry__5_i_3_n_0;
  wire tmp_product_carry__5_i_4_n_0;
  wire tmp_product_carry__5_n_0;
  wire tmp_product_carry__5_n_1;
  wire tmp_product_carry__5_n_2;
  wire tmp_product_carry__5_n_3;
  wire tmp_product_carry__5_n_4;
  wire tmp_product_carry__5_n_5;
  wire tmp_product_carry__5_n_6;
  wire tmp_product_carry__5_n_7;
  wire tmp_product_carry__6_i_1_n_0;
  wire tmp_product_carry__6_i_2_n_0;
  wire tmp_product_carry__6_i_3_n_0;
  wire tmp_product_carry__6_i_4_n_0;
  wire tmp_product_carry__6_n_1;
  wire tmp_product_carry__6_n_2;
  wire tmp_product_carry__6_n_3;
  wire tmp_product_carry__6_n_4;
  wire tmp_product_carry__6_n_5;
  wire tmp_product_carry__6_n_6;
  wire tmp_product_carry__6_n_7;
  wire tmp_product_carry_i_1_n_0;
  wire tmp_product_carry_i_2_n_0;
  wire tmp_product_carry_i_3_n_0;
  wire tmp_product_carry_n_0;
  wire tmp_product_carry_n_1;
  wire tmp_product_carry_n_2;
  wire tmp_product_carry_n_3;
  wire tmp_product_carry_n_4;
  wire tmp_product_carry_n_5;
  wire tmp_product_carry_n_6;
  wire tmp_product_carry_n_7;
  wire [0:0]NLW_tmp_product__153_carry_O_UNCONNECTED;
  wire [3:1]NLW_tmp_product__153_carry__5_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product__153_carry__5_O_UNCONNECTED;
  wire [0:0]NLW_tmp_product__229_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_product__229_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_product__229_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__283_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__283_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__368_carry__5_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__368_carry__5_O_UNCONNECTED;
  wire [0:0]NLW_tmp_product__91_carry_O_UNCONNECTED;
  wire [3:3]NLW_tmp_product__91_carry__5_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_product_carry__6_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \buff0[6]_i_1 
       (.I0(tmp_product__283_carry_n_4),
        .I1(Q[0]),
        .O(\buff0[6]_i_1_n_0 ));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__368_carry_n_4),
        .Q(\buff0_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__368_carry__0_n_7),
        .Q(\buff0_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__368_carry__0_n_6),
        .Q(\buff0_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__368_carry__0_n_5),
        .Q(\buff0_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__368_carry__0_n_4),
        .Q(\buff0_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__368_carry__1_n_7),
        .Q(\buff0_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \buff0_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__368_carry__1_n_6),
        .Q(\buff0_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \buff0_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__368_carry__1_n_5),
        .Q(\buff0_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \buff0_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__368_carry__1_n_4),
        .Q(\buff0_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \buff0_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__368_carry__2_n_7),
        .Q(\buff0_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_carry_n_6),
        .Q(\buff0_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \buff0_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__368_carry__2_n_6),
        .Q(\buff0_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \buff0_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__368_carry__2_n_5),
        .Q(\buff0_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \buff0_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__368_carry__2_n_4),
        .Q(\buff0_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \buff0_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__368_carry__3_n_7),
        .Q(\buff0_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \buff0_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__368_carry__3_n_6),
        .Q(\buff0_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \buff0_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__368_carry__3_n_5),
        .Q(\buff0_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \buff0_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__368_carry__3_n_4),
        .Q(\buff0_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \buff0_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__368_carry__4_n_7),
        .Q(\buff0_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \buff0_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__368_carry__4_n_6),
        .Q(\buff0_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \buff0_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__368_carry__4_n_5),
        .Q(\buff0_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_carry_n_5),
        .Q(\buff0_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \buff0_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__368_carry__4_n_4),
        .Q(\buff0_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \buff0_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__368_carry__5_n_7),
        .Q(\buff0_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__283_carry_n_7),
        .Q(\buff0_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__283_carry_n_6),
        .Q(\buff0_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__283_carry_n_5),
        .Q(\buff0_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buff0[6]_i_1_n_0 ),
        .Q(\buff0_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__368_carry_n_7),
        .Q(\buff0_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__368_carry_n_6),
        .Q(\buff0_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__368_carry_n_5),
        .Q(\buff0_reg[31]_0 [8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__153_carry
       (.CI(1'b0),
        .CO({tmp_product__153_carry_n_0,tmp_product__153_carry_n_1,tmp_product__153_carry_n_2,tmp_product__153_carry_n_3}),
        .CYINIT(1'b0),
        .DI({Q[1:0],1'b0,1'b1}),
        .O({tmp_product__153_carry_n_4,tmp_product__153_carry_n_5,tmp_product__153_carry_n_6,NLW_tmp_product__153_carry_O_UNCONNECTED[0]}),
        .S({tmp_product__153_carry_i_1_n_0,tmp_product__153_carry_i_2_n_0,tmp_product__153_carry_i_3_n_0,Q[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__153_carry__0
       (.CI(tmp_product__153_carry_n_0),
        .CO({tmp_product__153_carry__0_n_0,tmp_product__153_carry__0_n_1,tmp_product__153_carry__0_n_2,tmp_product__153_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[5:2]),
        .O({tmp_product__153_carry__0_n_4,tmp_product__153_carry__0_n_5,tmp_product__153_carry__0_n_6,tmp_product__153_carry__0_n_7}),
        .S({tmp_product__153_carry__0_i_1_n_0,tmp_product__153_carry__0_i_2_n_0,tmp_product__153_carry__0_i_3_n_0,tmp_product__153_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__153_carry__0_i_1
       (.I0(Q[5]),
        .I1(Q[7]),
        .O(tmp_product__153_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__153_carry__0_i_2
       (.I0(Q[4]),
        .I1(Q[6]),
        .O(tmp_product__153_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__153_carry__0_i_3
       (.I0(Q[3]),
        .I1(Q[5]),
        .O(tmp_product__153_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__153_carry__0_i_4
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(tmp_product__153_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__153_carry__1
       (.CI(tmp_product__153_carry__0_n_0),
        .CO({tmp_product__153_carry__1_n_0,tmp_product__153_carry__1_n_1,tmp_product__153_carry__1_n_2,tmp_product__153_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[9:6]),
        .O({tmp_product__153_carry__1_n_4,tmp_product__153_carry__1_n_5,tmp_product__153_carry__1_n_6,tmp_product__153_carry__1_n_7}),
        .S({tmp_product__153_carry__1_i_1_n_0,tmp_product__153_carry__1_i_2_n_0,tmp_product__153_carry__1_i_3_n_0,tmp_product__153_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__153_carry__1_i_1
       (.I0(Q[9]),
        .I1(Q[11]),
        .O(tmp_product__153_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__153_carry__1_i_2
       (.I0(Q[8]),
        .I1(Q[10]),
        .O(tmp_product__153_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__153_carry__1_i_3
       (.I0(Q[7]),
        .I1(Q[9]),
        .O(tmp_product__153_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__153_carry__1_i_4
       (.I0(Q[6]),
        .I1(Q[8]),
        .O(tmp_product__153_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__153_carry__2
       (.CI(tmp_product__153_carry__1_n_0),
        .CO({tmp_product__153_carry__2_n_0,tmp_product__153_carry__2_n_1,tmp_product__153_carry__2_n_2,tmp_product__153_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[13:10]),
        .O({tmp_product__153_carry__2_n_4,tmp_product__153_carry__2_n_5,tmp_product__153_carry__2_n_6,tmp_product__153_carry__2_n_7}),
        .S({tmp_product__153_carry__2_i_1_n_0,tmp_product__153_carry__2_i_2_n_0,tmp_product__153_carry__2_i_3_n_0,tmp_product__153_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__153_carry__2_i_1
       (.I0(Q[13]),
        .I1(Q[15]),
        .O(tmp_product__153_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__153_carry__2_i_2
       (.I0(Q[12]),
        .I1(Q[14]),
        .O(tmp_product__153_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__153_carry__2_i_3
       (.I0(Q[11]),
        .I1(Q[13]),
        .O(tmp_product__153_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__153_carry__2_i_4
       (.I0(Q[10]),
        .I1(Q[12]),
        .O(tmp_product__153_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__153_carry__3
       (.CI(tmp_product__153_carry__2_n_0),
        .CO({tmp_product__153_carry__3_n_0,tmp_product__153_carry__3_n_1,tmp_product__153_carry__3_n_2,tmp_product__153_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[17:14]),
        .O({tmp_product__153_carry__3_n_4,tmp_product__153_carry__3_n_5,tmp_product__153_carry__3_n_6,tmp_product__153_carry__3_n_7}),
        .S({tmp_product__153_carry__3_i_1_n_0,tmp_product__153_carry__3_i_2_n_0,tmp_product__153_carry__3_i_3_n_0,tmp_product__153_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__153_carry__3_i_1
       (.I0(Q[17]),
        .I1(Q[19]),
        .O(tmp_product__153_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__153_carry__3_i_2
       (.I0(Q[16]),
        .I1(Q[18]),
        .O(tmp_product__153_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__153_carry__3_i_3
       (.I0(Q[15]),
        .I1(Q[17]),
        .O(tmp_product__153_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__153_carry__3_i_4
       (.I0(Q[14]),
        .I1(Q[16]),
        .O(tmp_product__153_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__153_carry__4
       (.CI(tmp_product__153_carry__3_n_0),
        .CO({tmp_product__153_carry__4_n_0,tmp_product__153_carry__4_n_1,tmp_product__153_carry__4_n_2,tmp_product__153_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Q[21:18]),
        .O({tmp_product__153_carry__4_n_4,tmp_product__153_carry__4_n_5,tmp_product__153_carry__4_n_6,tmp_product__153_carry__4_n_7}),
        .S({tmp_product__153_carry__4_i_1_n_0,tmp_product__153_carry__4_i_2_n_0,tmp_product__153_carry__4_i_3_n_0,tmp_product__153_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__153_carry__4_i_1
       (.I0(Q[21]),
        .I1(Q[23]),
        .O(tmp_product__153_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__153_carry__4_i_2
       (.I0(Q[20]),
        .I1(Q[22]),
        .O(tmp_product__153_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__153_carry__4_i_3
       (.I0(Q[19]),
        .I1(Q[21]),
        .O(tmp_product__153_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__153_carry__4_i_4
       (.I0(Q[18]),
        .I1(Q[20]),
        .O(tmp_product__153_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__153_carry__5
       (.CI(tmp_product__153_carry__4_n_0),
        .CO({NLW_tmp_product__153_carry__5_CO_UNCONNECTED[3:1],tmp_product__153_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[22]}),
        .O({NLW_tmp_product__153_carry__5_O_UNCONNECTED[3:2],tmp_product__153_carry__5_n_6,tmp_product__153_carry__5_n_7}),
        .S({1'b0,1'b0,tmp_product__153_carry__5_i_1_n_0,tmp_product__153_carry__5_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__153_carry__5_i_1
       (.I0(Q[23]),
        .I1(Q[25]),
        .O(tmp_product__153_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__153_carry__5_i_2
       (.I0(Q[22]),
        .I1(Q[24]),
        .O(tmp_product__153_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__153_carry_i_1
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(tmp_product__153_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__153_carry_i_2
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(tmp_product__153_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__153_carry_i_3
       (.I0(Q[1]),
        .O(tmp_product__153_carry_i_3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__229_carry
       (.CI(1'b0),
        .CO({tmp_product__229_carry_n_0,tmp_product__229_carry_n_1,tmp_product__229_carry_n_2,tmp_product__229_carry_n_3}),
        .CYINIT(1'b0),
        .DI({Q[4:2],1'b0}),
        .O({tmp_product__229_carry_n_4,tmp_product__229_carry_n_5,tmp_product__229_carry_n_6,NLW_tmp_product__229_carry_O_UNCONNECTED[0]}),
        .S({tmp_product__229_carry_i_1_n_0,tmp_product__229_carry_i_2_n_0,tmp_product__229_carry_i_3_n_0,Q[1]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__229_carry__0
       (.CI(tmp_product__229_carry_n_0),
        .CO({tmp_product__229_carry__0_n_0,tmp_product__229_carry__0_n_1,tmp_product__229_carry__0_n_2,tmp_product__229_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[8:5]),
        .O({tmp_product__229_carry__0_n_4,tmp_product__229_carry__0_n_5,tmp_product__229_carry__0_n_6,tmp_product__229_carry__0_n_7}),
        .S({tmp_product__229_carry__0_i_1_n_0,tmp_product__229_carry__0_i_2_n_0,tmp_product__229_carry__0_i_3_n_0,tmp_product__229_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__229_carry__0_i_1
       (.I0(Q[6]),
        .I1(Q[8]),
        .O(tmp_product__229_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__229_carry__0_i_2
       (.I0(Q[5]),
        .I1(Q[7]),
        .O(tmp_product__229_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__229_carry__0_i_3
       (.I0(Q[4]),
        .I1(Q[6]),
        .O(tmp_product__229_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__229_carry__0_i_4
       (.I0(Q[3]),
        .I1(Q[5]),
        .O(tmp_product__229_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__229_carry__1
       (.CI(tmp_product__229_carry__0_n_0),
        .CO({tmp_product__229_carry__1_n_0,tmp_product__229_carry__1_n_1,tmp_product__229_carry__1_n_2,tmp_product__229_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[12:9]),
        .O({tmp_product__229_carry__1_n_4,tmp_product__229_carry__1_n_5,tmp_product__229_carry__1_n_6,tmp_product__229_carry__1_n_7}),
        .S({tmp_product__229_carry__1_i_1_n_0,tmp_product__229_carry__1_i_2_n_0,tmp_product__229_carry__1_i_3_n_0,tmp_product__229_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__229_carry__1_i_1
       (.I0(Q[10]),
        .I1(Q[12]),
        .O(tmp_product__229_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__229_carry__1_i_2
       (.I0(Q[9]),
        .I1(Q[11]),
        .O(tmp_product__229_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__229_carry__1_i_3
       (.I0(Q[8]),
        .I1(Q[10]),
        .O(tmp_product__229_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__229_carry__1_i_4
       (.I0(Q[7]),
        .I1(Q[9]),
        .O(tmp_product__229_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__229_carry__2
       (.CI(tmp_product__229_carry__1_n_0),
        .CO({tmp_product__229_carry__2_n_0,tmp_product__229_carry__2_n_1,tmp_product__229_carry__2_n_2,tmp_product__229_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[16:13]),
        .O({tmp_product__229_carry__2_n_4,tmp_product__229_carry__2_n_5,tmp_product__229_carry__2_n_6,tmp_product__229_carry__2_n_7}),
        .S({tmp_product__229_carry__2_i_1_n_0,tmp_product__229_carry__2_i_2_n_0,tmp_product__229_carry__2_i_3_n_0,tmp_product__229_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__229_carry__2_i_1
       (.I0(Q[14]),
        .I1(Q[16]),
        .O(tmp_product__229_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__229_carry__2_i_2
       (.I0(Q[13]),
        .I1(Q[15]),
        .O(tmp_product__229_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__229_carry__2_i_3
       (.I0(Q[12]),
        .I1(Q[14]),
        .O(tmp_product__229_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__229_carry__2_i_4
       (.I0(Q[11]),
        .I1(Q[13]),
        .O(tmp_product__229_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__229_carry__3
       (.CI(tmp_product__229_carry__2_n_0),
        .CO({NLW_tmp_product__229_carry__3_CO_UNCONNECTED[3:2],tmp_product__229_carry__3_n_2,tmp_product__229_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[18:17]}),
        .O({NLW_tmp_product__229_carry__3_O_UNCONNECTED[3],tmp_product__229_carry__3_n_5,tmp_product__229_carry__3_n_6,tmp_product__229_carry__3_n_7}),
        .S({1'b0,tmp_product__229_carry__3_i_1_n_0,tmp_product__229_carry__3_i_2_n_0,tmp_product__229_carry__3_i_3_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__229_carry__3_i_1
       (.I0(Q[17]),
        .I1(Q[19]),
        .O(tmp_product__229_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__229_carry__3_i_2
       (.I0(Q[16]),
        .I1(Q[18]),
        .O(tmp_product__229_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__229_carry__3_i_3
       (.I0(Q[15]),
        .I1(Q[17]),
        .O(tmp_product__229_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__229_carry_i_1
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(tmp_product__229_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__229_carry_i_2
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(tmp_product__229_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__229_carry_i_3
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(tmp_product__229_carry_i_3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__283_carry
       (.CI(1'b0),
        .CO({tmp_product__283_carry_n_0,tmp_product__283_carry_n_1,tmp_product__283_carry_n_2,tmp_product__283_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product_carry__0_n_5,tmp_product_carry__0_n_6,tmp_product_carry__0_n_7,tmp_product_carry_n_4}),
        .O({tmp_product__283_carry_n_4,tmp_product__283_carry_n_5,tmp_product__283_carry_n_6,tmp_product__283_carry_n_7}),
        .S({tmp_product__283_carry_i_1_n_0,tmp_product__283_carry_i_2_n_0,tmp_product__283_carry_i_3_n_0,tmp_product__283_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__283_carry__0
       (.CI(tmp_product__283_carry_n_0),
        .CO({tmp_product__283_carry__0_n_0,tmp_product__283_carry__0_n_1,tmp_product__283_carry__0_n_2,tmp_product__283_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product_carry__1_n_5,tmp_product_carry__1_n_6,tmp_product_carry__1_n_7,tmp_product_carry__0_n_4}),
        .O({tmp_product__283_carry__0_n_4,tmp_product__283_carry__0_n_5,tmp_product__283_carry__0_n_6,tmp_product__283_carry__0_n_7}),
        .S({tmp_product__283_carry__0_i_1_n_0,tmp_product__283_carry__0_i_2_n_0,tmp_product__283_carry__0_i_3_n_0,tmp_product__283_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__283_carry__0_i_1
       (.I0(tmp_product_carry__1_n_5),
        .I1(tmp_product__91_carry__0_n_5),
        .O(tmp_product__283_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__283_carry__0_i_2
       (.I0(tmp_product_carry__1_n_6),
        .I1(tmp_product__91_carry__0_n_6),
        .O(tmp_product__283_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__283_carry__0_i_3
       (.I0(tmp_product_carry__1_n_7),
        .I1(tmp_product__91_carry__0_n_7),
        .O(tmp_product__283_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__283_carry__0_i_4
       (.I0(tmp_product_carry__0_n_4),
        .I1(tmp_product__91_carry_n_4),
        .O(tmp_product__283_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__283_carry__1
       (.CI(tmp_product__283_carry__0_n_0),
        .CO({tmp_product__283_carry__1_n_0,tmp_product__283_carry__1_n_1,tmp_product__283_carry__1_n_2,tmp_product__283_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product_carry__2_n_5,tmp_product_carry__2_n_6,tmp_product_carry__2_n_7,tmp_product_carry__1_n_4}),
        .O({tmp_product__283_carry__1_n_4,tmp_product__283_carry__1_n_5,tmp_product__283_carry__1_n_6,tmp_product__283_carry__1_n_7}),
        .S({tmp_product__283_carry__1_i_1_n_0,tmp_product__283_carry__1_i_2_n_0,tmp_product__283_carry__1_i_3_n_0,tmp_product__283_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__283_carry__1_i_1
       (.I0(tmp_product__91_carry__1_n_5),
        .I1(tmp_product_carry__2_n_5),
        .O(tmp_product__283_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__283_carry__1_i_2
       (.I0(tmp_product_carry__2_n_6),
        .I1(tmp_product__91_carry__1_n_6),
        .O(tmp_product__283_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__283_carry__1_i_3
       (.I0(tmp_product_carry__2_n_7),
        .I1(tmp_product__91_carry__1_n_7),
        .O(tmp_product__283_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__283_carry__1_i_4
       (.I0(tmp_product_carry__1_n_4),
        .I1(tmp_product__91_carry__0_n_4),
        .O(tmp_product__283_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__283_carry__2
       (.CI(tmp_product__283_carry__1_n_0),
        .CO({tmp_product__283_carry__2_n_0,tmp_product__283_carry__2_n_1,tmp_product__283_carry__2_n_2,tmp_product__283_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__283_carry__2_i_1_n_0,tmp_product__283_carry__2_i_2_n_0,tmp_product__283_carry__2_i_3_n_0,tmp_product__91_carry__1_n_5}),
        .O({tmp_product__283_carry__2_n_4,tmp_product__283_carry__2_n_5,tmp_product__283_carry__2_n_6,tmp_product__283_carry__2_n_7}),
        .S({tmp_product__283_carry__2_i_4_n_0,tmp_product__283_carry__2_i_5_n_0,tmp_product__283_carry__2_i_6_n_0,tmp_product__283_carry__2_i_7_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__283_carry__2_i_1
       (.I0(tmp_product__91_carry__2_n_6),
        .I1(tmp_product_carry__3_n_6),
        .O(tmp_product__283_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__283_carry__2_i_2
       (.I0(tmp_product__91_carry__2_n_7),
        .I1(tmp_product_carry__3_n_7),
        .O(tmp_product__283_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__283_carry__2_i_3
       (.I0(tmp_product__91_carry__1_n_4),
        .I1(tmp_product_carry__2_n_4),
        .O(tmp_product__283_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__283_carry__2_i_4
       (.I0(tmp_product_carry__3_n_6),
        .I1(tmp_product__91_carry__2_n_6),
        .I2(tmp_product__91_carry__2_n_5),
        .I3(tmp_product_carry__3_n_5),
        .O(tmp_product__283_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__283_carry__2_i_5
       (.I0(tmp_product_carry__3_n_7),
        .I1(tmp_product__91_carry__2_n_7),
        .I2(tmp_product__91_carry__2_n_6),
        .I3(tmp_product_carry__3_n_6),
        .O(tmp_product__283_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__283_carry__2_i_6
       (.I0(tmp_product_carry__2_n_4),
        .I1(tmp_product__91_carry__1_n_4),
        .I2(tmp_product__91_carry__2_n_7),
        .I3(tmp_product_carry__3_n_7),
        .O(tmp_product__283_carry__2_i_6_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__283_carry__2_i_7
       (.I0(tmp_product__91_carry__1_n_5),
        .I1(tmp_product__91_carry__1_n_4),
        .I2(tmp_product_carry__2_n_4),
        .O(tmp_product__283_carry__2_i_7_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__283_carry__3
       (.CI(tmp_product__283_carry__2_n_0),
        .CO({tmp_product__283_carry__3_n_0,tmp_product__283_carry__3_n_1,tmp_product__283_carry__3_n_2,tmp_product__283_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__283_carry__3_i_1_n_0,tmp_product__283_carry__3_i_2_n_0,tmp_product__283_carry__3_i_3_n_0,tmp_product__283_carry__3_i_4_n_0}),
        .O({tmp_product__283_carry__3_n_4,tmp_product__283_carry__3_n_5,tmp_product__283_carry__3_n_6,tmp_product__283_carry__3_n_7}),
        .S({tmp_product__283_carry__3_i_5_n_0,tmp_product__283_carry__3_i_6_n_0,tmp_product__283_carry__3_i_7_n_0,tmp_product__283_carry__3_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__283_carry__3_i_1
       (.I0(tmp_product__91_carry__3_n_6),
        .I1(tmp_product_carry__4_n_6),
        .O(tmp_product__283_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__283_carry__3_i_2
       (.I0(tmp_product__91_carry__3_n_7),
        .I1(tmp_product_carry__4_n_7),
        .O(tmp_product__283_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__283_carry__3_i_3
       (.I0(tmp_product__91_carry__2_n_4),
        .I1(tmp_product_carry__3_n_4),
        .O(tmp_product__283_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__283_carry__3_i_4
       (.I0(tmp_product__91_carry__2_n_5),
        .I1(tmp_product_carry__3_n_5),
        .O(tmp_product__283_carry__3_i_4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__283_carry__3_i_5
       (.I0(tmp_product_carry__4_n_6),
        .I1(tmp_product__91_carry__3_n_6),
        .I2(tmp_product__91_carry__3_n_5),
        .I3(tmp_product_carry__4_n_5),
        .O(tmp_product__283_carry__3_i_5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__283_carry__3_i_6
       (.I0(tmp_product_carry__4_n_7),
        .I1(tmp_product__91_carry__3_n_7),
        .I2(tmp_product__91_carry__3_n_6),
        .I3(tmp_product_carry__4_n_6),
        .O(tmp_product__283_carry__3_i_6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__283_carry__3_i_7
       (.I0(tmp_product_carry__3_n_4),
        .I1(tmp_product__91_carry__2_n_4),
        .I2(tmp_product__91_carry__3_n_7),
        .I3(tmp_product_carry__4_n_7),
        .O(tmp_product__283_carry__3_i_7_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__283_carry__3_i_8
       (.I0(tmp_product_carry__3_n_5),
        .I1(tmp_product__91_carry__2_n_5),
        .I2(tmp_product__91_carry__2_n_4),
        .I3(tmp_product_carry__3_n_4),
        .O(tmp_product__283_carry__3_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__283_carry__4
       (.CI(tmp_product__283_carry__3_n_0),
        .CO({tmp_product__283_carry__4_n_0,tmp_product__283_carry__4_n_1,tmp_product__283_carry__4_n_2,tmp_product__283_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__283_carry__4_i_1_n_0,tmp_product__283_carry__4_i_2_n_0,tmp_product__283_carry__4_i_3_n_0,tmp_product__283_carry__4_i_4_n_0}),
        .O({tmp_product__283_carry__4_n_4,tmp_product__283_carry__4_n_5,tmp_product__283_carry__4_n_6,tmp_product__283_carry__4_n_7}),
        .S({tmp_product__283_carry__4_i_5_n_0,tmp_product__283_carry__4_i_6_n_0,tmp_product__283_carry__4_i_7_n_0,tmp_product__283_carry__4_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__283_carry__4_i_1
       (.I0(tmp_product__91_carry__4_n_6),
        .I1(tmp_product_carry__5_n_6),
        .O(tmp_product__283_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__283_carry__4_i_2
       (.I0(tmp_product__91_carry__4_n_7),
        .I1(tmp_product_carry__5_n_7),
        .O(tmp_product__283_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__283_carry__4_i_3
       (.I0(tmp_product__91_carry__3_n_4),
        .I1(tmp_product_carry__4_n_4),
        .O(tmp_product__283_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__283_carry__4_i_4
       (.I0(tmp_product__91_carry__3_n_5),
        .I1(tmp_product_carry__4_n_5),
        .O(tmp_product__283_carry__4_i_4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__283_carry__4_i_5
       (.I0(tmp_product_carry__5_n_6),
        .I1(tmp_product__91_carry__4_n_6),
        .I2(tmp_product__91_carry__4_n_5),
        .I3(tmp_product_carry__5_n_5),
        .O(tmp_product__283_carry__4_i_5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__283_carry__4_i_6
       (.I0(tmp_product_carry__5_n_7),
        .I1(tmp_product__91_carry__4_n_7),
        .I2(tmp_product__91_carry__4_n_6),
        .I3(tmp_product_carry__5_n_6),
        .O(tmp_product__283_carry__4_i_6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__283_carry__4_i_7
       (.I0(tmp_product_carry__4_n_4),
        .I1(tmp_product__91_carry__3_n_4),
        .I2(tmp_product__91_carry__4_n_7),
        .I3(tmp_product_carry__5_n_7),
        .O(tmp_product__283_carry__4_i_7_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__283_carry__4_i_8
       (.I0(tmp_product_carry__4_n_5),
        .I1(tmp_product__91_carry__3_n_5),
        .I2(tmp_product__91_carry__3_n_4),
        .I3(tmp_product_carry__4_n_4),
        .O(tmp_product__283_carry__4_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__283_carry__5
       (.CI(tmp_product__283_carry__4_n_0),
        .CO({tmp_product__283_carry__5_n_0,tmp_product__283_carry__5_n_1,tmp_product__283_carry__5_n_2,tmp_product__283_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__283_carry__5_i_1_n_0,tmp_product__283_carry__5_i_2_n_0,tmp_product__283_carry__5_i_3_n_0,tmp_product__283_carry__5_i_4_n_0}),
        .O({tmp_product__283_carry__5_n_4,tmp_product__283_carry__5_n_5,tmp_product__283_carry__5_n_6,tmp_product__283_carry__5_n_7}),
        .S({tmp_product__283_carry__5_i_5_n_0,tmp_product__283_carry__5_i_6_n_0,tmp_product__283_carry__5_i_7_n_0,tmp_product__283_carry__5_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__283_carry__5_i_1
       (.I0(tmp_product__91_carry__5_n_6),
        .I1(tmp_product_carry__6_n_6),
        .O(tmp_product__283_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__283_carry__5_i_2
       (.I0(tmp_product__91_carry__5_n_7),
        .I1(tmp_product_carry__6_n_7),
        .O(tmp_product__283_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__283_carry__5_i_3
       (.I0(tmp_product__91_carry__4_n_4),
        .I1(tmp_product_carry__5_n_4),
        .O(tmp_product__283_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__283_carry__5_i_4
       (.I0(tmp_product__91_carry__4_n_5),
        .I1(tmp_product_carry__5_n_5),
        .O(tmp_product__283_carry__5_i_4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__283_carry__5_i_5
       (.I0(tmp_product_carry__6_n_6),
        .I1(tmp_product__91_carry__5_n_6),
        .I2(tmp_product__91_carry__5_n_5),
        .I3(tmp_product_carry__6_n_5),
        .O(tmp_product__283_carry__5_i_5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__283_carry__5_i_6
       (.I0(tmp_product_carry__6_n_7),
        .I1(tmp_product__91_carry__5_n_7),
        .I2(tmp_product__91_carry__5_n_6),
        .I3(tmp_product_carry__6_n_6),
        .O(tmp_product__283_carry__5_i_6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__283_carry__5_i_7
       (.I0(tmp_product_carry__5_n_4),
        .I1(tmp_product__91_carry__4_n_4),
        .I2(tmp_product__91_carry__5_n_7),
        .I3(tmp_product_carry__6_n_7),
        .O(tmp_product__283_carry__5_i_7_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__283_carry__5_i_8
       (.I0(tmp_product_carry__5_n_5),
        .I1(tmp_product__91_carry__4_n_5),
        .I2(tmp_product__91_carry__4_n_4),
        .I3(tmp_product_carry__5_n_4),
        .O(tmp_product__283_carry__5_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__283_carry__6
       (.CI(tmp_product__283_carry__5_n_0),
        .CO(NLW_tmp_product__283_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__283_carry__6_O_UNCONNECTED[3:1],tmp_product__283_carry__6_n_7}),
        .S({1'b0,1'b0,1'b0,tmp_product__283_carry__6_i_1_n_0}));
  LUT4 #(
    .INIT(16'h6999)) 
    tmp_product__283_carry__6_i_1
       (.I0(tmp_product__91_carry__5_n_4),
        .I1(tmp_product_carry__6_n_4),
        .I2(tmp_product_carry__6_n_5),
        .I3(tmp_product__91_carry__5_n_5),
        .O(tmp_product__283_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__283_carry_i_1
       (.I0(tmp_product_carry__0_n_5),
        .I1(tmp_product__91_carry_n_5),
        .O(tmp_product__283_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__283_carry_i_2
       (.I0(tmp_product_carry__0_n_6),
        .I1(tmp_product__91_carry_n_6),
        .O(tmp_product__283_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__283_carry_i_3
       (.I0(tmp_product_carry__0_n_7),
        .I1(Q[1]),
        .O(tmp_product__283_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__283_carry_i_4
       (.I0(tmp_product_carry_n_4),
        .I1(Q[0]),
        .O(tmp_product__283_carry_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__368_carry
       (.CI(1'b0),
        .CO({tmp_product__368_carry_n_0,tmp_product__368_carry_n_1,tmp_product__368_carry_n_2,tmp_product__368_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__368_carry_i_1_n_0,tmp_product__368_carry_i_2_n_0,tmp_product__368_carry_i_3_n_0,tmp_product__368_carry_i_4_n_0}),
        .O({tmp_product__368_carry_n_4,tmp_product__368_carry_n_5,tmp_product__368_carry_n_6,tmp_product__368_carry_n_7}),
        .S({tmp_product__368_carry_i_5_n_0,tmp_product__368_carry_i_6_n_0,tmp_product__368_carry_i_7_n_0,tmp_product__368_carry_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__368_carry__0
       (.CI(tmp_product__368_carry_n_0),
        .CO({tmp_product__368_carry__0_n_0,tmp_product__368_carry__0_n_1,tmp_product__368_carry__0_n_2,tmp_product__368_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__368_carry__0_i_1_n_0,tmp_product__368_carry__0_i_2_n_0,tmp_product__368_carry__0_i_3_n_0,tmp_product__368_carry__0_i_4_n_0}),
        .O({tmp_product__368_carry__0_n_4,tmp_product__368_carry__0_n_5,tmp_product__368_carry__0_n_6,tmp_product__368_carry__0_n_7}),
        .S({tmp_product__368_carry__0_i_5_n_0,tmp_product__368_carry__0_i_6_n_0,tmp_product__368_carry__0_i_7_n_0,tmp_product__368_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'hEBBECAACCAAC8228)) 
    tmp_product__368_carry__0_i_1
       (.I0(tmp_product__153_carry__0_n_4),
        .I1(Q[1]),
        .I2(tmp_product__283_carry__1_n_5),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(tmp_product__283_carry__1_n_6),
        .O(tmp_product__368_carry__0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__368_carry__0_i_10
       (.I0(Q[2]),
        .I1(tmp_product__283_carry__1_n_5),
        .I2(Q[1]),
        .O(tmp_product__368_carry__0_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__368_carry__0_i_11
       (.I0(Q[1]),
        .I1(tmp_product__283_carry__1_n_6),
        .I2(Q[0]),
        .O(tmp_product__368_carry__0_i_11_n_0));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    tmp_product__368_carry__0_i_2
       (.I0(tmp_product__153_carry__0_n_5),
        .I1(Q[0]),
        .I2(tmp_product__283_carry__1_n_6),
        .I3(Q[1]),
        .I4(tmp_product_carry_n_7),
        .I5(tmp_product__283_carry__1_n_7),
        .O(tmp_product__368_carry__0_i_2_n_0));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'h28)) 
    tmp_product__368_carry__0_i_3
       (.I0(tmp_product__153_carry__0_n_6),
        .I1(tmp_product__283_carry__1_n_7),
        .I2(tmp_product_carry_n_7),
        .O(tmp_product__368_carry__0_i_3_n_0));
  (* HLUTNM = "lutpair284" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__368_carry__0_i_4
       (.I0(tmp_product__153_carry__0_n_7),
        .I1(tmp_product__283_carry__0_n_4),
        .O(tmp_product__368_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__368_carry__0_i_5
       (.I0(tmp_product__368_carry__0_i_1_n_0),
        .I1(tmp_product__368_carry__0_i_9_n_0),
        .I2(tmp_product__153_carry__1_n_7),
        .I3(tmp_product__283_carry__1_n_5),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(tmp_product__368_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__368_carry__0_i_6
       (.I0(tmp_product__368_carry__0_i_2_n_0),
        .I1(tmp_product__368_carry__0_i_10_n_0),
        .I2(tmp_product__153_carry__0_n_4),
        .I3(tmp_product__283_carry__1_n_6),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(tmp_product__368_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h69969696)) 
    tmp_product__368_carry__0_i_7
       (.I0(tmp_product__368_carry__0_i_3_n_0),
        .I1(tmp_product__368_carry__0_i_11_n_0),
        .I2(tmp_product__153_carry__0_n_5),
        .I3(tmp_product__283_carry__1_n_7),
        .I4(tmp_product_carry_n_7),
        .O(tmp_product__368_carry__0_i_7_n_0));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__368_carry__0_i_8
       (.I0(tmp_product__153_carry__0_n_6),
        .I1(tmp_product__283_carry__1_n_7),
        .I2(tmp_product_carry_n_7),
        .I3(tmp_product__368_carry__0_i_4_n_0),
        .O(tmp_product__368_carry__0_i_8_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__368_carry__0_i_9
       (.I0(Q[3]),
        .I1(tmp_product__283_carry__1_n_4),
        .I2(tmp_product__229_carry_n_6),
        .O(tmp_product__368_carry__0_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__368_carry__1
       (.CI(tmp_product__368_carry__0_n_0),
        .CO({tmp_product__368_carry__1_n_0,tmp_product__368_carry__1_n_1,tmp_product__368_carry__1_n_2,tmp_product__368_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__368_carry__1_i_1_n_0,tmp_product__368_carry__1_i_2_n_0,tmp_product__368_carry__1_i_3_n_0,tmp_product__368_carry__1_i_4_n_0}),
        .O({tmp_product__368_carry__1_n_4,tmp_product__368_carry__1_n_5,tmp_product__368_carry__1_n_6,tmp_product__368_carry__1_n_7}),
        .S({tmp_product__368_carry__1_i_5_n_0,tmp_product__368_carry__1_i_6_n_0,tmp_product__368_carry__1_i_7_n_0,tmp_product__368_carry__1_i_8_n_0}));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    tmp_product__368_carry__1_i_1
       (.I0(tmp_product__153_carry__1_n_4),
        .I1(tmp_product__368_carry__1_i_9_n_0),
        .I2(Q[5]),
        .I3(tmp_product__229_carry_n_4),
        .I4(tmp_product__283_carry__2_n_6),
        .O(tmp_product__368_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__368_carry__1_i_10
       (.I0(Q[5]),
        .I1(tmp_product__283_carry__2_n_6),
        .I2(tmp_product__229_carry_n_4),
        .O(tmp_product__368_carry__1_i_10_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__368_carry__1_i_11
       (.I0(Q[4]),
        .I1(tmp_product__283_carry__2_n_7),
        .I2(tmp_product__229_carry_n_5),
        .O(tmp_product__368_carry__1_i_11_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__368_carry__1_i_12
       (.I0(Q[7]),
        .I1(tmp_product__283_carry__2_n_4),
        .I2(tmp_product__229_carry__0_n_6),
        .O(tmp_product__368_carry__1_i_12_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    tmp_product__368_carry__1_i_2
       (.I0(tmp_product__153_carry__1_n_5),
        .I1(tmp_product__368_carry__1_i_10_n_0),
        .I2(Q[4]),
        .I3(tmp_product__229_carry_n_5),
        .I4(tmp_product__283_carry__2_n_7),
        .O(tmp_product__368_carry__1_i_2_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    tmp_product__368_carry__1_i_3
       (.I0(tmp_product__153_carry__1_n_6),
        .I1(tmp_product__368_carry__1_i_11_n_0),
        .I2(Q[3]),
        .I3(tmp_product__229_carry_n_6),
        .I4(tmp_product__283_carry__1_n_4),
        .O(tmp_product__368_carry__1_i_3_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    tmp_product__368_carry__1_i_4
       (.I0(tmp_product__153_carry__1_n_7),
        .I1(tmp_product__368_carry__0_i_9_n_0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(tmp_product__283_carry__1_n_5),
        .O(tmp_product__368_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__368_carry__1_i_5
       (.I0(tmp_product__368_carry__1_i_1_n_0),
        .I1(tmp_product__368_carry__1_i_12_n_0),
        .I2(tmp_product__153_carry__2_n_7),
        .I3(tmp_product__283_carry__2_n_5),
        .I4(tmp_product__229_carry__0_n_7),
        .I5(Q[6]),
        .O(tmp_product__368_carry__1_i_5_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__368_carry__1_i_6
       (.I0(tmp_product__368_carry__1_i_2_n_0),
        .I1(tmp_product__368_carry__1_i_9_n_0),
        .I2(tmp_product__153_carry__1_n_4),
        .I3(tmp_product__283_carry__2_n_6),
        .I4(tmp_product__229_carry_n_4),
        .I5(Q[5]),
        .O(tmp_product__368_carry__1_i_6_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__368_carry__1_i_7
       (.I0(tmp_product__368_carry__1_i_3_n_0),
        .I1(tmp_product__368_carry__1_i_10_n_0),
        .I2(tmp_product__153_carry__1_n_5),
        .I3(tmp_product__283_carry__2_n_7),
        .I4(tmp_product__229_carry_n_5),
        .I5(Q[4]),
        .O(tmp_product__368_carry__1_i_7_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__368_carry__1_i_8
       (.I0(tmp_product__368_carry__1_i_4_n_0),
        .I1(tmp_product__368_carry__1_i_11_n_0),
        .I2(tmp_product__153_carry__1_n_6),
        .I3(tmp_product__283_carry__1_n_4),
        .I4(tmp_product__229_carry_n_6),
        .I5(Q[3]),
        .O(tmp_product__368_carry__1_i_8_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__368_carry__1_i_9
       (.I0(Q[6]),
        .I1(tmp_product__283_carry__2_n_5),
        .I2(tmp_product__229_carry__0_n_7),
        .O(tmp_product__368_carry__1_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__368_carry__2
       (.CI(tmp_product__368_carry__1_n_0),
        .CO({tmp_product__368_carry__2_n_0,tmp_product__368_carry__2_n_1,tmp_product__368_carry__2_n_2,tmp_product__368_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__368_carry__2_i_1_n_0,tmp_product__368_carry__2_i_2_n_0,tmp_product__368_carry__2_i_3_n_0,tmp_product__368_carry__2_i_4_n_0}),
        .O({tmp_product__368_carry__2_n_4,tmp_product__368_carry__2_n_5,tmp_product__368_carry__2_n_6,tmp_product__368_carry__2_n_7}),
        .S({tmp_product__368_carry__2_i_5_n_0,tmp_product__368_carry__2_i_6_n_0,tmp_product__368_carry__2_i_7_n_0,tmp_product__368_carry__2_i_8_n_0}));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    tmp_product__368_carry__2_i_1
       (.I0(tmp_product__153_carry__2_n_4),
        .I1(tmp_product__368_carry__2_i_9_n_0),
        .I2(Q[9]),
        .I3(tmp_product__229_carry__0_n_4),
        .I4(tmp_product__283_carry__3_n_6),
        .O(tmp_product__368_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__368_carry__2_i_10
       (.I0(Q[9]),
        .I1(tmp_product__283_carry__3_n_6),
        .I2(tmp_product__229_carry__0_n_4),
        .O(tmp_product__368_carry__2_i_10_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__368_carry__2_i_11
       (.I0(Q[8]),
        .I1(tmp_product__283_carry__3_n_7),
        .I2(tmp_product__229_carry__0_n_5),
        .O(tmp_product__368_carry__2_i_11_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__368_carry__2_i_12
       (.I0(Q[11]),
        .I1(tmp_product__283_carry__3_n_4),
        .I2(tmp_product__229_carry__1_n_6),
        .O(tmp_product__368_carry__2_i_12_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    tmp_product__368_carry__2_i_2
       (.I0(tmp_product__153_carry__2_n_5),
        .I1(tmp_product__368_carry__2_i_10_n_0),
        .I2(Q[8]),
        .I3(tmp_product__229_carry__0_n_5),
        .I4(tmp_product__283_carry__3_n_7),
        .O(tmp_product__368_carry__2_i_2_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    tmp_product__368_carry__2_i_3
       (.I0(tmp_product__153_carry__2_n_6),
        .I1(tmp_product__368_carry__2_i_11_n_0),
        .I2(Q[7]),
        .I3(tmp_product__229_carry__0_n_6),
        .I4(tmp_product__283_carry__2_n_4),
        .O(tmp_product__368_carry__2_i_3_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    tmp_product__368_carry__2_i_4
       (.I0(tmp_product__153_carry__2_n_7),
        .I1(tmp_product__368_carry__1_i_12_n_0),
        .I2(Q[6]),
        .I3(tmp_product__229_carry__0_n_7),
        .I4(tmp_product__283_carry__2_n_5),
        .O(tmp_product__368_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__368_carry__2_i_5
       (.I0(tmp_product__368_carry__2_i_1_n_0),
        .I1(tmp_product__368_carry__2_i_12_n_0),
        .I2(tmp_product__153_carry__3_n_7),
        .I3(tmp_product__283_carry__3_n_5),
        .I4(tmp_product__229_carry__1_n_7),
        .I5(Q[10]),
        .O(tmp_product__368_carry__2_i_5_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__368_carry__2_i_6
       (.I0(tmp_product__368_carry__2_i_2_n_0),
        .I1(tmp_product__368_carry__2_i_9_n_0),
        .I2(tmp_product__153_carry__2_n_4),
        .I3(tmp_product__283_carry__3_n_6),
        .I4(tmp_product__229_carry__0_n_4),
        .I5(Q[9]),
        .O(tmp_product__368_carry__2_i_6_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__368_carry__2_i_7
       (.I0(tmp_product__368_carry__2_i_3_n_0),
        .I1(tmp_product__368_carry__2_i_10_n_0),
        .I2(tmp_product__153_carry__2_n_5),
        .I3(tmp_product__283_carry__3_n_7),
        .I4(tmp_product__229_carry__0_n_5),
        .I5(Q[8]),
        .O(tmp_product__368_carry__2_i_7_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__368_carry__2_i_8
       (.I0(tmp_product__368_carry__2_i_4_n_0),
        .I1(tmp_product__368_carry__2_i_11_n_0),
        .I2(tmp_product__153_carry__2_n_6),
        .I3(tmp_product__283_carry__2_n_4),
        .I4(tmp_product__229_carry__0_n_6),
        .I5(Q[7]),
        .O(tmp_product__368_carry__2_i_8_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__368_carry__2_i_9
       (.I0(Q[10]),
        .I1(tmp_product__283_carry__3_n_5),
        .I2(tmp_product__229_carry__1_n_7),
        .O(tmp_product__368_carry__2_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__368_carry__3
       (.CI(tmp_product__368_carry__2_n_0),
        .CO({tmp_product__368_carry__3_n_0,tmp_product__368_carry__3_n_1,tmp_product__368_carry__3_n_2,tmp_product__368_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__368_carry__3_i_1_n_0,tmp_product__368_carry__3_i_2_n_0,tmp_product__368_carry__3_i_3_n_0,tmp_product__368_carry__3_i_4_n_0}),
        .O({tmp_product__368_carry__3_n_4,tmp_product__368_carry__3_n_5,tmp_product__368_carry__3_n_6,tmp_product__368_carry__3_n_7}),
        .S({tmp_product__368_carry__3_i_5_n_0,tmp_product__368_carry__3_i_6_n_0,tmp_product__368_carry__3_i_7_n_0,tmp_product__368_carry__3_i_8_n_0}));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    tmp_product__368_carry__3_i_1
       (.I0(tmp_product__153_carry__3_n_4),
        .I1(tmp_product__368_carry__3_i_9_n_0),
        .I2(Q[13]),
        .I3(tmp_product__229_carry__1_n_4),
        .I4(tmp_product__283_carry__4_n_6),
        .O(tmp_product__368_carry__3_i_1_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__368_carry__3_i_10
       (.I0(Q[13]),
        .I1(tmp_product__283_carry__4_n_6),
        .I2(tmp_product__229_carry__1_n_4),
        .O(tmp_product__368_carry__3_i_10_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__368_carry__3_i_11
       (.I0(Q[12]),
        .I1(tmp_product__283_carry__4_n_7),
        .I2(tmp_product__229_carry__1_n_5),
        .O(tmp_product__368_carry__3_i_11_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__368_carry__3_i_12
       (.I0(Q[15]),
        .I1(tmp_product__283_carry__4_n_4),
        .I2(tmp_product__229_carry__2_n_6),
        .O(tmp_product__368_carry__3_i_12_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    tmp_product__368_carry__3_i_2
       (.I0(tmp_product__153_carry__3_n_5),
        .I1(tmp_product__368_carry__3_i_10_n_0),
        .I2(Q[12]),
        .I3(tmp_product__229_carry__1_n_5),
        .I4(tmp_product__283_carry__4_n_7),
        .O(tmp_product__368_carry__3_i_2_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    tmp_product__368_carry__3_i_3
       (.I0(tmp_product__153_carry__3_n_6),
        .I1(tmp_product__368_carry__3_i_11_n_0),
        .I2(Q[11]),
        .I3(tmp_product__229_carry__1_n_6),
        .I4(tmp_product__283_carry__3_n_4),
        .O(tmp_product__368_carry__3_i_3_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    tmp_product__368_carry__3_i_4
       (.I0(tmp_product__153_carry__3_n_7),
        .I1(tmp_product__368_carry__2_i_12_n_0),
        .I2(Q[10]),
        .I3(tmp_product__229_carry__1_n_7),
        .I4(tmp_product__283_carry__3_n_5),
        .O(tmp_product__368_carry__3_i_4_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__368_carry__3_i_5
       (.I0(tmp_product__368_carry__3_i_1_n_0),
        .I1(tmp_product__368_carry__3_i_12_n_0),
        .I2(tmp_product__153_carry__4_n_7),
        .I3(tmp_product__283_carry__4_n_5),
        .I4(tmp_product__229_carry__2_n_7),
        .I5(Q[14]),
        .O(tmp_product__368_carry__3_i_5_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__368_carry__3_i_6
       (.I0(tmp_product__368_carry__3_i_2_n_0),
        .I1(tmp_product__368_carry__3_i_9_n_0),
        .I2(tmp_product__153_carry__3_n_4),
        .I3(tmp_product__283_carry__4_n_6),
        .I4(tmp_product__229_carry__1_n_4),
        .I5(Q[13]),
        .O(tmp_product__368_carry__3_i_6_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__368_carry__3_i_7
       (.I0(tmp_product__368_carry__3_i_3_n_0),
        .I1(tmp_product__368_carry__3_i_10_n_0),
        .I2(tmp_product__153_carry__3_n_5),
        .I3(tmp_product__283_carry__4_n_7),
        .I4(tmp_product__229_carry__1_n_5),
        .I5(Q[12]),
        .O(tmp_product__368_carry__3_i_7_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__368_carry__3_i_8
       (.I0(tmp_product__368_carry__3_i_4_n_0),
        .I1(tmp_product__368_carry__3_i_11_n_0),
        .I2(tmp_product__153_carry__3_n_6),
        .I3(tmp_product__283_carry__3_n_4),
        .I4(tmp_product__229_carry__1_n_6),
        .I5(Q[11]),
        .O(tmp_product__368_carry__3_i_8_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__368_carry__3_i_9
       (.I0(Q[14]),
        .I1(tmp_product__283_carry__4_n_5),
        .I2(tmp_product__229_carry__2_n_7),
        .O(tmp_product__368_carry__3_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__368_carry__4
       (.CI(tmp_product__368_carry__3_n_0),
        .CO({tmp_product__368_carry__4_n_0,tmp_product__368_carry__4_n_1,tmp_product__368_carry__4_n_2,tmp_product__368_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__368_carry__4_i_1_n_0,tmp_product__368_carry__4_i_2_n_0,tmp_product__368_carry__4_i_3_n_0,tmp_product__368_carry__4_i_4_n_0}),
        .O({tmp_product__368_carry__4_n_4,tmp_product__368_carry__4_n_5,tmp_product__368_carry__4_n_6,tmp_product__368_carry__4_n_7}),
        .S({tmp_product__368_carry__4_i_5_n_0,tmp_product__368_carry__4_i_6_n_0,tmp_product__368_carry__4_i_7_n_0,tmp_product__368_carry__4_i_8_n_0}));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    tmp_product__368_carry__4_i_1
       (.I0(tmp_product__153_carry__4_n_4),
        .I1(tmp_product__368_carry__4_i_9_n_0),
        .I2(Q[17]),
        .I3(tmp_product__229_carry__2_n_4),
        .I4(tmp_product__283_carry__5_n_6),
        .O(tmp_product__368_carry__4_i_1_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__368_carry__4_i_10
       (.I0(Q[17]),
        .I1(tmp_product__283_carry__5_n_6),
        .I2(tmp_product__229_carry__2_n_4),
        .O(tmp_product__368_carry__4_i_10_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__368_carry__4_i_11
       (.I0(Q[16]),
        .I1(tmp_product__283_carry__5_n_7),
        .I2(tmp_product__229_carry__2_n_5),
        .O(tmp_product__368_carry__4_i_11_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__368_carry__4_i_12
       (.I0(Q[19]),
        .I1(tmp_product__283_carry__5_n_4),
        .I2(tmp_product__229_carry__3_n_6),
        .O(tmp_product__368_carry__4_i_12_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    tmp_product__368_carry__4_i_2
       (.I0(tmp_product__153_carry__4_n_5),
        .I1(tmp_product__368_carry__4_i_10_n_0),
        .I2(Q[16]),
        .I3(tmp_product__229_carry__2_n_5),
        .I4(tmp_product__283_carry__5_n_7),
        .O(tmp_product__368_carry__4_i_2_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    tmp_product__368_carry__4_i_3
       (.I0(tmp_product__153_carry__4_n_6),
        .I1(tmp_product__368_carry__4_i_11_n_0),
        .I2(Q[15]),
        .I3(tmp_product__229_carry__2_n_6),
        .I4(tmp_product__283_carry__4_n_4),
        .O(tmp_product__368_carry__4_i_3_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    tmp_product__368_carry__4_i_4
       (.I0(tmp_product__153_carry__4_n_7),
        .I1(tmp_product__368_carry__3_i_12_n_0),
        .I2(Q[14]),
        .I3(tmp_product__229_carry__2_n_7),
        .I4(tmp_product__283_carry__4_n_5),
        .O(tmp_product__368_carry__4_i_4_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__368_carry__4_i_5
       (.I0(tmp_product__368_carry__4_i_1_n_0),
        .I1(tmp_product__368_carry__4_i_12_n_0),
        .I2(tmp_product__153_carry__5_n_7),
        .I3(tmp_product__283_carry__5_n_5),
        .I4(tmp_product__229_carry__3_n_7),
        .I5(Q[18]),
        .O(tmp_product__368_carry__4_i_5_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__368_carry__4_i_6
       (.I0(tmp_product__368_carry__4_i_2_n_0),
        .I1(tmp_product__368_carry__4_i_9_n_0),
        .I2(tmp_product__153_carry__4_n_4),
        .I3(tmp_product__283_carry__5_n_6),
        .I4(tmp_product__229_carry__2_n_4),
        .I5(Q[17]),
        .O(tmp_product__368_carry__4_i_6_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__368_carry__4_i_7
       (.I0(tmp_product__368_carry__4_i_3_n_0),
        .I1(tmp_product__368_carry__4_i_10_n_0),
        .I2(tmp_product__153_carry__4_n_5),
        .I3(tmp_product__283_carry__5_n_7),
        .I4(tmp_product__229_carry__2_n_5),
        .I5(Q[16]),
        .O(tmp_product__368_carry__4_i_7_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__368_carry__4_i_8
       (.I0(tmp_product__368_carry__4_i_4_n_0),
        .I1(tmp_product__368_carry__4_i_11_n_0),
        .I2(tmp_product__153_carry__4_n_6),
        .I3(tmp_product__283_carry__4_n_4),
        .I4(tmp_product__229_carry__2_n_6),
        .I5(Q[15]),
        .O(tmp_product__368_carry__4_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__368_carry__4_i_9
       (.I0(Q[18]),
        .I1(tmp_product__283_carry__5_n_5),
        .I2(tmp_product__229_carry__3_n_7),
        .O(tmp_product__368_carry__4_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__368_carry__5
       (.CI(tmp_product__368_carry__4_n_0),
        .CO(NLW_tmp_product__368_carry__5_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__368_carry__5_O_UNCONNECTED[3:1],tmp_product__368_carry__5_n_7}),
        .S({1'b0,1'b0,1'b0,tmp_product__368_carry__5_i_1_n_0}));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    tmp_product__368_carry__5_i_1
       (.I0(tmp_product__368_carry__5_i_2_n_0),
        .I1(tmp_product__153_carry__5_n_7),
        .I2(tmp_product__368_carry__5_i_3_n_0),
        .I3(tmp_product__283_carry__5_n_4),
        .I4(tmp_product__229_carry__3_n_6),
        .I5(Q[19]),
        .O(tmp_product__368_carry__5_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__368_carry__5_i_2
       (.I0(tmp_product__283_carry__5_n_5),
        .I1(tmp_product__229_carry__3_n_7),
        .I2(Q[18]),
        .O(tmp_product__368_carry__5_i_2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__368_carry__5_i_3
       (.I0(tmp_product__229_carry__3_n_5),
        .I1(tmp_product__283_carry__6_n_7),
        .I2(Q[20]),
        .I3(tmp_product__153_carry__5_n_6),
        .O(tmp_product__368_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__368_carry_i_1
       (.I0(tmp_product__283_carry__0_n_5),
        .I1(tmp_product__153_carry_n_4),
        .O(tmp_product__368_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__368_carry_i_2
       (.I0(tmp_product__283_carry__0_n_6),
        .I1(tmp_product__153_carry_n_5),
        .O(tmp_product__368_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__368_carry_i_3
       (.I0(tmp_product__283_carry__0_n_7),
        .I1(tmp_product__153_carry_n_6),
        .O(tmp_product__368_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__368_carry_i_4
       (.I0(tmp_product__283_carry_n_4),
        .I1(Q[0]),
        .O(tmp_product__368_carry_i_4_n_0));
  (* HLUTNM = "lutpair284" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    tmp_product__368_carry_i_5
       (.I0(tmp_product__153_carry__0_n_7),
        .I1(tmp_product__283_carry__0_n_4),
        .I2(tmp_product__283_carry__0_n_5),
        .I3(tmp_product__153_carry_n_4),
        .O(tmp_product__368_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__368_carry_i_6
       (.I0(tmp_product__283_carry__0_n_6),
        .I1(tmp_product__153_carry_n_5),
        .I2(tmp_product__153_carry_n_4),
        .I3(tmp_product__283_carry__0_n_5),
        .O(tmp_product__368_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__368_carry_i_7
       (.I0(tmp_product__283_carry__0_n_7),
        .I1(tmp_product__153_carry_n_6),
        .I2(tmp_product__153_carry_n_5),
        .I3(tmp_product__283_carry__0_n_6),
        .O(tmp_product__368_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__368_carry_i_8
       (.I0(tmp_product__283_carry_n_4),
        .I1(Q[0]),
        .I2(tmp_product__153_carry_n_6),
        .I3(tmp_product__283_carry__0_n_7),
        .O(tmp_product__368_carry_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__91_carry
       (.CI(1'b0),
        .CO({tmp_product__91_carry_n_0,tmp_product__91_carry_n_1,tmp_product__91_carry_n_2,tmp_product__91_carry_n_3}),
        .CYINIT(1'b0),
        .DI({Q[4:2],1'b0}),
        .O({tmp_product__91_carry_n_4,tmp_product__91_carry_n_5,tmp_product__91_carry_n_6,NLW_tmp_product__91_carry_O_UNCONNECTED[0]}),
        .S({tmp_product__91_carry_i_1__0_n_0,tmp_product__91_carry_i_2_n_0,tmp_product__91_carry_i_3__0_n_0,Q[1]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__91_carry__0
       (.CI(tmp_product__91_carry_n_0),
        .CO({tmp_product__91_carry__0_n_0,tmp_product__91_carry__0_n_1,tmp_product__91_carry__0_n_2,tmp_product__91_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[8:5]),
        .O({tmp_product__91_carry__0_n_4,tmp_product__91_carry__0_n_5,tmp_product__91_carry__0_n_6,tmp_product__91_carry__0_n_7}),
        .S({tmp_product__91_carry__0_i_1__0_n_0,tmp_product__91_carry__0_i_2__0_n_0,tmp_product__91_carry__0_i_3__0_n_0,tmp_product__91_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__91_carry__0_i_1__0
       (.I0(Q[8]),
        .I1(Q[6]),
        .O(tmp_product__91_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__91_carry__0_i_2__0
       (.I0(Q[7]),
        .I1(Q[5]),
        .O(tmp_product__91_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__91_carry__0_i_3__0
       (.I0(Q[6]),
        .I1(Q[4]),
        .O(tmp_product__91_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__91_carry__0_i_4__0
       (.I0(Q[5]),
        .I1(Q[3]),
        .O(tmp_product__91_carry__0_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__91_carry__1
       (.CI(tmp_product__91_carry__0_n_0),
        .CO({tmp_product__91_carry__1_n_0,tmp_product__91_carry__1_n_1,tmp_product__91_carry__1_n_2,tmp_product__91_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[12:9]),
        .O({tmp_product__91_carry__1_n_4,tmp_product__91_carry__1_n_5,tmp_product__91_carry__1_n_6,tmp_product__91_carry__1_n_7}),
        .S({tmp_product__91_carry__1_i_1__0_n_0,tmp_product__91_carry__1_i_2__0_n_0,tmp_product__91_carry__1_i_3__0_n_0,tmp_product__91_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__91_carry__1_i_1__0
       (.I0(Q[12]),
        .I1(Q[10]),
        .O(tmp_product__91_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__91_carry__1_i_2__0
       (.I0(Q[11]),
        .I1(Q[9]),
        .O(tmp_product__91_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__91_carry__1_i_3__0
       (.I0(Q[10]),
        .I1(Q[8]),
        .O(tmp_product__91_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__91_carry__1_i_4__0
       (.I0(Q[9]),
        .I1(Q[7]),
        .O(tmp_product__91_carry__1_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__91_carry__2
       (.CI(tmp_product__91_carry__1_n_0),
        .CO({tmp_product__91_carry__2_n_0,tmp_product__91_carry__2_n_1,tmp_product__91_carry__2_n_2,tmp_product__91_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[16:13]),
        .O({tmp_product__91_carry__2_n_4,tmp_product__91_carry__2_n_5,tmp_product__91_carry__2_n_6,tmp_product__91_carry__2_n_7}),
        .S({tmp_product__91_carry__2_i_1__0_n_0,tmp_product__91_carry__2_i_2__0_n_0,tmp_product__91_carry__2_i_3__0_n_0,tmp_product__91_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__91_carry__2_i_1__0
       (.I0(Q[16]),
        .I1(Q[14]),
        .O(tmp_product__91_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__91_carry__2_i_2__0
       (.I0(Q[15]),
        .I1(Q[13]),
        .O(tmp_product__91_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__91_carry__2_i_3__0
       (.I0(Q[14]),
        .I1(Q[12]),
        .O(tmp_product__91_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__91_carry__2_i_4__0
       (.I0(Q[13]),
        .I1(Q[11]),
        .O(tmp_product__91_carry__2_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__91_carry__3
       (.CI(tmp_product__91_carry__2_n_0),
        .CO({tmp_product__91_carry__3_n_0,tmp_product__91_carry__3_n_1,tmp_product__91_carry__3_n_2,tmp_product__91_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[20:17]),
        .O({tmp_product__91_carry__3_n_4,tmp_product__91_carry__3_n_5,tmp_product__91_carry__3_n_6,tmp_product__91_carry__3_n_7}),
        .S({tmp_product__91_carry__3_i_1_n_0,tmp_product__91_carry__3_i_2_n_0,tmp_product__91_carry__3_i_3__0_n_0,tmp_product__91_carry__3_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__91_carry__3_i_1
       (.I0(Q[20]),
        .I1(Q[18]),
        .O(tmp_product__91_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__91_carry__3_i_2
       (.I0(Q[19]),
        .I1(Q[17]),
        .O(tmp_product__91_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__91_carry__3_i_3__0
       (.I0(Q[18]),
        .I1(Q[16]),
        .O(tmp_product__91_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__91_carry__3_i_4__0
       (.I0(Q[17]),
        .I1(Q[15]),
        .O(tmp_product__91_carry__3_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__91_carry__4
       (.CI(tmp_product__91_carry__3_n_0),
        .CO({tmp_product__91_carry__4_n_0,tmp_product__91_carry__4_n_1,tmp_product__91_carry__4_n_2,tmp_product__91_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Q[24:21]),
        .O({tmp_product__91_carry__4_n_4,tmp_product__91_carry__4_n_5,tmp_product__91_carry__4_n_6,tmp_product__91_carry__4_n_7}),
        .S({tmp_product__91_carry__4_i_1_n_0,tmp_product__91_carry__4_i_2_n_0,tmp_product__91_carry__4_i_3_n_0,tmp_product__91_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__91_carry__4_i_1
       (.I0(Q[24]),
        .I1(Q[22]),
        .O(tmp_product__91_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__91_carry__4_i_2
       (.I0(Q[23]),
        .I1(Q[21]),
        .O(tmp_product__91_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__91_carry__4_i_3
       (.I0(Q[22]),
        .I1(Q[20]),
        .O(tmp_product__91_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__91_carry__4_i_4
       (.I0(Q[21]),
        .I1(Q[19]),
        .O(tmp_product__91_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__91_carry__5
       (.CI(tmp_product__91_carry__4_n_0),
        .CO({NLW_tmp_product__91_carry__5_CO_UNCONNECTED[3],tmp_product__91_carry__5_n_1,tmp_product__91_carry__5_n_2,tmp_product__91_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[27:25]}),
        .O({tmp_product__91_carry__5_n_4,tmp_product__91_carry__5_n_5,tmp_product__91_carry__5_n_6,tmp_product__91_carry__5_n_7}),
        .S({tmp_product__91_carry__5_i_1_n_0,tmp_product__91_carry__5_i_2_n_0,tmp_product__91_carry__5_i_3_n_0,tmp_product__91_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__91_carry__5_i_1
       (.I0(Q[28]),
        .I1(Q[26]),
        .O(tmp_product__91_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__91_carry__5_i_2
       (.I0(Q[27]),
        .I1(Q[25]),
        .O(tmp_product__91_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__91_carry__5_i_3
       (.I0(Q[26]),
        .I1(Q[24]),
        .O(tmp_product__91_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__91_carry__5_i_4
       (.I0(Q[25]),
        .I1(Q[23]),
        .O(tmp_product__91_carry__5_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__91_carry_i_1__0
       (.I0(Q[4]),
        .I1(Q[2]),
        .O(tmp_product__91_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__91_carry_i_2
       (.I0(Q[3]),
        .I1(Q[1]),
        .O(tmp_product__91_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__91_carry_i_3__0
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(tmp_product__91_carry_i_3__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_carry
       (.CI(1'b0),
        .CO({tmp_product_carry_n_0,tmp_product_carry_n_1,tmp_product_carry_n_2,tmp_product_carry_n_3}),
        .CYINIT(1'b0),
        .DI({Q[0],1'b0,1'b0,1'b1}),
        .O({tmp_product_carry_n_4,tmp_product_carry_n_5,tmp_product_carry_n_6,tmp_product_carry_n_7}),
        .S({tmp_product_carry_i_1_n_0,tmp_product_carry_i_2_n_0,tmp_product_carry_i_3_n_0,Q[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_carry__0
       (.CI(tmp_product_carry_n_0),
        .CO({tmp_product_carry__0_n_0,tmp_product_carry__0_n_1,tmp_product_carry__0_n_2,tmp_product_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[4:1]),
        .O({tmp_product_carry__0_n_4,tmp_product_carry__0_n_5,tmp_product_carry__0_n_6,tmp_product_carry__0_n_7}),
        .S({tmp_product_carry__0_i_1_n_0,tmp_product_carry__0_i_2_n_0,tmp_product_carry__0_i_3_n_0,tmp_product_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__0_i_1
       (.I0(Q[4]),
        .I1(Q[7]),
        .O(tmp_product_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__0_i_2
       (.I0(Q[3]),
        .I1(Q[6]),
        .O(tmp_product_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__0_i_3
       (.I0(Q[2]),
        .I1(Q[5]),
        .O(tmp_product_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__0_i_4
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(tmp_product_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_carry__1
       (.CI(tmp_product_carry__0_n_0),
        .CO({tmp_product_carry__1_n_0,tmp_product_carry__1_n_1,tmp_product_carry__1_n_2,tmp_product_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[8:5]),
        .O({tmp_product_carry__1_n_4,tmp_product_carry__1_n_5,tmp_product_carry__1_n_6,tmp_product_carry__1_n_7}),
        .S({tmp_product_carry__1_i_1_n_0,tmp_product_carry__1_i_2_n_0,tmp_product_carry__1_i_3_n_0,tmp_product_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__1_i_1
       (.I0(Q[8]),
        .I1(Q[11]),
        .O(tmp_product_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__1_i_2
       (.I0(Q[7]),
        .I1(Q[10]),
        .O(tmp_product_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__1_i_3
       (.I0(Q[6]),
        .I1(Q[9]),
        .O(tmp_product_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__1_i_4
       (.I0(Q[5]),
        .I1(Q[8]),
        .O(tmp_product_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_carry__2
       (.CI(tmp_product_carry__1_n_0),
        .CO({tmp_product_carry__2_n_0,tmp_product_carry__2_n_1,tmp_product_carry__2_n_2,tmp_product_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[12:9]),
        .O({tmp_product_carry__2_n_4,tmp_product_carry__2_n_5,tmp_product_carry__2_n_6,tmp_product_carry__2_n_7}),
        .S({tmp_product_carry__2_i_1_n_0,tmp_product_carry__2_i_2_n_0,tmp_product_carry__2_i_3_n_0,tmp_product_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__2_i_1
       (.I0(Q[12]),
        .I1(Q[15]),
        .O(tmp_product_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__2_i_2
       (.I0(Q[11]),
        .I1(Q[14]),
        .O(tmp_product_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__2_i_3
       (.I0(Q[10]),
        .I1(Q[13]),
        .O(tmp_product_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__2_i_4
       (.I0(Q[9]),
        .I1(Q[12]),
        .O(tmp_product_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_carry__3
       (.CI(tmp_product_carry__2_n_0),
        .CO({tmp_product_carry__3_n_0,tmp_product_carry__3_n_1,tmp_product_carry__3_n_2,tmp_product_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[16:13]),
        .O({tmp_product_carry__3_n_4,tmp_product_carry__3_n_5,tmp_product_carry__3_n_6,tmp_product_carry__3_n_7}),
        .S({tmp_product_carry__3_i_1_n_0,tmp_product_carry__3_i_2_n_0,tmp_product_carry__3_i_3_n_0,tmp_product_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__3_i_1
       (.I0(Q[16]),
        .I1(Q[19]),
        .O(tmp_product_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__3_i_2
       (.I0(Q[15]),
        .I1(Q[18]),
        .O(tmp_product_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__3_i_3
       (.I0(Q[14]),
        .I1(Q[17]),
        .O(tmp_product_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__3_i_4
       (.I0(Q[13]),
        .I1(Q[16]),
        .O(tmp_product_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_carry__4
       (.CI(tmp_product_carry__3_n_0),
        .CO({tmp_product_carry__4_n_0,tmp_product_carry__4_n_1,tmp_product_carry__4_n_2,tmp_product_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Q[20:17]),
        .O({tmp_product_carry__4_n_4,tmp_product_carry__4_n_5,tmp_product_carry__4_n_6,tmp_product_carry__4_n_7}),
        .S({tmp_product_carry__4_i_1_n_0,tmp_product_carry__4_i_2_n_0,tmp_product_carry__4_i_3_n_0,tmp_product_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__4_i_1
       (.I0(Q[20]),
        .I1(Q[23]),
        .O(tmp_product_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__4_i_2
       (.I0(Q[19]),
        .I1(Q[22]),
        .O(tmp_product_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__4_i_3
       (.I0(Q[18]),
        .I1(Q[21]),
        .O(tmp_product_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__4_i_4
       (.I0(Q[17]),
        .I1(Q[20]),
        .O(tmp_product_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_carry__5
       (.CI(tmp_product_carry__4_n_0),
        .CO({tmp_product_carry__5_n_0,tmp_product_carry__5_n_1,tmp_product_carry__5_n_2,tmp_product_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(Q[24:21]),
        .O({tmp_product_carry__5_n_4,tmp_product_carry__5_n_5,tmp_product_carry__5_n_6,tmp_product_carry__5_n_7}),
        .S({tmp_product_carry__5_i_1_n_0,tmp_product_carry__5_i_2_n_0,tmp_product_carry__5_i_3_n_0,tmp_product_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__5_i_1
       (.I0(Q[24]),
        .I1(Q[27]),
        .O(tmp_product_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__5_i_2
       (.I0(Q[23]),
        .I1(Q[26]),
        .O(tmp_product_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__5_i_3
       (.I0(Q[22]),
        .I1(Q[25]),
        .O(tmp_product_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__5_i_4
       (.I0(Q[21]),
        .I1(Q[24]),
        .O(tmp_product_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_carry__6
       (.CI(tmp_product_carry__5_n_0),
        .CO({NLW_tmp_product_carry__6_CO_UNCONNECTED[3],tmp_product_carry__6_n_1,tmp_product_carry__6_n_2,tmp_product_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[27:25]}),
        .O({tmp_product_carry__6_n_4,tmp_product_carry__6_n_5,tmp_product_carry__6_n_6,tmp_product_carry__6_n_7}),
        .S({tmp_product_carry__6_i_1_n_0,tmp_product_carry__6_i_2_n_0,tmp_product_carry__6_i_3_n_0,tmp_product_carry__6_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry__6_i_1
       (.I0(Q[28]),
        .I1(Q[31]),
        .O(tmp_product_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__6_i_2
       (.I0(Q[27]),
        .I1(Q[30]),
        .O(tmp_product_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__6_i_3
       (.I0(Q[26]),
        .I1(Q[29]),
        .O(tmp_product_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry__6_i_4
       (.I0(Q[25]),
        .I1(Q[28]),
        .O(tmp_product_carry__6_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_carry_i_1
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(tmp_product_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_carry_i_2
       (.I0(Q[2]),
        .O(tmp_product_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_carry_i_3
       (.I0(Q[1]),
        .O(tmp_product_carry_i_3_n_0));
endmodule

(* ORIG_REF_NAME = "toyuv_mul_32s_16s_32_2_1" *) 
module design_1_toyuv_0_0_toyuv_mul_32s_16s_32_2_1
   (\buff0_reg[31]_0 ,
    Q,
    add_ln36_5_reg_1138,
    ap_block_pp0_stage0_subdone,
    ap_clk);
  output [28:0]\buff0_reg[31]_0 ;
  input [27:0]Q;
  input [2:0]add_ln36_5_reg_1138;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;

  wire [27:0]Q;
  wire [2:0]add_ln36_5_reg_1138;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [28:0]\buff0_reg[31]_0 ;
  wire tmp_product__124_carry__0_i_1_n_0;
  wire tmp_product__124_carry__0_i_2_n_0;
  wire tmp_product__124_carry__0_i_3_n_0;
  wire tmp_product__124_carry__0_i_4_n_0;
  wire tmp_product__124_carry__0_i_5_n_0;
  wire tmp_product__124_carry__0_i_6_n_0;
  wire tmp_product__124_carry__0_i_7_n_0;
  wire tmp_product__124_carry__0_i_8_n_0;
  wire tmp_product__124_carry__0_n_0;
  wire tmp_product__124_carry__0_n_1;
  wire tmp_product__124_carry__0_n_2;
  wire tmp_product__124_carry__0_n_3;
  wire tmp_product__124_carry__0_n_4;
  wire tmp_product__124_carry__0_n_5;
  wire tmp_product__124_carry__0_n_6;
  wire tmp_product__124_carry__0_n_7;
  wire tmp_product__124_carry__1_i_1_n_0;
  wire tmp_product__124_carry__1_i_2_n_0;
  wire tmp_product__124_carry__1_i_3_n_0;
  wire tmp_product__124_carry__1_i_4_n_0;
  wire tmp_product__124_carry__1_i_5_n_0;
  wire tmp_product__124_carry__1_i_6_n_0;
  wire tmp_product__124_carry__1_i_7_n_0;
  wire tmp_product__124_carry__1_i_8_n_0;
  wire tmp_product__124_carry__1_n_0;
  wire tmp_product__124_carry__1_n_1;
  wire tmp_product__124_carry__1_n_2;
  wire tmp_product__124_carry__1_n_3;
  wire tmp_product__124_carry__1_n_4;
  wire tmp_product__124_carry__1_n_5;
  wire tmp_product__124_carry__1_n_6;
  wire tmp_product__124_carry__1_n_7;
  wire tmp_product__124_carry__2_i_1_n_0;
  wire tmp_product__124_carry__2_i_2_n_0;
  wire tmp_product__124_carry__2_i_3_n_0;
  wire tmp_product__124_carry__2_i_4_n_0;
  wire tmp_product__124_carry__2_i_5_n_0;
  wire tmp_product__124_carry__2_i_6_n_0;
  wire tmp_product__124_carry__2_i_7_n_0;
  wire tmp_product__124_carry__2_i_8_n_0;
  wire tmp_product__124_carry__2_n_0;
  wire tmp_product__124_carry__2_n_1;
  wire tmp_product__124_carry__2_n_2;
  wire tmp_product__124_carry__2_n_3;
  wire tmp_product__124_carry__2_n_4;
  wire tmp_product__124_carry__2_n_5;
  wire tmp_product__124_carry__2_n_6;
  wire tmp_product__124_carry__2_n_7;
  wire tmp_product__124_carry__3_i_1_n_0;
  wire tmp_product__124_carry__3_n_7;
  wire tmp_product__124_carry_i_1_n_0;
  wire tmp_product__124_carry_i_2_n_0;
  wire tmp_product__124_carry_i_3_n_0;
  wire tmp_product__124_carry_i_4_n_0;
  wire tmp_product__124_carry_i_5_n_0;
  wire tmp_product__124_carry_i_6_n_0;
  wire tmp_product__124_carry_i_7_n_0;
  wire tmp_product__124_carry_n_0;
  wire tmp_product__124_carry_n_1;
  wire tmp_product__124_carry_n_2;
  wire tmp_product__124_carry_n_3;
  wire tmp_product__124_carry_n_4;
  wire tmp_product__124_carry_n_5;
  wire tmp_product__124_carry_n_6;
  wire tmp_product__124_carry_n_7;
  wire tmp_product__172_carry__0_i_1_n_0;
  wire tmp_product__172_carry__0_i_2_n_0;
  wire tmp_product__172_carry__0_i_3_n_0;
  wire tmp_product__172_carry__0_i_4_n_0;
  wire tmp_product__172_carry__0_i_5_n_0;
  wire tmp_product__172_carry__0_i_6_n_0;
  wire tmp_product__172_carry__0_i_7_n_0;
  wire tmp_product__172_carry__0_i_8_n_0;
  wire tmp_product__172_carry__0_n_0;
  wire tmp_product__172_carry__0_n_1;
  wire tmp_product__172_carry__0_n_2;
  wire tmp_product__172_carry__0_n_3;
  wire tmp_product__172_carry__0_n_4;
  wire tmp_product__172_carry__0_n_5;
  wire tmp_product__172_carry__0_n_6;
  wire tmp_product__172_carry__0_n_7;
  wire tmp_product__172_carry__1_i_1_n_0;
  wire tmp_product__172_carry__1_i_2_n_0;
  wire tmp_product__172_carry__1_i_3_n_0;
  wire tmp_product__172_carry__1_i_4_n_0;
  wire tmp_product__172_carry__1_i_5_n_0;
  wire tmp_product__172_carry__1_i_6_n_0;
  wire tmp_product__172_carry__1_i_7_n_0;
  wire tmp_product__172_carry__1_i_8_n_0;
  wire tmp_product__172_carry__1_n_0;
  wire tmp_product__172_carry__1_n_1;
  wire tmp_product__172_carry__1_n_2;
  wire tmp_product__172_carry__1_n_3;
  wire tmp_product__172_carry__1_n_4;
  wire tmp_product__172_carry__1_n_5;
  wire tmp_product__172_carry__1_n_6;
  wire tmp_product__172_carry__1_n_7;
  wire tmp_product__172_carry__2_i_1_n_0;
  wire tmp_product__172_carry__2_i_2_n_0;
  wire tmp_product__172_carry__2_i_3_n_0;
  wire tmp_product__172_carry__2_i_4_n_0;
  wire tmp_product__172_carry__2_i_5_n_0;
  wire tmp_product__172_carry__2_i_6_n_0;
  wire tmp_product__172_carry__2_i_7_n_0;
  wire tmp_product__172_carry__2_i_8_n_0;
  wire tmp_product__172_carry__2_n_0;
  wire tmp_product__172_carry__2_n_1;
  wire tmp_product__172_carry__2_n_2;
  wire tmp_product__172_carry__2_n_3;
  wire tmp_product__172_carry__2_n_4;
  wire tmp_product__172_carry__2_n_5;
  wire tmp_product__172_carry__2_n_6;
  wire tmp_product__172_carry__2_n_7;
  wire tmp_product__172_carry__3_i_1_n_0;
  wire tmp_product__172_carry__3_i_2_n_0;
  wire tmp_product__172_carry__3_i_3_n_0;
  wire tmp_product__172_carry__3_i_4_n_0;
  wire tmp_product__172_carry__3_i_5_n_0;
  wire tmp_product__172_carry__3_i_6_n_0;
  wire tmp_product__172_carry__3_i_7_n_0;
  wire tmp_product__172_carry__3_i_8_n_0;
  wire tmp_product__172_carry__3_n_0;
  wire tmp_product__172_carry__3_n_1;
  wire tmp_product__172_carry__3_n_2;
  wire tmp_product__172_carry__3_n_3;
  wire tmp_product__172_carry__3_n_4;
  wire tmp_product__172_carry__3_n_5;
  wire tmp_product__172_carry__3_n_6;
  wire tmp_product__172_carry__3_n_7;
  wire tmp_product__172_carry__4_i_1_n_0;
  wire tmp_product__172_carry__4_i_2_n_0;
  wire tmp_product__172_carry__4_i_3_n_0;
  wire tmp_product__172_carry__4_i_4_n_0;
  wire tmp_product__172_carry__4_i_5_n_0;
  wire tmp_product__172_carry__4_n_2;
  wire tmp_product__172_carry__4_n_3;
  wire tmp_product__172_carry__4_n_5;
  wire tmp_product__172_carry__4_n_6;
  wire tmp_product__172_carry__4_n_7;
  wire tmp_product__172_carry_i_1_n_0;
  wire tmp_product__172_carry_i_2_n_0;
  wire tmp_product__172_carry_i_3_n_0;
  wire tmp_product__172_carry_i_4_n_0;
  wire tmp_product__172_carry_i_5_n_0;
  wire tmp_product__172_carry_i_6_n_0;
  wire tmp_product__172_carry_i_7_n_0;
  wire tmp_product__172_carry_i_8_n_0;
  wire tmp_product__172_carry_n_0;
  wire tmp_product__172_carry_n_1;
  wire tmp_product__172_carry_n_2;
  wire tmp_product__172_carry_n_3;
  wire tmp_product__172_carry_n_4;
  wire tmp_product__172_carry_n_5;
  wire tmp_product__172_carry_n_6;
  wire tmp_product__172_carry_n_7;
  wire tmp_product__239_carry__0_i_1_n_0;
  wire tmp_product__239_carry__0_i_2_n_0;
  wire tmp_product__239_carry__0_i_3_n_0;
  wire tmp_product__239_carry__0_i_4_n_0;
  wire tmp_product__239_carry__0_n_0;
  wire tmp_product__239_carry__0_n_1;
  wire tmp_product__239_carry__0_n_2;
  wire tmp_product__239_carry__0_n_3;
  wire tmp_product__239_carry__0_n_4;
  wire tmp_product__239_carry__0_n_5;
  wire tmp_product__239_carry__0_n_6;
  wire tmp_product__239_carry__0_n_7;
  wire tmp_product__239_carry__1_i_1_n_0;
  wire tmp_product__239_carry__1_i_2_n_0;
  wire tmp_product__239_carry__1_i_3_n_0;
  wire tmp_product__239_carry__1_i_4_n_0;
  wire tmp_product__239_carry__1_n_0;
  wire tmp_product__239_carry__1_n_1;
  wire tmp_product__239_carry__1_n_2;
  wire tmp_product__239_carry__1_n_3;
  wire tmp_product__239_carry__1_n_4;
  wire tmp_product__239_carry__1_n_5;
  wire tmp_product__239_carry__1_n_6;
  wire tmp_product__239_carry__1_n_7;
  wire tmp_product__239_carry__2_i_1_n_0;
  wire tmp_product__239_carry__2_i_2_n_0;
  wire tmp_product__239_carry__2_i_3_n_0;
  wire tmp_product__239_carry__2_i_4_n_0;
  wire tmp_product__239_carry__2_n_0;
  wire tmp_product__239_carry__2_n_1;
  wire tmp_product__239_carry__2_n_2;
  wire tmp_product__239_carry__2_n_3;
  wire tmp_product__239_carry__2_n_4;
  wire tmp_product__239_carry__2_n_5;
  wire tmp_product__239_carry__2_n_6;
  wire tmp_product__239_carry__2_n_7;
  wire tmp_product__239_carry__3_i_1_n_0;
  wire tmp_product__239_carry__3_i_2_n_0;
  wire tmp_product__239_carry__3_i_3_n_0;
  wire tmp_product__239_carry__3_i_4_n_0;
  wire tmp_product__239_carry__3_n_0;
  wire tmp_product__239_carry__3_n_1;
  wire tmp_product__239_carry__3_n_2;
  wire tmp_product__239_carry__3_n_3;
  wire tmp_product__239_carry__3_n_4;
  wire tmp_product__239_carry__3_n_5;
  wire tmp_product__239_carry__3_n_6;
  wire tmp_product__239_carry__3_n_7;
  wire tmp_product__239_carry__4_i_1_n_0;
  wire tmp_product__239_carry__4_i_2_n_0;
  wire tmp_product__239_carry__4_i_3_n_0;
  wire tmp_product__239_carry__4_i_4_n_0;
  wire tmp_product__239_carry__4_n_0;
  wire tmp_product__239_carry__4_n_1;
  wire tmp_product__239_carry__4_n_2;
  wire tmp_product__239_carry__4_n_3;
  wire tmp_product__239_carry__4_n_4;
  wire tmp_product__239_carry__4_n_5;
  wire tmp_product__239_carry__4_n_6;
  wire tmp_product__239_carry__4_n_7;
  wire tmp_product__239_carry__5_i_1_n_0;
  wire tmp_product__239_carry__5_i_2_n_0;
  wire tmp_product__239_carry__5_i_3_n_0;
  wire tmp_product__239_carry__5_i_4_n_0;
  wire tmp_product__239_carry__5_n_0;
  wire tmp_product__239_carry__5_n_1;
  wire tmp_product__239_carry__5_n_2;
  wire tmp_product__239_carry__5_n_3;
  wire tmp_product__239_carry__5_n_4;
  wire tmp_product__239_carry__5_n_5;
  wire tmp_product__239_carry__5_n_6;
  wire tmp_product__239_carry__5_n_7;
  wire tmp_product__239_carry__6_i_1_n_0;
  wire tmp_product__239_carry__6_n_7;
  wire tmp_product__239_carry_i_1_n_0;
  wire tmp_product__239_carry_i_2_n_0;
  wire tmp_product__239_carry_i_3_n_0;
  wire tmp_product__239_carry_i_4_n_0;
  wire tmp_product__239_carry_n_0;
  wire tmp_product__239_carry_n_1;
  wire tmp_product__239_carry_n_2;
  wire tmp_product__239_carry_n_3;
  wire tmp_product__239_carry_n_4;
  wire tmp_product__239_carry_n_5;
  wire tmp_product__239_carry_n_6;
  wire tmp_product__239_carry_n_7;
  wire tmp_product__2_carry__0_i_1_n_0;
  wire tmp_product__2_carry__0_i_2_n_0;
  wire tmp_product__2_carry__0_i_3_n_0;
  wire tmp_product__2_carry__0_i_4_n_0;
  wire tmp_product__2_carry__0_n_0;
  wire tmp_product__2_carry__0_n_1;
  wire tmp_product__2_carry__0_n_2;
  wire tmp_product__2_carry__0_n_3;
  wire tmp_product__2_carry__0_n_4;
  wire tmp_product__2_carry__0_n_5;
  wire tmp_product__2_carry__0_n_6;
  wire tmp_product__2_carry__0_n_7;
  wire tmp_product__2_carry__1_i_1_n_0;
  wire tmp_product__2_carry__1_i_2_n_0;
  wire tmp_product__2_carry__1_i_3_n_0;
  wire tmp_product__2_carry__1_i_4_n_0;
  wire tmp_product__2_carry__1_n_0;
  wire tmp_product__2_carry__1_n_1;
  wire tmp_product__2_carry__1_n_2;
  wire tmp_product__2_carry__1_n_3;
  wire tmp_product__2_carry__1_n_4;
  wire tmp_product__2_carry__1_n_5;
  wire tmp_product__2_carry__1_n_6;
  wire tmp_product__2_carry__1_n_7;
  wire tmp_product__2_carry__2_i_1_n_0;
  wire tmp_product__2_carry__2_i_2_n_0;
  wire tmp_product__2_carry__2_i_3_n_0;
  wire tmp_product__2_carry__2_i_4_n_0;
  wire tmp_product__2_carry__2_n_0;
  wire tmp_product__2_carry__2_n_1;
  wire tmp_product__2_carry__2_n_2;
  wire tmp_product__2_carry__2_n_3;
  wire tmp_product__2_carry__2_n_4;
  wire tmp_product__2_carry__2_n_5;
  wire tmp_product__2_carry__2_n_6;
  wire tmp_product__2_carry__2_n_7;
  wire tmp_product__2_carry__3_i_1_n_0;
  wire tmp_product__2_carry__3_i_2_n_0;
  wire tmp_product__2_carry__3_i_3_n_0;
  wire tmp_product__2_carry__3_i_4_n_0;
  wire tmp_product__2_carry__3_n_0;
  wire tmp_product__2_carry__3_n_1;
  wire tmp_product__2_carry__3_n_2;
  wire tmp_product__2_carry__3_n_3;
  wire tmp_product__2_carry__3_n_4;
  wire tmp_product__2_carry__3_n_5;
  wire tmp_product__2_carry__3_n_6;
  wire tmp_product__2_carry__3_n_7;
  wire tmp_product__2_carry__4_i_1_n_0;
  wire tmp_product__2_carry__4_i_2_n_0;
  wire tmp_product__2_carry__4_i_3_n_0;
  wire tmp_product__2_carry__4_i_4_n_0;
  wire tmp_product__2_carry__4_n_0;
  wire tmp_product__2_carry__4_n_1;
  wire tmp_product__2_carry__4_n_2;
  wire tmp_product__2_carry__4_n_3;
  wire tmp_product__2_carry__4_n_4;
  wire tmp_product__2_carry__4_n_5;
  wire tmp_product__2_carry__4_n_6;
  wire tmp_product__2_carry__4_n_7;
  wire tmp_product__2_carry__5_i_1_n_0;
  wire tmp_product__2_carry__5_i_2_n_0;
  wire tmp_product__2_carry__5_i_3_n_0;
  wire tmp_product__2_carry__5_i_4_n_0;
  wire tmp_product__2_carry__5_n_1;
  wire tmp_product__2_carry__5_n_2;
  wire tmp_product__2_carry__5_n_3;
  wire tmp_product__2_carry__5_n_4;
  wire tmp_product__2_carry__5_n_5;
  wire tmp_product__2_carry__5_n_6;
  wire tmp_product__2_carry__5_n_7;
  wire tmp_product__2_carry_i_1_n_0;
  wire tmp_product__2_carry_i_2_n_0;
  wire tmp_product__2_carry_i_3_n_0;
  wire tmp_product__2_carry_n_0;
  wire tmp_product__2_carry_n_1;
  wire tmp_product__2_carry_n_2;
  wire tmp_product__2_carry_n_3;
  wire tmp_product__2_carry_n_4;
  wire tmp_product__2_carry_n_5;
  wire tmp_product__2_carry_n_6;
  wire tmp_product__2_carry_n_7;
  wire tmp_product__59_carry__0_i_1_n_0;
  wire tmp_product__59_carry__0_i_2_n_0;
  wire tmp_product__59_carry__0_i_3_n_0;
  wire tmp_product__59_carry__0_i_4_n_0;
  wire tmp_product__59_carry__0_n_0;
  wire tmp_product__59_carry__0_n_1;
  wire tmp_product__59_carry__0_n_2;
  wire tmp_product__59_carry__0_n_3;
  wire tmp_product__59_carry__0_n_4;
  wire tmp_product__59_carry__0_n_5;
  wire tmp_product__59_carry__0_n_6;
  wire tmp_product__59_carry__0_n_7;
  wire tmp_product__59_carry__1_i_1_n_0;
  wire tmp_product__59_carry__1_i_2_n_0;
  wire tmp_product__59_carry__1_i_3_n_0;
  wire tmp_product__59_carry__1_i_4_n_0;
  wire tmp_product__59_carry__1_n_0;
  wire tmp_product__59_carry__1_n_1;
  wire tmp_product__59_carry__1_n_2;
  wire tmp_product__59_carry__1_n_3;
  wire tmp_product__59_carry__1_n_4;
  wire tmp_product__59_carry__1_n_5;
  wire tmp_product__59_carry__1_n_6;
  wire tmp_product__59_carry__1_n_7;
  wire tmp_product__59_carry__2_i_1_n_0;
  wire tmp_product__59_carry__2_i_2_n_0;
  wire tmp_product__59_carry__2_i_3_n_0;
  wire tmp_product__59_carry__2_i_4_n_0;
  wire tmp_product__59_carry__2_n_0;
  wire tmp_product__59_carry__2_n_1;
  wire tmp_product__59_carry__2_n_2;
  wire tmp_product__59_carry__2_n_3;
  wire tmp_product__59_carry__2_n_4;
  wire tmp_product__59_carry__2_n_5;
  wire tmp_product__59_carry__2_n_6;
  wire tmp_product__59_carry__2_n_7;
  wire tmp_product__59_carry__3_i_1_n_0;
  wire tmp_product__59_carry__3_i_2_n_0;
  wire tmp_product__59_carry__3_i_3_n_0;
  wire tmp_product__59_carry__3_i_4_n_0;
  wire tmp_product__59_carry__3_n_0;
  wire tmp_product__59_carry__3_n_1;
  wire tmp_product__59_carry__3_n_2;
  wire tmp_product__59_carry__3_n_3;
  wire tmp_product__59_carry__3_n_4;
  wire tmp_product__59_carry__3_n_5;
  wire tmp_product__59_carry__3_n_6;
  wire tmp_product__59_carry__3_n_7;
  wire tmp_product__59_carry__4_i_1_n_0;
  wire tmp_product__59_carry__4_i_2_n_0;
  wire tmp_product__59_carry__4_i_3_n_0;
  wire tmp_product__59_carry__4_n_2;
  wire tmp_product__59_carry__4_n_3;
  wire tmp_product__59_carry__4_n_5;
  wire tmp_product__59_carry__4_n_6;
  wire tmp_product__59_carry__4_n_7;
  wire tmp_product__59_carry_i_1_n_0;
  wire tmp_product__59_carry_i_2_n_0;
  wire tmp_product__59_carry_i_3_n_0;
  wire tmp_product__59_carry_n_0;
  wire tmp_product__59_carry_n_1;
  wire tmp_product__59_carry_n_2;
  wire tmp_product__59_carry_n_3;
  wire tmp_product__59_carry_n_4;
  wire tmp_product__59_carry_n_5;
  wire tmp_product__59_carry_n_6;
  wire tmp_product__59_carry_n_7;
  wire [3:0]NLW_tmp_product__124_carry__3_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__124_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_tmp_product__172_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_product__172_carry__4_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__239_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__239_carry__6_O_UNCONNECTED;
  wire [3:3]NLW_tmp_product__2_carry__5_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product__59_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_product__59_carry__4_O_UNCONNECTED;

  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__239_carry__0_n_4),
        .Q(\buff0_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__239_carry__1_n_7),
        .Q(\buff0_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__239_carry__1_n_6),
        .Q(\buff0_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__239_carry__1_n_5),
        .Q(\buff0_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__239_carry__1_n_4),
        .Q(\buff0_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__239_carry__2_n_7),
        .Q(\buff0_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \buff0_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__239_carry__2_n_6),
        .Q(\buff0_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \buff0_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__239_carry__2_n_5),
        .Q(\buff0_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \buff0_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__239_carry__2_n_4),
        .Q(\buff0_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \buff0_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__239_carry__3_n_7),
        .Q(\buff0_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \buff0_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__239_carry__3_n_6),
        .Q(\buff0_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \buff0_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__239_carry__3_n_5),
        .Q(\buff0_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \buff0_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__239_carry__3_n_4),
        .Q(\buff0_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \buff0_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__239_carry__4_n_7),
        .Q(\buff0_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \buff0_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__239_carry__4_n_6),
        .Q(\buff0_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \buff0_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__239_carry__4_n_5),
        .Q(\buff0_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \buff0_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__239_carry__4_n_4),
        .Q(\buff0_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \buff0_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__239_carry__5_n_7),
        .Q(\buff0_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \buff0_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__239_carry__5_n_6),
        .Q(\buff0_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \buff0_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__239_carry__5_n_5),
        .Q(\buff0_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \buff0_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__239_carry__5_n_4),
        .Q(\buff0_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \buff0_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__239_carry__6_n_7),
        .Q(\buff0_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__239_carry_n_7),
        .Q(\buff0_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__239_carry_n_6),
        .Q(\buff0_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__239_carry_n_5),
        .Q(\buff0_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__239_carry_n_4),
        .Q(\buff0_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__239_carry__0_n_7),
        .Q(\buff0_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__239_carry__0_n_6),
        .Q(\buff0_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__239_carry__0_n_5),
        .Q(\buff0_reg[31]_0 [6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__124_carry
       (.CI(1'b0),
        .CO({tmp_product__124_carry_n_0,tmp_product__124_carry_n_1,tmp_product__124_carry_n_2,tmp_product__124_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__124_carry_i_1_n_0,tmp_product__124_carry_i_2_n_0,tmp_product__124_carry_i_3_n_0,1'b0}),
        .O({tmp_product__124_carry_n_4,tmp_product__124_carry_n_5,tmp_product__124_carry_n_6,tmp_product__124_carry_n_7}),
        .S({tmp_product__124_carry_i_4_n_0,tmp_product__124_carry_i_5_n_0,tmp_product__124_carry_i_6_n_0,tmp_product__124_carry_i_7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__124_carry__0
       (.CI(tmp_product__124_carry_n_0),
        .CO({tmp_product__124_carry__0_n_0,tmp_product__124_carry__0_n_1,tmp_product__124_carry__0_n_2,tmp_product__124_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__124_carry__0_i_1_n_0,tmp_product__124_carry__0_i_2_n_0,tmp_product__124_carry__0_i_3_n_0,tmp_product__124_carry__0_i_4_n_0}),
        .O({tmp_product__124_carry__0_n_4,tmp_product__124_carry__0_n_5,tmp_product__124_carry__0_n_6,tmp_product__124_carry__0_n_7}),
        .S({tmp_product__124_carry__0_i_5_n_0,tmp_product__124_carry__0_i_6_n_0,tmp_product__124_carry__0_i_7_n_0,tmp_product__124_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_product__124_carry__0_i_1
       (.I0(Q[17]),
        .I1(Q[3]),
        .O(tmp_product__124_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_product__124_carry__0_i_2
       (.I0(Q[16]),
        .I1(Q[2]),
        .O(tmp_product__124_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_product__124_carry__0_i_3
       (.I0(Q[15]),
        .I1(Q[1]),
        .O(tmp_product__124_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_product__124_carry__0_i_4
       (.I0(Q[14]),
        .I1(Q[0]),
        .O(tmp_product__124_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    tmp_product__124_carry__0_i_5
       (.I0(Q[3]),
        .I1(Q[17]),
        .I2(Q[18]),
        .I3(Q[4]),
        .O(tmp_product__124_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    tmp_product__124_carry__0_i_6
       (.I0(Q[2]),
        .I1(Q[16]),
        .I2(Q[17]),
        .I3(Q[3]),
        .O(tmp_product__124_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    tmp_product__124_carry__0_i_7
       (.I0(Q[1]),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(Q[2]),
        .O(tmp_product__124_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    tmp_product__124_carry__0_i_8
       (.I0(Q[0]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[1]),
        .O(tmp_product__124_carry__0_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__124_carry__1
       (.CI(tmp_product__124_carry__0_n_0),
        .CO({tmp_product__124_carry__1_n_0,tmp_product__124_carry__1_n_1,tmp_product__124_carry__1_n_2,tmp_product__124_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__124_carry__1_i_1_n_0,tmp_product__124_carry__1_i_2_n_0,tmp_product__124_carry__1_i_3_n_0,tmp_product__124_carry__1_i_4_n_0}),
        .O({tmp_product__124_carry__1_n_4,tmp_product__124_carry__1_n_5,tmp_product__124_carry__1_n_6,tmp_product__124_carry__1_n_7}),
        .S({tmp_product__124_carry__1_i_5_n_0,tmp_product__124_carry__1_i_6_n_0,tmp_product__124_carry__1_i_7_n_0,tmp_product__124_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_product__124_carry__1_i_1
       (.I0(Q[21]),
        .I1(Q[7]),
        .O(tmp_product__124_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_product__124_carry__1_i_2
       (.I0(Q[20]),
        .I1(Q[6]),
        .O(tmp_product__124_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_product__124_carry__1_i_3
       (.I0(Q[19]),
        .I1(Q[5]),
        .O(tmp_product__124_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_product__124_carry__1_i_4
       (.I0(Q[18]),
        .I1(Q[4]),
        .O(tmp_product__124_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    tmp_product__124_carry__1_i_5
       (.I0(Q[7]),
        .I1(Q[21]),
        .I2(Q[22]),
        .I3(Q[8]),
        .O(tmp_product__124_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    tmp_product__124_carry__1_i_6
       (.I0(Q[6]),
        .I1(Q[20]),
        .I2(Q[21]),
        .I3(Q[7]),
        .O(tmp_product__124_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    tmp_product__124_carry__1_i_7
       (.I0(Q[5]),
        .I1(Q[19]),
        .I2(Q[20]),
        .I3(Q[6]),
        .O(tmp_product__124_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    tmp_product__124_carry__1_i_8
       (.I0(Q[4]),
        .I1(Q[18]),
        .I2(Q[19]),
        .I3(Q[5]),
        .O(tmp_product__124_carry__1_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__124_carry__2
       (.CI(tmp_product__124_carry__1_n_0),
        .CO({tmp_product__124_carry__2_n_0,tmp_product__124_carry__2_n_1,tmp_product__124_carry__2_n_2,tmp_product__124_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__124_carry__2_i_1_n_0,tmp_product__124_carry__2_i_2_n_0,tmp_product__124_carry__2_i_3_n_0,tmp_product__124_carry__2_i_4_n_0}),
        .O({tmp_product__124_carry__2_n_4,tmp_product__124_carry__2_n_5,tmp_product__124_carry__2_n_6,tmp_product__124_carry__2_n_7}),
        .S({tmp_product__124_carry__2_i_5_n_0,tmp_product__124_carry__2_i_6_n_0,tmp_product__124_carry__2_i_7_n_0,tmp_product__124_carry__2_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_product__124_carry__2_i_1
       (.I0(Q[25]),
        .I1(Q[11]),
        .O(tmp_product__124_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_product__124_carry__2_i_2
       (.I0(Q[24]),
        .I1(Q[10]),
        .O(tmp_product__124_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_product__124_carry__2_i_3
       (.I0(Q[23]),
        .I1(Q[9]),
        .O(tmp_product__124_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_product__124_carry__2_i_4
       (.I0(Q[22]),
        .I1(Q[8]),
        .O(tmp_product__124_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    tmp_product__124_carry__2_i_5
       (.I0(Q[11]),
        .I1(Q[25]),
        .I2(Q[26]),
        .I3(Q[12]),
        .O(tmp_product__124_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    tmp_product__124_carry__2_i_6
       (.I0(Q[10]),
        .I1(Q[24]),
        .I2(Q[25]),
        .I3(Q[11]),
        .O(tmp_product__124_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    tmp_product__124_carry__2_i_7
       (.I0(Q[9]),
        .I1(Q[23]),
        .I2(Q[24]),
        .I3(Q[10]),
        .O(tmp_product__124_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    tmp_product__124_carry__2_i_8
       (.I0(Q[8]),
        .I1(Q[22]),
        .I2(Q[23]),
        .I3(Q[9]),
        .O(tmp_product__124_carry__2_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__124_carry__3
       (.CI(tmp_product__124_carry__2_n_0),
        .CO(NLW_tmp_product__124_carry__3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__124_carry__3_O_UNCONNECTED[3:1],tmp_product__124_carry__3_n_7}),
        .S({1'b0,1'b0,1'b0,tmp_product__124_carry__3_i_1_n_0}));
  LUT4 #(
    .INIT(16'h9699)) 
    tmp_product__124_carry__3_i_1
       (.I0(Q[27]),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(Q[26]),
        .O(tmp_product__124_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_product__124_carry_i_1
       (.I0(Q[13]),
        .I1(add_ln36_5_reg_1138[2]),
        .O(tmp_product__124_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_product__124_carry_i_2
       (.I0(Q[12]),
        .I1(add_ln36_5_reg_1138[1]),
        .O(tmp_product__124_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    tmp_product__124_carry_i_3
       (.I0(Q[11]),
        .I1(add_ln36_5_reg_1138[0]),
        .O(tmp_product__124_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    tmp_product__124_carry_i_4
       (.I0(add_ln36_5_reg_1138[2]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[0]),
        .O(tmp_product__124_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    tmp_product__124_carry_i_5
       (.I0(add_ln36_5_reg_1138[1]),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(add_ln36_5_reg_1138[2]),
        .O(tmp_product__124_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h2DD2)) 
    tmp_product__124_carry_i_6
       (.I0(add_ln36_5_reg_1138[0]),
        .I1(Q[11]),
        .I2(Q[12]),
        .I3(add_ln36_5_reg_1138[1]),
        .O(tmp_product__124_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__124_carry_i_7
       (.I0(add_ln36_5_reg_1138[0]),
        .I1(Q[11]),
        .O(tmp_product__124_carry_i_7_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__172_carry
       (.CI(1'b0),
        .CO({tmp_product__172_carry_n_0,tmp_product__172_carry_n_1,tmp_product__172_carry_n_2,tmp_product__172_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__172_carry_i_1_n_0,tmp_product__172_carry_i_2_n_0,tmp_product__172_carry_i_3_n_0,tmp_product__172_carry_i_4_n_0}),
        .O({tmp_product__172_carry_n_4,tmp_product__172_carry_n_5,tmp_product__172_carry_n_6,tmp_product__172_carry_n_7}),
        .S({tmp_product__172_carry_i_5_n_0,tmp_product__172_carry_i_6_n_0,tmp_product__172_carry_i_7_n_0,tmp_product__172_carry_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__172_carry__0
       (.CI(tmp_product__172_carry_n_0),
        .CO({tmp_product__172_carry__0_n_0,tmp_product__172_carry__0_n_1,tmp_product__172_carry__0_n_2,tmp_product__172_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__172_carry__0_i_1_n_0,tmp_product__172_carry__0_i_2_n_0,tmp_product__172_carry__0_i_3_n_0,tmp_product__172_carry__0_i_4_n_0}),
        .O({tmp_product__172_carry__0_n_4,tmp_product__172_carry__0_n_5,tmp_product__172_carry__0_n_6,tmp_product__172_carry__0_n_7}),
        .S({tmp_product__172_carry__0_i_5_n_0,tmp_product__172_carry__0_i_6_n_0,tmp_product__172_carry__0_i_7_n_0,tmp_product__172_carry__0_i_8_n_0}));
  (* HLUTNM = "lutpair122" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__172_carry__0_i_1
       (.I0(tmp_product__59_carry__0_n_5),
        .I1(Q[4]),
        .I2(tmp_product__2_carry__1_n_4),
        .O(tmp_product__172_carry__0_i_1_n_0));
  (* HLUTNM = "lutpair121" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__172_carry__0_i_2
       (.I0(tmp_product__59_carry__0_n_6),
        .I1(Q[3]),
        .I2(tmp_product__2_carry__1_n_5),
        .O(tmp_product__172_carry__0_i_2_n_0));
  (* HLUTNM = "lutpair120" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__172_carry__0_i_3
       (.I0(tmp_product__59_carry__0_n_7),
        .I1(Q[2]),
        .I2(tmp_product__2_carry__1_n_6),
        .O(tmp_product__172_carry__0_i_3_n_0));
  (* HLUTNM = "lutpair119" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__172_carry__0_i_4
       (.I0(tmp_product__59_carry_n_4),
        .I1(Q[1]),
        .I2(tmp_product__2_carry__1_n_7),
        .O(tmp_product__172_carry__0_i_4_n_0));
  (* HLUTNM = "lutpair123" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__172_carry__0_i_5
       (.I0(tmp_product__59_carry__0_n_4),
        .I1(Q[5]),
        .I2(tmp_product__2_carry__2_n_7),
        .I3(tmp_product__172_carry__0_i_1_n_0),
        .O(tmp_product__172_carry__0_i_5_n_0));
  (* HLUTNM = "lutpair122" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__172_carry__0_i_6
       (.I0(tmp_product__59_carry__0_n_5),
        .I1(Q[4]),
        .I2(tmp_product__2_carry__1_n_4),
        .I3(tmp_product__172_carry__0_i_2_n_0),
        .O(tmp_product__172_carry__0_i_6_n_0));
  (* HLUTNM = "lutpair121" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__172_carry__0_i_7
       (.I0(tmp_product__59_carry__0_n_6),
        .I1(Q[3]),
        .I2(tmp_product__2_carry__1_n_5),
        .I3(tmp_product__172_carry__0_i_3_n_0),
        .O(tmp_product__172_carry__0_i_7_n_0));
  (* HLUTNM = "lutpair120" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__172_carry__0_i_8
       (.I0(tmp_product__59_carry__0_n_7),
        .I1(Q[2]),
        .I2(tmp_product__2_carry__1_n_6),
        .I3(tmp_product__172_carry__0_i_4_n_0),
        .O(tmp_product__172_carry__0_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__172_carry__1
       (.CI(tmp_product__172_carry__0_n_0),
        .CO({tmp_product__172_carry__1_n_0,tmp_product__172_carry__1_n_1,tmp_product__172_carry__1_n_2,tmp_product__172_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__172_carry__1_i_1_n_0,tmp_product__172_carry__1_i_2_n_0,tmp_product__172_carry__1_i_3_n_0,tmp_product__172_carry__1_i_4_n_0}),
        .O({tmp_product__172_carry__1_n_4,tmp_product__172_carry__1_n_5,tmp_product__172_carry__1_n_6,tmp_product__172_carry__1_n_7}),
        .S({tmp_product__172_carry__1_i_5_n_0,tmp_product__172_carry__1_i_6_n_0,tmp_product__172_carry__1_i_7_n_0,tmp_product__172_carry__1_i_8_n_0}));
  (* HLUTNM = "lutpair126" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__172_carry__1_i_1
       (.I0(tmp_product__59_carry__1_n_5),
        .I1(Q[8]),
        .I2(tmp_product__2_carry__2_n_4),
        .O(tmp_product__172_carry__1_i_1_n_0));
  (* HLUTNM = "lutpair125" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__172_carry__1_i_2
       (.I0(tmp_product__59_carry__1_n_6),
        .I1(Q[7]),
        .I2(tmp_product__2_carry__2_n_5),
        .O(tmp_product__172_carry__1_i_2_n_0));
  (* HLUTNM = "lutpair124" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__172_carry__1_i_3
       (.I0(tmp_product__59_carry__1_n_7),
        .I1(Q[6]),
        .I2(tmp_product__2_carry__2_n_6),
        .O(tmp_product__172_carry__1_i_3_n_0));
  (* HLUTNM = "lutpair123" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__172_carry__1_i_4
       (.I0(tmp_product__59_carry__0_n_4),
        .I1(Q[5]),
        .I2(tmp_product__2_carry__2_n_7),
        .O(tmp_product__172_carry__1_i_4_n_0));
  (* HLUTNM = "lutpair127" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__172_carry__1_i_5
       (.I0(tmp_product__59_carry__1_n_4),
        .I1(Q[9]),
        .I2(tmp_product__2_carry__3_n_7),
        .I3(tmp_product__172_carry__1_i_1_n_0),
        .O(tmp_product__172_carry__1_i_5_n_0));
  (* HLUTNM = "lutpair126" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__172_carry__1_i_6
       (.I0(tmp_product__59_carry__1_n_5),
        .I1(Q[8]),
        .I2(tmp_product__2_carry__2_n_4),
        .I3(tmp_product__172_carry__1_i_2_n_0),
        .O(tmp_product__172_carry__1_i_6_n_0));
  (* HLUTNM = "lutpair125" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__172_carry__1_i_7
       (.I0(tmp_product__59_carry__1_n_6),
        .I1(Q[7]),
        .I2(tmp_product__2_carry__2_n_5),
        .I3(tmp_product__172_carry__1_i_3_n_0),
        .O(tmp_product__172_carry__1_i_7_n_0));
  (* HLUTNM = "lutpair124" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__172_carry__1_i_8
       (.I0(tmp_product__59_carry__1_n_7),
        .I1(Q[6]),
        .I2(tmp_product__2_carry__2_n_6),
        .I3(tmp_product__172_carry__1_i_4_n_0),
        .O(tmp_product__172_carry__1_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__172_carry__2
       (.CI(tmp_product__172_carry__1_n_0),
        .CO({tmp_product__172_carry__2_n_0,tmp_product__172_carry__2_n_1,tmp_product__172_carry__2_n_2,tmp_product__172_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__172_carry__2_i_1_n_0,tmp_product__172_carry__2_i_2_n_0,tmp_product__172_carry__2_i_3_n_0,tmp_product__172_carry__2_i_4_n_0}),
        .O({tmp_product__172_carry__2_n_4,tmp_product__172_carry__2_n_5,tmp_product__172_carry__2_n_6,tmp_product__172_carry__2_n_7}),
        .S({tmp_product__172_carry__2_i_5_n_0,tmp_product__172_carry__2_i_6_n_0,tmp_product__172_carry__2_i_7_n_0,tmp_product__172_carry__2_i_8_n_0}));
  (* HLUTNM = "lutpair130" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__172_carry__2_i_1
       (.I0(tmp_product__59_carry__2_n_5),
        .I1(Q[12]),
        .I2(tmp_product__2_carry__3_n_4),
        .O(tmp_product__172_carry__2_i_1_n_0));
  (* HLUTNM = "lutpair129" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__172_carry__2_i_2
       (.I0(tmp_product__59_carry__2_n_6),
        .I1(Q[11]),
        .I2(tmp_product__2_carry__3_n_5),
        .O(tmp_product__172_carry__2_i_2_n_0));
  (* HLUTNM = "lutpair128" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__172_carry__2_i_3
       (.I0(tmp_product__59_carry__2_n_7),
        .I1(Q[10]),
        .I2(tmp_product__2_carry__3_n_6),
        .O(tmp_product__172_carry__2_i_3_n_0));
  (* HLUTNM = "lutpair127" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__172_carry__2_i_4
       (.I0(tmp_product__59_carry__1_n_4),
        .I1(Q[9]),
        .I2(tmp_product__2_carry__3_n_7),
        .O(tmp_product__172_carry__2_i_4_n_0));
  (* HLUTNM = "lutpair131" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__172_carry__2_i_5
       (.I0(tmp_product__59_carry__2_n_4),
        .I1(Q[13]),
        .I2(tmp_product__2_carry__4_n_7),
        .I3(tmp_product__172_carry__2_i_1_n_0),
        .O(tmp_product__172_carry__2_i_5_n_0));
  (* HLUTNM = "lutpair130" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__172_carry__2_i_6
       (.I0(tmp_product__59_carry__2_n_5),
        .I1(Q[12]),
        .I2(tmp_product__2_carry__3_n_4),
        .I3(tmp_product__172_carry__2_i_2_n_0),
        .O(tmp_product__172_carry__2_i_6_n_0));
  (* HLUTNM = "lutpair129" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__172_carry__2_i_7
       (.I0(tmp_product__59_carry__2_n_6),
        .I1(Q[11]),
        .I2(tmp_product__2_carry__3_n_5),
        .I3(tmp_product__172_carry__2_i_3_n_0),
        .O(tmp_product__172_carry__2_i_7_n_0));
  (* HLUTNM = "lutpair128" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__172_carry__2_i_8
       (.I0(tmp_product__59_carry__2_n_7),
        .I1(Q[10]),
        .I2(tmp_product__2_carry__3_n_6),
        .I3(tmp_product__172_carry__2_i_4_n_0),
        .O(tmp_product__172_carry__2_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__172_carry__3
       (.CI(tmp_product__172_carry__2_n_0),
        .CO({tmp_product__172_carry__3_n_0,tmp_product__172_carry__3_n_1,tmp_product__172_carry__3_n_2,tmp_product__172_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__172_carry__3_i_1_n_0,tmp_product__172_carry__3_i_2_n_0,tmp_product__172_carry__3_i_3_n_0,tmp_product__172_carry__3_i_4_n_0}),
        .O({tmp_product__172_carry__3_n_4,tmp_product__172_carry__3_n_5,tmp_product__172_carry__3_n_6,tmp_product__172_carry__3_n_7}),
        .S({tmp_product__172_carry__3_i_5_n_0,tmp_product__172_carry__3_i_6_n_0,tmp_product__172_carry__3_i_7_n_0,tmp_product__172_carry__3_i_8_n_0}));
  (* HLUTNM = "lutpair134" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__172_carry__3_i_1
       (.I0(tmp_product__59_carry__3_n_5),
        .I1(Q[16]),
        .I2(tmp_product__2_carry__4_n_4),
        .O(tmp_product__172_carry__3_i_1_n_0));
  (* HLUTNM = "lutpair133" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__172_carry__3_i_2
       (.I0(tmp_product__59_carry__3_n_6),
        .I1(Q[15]),
        .I2(tmp_product__2_carry__4_n_5),
        .O(tmp_product__172_carry__3_i_2_n_0));
  (* HLUTNM = "lutpair132" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__172_carry__3_i_3
       (.I0(tmp_product__59_carry__3_n_7),
        .I1(Q[14]),
        .I2(tmp_product__2_carry__4_n_6),
        .O(tmp_product__172_carry__3_i_3_n_0));
  (* HLUTNM = "lutpair131" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__172_carry__3_i_4
       (.I0(tmp_product__59_carry__2_n_4),
        .I1(Q[13]),
        .I2(tmp_product__2_carry__4_n_7),
        .O(tmp_product__172_carry__3_i_4_n_0));
  (* HLUTNM = "lutpair135" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__172_carry__3_i_5
       (.I0(tmp_product__59_carry__3_n_4),
        .I1(Q[17]),
        .I2(tmp_product__2_carry__5_n_7),
        .I3(tmp_product__172_carry__3_i_1_n_0),
        .O(tmp_product__172_carry__3_i_5_n_0));
  (* HLUTNM = "lutpair134" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__172_carry__3_i_6
       (.I0(tmp_product__59_carry__3_n_5),
        .I1(Q[16]),
        .I2(tmp_product__2_carry__4_n_4),
        .I3(tmp_product__172_carry__3_i_2_n_0),
        .O(tmp_product__172_carry__3_i_6_n_0));
  (* HLUTNM = "lutpair133" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__172_carry__3_i_7
       (.I0(tmp_product__59_carry__3_n_6),
        .I1(Q[15]),
        .I2(tmp_product__2_carry__4_n_5),
        .I3(tmp_product__172_carry__3_i_3_n_0),
        .O(tmp_product__172_carry__3_i_7_n_0));
  (* HLUTNM = "lutpair132" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__172_carry__3_i_8
       (.I0(tmp_product__59_carry__3_n_7),
        .I1(Q[14]),
        .I2(tmp_product__2_carry__4_n_6),
        .I3(tmp_product__172_carry__3_i_4_n_0),
        .O(tmp_product__172_carry__3_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__172_carry__4
       (.CI(tmp_product__172_carry__3_n_0),
        .CO({NLW_tmp_product__172_carry__4_CO_UNCONNECTED[3:2],tmp_product__172_carry__4_n_2,tmp_product__172_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_product__172_carry__4_i_1_n_0,tmp_product__172_carry__4_i_2_n_0}),
        .O({NLW_tmp_product__172_carry__4_O_UNCONNECTED[3],tmp_product__172_carry__4_n_5,tmp_product__172_carry__4_n_6,tmp_product__172_carry__4_n_7}),
        .S({1'b0,tmp_product__172_carry__4_i_3_n_0,tmp_product__172_carry__4_i_4_n_0,tmp_product__172_carry__4_i_5_n_0}));
  (* HLUTNM = "lutpair136" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__172_carry__4_i_1
       (.I0(tmp_product__59_carry__4_n_7),
        .I1(Q[18]),
        .I2(tmp_product__2_carry__5_n_6),
        .O(tmp_product__172_carry__4_i_1_n_0));
  (* HLUTNM = "lutpair135" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__172_carry__4_i_2
       (.I0(tmp_product__59_carry__3_n_4),
        .I1(Q[17]),
        .I2(tmp_product__2_carry__5_n_7),
        .O(tmp_product__172_carry__4_i_2_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    tmp_product__172_carry__4_i_3
       (.I0(tmp_product__2_carry__5_n_5),
        .I1(Q[19]),
        .I2(tmp_product__59_carry__4_n_6),
        .I3(Q[20]),
        .I4(tmp_product__59_carry__4_n_5),
        .I5(tmp_product__2_carry__5_n_4),
        .O(tmp_product__172_carry__4_i_3_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__172_carry__4_i_4
       (.I0(tmp_product__172_carry__4_i_1_n_0),
        .I1(Q[19]),
        .I2(tmp_product__59_carry__4_n_6),
        .I3(tmp_product__2_carry__5_n_5),
        .O(tmp_product__172_carry__4_i_4_n_0));
  (* HLUTNM = "lutpair136" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__172_carry__4_i_5
       (.I0(tmp_product__59_carry__4_n_7),
        .I1(Q[18]),
        .I2(tmp_product__2_carry__5_n_6),
        .I3(tmp_product__172_carry__4_i_2_n_0),
        .O(tmp_product__172_carry__4_i_5_n_0));
  (* HLUTNM = "lutpair118" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__172_carry_i_1
       (.I0(tmp_product__59_carry_n_5),
        .I1(Q[0]),
        .I2(tmp_product__2_carry__0_n_4),
        .O(tmp_product__172_carry_i_1_n_0));
  (* HLUTNM = "lutpair117" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__172_carry_i_2
       (.I0(tmp_product__59_carry_n_6),
        .I1(add_ln36_5_reg_1138[2]),
        .I2(tmp_product__2_carry__0_n_5),
        .O(tmp_product__172_carry_i_2_n_0));
  (* HLUTNM = "lutpair116" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__172_carry_i_3
       (.I0(tmp_product__59_carry_n_7),
        .I1(tmp_product__2_carry_n_7),
        .I2(tmp_product__2_carry__0_n_6),
        .O(tmp_product__172_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__172_carry_i_4
       (.I0(add_ln36_5_reg_1138[0]),
        .I1(tmp_product__2_carry__0_n_7),
        .O(tmp_product__172_carry_i_4_n_0));
  (* HLUTNM = "lutpair119" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__172_carry_i_5
       (.I0(tmp_product__59_carry_n_4),
        .I1(Q[1]),
        .I2(tmp_product__2_carry__1_n_7),
        .I3(tmp_product__172_carry_i_1_n_0),
        .O(tmp_product__172_carry_i_5_n_0));
  (* HLUTNM = "lutpair118" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__172_carry_i_6
       (.I0(tmp_product__59_carry_n_5),
        .I1(Q[0]),
        .I2(tmp_product__2_carry__0_n_4),
        .I3(tmp_product__172_carry_i_2_n_0),
        .O(tmp_product__172_carry_i_6_n_0));
  (* HLUTNM = "lutpair117" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__172_carry_i_7
       (.I0(tmp_product__59_carry_n_6),
        .I1(add_ln36_5_reg_1138[2]),
        .I2(tmp_product__2_carry__0_n_5),
        .I3(tmp_product__172_carry_i_3_n_0),
        .O(tmp_product__172_carry_i_7_n_0));
  (* HLUTNM = "lutpair116" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__172_carry_i_8
       (.I0(tmp_product__59_carry_n_7),
        .I1(tmp_product__2_carry_n_7),
        .I2(tmp_product__2_carry__0_n_6),
        .I3(tmp_product__172_carry_i_4_n_0),
        .O(tmp_product__172_carry_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__239_carry
       (.CI(1'b0),
        .CO({tmp_product__239_carry_n_0,tmp_product__239_carry_n_1,tmp_product__239_carry_n_2,tmp_product__239_carry_n_3}),
        .CYINIT(1'b0),
        .DI({Q[2:0],add_ln36_5_reg_1138[2]}),
        .O({tmp_product__239_carry_n_4,tmp_product__239_carry_n_5,tmp_product__239_carry_n_6,tmp_product__239_carry_n_7}),
        .S({tmp_product__239_carry_i_1_n_0,tmp_product__239_carry_i_2_n_0,tmp_product__239_carry_i_3_n_0,tmp_product__239_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__239_carry__0
       (.CI(tmp_product__239_carry_n_0),
        .CO({tmp_product__239_carry__0_n_0,tmp_product__239_carry__0_n_1,tmp_product__239_carry__0_n_2,tmp_product__239_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[6:3]),
        .O({tmp_product__239_carry__0_n_4,tmp_product__239_carry__0_n_5,tmp_product__239_carry__0_n_6,tmp_product__239_carry__0_n_7}),
        .S({tmp_product__239_carry__0_i_1_n_0,tmp_product__239_carry__0_i_2_n_0,tmp_product__239_carry__0_i_3_n_0,tmp_product__239_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__239_carry__0_i_1
       (.I0(Q[6]),
        .I1(tmp_product__172_carry_n_6),
        .O(tmp_product__239_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__239_carry__0_i_2
       (.I0(Q[5]),
        .I1(tmp_product__172_carry_n_7),
        .O(tmp_product__239_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__239_carry__0_i_3
       (.I0(Q[4]),
        .I1(add_ln36_5_reg_1138[0]),
        .I2(tmp_product__2_carry__0_n_7),
        .O(tmp_product__239_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__239_carry__0_i_4
       (.I0(Q[3]),
        .I1(tmp_product__2_carry_n_4),
        .O(tmp_product__239_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__239_carry__1
       (.CI(tmp_product__239_carry__0_n_0),
        .CO({tmp_product__239_carry__1_n_0,tmp_product__239_carry__1_n_1,tmp_product__239_carry__1_n_2,tmp_product__239_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[10:7]),
        .O({tmp_product__239_carry__1_n_4,tmp_product__239_carry__1_n_5,tmp_product__239_carry__1_n_6,tmp_product__239_carry__1_n_7}),
        .S({tmp_product__239_carry__1_i_1_n_0,tmp_product__239_carry__1_i_2_n_0,tmp_product__239_carry__1_i_3_n_0,tmp_product__239_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__239_carry__1_i_1
       (.I0(Q[10]),
        .I1(tmp_product__172_carry__0_n_6),
        .O(tmp_product__239_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__239_carry__1_i_2
       (.I0(Q[9]),
        .I1(tmp_product__172_carry__0_n_7),
        .O(tmp_product__239_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__239_carry__1_i_3
       (.I0(Q[8]),
        .I1(tmp_product__172_carry_n_4),
        .O(tmp_product__239_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__239_carry__1_i_4
       (.I0(Q[7]),
        .I1(tmp_product__172_carry_n_5),
        .O(tmp_product__239_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__239_carry__2
       (.CI(tmp_product__239_carry__1_n_0),
        .CO({tmp_product__239_carry__2_n_0,tmp_product__239_carry__2_n_1,tmp_product__239_carry__2_n_2,tmp_product__239_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__124_carry_n_4,tmp_product__124_carry_n_5,tmp_product__124_carry_n_6,tmp_product__124_carry_n_7}),
        .O({tmp_product__239_carry__2_n_4,tmp_product__239_carry__2_n_5,tmp_product__239_carry__2_n_6,tmp_product__239_carry__2_n_7}),
        .S({tmp_product__239_carry__2_i_1_n_0,tmp_product__239_carry__2_i_2_n_0,tmp_product__239_carry__2_i_3_n_0,tmp_product__239_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__239_carry__2_i_1
       (.I0(tmp_product__124_carry_n_4),
        .I1(tmp_product__172_carry__1_n_6),
        .O(tmp_product__239_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__239_carry__2_i_2
       (.I0(tmp_product__124_carry_n_5),
        .I1(tmp_product__172_carry__1_n_7),
        .O(tmp_product__239_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__239_carry__2_i_3
       (.I0(tmp_product__124_carry_n_6),
        .I1(tmp_product__172_carry__0_n_4),
        .O(tmp_product__239_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__239_carry__2_i_4
       (.I0(tmp_product__124_carry_n_7),
        .I1(tmp_product__172_carry__0_n_5),
        .O(tmp_product__239_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__239_carry__3
       (.CI(tmp_product__239_carry__2_n_0),
        .CO({tmp_product__239_carry__3_n_0,tmp_product__239_carry__3_n_1,tmp_product__239_carry__3_n_2,tmp_product__239_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__124_carry__0_n_4,tmp_product__124_carry__0_n_5,tmp_product__124_carry__0_n_6,tmp_product__124_carry__0_n_7}),
        .O({tmp_product__239_carry__3_n_4,tmp_product__239_carry__3_n_5,tmp_product__239_carry__3_n_6,tmp_product__239_carry__3_n_7}),
        .S({tmp_product__239_carry__3_i_1_n_0,tmp_product__239_carry__3_i_2_n_0,tmp_product__239_carry__3_i_3_n_0,tmp_product__239_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__239_carry__3_i_1
       (.I0(tmp_product__124_carry__0_n_4),
        .I1(tmp_product__172_carry__2_n_6),
        .O(tmp_product__239_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__239_carry__3_i_2
       (.I0(tmp_product__124_carry__0_n_5),
        .I1(tmp_product__172_carry__2_n_7),
        .O(tmp_product__239_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__239_carry__3_i_3
       (.I0(tmp_product__124_carry__0_n_6),
        .I1(tmp_product__172_carry__1_n_4),
        .O(tmp_product__239_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__239_carry__3_i_4
       (.I0(tmp_product__124_carry__0_n_7),
        .I1(tmp_product__172_carry__1_n_5),
        .O(tmp_product__239_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__239_carry__4
       (.CI(tmp_product__239_carry__3_n_0),
        .CO({tmp_product__239_carry__4_n_0,tmp_product__239_carry__4_n_1,tmp_product__239_carry__4_n_2,tmp_product__239_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__124_carry__1_n_4,tmp_product__124_carry__1_n_5,tmp_product__124_carry__1_n_6,tmp_product__124_carry__1_n_7}),
        .O({tmp_product__239_carry__4_n_4,tmp_product__239_carry__4_n_5,tmp_product__239_carry__4_n_6,tmp_product__239_carry__4_n_7}),
        .S({tmp_product__239_carry__4_i_1_n_0,tmp_product__239_carry__4_i_2_n_0,tmp_product__239_carry__4_i_3_n_0,tmp_product__239_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__239_carry__4_i_1
       (.I0(tmp_product__124_carry__1_n_4),
        .I1(tmp_product__172_carry__3_n_6),
        .O(tmp_product__239_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__239_carry__4_i_2
       (.I0(tmp_product__124_carry__1_n_5),
        .I1(tmp_product__172_carry__3_n_7),
        .O(tmp_product__239_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__239_carry__4_i_3
       (.I0(tmp_product__124_carry__1_n_6),
        .I1(tmp_product__172_carry__2_n_4),
        .O(tmp_product__239_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__239_carry__4_i_4
       (.I0(tmp_product__124_carry__1_n_7),
        .I1(tmp_product__172_carry__2_n_5),
        .O(tmp_product__239_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__239_carry__5
       (.CI(tmp_product__239_carry__4_n_0),
        .CO({tmp_product__239_carry__5_n_0,tmp_product__239_carry__5_n_1,tmp_product__239_carry__5_n_2,tmp_product__239_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__124_carry__2_n_4,tmp_product__124_carry__2_n_5,tmp_product__124_carry__2_n_6,tmp_product__124_carry__2_n_7}),
        .O({tmp_product__239_carry__5_n_4,tmp_product__239_carry__5_n_5,tmp_product__239_carry__5_n_6,tmp_product__239_carry__5_n_7}),
        .S({tmp_product__239_carry__5_i_1_n_0,tmp_product__239_carry__5_i_2_n_0,tmp_product__239_carry__5_i_3_n_0,tmp_product__239_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__239_carry__5_i_1
       (.I0(tmp_product__124_carry__2_n_4),
        .I1(tmp_product__172_carry__4_n_6),
        .O(tmp_product__239_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__239_carry__5_i_2
       (.I0(tmp_product__124_carry__2_n_5),
        .I1(tmp_product__172_carry__4_n_7),
        .O(tmp_product__239_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__239_carry__5_i_3
       (.I0(tmp_product__124_carry__2_n_6),
        .I1(tmp_product__172_carry__3_n_4),
        .O(tmp_product__239_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__239_carry__5_i_4
       (.I0(tmp_product__124_carry__2_n_7),
        .I1(tmp_product__172_carry__3_n_5),
        .O(tmp_product__239_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__239_carry__6
       (.CI(tmp_product__239_carry__5_n_0),
        .CO(NLW_tmp_product__239_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__239_carry__6_O_UNCONNECTED[3:1],tmp_product__239_carry__6_n_7}),
        .S({1'b0,1'b0,1'b0,tmp_product__239_carry__6_i_1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__239_carry__6_i_1
       (.I0(tmp_product__124_carry__3_n_7),
        .I1(tmp_product__172_carry__4_n_5),
        .O(tmp_product__239_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__239_carry_i_1
       (.I0(Q[2]),
        .I1(tmp_product__2_carry_n_5),
        .O(tmp_product__239_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__239_carry_i_2
       (.I0(Q[1]),
        .I1(tmp_product__2_carry_n_6),
        .O(tmp_product__239_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__239_carry_i_3
       (.I0(Q[0]),
        .I1(add_ln36_5_reg_1138[1]),
        .O(tmp_product__239_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__239_carry_i_4
       (.I0(add_ln36_5_reg_1138[2]),
        .I1(add_ln36_5_reg_1138[0]),
        .O(tmp_product__239_carry_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__2_carry
       (.CI(1'b0),
        .CO({tmp_product__2_carry_n_0,tmp_product__2_carry_n_1,tmp_product__2_carry_n_2,tmp_product__2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({Q[1:0],add_ln36_5_reg_1138[2],1'b0}),
        .O({tmp_product__2_carry_n_4,tmp_product__2_carry_n_5,tmp_product__2_carry_n_6,tmp_product__2_carry_n_7}),
        .S({tmp_product__2_carry_i_1_n_0,tmp_product__2_carry_i_2_n_0,tmp_product__2_carry_i_3_n_0,add_ln36_5_reg_1138[1]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__2_carry__0
       (.CI(tmp_product__2_carry_n_0),
        .CO({tmp_product__2_carry__0_n_0,tmp_product__2_carry__0_n_1,tmp_product__2_carry__0_n_2,tmp_product__2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[5:2]),
        .O({tmp_product__2_carry__0_n_4,tmp_product__2_carry__0_n_5,tmp_product__2_carry__0_n_6,tmp_product__2_carry__0_n_7}),
        .S({tmp_product__2_carry__0_i_1_n_0,tmp_product__2_carry__0_i_2_n_0,tmp_product__2_carry__0_i_3_n_0,tmp_product__2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__2_carry__0_i_1
       (.I0(Q[5]),
        .I1(Q[3]),
        .O(tmp_product__2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__2_carry__0_i_2
       (.I0(Q[4]),
        .I1(Q[2]),
        .O(tmp_product__2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__2_carry__0_i_3
       (.I0(Q[3]),
        .I1(Q[1]),
        .O(tmp_product__2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__2_carry__0_i_4
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(tmp_product__2_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__2_carry__1
       (.CI(tmp_product__2_carry__0_n_0),
        .CO({tmp_product__2_carry__1_n_0,tmp_product__2_carry__1_n_1,tmp_product__2_carry__1_n_2,tmp_product__2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[9:6]),
        .O({tmp_product__2_carry__1_n_4,tmp_product__2_carry__1_n_5,tmp_product__2_carry__1_n_6,tmp_product__2_carry__1_n_7}),
        .S({tmp_product__2_carry__1_i_1_n_0,tmp_product__2_carry__1_i_2_n_0,tmp_product__2_carry__1_i_3_n_0,tmp_product__2_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__2_carry__1_i_1
       (.I0(Q[9]),
        .I1(Q[7]),
        .O(tmp_product__2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__2_carry__1_i_2
       (.I0(Q[8]),
        .I1(Q[6]),
        .O(tmp_product__2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__2_carry__1_i_3
       (.I0(Q[7]),
        .I1(Q[5]),
        .O(tmp_product__2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__2_carry__1_i_4
       (.I0(Q[6]),
        .I1(Q[4]),
        .O(tmp_product__2_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__2_carry__2
       (.CI(tmp_product__2_carry__1_n_0),
        .CO({tmp_product__2_carry__2_n_0,tmp_product__2_carry__2_n_1,tmp_product__2_carry__2_n_2,tmp_product__2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[13:10]),
        .O({tmp_product__2_carry__2_n_4,tmp_product__2_carry__2_n_5,tmp_product__2_carry__2_n_6,tmp_product__2_carry__2_n_7}),
        .S({tmp_product__2_carry__2_i_1_n_0,tmp_product__2_carry__2_i_2_n_0,tmp_product__2_carry__2_i_3_n_0,tmp_product__2_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__2_carry__2_i_1
       (.I0(Q[13]),
        .I1(Q[11]),
        .O(tmp_product__2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__2_carry__2_i_2
       (.I0(Q[12]),
        .I1(Q[10]),
        .O(tmp_product__2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__2_carry__2_i_3
       (.I0(Q[11]),
        .I1(Q[9]),
        .O(tmp_product__2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__2_carry__2_i_4
       (.I0(Q[10]),
        .I1(Q[8]),
        .O(tmp_product__2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__2_carry__3
       (.CI(tmp_product__2_carry__2_n_0),
        .CO({tmp_product__2_carry__3_n_0,tmp_product__2_carry__3_n_1,tmp_product__2_carry__3_n_2,tmp_product__2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[17:14]),
        .O({tmp_product__2_carry__3_n_4,tmp_product__2_carry__3_n_5,tmp_product__2_carry__3_n_6,tmp_product__2_carry__3_n_7}),
        .S({tmp_product__2_carry__3_i_1_n_0,tmp_product__2_carry__3_i_2_n_0,tmp_product__2_carry__3_i_3_n_0,tmp_product__2_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__2_carry__3_i_1
       (.I0(Q[17]),
        .I1(Q[15]),
        .O(tmp_product__2_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__2_carry__3_i_2
       (.I0(Q[16]),
        .I1(Q[14]),
        .O(tmp_product__2_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__2_carry__3_i_3
       (.I0(Q[15]),
        .I1(Q[13]),
        .O(tmp_product__2_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__2_carry__3_i_4
       (.I0(Q[14]),
        .I1(Q[12]),
        .O(tmp_product__2_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__2_carry__4
       (.CI(tmp_product__2_carry__3_n_0),
        .CO({tmp_product__2_carry__4_n_0,tmp_product__2_carry__4_n_1,tmp_product__2_carry__4_n_2,tmp_product__2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Q[21:18]),
        .O({tmp_product__2_carry__4_n_4,tmp_product__2_carry__4_n_5,tmp_product__2_carry__4_n_6,tmp_product__2_carry__4_n_7}),
        .S({tmp_product__2_carry__4_i_1_n_0,tmp_product__2_carry__4_i_2_n_0,tmp_product__2_carry__4_i_3_n_0,tmp_product__2_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__2_carry__4_i_1
       (.I0(Q[21]),
        .I1(Q[19]),
        .O(tmp_product__2_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__2_carry__4_i_2
       (.I0(Q[20]),
        .I1(Q[18]),
        .O(tmp_product__2_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__2_carry__4_i_3
       (.I0(Q[19]),
        .I1(Q[17]),
        .O(tmp_product__2_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__2_carry__4_i_4
       (.I0(Q[18]),
        .I1(Q[16]),
        .O(tmp_product__2_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__2_carry__5
       (.CI(tmp_product__2_carry__4_n_0),
        .CO({NLW_tmp_product__2_carry__5_CO_UNCONNECTED[3],tmp_product__2_carry__5_n_1,tmp_product__2_carry__5_n_2,tmp_product__2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[24:22]}),
        .O({tmp_product__2_carry__5_n_4,tmp_product__2_carry__5_n_5,tmp_product__2_carry__5_n_6,tmp_product__2_carry__5_n_7}),
        .S({tmp_product__2_carry__5_i_1_n_0,tmp_product__2_carry__5_i_2_n_0,tmp_product__2_carry__5_i_3_n_0,tmp_product__2_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__2_carry__5_i_1
       (.I0(Q[25]),
        .I1(Q[23]),
        .O(tmp_product__2_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__2_carry__5_i_2
       (.I0(Q[24]),
        .I1(Q[22]),
        .O(tmp_product__2_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__2_carry__5_i_3
       (.I0(Q[23]),
        .I1(Q[21]),
        .O(tmp_product__2_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__2_carry__5_i_4
       (.I0(Q[22]),
        .I1(Q[20]),
        .O(tmp_product__2_carry__5_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__2_carry_i_1
       (.I0(Q[1]),
        .I1(add_ln36_5_reg_1138[2]),
        .O(tmp_product__2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__2_carry_i_2
       (.I0(Q[0]),
        .I1(add_ln36_5_reg_1138[1]),
        .O(tmp_product__2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__2_carry_i_3
       (.I0(add_ln36_5_reg_1138[2]),
        .I1(add_ln36_5_reg_1138[0]),
        .O(tmp_product__2_carry_i_3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__59_carry
       (.CI(1'b0),
        .CO({tmp_product__59_carry_n_0,tmp_product__59_carry_n_1,tmp_product__59_carry_n_2,tmp_product__59_carry_n_3}),
        .CYINIT(1'b0),
        .DI({add_ln36_5_reg_1138[0],1'b0,1'b0,1'b1}),
        .O({tmp_product__59_carry_n_4,tmp_product__59_carry_n_5,tmp_product__59_carry_n_6,tmp_product__59_carry_n_7}),
        .S({tmp_product__59_carry_i_1_n_0,tmp_product__59_carry_i_2_n_0,tmp_product__59_carry_i_3_n_0,add_ln36_5_reg_1138[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__59_carry__0
       (.CI(tmp_product__59_carry_n_0),
        .CO({tmp_product__59_carry__0_n_0,tmp_product__59_carry__0_n_1,tmp_product__59_carry__0_n_2,tmp_product__59_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({Q[1:0],add_ln36_5_reg_1138[2:1]}),
        .O({tmp_product__59_carry__0_n_4,tmp_product__59_carry__0_n_5,tmp_product__59_carry__0_n_6,tmp_product__59_carry__0_n_7}),
        .S({tmp_product__59_carry__0_i_1_n_0,tmp_product__59_carry__0_i_2_n_0,tmp_product__59_carry__0_i_3_n_0,tmp_product__59_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__59_carry__0_i_1
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(tmp_product__59_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__59_carry__0_i_2
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(tmp_product__59_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__59_carry__0_i_3
       (.I0(add_ln36_5_reg_1138[2]),
        .I1(Q[2]),
        .O(tmp_product__59_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__59_carry__0_i_4
       (.I0(add_ln36_5_reg_1138[1]),
        .I1(Q[1]),
        .O(tmp_product__59_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__59_carry__1
       (.CI(tmp_product__59_carry__0_n_0),
        .CO({tmp_product__59_carry__1_n_0,tmp_product__59_carry__1_n_1,tmp_product__59_carry__1_n_2,tmp_product__59_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[5:2]),
        .O({tmp_product__59_carry__1_n_4,tmp_product__59_carry__1_n_5,tmp_product__59_carry__1_n_6,tmp_product__59_carry__1_n_7}),
        .S({tmp_product__59_carry__1_i_1_n_0,tmp_product__59_carry__1_i_2_n_0,tmp_product__59_carry__1_i_3_n_0,tmp_product__59_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__59_carry__1_i_1
       (.I0(Q[5]),
        .I1(Q[8]),
        .O(tmp_product__59_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__59_carry__1_i_2
       (.I0(Q[4]),
        .I1(Q[7]),
        .O(tmp_product__59_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__59_carry__1_i_3
       (.I0(Q[3]),
        .I1(Q[6]),
        .O(tmp_product__59_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__59_carry__1_i_4
       (.I0(Q[2]),
        .I1(Q[5]),
        .O(tmp_product__59_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__59_carry__2
       (.CI(tmp_product__59_carry__1_n_0),
        .CO({tmp_product__59_carry__2_n_0,tmp_product__59_carry__2_n_1,tmp_product__59_carry__2_n_2,tmp_product__59_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[9:6]),
        .O({tmp_product__59_carry__2_n_4,tmp_product__59_carry__2_n_5,tmp_product__59_carry__2_n_6,tmp_product__59_carry__2_n_7}),
        .S({tmp_product__59_carry__2_i_1_n_0,tmp_product__59_carry__2_i_2_n_0,tmp_product__59_carry__2_i_3_n_0,tmp_product__59_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__59_carry__2_i_1
       (.I0(Q[9]),
        .I1(Q[12]),
        .O(tmp_product__59_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__59_carry__2_i_2
       (.I0(Q[8]),
        .I1(Q[11]),
        .O(tmp_product__59_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__59_carry__2_i_3
       (.I0(Q[7]),
        .I1(Q[10]),
        .O(tmp_product__59_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__59_carry__2_i_4
       (.I0(Q[6]),
        .I1(Q[9]),
        .O(tmp_product__59_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__59_carry__3
       (.CI(tmp_product__59_carry__2_n_0),
        .CO({tmp_product__59_carry__3_n_0,tmp_product__59_carry__3_n_1,tmp_product__59_carry__3_n_2,tmp_product__59_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[13:10]),
        .O({tmp_product__59_carry__3_n_4,tmp_product__59_carry__3_n_5,tmp_product__59_carry__3_n_6,tmp_product__59_carry__3_n_7}),
        .S({tmp_product__59_carry__3_i_1_n_0,tmp_product__59_carry__3_i_2_n_0,tmp_product__59_carry__3_i_3_n_0,tmp_product__59_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__59_carry__3_i_1
       (.I0(Q[13]),
        .I1(Q[16]),
        .O(tmp_product__59_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__59_carry__3_i_2
       (.I0(Q[12]),
        .I1(Q[15]),
        .O(tmp_product__59_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__59_carry__3_i_3
       (.I0(Q[11]),
        .I1(Q[14]),
        .O(tmp_product__59_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__59_carry__3_i_4
       (.I0(Q[10]),
        .I1(Q[13]),
        .O(tmp_product__59_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__59_carry__4
       (.CI(tmp_product__59_carry__3_n_0),
        .CO({NLW_tmp_product__59_carry__4_CO_UNCONNECTED[3:2],tmp_product__59_carry__4_n_2,tmp_product__59_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[15:14]}),
        .O({NLW_tmp_product__59_carry__4_O_UNCONNECTED[3],tmp_product__59_carry__4_n_5,tmp_product__59_carry__4_n_6,tmp_product__59_carry__4_n_7}),
        .S({1'b0,tmp_product__59_carry__4_i_1_n_0,tmp_product__59_carry__4_i_2_n_0,tmp_product__59_carry__4_i_3_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__59_carry__4_i_1
       (.I0(Q[16]),
        .I1(Q[19]),
        .O(tmp_product__59_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__59_carry__4_i_2
       (.I0(Q[15]),
        .I1(Q[18]),
        .O(tmp_product__59_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__59_carry__4_i_3
       (.I0(Q[14]),
        .I1(Q[17]),
        .O(tmp_product__59_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__59_carry_i_1
       (.I0(add_ln36_5_reg_1138[0]),
        .I1(Q[0]),
        .O(tmp_product__59_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__59_carry_i_2
       (.I0(add_ln36_5_reg_1138[2]),
        .O(tmp_product__59_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__59_carry_i_3
       (.I0(add_ln36_5_reg_1138[1]),
        .O(tmp_product__59_carry_i_3_n_0));
endmodule

(* ORIG_REF_NAME = "toyuv_mul_32s_17s_32_2_1" *) 
module design_1_toyuv_0_0_toyuv_mul_32s_17s_32_2_1
   (\buff0_reg[31]_0 ,
    Q,
    add_ln36_5_reg_1138,
    ap_block_pp0_stage0_subdone,
    ap_clk);
  output [29:0]\buff0_reg[31]_0 ;
  input [28:0]Q;
  input [2:0]add_ln36_5_reg_1138;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;

  wire [28:0]Q;
  wire [2:0]add_ln36_5_reg_1138;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire \buff0[4]_i_1_n_0 ;
  wire \buff0[9]_i_1_n_0 ;
  wire [29:0]\buff0_reg[31]_0 ;
  wire tmp_product__0_carry__0_i_1_n_0;
  wire tmp_product__0_carry__0_i_2_n_0;
  wire tmp_product__0_carry__0_i_3_n_0;
  wire tmp_product__0_carry__0_i_4_n_0;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry__0_n_4;
  wire tmp_product__0_carry__0_n_5;
  wire tmp_product__0_carry__0_n_6;
  wire tmp_product__0_carry__0_n_7;
  wire tmp_product__0_carry__1_i_1_n_0;
  wire tmp_product__0_carry__1_i_2_n_0;
  wire tmp_product__0_carry__1_i_3_n_0;
  wire tmp_product__0_carry__1_i_4_n_0;
  wire tmp_product__0_carry__1_n_0;
  wire tmp_product__0_carry__1_n_1;
  wire tmp_product__0_carry__1_n_2;
  wire tmp_product__0_carry__1_n_3;
  wire tmp_product__0_carry__1_n_4;
  wire tmp_product__0_carry__1_n_5;
  wire tmp_product__0_carry__1_n_6;
  wire tmp_product__0_carry__1_n_7;
  wire tmp_product__0_carry__2_i_1_n_0;
  wire tmp_product__0_carry__2_i_2_n_0;
  wire tmp_product__0_carry__2_i_3_n_0;
  wire tmp_product__0_carry__2_i_4_n_0;
  wire tmp_product__0_carry__2_n_0;
  wire tmp_product__0_carry__2_n_1;
  wire tmp_product__0_carry__2_n_2;
  wire tmp_product__0_carry__2_n_3;
  wire tmp_product__0_carry__2_n_4;
  wire tmp_product__0_carry__2_n_5;
  wire tmp_product__0_carry__2_n_6;
  wire tmp_product__0_carry__2_n_7;
  wire tmp_product__0_carry__3_i_1_n_0;
  wire tmp_product__0_carry__3_i_2_n_0;
  wire tmp_product__0_carry__3_i_3_n_0;
  wire tmp_product__0_carry__3_i_4_n_0;
  wire tmp_product__0_carry__3_n_0;
  wire tmp_product__0_carry__3_n_1;
  wire tmp_product__0_carry__3_n_2;
  wire tmp_product__0_carry__3_n_3;
  wire tmp_product__0_carry__3_n_4;
  wire tmp_product__0_carry__3_n_5;
  wire tmp_product__0_carry__3_n_6;
  wire tmp_product__0_carry__3_n_7;
  wire tmp_product__0_carry__4_i_1_n_0;
  wire tmp_product__0_carry__4_i_2_n_0;
  wire tmp_product__0_carry__4_i_3_n_0;
  wire tmp_product__0_carry__4_i_4_n_0;
  wire tmp_product__0_carry__4_n_0;
  wire tmp_product__0_carry__4_n_1;
  wire tmp_product__0_carry__4_n_2;
  wire tmp_product__0_carry__4_n_3;
  wire tmp_product__0_carry__4_n_4;
  wire tmp_product__0_carry__4_n_5;
  wire tmp_product__0_carry__4_n_6;
  wire tmp_product__0_carry__4_n_7;
  wire tmp_product__0_carry__5_i_1_n_0;
  wire tmp_product__0_carry__5_i_2_n_0;
  wire tmp_product__0_carry__5_i_3_n_0;
  wire tmp_product__0_carry__5_i_4_n_0;
  wire tmp_product__0_carry__5_n_0;
  wire tmp_product__0_carry__5_n_1;
  wire tmp_product__0_carry__5_n_2;
  wire tmp_product__0_carry__5_n_3;
  wire tmp_product__0_carry__5_n_4;
  wire tmp_product__0_carry__5_n_5;
  wire tmp_product__0_carry__5_n_6;
  wire tmp_product__0_carry__5_n_7;
  wire tmp_product__0_carry__6_i_1_n_0;
  wire tmp_product__0_carry__6_i_2_n_0;
  wire tmp_product__0_carry__6_i_3_n_0;
  wire tmp_product__0_carry__6_n_2;
  wire tmp_product__0_carry__6_n_3;
  wire tmp_product__0_carry__6_n_5;
  wire tmp_product__0_carry__6_n_6;
  wire tmp_product__0_carry__6_n_7;
  wire tmp_product__0_carry_i_1_n_0;
  wire tmp_product__0_carry_i_2_n_0;
  wire tmp_product__0_carry_i_3_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire tmp_product__0_carry_n_4;
  wire tmp_product__0_carry_n_5;
  wire tmp_product__0_carry_n_6;
  wire tmp_product__120_carry__0_i_1_n_0;
  wire tmp_product__120_carry__0_i_2_n_0;
  wire tmp_product__120_carry__0_i_3_n_0;
  wire tmp_product__120_carry__0_i_4_n_0;
  wire tmp_product__120_carry__0_n_0;
  wire tmp_product__120_carry__0_n_1;
  wire tmp_product__120_carry__0_n_2;
  wire tmp_product__120_carry__0_n_3;
  wire tmp_product__120_carry__0_n_4;
  wire tmp_product__120_carry__0_n_5;
  wire tmp_product__120_carry__0_n_6;
  wire tmp_product__120_carry__0_n_7;
  wire tmp_product__120_carry__1_i_1_n_0;
  wire tmp_product__120_carry__1_i_2_n_0;
  wire tmp_product__120_carry__1_i_3_n_0;
  wire tmp_product__120_carry__1_i_4_n_0;
  wire tmp_product__120_carry__1_n_0;
  wire tmp_product__120_carry__1_n_1;
  wire tmp_product__120_carry__1_n_2;
  wire tmp_product__120_carry__1_n_3;
  wire tmp_product__120_carry__1_n_4;
  wire tmp_product__120_carry__1_n_5;
  wire tmp_product__120_carry__1_n_6;
  wire tmp_product__120_carry__1_n_7;
  wire tmp_product__120_carry__2_i_1_n_0;
  wire tmp_product__120_carry__2_i_2_n_0;
  wire tmp_product__120_carry__2_i_3_n_0;
  wire tmp_product__120_carry__2_i_4_n_0;
  wire tmp_product__120_carry__2_n_0;
  wire tmp_product__120_carry__2_n_1;
  wire tmp_product__120_carry__2_n_2;
  wire tmp_product__120_carry__2_n_3;
  wire tmp_product__120_carry__2_n_4;
  wire tmp_product__120_carry__2_n_5;
  wire tmp_product__120_carry__2_n_6;
  wire tmp_product__120_carry__2_n_7;
  wire tmp_product__120_carry__3_i_1_n_0;
  wire tmp_product__120_carry__3_i_2_n_0;
  wire tmp_product__120_carry__3_i_3_n_0;
  wire tmp_product__120_carry__3_i_4_n_0;
  wire tmp_product__120_carry__3_n_0;
  wire tmp_product__120_carry__3_n_1;
  wire tmp_product__120_carry__3_n_2;
  wire tmp_product__120_carry__3_n_3;
  wire tmp_product__120_carry__3_n_4;
  wire tmp_product__120_carry__3_n_5;
  wire tmp_product__120_carry__3_n_6;
  wire tmp_product__120_carry__3_n_7;
  wire tmp_product__120_carry__4_i_1_n_0;
  wire tmp_product__120_carry__4_i_2_n_0;
  wire tmp_product__120_carry__4_i_3_n_0;
  wire tmp_product__120_carry__4_n_2;
  wire tmp_product__120_carry__4_n_3;
  wire tmp_product__120_carry__4_n_5;
  wire tmp_product__120_carry__4_n_6;
  wire tmp_product__120_carry__4_n_7;
  wire tmp_product__120_carry_i_1_n_0;
  wire tmp_product__120_carry_i_2_n_0;
  wire tmp_product__120_carry_i_3_n_0;
  wire tmp_product__120_carry_n_0;
  wire tmp_product__120_carry_n_1;
  wire tmp_product__120_carry_n_2;
  wire tmp_product__120_carry_n_3;
  wire tmp_product__120_carry_n_4;
  wire tmp_product__120_carry_n_5;
  wire tmp_product__120_carry_n_6;
  wire tmp_product__184_carry__0_i_1_n_0;
  wire tmp_product__184_carry__0_i_2_n_0;
  wire tmp_product__184_carry__0_i_3_n_0;
  wire tmp_product__184_carry__0_i_4_n_0;
  wire tmp_product__184_carry__0_n_0;
  wire tmp_product__184_carry__0_n_1;
  wire tmp_product__184_carry__0_n_2;
  wire tmp_product__184_carry__0_n_3;
  wire tmp_product__184_carry__0_n_4;
  wire tmp_product__184_carry__0_n_5;
  wire tmp_product__184_carry__0_n_6;
  wire tmp_product__184_carry__0_n_7;
  wire tmp_product__184_carry__1_i_1_n_0;
  wire tmp_product__184_carry__1_i_2_n_0;
  wire tmp_product__184_carry__1_i_3_n_0;
  wire tmp_product__184_carry__1_i_4_n_0;
  wire tmp_product__184_carry__1_n_0;
  wire tmp_product__184_carry__1_n_1;
  wire tmp_product__184_carry__1_n_2;
  wire tmp_product__184_carry__1_n_3;
  wire tmp_product__184_carry__1_n_4;
  wire tmp_product__184_carry__1_n_5;
  wire tmp_product__184_carry__1_n_6;
  wire tmp_product__184_carry__1_n_7;
  wire tmp_product__184_carry__2_i_1_n_0;
  wire tmp_product__184_carry__2_i_2_n_0;
  wire tmp_product__184_carry__2_i_3_n_0;
  wire tmp_product__184_carry__2_i_4_n_0;
  wire tmp_product__184_carry__2_n_0;
  wire tmp_product__184_carry__2_n_1;
  wire tmp_product__184_carry__2_n_2;
  wire tmp_product__184_carry__2_n_3;
  wire tmp_product__184_carry__2_n_4;
  wire tmp_product__184_carry__2_n_5;
  wire tmp_product__184_carry__2_n_6;
  wire tmp_product__184_carry__2_n_7;
  wire tmp_product__184_carry__3_i_1_n_0;
  wire tmp_product__184_carry__3_i_2_n_0;
  wire tmp_product__184_carry__3_i_3_n_0;
  wire tmp_product__184_carry__3_i_4_n_0;
  wire tmp_product__184_carry__3_n_1;
  wire tmp_product__184_carry__3_n_2;
  wire tmp_product__184_carry__3_n_3;
  wire tmp_product__184_carry__3_n_4;
  wire tmp_product__184_carry__3_n_5;
  wire tmp_product__184_carry__3_n_6;
  wire tmp_product__184_carry__3_n_7;
  wire tmp_product__184_carry_i_1_n_0;
  wire tmp_product__184_carry_i_2_n_0;
  wire tmp_product__184_carry_i_3_n_0;
  wire tmp_product__184_carry_n_0;
  wire tmp_product__184_carry_n_1;
  wire tmp_product__184_carry_n_2;
  wire tmp_product__184_carry_n_3;
  wire tmp_product__184_carry_n_4;
  wire tmp_product__184_carry_n_5;
  wire tmp_product__184_carry_n_6;
  wire tmp_product__223_carry__0_i_1_n_0;
  wire tmp_product__223_carry__0_i_2_n_0;
  wire tmp_product__223_carry__0_i_3_n_0;
  wire tmp_product__223_carry__0_i_4_n_0;
  wire tmp_product__223_carry__0_n_0;
  wire tmp_product__223_carry__0_n_1;
  wire tmp_product__223_carry__0_n_2;
  wire tmp_product__223_carry__0_n_3;
  wire tmp_product__223_carry__0_n_4;
  wire tmp_product__223_carry__0_n_5;
  wire tmp_product__223_carry__0_n_6;
  wire tmp_product__223_carry__0_n_7;
  wire tmp_product__223_carry__1_i_1_n_0;
  wire tmp_product__223_carry__1_i_2_n_0;
  wire tmp_product__223_carry__1_i_3_n_0;
  wire tmp_product__223_carry__1_i_4_n_0;
  wire tmp_product__223_carry__1_n_0;
  wire tmp_product__223_carry__1_n_1;
  wire tmp_product__223_carry__1_n_2;
  wire tmp_product__223_carry__1_n_3;
  wire tmp_product__223_carry__1_n_4;
  wire tmp_product__223_carry__1_n_5;
  wire tmp_product__223_carry__1_n_6;
  wire tmp_product__223_carry__1_n_7;
  wire tmp_product__223_carry__2_i_1_n_0;
  wire tmp_product__223_carry__2_i_2_n_0;
  wire tmp_product__223_carry__2_i_3_n_0;
  wire tmp_product__223_carry__2_n_1;
  wire tmp_product__223_carry__2_n_2;
  wire tmp_product__223_carry__2_n_3;
  wire tmp_product__223_carry__2_n_4;
  wire tmp_product__223_carry__2_n_5;
  wire tmp_product__223_carry__2_n_6;
  wire tmp_product__223_carry__2_n_7;
  wire tmp_product__223_carry_i_1_n_0;
  wire tmp_product__223_carry_i_2_n_0;
  wire tmp_product__223_carry_i_3_n_0;
  wire tmp_product__223_carry_n_0;
  wire tmp_product__223_carry_n_1;
  wire tmp_product__223_carry_n_2;
  wire tmp_product__223_carry_n_3;
  wire tmp_product__223_carry_n_4;
  wire tmp_product__223_carry_n_5;
  wire tmp_product__223_carry_n_6;
  wire tmp_product__254_carry__0_i_1_n_0;
  wire tmp_product__254_carry__0_i_2_n_0;
  wire tmp_product__254_carry__0_i_3_n_0;
  wire tmp_product__254_carry__0_i_4_n_0;
  wire tmp_product__254_carry__0_i_5_n_0;
  wire tmp_product__254_carry__0_i_6_n_0;
  wire tmp_product__254_carry__0_i_7_n_0;
  wire tmp_product__254_carry__0_i_8_n_0;
  wire tmp_product__254_carry__0_n_0;
  wire tmp_product__254_carry__0_n_1;
  wire tmp_product__254_carry__0_n_2;
  wire tmp_product__254_carry__0_n_3;
  wire tmp_product__254_carry__0_n_4;
  wire tmp_product__254_carry__0_n_5;
  wire tmp_product__254_carry__0_n_6;
  wire tmp_product__254_carry__0_n_7;
  wire tmp_product__254_carry__1_i_1_n_0;
  wire tmp_product__254_carry__1_i_2_n_0;
  wire tmp_product__254_carry__1_i_3_n_0;
  wire tmp_product__254_carry__1_i_4_n_0;
  wire tmp_product__254_carry__1_i_5_n_0;
  wire tmp_product__254_carry__1_i_6_n_0;
  wire tmp_product__254_carry__1_i_7_n_0;
  wire tmp_product__254_carry__1_i_8_n_0;
  wire tmp_product__254_carry__1_n_0;
  wire tmp_product__254_carry__1_n_1;
  wire tmp_product__254_carry__1_n_2;
  wire tmp_product__254_carry__1_n_3;
  wire tmp_product__254_carry__1_n_4;
  wire tmp_product__254_carry__1_n_5;
  wire tmp_product__254_carry__1_n_6;
  wire tmp_product__254_carry__1_n_7;
  wire tmp_product__254_carry__2_i_1_n_0;
  wire tmp_product__254_carry__2_i_2_n_0;
  wire tmp_product__254_carry__2_i_3_n_0;
  wire tmp_product__254_carry__2_i_4_n_0;
  wire tmp_product__254_carry__2_i_5_n_0;
  wire tmp_product__254_carry__2_i_6_n_0;
  wire tmp_product__254_carry__2_i_7_n_0;
  wire tmp_product__254_carry__2_i_8_n_0;
  wire tmp_product__254_carry__2_n_0;
  wire tmp_product__254_carry__2_n_1;
  wire tmp_product__254_carry__2_n_2;
  wire tmp_product__254_carry__2_n_3;
  wire tmp_product__254_carry__2_n_4;
  wire tmp_product__254_carry__2_n_5;
  wire tmp_product__254_carry__2_n_6;
  wire tmp_product__254_carry__2_n_7;
  wire tmp_product__254_carry__3_i_1_n_0;
  wire tmp_product__254_carry__3_i_2_n_0;
  wire tmp_product__254_carry__3_i_3_n_0;
  wire tmp_product__254_carry__3_i_4_n_0;
  wire tmp_product__254_carry__3_i_5_n_0;
  wire tmp_product__254_carry__3_i_6_n_0;
  wire tmp_product__254_carry__3_i_7_n_0;
  wire tmp_product__254_carry__3_i_8_n_0;
  wire tmp_product__254_carry__3_n_0;
  wire tmp_product__254_carry__3_n_1;
  wire tmp_product__254_carry__3_n_2;
  wire tmp_product__254_carry__3_n_3;
  wire tmp_product__254_carry__3_n_4;
  wire tmp_product__254_carry__3_n_5;
  wire tmp_product__254_carry__3_n_6;
  wire tmp_product__254_carry__3_n_7;
  wire tmp_product__254_carry__4_i_1_n_0;
  wire tmp_product__254_carry__4_i_2_n_0;
  wire tmp_product__254_carry__4_i_3_n_0;
  wire tmp_product__254_carry__4_i_4_n_0;
  wire tmp_product__254_carry__4_i_5_n_0;
  wire tmp_product__254_carry__4_i_6_n_0;
  wire tmp_product__254_carry__4_i_7_n_0;
  wire tmp_product__254_carry__4_i_8_n_0;
  wire tmp_product__254_carry__4_n_0;
  wire tmp_product__254_carry__4_n_1;
  wire tmp_product__254_carry__4_n_2;
  wire tmp_product__254_carry__4_n_3;
  wire tmp_product__254_carry__4_n_4;
  wire tmp_product__254_carry__4_n_5;
  wire tmp_product__254_carry__4_n_6;
  wire tmp_product__254_carry__4_n_7;
  wire tmp_product__254_carry__5_i_1_n_0;
  wire tmp_product__254_carry__5_i_2_n_0;
  wire tmp_product__254_carry__5_i_3_n_0;
  wire tmp_product__254_carry__5_i_4_n_0;
  wire tmp_product__254_carry__5_i_5_n_0;
  wire tmp_product__254_carry__5_n_2;
  wire tmp_product__254_carry__5_n_3;
  wire tmp_product__254_carry__5_n_5;
  wire tmp_product__254_carry__5_n_6;
  wire tmp_product__254_carry__5_n_7;
  wire tmp_product__254_carry_i_1_n_0;
  wire tmp_product__254_carry_i_2_n_0;
  wire tmp_product__254_carry_i_3_n_0;
  wire tmp_product__254_carry_i_4_n_0;
  wire tmp_product__254_carry_i_5_n_0;
  wire tmp_product__254_carry_i_6_n_0;
  wire tmp_product__254_carry_i_7_n_0;
  wire tmp_product__254_carry_i_8_n_0;
  wire tmp_product__254_carry_n_0;
  wire tmp_product__254_carry_n_1;
  wire tmp_product__254_carry_n_2;
  wire tmp_product__254_carry_n_3;
  wire tmp_product__254_carry_n_4;
  wire tmp_product__254_carry_n_5;
  wire tmp_product__254_carry_n_6;
  wire tmp_product__254_carry_n_7;
  wire tmp_product__333_carry__0_i_10_n_0;
  wire tmp_product__333_carry__0_i_1_n_0;
  wire tmp_product__333_carry__0_i_2_n_0;
  wire tmp_product__333_carry__0_i_3_n_0;
  wire tmp_product__333_carry__0_i_4_n_0;
  wire tmp_product__333_carry__0_i_5_n_0;
  wire tmp_product__333_carry__0_i_6_n_0;
  wire tmp_product__333_carry__0_i_7_n_0;
  wire tmp_product__333_carry__0_i_8_n_0;
  wire tmp_product__333_carry__0_i_9_n_0;
  wire tmp_product__333_carry__0_n_0;
  wire tmp_product__333_carry__0_n_1;
  wire tmp_product__333_carry__0_n_2;
  wire tmp_product__333_carry__0_n_3;
  wire tmp_product__333_carry__0_n_4;
  wire tmp_product__333_carry__0_n_5;
  wire tmp_product__333_carry__0_n_6;
  wire tmp_product__333_carry__0_n_7;
  wire tmp_product__333_carry__1_i_10_n_0;
  wire tmp_product__333_carry__1_i_11_n_0;
  wire tmp_product__333_carry__1_i_12_n_0;
  wire tmp_product__333_carry__1_i_1_n_0;
  wire tmp_product__333_carry__1_i_2_n_0;
  wire tmp_product__333_carry__1_i_3_n_0;
  wire tmp_product__333_carry__1_i_4_n_0;
  wire tmp_product__333_carry__1_i_5_n_0;
  wire tmp_product__333_carry__1_i_6_n_0;
  wire tmp_product__333_carry__1_i_7_n_0;
  wire tmp_product__333_carry__1_i_8_n_0;
  wire tmp_product__333_carry__1_i_9_n_0;
  wire tmp_product__333_carry__1_n_0;
  wire tmp_product__333_carry__1_n_1;
  wire tmp_product__333_carry__1_n_2;
  wire tmp_product__333_carry__1_n_3;
  wire tmp_product__333_carry__1_n_4;
  wire tmp_product__333_carry__1_n_5;
  wire tmp_product__333_carry__1_n_6;
  wire tmp_product__333_carry__1_n_7;
  wire tmp_product__333_carry__2_i_10_n_0;
  wire tmp_product__333_carry__2_i_11_n_0;
  wire tmp_product__333_carry__2_i_12_n_0;
  wire tmp_product__333_carry__2_i_1_n_0;
  wire tmp_product__333_carry__2_i_2_n_0;
  wire tmp_product__333_carry__2_i_3_n_0;
  wire tmp_product__333_carry__2_i_4_n_0;
  wire tmp_product__333_carry__2_i_5_n_0;
  wire tmp_product__333_carry__2_i_6_n_0;
  wire tmp_product__333_carry__2_i_7_n_0;
  wire tmp_product__333_carry__2_i_8_n_0;
  wire tmp_product__333_carry__2_i_9_n_0;
  wire tmp_product__333_carry__2_n_0;
  wire tmp_product__333_carry__2_n_1;
  wire tmp_product__333_carry__2_n_2;
  wire tmp_product__333_carry__2_n_3;
  wire tmp_product__333_carry__2_n_4;
  wire tmp_product__333_carry__2_n_5;
  wire tmp_product__333_carry__2_n_6;
  wire tmp_product__333_carry__2_n_7;
  wire tmp_product__333_carry__3_i_10_n_0;
  wire tmp_product__333_carry__3_i_11_n_0;
  wire tmp_product__333_carry__3_i_12_n_0;
  wire tmp_product__333_carry__3_i_1_n_0;
  wire tmp_product__333_carry__3_i_2_n_0;
  wire tmp_product__333_carry__3_i_3_n_0;
  wire tmp_product__333_carry__3_i_4_n_0;
  wire tmp_product__333_carry__3_i_5_n_0;
  wire tmp_product__333_carry__3_i_6_n_0;
  wire tmp_product__333_carry__3_i_7_n_0;
  wire tmp_product__333_carry__3_i_8_n_0;
  wire tmp_product__333_carry__3_i_9_n_0;
  wire tmp_product__333_carry__3_n_0;
  wire tmp_product__333_carry__3_n_1;
  wire tmp_product__333_carry__3_n_2;
  wire tmp_product__333_carry__3_n_3;
  wire tmp_product__333_carry__3_n_4;
  wire tmp_product__333_carry__3_n_5;
  wire tmp_product__333_carry__3_n_6;
  wire tmp_product__333_carry__3_n_7;
  wire tmp_product__333_carry__4_i_1_n_0;
  wire tmp_product__333_carry__4_i_2_n_0;
  wire tmp_product__333_carry__4_i_3_n_0;
  wire tmp_product__333_carry__4_i_4_n_0;
  wire tmp_product__333_carry__4_i_5_n_0;
  wire tmp_product__333_carry__4_i_6_n_0;
  wire tmp_product__333_carry__4_n_3;
  wire tmp_product__333_carry__4_n_6;
  wire tmp_product__333_carry__4_n_7;
  wire tmp_product__333_carry_i_1_n_0;
  wire tmp_product__333_carry_i_2_n_0;
  wire tmp_product__333_carry_i_3_n_0;
  wire tmp_product__333_carry_i_4_n_0;
  wire tmp_product__333_carry_i_5_n_0;
  wire tmp_product__333_carry_i_6_n_0;
  wire tmp_product__333_carry_i_7_n_0;
  wire tmp_product__333_carry_i_8_n_0;
  wire tmp_product__333_carry_n_0;
  wire tmp_product__333_carry_n_1;
  wire tmp_product__333_carry_n_2;
  wire tmp_product__333_carry_n_3;
  wire tmp_product__333_carry_n_4;
  wire tmp_product__333_carry_n_5;
  wire tmp_product__333_carry_n_6;
  wire tmp_product__333_carry_n_7;
  wire tmp_product__65_carry__0_i_1_n_0;
  wire tmp_product__65_carry__0_i_2_n_0;
  wire tmp_product__65_carry__0_i_3_n_0;
  wire tmp_product__65_carry__0_i_4_n_0;
  wire tmp_product__65_carry__0_n_0;
  wire tmp_product__65_carry__0_n_1;
  wire tmp_product__65_carry__0_n_2;
  wire tmp_product__65_carry__0_n_3;
  wire tmp_product__65_carry__0_n_4;
  wire tmp_product__65_carry__0_n_5;
  wire tmp_product__65_carry__0_n_6;
  wire tmp_product__65_carry__0_n_7;
  wire tmp_product__65_carry__1_i_1_n_0;
  wire tmp_product__65_carry__1_i_2_n_0;
  wire tmp_product__65_carry__1_i_3_n_0;
  wire tmp_product__65_carry__1_i_4_n_0;
  wire tmp_product__65_carry__1_n_0;
  wire tmp_product__65_carry__1_n_1;
  wire tmp_product__65_carry__1_n_2;
  wire tmp_product__65_carry__1_n_3;
  wire tmp_product__65_carry__1_n_4;
  wire tmp_product__65_carry__1_n_5;
  wire tmp_product__65_carry__1_n_6;
  wire tmp_product__65_carry__1_n_7;
  wire tmp_product__65_carry__2_i_1_n_0;
  wire tmp_product__65_carry__2_i_2_n_0;
  wire tmp_product__65_carry__2_i_3_n_0;
  wire tmp_product__65_carry__2_i_4_n_0;
  wire tmp_product__65_carry__2_n_0;
  wire tmp_product__65_carry__2_n_1;
  wire tmp_product__65_carry__2_n_2;
  wire tmp_product__65_carry__2_n_3;
  wire tmp_product__65_carry__2_n_4;
  wire tmp_product__65_carry__2_n_5;
  wire tmp_product__65_carry__2_n_6;
  wire tmp_product__65_carry__2_n_7;
  wire tmp_product__65_carry__3_i_1_n_0;
  wire tmp_product__65_carry__3_i_2_n_0;
  wire tmp_product__65_carry__3_i_3_n_0;
  wire tmp_product__65_carry__3_i_4_n_0;
  wire tmp_product__65_carry__3_n_0;
  wire tmp_product__65_carry__3_n_1;
  wire tmp_product__65_carry__3_n_2;
  wire tmp_product__65_carry__3_n_3;
  wire tmp_product__65_carry__3_n_4;
  wire tmp_product__65_carry__3_n_5;
  wire tmp_product__65_carry__3_n_6;
  wire tmp_product__65_carry__3_n_7;
  wire tmp_product__65_carry__4_i_1_n_0;
  wire tmp_product__65_carry__4_i_2_n_0;
  wire tmp_product__65_carry__4_i_3_n_0;
  wire tmp_product__65_carry__4_i_4_n_0;
  wire tmp_product__65_carry__4_n_0;
  wire tmp_product__65_carry__4_n_1;
  wire tmp_product__65_carry__4_n_2;
  wire tmp_product__65_carry__4_n_3;
  wire tmp_product__65_carry__4_n_4;
  wire tmp_product__65_carry__4_n_5;
  wire tmp_product__65_carry__4_n_6;
  wire tmp_product__65_carry__4_n_7;
  wire tmp_product__65_carry__5_i_1_n_0;
  wire tmp_product__65_carry__5_i_2_n_0;
  wire tmp_product__65_carry__5_n_3;
  wire tmp_product__65_carry__5_n_6;
  wire tmp_product__65_carry__5_n_7;
  wire tmp_product__65_carry_i_1_n_0;
  wire tmp_product__65_carry_i_2_n_0;
  wire tmp_product__65_carry_i_3_n_0;
  wire tmp_product__65_carry_n_0;
  wire tmp_product__65_carry_n_1;
  wire tmp_product__65_carry_n_2;
  wire tmp_product__65_carry_n_3;
  wire tmp_product__65_carry_n_4;
  wire tmp_product__65_carry_n_5;
  wire tmp_product__65_carry_n_6;
  wire [0:0]NLW_tmp_product__0_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_product__0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_product__0_carry__6_O_UNCONNECTED;
  wire [0:0]NLW_tmp_product__120_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_product__120_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_product__120_carry__4_O_UNCONNECTED;
  wire [0:0]NLW_tmp_product__184_carry_O_UNCONNECTED;
  wire [3:3]NLW_tmp_product__184_carry__3_CO_UNCONNECTED;
  wire [0:0]NLW_tmp_product__223_carry_O_UNCONNECTED;
  wire [3:3]NLW_tmp_product__223_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product__254_carry__5_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_product__254_carry__5_O_UNCONNECTED;
  wire [3:1]NLW_tmp_product__333_carry__4_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product__333_carry__4_O_UNCONNECTED;
  wire [0:0]NLW_tmp_product__65_carry_O_UNCONNECTED;
  wire [3:1]NLW_tmp_product__65_carry__5_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product__65_carry__5_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \buff0[4]_i_1 
       (.I0(tmp_product__0_carry_n_4),
        .I1(add_ln36_5_reg_1138[0]),
        .O(\buff0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \buff0[9]_i_1 
       (.I0(tmp_product__254_carry__0_n_7),
        .I1(add_ln36_5_reg_1138[0]),
        .O(\buff0[9]_i_1_n_0 ));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__333_carry_n_7),
        .Q(\buff0_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__333_carry_n_6),
        .Q(\buff0_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__333_carry_n_5),
        .Q(\buff0_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__333_carry_n_4),
        .Q(\buff0_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__333_carry__0_n_7),
        .Q(\buff0_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__333_carry__0_n_6),
        .Q(\buff0_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \buff0_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__333_carry__0_n_5),
        .Q(\buff0_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \buff0_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__333_carry__0_n_4),
        .Q(\buff0_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \buff0_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__333_carry__1_n_7),
        .Q(\buff0_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \buff0_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__333_carry__1_n_6),
        .Q(\buff0_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \buff0_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__333_carry__1_n_5),
        .Q(\buff0_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \buff0_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__333_carry__1_n_4),
        .Q(\buff0_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \buff0_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__333_carry__2_n_7),
        .Q(\buff0_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \buff0_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__333_carry__2_n_6),
        .Q(\buff0_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \buff0_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__333_carry__2_n_5),
        .Q(\buff0_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \buff0_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__333_carry__2_n_4),
        .Q(\buff0_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \buff0_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__333_carry__3_n_7),
        .Q(\buff0_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \buff0_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__333_carry__3_n_6),
        .Q(\buff0_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \buff0_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__333_carry__3_n_5),
        .Q(\buff0_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \buff0_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__333_carry__3_n_4),
        .Q(\buff0_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_carry_n_6),
        .Q(\buff0_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \buff0_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__333_carry__4_n_7),
        .Q(\buff0_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \buff0_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__333_carry__4_n_6),
        .Q(\buff0_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_carry_n_5),
        .Q(\buff0_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buff0[4]_i_1_n_0 ),
        .Q(\buff0_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__254_carry_n_7),
        .Q(\buff0_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__254_carry_n_6),
        .Q(\buff0_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__254_carry_n_5),
        .Q(\buff0_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__254_carry_n_4),
        .Q(\buff0_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buff0[9]_i_1_n_0 ),
        .Q(\buff0_reg[31]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({Q[1:0],add_ln36_5_reg_1138[2],1'b0}),
        .O({tmp_product__0_carry_n_4,tmp_product__0_carry_n_5,tmp_product__0_carry_n_6,NLW_tmp_product__0_carry_O_UNCONNECTED[0]}),
        .S({tmp_product__0_carry_i_1_n_0,tmp_product__0_carry_i_2_n_0,tmp_product__0_carry_i_3_n_0,add_ln36_5_reg_1138[1]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[5:2]),
        .O({tmp_product__0_carry__0_n_4,tmp_product__0_carry__0_n_5,tmp_product__0_carry__0_n_6,tmp_product__0_carry__0_n_7}),
        .S({tmp_product__0_carry__0_i_1_n_0,tmp_product__0_carry__0_i_2_n_0,tmp_product__0_carry__0_i_3_n_0,tmp_product__0_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__0_i_1
       (.I0(Q[5]),
        .I1(Q[3]),
        .O(tmp_product__0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__0_i_2
       (.I0(Q[4]),
        .I1(Q[2]),
        .O(tmp_product__0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__0_i_3
       (.I0(Q[3]),
        .I1(Q[1]),
        .O(tmp_product__0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__0_i_4
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(tmp_product__0_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__0_carry__1
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({tmp_product__0_carry__1_n_0,tmp_product__0_carry__1_n_1,tmp_product__0_carry__1_n_2,tmp_product__0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[9:6]),
        .O({tmp_product__0_carry__1_n_4,tmp_product__0_carry__1_n_5,tmp_product__0_carry__1_n_6,tmp_product__0_carry__1_n_7}),
        .S({tmp_product__0_carry__1_i_1_n_0,tmp_product__0_carry__1_i_2_n_0,tmp_product__0_carry__1_i_3_n_0,tmp_product__0_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__1_i_1
       (.I0(Q[9]),
        .I1(Q[7]),
        .O(tmp_product__0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__1_i_2
       (.I0(Q[8]),
        .I1(Q[6]),
        .O(tmp_product__0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__1_i_3
       (.I0(Q[7]),
        .I1(Q[5]),
        .O(tmp_product__0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__1_i_4
       (.I0(Q[6]),
        .I1(Q[4]),
        .O(tmp_product__0_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__0_carry__2
       (.CI(tmp_product__0_carry__1_n_0),
        .CO({tmp_product__0_carry__2_n_0,tmp_product__0_carry__2_n_1,tmp_product__0_carry__2_n_2,tmp_product__0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[13:10]),
        .O({tmp_product__0_carry__2_n_4,tmp_product__0_carry__2_n_5,tmp_product__0_carry__2_n_6,tmp_product__0_carry__2_n_7}),
        .S({tmp_product__0_carry__2_i_1_n_0,tmp_product__0_carry__2_i_2_n_0,tmp_product__0_carry__2_i_3_n_0,tmp_product__0_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__2_i_1
       (.I0(Q[13]),
        .I1(Q[11]),
        .O(tmp_product__0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__2_i_2
       (.I0(Q[12]),
        .I1(Q[10]),
        .O(tmp_product__0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__2_i_3
       (.I0(Q[11]),
        .I1(Q[9]),
        .O(tmp_product__0_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__2_i_4
       (.I0(Q[10]),
        .I1(Q[8]),
        .O(tmp_product__0_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__0_carry__3
       (.CI(tmp_product__0_carry__2_n_0),
        .CO({tmp_product__0_carry__3_n_0,tmp_product__0_carry__3_n_1,tmp_product__0_carry__3_n_2,tmp_product__0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[17:14]),
        .O({tmp_product__0_carry__3_n_4,tmp_product__0_carry__3_n_5,tmp_product__0_carry__3_n_6,tmp_product__0_carry__3_n_7}),
        .S({tmp_product__0_carry__3_i_1_n_0,tmp_product__0_carry__3_i_2_n_0,tmp_product__0_carry__3_i_3_n_0,tmp_product__0_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__3_i_1
       (.I0(Q[17]),
        .I1(Q[15]),
        .O(tmp_product__0_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__3_i_2
       (.I0(Q[16]),
        .I1(Q[14]),
        .O(tmp_product__0_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__3_i_3
       (.I0(Q[15]),
        .I1(Q[13]),
        .O(tmp_product__0_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__3_i_4
       (.I0(Q[14]),
        .I1(Q[12]),
        .O(tmp_product__0_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__0_carry__4
       (.CI(tmp_product__0_carry__3_n_0),
        .CO({tmp_product__0_carry__4_n_0,tmp_product__0_carry__4_n_1,tmp_product__0_carry__4_n_2,tmp_product__0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Q[21:18]),
        .O({tmp_product__0_carry__4_n_4,tmp_product__0_carry__4_n_5,tmp_product__0_carry__4_n_6,tmp_product__0_carry__4_n_7}),
        .S({tmp_product__0_carry__4_i_1_n_0,tmp_product__0_carry__4_i_2_n_0,tmp_product__0_carry__4_i_3_n_0,tmp_product__0_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__4_i_1
       (.I0(Q[21]),
        .I1(Q[19]),
        .O(tmp_product__0_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__4_i_2
       (.I0(Q[20]),
        .I1(Q[18]),
        .O(tmp_product__0_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__4_i_3
       (.I0(Q[19]),
        .I1(Q[17]),
        .O(tmp_product__0_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__4_i_4
       (.I0(Q[18]),
        .I1(Q[16]),
        .O(tmp_product__0_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__0_carry__5
       (.CI(tmp_product__0_carry__4_n_0),
        .CO({tmp_product__0_carry__5_n_0,tmp_product__0_carry__5_n_1,tmp_product__0_carry__5_n_2,tmp_product__0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(Q[25:22]),
        .O({tmp_product__0_carry__5_n_4,tmp_product__0_carry__5_n_5,tmp_product__0_carry__5_n_6,tmp_product__0_carry__5_n_7}),
        .S({tmp_product__0_carry__5_i_1_n_0,tmp_product__0_carry__5_i_2_n_0,tmp_product__0_carry__5_i_3_n_0,tmp_product__0_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__5_i_1
       (.I0(Q[25]),
        .I1(Q[23]),
        .O(tmp_product__0_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__5_i_2
       (.I0(Q[24]),
        .I1(Q[22]),
        .O(tmp_product__0_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__5_i_3
       (.I0(Q[23]),
        .I1(Q[21]),
        .O(tmp_product__0_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__5_i_4
       (.I0(Q[22]),
        .I1(Q[20]),
        .O(tmp_product__0_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__0_carry__6
       (.CI(tmp_product__0_carry__5_n_0),
        .CO({NLW_tmp_product__0_carry__6_CO_UNCONNECTED[3:2],tmp_product__0_carry__6_n_2,tmp_product__0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[27:26]}),
        .O({NLW_tmp_product__0_carry__6_O_UNCONNECTED[3],tmp_product__0_carry__6_n_5,tmp_product__0_carry__6_n_6,tmp_product__0_carry__6_n_7}),
        .S({1'b0,tmp_product__0_carry__6_i_1_n_0,tmp_product__0_carry__6_i_2_n_0,tmp_product__0_carry__6_i_3_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__0_carry__6_i_1
       (.I0(Q[26]),
        .I1(Q[28]),
        .O(tmp_product__0_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__6_i_2
       (.I0(Q[27]),
        .I1(Q[25]),
        .O(tmp_product__0_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__6_i_3
       (.I0(Q[26]),
        .I1(Q[24]),
        .O(tmp_product__0_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry_i_1
       (.I0(Q[1]),
        .I1(add_ln36_5_reg_1138[2]),
        .O(tmp_product__0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry_i_2
       (.I0(Q[0]),
        .I1(add_ln36_5_reg_1138[1]),
        .O(tmp_product__0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry_i_3
       (.I0(add_ln36_5_reg_1138[2]),
        .I1(add_ln36_5_reg_1138[0]),
        .O(tmp_product__0_carry_i_3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__120_carry
       (.CI(1'b0),
        .CO({tmp_product__120_carry_n_0,tmp_product__120_carry_n_1,tmp_product__120_carry_n_2,tmp_product__120_carry_n_3}),
        .CYINIT(1'b0),
        .DI({add_ln36_5_reg_1138[1:0],1'b0,1'b1}),
        .O({tmp_product__120_carry_n_4,tmp_product__120_carry_n_5,tmp_product__120_carry_n_6,NLW_tmp_product__120_carry_O_UNCONNECTED[0]}),
        .S({tmp_product__120_carry_i_1_n_0,tmp_product__120_carry_i_2_n_0,tmp_product__120_carry_i_3_n_0,add_ln36_5_reg_1138[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__120_carry__0
       (.CI(tmp_product__120_carry_n_0),
        .CO({tmp_product__120_carry__0_n_0,tmp_product__120_carry__0_n_1,tmp_product__120_carry__0_n_2,tmp_product__120_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({Q[2:0],add_ln36_5_reg_1138[2]}),
        .O({tmp_product__120_carry__0_n_4,tmp_product__120_carry__0_n_5,tmp_product__120_carry__0_n_6,tmp_product__120_carry__0_n_7}),
        .S({tmp_product__120_carry__0_i_1_n_0,tmp_product__120_carry__0_i_2_n_0,tmp_product__120_carry__0_i_3_n_0,tmp_product__120_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__120_carry__0_i_1
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(tmp_product__120_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__120_carry__0_i_2
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(tmp_product__120_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__120_carry__0_i_3
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(tmp_product__120_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__120_carry__0_i_4
       (.I0(add_ln36_5_reg_1138[2]),
        .I1(Q[1]),
        .O(tmp_product__120_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__120_carry__1
       (.CI(tmp_product__120_carry__0_n_0),
        .CO({tmp_product__120_carry__1_n_0,tmp_product__120_carry__1_n_1,tmp_product__120_carry__1_n_2,tmp_product__120_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[6:3]),
        .O({tmp_product__120_carry__1_n_4,tmp_product__120_carry__1_n_5,tmp_product__120_carry__1_n_6,tmp_product__120_carry__1_n_7}),
        .S({tmp_product__120_carry__1_i_1_n_0,tmp_product__120_carry__1_i_2_n_0,tmp_product__120_carry__1_i_3_n_0,tmp_product__120_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__120_carry__1_i_1
       (.I0(Q[6]),
        .I1(Q[8]),
        .O(tmp_product__120_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__120_carry__1_i_2
       (.I0(Q[5]),
        .I1(Q[7]),
        .O(tmp_product__120_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__120_carry__1_i_3
       (.I0(Q[4]),
        .I1(Q[6]),
        .O(tmp_product__120_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__120_carry__1_i_4
       (.I0(Q[3]),
        .I1(Q[5]),
        .O(tmp_product__120_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__120_carry__2
       (.CI(tmp_product__120_carry__1_n_0),
        .CO({tmp_product__120_carry__2_n_0,tmp_product__120_carry__2_n_1,tmp_product__120_carry__2_n_2,tmp_product__120_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[10:7]),
        .O({tmp_product__120_carry__2_n_4,tmp_product__120_carry__2_n_5,tmp_product__120_carry__2_n_6,tmp_product__120_carry__2_n_7}),
        .S({tmp_product__120_carry__2_i_1_n_0,tmp_product__120_carry__2_i_2_n_0,tmp_product__120_carry__2_i_3_n_0,tmp_product__120_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__120_carry__2_i_1
       (.I0(Q[10]),
        .I1(Q[12]),
        .O(tmp_product__120_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__120_carry__2_i_2
       (.I0(Q[9]),
        .I1(Q[11]),
        .O(tmp_product__120_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__120_carry__2_i_3
       (.I0(Q[8]),
        .I1(Q[10]),
        .O(tmp_product__120_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__120_carry__2_i_4
       (.I0(Q[7]),
        .I1(Q[9]),
        .O(tmp_product__120_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__120_carry__3
       (.CI(tmp_product__120_carry__2_n_0),
        .CO({tmp_product__120_carry__3_n_0,tmp_product__120_carry__3_n_1,tmp_product__120_carry__3_n_2,tmp_product__120_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[14:11]),
        .O({tmp_product__120_carry__3_n_4,tmp_product__120_carry__3_n_5,tmp_product__120_carry__3_n_6,tmp_product__120_carry__3_n_7}),
        .S({tmp_product__120_carry__3_i_1_n_0,tmp_product__120_carry__3_i_2_n_0,tmp_product__120_carry__3_i_3_n_0,tmp_product__120_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__120_carry__3_i_1
       (.I0(Q[14]),
        .I1(Q[16]),
        .O(tmp_product__120_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__120_carry__3_i_2
       (.I0(Q[13]),
        .I1(Q[15]),
        .O(tmp_product__120_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__120_carry__3_i_3
       (.I0(Q[12]),
        .I1(Q[14]),
        .O(tmp_product__120_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__120_carry__3_i_4
       (.I0(Q[11]),
        .I1(Q[13]),
        .O(tmp_product__120_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__120_carry__4
       (.CI(tmp_product__120_carry__3_n_0),
        .CO({NLW_tmp_product__120_carry__4_CO_UNCONNECTED[3:2],tmp_product__120_carry__4_n_2,tmp_product__120_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[16:15]}),
        .O({NLW_tmp_product__120_carry__4_O_UNCONNECTED[3],tmp_product__120_carry__4_n_5,tmp_product__120_carry__4_n_6,tmp_product__120_carry__4_n_7}),
        .S({1'b0,tmp_product__120_carry__4_i_1_n_0,tmp_product__120_carry__4_i_2_n_0,tmp_product__120_carry__4_i_3_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__120_carry__4_i_1
       (.I0(Q[17]),
        .I1(Q[19]),
        .O(tmp_product__120_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__120_carry__4_i_2
       (.I0(Q[16]),
        .I1(Q[18]),
        .O(tmp_product__120_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__120_carry__4_i_3
       (.I0(Q[15]),
        .I1(Q[17]),
        .O(tmp_product__120_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__120_carry_i_1
       (.I0(add_ln36_5_reg_1138[1]),
        .I1(Q[0]),
        .O(tmp_product__120_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__120_carry_i_2
       (.I0(add_ln36_5_reg_1138[0]),
        .I1(add_ln36_5_reg_1138[2]),
        .O(tmp_product__120_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__120_carry_i_3
       (.I0(add_ln36_5_reg_1138[1]),
        .O(tmp_product__120_carry_i_3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__184_carry
       (.CI(1'b0),
        .CO({tmp_product__184_carry_n_0,tmp_product__184_carry_n_1,tmp_product__184_carry_n_2,tmp_product__184_carry_n_3}),
        .CYINIT(1'b0),
        .DI({add_ln36_5_reg_1138[1:0],1'b0,1'b1}),
        .O({tmp_product__184_carry_n_4,tmp_product__184_carry_n_5,tmp_product__184_carry_n_6,NLW_tmp_product__184_carry_O_UNCONNECTED[0]}),
        .S({tmp_product__184_carry_i_1_n_0,tmp_product__184_carry_i_2_n_0,tmp_product__184_carry_i_3_n_0,add_ln36_5_reg_1138[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__184_carry__0
       (.CI(tmp_product__184_carry_n_0),
        .CO({tmp_product__184_carry__0_n_0,tmp_product__184_carry__0_n_1,tmp_product__184_carry__0_n_2,tmp_product__184_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({Q[2:0],add_ln36_5_reg_1138[2]}),
        .O({tmp_product__184_carry__0_n_4,tmp_product__184_carry__0_n_5,tmp_product__184_carry__0_n_6,tmp_product__184_carry__0_n_7}),
        .S({tmp_product__184_carry__0_i_1_n_0,tmp_product__184_carry__0_i_2_n_0,tmp_product__184_carry__0_i_3_n_0,tmp_product__184_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__184_carry__0_i_1
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(tmp_product__184_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__184_carry__0_i_2
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(tmp_product__184_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__184_carry__0_i_3
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(tmp_product__184_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__184_carry__0_i_4
       (.I0(add_ln36_5_reg_1138[2]),
        .I1(Q[1]),
        .O(tmp_product__184_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__184_carry__1
       (.CI(tmp_product__184_carry__0_n_0),
        .CO({tmp_product__184_carry__1_n_0,tmp_product__184_carry__1_n_1,tmp_product__184_carry__1_n_2,tmp_product__184_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[6:3]),
        .O({tmp_product__184_carry__1_n_4,tmp_product__184_carry__1_n_5,tmp_product__184_carry__1_n_6,tmp_product__184_carry__1_n_7}),
        .S({tmp_product__184_carry__1_i_1_n_0,tmp_product__184_carry__1_i_2_n_0,tmp_product__184_carry__1_i_3_n_0,tmp_product__184_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__184_carry__1_i_1
       (.I0(Q[6]),
        .I1(Q[8]),
        .O(tmp_product__184_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__184_carry__1_i_2
       (.I0(Q[5]),
        .I1(Q[7]),
        .O(tmp_product__184_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__184_carry__1_i_3
       (.I0(Q[4]),
        .I1(Q[6]),
        .O(tmp_product__184_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__184_carry__1_i_4
       (.I0(Q[3]),
        .I1(Q[5]),
        .O(tmp_product__184_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__184_carry__2
       (.CI(tmp_product__184_carry__1_n_0),
        .CO({tmp_product__184_carry__2_n_0,tmp_product__184_carry__2_n_1,tmp_product__184_carry__2_n_2,tmp_product__184_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[10:7]),
        .O({tmp_product__184_carry__2_n_4,tmp_product__184_carry__2_n_5,tmp_product__184_carry__2_n_6,tmp_product__184_carry__2_n_7}),
        .S({tmp_product__184_carry__2_i_1_n_0,tmp_product__184_carry__2_i_2_n_0,tmp_product__184_carry__2_i_3_n_0,tmp_product__184_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__184_carry__2_i_1
       (.I0(Q[10]),
        .I1(Q[12]),
        .O(tmp_product__184_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__184_carry__2_i_2
       (.I0(Q[9]),
        .I1(Q[11]),
        .O(tmp_product__184_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__184_carry__2_i_3
       (.I0(Q[8]),
        .I1(Q[10]),
        .O(tmp_product__184_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__184_carry__2_i_4
       (.I0(Q[7]),
        .I1(Q[9]),
        .O(tmp_product__184_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__184_carry__3
       (.CI(tmp_product__184_carry__2_n_0),
        .CO({NLW_tmp_product__184_carry__3_CO_UNCONNECTED[3],tmp_product__184_carry__3_n_1,tmp_product__184_carry__3_n_2,tmp_product__184_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[13:11]}),
        .O({tmp_product__184_carry__3_n_4,tmp_product__184_carry__3_n_5,tmp_product__184_carry__3_n_6,tmp_product__184_carry__3_n_7}),
        .S({tmp_product__184_carry__3_i_1_n_0,tmp_product__184_carry__3_i_2_n_0,tmp_product__184_carry__3_i_3_n_0,tmp_product__184_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__184_carry__3_i_1
       (.I0(Q[14]),
        .I1(Q[16]),
        .O(tmp_product__184_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__184_carry__3_i_2
       (.I0(Q[13]),
        .I1(Q[15]),
        .O(tmp_product__184_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__184_carry__3_i_3
       (.I0(Q[12]),
        .I1(Q[14]),
        .O(tmp_product__184_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__184_carry__3_i_4
       (.I0(Q[11]),
        .I1(Q[13]),
        .O(tmp_product__184_carry__3_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__184_carry_i_1
       (.I0(add_ln36_5_reg_1138[1]),
        .I1(Q[0]),
        .O(tmp_product__184_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__184_carry_i_2
       (.I0(add_ln36_5_reg_1138[0]),
        .I1(add_ln36_5_reg_1138[2]),
        .O(tmp_product__184_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__184_carry_i_3
       (.I0(add_ln36_5_reg_1138[1]),
        .O(tmp_product__184_carry_i_3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__223_carry
       (.CI(1'b0),
        .CO({tmp_product__223_carry_n_0,tmp_product__223_carry_n_1,tmp_product__223_carry_n_2,tmp_product__223_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({tmp_product__223_carry_n_4,tmp_product__223_carry_n_5,tmp_product__223_carry_n_6,NLW_tmp_product__223_carry_O_UNCONNECTED[0]}),
        .S({tmp_product__223_carry_i_1_n_0,tmp_product__223_carry_i_2_n_0,tmp_product__223_carry_i_3_n_0,add_ln36_5_reg_1138[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__223_carry__0
       (.CI(tmp_product__223_carry_n_0),
        .CO({tmp_product__223_carry__0_n_0,tmp_product__223_carry__0_n_1,tmp_product__223_carry__0_n_2,tmp_product__223_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_product__223_carry__0_n_4,tmp_product__223_carry__0_n_5,tmp_product__223_carry__0_n_6,tmp_product__223_carry__0_n_7}),
        .S({tmp_product__223_carry__0_i_1_n_0,tmp_product__223_carry__0_i_2_n_0,tmp_product__223_carry__0_i_3_n_0,tmp_product__223_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__223_carry__0_i_1
       (.I0(Q[4]),
        .O(tmp_product__223_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__223_carry__0_i_2
       (.I0(Q[3]),
        .O(tmp_product__223_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__223_carry__0_i_3
       (.I0(Q[2]),
        .O(tmp_product__223_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__223_carry__0_i_4
       (.I0(Q[1]),
        .O(tmp_product__223_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__223_carry__1
       (.CI(tmp_product__223_carry__0_n_0),
        .CO({tmp_product__223_carry__1_n_0,tmp_product__223_carry__1_n_1,tmp_product__223_carry__1_n_2,tmp_product__223_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_product__223_carry__1_n_4,tmp_product__223_carry__1_n_5,tmp_product__223_carry__1_n_6,tmp_product__223_carry__1_n_7}),
        .S({tmp_product__223_carry__1_i_1_n_0,tmp_product__223_carry__1_i_2_n_0,tmp_product__223_carry__1_i_3_n_0,tmp_product__223_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__223_carry__1_i_1
       (.I0(Q[8]),
        .O(tmp_product__223_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__223_carry__1_i_2
       (.I0(Q[7]),
        .O(tmp_product__223_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__223_carry__1_i_3
       (.I0(Q[6]),
        .O(tmp_product__223_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__223_carry__1_i_4
       (.I0(Q[5]),
        .O(tmp_product__223_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__223_carry__2
       (.CI(tmp_product__223_carry__1_n_0),
        .CO({NLW_tmp_product__223_carry__2_CO_UNCONNECTED[3],tmp_product__223_carry__2_n_1,tmp_product__223_carry__2_n_2,tmp_product__223_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_product__223_carry__2_n_4,tmp_product__223_carry__2_n_5,tmp_product__223_carry__2_n_6,tmp_product__223_carry__2_n_7}),
        .S({Q[12],tmp_product__223_carry__2_i_1_n_0,tmp_product__223_carry__2_i_2_n_0,tmp_product__223_carry__2_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__223_carry__2_i_1
       (.I0(Q[11]),
        .O(tmp_product__223_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__223_carry__2_i_2
       (.I0(Q[10]),
        .O(tmp_product__223_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__223_carry__2_i_3
       (.I0(Q[9]),
        .O(tmp_product__223_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__223_carry_i_1
       (.I0(Q[0]),
        .O(tmp_product__223_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__223_carry_i_2
       (.I0(add_ln36_5_reg_1138[2]),
        .O(tmp_product__223_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__223_carry_i_3
       (.I0(add_ln36_5_reg_1138[1]),
        .O(tmp_product__223_carry_i_3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__254_carry
       (.CI(1'b0),
        .CO({tmp_product__254_carry_n_0,tmp_product__254_carry_n_1,tmp_product__254_carry_n_2,tmp_product__254_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__254_carry_i_1_n_0,tmp_product__254_carry_i_2_n_0,tmp_product__254_carry_i_3_n_0,tmp_product__254_carry_i_4_n_0}),
        .O({tmp_product__254_carry_n_4,tmp_product__254_carry_n_5,tmp_product__254_carry_n_6,tmp_product__254_carry_n_7}),
        .S({tmp_product__254_carry_i_5_n_0,tmp_product__254_carry_i_6_n_0,tmp_product__254_carry_i_7_n_0,tmp_product__254_carry_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__254_carry__0
       (.CI(tmp_product__254_carry_n_0),
        .CO({tmp_product__254_carry__0_n_0,tmp_product__254_carry__0_n_1,tmp_product__254_carry__0_n_2,tmp_product__254_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__254_carry__0_i_1_n_0,tmp_product__254_carry__0_i_2_n_0,tmp_product__254_carry__0_i_3_n_0,tmp_product__254_carry__0_i_4_n_0}),
        .O({tmp_product__254_carry__0_n_4,tmp_product__254_carry__0_n_5,tmp_product__254_carry__0_n_6,tmp_product__254_carry__0_n_7}),
        .S({tmp_product__254_carry__0_i_5_n_0,tmp_product__254_carry__0_i_6_n_0,tmp_product__254_carry__0_i_7_n_0,tmp_product__254_carry__0_i_8_n_0}));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__254_carry__0_i_1
       (.I0(tmp_product__65_carry__0_n_6),
        .I1(Q[4]),
        .I2(tmp_product__0_carry__1_n_5),
        .O(tmp_product__254_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__254_carry__0_i_2
       (.I0(tmp_product__65_carry__0_n_7),
        .I1(Q[3]),
        .I2(tmp_product__0_carry__1_n_6),
        .O(tmp_product__254_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__254_carry__0_i_3
       (.I0(tmp_product__65_carry_n_4),
        .I1(Q[2]),
        .I2(tmp_product__0_carry__1_n_7),
        .O(tmp_product__254_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__254_carry__0_i_4
       (.I0(tmp_product__65_carry_n_5),
        .I1(Q[1]),
        .I2(tmp_product__0_carry__0_n_4),
        .O(tmp_product__254_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__254_carry__0_i_5
       (.I0(tmp_product__65_carry__0_n_5),
        .I1(Q[5]),
        .I2(tmp_product__0_carry__1_n_4),
        .I3(tmp_product__254_carry__0_i_1_n_0),
        .O(tmp_product__254_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__254_carry__0_i_6
       (.I0(tmp_product__65_carry__0_n_6),
        .I1(Q[4]),
        .I2(tmp_product__0_carry__1_n_5),
        .I3(tmp_product__254_carry__0_i_2_n_0),
        .O(tmp_product__254_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__254_carry__0_i_7
       (.I0(tmp_product__65_carry__0_n_7),
        .I1(Q[3]),
        .I2(tmp_product__0_carry__1_n_6),
        .I3(tmp_product__254_carry__0_i_3_n_0),
        .O(tmp_product__254_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__254_carry__0_i_8
       (.I0(tmp_product__65_carry_n_4),
        .I1(Q[2]),
        .I2(tmp_product__0_carry__1_n_7),
        .I3(tmp_product__254_carry__0_i_4_n_0),
        .O(tmp_product__254_carry__0_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__254_carry__1
       (.CI(tmp_product__254_carry__0_n_0),
        .CO({tmp_product__254_carry__1_n_0,tmp_product__254_carry__1_n_1,tmp_product__254_carry__1_n_2,tmp_product__254_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__254_carry__1_i_1_n_0,tmp_product__254_carry__1_i_2_n_0,tmp_product__254_carry__1_i_3_n_0,tmp_product__254_carry__1_i_4_n_0}),
        .O({tmp_product__254_carry__1_n_4,tmp_product__254_carry__1_n_5,tmp_product__254_carry__1_n_6,tmp_product__254_carry__1_n_7}),
        .S({tmp_product__254_carry__1_i_5_n_0,tmp_product__254_carry__1_i_6_n_0,tmp_product__254_carry__1_i_7_n_0,tmp_product__254_carry__1_i_8_n_0}));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__254_carry__1_i_1
       (.I0(tmp_product__65_carry__1_n_6),
        .I1(Q[8]),
        .I2(tmp_product__0_carry__2_n_5),
        .O(tmp_product__254_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__254_carry__1_i_2
       (.I0(tmp_product__65_carry__1_n_7),
        .I1(Q[7]),
        .I2(tmp_product__0_carry__2_n_6),
        .O(tmp_product__254_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__254_carry__1_i_3
       (.I0(tmp_product__65_carry__0_n_4),
        .I1(Q[6]),
        .I2(tmp_product__0_carry__2_n_7),
        .O(tmp_product__254_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__254_carry__1_i_4
       (.I0(tmp_product__65_carry__0_n_5),
        .I1(Q[5]),
        .I2(tmp_product__0_carry__1_n_4),
        .O(tmp_product__254_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__254_carry__1_i_5
       (.I0(tmp_product__65_carry__1_n_5),
        .I1(Q[9]),
        .I2(tmp_product__0_carry__2_n_4),
        .I3(tmp_product__254_carry__1_i_1_n_0),
        .O(tmp_product__254_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__254_carry__1_i_6
       (.I0(tmp_product__65_carry__1_n_6),
        .I1(Q[8]),
        .I2(tmp_product__0_carry__2_n_5),
        .I3(tmp_product__254_carry__1_i_2_n_0),
        .O(tmp_product__254_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__254_carry__1_i_7
       (.I0(tmp_product__65_carry__1_n_7),
        .I1(Q[7]),
        .I2(tmp_product__0_carry__2_n_6),
        .I3(tmp_product__254_carry__1_i_3_n_0),
        .O(tmp_product__254_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__254_carry__1_i_8
       (.I0(tmp_product__65_carry__0_n_4),
        .I1(Q[6]),
        .I2(tmp_product__0_carry__2_n_7),
        .I3(tmp_product__254_carry__1_i_4_n_0),
        .O(tmp_product__254_carry__1_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__254_carry__2
       (.CI(tmp_product__254_carry__1_n_0),
        .CO({tmp_product__254_carry__2_n_0,tmp_product__254_carry__2_n_1,tmp_product__254_carry__2_n_2,tmp_product__254_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__254_carry__2_i_1_n_0,tmp_product__254_carry__2_i_2_n_0,tmp_product__254_carry__2_i_3_n_0,tmp_product__254_carry__2_i_4_n_0}),
        .O({tmp_product__254_carry__2_n_4,tmp_product__254_carry__2_n_5,tmp_product__254_carry__2_n_6,tmp_product__254_carry__2_n_7}),
        .S({tmp_product__254_carry__2_i_5_n_0,tmp_product__254_carry__2_i_6_n_0,tmp_product__254_carry__2_i_7_n_0,tmp_product__254_carry__2_i_8_n_0}));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__254_carry__2_i_1
       (.I0(tmp_product__65_carry__2_n_6),
        .I1(Q[12]),
        .I2(tmp_product__0_carry__3_n_5),
        .O(tmp_product__254_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__254_carry__2_i_2
       (.I0(tmp_product__65_carry__2_n_7),
        .I1(Q[11]),
        .I2(tmp_product__0_carry__3_n_6),
        .O(tmp_product__254_carry__2_i_2_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__254_carry__2_i_3
       (.I0(tmp_product__65_carry__1_n_4),
        .I1(Q[10]),
        .I2(tmp_product__0_carry__3_n_7),
        .O(tmp_product__254_carry__2_i_3_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__254_carry__2_i_4
       (.I0(tmp_product__65_carry__1_n_5),
        .I1(Q[9]),
        .I2(tmp_product__0_carry__2_n_4),
        .O(tmp_product__254_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__254_carry__2_i_5
       (.I0(tmp_product__65_carry__2_n_5),
        .I1(Q[13]),
        .I2(tmp_product__0_carry__3_n_4),
        .I3(tmp_product__254_carry__2_i_1_n_0),
        .O(tmp_product__254_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__254_carry__2_i_6
       (.I0(tmp_product__65_carry__2_n_6),
        .I1(Q[12]),
        .I2(tmp_product__0_carry__3_n_5),
        .I3(tmp_product__254_carry__2_i_2_n_0),
        .O(tmp_product__254_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__254_carry__2_i_7
       (.I0(tmp_product__65_carry__2_n_7),
        .I1(Q[11]),
        .I2(tmp_product__0_carry__3_n_6),
        .I3(tmp_product__254_carry__2_i_3_n_0),
        .O(tmp_product__254_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__254_carry__2_i_8
       (.I0(tmp_product__65_carry__1_n_4),
        .I1(Q[10]),
        .I2(tmp_product__0_carry__3_n_7),
        .I3(tmp_product__254_carry__2_i_4_n_0),
        .O(tmp_product__254_carry__2_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__254_carry__3
       (.CI(tmp_product__254_carry__2_n_0),
        .CO({tmp_product__254_carry__3_n_0,tmp_product__254_carry__3_n_1,tmp_product__254_carry__3_n_2,tmp_product__254_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__254_carry__3_i_1_n_0,tmp_product__254_carry__3_i_2_n_0,tmp_product__254_carry__3_i_3_n_0,tmp_product__254_carry__3_i_4_n_0}),
        .O({tmp_product__254_carry__3_n_4,tmp_product__254_carry__3_n_5,tmp_product__254_carry__3_n_6,tmp_product__254_carry__3_n_7}),
        .S({tmp_product__254_carry__3_i_5_n_0,tmp_product__254_carry__3_i_6_n_0,tmp_product__254_carry__3_i_7_n_0,tmp_product__254_carry__3_i_8_n_0}));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__254_carry__3_i_1
       (.I0(tmp_product__65_carry__3_n_6),
        .I1(Q[16]),
        .I2(tmp_product__0_carry__4_n_5),
        .O(tmp_product__254_carry__3_i_1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__254_carry__3_i_2
       (.I0(tmp_product__65_carry__3_n_7),
        .I1(Q[15]),
        .I2(tmp_product__0_carry__4_n_6),
        .O(tmp_product__254_carry__3_i_2_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__254_carry__3_i_3
       (.I0(tmp_product__65_carry__2_n_4),
        .I1(Q[14]),
        .I2(tmp_product__0_carry__4_n_7),
        .O(tmp_product__254_carry__3_i_3_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__254_carry__3_i_4
       (.I0(tmp_product__65_carry__2_n_5),
        .I1(Q[13]),
        .I2(tmp_product__0_carry__3_n_4),
        .O(tmp_product__254_carry__3_i_4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__254_carry__3_i_5
       (.I0(tmp_product__65_carry__3_n_5),
        .I1(Q[17]),
        .I2(tmp_product__0_carry__4_n_4),
        .I3(tmp_product__254_carry__3_i_1_n_0),
        .O(tmp_product__254_carry__3_i_5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__254_carry__3_i_6
       (.I0(tmp_product__65_carry__3_n_6),
        .I1(Q[16]),
        .I2(tmp_product__0_carry__4_n_5),
        .I3(tmp_product__254_carry__3_i_2_n_0),
        .O(tmp_product__254_carry__3_i_6_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__254_carry__3_i_7
       (.I0(tmp_product__65_carry__3_n_7),
        .I1(Q[15]),
        .I2(tmp_product__0_carry__4_n_6),
        .I3(tmp_product__254_carry__3_i_3_n_0),
        .O(tmp_product__254_carry__3_i_7_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__254_carry__3_i_8
       (.I0(tmp_product__65_carry__2_n_4),
        .I1(Q[14]),
        .I2(tmp_product__0_carry__4_n_7),
        .I3(tmp_product__254_carry__3_i_4_n_0),
        .O(tmp_product__254_carry__3_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__254_carry__4
       (.CI(tmp_product__254_carry__3_n_0),
        .CO({tmp_product__254_carry__4_n_0,tmp_product__254_carry__4_n_1,tmp_product__254_carry__4_n_2,tmp_product__254_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__254_carry__4_i_1_n_0,tmp_product__254_carry__4_i_2_n_0,tmp_product__254_carry__4_i_3_n_0,tmp_product__254_carry__4_i_4_n_0}),
        .O({tmp_product__254_carry__4_n_4,tmp_product__254_carry__4_n_5,tmp_product__254_carry__4_n_6,tmp_product__254_carry__4_n_7}),
        .S({tmp_product__254_carry__4_i_5_n_0,tmp_product__254_carry__4_i_6_n_0,tmp_product__254_carry__4_i_7_n_0,tmp_product__254_carry__4_i_8_n_0}));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__254_carry__4_i_1
       (.I0(tmp_product__65_carry__4_n_6),
        .I1(Q[20]),
        .I2(tmp_product__0_carry__5_n_5),
        .O(tmp_product__254_carry__4_i_1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__254_carry__4_i_2
       (.I0(tmp_product__65_carry__4_n_7),
        .I1(Q[19]),
        .I2(tmp_product__0_carry__5_n_6),
        .O(tmp_product__254_carry__4_i_2_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__254_carry__4_i_3
       (.I0(tmp_product__65_carry__3_n_4),
        .I1(Q[18]),
        .I2(tmp_product__0_carry__5_n_7),
        .O(tmp_product__254_carry__4_i_3_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__254_carry__4_i_4
       (.I0(tmp_product__65_carry__3_n_5),
        .I1(Q[17]),
        .I2(tmp_product__0_carry__4_n_4),
        .O(tmp_product__254_carry__4_i_4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__254_carry__4_i_5
       (.I0(tmp_product__65_carry__4_n_5),
        .I1(Q[21]),
        .I2(tmp_product__0_carry__5_n_4),
        .I3(tmp_product__254_carry__4_i_1_n_0),
        .O(tmp_product__254_carry__4_i_5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__254_carry__4_i_6
       (.I0(tmp_product__65_carry__4_n_6),
        .I1(Q[20]),
        .I2(tmp_product__0_carry__5_n_5),
        .I3(tmp_product__254_carry__4_i_2_n_0),
        .O(tmp_product__254_carry__4_i_6_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__254_carry__4_i_7
       (.I0(tmp_product__65_carry__4_n_7),
        .I1(Q[19]),
        .I2(tmp_product__0_carry__5_n_6),
        .I3(tmp_product__254_carry__4_i_3_n_0),
        .O(tmp_product__254_carry__4_i_7_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__254_carry__4_i_8
       (.I0(tmp_product__65_carry__3_n_4),
        .I1(Q[18]),
        .I2(tmp_product__0_carry__5_n_7),
        .I3(tmp_product__254_carry__4_i_4_n_0),
        .O(tmp_product__254_carry__4_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__254_carry__5
       (.CI(tmp_product__254_carry__4_n_0),
        .CO({NLW_tmp_product__254_carry__5_CO_UNCONNECTED[3:2],tmp_product__254_carry__5_n_2,tmp_product__254_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_product__254_carry__5_i_1_n_0,tmp_product__254_carry__5_i_2_n_0}),
        .O({NLW_tmp_product__254_carry__5_O_UNCONNECTED[3],tmp_product__254_carry__5_n_5,tmp_product__254_carry__5_n_6,tmp_product__254_carry__5_n_7}),
        .S({1'b0,tmp_product__254_carry__5_i_3_n_0,tmp_product__254_carry__5_i_4_n_0,tmp_product__254_carry__5_i_5_n_0}));
  (* HLUTNM = "lutpair137" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__254_carry__5_i_1
       (.I0(tmp_product__65_carry__4_n_4),
        .I1(Q[22]),
        .I2(tmp_product__0_carry__6_n_7),
        .O(tmp_product__254_carry__5_i_1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__254_carry__5_i_2
       (.I0(tmp_product__65_carry__4_n_5),
        .I1(Q[21]),
        .I2(tmp_product__0_carry__5_n_4),
        .O(tmp_product__254_carry__5_i_2_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    tmp_product__254_carry__5_i_3
       (.I0(tmp_product__0_carry__6_n_6),
        .I1(Q[23]),
        .I2(tmp_product__65_carry__5_n_7),
        .I3(Q[24]),
        .I4(tmp_product__65_carry__5_n_6),
        .I5(tmp_product__0_carry__6_n_5),
        .O(tmp_product__254_carry__5_i_3_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__254_carry__5_i_4
       (.I0(tmp_product__254_carry__5_i_1_n_0),
        .I1(Q[23]),
        .I2(tmp_product__65_carry__5_n_7),
        .I3(tmp_product__0_carry__6_n_6),
        .O(tmp_product__254_carry__5_i_4_n_0));
  (* HLUTNM = "lutpair137" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__254_carry__5_i_5
       (.I0(tmp_product__65_carry__4_n_4),
        .I1(Q[22]),
        .I2(tmp_product__0_carry__6_n_7),
        .I3(tmp_product__254_carry__5_i_2_n_0),
        .O(tmp_product__254_carry__5_i_5_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__254_carry_i_1
       (.I0(tmp_product__65_carry_n_6),
        .I1(Q[0]),
        .I2(tmp_product__0_carry__0_n_5),
        .O(tmp_product__254_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__254_carry_i_2
       (.I0(add_ln36_5_reg_1138[0]),
        .I1(add_ln36_5_reg_1138[2]),
        .I2(tmp_product__0_carry__0_n_6),
        .O(tmp_product__254_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__254_carry_i_3
       (.I0(add_ln36_5_reg_1138[1]),
        .I1(tmp_product__0_carry__0_n_7),
        .O(tmp_product__254_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__254_carry_i_4
       (.I0(tmp_product__0_carry_n_4),
        .I1(add_ln36_5_reg_1138[0]),
        .O(tmp_product__254_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__254_carry_i_5
       (.I0(tmp_product__65_carry_n_5),
        .I1(Q[1]),
        .I2(tmp_product__0_carry__0_n_4),
        .I3(tmp_product__254_carry_i_1_n_0),
        .O(tmp_product__254_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__254_carry_i_6
       (.I0(tmp_product__65_carry_n_6),
        .I1(Q[0]),
        .I2(tmp_product__0_carry__0_n_5),
        .I3(tmp_product__254_carry_i_2_n_0),
        .O(tmp_product__254_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__254_carry_i_7
       (.I0(add_ln36_5_reg_1138[0]),
        .I1(add_ln36_5_reg_1138[2]),
        .I2(tmp_product__0_carry__0_n_6),
        .I3(tmp_product__254_carry_i_3_n_0),
        .O(tmp_product__254_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    tmp_product__254_carry_i_8
       (.I0(add_ln36_5_reg_1138[1]),
        .I1(tmp_product__0_carry__0_n_7),
        .I2(tmp_product__0_carry_n_4),
        .I3(add_ln36_5_reg_1138[0]),
        .O(tmp_product__254_carry_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__333_carry
       (.CI(1'b0),
        .CO({tmp_product__333_carry_n_0,tmp_product__333_carry_n_1,tmp_product__333_carry_n_2,tmp_product__333_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__333_carry_i_1_n_0,tmp_product__333_carry_i_2_n_0,tmp_product__333_carry_i_3_n_0,tmp_product__333_carry_i_4_n_0}),
        .O({tmp_product__333_carry_n_4,tmp_product__333_carry_n_5,tmp_product__333_carry_n_6,tmp_product__333_carry_n_7}),
        .S({tmp_product__333_carry_i_5_n_0,tmp_product__333_carry_i_6_n_0,tmp_product__333_carry_i_7_n_0,tmp_product__333_carry_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__333_carry__0
       (.CI(tmp_product__333_carry_n_0),
        .CO({tmp_product__333_carry__0_n_0,tmp_product__333_carry__0_n_1,tmp_product__333_carry__0_n_2,tmp_product__333_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__333_carry__0_i_1_n_0,tmp_product__333_carry__0_i_2_n_0,tmp_product__333_carry__0_i_3_n_0,tmp_product__333_carry__0_i_4_n_0}),
        .O({tmp_product__333_carry__0_n_4,tmp_product__333_carry__0_n_5,tmp_product__333_carry__0_n_6,tmp_product__333_carry__0_n_7}),
        .S({tmp_product__333_carry__0_i_5_n_0,tmp_product__333_carry__0_i_6_n_0,tmp_product__333_carry__0_i_7_n_0,tmp_product__333_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    tmp_product__333_carry__0_i_1
       (.I0(tmp_product__120_carry__0_n_4),
        .I1(add_ln36_5_reg_1138[0]),
        .I2(tmp_product__254_carry__1_n_4),
        .I3(tmp_product__184_carry__0_n_7),
        .I4(tmp_product__184_carry_n_4),
        .I5(tmp_product__254_carry__1_n_5),
        .O(tmp_product__333_carry__0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__333_carry__0_i_10
       (.I0(tmp_product__184_carry__0_n_7),
        .I1(tmp_product__254_carry__1_n_4),
        .I2(add_ln36_5_reg_1138[0]),
        .O(tmp_product__333_carry__0_i_10_n_0));
  LUT5 #(
    .INIT(32'hBE282828)) 
    tmp_product__333_carry__0_i_2
       (.I0(tmp_product__120_carry__0_n_5),
        .I1(tmp_product__254_carry__1_n_5),
        .I2(tmp_product__184_carry_n_4),
        .I3(tmp_product__184_carry_n_5),
        .I4(tmp_product__254_carry__1_n_6),
        .O(tmp_product__333_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'hBE282828)) 
    tmp_product__333_carry__0_i_3
       (.I0(tmp_product__120_carry__0_n_6),
        .I1(tmp_product__254_carry__1_n_6),
        .I2(tmp_product__184_carry_n_5),
        .I3(tmp_product__184_carry_n_6),
        .I4(tmp_product__254_carry__1_n_7),
        .O(tmp_product__333_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'hBE282828)) 
    tmp_product__333_carry__0_i_4
       (.I0(tmp_product__120_carry__0_n_7),
        .I1(tmp_product__254_carry__1_n_7),
        .I2(tmp_product__184_carry_n_6),
        .I3(add_ln36_5_reg_1138[0]),
        .I4(tmp_product__254_carry__0_n_4),
        .O(tmp_product__333_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__333_carry__0_i_5
       (.I0(tmp_product__333_carry__0_i_1_n_0),
        .I1(tmp_product__333_carry__0_i_9_n_0),
        .I2(tmp_product__120_carry__1_n_7),
        .I3(tmp_product__254_carry__1_n_4),
        .I4(add_ln36_5_reg_1138[0]),
        .I5(tmp_product__184_carry__0_n_7),
        .O(tmp_product__333_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h69969696)) 
    tmp_product__333_carry__0_i_6
       (.I0(tmp_product__333_carry__0_i_2_n_0),
        .I1(tmp_product__333_carry__0_i_10_n_0),
        .I2(tmp_product__120_carry__0_n_4),
        .I3(tmp_product__254_carry__1_n_5),
        .I4(tmp_product__184_carry_n_4),
        .O(tmp_product__333_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    tmp_product__333_carry__0_i_7
       (.I0(tmp_product__333_carry__0_i_3_n_0),
        .I1(tmp_product__254_carry__1_n_5),
        .I2(tmp_product__184_carry_n_4),
        .I3(tmp_product__120_carry__0_n_5),
        .I4(tmp_product__254_carry__1_n_6),
        .I5(tmp_product__184_carry_n_5),
        .O(tmp_product__333_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    tmp_product__333_carry__0_i_8
       (.I0(tmp_product__333_carry__0_i_4_n_0),
        .I1(tmp_product__254_carry__1_n_6),
        .I2(tmp_product__184_carry_n_5),
        .I3(tmp_product__120_carry__0_n_6),
        .I4(tmp_product__254_carry__1_n_7),
        .I5(tmp_product__184_carry_n_6),
        .O(tmp_product__333_carry__0_i_8_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__333_carry__0_i_9
       (.I0(tmp_product__184_carry__0_n_6),
        .I1(tmp_product__254_carry__2_n_7),
        .I2(tmp_product__223_carry_n_6),
        .O(tmp_product__333_carry__0_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__333_carry__1
       (.CI(tmp_product__333_carry__0_n_0),
        .CO({tmp_product__333_carry__1_n_0,tmp_product__333_carry__1_n_1,tmp_product__333_carry__1_n_2,tmp_product__333_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__333_carry__1_i_1_n_0,tmp_product__333_carry__1_i_2_n_0,tmp_product__333_carry__1_i_3_n_0,tmp_product__333_carry__1_i_4_n_0}),
        .O({tmp_product__333_carry__1_n_4,tmp_product__333_carry__1_n_5,tmp_product__333_carry__1_n_6,tmp_product__333_carry__1_n_7}),
        .S({tmp_product__333_carry__1_i_5_n_0,tmp_product__333_carry__1_i_6_n_0,tmp_product__333_carry__1_i_7_n_0,tmp_product__333_carry__1_i_8_n_0}));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    tmp_product__333_carry__1_i_1
       (.I0(tmp_product__120_carry__1_n_4),
        .I1(tmp_product__333_carry__1_i_9_n_0),
        .I2(tmp_product__184_carry__0_n_4),
        .I3(tmp_product__223_carry_n_4),
        .I4(tmp_product__254_carry__2_n_5),
        .O(tmp_product__333_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__333_carry__1_i_10
       (.I0(tmp_product__184_carry__0_n_4),
        .I1(tmp_product__254_carry__2_n_5),
        .I2(tmp_product__223_carry_n_4),
        .O(tmp_product__333_carry__1_i_10_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__333_carry__1_i_11
       (.I0(tmp_product__184_carry__0_n_5),
        .I1(tmp_product__254_carry__2_n_6),
        .I2(tmp_product__223_carry_n_5),
        .O(tmp_product__333_carry__1_i_11_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__333_carry__1_i_12
       (.I0(tmp_product__184_carry__1_n_6),
        .I1(tmp_product__254_carry__3_n_7),
        .I2(tmp_product__223_carry__0_n_6),
        .O(tmp_product__333_carry__1_i_12_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    tmp_product__333_carry__1_i_2
       (.I0(tmp_product__120_carry__1_n_5),
        .I1(tmp_product__333_carry__1_i_10_n_0),
        .I2(tmp_product__184_carry__0_n_5),
        .I3(tmp_product__223_carry_n_5),
        .I4(tmp_product__254_carry__2_n_6),
        .O(tmp_product__333_carry__1_i_2_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    tmp_product__333_carry__1_i_3
       (.I0(tmp_product__120_carry__1_n_6),
        .I1(tmp_product__333_carry__1_i_11_n_0),
        .I2(tmp_product__184_carry__0_n_6),
        .I3(tmp_product__223_carry_n_6),
        .I4(tmp_product__254_carry__2_n_7),
        .O(tmp_product__333_carry__1_i_3_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    tmp_product__333_carry__1_i_4
       (.I0(tmp_product__120_carry__1_n_7),
        .I1(tmp_product__333_carry__0_i_9_n_0),
        .I2(tmp_product__184_carry__0_n_7),
        .I3(add_ln36_5_reg_1138[0]),
        .I4(tmp_product__254_carry__1_n_4),
        .O(tmp_product__333_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__333_carry__1_i_5
       (.I0(tmp_product__333_carry__1_i_1_n_0),
        .I1(tmp_product__333_carry__1_i_12_n_0),
        .I2(tmp_product__120_carry__2_n_7),
        .I3(tmp_product__254_carry__2_n_4),
        .I4(tmp_product__223_carry__0_n_7),
        .I5(tmp_product__184_carry__1_n_7),
        .O(tmp_product__333_carry__1_i_5_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__333_carry__1_i_6
       (.I0(tmp_product__333_carry__1_i_2_n_0),
        .I1(tmp_product__333_carry__1_i_9_n_0),
        .I2(tmp_product__120_carry__1_n_4),
        .I3(tmp_product__254_carry__2_n_5),
        .I4(tmp_product__223_carry_n_4),
        .I5(tmp_product__184_carry__0_n_4),
        .O(tmp_product__333_carry__1_i_6_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__333_carry__1_i_7
       (.I0(tmp_product__333_carry__1_i_3_n_0),
        .I1(tmp_product__333_carry__1_i_10_n_0),
        .I2(tmp_product__120_carry__1_n_5),
        .I3(tmp_product__254_carry__2_n_6),
        .I4(tmp_product__223_carry_n_5),
        .I5(tmp_product__184_carry__0_n_5),
        .O(tmp_product__333_carry__1_i_7_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__333_carry__1_i_8
       (.I0(tmp_product__333_carry__1_i_4_n_0),
        .I1(tmp_product__333_carry__1_i_11_n_0),
        .I2(tmp_product__120_carry__1_n_6),
        .I3(tmp_product__254_carry__2_n_7),
        .I4(tmp_product__223_carry_n_6),
        .I5(tmp_product__184_carry__0_n_6),
        .O(tmp_product__333_carry__1_i_8_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__333_carry__1_i_9
       (.I0(tmp_product__184_carry__1_n_7),
        .I1(tmp_product__254_carry__2_n_4),
        .I2(tmp_product__223_carry__0_n_7),
        .O(tmp_product__333_carry__1_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__333_carry__2
       (.CI(tmp_product__333_carry__1_n_0),
        .CO({tmp_product__333_carry__2_n_0,tmp_product__333_carry__2_n_1,tmp_product__333_carry__2_n_2,tmp_product__333_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__333_carry__2_i_1_n_0,tmp_product__333_carry__2_i_2_n_0,tmp_product__333_carry__2_i_3_n_0,tmp_product__333_carry__2_i_4_n_0}),
        .O({tmp_product__333_carry__2_n_4,tmp_product__333_carry__2_n_5,tmp_product__333_carry__2_n_6,tmp_product__333_carry__2_n_7}),
        .S({tmp_product__333_carry__2_i_5_n_0,tmp_product__333_carry__2_i_6_n_0,tmp_product__333_carry__2_i_7_n_0,tmp_product__333_carry__2_i_8_n_0}));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    tmp_product__333_carry__2_i_1
       (.I0(tmp_product__120_carry__2_n_4),
        .I1(tmp_product__333_carry__2_i_9_n_0),
        .I2(tmp_product__184_carry__1_n_4),
        .I3(tmp_product__223_carry__0_n_4),
        .I4(tmp_product__254_carry__3_n_5),
        .O(tmp_product__333_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__333_carry__2_i_10
       (.I0(tmp_product__184_carry__1_n_4),
        .I1(tmp_product__254_carry__3_n_5),
        .I2(tmp_product__223_carry__0_n_4),
        .O(tmp_product__333_carry__2_i_10_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__333_carry__2_i_11
       (.I0(tmp_product__184_carry__1_n_5),
        .I1(tmp_product__254_carry__3_n_6),
        .I2(tmp_product__223_carry__0_n_5),
        .O(tmp_product__333_carry__2_i_11_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__333_carry__2_i_12
       (.I0(tmp_product__184_carry__2_n_6),
        .I1(tmp_product__254_carry__4_n_7),
        .I2(tmp_product__223_carry__1_n_6),
        .O(tmp_product__333_carry__2_i_12_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    tmp_product__333_carry__2_i_2
       (.I0(tmp_product__120_carry__2_n_5),
        .I1(tmp_product__333_carry__2_i_10_n_0),
        .I2(tmp_product__184_carry__1_n_5),
        .I3(tmp_product__223_carry__0_n_5),
        .I4(tmp_product__254_carry__3_n_6),
        .O(tmp_product__333_carry__2_i_2_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    tmp_product__333_carry__2_i_3
       (.I0(tmp_product__120_carry__2_n_6),
        .I1(tmp_product__333_carry__2_i_11_n_0),
        .I2(tmp_product__184_carry__1_n_6),
        .I3(tmp_product__223_carry__0_n_6),
        .I4(tmp_product__254_carry__3_n_7),
        .O(tmp_product__333_carry__2_i_3_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    tmp_product__333_carry__2_i_4
       (.I0(tmp_product__120_carry__2_n_7),
        .I1(tmp_product__333_carry__1_i_12_n_0),
        .I2(tmp_product__184_carry__1_n_7),
        .I3(tmp_product__223_carry__0_n_7),
        .I4(tmp_product__254_carry__2_n_4),
        .O(tmp_product__333_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__333_carry__2_i_5
       (.I0(tmp_product__333_carry__2_i_1_n_0),
        .I1(tmp_product__333_carry__2_i_12_n_0),
        .I2(tmp_product__120_carry__3_n_7),
        .I3(tmp_product__254_carry__3_n_4),
        .I4(tmp_product__223_carry__1_n_7),
        .I5(tmp_product__184_carry__2_n_7),
        .O(tmp_product__333_carry__2_i_5_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__333_carry__2_i_6
       (.I0(tmp_product__333_carry__2_i_2_n_0),
        .I1(tmp_product__333_carry__2_i_9_n_0),
        .I2(tmp_product__120_carry__2_n_4),
        .I3(tmp_product__254_carry__3_n_5),
        .I4(tmp_product__223_carry__0_n_4),
        .I5(tmp_product__184_carry__1_n_4),
        .O(tmp_product__333_carry__2_i_6_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__333_carry__2_i_7
       (.I0(tmp_product__333_carry__2_i_3_n_0),
        .I1(tmp_product__333_carry__2_i_10_n_0),
        .I2(tmp_product__120_carry__2_n_5),
        .I3(tmp_product__254_carry__3_n_6),
        .I4(tmp_product__223_carry__0_n_5),
        .I5(tmp_product__184_carry__1_n_5),
        .O(tmp_product__333_carry__2_i_7_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__333_carry__2_i_8
       (.I0(tmp_product__333_carry__2_i_4_n_0),
        .I1(tmp_product__333_carry__2_i_11_n_0),
        .I2(tmp_product__120_carry__2_n_6),
        .I3(tmp_product__254_carry__3_n_7),
        .I4(tmp_product__223_carry__0_n_6),
        .I5(tmp_product__184_carry__1_n_6),
        .O(tmp_product__333_carry__2_i_8_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__333_carry__2_i_9
       (.I0(tmp_product__184_carry__2_n_7),
        .I1(tmp_product__254_carry__3_n_4),
        .I2(tmp_product__223_carry__1_n_7),
        .O(tmp_product__333_carry__2_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__333_carry__3
       (.CI(tmp_product__333_carry__2_n_0),
        .CO({tmp_product__333_carry__3_n_0,tmp_product__333_carry__3_n_1,tmp_product__333_carry__3_n_2,tmp_product__333_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__333_carry__3_i_1_n_0,tmp_product__333_carry__3_i_2_n_0,tmp_product__333_carry__3_i_3_n_0,tmp_product__333_carry__3_i_4_n_0}),
        .O({tmp_product__333_carry__3_n_4,tmp_product__333_carry__3_n_5,tmp_product__333_carry__3_n_6,tmp_product__333_carry__3_n_7}),
        .S({tmp_product__333_carry__3_i_5_n_0,tmp_product__333_carry__3_i_6_n_0,tmp_product__333_carry__3_i_7_n_0,tmp_product__333_carry__3_i_8_n_0}));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    tmp_product__333_carry__3_i_1
       (.I0(tmp_product__120_carry__3_n_4),
        .I1(tmp_product__333_carry__3_i_9_n_0),
        .I2(tmp_product__184_carry__2_n_4),
        .I3(tmp_product__223_carry__1_n_4),
        .I4(tmp_product__254_carry__4_n_5),
        .O(tmp_product__333_carry__3_i_1_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__333_carry__3_i_10
       (.I0(tmp_product__184_carry__2_n_4),
        .I1(tmp_product__254_carry__4_n_5),
        .I2(tmp_product__223_carry__1_n_4),
        .O(tmp_product__333_carry__3_i_10_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__333_carry__3_i_11
       (.I0(tmp_product__184_carry__2_n_5),
        .I1(tmp_product__254_carry__4_n_6),
        .I2(tmp_product__223_carry__1_n_5),
        .O(tmp_product__333_carry__3_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__333_carry__3_i_12
       (.I0(tmp_product__184_carry__3_n_6),
        .I1(tmp_product__254_carry__5_n_7),
        .I2(tmp_product__223_carry__2_n_6),
        .O(tmp_product__333_carry__3_i_12_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    tmp_product__333_carry__3_i_2
       (.I0(tmp_product__120_carry__3_n_5),
        .I1(tmp_product__333_carry__3_i_10_n_0),
        .I2(tmp_product__184_carry__2_n_5),
        .I3(tmp_product__223_carry__1_n_5),
        .I4(tmp_product__254_carry__4_n_6),
        .O(tmp_product__333_carry__3_i_2_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    tmp_product__333_carry__3_i_3
       (.I0(tmp_product__120_carry__3_n_6),
        .I1(tmp_product__333_carry__3_i_11_n_0),
        .I2(tmp_product__184_carry__2_n_6),
        .I3(tmp_product__223_carry__1_n_6),
        .I4(tmp_product__254_carry__4_n_7),
        .O(tmp_product__333_carry__3_i_3_n_0));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    tmp_product__333_carry__3_i_4
       (.I0(tmp_product__120_carry__3_n_7),
        .I1(tmp_product__333_carry__2_i_12_n_0),
        .I2(tmp_product__184_carry__2_n_7),
        .I3(tmp_product__223_carry__1_n_7),
        .I4(tmp_product__254_carry__3_n_4),
        .O(tmp_product__333_carry__3_i_4_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__333_carry__3_i_5
       (.I0(tmp_product__333_carry__3_i_1_n_0),
        .I1(tmp_product__333_carry__3_i_12_n_0),
        .I2(tmp_product__120_carry__4_n_7),
        .I3(tmp_product__254_carry__4_n_4),
        .I4(tmp_product__223_carry__2_n_7),
        .I5(tmp_product__184_carry__3_n_7),
        .O(tmp_product__333_carry__3_i_5_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__333_carry__3_i_6
       (.I0(tmp_product__333_carry__3_i_2_n_0),
        .I1(tmp_product__333_carry__3_i_9_n_0),
        .I2(tmp_product__120_carry__3_n_4),
        .I3(tmp_product__254_carry__4_n_5),
        .I4(tmp_product__223_carry__1_n_4),
        .I5(tmp_product__184_carry__2_n_4),
        .O(tmp_product__333_carry__3_i_6_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__333_carry__3_i_7
       (.I0(tmp_product__333_carry__3_i_3_n_0),
        .I1(tmp_product__333_carry__3_i_10_n_0),
        .I2(tmp_product__120_carry__3_n_5),
        .I3(tmp_product__254_carry__4_n_6),
        .I4(tmp_product__223_carry__1_n_5),
        .I5(tmp_product__184_carry__2_n_5),
        .O(tmp_product__333_carry__3_i_7_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__333_carry__3_i_8
       (.I0(tmp_product__333_carry__3_i_4_n_0),
        .I1(tmp_product__333_carry__3_i_11_n_0),
        .I2(tmp_product__120_carry__3_n_6),
        .I3(tmp_product__254_carry__4_n_7),
        .I4(tmp_product__223_carry__1_n_6),
        .I5(tmp_product__184_carry__2_n_6),
        .O(tmp_product__333_carry__3_i_8_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__333_carry__3_i_9
       (.I0(tmp_product__184_carry__3_n_7),
        .I1(tmp_product__254_carry__4_n_4),
        .I2(tmp_product__223_carry__2_n_7),
        .O(tmp_product__333_carry__3_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__333_carry__4
       (.CI(tmp_product__333_carry__3_n_0),
        .CO({NLW_tmp_product__333_carry__4_CO_UNCONNECTED[3:1],tmp_product__333_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_product__333_carry__4_i_1_n_0}),
        .O({NLW_tmp_product__333_carry__4_O_UNCONNECTED[3:2],tmp_product__333_carry__4_n_6,tmp_product__333_carry__4_n_7}),
        .S({1'b0,1'b0,tmp_product__333_carry__4_i_2_n_0,tmp_product__333_carry__4_i_3_n_0}));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    tmp_product__333_carry__4_i_1
       (.I0(tmp_product__120_carry__4_n_7),
        .I1(tmp_product__333_carry__3_i_12_n_0),
        .I2(tmp_product__184_carry__3_n_7),
        .I3(tmp_product__223_carry__2_n_7),
        .I4(tmp_product__254_carry__4_n_4),
        .O(tmp_product__333_carry__4_i_1_n_0));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    tmp_product__333_carry__4_i_2
       (.I0(tmp_product__333_carry__4_i_4_n_0),
        .I1(tmp_product__120_carry__4_n_6),
        .I2(tmp_product__333_carry__4_i_5_n_0),
        .I3(tmp_product__254_carry__5_n_6),
        .I4(tmp_product__223_carry__2_n_5),
        .I5(tmp_product__184_carry__3_n_5),
        .O(tmp_product__333_carry__4_i_2_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__333_carry__4_i_3
       (.I0(tmp_product__333_carry__4_i_1_n_0),
        .I1(tmp_product__333_carry__4_i_6_n_0),
        .I2(tmp_product__120_carry__4_n_6),
        .I3(tmp_product__254_carry__5_n_7),
        .I4(tmp_product__223_carry__2_n_6),
        .I5(tmp_product__184_carry__3_n_6),
        .O(tmp_product__333_carry__4_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__333_carry__4_i_4
       (.I0(tmp_product__254_carry__5_n_7),
        .I1(tmp_product__223_carry__2_n_6),
        .I2(tmp_product__184_carry__3_n_6),
        .O(tmp_product__333_carry__4_i_4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__333_carry__4_i_5
       (.I0(tmp_product__223_carry__2_n_4),
        .I1(tmp_product__254_carry__5_n_5),
        .I2(tmp_product__184_carry__3_n_4),
        .I3(tmp_product__120_carry__4_n_5),
        .O(tmp_product__333_carry__4_i_5_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__333_carry__4_i_6
       (.I0(tmp_product__184_carry__3_n_5),
        .I1(tmp_product__254_carry__5_n_6),
        .I2(tmp_product__223_carry__2_n_5),
        .O(tmp_product__333_carry__4_i_6_n_0));
  (* HLUTNM = "lutpair138" *) 
  LUT3 #(
    .INIT(8'h28)) 
    tmp_product__333_carry_i_1
       (.I0(tmp_product__120_carry_n_4),
        .I1(tmp_product__254_carry__0_n_4),
        .I2(add_ln36_5_reg_1138[0]),
        .O(tmp_product__333_carry_i_1_n_0));
  (* HLUTNM = "lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__333_carry_i_2
       (.I0(tmp_product__120_carry_n_5),
        .I1(tmp_product__254_carry__0_n_5),
        .O(tmp_product__333_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__333_carry_i_3
       (.I0(tmp_product__254_carry__0_n_6),
        .I1(tmp_product__120_carry_n_6),
        .O(tmp_product__333_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__333_carry_i_4
       (.I0(tmp_product__254_carry__0_n_7),
        .I1(add_ln36_5_reg_1138[0]),
        .O(tmp_product__333_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    tmp_product__333_carry_i_5
       (.I0(tmp_product__333_carry_i_1_n_0),
        .I1(tmp_product__254_carry__1_n_7),
        .I2(tmp_product__184_carry_n_6),
        .I3(tmp_product__120_carry__0_n_7),
        .I4(tmp_product__254_carry__0_n_4),
        .I5(add_ln36_5_reg_1138[0]),
        .O(tmp_product__333_carry_i_5_n_0));
  (* HLUTNM = "lutpair138" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__333_carry_i_6
       (.I0(tmp_product__120_carry_n_4),
        .I1(tmp_product__254_carry__0_n_4),
        .I2(add_ln36_5_reg_1138[0]),
        .I3(tmp_product__333_carry_i_2_n_0),
        .O(tmp_product__333_carry_i_6_n_0));
  (* HLUTNM = "lutpair289" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    tmp_product__333_carry_i_7
       (.I0(tmp_product__120_carry_n_5),
        .I1(tmp_product__254_carry__0_n_5),
        .I2(tmp_product__254_carry__0_n_6),
        .I3(tmp_product__120_carry_n_6),
        .O(tmp_product__333_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__333_carry_i_8
       (.I0(tmp_product__254_carry__0_n_7),
        .I1(add_ln36_5_reg_1138[0]),
        .I2(tmp_product__120_carry_n_6),
        .I3(tmp_product__254_carry__0_n_6),
        .O(tmp_product__333_carry_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__65_carry
       (.CI(1'b0),
        .CO({tmp_product__65_carry_n_0,tmp_product__65_carry_n_1,tmp_product__65_carry_n_2,tmp_product__65_carry_n_3}),
        .CYINIT(1'b0),
        .DI({add_ln36_5_reg_1138[1:0],1'b0,1'b1}),
        .O({tmp_product__65_carry_n_4,tmp_product__65_carry_n_5,tmp_product__65_carry_n_6,NLW_tmp_product__65_carry_O_UNCONNECTED[0]}),
        .S({tmp_product__65_carry_i_1_n_0,tmp_product__65_carry_i_2_n_0,tmp_product__65_carry_i_3_n_0,add_ln36_5_reg_1138[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__65_carry__0
       (.CI(tmp_product__65_carry_n_0),
        .CO({tmp_product__65_carry__0_n_0,tmp_product__65_carry__0_n_1,tmp_product__65_carry__0_n_2,tmp_product__65_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({Q[2:0],add_ln36_5_reg_1138[2]}),
        .O({tmp_product__65_carry__0_n_4,tmp_product__65_carry__0_n_5,tmp_product__65_carry__0_n_6,tmp_product__65_carry__0_n_7}),
        .S({tmp_product__65_carry__0_i_1_n_0,tmp_product__65_carry__0_i_2_n_0,tmp_product__65_carry__0_i_3_n_0,tmp_product__65_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__65_carry__0_i_1
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(tmp_product__65_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__65_carry__0_i_2
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(tmp_product__65_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__65_carry__0_i_3
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(tmp_product__65_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__65_carry__0_i_4
       (.I0(add_ln36_5_reg_1138[2]),
        .I1(Q[1]),
        .O(tmp_product__65_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__65_carry__1
       (.CI(tmp_product__65_carry__0_n_0),
        .CO({tmp_product__65_carry__1_n_0,tmp_product__65_carry__1_n_1,tmp_product__65_carry__1_n_2,tmp_product__65_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[6:3]),
        .O({tmp_product__65_carry__1_n_4,tmp_product__65_carry__1_n_5,tmp_product__65_carry__1_n_6,tmp_product__65_carry__1_n_7}),
        .S({tmp_product__65_carry__1_i_1_n_0,tmp_product__65_carry__1_i_2_n_0,tmp_product__65_carry__1_i_3_n_0,tmp_product__65_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__65_carry__1_i_1
       (.I0(Q[6]),
        .I1(Q[8]),
        .O(tmp_product__65_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__65_carry__1_i_2
       (.I0(Q[5]),
        .I1(Q[7]),
        .O(tmp_product__65_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__65_carry__1_i_3
       (.I0(Q[4]),
        .I1(Q[6]),
        .O(tmp_product__65_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__65_carry__1_i_4
       (.I0(Q[3]),
        .I1(Q[5]),
        .O(tmp_product__65_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__65_carry__2
       (.CI(tmp_product__65_carry__1_n_0),
        .CO({tmp_product__65_carry__2_n_0,tmp_product__65_carry__2_n_1,tmp_product__65_carry__2_n_2,tmp_product__65_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[10:7]),
        .O({tmp_product__65_carry__2_n_4,tmp_product__65_carry__2_n_5,tmp_product__65_carry__2_n_6,tmp_product__65_carry__2_n_7}),
        .S({tmp_product__65_carry__2_i_1_n_0,tmp_product__65_carry__2_i_2_n_0,tmp_product__65_carry__2_i_3_n_0,tmp_product__65_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__65_carry__2_i_1
       (.I0(Q[10]),
        .I1(Q[12]),
        .O(tmp_product__65_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__65_carry__2_i_2
       (.I0(Q[9]),
        .I1(Q[11]),
        .O(tmp_product__65_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__65_carry__2_i_3
       (.I0(Q[8]),
        .I1(Q[10]),
        .O(tmp_product__65_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__65_carry__2_i_4
       (.I0(Q[7]),
        .I1(Q[9]),
        .O(tmp_product__65_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__65_carry__3
       (.CI(tmp_product__65_carry__2_n_0),
        .CO({tmp_product__65_carry__3_n_0,tmp_product__65_carry__3_n_1,tmp_product__65_carry__3_n_2,tmp_product__65_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[14:11]),
        .O({tmp_product__65_carry__3_n_4,tmp_product__65_carry__3_n_5,tmp_product__65_carry__3_n_6,tmp_product__65_carry__3_n_7}),
        .S({tmp_product__65_carry__3_i_1_n_0,tmp_product__65_carry__3_i_2_n_0,tmp_product__65_carry__3_i_3_n_0,tmp_product__65_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__65_carry__3_i_1
       (.I0(Q[14]),
        .I1(Q[16]),
        .O(tmp_product__65_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__65_carry__3_i_2
       (.I0(Q[13]),
        .I1(Q[15]),
        .O(tmp_product__65_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__65_carry__3_i_3
       (.I0(Q[12]),
        .I1(Q[14]),
        .O(tmp_product__65_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__65_carry__3_i_4
       (.I0(Q[11]),
        .I1(Q[13]),
        .O(tmp_product__65_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__65_carry__4
       (.CI(tmp_product__65_carry__3_n_0),
        .CO({tmp_product__65_carry__4_n_0,tmp_product__65_carry__4_n_1,tmp_product__65_carry__4_n_2,tmp_product__65_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Q[18:15]),
        .O({tmp_product__65_carry__4_n_4,tmp_product__65_carry__4_n_5,tmp_product__65_carry__4_n_6,tmp_product__65_carry__4_n_7}),
        .S({tmp_product__65_carry__4_i_1_n_0,tmp_product__65_carry__4_i_2_n_0,tmp_product__65_carry__4_i_3_n_0,tmp_product__65_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__65_carry__4_i_1
       (.I0(Q[18]),
        .I1(Q[20]),
        .O(tmp_product__65_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__65_carry__4_i_2
       (.I0(Q[17]),
        .I1(Q[19]),
        .O(tmp_product__65_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__65_carry__4_i_3
       (.I0(Q[16]),
        .I1(Q[18]),
        .O(tmp_product__65_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__65_carry__4_i_4
       (.I0(Q[15]),
        .I1(Q[17]),
        .O(tmp_product__65_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__65_carry__5
       (.CI(tmp_product__65_carry__4_n_0),
        .CO({NLW_tmp_product__65_carry__5_CO_UNCONNECTED[3:1],tmp_product__65_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[19]}),
        .O({NLW_tmp_product__65_carry__5_O_UNCONNECTED[3:2],tmp_product__65_carry__5_n_6,tmp_product__65_carry__5_n_7}),
        .S({1'b0,1'b0,tmp_product__65_carry__5_i_1_n_0,tmp_product__65_carry__5_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__65_carry__5_i_1
       (.I0(Q[20]),
        .I1(Q[22]),
        .O(tmp_product__65_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__65_carry__5_i_2
       (.I0(Q[19]),
        .I1(Q[21]),
        .O(tmp_product__65_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__65_carry_i_1
       (.I0(add_ln36_5_reg_1138[1]),
        .I1(Q[0]),
        .O(tmp_product__65_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__65_carry_i_2
       (.I0(add_ln36_5_reg_1138[0]),
        .I1(add_ln36_5_reg_1138[2]),
        .O(tmp_product__65_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__65_carry_i_3
       (.I0(add_ln36_5_reg_1138[1]),
        .O(tmp_product__65_carry_i_3_n_0));
endmodule

(* ORIG_REF_NAME = "toyuv_mul_32s_32s_32_2_1" *) 
module design_1_toyuv_0_0_toyuv_mul_32s_32s_32_2_1
   (D,
    Q,
    ap_clk,
    tmp_product_0,
    buff0_reg_0);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]tmp_product_0;
  input [31:0]buff0_reg_0;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_0 ;
  wire [31:0]buff0_reg_0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [31:0]tmp_product_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire \total_reg_253[19]_i_2_n_0 ;
  wire \total_reg_253[19]_i_3_n_0 ;
  wire \total_reg_253[19]_i_4_n_0 ;
  wire \total_reg_253[23]_i_2_n_0 ;
  wire \total_reg_253[23]_i_3_n_0 ;
  wire \total_reg_253[23]_i_4_n_0 ;
  wire \total_reg_253[23]_i_5_n_0 ;
  wire \total_reg_253[27]_i_2_n_0 ;
  wire \total_reg_253[27]_i_3_n_0 ;
  wire \total_reg_253[27]_i_4_n_0 ;
  wire \total_reg_253[27]_i_5_n_0 ;
  wire \total_reg_253[31]_i_2_n_0 ;
  wire \total_reg_253[31]_i_3_n_0 ;
  wire \total_reg_253[31]_i_4_n_0 ;
  wire \total_reg_253[31]_i_5_n_0 ;
  wire \total_reg_253_reg[19]_i_1_n_0 ;
  wire \total_reg_253_reg[19]_i_1_n_1 ;
  wire \total_reg_253_reg[19]_i_1_n_2 ;
  wire \total_reg_253_reg[19]_i_1_n_3 ;
  wire \total_reg_253_reg[23]_i_1_n_0 ;
  wire \total_reg_253_reg[23]_i_1_n_1 ;
  wire \total_reg_253_reg[23]_i_1_n_2 ;
  wire \total_reg_253_reg[23]_i_1_n_3 ;
  wire \total_reg_253_reg[27]_i_1_n_0 ;
  wire \total_reg_253_reg[27]_i_1_n_1 ;
  wire \total_reg_253_reg[27]_i_1_n_2 ;
  wire \total_reg_253_reg[27]_i_1_n_3 ;
  wire \total_reg_253_reg[31]_i_1_n_1 ;
  wire \total_reg_253_reg[31]_i_1_n_2 ;
  wire \total_reg_253_reg[31]_i_1_n_3 ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [3:3]\NLW_total_reg_253_reg[31]_i_1_CO_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg_0[31],buff0_reg_0[31],buff0_reg_0[31],buff0_reg_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff0_reg_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({tmp_product_0[31],tmp_product_0[31],tmp_product_0[31],tmp_product_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff0_reg_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \total_reg_253[19]_i_2 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\total_reg_253[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \total_reg_253[19]_i_3 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\total_reg_253[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \total_reg_253[19]_i_4 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\total_reg_253[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \total_reg_253[23]_i_2 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\total_reg_253[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \total_reg_253[23]_i_3 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\total_reg_253[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \total_reg_253[23]_i_4 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\total_reg_253[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \total_reg_253[23]_i_5 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\total_reg_253[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \total_reg_253[27]_i_2 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\total_reg_253[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \total_reg_253[27]_i_3 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\total_reg_253[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \total_reg_253[27]_i_4 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\total_reg_253[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \total_reg_253[27]_i_5 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\total_reg_253[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \total_reg_253[31]_i_2 
       (.I0(buff0_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\total_reg_253[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \total_reg_253[31]_i_3 
       (.I0(buff0_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\total_reg_253[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \total_reg_253[31]_i_4 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\total_reg_253[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \total_reg_253[31]_i_5 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\total_reg_253[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \total_reg_253_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\total_reg_253_reg[19]_i_1_n_0 ,\total_reg_253_reg[19]_i_1_n_1 ,\total_reg_253_reg[19]_i_1_n_2 ,\total_reg_253_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\total_reg_253[19]_i_2_n_0 ,\total_reg_253[19]_i_3_n_0 ,\total_reg_253[19]_i_4_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \total_reg_253_reg[23]_i_1 
       (.CI(\total_reg_253_reg[19]_i_1_n_0 ),
        .CO({\total_reg_253_reg[23]_i_1_n_0 ,\total_reg_253_reg[23]_i_1_n_1 ,\total_reg_253_reg[23]_i_1_n_2 ,\total_reg_253_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102}),
        .O(D[23:20]),
        .S({\total_reg_253[23]_i_2_n_0 ,\total_reg_253[23]_i_3_n_0 ,\total_reg_253[23]_i_4_n_0 ,\total_reg_253[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \total_reg_253_reg[27]_i_1 
       (.CI(\total_reg_253_reg[23]_i_1_n_0 ),
        .CO({\total_reg_253_reg[27]_i_1_n_0 ,\total_reg_253_reg[27]_i_1_n_1 ,\total_reg_253_reg[27]_i_1_n_2 ,\total_reg_253_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98}),
        .O(D[27:24]),
        .S({\total_reg_253[27]_i_2_n_0 ,\total_reg_253[27]_i_3_n_0 ,\total_reg_253[27]_i_4_n_0 ,\total_reg_253[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \total_reg_253_reg[31]_i_1 
       (.CI(\total_reg_253_reg[27]_i_1_n_0 ),
        .CO({\NLW_total_reg_253_reg[31]_i_1_CO_UNCONNECTED [3],\total_reg_253_reg[31]_i_1_n_1 ,\total_reg_253_reg[31]_i_1_n_2 ,\total_reg_253_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94}),
        .O(D[31:28]),
        .S({\total_reg_253[31]_i_2_n_0 ,\total_reg_253[31]_i_3_n_0 ,\total_reg_253[31]_i_4_n_0 ,\total_reg_253[31]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "toyuv_mul_32s_34ns_65_2_1" *) 
module design_1_toyuv_0_0_toyuv_mul_32s_34ns_65_2_1
   (O,
    D,
    buff0_reg__0_0,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    Q,
    tmp_product_0,
    add_ln36_10_reg_1178);
  output [0:0]O;
  output [48:0]D;
  output [15:0]buff0_reg__0_0;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [29:0]Q;
  input [29:0]tmp_product_0;
  input [28:0]add_ln36_10_reg_1178;

  wire [48:0]D;
  wire [0:0]O;
  wire [29:0]Q;
  wire [28:0]add_ln36_10_reg_1178;
  wire [30:2]add_ln36_1_fu_749_p2;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_0 ;
  wire [15:0]buff0_reg__0_0;
  wire buff0_reg__0_n_100;
  wire buff0_reg__0_n_101;
  wire buff0_reg__0_n_102;
  wire buff0_reg__0_n_103;
  wire buff0_reg__0_n_104;
  wire buff0_reg__0_n_105;
  wire buff0_reg__0_n_58;
  wire buff0_reg__0_n_59;
  wire buff0_reg__0_n_60;
  wire buff0_reg__0_n_61;
  wire buff0_reg__0_n_62;
  wire buff0_reg__0_n_63;
  wire buff0_reg__0_n_64;
  wire buff0_reg__0_n_65;
  wire buff0_reg__0_n_66;
  wire buff0_reg__0_n_67;
  wire buff0_reg__0_n_68;
  wire buff0_reg__0_n_69;
  wire buff0_reg__0_n_70;
  wire buff0_reg__0_n_71;
  wire buff0_reg__0_n_72;
  wire buff0_reg__0_n_73;
  wire buff0_reg__0_n_74;
  wire buff0_reg__0_n_75;
  wire buff0_reg__0_n_76;
  wire buff0_reg__0_n_77;
  wire buff0_reg__0_n_78;
  wire buff0_reg__0_n_79;
  wire buff0_reg__0_n_80;
  wire buff0_reg__0_n_81;
  wire buff0_reg__0_n_82;
  wire buff0_reg__0_n_83;
  wire buff0_reg__0_n_84;
  wire buff0_reg__0_n_85;
  wire buff0_reg__0_n_86;
  wire buff0_reg__0_n_87;
  wire buff0_reg__0_n_88;
  wire buff0_reg__0_n_89;
  wire buff0_reg__0_n_90;
  wire buff0_reg__0_n_91;
  wire buff0_reg__0_n_92;
  wire buff0_reg__0_n_93;
  wire buff0_reg__0_n_94;
  wire buff0_reg__0_n_95;
  wire buff0_reg__0_n_96;
  wire buff0_reg__0_n_97;
  wire buff0_reg__0_n_98;
  wire buff0_reg__0_n_99;
  wire \buff0_reg_n_0_[0] ;
  wire \buff0_reg_n_0_[10] ;
  wire \buff0_reg_n_0_[11] ;
  wire \buff0_reg_n_0_[12] ;
  wire \buff0_reg_n_0_[13] ;
  wire \buff0_reg_n_0_[14] ;
  wire \buff0_reg_n_0_[15] ;
  wire \buff0_reg_n_0_[16] ;
  wire \buff0_reg_n_0_[1] ;
  wire \buff0_reg_n_0_[2] ;
  wire \buff0_reg_n_0_[3] ;
  wire \buff0_reg_n_0_[4] ;
  wire \buff0_reg_n_0_[5] ;
  wire \buff0_reg_n_0_[6] ;
  wire \buff0_reg_n_0_[7] ;
  wire \buff0_reg_n_0_[8] ;
  wire \buff0_reg_n_0_[9] ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln36_reg_1261[19]_i_2_n_0 ;
  wire \mul_ln36_reg_1261[19]_i_3_n_0 ;
  wire \mul_ln36_reg_1261[19]_i_4_n_0 ;
  wire \mul_ln36_reg_1261[23]_i_2_n_0 ;
  wire \mul_ln36_reg_1261[23]_i_3_n_0 ;
  wire \mul_ln36_reg_1261[23]_i_4_n_0 ;
  wire \mul_ln36_reg_1261[23]_i_5_n_0 ;
  wire \mul_ln36_reg_1261[27]_i_2_n_0 ;
  wire \mul_ln36_reg_1261[27]_i_3_n_0 ;
  wire \mul_ln36_reg_1261[27]_i_4_n_0 ;
  wire \mul_ln36_reg_1261[27]_i_5_n_0 ;
  wire \mul_ln36_reg_1261[31]_i_2_n_0 ;
  wire \mul_ln36_reg_1261[31]_i_3_n_0 ;
  wire \mul_ln36_reg_1261[31]_i_4_n_0 ;
  wire \mul_ln36_reg_1261[31]_i_5_n_0 ;
  wire \mul_ln36_reg_1261[35]_i_2_n_0 ;
  wire \mul_ln36_reg_1261[35]_i_3_n_0 ;
  wire \mul_ln36_reg_1261[35]_i_4_n_0 ;
  wire \mul_ln36_reg_1261[35]_i_5_n_0 ;
  wire \mul_ln36_reg_1261[39]_i_2_n_0 ;
  wire \mul_ln36_reg_1261[39]_i_3_n_0 ;
  wire \mul_ln36_reg_1261[39]_i_4_n_0 ;
  wire \mul_ln36_reg_1261[39]_i_5_n_0 ;
  wire \mul_ln36_reg_1261[43]_i_2_n_0 ;
  wire \mul_ln36_reg_1261[43]_i_3_n_0 ;
  wire \mul_ln36_reg_1261[43]_i_4_n_0 ;
  wire \mul_ln36_reg_1261[43]_i_5_n_0 ;
  wire \mul_ln36_reg_1261[47]_i_2_n_0 ;
  wire \mul_ln36_reg_1261[47]_i_3_n_0 ;
  wire \mul_ln36_reg_1261[47]_i_4_n_0 ;
  wire \mul_ln36_reg_1261[47]_i_5_n_0 ;
  wire \mul_ln36_reg_1261[48]_i_2_n_0 ;
  wire \mul_ln36_reg_1261[48]_i_3_n_0 ;
  wire \mul_ln36_reg_1261[48]_i_4_n_0 ;
  wire \mul_ln36_reg_1261[48]_i_5_n_0 ;
  wire \mul_ln36_reg_1261[52]_i_2_n_0 ;
  wire \mul_ln36_reg_1261[52]_i_3_n_0 ;
  wire \mul_ln36_reg_1261[52]_i_4_n_0 ;
  wire \mul_ln36_reg_1261[52]_i_5_n_0 ;
  wire \mul_ln36_reg_1261[56]_i_2_n_0 ;
  wire \mul_ln36_reg_1261[56]_i_3_n_0 ;
  wire \mul_ln36_reg_1261[56]_i_4_n_0 ;
  wire \mul_ln36_reg_1261[56]_i_5_n_0 ;
  wire \mul_ln36_reg_1261[60]_i_2_n_0 ;
  wire \mul_ln36_reg_1261[60]_i_3_n_0 ;
  wire \mul_ln36_reg_1261[60]_i_4_n_0 ;
  wire \mul_ln36_reg_1261[60]_i_5_n_0 ;
  wire \mul_ln36_reg_1261_reg[19]_i_1_n_0 ;
  wire \mul_ln36_reg_1261_reg[19]_i_1_n_1 ;
  wire \mul_ln36_reg_1261_reg[19]_i_1_n_2 ;
  wire \mul_ln36_reg_1261_reg[19]_i_1_n_3 ;
  wire \mul_ln36_reg_1261_reg[23]_i_1_n_0 ;
  wire \mul_ln36_reg_1261_reg[23]_i_1_n_1 ;
  wire \mul_ln36_reg_1261_reg[23]_i_1_n_2 ;
  wire \mul_ln36_reg_1261_reg[23]_i_1_n_3 ;
  wire \mul_ln36_reg_1261_reg[27]_i_1_n_0 ;
  wire \mul_ln36_reg_1261_reg[27]_i_1_n_1 ;
  wire \mul_ln36_reg_1261_reg[27]_i_1_n_2 ;
  wire \mul_ln36_reg_1261_reg[27]_i_1_n_3 ;
  wire \mul_ln36_reg_1261_reg[31]_i_1_n_0 ;
  wire \mul_ln36_reg_1261_reg[31]_i_1_n_1 ;
  wire \mul_ln36_reg_1261_reg[31]_i_1_n_2 ;
  wire \mul_ln36_reg_1261_reg[31]_i_1_n_3 ;
  wire \mul_ln36_reg_1261_reg[35]_i_1_n_0 ;
  wire \mul_ln36_reg_1261_reg[35]_i_1_n_1 ;
  wire \mul_ln36_reg_1261_reg[35]_i_1_n_2 ;
  wire \mul_ln36_reg_1261_reg[35]_i_1_n_3 ;
  wire \mul_ln36_reg_1261_reg[39]_i_1_n_0 ;
  wire \mul_ln36_reg_1261_reg[39]_i_1_n_1 ;
  wire \mul_ln36_reg_1261_reg[39]_i_1_n_2 ;
  wire \mul_ln36_reg_1261_reg[39]_i_1_n_3 ;
  wire \mul_ln36_reg_1261_reg[43]_i_1_n_0 ;
  wire \mul_ln36_reg_1261_reg[43]_i_1_n_1 ;
  wire \mul_ln36_reg_1261_reg[43]_i_1_n_2 ;
  wire \mul_ln36_reg_1261_reg[43]_i_1_n_3 ;
  wire \mul_ln36_reg_1261_reg[47]_i_1_n_0 ;
  wire \mul_ln36_reg_1261_reg[47]_i_1_n_1 ;
  wire \mul_ln36_reg_1261_reg[47]_i_1_n_2 ;
  wire \mul_ln36_reg_1261_reg[47]_i_1_n_3 ;
  wire \mul_ln36_reg_1261_reg[48]_i_1_n_0 ;
  wire \mul_ln36_reg_1261_reg[48]_i_1_n_1 ;
  wire \mul_ln36_reg_1261_reg[48]_i_1_n_2 ;
  wire \mul_ln36_reg_1261_reg[48]_i_1_n_3 ;
  wire \mul_ln36_reg_1261_reg[52]_i_1_n_0 ;
  wire \mul_ln36_reg_1261_reg[52]_i_1_n_1 ;
  wire \mul_ln36_reg_1261_reg[52]_i_1_n_2 ;
  wire \mul_ln36_reg_1261_reg[52]_i_1_n_3 ;
  wire \mul_ln36_reg_1261_reg[56]_i_1_n_0 ;
  wire \mul_ln36_reg_1261_reg[56]_i_1_n_1 ;
  wire \mul_ln36_reg_1261_reg[56]_i_1_n_2 ;
  wire \mul_ln36_reg_1261_reg[56]_i_1_n_3 ;
  wire \mul_ln36_reg_1261_reg[60]_i_1_n_0 ;
  wire \mul_ln36_reg_1261_reg[60]_i_1_n_1 ;
  wire \mul_ln36_reg_1261_reg[60]_i_1_n_2 ;
  wire \mul_ln36_reg_1261_reg[60]_i_1_n_3 ;
  wire \tmp_1_cast1_reg_1267[15]_i_2_n_0 ;
  wire [29:0]tmp_product_0;
  wire tmp_product__0_i_10__0_n_0;
  wire tmp_product__0_i_11__0_n_0;
  wire tmp_product__0_i_12__0_n_0;
  wire tmp_product__0_i_13__0_n_0;
  wire tmp_product__0_i_14__0_n_0;
  wire tmp_product__0_i_15__0_n_0;
  wire tmp_product__0_i_16__0_n_0;
  wire tmp_product__0_i_17__0_n_0;
  wire tmp_product__0_i_18__0_n_0;
  wire tmp_product__0_i_19__0_n_0;
  wire tmp_product__0_i_1__0_n_0;
  wire tmp_product__0_i_1__0_n_1;
  wire tmp_product__0_i_1__0_n_2;
  wire tmp_product__0_i_1__0_n_3;
  wire tmp_product__0_i_20__0_n_0;
  wire tmp_product__0_i_21__0_n_0;
  wire tmp_product__0_i_22__0_n_0;
  wire tmp_product__0_i_23__1_n_0;
  wire tmp_product__0_i_24__1_n_0;
  wire tmp_product__0_i_25__0_n_0;
  wire tmp_product__0_i_26__0_n_0;
  wire tmp_product__0_i_27__0_n_0;
  wire tmp_product__0_i_28__0_n_0;
  wire tmp_product__0_i_2__0_n_0;
  wire tmp_product__0_i_2__0_n_1;
  wire tmp_product__0_i_2__0_n_2;
  wire tmp_product__0_i_2__0_n_3;
  wire tmp_product__0_i_3__0_n_0;
  wire tmp_product__0_i_3__0_n_1;
  wire tmp_product__0_i_3__0_n_2;
  wire tmp_product__0_i_3__0_n_3;
  wire tmp_product__0_i_5__0_n_0;
  wire tmp_product__0_i_6__0_n_0;
  wire tmp_product__0_i_7__0_n_0;
  wire tmp_product__0_i_8__0_n_0;
  wire tmp_product__0_i_9__0_n_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_i_10__0_n_0;
  wire tmp_product_i_11__0_n_0;
  wire tmp_product_i_12__0_n_0;
  wire tmp_product_i_13__0_n_0;
  wire tmp_product_i_14__0_n_0;
  wire tmp_product_i_15__0_n_0;
  wire tmp_product_i_16__0_n_0;
  wire tmp_product_i_17__0_n_0;
  wire tmp_product_i_18__0_n_0;
  wire tmp_product_i_19__0_n_0;
  wire tmp_product_i_20__0_n_0;
  wire tmp_product_i_21__0_n_0;
  wire tmp_product_i_22__0_n_0;
  wire tmp_product_i_23__0_n_0;
  wire tmp_product_i_24__0_n_0;
  wire tmp_product_i_25__0_n_0;
  wire tmp_product_i_26__0_n_0;
  wire tmp_product_i_27__0_n_0;
  wire tmp_product_i_28__0_n_0;
  wire tmp_product_i_29__0_n_0;
  wire tmp_product_i_2__0_n_0;
  wire tmp_product_i_2__0_n_1;
  wire tmp_product_i_2__0_n_2;
  wire tmp_product_i_2__0_n_3;
  wire tmp_product_i_30__0_n_0;
  wire tmp_product_i_31__0_n_0;
  wire tmp_product_i_32__0_n_0;
  wire tmp_product_i_33__0_n_0;
  wire tmp_product_i_34__0_n_0;
  wire tmp_product_i_35__0_n_0;
  wire tmp_product_i_36_n_0;
  wire tmp_product_i_37_n_0;
  wire tmp_product_i_38_n_0;
  wire tmp_product_i_3__0_n_0;
  wire tmp_product_i_3__0_n_1;
  wire tmp_product_i_3__0_n_2;
  wire tmp_product_i_3__0_n_3;
  wire tmp_product_i_4__0_n_0;
  wire tmp_product_i_4__0_n_1;
  wire tmp_product_i_4__0_n_2;
  wire tmp_product_i_4__0_n_3;
  wire tmp_product_i_5__0_n_0;
  wire tmp_product_i_5__0_n_1;
  wire tmp_product_i_5__0_n_2;
  wire tmp_product_i_5__0_n_3;
  wire tmp_product_i_6__0_n_0;
  wire tmp_product_i_7__1_n_0;
  wire tmp_product_i_8__1_n_0;
  wire tmp_product_i_9__0_n_0;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__0_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_tmp_1_cast1_reg_1267_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_1_cast1_reg_1267_reg[15]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_i_1__0_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product_i_1__0_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x17 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({O,O,O,O,add_ln36_1_fu_749_p2[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_105),
        .Q(\buff0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_95),
        .Q(\buff0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_94),
        .Q(\buff0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_93),
        .Q(\buff0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_92),
        .Q(\buff0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_91),
        .Q(\buff0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_90),
        .Q(\buff0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_89),
        .Q(\buff0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_104),
        .Q(\buff0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_103),
        .Q(\buff0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_102),
        .Q(\buff0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_101),
        .Q(\buff0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_100),
        .Q(\buff0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_99),
        .Q(\buff0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_98),
        .Q(\buff0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_97),
        .Q(\buff0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_96),
        .Q(\buff0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x17 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__0_n_58,buff0_reg__0_n_59,buff0_reg__0_n_60,buff0_reg__0_n_61,buff0_reg__0_n_62,buff0_reg__0_n_63,buff0_reg__0_n_64,buff0_reg__0_n_65,buff0_reg__0_n_66,buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69,buff0_reg__0_n_70,buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73,buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77,buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81,buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85,buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89,buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[19]_i_2 
       (.I0(buff0_reg__0_n_103),
        .I1(\buff0_reg_n_0_[2] ),
        .O(\mul_ln36_reg_1261[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[19]_i_3 
       (.I0(buff0_reg__0_n_104),
        .I1(\buff0_reg_n_0_[1] ),
        .O(\mul_ln36_reg_1261[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[19]_i_4 
       (.I0(buff0_reg__0_n_105),
        .I1(\buff0_reg_n_0_[0] ),
        .O(\mul_ln36_reg_1261[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[23]_i_2 
       (.I0(buff0_reg__0_n_99),
        .I1(\buff0_reg_n_0_[6] ),
        .O(\mul_ln36_reg_1261[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[23]_i_3 
       (.I0(buff0_reg__0_n_100),
        .I1(\buff0_reg_n_0_[5] ),
        .O(\mul_ln36_reg_1261[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[23]_i_4 
       (.I0(buff0_reg__0_n_101),
        .I1(\buff0_reg_n_0_[4] ),
        .O(\mul_ln36_reg_1261[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[23]_i_5 
       (.I0(buff0_reg__0_n_102),
        .I1(\buff0_reg_n_0_[3] ),
        .O(\mul_ln36_reg_1261[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[27]_i_2 
       (.I0(buff0_reg__0_n_95),
        .I1(\buff0_reg_n_0_[10] ),
        .O(\mul_ln36_reg_1261[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[27]_i_3 
       (.I0(buff0_reg__0_n_96),
        .I1(\buff0_reg_n_0_[9] ),
        .O(\mul_ln36_reg_1261[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[27]_i_4 
       (.I0(buff0_reg__0_n_97),
        .I1(\buff0_reg_n_0_[8] ),
        .O(\mul_ln36_reg_1261[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[27]_i_5 
       (.I0(buff0_reg__0_n_98),
        .I1(\buff0_reg_n_0_[7] ),
        .O(\mul_ln36_reg_1261[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[31]_i_2 
       (.I0(buff0_reg__0_n_91),
        .I1(\buff0_reg_n_0_[14] ),
        .O(\mul_ln36_reg_1261[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[31]_i_3 
       (.I0(buff0_reg__0_n_92),
        .I1(\buff0_reg_n_0_[13] ),
        .O(\mul_ln36_reg_1261[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[31]_i_4 
       (.I0(buff0_reg__0_n_93),
        .I1(\buff0_reg_n_0_[12] ),
        .O(\mul_ln36_reg_1261[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[31]_i_5 
       (.I0(buff0_reg__0_n_94),
        .I1(\buff0_reg_n_0_[11] ),
        .O(\mul_ln36_reg_1261[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[35]_i_2 
       (.I0(buff0_reg__0_n_87),
        .I1(buff0_reg_n_104),
        .O(\mul_ln36_reg_1261[35]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[35]_i_3 
       (.I0(buff0_reg__0_n_88),
        .I1(buff0_reg_n_105),
        .O(\mul_ln36_reg_1261[35]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[35]_i_4 
       (.I0(buff0_reg__0_n_89),
        .I1(\buff0_reg_n_0_[16] ),
        .O(\mul_ln36_reg_1261[35]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[35]_i_5 
       (.I0(buff0_reg__0_n_90),
        .I1(\buff0_reg_n_0_[15] ),
        .O(\mul_ln36_reg_1261[35]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[39]_i_2 
       (.I0(buff0_reg__0_n_83),
        .I1(buff0_reg_n_100),
        .O(\mul_ln36_reg_1261[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[39]_i_3 
       (.I0(buff0_reg__0_n_84),
        .I1(buff0_reg_n_101),
        .O(\mul_ln36_reg_1261[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[39]_i_4 
       (.I0(buff0_reg__0_n_85),
        .I1(buff0_reg_n_102),
        .O(\mul_ln36_reg_1261[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[39]_i_5 
       (.I0(buff0_reg__0_n_86),
        .I1(buff0_reg_n_103),
        .O(\mul_ln36_reg_1261[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[43]_i_2 
       (.I0(buff0_reg__0_n_79),
        .I1(buff0_reg_n_96),
        .O(\mul_ln36_reg_1261[43]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[43]_i_3 
       (.I0(buff0_reg__0_n_80),
        .I1(buff0_reg_n_97),
        .O(\mul_ln36_reg_1261[43]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[43]_i_4 
       (.I0(buff0_reg__0_n_81),
        .I1(buff0_reg_n_98),
        .O(\mul_ln36_reg_1261[43]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[43]_i_5 
       (.I0(buff0_reg__0_n_82),
        .I1(buff0_reg_n_99),
        .O(\mul_ln36_reg_1261[43]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[47]_i_2 
       (.I0(buff0_reg__0_n_75),
        .I1(buff0_reg_n_92),
        .O(\mul_ln36_reg_1261[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[47]_i_3 
       (.I0(buff0_reg__0_n_76),
        .I1(buff0_reg_n_93),
        .O(\mul_ln36_reg_1261[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[47]_i_4 
       (.I0(buff0_reg__0_n_77),
        .I1(buff0_reg_n_94),
        .O(\mul_ln36_reg_1261[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[47]_i_5 
       (.I0(buff0_reg__0_n_78),
        .I1(buff0_reg_n_95),
        .O(\mul_ln36_reg_1261[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[48]_i_2 
       (.I0(buff0_reg__0_n_71),
        .I1(buff0_reg_n_88),
        .O(\mul_ln36_reg_1261[48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[48]_i_3 
       (.I0(buff0_reg__0_n_72),
        .I1(buff0_reg_n_89),
        .O(\mul_ln36_reg_1261[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[48]_i_4 
       (.I0(buff0_reg__0_n_73),
        .I1(buff0_reg_n_90),
        .O(\mul_ln36_reg_1261[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[48]_i_5 
       (.I0(buff0_reg__0_n_74),
        .I1(buff0_reg_n_91),
        .O(\mul_ln36_reg_1261[48]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[52]_i_2 
       (.I0(buff0_reg__0_n_67),
        .I1(buff0_reg_n_84),
        .O(\mul_ln36_reg_1261[52]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[52]_i_3 
       (.I0(buff0_reg__0_n_68),
        .I1(buff0_reg_n_85),
        .O(\mul_ln36_reg_1261[52]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[52]_i_4 
       (.I0(buff0_reg__0_n_69),
        .I1(buff0_reg_n_86),
        .O(\mul_ln36_reg_1261[52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[52]_i_5 
       (.I0(buff0_reg__0_n_70),
        .I1(buff0_reg_n_87),
        .O(\mul_ln36_reg_1261[52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[56]_i_2 
       (.I0(buff0_reg__0_n_63),
        .I1(buff0_reg_n_80),
        .O(\mul_ln36_reg_1261[56]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[56]_i_3 
       (.I0(buff0_reg__0_n_64),
        .I1(buff0_reg_n_81),
        .O(\mul_ln36_reg_1261[56]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[56]_i_4 
       (.I0(buff0_reg__0_n_65),
        .I1(buff0_reg_n_82),
        .O(\mul_ln36_reg_1261[56]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[56]_i_5 
       (.I0(buff0_reg__0_n_66),
        .I1(buff0_reg_n_83),
        .O(\mul_ln36_reg_1261[56]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[60]_i_2 
       (.I0(buff0_reg__0_n_59),
        .I1(buff0_reg_n_76),
        .O(\mul_ln36_reg_1261[60]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[60]_i_3 
       (.I0(buff0_reg__0_n_60),
        .I1(buff0_reg_n_77),
        .O(\mul_ln36_reg_1261[60]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[60]_i_4 
       (.I0(buff0_reg__0_n_61),
        .I1(buff0_reg_n_78),
        .O(\mul_ln36_reg_1261[60]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln36_reg_1261[60]_i_5 
       (.I0(buff0_reg__0_n_62),
        .I1(buff0_reg_n_79),
        .O(\mul_ln36_reg_1261[60]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln36_reg_1261_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln36_reg_1261_reg[19]_i_1_n_0 ,\mul_ln36_reg_1261_reg[19]_i_1_n_1 ,\mul_ln36_reg_1261_reg[19]_i_1_n_2 ,\mul_ln36_reg_1261_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln36_reg_1261[19]_i_2_n_0 ,\mul_ln36_reg_1261[19]_i_3_n_0 ,\mul_ln36_reg_1261[19]_i_4_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln36_reg_1261_reg[23]_i_1 
       (.CI(\mul_ln36_reg_1261_reg[19]_i_1_n_0 ),
        .CO({\mul_ln36_reg_1261_reg[23]_i_1_n_0 ,\mul_ln36_reg_1261_reg[23]_i_1_n_1 ,\mul_ln36_reg_1261_reg[23]_i_1_n_2 ,\mul_ln36_reg_1261_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102}),
        .O(D[23:20]),
        .S({\mul_ln36_reg_1261[23]_i_2_n_0 ,\mul_ln36_reg_1261[23]_i_3_n_0 ,\mul_ln36_reg_1261[23]_i_4_n_0 ,\mul_ln36_reg_1261[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln36_reg_1261_reg[27]_i_1 
       (.CI(\mul_ln36_reg_1261_reg[23]_i_1_n_0 ),
        .CO({\mul_ln36_reg_1261_reg[27]_i_1_n_0 ,\mul_ln36_reg_1261_reg[27]_i_1_n_1 ,\mul_ln36_reg_1261_reg[27]_i_1_n_2 ,\mul_ln36_reg_1261_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98}),
        .O(D[27:24]),
        .S({\mul_ln36_reg_1261[27]_i_2_n_0 ,\mul_ln36_reg_1261[27]_i_3_n_0 ,\mul_ln36_reg_1261[27]_i_4_n_0 ,\mul_ln36_reg_1261[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln36_reg_1261_reg[31]_i_1 
       (.CI(\mul_ln36_reg_1261_reg[27]_i_1_n_0 ),
        .CO({\mul_ln36_reg_1261_reg[31]_i_1_n_0 ,\mul_ln36_reg_1261_reg[31]_i_1_n_1 ,\mul_ln36_reg_1261_reg[31]_i_1_n_2 ,\mul_ln36_reg_1261_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94}),
        .O(D[31:28]),
        .S({\mul_ln36_reg_1261[31]_i_2_n_0 ,\mul_ln36_reg_1261[31]_i_3_n_0 ,\mul_ln36_reg_1261[31]_i_4_n_0 ,\mul_ln36_reg_1261[31]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln36_reg_1261_reg[35]_i_1 
       (.CI(\mul_ln36_reg_1261_reg[31]_i_1_n_0 ),
        .CO({\mul_ln36_reg_1261_reg[35]_i_1_n_0 ,\mul_ln36_reg_1261_reg[35]_i_1_n_1 ,\mul_ln36_reg_1261_reg[35]_i_1_n_2 ,\mul_ln36_reg_1261_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89,buff0_reg__0_n_90}),
        .O(D[35:32]),
        .S({\mul_ln36_reg_1261[35]_i_2_n_0 ,\mul_ln36_reg_1261[35]_i_3_n_0 ,\mul_ln36_reg_1261[35]_i_4_n_0 ,\mul_ln36_reg_1261[35]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln36_reg_1261_reg[39]_i_1 
       (.CI(\mul_ln36_reg_1261_reg[35]_i_1_n_0 ),
        .CO({\mul_ln36_reg_1261_reg[39]_i_1_n_0 ,\mul_ln36_reg_1261_reg[39]_i_1_n_1 ,\mul_ln36_reg_1261_reg[39]_i_1_n_2 ,\mul_ln36_reg_1261_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85,buff0_reg__0_n_86}),
        .O(D[39:36]),
        .S({\mul_ln36_reg_1261[39]_i_2_n_0 ,\mul_ln36_reg_1261[39]_i_3_n_0 ,\mul_ln36_reg_1261[39]_i_4_n_0 ,\mul_ln36_reg_1261[39]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln36_reg_1261_reg[43]_i_1 
       (.CI(\mul_ln36_reg_1261_reg[39]_i_1_n_0 ),
        .CO({\mul_ln36_reg_1261_reg[43]_i_1_n_0 ,\mul_ln36_reg_1261_reg[43]_i_1_n_1 ,\mul_ln36_reg_1261_reg[43]_i_1_n_2 ,\mul_ln36_reg_1261_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81,buff0_reg__0_n_82}),
        .O(D[43:40]),
        .S({\mul_ln36_reg_1261[43]_i_2_n_0 ,\mul_ln36_reg_1261[43]_i_3_n_0 ,\mul_ln36_reg_1261[43]_i_4_n_0 ,\mul_ln36_reg_1261[43]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln36_reg_1261_reg[47]_i_1 
       (.CI(\mul_ln36_reg_1261_reg[43]_i_1_n_0 ),
        .CO({\mul_ln36_reg_1261_reg[47]_i_1_n_0 ,\mul_ln36_reg_1261_reg[47]_i_1_n_1 ,\mul_ln36_reg_1261_reg[47]_i_1_n_2 ,\mul_ln36_reg_1261_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77,buff0_reg__0_n_78}),
        .O(D[47:44]),
        .S({\mul_ln36_reg_1261[47]_i_2_n_0 ,\mul_ln36_reg_1261[47]_i_3_n_0 ,\mul_ln36_reg_1261[47]_i_4_n_0 ,\mul_ln36_reg_1261[47]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln36_reg_1261_reg[48]_i_1 
       (.CI(\mul_ln36_reg_1261_reg[47]_i_1_n_0 ),
        .CO({\mul_ln36_reg_1261_reg[48]_i_1_n_0 ,\mul_ln36_reg_1261_reg[48]_i_1_n_1 ,\mul_ln36_reg_1261_reg[48]_i_1_n_2 ,\mul_ln36_reg_1261_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73,buff0_reg__0_n_74}),
        .O({buff0_reg__0_0[2:0],D[48]}),
        .S({\mul_ln36_reg_1261[48]_i_2_n_0 ,\mul_ln36_reg_1261[48]_i_3_n_0 ,\mul_ln36_reg_1261[48]_i_4_n_0 ,\mul_ln36_reg_1261[48]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln36_reg_1261_reg[52]_i_1 
       (.CI(\mul_ln36_reg_1261_reg[48]_i_1_n_0 ),
        .CO({\mul_ln36_reg_1261_reg[52]_i_1_n_0 ,\mul_ln36_reg_1261_reg[52]_i_1_n_1 ,\mul_ln36_reg_1261_reg[52]_i_1_n_2 ,\mul_ln36_reg_1261_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69,buff0_reg__0_n_70}),
        .O(buff0_reg__0_0[6:3]),
        .S({\mul_ln36_reg_1261[52]_i_2_n_0 ,\mul_ln36_reg_1261[52]_i_3_n_0 ,\mul_ln36_reg_1261[52]_i_4_n_0 ,\mul_ln36_reg_1261[52]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln36_reg_1261_reg[56]_i_1 
       (.CI(\mul_ln36_reg_1261_reg[52]_i_1_n_0 ),
        .CO({\mul_ln36_reg_1261_reg[56]_i_1_n_0 ,\mul_ln36_reg_1261_reg[56]_i_1_n_1 ,\mul_ln36_reg_1261_reg[56]_i_1_n_2 ,\mul_ln36_reg_1261_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_63,buff0_reg__0_n_64,buff0_reg__0_n_65,buff0_reg__0_n_66}),
        .O(buff0_reg__0_0[10:7]),
        .S({\mul_ln36_reg_1261[56]_i_2_n_0 ,\mul_ln36_reg_1261[56]_i_3_n_0 ,\mul_ln36_reg_1261[56]_i_4_n_0 ,\mul_ln36_reg_1261[56]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln36_reg_1261_reg[60]_i_1 
       (.CI(\mul_ln36_reg_1261_reg[56]_i_1_n_0 ),
        .CO({\mul_ln36_reg_1261_reg[60]_i_1_n_0 ,\mul_ln36_reg_1261_reg[60]_i_1_n_1 ,\mul_ln36_reg_1261_reg[60]_i_1_n_2 ,\mul_ln36_reg_1261_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_59,buff0_reg__0_n_60,buff0_reg__0_n_61,buff0_reg__0_n_62}),
        .O(buff0_reg__0_0[14:11]),
        .S({\mul_ln36_reg_1261[60]_i_2_n_0 ,\mul_ln36_reg_1261[60]_i_3_n_0 ,\mul_ln36_reg_1261[60]_i_4_n_0 ,\mul_ln36_reg_1261[60]_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_1_cast1_reg_1267[15]_i_2 
       (.I0(buff0_reg__0_n_58),
        .I1(buff0_reg_n_75),
        .O(\tmp_1_cast1_reg_1267[15]_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_1_cast1_reg_1267_reg[15]_i_1 
       (.CI(\mul_ln36_reg_1261_reg[60]_i_1_n_0 ),
        .CO(\NLW_tmp_1_cast1_reg_1267_reg[15]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_1_cast1_reg_1267_reg[15]_i_1_O_UNCONNECTED [3:1],buff0_reg__0_0[15]}),
        .S({1'b0,1'b0,1'b0,\tmp_1_cast1_reg_1267[15]_i_2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({O,O,O,O,add_ln36_1_fu_749_p2[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln36_1_fu_749_p2[16:2],1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  (* HLUTNM = "lutpair241" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_10__0
       (.I0(add_ln36_10_reg_1178[10]),
        .I1(Q[11]),
        .I2(tmp_product_0[11]),
        .I3(tmp_product__0_i_6__0_n_0),
        .O(tmp_product__0_i_10__0_n_0));
  (* HLUTNM = "lutpair240" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_11__0
       (.I0(add_ln36_10_reg_1178[9]),
        .I1(Q[10]),
        .I2(tmp_product_0[10]),
        .I3(tmp_product__0_i_7__0_n_0),
        .O(tmp_product__0_i_11__0_n_0));
  (* HLUTNM = "lutpair239" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_12__0
       (.I0(add_ln36_10_reg_1178[8]),
        .I1(Q[9]),
        .I2(tmp_product_0[9]),
        .I3(tmp_product__0_i_8__0_n_0),
        .O(tmp_product__0_i_12__0_n_0));
  (* HLUTNM = "lutpair237" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_13__0
       (.I0(add_ln36_10_reg_1178[6]),
        .I1(Q[7]),
        .I2(tmp_product_0[7]),
        .O(tmp_product__0_i_13__0_n_0));
  (* HLUTNM = "lutpair236" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_14__0
       (.I0(add_ln36_10_reg_1178[5]),
        .I1(Q[6]),
        .I2(tmp_product_0[6]),
        .O(tmp_product__0_i_14__0_n_0));
  (* HLUTNM = "lutpair235" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_15__0
       (.I0(add_ln36_10_reg_1178[4]),
        .I1(Q[5]),
        .I2(tmp_product_0[5]),
        .O(tmp_product__0_i_15__0_n_0));
  (* HLUTNM = "lutpair234" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_16__0
       (.I0(add_ln36_10_reg_1178[3]),
        .I1(Q[4]),
        .I2(tmp_product_0[4]),
        .O(tmp_product__0_i_16__0_n_0));
  (* HLUTNM = "lutpair238" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_17__0
       (.I0(add_ln36_10_reg_1178[7]),
        .I1(Q[8]),
        .I2(tmp_product_0[8]),
        .I3(tmp_product__0_i_13__0_n_0),
        .O(tmp_product__0_i_17__0_n_0));
  (* HLUTNM = "lutpair237" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_18__0
       (.I0(add_ln36_10_reg_1178[6]),
        .I1(Q[7]),
        .I2(tmp_product_0[7]),
        .I3(tmp_product__0_i_14__0_n_0),
        .O(tmp_product__0_i_18__0_n_0));
  (* HLUTNM = "lutpair236" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_19__0
       (.I0(add_ln36_10_reg_1178[5]),
        .I1(Q[6]),
        .I2(tmp_product_0[6]),
        .I3(tmp_product__0_i_15__0_n_0),
        .O(tmp_product__0_i_19__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__0_i_1__0
       (.CI(tmp_product__0_i_2__0_n_0),
        .CO({tmp_product__0_i_1__0_n_0,tmp_product__0_i_1__0_n_1,tmp_product__0_i_1__0_n_2,tmp_product__0_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_i_5__0_n_0,tmp_product__0_i_6__0_n_0,tmp_product__0_i_7__0_n_0,tmp_product__0_i_8__0_n_0}),
        .O(add_ln36_1_fu_749_p2[14:11]),
        .S({tmp_product__0_i_9__0_n_0,tmp_product__0_i_10__0_n_0,tmp_product__0_i_11__0_n_0,tmp_product__0_i_12__0_n_0}));
  (* HLUTNM = "lutpair235" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_20__0
       (.I0(add_ln36_10_reg_1178[4]),
        .I1(Q[5]),
        .I2(tmp_product_0[5]),
        .I3(tmp_product__0_i_16__0_n_0),
        .O(tmp_product__0_i_20__0_n_0));
  (* HLUTNM = "lutpair233" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_21__0
       (.I0(add_ln36_10_reg_1178[2]),
        .I1(Q[3]),
        .I2(tmp_product_0[3]),
        .O(tmp_product__0_i_21__0_n_0));
  (* HLUTNM = "lutpair232" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_22__0
       (.I0(add_ln36_10_reg_1178[1]),
        .I1(Q[2]),
        .I2(tmp_product_0[2]),
        .O(tmp_product__0_i_22__0_n_0));
  (* HLUTNM = "lutpair231" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_23__1
       (.I0(add_ln36_10_reg_1178[0]),
        .I1(Q[1]),
        .I2(tmp_product_0[1]),
        .O(tmp_product__0_i_23__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_i_24__1
       (.I0(Q[0]),
        .I1(tmp_product_0[0]),
        .O(tmp_product__0_i_24__1_n_0));
  (* HLUTNM = "lutpair234" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_25__0
       (.I0(add_ln36_10_reg_1178[3]),
        .I1(Q[4]),
        .I2(tmp_product_0[4]),
        .I3(tmp_product__0_i_21__0_n_0),
        .O(tmp_product__0_i_25__0_n_0));
  (* HLUTNM = "lutpair233" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_26__0
       (.I0(add_ln36_10_reg_1178[2]),
        .I1(Q[3]),
        .I2(tmp_product_0[3]),
        .I3(tmp_product__0_i_22__0_n_0),
        .O(tmp_product__0_i_26__0_n_0));
  (* HLUTNM = "lutpair232" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_27__0
       (.I0(add_ln36_10_reg_1178[1]),
        .I1(Q[2]),
        .I2(tmp_product_0[2]),
        .I3(tmp_product__0_i_23__1_n_0),
        .O(tmp_product__0_i_27__0_n_0));
  (* HLUTNM = "lutpair231" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_28__0
       (.I0(add_ln36_10_reg_1178[0]),
        .I1(Q[1]),
        .I2(tmp_product_0[1]),
        .I3(tmp_product__0_i_24__1_n_0),
        .O(tmp_product__0_i_28__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__0_i_2__0
       (.CI(tmp_product__0_i_3__0_n_0),
        .CO({tmp_product__0_i_2__0_n_0,tmp_product__0_i_2__0_n_1,tmp_product__0_i_2__0_n_2,tmp_product__0_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_i_13__0_n_0,tmp_product__0_i_14__0_n_0,tmp_product__0_i_15__0_n_0,tmp_product__0_i_16__0_n_0}),
        .O(add_ln36_1_fu_749_p2[10:7]),
        .S({tmp_product__0_i_17__0_n_0,tmp_product__0_i_18__0_n_0,tmp_product__0_i_19__0_n_0,tmp_product__0_i_20__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__0_i_3__0
       (.CI(1'b0),
        .CO({tmp_product__0_i_3__0_n_0,tmp_product__0_i_3__0_n_1,tmp_product__0_i_3__0_n_2,tmp_product__0_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_i_21__0_n_0,tmp_product__0_i_22__0_n_0,tmp_product__0_i_23__1_n_0,tmp_product__0_i_24__1_n_0}),
        .O(add_ln36_1_fu_749_p2[6:3]),
        .S({tmp_product__0_i_25__0_n_0,tmp_product__0_i_26__0_n_0,tmp_product__0_i_27__0_n_0,tmp_product__0_i_28__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_i_4__0
       (.I0(tmp_product_0[0]),
        .I1(Q[0]),
        .O(add_ln36_1_fu_749_p2[2]));
  (* HLUTNM = "lutpair241" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_5__0
       (.I0(add_ln36_10_reg_1178[10]),
        .I1(Q[11]),
        .I2(tmp_product_0[11]),
        .O(tmp_product__0_i_5__0_n_0));
  (* HLUTNM = "lutpair240" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_6__0
       (.I0(add_ln36_10_reg_1178[9]),
        .I1(Q[10]),
        .I2(tmp_product_0[10]),
        .O(tmp_product__0_i_6__0_n_0));
  (* HLUTNM = "lutpair239" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_7__0
       (.I0(add_ln36_10_reg_1178[8]),
        .I1(Q[9]),
        .I2(tmp_product_0[9]),
        .O(tmp_product__0_i_7__0_n_0));
  (* HLUTNM = "lutpair238" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_8__0
       (.I0(add_ln36_10_reg_1178[7]),
        .I1(Q[8]),
        .I2(tmp_product_0[8]),
        .O(tmp_product__0_i_8__0_n_0));
  (* HLUTNM = "lutpair242" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_9__0
       (.I0(add_ln36_10_reg_1178[11]),
        .I1(Q[12]),
        .I2(tmp_product_0[12]),
        .I3(tmp_product__0_i_5__0_n_0),
        .O(tmp_product__0_i_9__0_n_0));
  (* HLUTNM = "lutpair254" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_10__0
       (.I0(add_ln36_10_reg_1178[23]),
        .I1(Q[24]),
        .I2(tmp_product_0[24]),
        .O(tmp_product_i_10__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_11__0
       (.I0(tmp_product_i_7__1_n_0),
        .I1(Q[28]),
        .I2(add_ln36_10_reg_1178[27]),
        .I3(tmp_product_0[28]),
        .O(tmp_product_i_11__0_n_0));
  (* HLUTNM = "lutpair257" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_12__0
       (.I0(add_ln36_10_reg_1178[26]),
        .I1(Q[27]),
        .I2(tmp_product_0[27]),
        .I3(tmp_product_i_8__1_n_0),
        .O(tmp_product_i_12__0_n_0));
  (* HLUTNM = "lutpair256" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_13__0
       (.I0(add_ln36_10_reg_1178[25]),
        .I1(Q[26]),
        .I2(tmp_product_0[26]),
        .I3(tmp_product_i_9__0_n_0),
        .O(tmp_product_i_13__0_n_0));
  (* HLUTNM = "lutpair255" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_14__0
       (.I0(add_ln36_10_reg_1178[24]),
        .I1(Q[25]),
        .I2(tmp_product_0[25]),
        .I3(tmp_product_i_10__0_n_0),
        .O(tmp_product_i_14__0_n_0));
  (* HLUTNM = "lutpair253" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_15__0
       (.I0(add_ln36_10_reg_1178[22]),
        .I1(Q[23]),
        .I2(tmp_product_0[23]),
        .O(tmp_product_i_15__0_n_0));
  (* HLUTNM = "lutpair252" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_16__0
       (.I0(add_ln36_10_reg_1178[21]),
        .I1(Q[22]),
        .I2(tmp_product_0[22]),
        .O(tmp_product_i_16__0_n_0));
  (* HLUTNM = "lutpair251" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_17__0
       (.I0(add_ln36_10_reg_1178[20]),
        .I1(Q[21]),
        .I2(tmp_product_0[21]),
        .O(tmp_product_i_17__0_n_0));
  (* HLUTNM = "lutpair250" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_18__0
       (.I0(add_ln36_10_reg_1178[19]),
        .I1(Q[20]),
        .I2(tmp_product_0[20]),
        .O(tmp_product_i_18__0_n_0));
  (* HLUTNM = "lutpair254" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_19__0
       (.I0(add_ln36_10_reg_1178[23]),
        .I1(Q[24]),
        .I2(tmp_product_0[24]),
        .I3(tmp_product_i_15__0_n_0),
        .O(tmp_product_i_19__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_1__0
       (.CI(tmp_product_i_2__0_n_0),
        .CO(NLW_tmp_product_i_1__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product_i_1__0_O_UNCONNECTED[3:1],O}),
        .S({1'b0,1'b0,1'b0,tmp_product_i_6__0_n_0}));
  (* HLUTNM = "lutpair253" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_20__0
       (.I0(add_ln36_10_reg_1178[22]),
        .I1(Q[23]),
        .I2(tmp_product_0[23]),
        .I3(tmp_product_i_16__0_n_0),
        .O(tmp_product_i_20__0_n_0));
  (* HLUTNM = "lutpair252" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_21__0
       (.I0(add_ln36_10_reg_1178[21]),
        .I1(Q[22]),
        .I2(tmp_product_0[22]),
        .I3(tmp_product_i_17__0_n_0),
        .O(tmp_product_i_21__0_n_0));
  (* HLUTNM = "lutpair251" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_22__0
       (.I0(add_ln36_10_reg_1178[20]),
        .I1(Q[21]),
        .I2(tmp_product_0[21]),
        .I3(tmp_product_i_18__0_n_0),
        .O(tmp_product_i_22__0_n_0));
  (* HLUTNM = "lutpair249" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_23__0
       (.I0(add_ln36_10_reg_1178[18]),
        .I1(Q[19]),
        .I2(tmp_product_0[19]),
        .O(tmp_product_i_23__0_n_0));
  (* HLUTNM = "lutpair248" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_24__0
       (.I0(add_ln36_10_reg_1178[17]),
        .I1(Q[18]),
        .I2(tmp_product_0[18]),
        .O(tmp_product_i_24__0_n_0));
  (* HLUTNM = "lutpair247" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_25__0
       (.I0(add_ln36_10_reg_1178[16]),
        .I1(Q[17]),
        .I2(tmp_product_0[17]),
        .O(tmp_product_i_25__0_n_0));
  (* HLUTNM = "lutpair246" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_26__0
       (.I0(add_ln36_10_reg_1178[15]),
        .I1(Q[16]),
        .I2(tmp_product_0[16]),
        .O(tmp_product_i_26__0_n_0));
  (* HLUTNM = "lutpair250" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_27__0
       (.I0(add_ln36_10_reg_1178[19]),
        .I1(Q[20]),
        .I2(tmp_product_0[20]),
        .I3(tmp_product_i_23__0_n_0),
        .O(tmp_product_i_27__0_n_0));
  (* HLUTNM = "lutpair249" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_28__0
       (.I0(add_ln36_10_reg_1178[18]),
        .I1(Q[19]),
        .I2(tmp_product_0[19]),
        .I3(tmp_product_i_24__0_n_0),
        .O(tmp_product_i_28__0_n_0));
  (* HLUTNM = "lutpair248" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_29__0
       (.I0(add_ln36_10_reg_1178[17]),
        .I1(Q[18]),
        .I2(tmp_product_0[18]),
        .I3(tmp_product_i_25__0_n_0),
        .O(tmp_product_i_29__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_2__0
       (.CI(tmp_product_i_3__0_n_0),
        .CO({tmp_product_i_2__0_n_0,tmp_product_i_2__0_n_1,tmp_product_i_2__0_n_2,tmp_product_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product_i_7__1_n_0,tmp_product_i_8__1_n_0,tmp_product_i_9__0_n_0,tmp_product_i_10__0_n_0}),
        .O(add_ln36_1_fu_749_p2[30:27]),
        .S({tmp_product_i_11__0_n_0,tmp_product_i_12__0_n_0,tmp_product_i_13__0_n_0,tmp_product_i_14__0_n_0}));
  (* HLUTNM = "lutpair247" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_30__0
       (.I0(add_ln36_10_reg_1178[16]),
        .I1(Q[17]),
        .I2(tmp_product_0[17]),
        .I3(tmp_product_i_26__0_n_0),
        .O(tmp_product_i_30__0_n_0));
  (* HLUTNM = "lutpair245" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_31__0
       (.I0(add_ln36_10_reg_1178[14]),
        .I1(Q[15]),
        .I2(tmp_product_0[15]),
        .O(tmp_product_i_31__0_n_0));
  (* HLUTNM = "lutpair244" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_32__0
       (.I0(add_ln36_10_reg_1178[13]),
        .I1(Q[14]),
        .I2(tmp_product_0[14]),
        .O(tmp_product_i_32__0_n_0));
  (* HLUTNM = "lutpair243" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_33__0
       (.I0(add_ln36_10_reg_1178[12]),
        .I1(Q[13]),
        .I2(tmp_product_0[13]),
        .O(tmp_product_i_33__0_n_0));
  (* HLUTNM = "lutpair242" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_34__0
       (.I0(add_ln36_10_reg_1178[11]),
        .I1(Q[12]),
        .I2(tmp_product_0[12]),
        .O(tmp_product_i_34__0_n_0));
  (* HLUTNM = "lutpair246" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_35__0
       (.I0(add_ln36_10_reg_1178[15]),
        .I1(Q[16]),
        .I2(tmp_product_0[16]),
        .I3(tmp_product_i_31__0_n_0),
        .O(tmp_product_i_35__0_n_0));
  (* HLUTNM = "lutpair245" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_36
       (.I0(add_ln36_10_reg_1178[14]),
        .I1(Q[15]),
        .I2(tmp_product_0[15]),
        .I3(tmp_product_i_32__0_n_0),
        .O(tmp_product_i_36_n_0));
  (* HLUTNM = "lutpair244" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_37
       (.I0(add_ln36_10_reg_1178[13]),
        .I1(Q[14]),
        .I2(tmp_product_0[14]),
        .I3(tmp_product_i_33__0_n_0),
        .O(tmp_product_i_37_n_0));
  (* HLUTNM = "lutpair243" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_38
       (.I0(add_ln36_10_reg_1178[12]),
        .I1(Q[13]),
        .I2(tmp_product_0[13]),
        .I3(tmp_product_i_34__0_n_0),
        .O(tmp_product_i_38_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_3__0
       (.CI(tmp_product_i_4__0_n_0),
        .CO({tmp_product_i_3__0_n_0,tmp_product_i_3__0_n_1,tmp_product_i_3__0_n_2,tmp_product_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product_i_15__0_n_0,tmp_product_i_16__0_n_0,tmp_product_i_17__0_n_0,tmp_product_i_18__0_n_0}),
        .O(add_ln36_1_fu_749_p2[26:23]),
        .S({tmp_product_i_19__0_n_0,tmp_product_i_20__0_n_0,tmp_product_i_21__0_n_0,tmp_product_i_22__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_4__0
       (.CI(tmp_product_i_5__0_n_0),
        .CO({tmp_product_i_4__0_n_0,tmp_product_i_4__0_n_1,tmp_product_i_4__0_n_2,tmp_product_i_4__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product_i_23__0_n_0,tmp_product_i_24__0_n_0,tmp_product_i_25__0_n_0,tmp_product_i_26__0_n_0}),
        .O(add_ln36_1_fu_749_p2[22:19]),
        .S({tmp_product_i_27__0_n_0,tmp_product_i_28__0_n_0,tmp_product_i_29__0_n_0,tmp_product_i_30__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_5__0
       (.CI(tmp_product__0_i_1__0_n_0),
        .CO({tmp_product_i_5__0_n_0,tmp_product_i_5__0_n_1,tmp_product_i_5__0_n_2,tmp_product_i_5__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product_i_31__0_n_0,tmp_product_i_32__0_n_0,tmp_product_i_33__0_n_0,tmp_product_i_34__0_n_0}),
        .O(add_ln36_1_fu_749_p2[18:15]),
        .S({tmp_product_i_35__0_n_0,tmp_product_i_36_n_0,tmp_product_i_37_n_0,tmp_product_i_38_n_0}));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    tmp_product_i_6__0
       (.I0(tmp_product_0[28]),
        .I1(Q[28]),
        .I2(add_ln36_10_reg_1178[27]),
        .I3(Q[29]),
        .I4(add_ln36_10_reg_1178[28]),
        .I5(tmp_product_0[29]),
        .O(tmp_product_i_6__0_n_0));
  (* HLUTNM = "lutpair257" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_7__1
       (.I0(add_ln36_10_reg_1178[26]),
        .I1(Q[27]),
        .I2(tmp_product_0[27]),
        .O(tmp_product_i_7__1_n_0));
  (* HLUTNM = "lutpair256" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_8__1
       (.I0(add_ln36_10_reg_1178[25]),
        .I1(Q[26]),
        .I2(tmp_product_0[26]),
        .O(tmp_product_i_8__1_n_0));
  (* HLUTNM = "lutpair255" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_9__0
       (.I0(add_ln36_10_reg_1178[24]),
        .I1(Q[25]),
        .I2(tmp_product_0[25]),
        .O(tmp_product_i_9__0_n_0));
endmodule

(* ORIG_REF_NAME = "toyuv_mul_32s_34ns_65_2_1" *) 
module design_1_toyuv_0_0_toyuv_mul_32s_34ns_65_2_1_37
   (ap_block_pp0_stage0_subdone,
    O,
    D,
    buff0_reg__0_0,
    ap_clk,
    A,
    ap_block_pp0_stage0_11001,
    Q,
    mul_ln37_1_reg_1188,
    tmp_product_0,
    add_ln36_10_reg_1178);
  output ap_block_pp0_stage0_subdone;
  output [0:0]O;
  output [48:0]D;
  output [15:0]buff0_reg__0_0;
  input ap_clk;
  input [0:0]A;
  input ap_block_pp0_stage0_11001;
  input [30:0]Q;
  input [30:0]mul_ln37_1_reg_1188;
  input [25:0]tmp_product_0;
  input [1:0]add_ln36_10_reg_1178;

  wire [0:0]A;
  wire [48:0]D;
  wire [0:0]O;
  wire [30:0]Q;
  wire [1:0]add_ln36_10_reg_1178;
  wire [30:1]add_ln37_1_fu_766_p2;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_0 ;
  wire [15:0]buff0_reg__0_0;
  wire buff0_reg__0_n_100;
  wire buff0_reg__0_n_101;
  wire buff0_reg__0_n_102;
  wire buff0_reg__0_n_103;
  wire buff0_reg__0_n_104;
  wire buff0_reg__0_n_105;
  wire buff0_reg__0_n_58;
  wire buff0_reg__0_n_59;
  wire buff0_reg__0_n_60;
  wire buff0_reg__0_n_61;
  wire buff0_reg__0_n_62;
  wire buff0_reg__0_n_63;
  wire buff0_reg__0_n_64;
  wire buff0_reg__0_n_65;
  wire buff0_reg__0_n_66;
  wire buff0_reg__0_n_67;
  wire buff0_reg__0_n_68;
  wire buff0_reg__0_n_69;
  wire buff0_reg__0_n_70;
  wire buff0_reg__0_n_71;
  wire buff0_reg__0_n_72;
  wire buff0_reg__0_n_73;
  wire buff0_reg__0_n_74;
  wire buff0_reg__0_n_75;
  wire buff0_reg__0_n_76;
  wire buff0_reg__0_n_77;
  wire buff0_reg__0_n_78;
  wire buff0_reg__0_n_79;
  wire buff0_reg__0_n_80;
  wire buff0_reg__0_n_81;
  wire buff0_reg__0_n_82;
  wire buff0_reg__0_n_83;
  wire buff0_reg__0_n_84;
  wire buff0_reg__0_n_85;
  wire buff0_reg__0_n_86;
  wire buff0_reg__0_n_87;
  wire buff0_reg__0_n_88;
  wire buff0_reg__0_n_89;
  wire buff0_reg__0_n_90;
  wire buff0_reg__0_n_91;
  wire buff0_reg__0_n_92;
  wire buff0_reg__0_n_93;
  wire buff0_reg__0_n_94;
  wire buff0_reg__0_n_95;
  wire buff0_reg__0_n_96;
  wire buff0_reg__0_n_97;
  wire buff0_reg__0_n_98;
  wire buff0_reg__0_n_99;
  wire \buff0_reg_n_0_[0] ;
  wire \buff0_reg_n_0_[10] ;
  wire \buff0_reg_n_0_[11] ;
  wire \buff0_reg_n_0_[12] ;
  wire \buff0_reg_n_0_[13] ;
  wire \buff0_reg_n_0_[14] ;
  wire \buff0_reg_n_0_[15] ;
  wire \buff0_reg_n_0_[16] ;
  wire \buff0_reg_n_0_[1] ;
  wire \buff0_reg_n_0_[2] ;
  wire \buff0_reg_n_0_[3] ;
  wire \buff0_reg_n_0_[4] ;
  wire \buff0_reg_n_0_[5] ;
  wire \buff0_reg_n_0_[6] ;
  wire \buff0_reg_n_0_[7] ;
  wire \buff0_reg_n_0_[8] ;
  wire \buff0_reg_n_0_[9] ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [30:0]mul_ln37_1_reg_1188;
  wire \mul_ln37_2_reg_1272[19]_i_2_n_0 ;
  wire \mul_ln37_2_reg_1272[19]_i_3_n_0 ;
  wire \mul_ln37_2_reg_1272[19]_i_4_n_0 ;
  wire \mul_ln37_2_reg_1272[23]_i_2_n_0 ;
  wire \mul_ln37_2_reg_1272[23]_i_3_n_0 ;
  wire \mul_ln37_2_reg_1272[23]_i_4_n_0 ;
  wire \mul_ln37_2_reg_1272[23]_i_5_n_0 ;
  wire \mul_ln37_2_reg_1272[27]_i_2_n_0 ;
  wire \mul_ln37_2_reg_1272[27]_i_3_n_0 ;
  wire \mul_ln37_2_reg_1272[27]_i_4_n_0 ;
  wire \mul_ln37_2_reg_1272[27]_i_5_n_0 ;
  wire \mul_ln37_2_reg_1272[31]_i_2_n_0 ;
  wire \mul_ln37_2_reg_1272[31]_i_3_n_0 ;
  wire \mul_ln37_2_reg_1272[31]_i_4_n_0 ;
  wire \mul_ln37_2_reg_1272[31]_i_5_n_0 ;
  wire \mul_ln37_2_reg_1272[35]_i_2_n_0 ;
  wire \mul_ln37_2_reg_1272[35]_i_3_n_0 ;
  wire \mul_ln37_2_reg_1272[35]_i_4_n_0 ;
  wire \mul_ln37_2_reg_1272[35]_i_5_n_0 ;
  wire \mul_ln37_2_reg_1272[39]_i_2_n_0 ;
  wire \mul_ln37_2_reg_1272[39]_i_3_n_0 ;
  wire \mul_ln37_2_reg_1272[39]_i_4_n_0 ;
  wire \mul_ln37_2_reg_1272[39]_i_5_n_0 ;
  wire \mul_ln37_2_reg_1272[43]_i_2_n_0 ;
  wire \mul_ln37_2_reg_1272[43]_i_3_n_0 ;
  wire \mul_ln37_2_reg_1272[43]_i_4_n_0 ;
  wire \mul_ln37_2_reg_1272[43]_i_5_n_0 ;
  wire \mul_ln37_2_reg_1272[47]_i_2_n_0 ;
  wire \mul_ln37_2_reg_1272[47]_i_3_n_0 ;
  wire \mul_ln37_2_reg_1272[47]_i_4_n_0 ;
  wire \mul_ln37_2_reg_1272[47]_i_5_n_0 ;
  wire \mul_ln37_2_reg_1272[48]_i_2_n_0 ;
  wire \mul_ln37_2_reg_1272[48]_i_3_n_0 ;
  wire \mul_ln37_2_reg_1272[48]_i_4_n_0 ;
  wire \mul_ln37_2_reg_1272[48]_i_5_n_0 ;
  wire \mul_ln37_2_reg_1272[52]_i_2_n_0 ;
  wire \mul_ln37_2_reg_1272[52]_i_3_n_0 ;
  wire \mul_ln37_2_reg_1272[52]_i_4_n_0 ;
  wire \mul_ln37_2_reg_1272[52]_i_5_n_0 ;
  wire \mul_ln37_2_reg_1272[56]_i_2_n_0 ;
  wire \mul_ln37_2_reg_1272[56]_i_3_n_0 ;
  wire \mul_ln37_2_reg_1272[56]_i_4_n_0 ;
  wire \mul_ln37_2_reg_1272[56]_i_5_n_0 ;
  wire \mul_ln37_2_reg_1272[60]_i_2_n_0 ;
  wire \mul_ln37_2_reg_1272[60]_i_3_n_0 ;
  wire \mul_ln37_2_reg_1272[60]_i_4_n_0 ;
  wire \mul_ln37_2_reg_1272[60]_i_5_n_0 ;
  wire \mul_ln37_2_reg_1272_reg[19]_i_1_n_0 ;
  wire \mul_ln37_2_reg_1272_reg[19]_i_1_n_1 ;
  wire \mul_ln37_2_reg_1272_reg[19]_i_1_n_2 ;
  wire \mul_ln37_2_reg_1272_reg[19]_i_1_n_3 ;
  wire \mul_ln37_2_reg_1272_reg[23]_i_1_n_0 ;
  wire \mul_ln37_2_reg_1272_reg[23]_i_1_n_1 ;
  wire \mul_ln37_2_reg_1272_reg[23]_i_1_n_2 ;
  wire \mul_ln37_2_reg_1272_reg[23]_i_1_n_3 ;
  wire \mul_ln37_2_reg_1272_reg[27]_i_1_n_0 ;
  wire \mul_ln37_2_reg_1272_reg[27]_i_1_n_1 ;
  wire \mul_ln37_2_reg_1272_reg[27]_i_1_n_2 ;
  wire \mul_ln37_2_reg_1272_reg[27]_i_1_n_3 ;
  wire \mul_ln37_2_reg_1272_reg[31]_i_1_n_0 ;
  wire \mul_ln37_2_reg_1272_reg[31]_i_1_n_1 ;
  wire \mul_ln37_2_reg_1272_reg[31]_i_1_n_2 ;
  wire \mul_ln37_2_reg_1272_reg[31]_i_1_n_3 ;
  wire \mul_ln37_2_reg_1272_reg[35]_i_1_n_0 ;
  wire \mul_ln37_2_reg_1272_reg[35]_i_1_n_1 ;
  wire \mul_ln37_2_reg_1272_reg[35]_i_1_n_2 ;
  wire \mul_ln37_2_reg_1272_reg[35]_i_1_n_3 ;
  wire \mul_ln37_2_reg_1272_reg[39]_i_1_n_0 ;
  wire \mul_ln37_2_reg_1272_reg[39]_i_1_n_1 ;
  wire \mul_ln37_2_reg_1272_reg[39]_i_1_n_2 ;
  wire \mul_ln37_2_reg_1272_reg[39]_i_1_n_3 ;
  wire \mul_ln37_2_reg_1272_reg[43]_i_1_n_0 ;
  wire \mul_ln37_2_reg_1272_reg[43]_i_1_n_1 ;
  wire \mul_ln37_2_reg_1272_reg[43]_i_1_n_2 ;
  wire \mul_ln37_2_reg_1272_reg[43]_i_1_n_3 ;
  wire \mul_ln37_2_reg_1272_reg[47]_i_1_n_0 ;
  wire \mul_ln37_2_reg_1272_reg[47]_i_1_n_1 ;
  wire \mul_ln37_2_reg_1272_reg[47]_i_1_n_2 ;
  wire \mul_ln37_2_reg_1272_reg[47]_i_1_n_3 ;
  wire \mul_ln37_2_reg_1272_reg[48]_i_1_n_0 ;
  wire \mul_ln37_2_reg_1272_reg[48]_i_1_n_1 ;
  wire \mul_ln37_2_reg_1272_reg[48]_i_1_n_2 ;
  wire \mul_ln37_2_reg_1272_reg[48]_i_1_n_3 ;
  wire \mul_ln37_2_reg_1272_reg[52]_i_1_n_0 ;
  wire \mul_ln37_2_reg_1272_reg[52]_i_1_n_1 ;
  wire \mul_ln37_2_reg_1272_reg[52]_i_1_n_2 ;
  wire \mul_ln37_2_reg_1272_reg[52]_i_1_n_3 ;
  wire \mul_ln37_2_reg_1272_reg[56]_i_1_n_0 ;
  wire \mul_ln37_2_reg_1272_reg[56]_i_1_n_1 ;
  wire \mul_ln37_2_reg_1272_reg[56]_i_1_n_2 ;
  wire \mul_ln37_2_reg_1272_reg[56]_i_1_n_3 ;
  wire \mul_ln37_2_reg_1272_reg[60]_i_1_n_0 ;
  wire \mul_ln37_2_reg_1272_reg[60]_i_1_n_1 ;
  wire \mul_ln37_2_reg_1272_reg[60]_i_1_n_2 ;
  wire \mul_ln37_2_reg_1272_reg[60]_i_1_n_3 ;
  wire \tmp_3_cast2_reg_1278[15]_i_2_n_0 ;
  wire [25:0]tmp_product_0;
  wire tmp_product__0_i_10__1_n_0;
  wire tmp_product__0_i_11__1_n_0;
  wire tmp_product__0_i_12__1_n_0;
  wire tmp_product__0_i_13__1_n_0;
  wire tmp_product__0_i_14__1_n_0;
  wire tmp_product__0_i_15__1_n_0;
  wire tmp_product__0_i_16__1_n_0;
  wire tmp_product__0_i_17__1_n_0;
  wire tmp_product__0_i_18__1_n_0;
  wire tmp_product__0_i_19__1_n_0;
  wire tmp_product__0_i_1__1_n_0;
  wire tmp_product__0_i_1__1_n_1;
  wire tmp_product__0_i_1__1_n_2;
  wire tmp_product__0_i_1__1_n_3;
  wire tmp_product__0_i_20__1_n_0;
  wire tmp_product__0_i_21__1_n_0;
  wire tmp_product__0_i_22__1_n_0;
  wire tmp_product__0_i_23__0_n_0;
  wire tmp_product__0_i_24__0_n_0;
  wire tmp_product__0_i_25__1_n_0;
  wire tmp_product__0_i_26__1_n_0;
  wire tmp_product__0_i_27__1_n_0;
  wire tmp_product__0_i_28__1_n_0;
  wire tmp_product__0_i_2__1_n_0;
  wire tmp_product__0_i_2__1_n_1;
  wire tmp_product__0_i_2__1_n_2;
  wire tmp_product__0_i_2__1_n_3;
  wire tmp_product__0_i_3__1_n_0;
  wire tmp_product__0_i_3__1_n_1;
  wire tmp_product__0_i_3__1_n_2;
  wire tmp_product__0_i_3__1_n_3;
  wire tmp_product__0_i_5__1_n_0;
  wire tmp_product__0_i_6__1_n_0;
  wire tmp_product__0_i_7__1_n_0;
  wire tmp_product__0_i_8__1_n_0;
  wire tmp_product__0_i_9__1_n_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_i_10__1_n_0;
  wire tmp_product_i_11__1_n_0;
  wire tmp_product_i_12__1_n_0;
  wire tmp_product_i_13__1_n_0;
  wire tmp_product_i_14__1_n_0;
  wire tmp_product_i_15__1_n_0;
  wire tmp_product_i_16__1_n_0;
  wire tmp_product_i_17__1_n_0;
  wire tmp_product_i_18__1_n_0;
  wire tmp_product_i_19__1_n_0;
  wire tmp_product_i_1__1_n_3;
  wire tmp_product_i_20__1_n_0;
  wire tmp_product_i_21__1_n_0;
  wire tmp_product_i_22__1_n_0;
  wire tmp_product_i_23__1_n_0;
  wire tmp_product_i_24__1_n_0;
  wire tmp_product_i_25__1_n_0;
  wire tmp_product_i_26__1_n_0;
  wire tmp_product_i_27__1_n_0;
  wire tmp_product_i_28__1_n_0;
  wire tmp_product_i_29__1_n_0;
  wire tmp_product_i_2__1_n_0;
  wire tmp_product_i_2__1_n_1;
  wire tmp_product_i_2__1_n_2;
  wire tmp_product_i_2__1_n_3;
  wire tmp_product_i_30__1_n_0;
  wire tmp_product_i_31__1_n_0;
  wire tmp_product_i_32__1_n_0;
  wire tmp_product_i_33__1_n_0;
  wire tmp_product_i_34__1_n_0;
  wire tmp_product_i_35__1_n_0;
  wire tmp_product_i_36__0_n_0;
  wire tmp_product_i_37__0_n_0;
  wire tmp_product_i_38__0_n_0;
  wire tmp_product_i_39_n_0;
  wire tmp_product_i_3__1_n_0;
  wire tmp_product_i_3__1_n_1;
  wire tmp_product_i_3__1_n_2;
  wire tmp_product_i_3__1_n_3;
  wire tmp_product_i_40_n_0;
  wire tmp_product_i_4__1_n_0;
  wire tmp_product_i_4__1_n_1;
  wire tmp_product_i_4__1_n_2;
  wire tmp_product_i_4__1_n_3;
  wire tmp_product_i_5__1_n_0;
  wire tmp_product_i_5__1_n_1;
  wire tmp_product_i_5__1_n_2;
  wire tmp_product_i_5__1_n_3;
  wire tmp_product_i_6__1_n_0;
  wire tmp_product_i_7__0_n_0;
  wire tmp_product_i_8__0_n_0;
  wire tmp_product_i_9__1_n_0;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__0_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_tmp_3_cast2_reg_1278_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_3_cast2_reg_1278_reg[15]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [3:1]NLW_tmp_product_i_1__1_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product_i_1__1_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_block_pp0_stage0_11001),
        .O(ap_block_pp0_stage0_subdone));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x17 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({O,O,O,O,add_ln37_1_fu_766_p2[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_105),
        .Q(\buff0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_95),
        .Q(\buff0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_94),
        .Q(\buff0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_93),
        .Q(\buff0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_92),
        .Q(\buff0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_91),
        .Q(\buff0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_90),
        .Q(\buff0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_89),
        .Q(\buff0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_104),
        .Q(\buff0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_103),
        .Q(\buff0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_102),
        .Q(\buff0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_101),
        .Q(\buff0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_100),
        .Q(\buff0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_99),
        .Q(\buff0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_98),
        .Q(\buff0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_97),
        .Q(\buff0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_96),
        .Q(\buff0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x17 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln37_1_fu_766_p2[16:1],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__0_n_58,buff0_reg__0_n_59,buff0_reg__0_n_60,buff0_reg__0_n_61,buff0_reg__0_n_62,buff0_reg__0_n_63,buff0_reg__0_n_64,buff0_reg__0_n_65,buff0_reg__0_n_66,buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69,buff0_reg__0_n_70,buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73,buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77,buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81,buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85,buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89,buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[19]_i_2 
       (.I0(buff0_reg__0_n_103),
        .I1(\buff0_reg_n_0_[2] ),
        .O(\mul_ln37_2_reg_1272[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[19]_i_3 
       (.I0(buff0_reg__0_n_104),
        .I1(\buff0_reg_n_0_[1] ),
        .O(\mul_ln37_2_reg_1272[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[19]_i_4 
       (.I0(buff0_reg__0_n_105),
        .I1(\buff0_reg_n_0_[0] ),
        .O(\mul_ln37_2_reg_1272[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[23]_i_2 
       (.I0(buff0_reg__0_n_99),
        .I1(\buff0_reg_n_0_[6] ),
        .O(\mul_ln37_2_reg_1272[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[23]_i_3 
       (.I0(buff0_reg__0_n_100),
        .I1(\buff0_reg_n_0_[5] ),
        .O(\mul_ln37_2_reg_1272[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[23]_i_4 
       (.I0(buff0_reg__0_n_101),
        .I1(\buff0_reg_n_0_[4] ),
        .O(\mul_ln37_2_reg_1272[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[23]_i_5 
       (.I0(buff0_reg__0_n_102),
        .I1(\buff0_reg_n_0_[3] ),
        .O(\mul_ln37_2_reg_1272[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[27]_i_2 
       (.I0(buff0_reg__0_n_95),
        .I1(\buff0_reg_n_0_[10] ),
        .O(\mul_ln37_2_reg_1272[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[27]_i_3 
       (.I0(buff0_reg__0_n_96),
        .I1(\buff0_reg_n_0_[9] ),
        .O(\mul_ln37_2_reg_1272[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[27]_i_4 
       (.I0(buff0_reg__0_n_97),
        .I1(\buff0_reg_n_0_[8] ),
        .O(\mul_ln37_2_reg_1272[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[27]_i_5 
       (.I0(buff0_reg__0_n_98),
        .I1(\buff0_reg_n_0_[7] ),
        .O(\mul_ln37_2_reg_1272[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[31]_i_2 
       (.I0(buff0_reg__0_n_91),
        .I1(\buff0_reg_n_0_[14] ),
        .O(\mul_ln37_2_reg_1272[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[31]_i_3 
       (.I0(buff0_reg__0_n_92),
        .I1(\buff0_reg_n_0_[13] ),
        .O(\mul_ln37_2_reg_1272[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[31]_i_4 
       (.I0(buff0_reg__0_n_93),
        .I1(\buff0_reg_n_0_[12] ),
        .O(\mul_ln37_2_reg_1272[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[31]_i_5 
       (.I0(buff0_reg__0_n_94),
        .I1(\buff0_reg_n_0_[11] ),
        .O(\mul_ln37_2_reg_1272[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[35]_i_2 
       (.I0(buff0_reg__0_n_87),
        .I1(buff0_reg_n_104),
        .O(\mul_ln37_2_reg_1272[35]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[35]_i_3 
       (.I0(buff0_reg__0_n_88),
        .I1(buff0_reg_n_105),
        .O(\mul_ln37_2_reg_1272[35]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[35]_i_4 
       (.I0(buff0_reg__0_n_89),
        .I1(\buff0_reg_n_0_[16] ),
        .O(\mul_ln37_2_reg_1272[35]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[35]_i_5 
       (.I0(buff0_reg__0_n_90),
        .I1(\buff0_reg_n_0_[15] ),
        .O(\mul_ln37_2_reg_1272[35]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[39]_i_2 
       (.I0(buff0_reg__0_n_83),
        .I1(buff0_reg_n_100),
        .O(\mul_ln37_2_reg_1272[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[39]_i_3 
       (.I0(buff0_reg__0_n_84),
        .I1(buff0_reg_n_101),
        .O(\mul_ln37_2_reg_1272[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[39]_i_4 
       (.I0(buff0_reg__0_n_85),
        .I1(buff0_reg_n_102),
        .O(\mul_ln37_2_reg_1272[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[39]_i_5 
       (.I0(buff0_reg__0_n_86),
        .I1(buff0_reg_n_103),
        .O(\mul_ln37_2_reg_1272[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[43]_i_2 
       (.I0(buff0_reg__0_n_79),
        .I1(buff0_reg_n_96),
        .O(\mul_ln37_2_reg_1272[43]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[43]_i_3 
       (.I0(buff0_reg__0_n_80),
        .I1(buff0_reg_n_97),
        .O(\mul_ln37_2_reg_1272[43]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[43]_i_4 
       (.I0(buff0_reg__0_n_81),
        .I1(buff0_reg_n_98),
        .O(\mul_ln37_2_reg_1272[43]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[43]_i_5 
       (.I0(buff0_reg__0_n_82),
        .I1(buff0_reg_n_99),
        .O(\mul_ln37_2_reg_1272[43]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[47]_i_2 
       (.I0(buff0_reg__0_n_75),
        .I1(buff0_reg_n_92),
        .O(\mul_ln37_2_reg_1272[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[47]_i_3 
       (.I0(buff0_reg__0_n_76),
        .I1(buff0_reg_n_93),
        .O(\mul_ln37_2_reg_1272[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[47]_i_4 
       (.I0(buff0_reg__0_n_77),
        .I1(buff0_reg_n_94),
        .O(\mul_ln37_2_reg_1272[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[47]_i_5 
       (.I0(buff0_reg__0_n_78),
        .I1(buff0_reg_n_95),
        .O(\mul_ln37_2_reg_1272[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[48]_i_2 
       (.I0(buff0_reg__0_n_71),
        .I1(buff0_reg_n_88),
        .O(\mul_ln37_2_reg_1272[48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[48]_i_3 
       (.I0(buff0_reg__0_n_72),
        .I1(buff0_reg_n_89),
        .O(\mul_ln37_2_reg_1272[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[48]_i_4 
       (.I0(buff0_reg__0_n_73),
        .I1(buff0_reg_n_90),
        .O(\mul_ln37_2_reg_1272[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[48]_i_5 
       (.I0(buff0_reg__0_n_74),
        .I1(buff0_reg_n_91),
        .O(\mul_ln37_2_reg_1272[48]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[52]_i_2 
       (.I0(buff0_reg__0_n_67),
        .I1(buff0_reg_n_84),
        .O(\mul_ln37_2_reg_1272[52]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[52]_i_3 
       (.I0(buff0_reg__0_n_68),
        .I1(buff0_reg_n_85),
        .O(\mul_ln37_2_reg_1272[52]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[52]_i_4 
       (.I0(buff0_reg__0_n_69),
        .I1(buff0_reg_n_86),
        .O(\mul_ln37_2_reg_1272[52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[52]_i_5 
       (.I0(buff0_reg__0_n_70),
        .I1(buff0_reg_n_87),
        .O(\mul_ln37_2_reg_1272[52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[56]_i_2 
       (.I0(buff0_reg__0_n_63),
        .I1(buff0_reg_n_80),
        .O(\mul_ln37_2_reg_1272[56]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[56]_i_3 
       (.I0(buff0_reg__0_n_64),
        .I1(buff0_reg_n_81),
        .O(\mul_ln37_2_reg_1272[56]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[56]_i_4 
       (.I0(buff0_reg__0_n_65),
        .I1(buff0_reg_n_82),
        .O(\mul_ln37_2_reg_1272[56]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[56]_i_5 
       (.I0(buff0_reg__0_n_66),
        .I1(buff0_reg_n_83),
        .O(\mul_ln37_2_reg_1272[56]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[60]_i_2 
       (.I0(buff0_reg__0_n_59),
        .I1(buff0_reg_n_76),
        .O(\mul_ln37_2_reg_1272[60]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[60]_i_3 
       (.I0(buff0_reg__0_n_60),
        .I1(buff0_reg_n_77),
        .O(\mul_ln37_2_reg_1272[60]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[60]_i_4 
       (.I0(buff0_reg__0_n_61),
        .I1(buff0_reg_n_78),
        .O(\mul_ln37_2_reg_1272[60]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln37_2_reg_1272[60]_i_5 
       (.I0(buff0_reg__0_n_62),
        .I1(buff0_reg_n_79),
        .O(\mul_ln37_2_reg_1272[60]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln37_2_reg_1272_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln37_2_reg_1272_reg[19]_i_1_n_0 ,\mul_ln37_2_reg_1272_reg[19]_i_1_n_1 ,\mul_ln37_2_reg_1272_reg[19]_i_1_n_2 ,\mul_ln37_2_reg_1272_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln37_2_reg_1272[19]_i_2_n_0 ,\mul_ln37_2_reg_1272[19]_i_3_n_0 ,\mul_ln37_2_reg_1272[19]_i_4_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln37_2_reg_1272_reg[23]_i_1 
       (.CI(\mul_ln37_2_reg_1272_reg[19]_i_1_n_0 ),
        .CO({\mul_ln37_2_reg_1272_reg[23]_i_1_n_0 ,\mul_ln37_2_reg_1272_reg[23]_i_1_n_1 ,\mul_ln37_2_reg_1272_reg[23]_i_1_n_2 ,\mul_ln37_2_reg_1272_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102}),
        .O(D[23:20]),
        .S({\mul_ln37_2_reg_1272[23]_i_2_n_0 ,\mul_ln37_2_reg_1272[23]_i_3_n_0 ,\mul_ln37_2_reg_1272[23]_i_4_n_0 ,\mul_ln37_2_reg_1272[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln37_2_reg_1272_reg[27]_i_1 
       (.CI(\mul_ln37_2_reg_1272_reg[23]_i_1_n_0 ),
        .CO({\mul_ln37_2_reg_1272_reg[27]_i_1_n_0 ,\mul_ln37_2_reg_1272_reg[27]_i_1_n_1 ,\mul_ln37_2_reg_1272_reg[27]_i_1_n_2 ,\mul_ln37_2_reg_1272_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98}),
        .O(D[27:24]),
        .S({\mul_ln37_2_reg_1272[27]_i_2_n_0 ,\mul_ln37_2_reg_1272[27]_i_3_n_0 ,\mul_ln37_2_reg_1272[27]_i_4_n_0 ,\mul_ln37_2_reg_1272[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln37_2_reg_1272_reg[31]_i_1 
       (.CI(\mul_ln37_2_reg_1272_reg[27]_i_1_n_0 ),
        .CO({\mul_ln37_2_reg_1272_reg[31]_i_1_n_0 ,\mul_ln37_2_reg_1272_reg[31]_i_1_n_1 ,\mul_ln37_2_reg_1272_reg[31]_i_1_n_2 ,\mul_ln37_2_reg_1272_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94}),
        .O(D[31:28]),
        .S({\mul_ln37_2_reg_1272[31]_i_2_n_0 ,\mul_ln37_2_reg_1272[31]_i_3_n_0 ,\mul_ln37_2_reg_1272[31]_i_4_n_0 ,\mul_ln37_2_reg_1272[31]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln37_2_reg_1272_reg[35]_i_1 
       (.CI(\mul_ln37_2_reg_1272_reg[31]_i_1_n_0 ),
        .CO({\mul_ln37_2_reg_1272_reg[35]_i_1_n_0 ,\mul_ln37_2_reg_1272_reg[35]_i_1_n_1 ,\mul_ln37_2_reg_1272_reg[35]_i_1_n_2 ,\mul_ln37_2_reg_1272_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89,buff0_reg__0_n_90}),
        .O(D[35:32]),
        .S({\mul_ln37_2_reg_1272[35]_i_2_n_0 ,\mul_ln37_2_reg_1272[35]_i_3_n_0 ,\mul_ln37_2_reg_1272[35]_i_4_n_0 ,\mul_ln37_2_reg_1272[35]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln37_2_reg_1272_reg[39]_i_1 
       (.CI(\mul_ln37_2_reg_1272_reg[35]_i_1_n_0 ),
        .CO({\mul_ln37_2_reg_1272_reg[39]_i_1_n_0 ,\mul_ln37_2_reg_1272_reg[39]_i_1_n_1 ,\mul_ln37_2_reg_1272_reg[39]_i_1_n_2 ,\mul_ln37_2_reg_1272_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85,buff0_reg__0_n_86}),
        .O(D[39:36]),
        .S({\mul_ln37_2_reg_1272[39]_i_2_n_0 ,\mul_ln37_2_reg_1272[39]_i_3_n_0 ,\mul_ln37_2_reg_1272[39]_i_4_n_0 ,\mul_ln37_2_reg_1272[39]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln37_2_reg_1272_reg[43]_i_1 
       (.CI(\mul_ln37_2_reg_1272_reg[39]_i_1_n_0 ),
        .CO({\mul_ln37_2_reg_1272_reg[43]_i_1_n_0 ,\mul_ln37_2_reg_1272_reg[43]_i_1_n_1 ,\mul_ln37_2_reg_1272_reg[43]_i_1_n_2 ,\mul_ln37_2_reg_1272_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81,buff0_reg__0_n_82}),
        .O(D[43:40]),
        .S({\mul_ln37_2_reg_1272[43]_i_2_n_0 ,\mul_ln37_2_reg_1272[43]_i_3_n_0 ,\mul_ln37_2_reg_1272[43]_i_4_n_0 ,\mul_ln37_2_reg_1272[43]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln37_2_reg_1272_reg[47]_i_1 
       (.CI(\mul_ln37_2_reg_1272_reg[43]_i_1_n_0 ),
        .CO({\mul_ln37_2_reg_1272_reg[47]_i_1_n_0 ,\mul_ln37_2_reg_1272_reg[47]_i_1_n_1 ,\mul_ln37_2_reg_1272_reg[47]_i_1_n_2 ,\mul_ln37_2_reg_1272_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77,buff0_reg__0_n_78}),
        .O(D[47:44]),
        .S({\mul_ln37_2_reg_1272[47]_i_2_n_0 ,\mul_ln37_2_reg_1272[47]_i_3_n_0 ,\mul_ln37_2_reg_1272[47]_i_4_n_0 ,\mul_ln37_2_reg_1272[47]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln37_2_reg_1272_reg[48]_i_1 
       (.CI(\mul_ln37_2_reg_1272_reg[47]_i_1_n_0 ),
        .CO({\mul_ln37_2_reg_1272_reg[48]_i_1_n_0 ,\mul_ln37_2_reg_1272_reg[48]_i_1_n_1 ,\mul_ln37_2_reg_1272_reg[48]_i_1_n_2 ,\mul_ln37_2_reg_1272_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73,buff0_reg__0_n_74}),
        .O({buff0_reg__0_0[2:0],D[48]}),
        .S({\mul_ln37_2_reg_1272[48]_i_2_n_0 ,\mul_ln37_2_reg_1272[48]_i_3_n_0 ,\mul_ln37_2_reg_1272[48]_i_4_n_0 ,\mul_ln37_2_reg_1272[48]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln37_2_reg_1272_reg[52]_i_1 
       (.CI(\mul_ln37_2_reg_1272_reg[48]_i_1_n_0 ),
        .CO({\mul_ln37_2_reg_1272_reg[52]_i_1_n_0 ,\mul_ln37_2_reg_1272_reg[52]_i_1_n_1 ,\mul_ln37_2_reg_1272_reg[52]_i_1_n_2 ,\mul_ln37_2_reg_1272_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69,buff0_reg__0_n_70}),
        .O(buff0_reg__0_0[6:3]),
        .S({\mul_ln37_2_reg_1272[52]_i_2_n_0 ,\mul_ln37_2_reg_1272[52]_i_3_n_0 ,\mul_ln37_2_reg_1272[52]_i_4_n_0 ,\mul_ln37_2_reg_1272[52]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln37_2_reg_1272_reg[56]_i_1 
       (.CI(\mul_ln37_2_reg_1272_reg[52]_i_1_n_0 ),
        .CO({\mul_ln37_2_reg_1272_reg[56]_i_1_n_0 ,\mul_ln37_2_reg_1272_reg[56]_i_1_n_1 ,\mul_ln37_2_reg_1272_reg[56]_i_1_n_2 ,\mul_ln37_2_reg_1272_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_63,buff0_reg__0_n_64,buff0_reg__0_n_65,buff0_reg__0_n_66}),
        .O(buff0_reg__0_0[10:7]),
        .S({\mul_ln37_2_reg_1272[56]_i_2_n_0 ,\mul_ln37_2_reg_1272[56]_i_3_n_0 ,\mul_ln37_2_reg_1272[56]_i_4_n_0 ,\mul_ln37_2_reg_1272[56]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln37_2_reg_1272_reg[60]_i_1 
       (.CI(\mul_ln37_2_reg_1272_reg[56]_i_1_n_0 ),
        .CO({\mul_ln37_2_reg_1272_reg[60]_i_1_n_0 ,\mul_ln37_2_reg_1272_reg[60]_i_1_n_1 ,\mul_ln37_2_reg_1272_reg[60]_i_1_n_2 ,\mul_ln37_2_reg_1272_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_59,buff0_reg__0_n_60,buff0_reg__0_n_61,buff0_reg__0_n_62}),
        .O(buff0_reg__0_0[14:11]),
        .S({\mul_ln37_2_reg_1272[60]_i_2_n_0 ,\mul_ln37_2_reg_1272[60]_i_3_n_0 ,\mul_ln37_2_reg_1272[60]_i_4_n_0 ,\mul_ln37_2_reg_1272[60]_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_3_cast2_reg_1278[15]_i_2 
       (.I0(buff0_reg__0_n_58),
        .I1(buff0_reg_n_75),
        .O(\tmp_3_cast2_reg_1278[15]_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_3_cast2_reg_1278_reg[15]_i_1 
       (.CI(\mul_ln37_2_reg_1272_reg[60]_i_1_n_0 ),
        .CO(\NLW_tmp_3_cast2_reg_1278_reg[15]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_3_cast2_reg_1278_reg[15]_i_1_O_UNCONNECTED [3:1],buff0_reg__0_0[15]}),
        .S({1'b0,1'b0,1'b0,\tmp_3_cast2_reg_1278[15]_i_2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({O,O,O,O,add_ln37_1_fu_766_p2[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln37_1_fu_766_p2[16:1],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  (* HLUTNM = "lutpair266" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_10__1
       (.I0(tmp_product_0[6]),
        .I1(mul_ln37_1_reg_1188[11]),
        .I2(Q[11]),
        .I3(tmp_product__0_i_6__1_n_0),
        .O(tmp_product__0_i_10__1_n_0));
  (* HLUTNM = "lutpair265" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_11__1
       (.I0(tmp_product_0[5]),
        .I1(mul_ln37_1_reg_1188[10]),
        .I2(Q[10]),
        .I3(tmp_product__0_i_7__1_n_0),
        .O(tmp_product__0_i_11__1_n_0));
  (* HLUTNM = "lutpair264" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_12__1
       (.I0(tmp_product_0[4]),
        .I1(mul_ln37_1_reg_1188[9]),
        .I2(Q[9]),
        .I3(tmp_product__0_i_8__1_n_0),
        .O(tmp_product__0_i_12__1_n_0));
  (* HLUTNM = "lutpair262" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_13__1
       (.I0(tmp_product_0[2]),
        .I1(mul_ln37_1_reg_1188[7]),
        .I2(Q[7]),
        .O(tmp_product__0_i_13__1_n_0));
  (* HLUTNM = "lutpair261" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_14__1
       (.I0(tmp_product_0[1]),
        .I1(mul_ln37_1_reg_1188[6]),
        .I2(Q[6]),
        .O(tmp_product__0_i_14__1_n_0));
  (* HLUTNM = "lutpair260" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_15__1
       (.I0(tmp_product_0[0]),
        .I1(mul_ln37_1_reg_1188[5]),
        .I2(Q[5]),
        .O(tmp_product__0_i_15__1_n_0));
  (* HLUTNM = "lutpair259" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_16__1
       (.I0(add_ln36_10_reg_1178[1]),
        .I1(mul_ln37_1_reg_1188[4]),
        .I2(Q[4]),
        .O(tmp_product__0_i_16__1_n_0));
  (* HLUTNM = "lutpair263" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_17__1
       (.I0(tmp_product_0[3]),
        .I1(mul_ln37_1_reg_1188[8]),
        .I2(Q[8]),
        .I3(tmp_product__0_i_13__1_n_0),
        .O(tmp_product__0_i_17__1_n_0));
  (* HLUTNM = "lutpair262" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_18__1
       (.I0(tmp_product_0[2]),
        .I1(mul_ln37_1_reg_1188[7]),
        .I2(Q[7]),
        .I3(tmp_product__0_i_14__1_n_0),
        .O(tmp_product__0_i_18__1_n_0));
  (* HLUTNM = "lutpair261" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_19__1
       (.I0(tmp_product_0[1]),
        .I1(mul_ln37_1_reg_1188[6]),
        .I2(Q[6]),
        .I3(tmp_product__0_i_15__1_n_0),
        .O(tmp_product__0_i_19__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__0_i_1__1
       (.CI(tmp_product__0_i_2__1_n_0),
        .CO({tmp_product__0_i_1__1_n_0,tmp_product__0_i_1__1_n_1,tmp_product__0_i_1__1_n_2,tmp_product__0_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_i_5__1_n_0,tmp_product__0_i_6__1_n_0,tmp_product__0_i_7__1_n_0,tmp_product__0_i_8__1_n_0}),
        .O(add_ln37_1_fu_766_p2[13:10]),
        .S({tmp_product__0_i_9__1_n_0,tmp_product__0_i_10__1_n_0,tmp_product__0_i_11__1_n_0,tmp_product__0_i_12__1_n_0}));
  (* HLUTNM = "lutpair260" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_20__1
       (.I0(tmp_product_0[0]),
        .I1(mul_ln37_1_reg_1188[5]),
        .I2(Q[5]),
        .I3(tmp_product__0_i_16__1_n_0),
        .O(tmp_product__0_i_20__1_n_0));
  (* HLUTNM = "lutpair258" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_21__1
       (.I0(add_ln36_10_reg_1178[0]),
        .I1(mul_ln37_1_reg_1188[3]),
        .I2(Q[3]),
        .O(tmp_product__0_i_21__1_n_0));
  (* HLUTNM = "lutpair294" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_i_22__1
       (.I0(mul_ln37_1_reg_1188[2]),
        .I1(Q[2]),
        .O(tmp_product__0_i_22__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_i_23__0
       (.I0(Q[1]),
        .I1(mul_ln37_1_reg_1188[1]),
        .O(tmp_product__0_i_23__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_i_24__0
       (.I0(Q[0]),
        .I1(mul_ln37_1_reg_1188[0]),
        .O(tmp_product__0_i_24__0_n_0));
  (* HLUTNM = "lutpair259" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_25__1
       (.I0(add_ln36_10_reg_1178[1]),
        .I1(mul_ln37_1_reg_1188[4]),
        .I2(Q[4]),
        .I3(tmp_product__0_i_21__1_n_0),
        .O(tmp_product__0_i_25__1_n_0));
  (* HLUTNM = "lutpair258" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_26__1
       (.I0(add_ln36_10_reg_1178[0]),
        .I1(mul_ln37_1_reg_1188[3]),
        .I2(Q[3]),
        .I3(tmp_product__0_i_22__1_n_0),
        .O(tmp_product__0_i_26__1_n_0));
  (* HLUTNM = "lutpair294" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    tmp_product__0_i_27__1
       (.I0(mul_ln37_1_reg_1188[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(mul_ln37_1_reg_1188[1]),
        .O(tmp_product__0_i_27__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__0_i_28__1
       (.I0(Q[0]),
        .I1(mul_ln37_1_reg_1188[0]),
        .I2(mul_ln37_1_reg_1188[1]),
        .I3(Q[1]),
        .O(tmp_product__0_i_28__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__0_i_2__1
       (.CI(tmp_product__0_i_3__1_n_0),
        .CO({tmp_product__0_i_2__1_n_0,tmp_product__0_i_2__1_n_1,tmp_product__0_i_2__1_n_2,tmp_product__0_i_2__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_i_13__1_n_0,tmp_product__0_i_14__1_n_0,tmp_product__0_i_15__1_n_0,tmp_product__0_i_16__1_n_0}),
        .O(add_ln37_1_fu_766_p2[9:6]),
        .S({tmp_product__0_i_17__1_n_0,tmp_product__0_i_18__1_n_0,tmp_product__0_i_19__1_n_0,tmp_product__0_i_20__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__0_i_3__1
       (.CI(1'b0),
        .CO({tmp_product__0_i_3__1_n_0,tmp_product__0_i_3__1_n_1,tmp_product__0_i_3__1_n_2,tmp_product__0_i_3__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_i_21__1_n_0,tmp_product__0_i_22__1_n_0,tmp_product__0_i_23__0_n_0,tmp_product__0_i_24__0_n_0}),
        .O(add_ln37_1_fu_766_p2[5:2]),
        .S({tmp_product__0_i_25__1_n_0,tmp_product__0_i_26__1_n_0,tmp_product__0_i_27__1_n_0,tmp_product__0_i_28__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_i_4__1
       (.I0(Q[0]),
        .I1(mul_ln37_1_reg_1188[0]),
        .O(add_ln37_1_fu_766_p2[1]));
  (* HLUTNM = "lutpair266" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_5__1
       (.I0(tmp_product_0[6]),
        .I1(mul_ln37_1_reg_1188[11]),
        .I2(Q[11]),
        .O(tmp_product__0_i_5__1_n_0));
  (* HLUTNM = "lutpair265" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_6__1
       (.I0(tmp_product_0[5]),
        .I1(mul_ln37_1_reg_1188[10]),
        .I2(Q[10]),
        .O(tmp_product__0_i_6__1_n_0));
  (* HLUTNM = "lutpair264" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_7__1
       (.I0(tmp_product_0[4]),
        .I1(mul_ln37_1_reg_1188[9]),
        .I2(Q[9]),
        .O(tmp_product__0_i_7__1_n_0));
  (* HLUTNM = "lutpair263" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_8__1
       (.I0(tmp_product_0[3]),
        .I1(mul_ln37_1_reg_1188[8]),
        .I2(Q[8]),
        .O(tmp_product__0_i_8__1_n_0));
  (* HLUTNM = "lutpair267" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_9__1
       (.I0(tmp_product_0[7]),
        .I1(mul_ln37_1_reg_1188[12]),
        .I2(Q[12]),
        .I3(tmp_product__0_i_5__1_n_0),
        .O(tmp_product__0_i_9__1_n_0));
  (* HLUTNM = "lutpair281" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_10__1
       (.I0(tmp_product_0[21]),
        .I1(mul_ln37_1_reg_1188[26]),
        .I2(Q[26]),
        .O(tmp_product_i_10__1_n_0));
  (* HLUTNM = "lutpair280" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_11__1
       (.I0(tmp_product_0[20]),
        .I1(mul_ln37_1_reg_1188[25]),
        .I2(Q[25]),
        .O(tmp_product_i_11__1_n_0));
  (* HLUTNM = "lutpair279" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_12__1
       (.I0(tmp_product_0[19]),
        .I1(mul_ln37_1_reg_1188[24]),
        .I2(Q[24]),
        .O(tmp_product_i_12__1_n_0));
  (* HLUTNM = "lutpair283" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_13__1
       (.I0(tmp_product_0[23]),
        .I1(mul_ln37_1_reg_1188[28]),
        .I2(Q[28]),
        .I3(tmp_product_i_9__1_n_0),
        .O(tmp_product_i_13__1_n_0));
  (* HLUTNM = "lutpair282" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_14__1
       (.I0(tmp_product_0[22]),
        .I1(mul_ln37_1_reg_1188[27]),
        .I2(Q[27]),
        .I3(tmp_product_i_10__1_n_0),
        .O(tmp_product_i_14__1_n_0));
  (* HLUTNM = "lutpair281" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_15__1
       (.I0(tmp_product_0[21]),
        .I1(mul_ln37_1_reg_1188[26]),
        .I2(Q[26]),
        .I3(tmp_product_i_11__1_n_0),
        .O(tmp_product_i_15__1_n_0));
  (* HLUTNM = "lutpair280" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_16__1
       (.I0(tmp_product_0[20]),
        .I1(mul_ln37_1_reg_1188[25]),
        .I2(Q[25]),
        .I3(tmp_product_i_12__1_n_0),
        .O(tmp_product_i_16__1_n_0));
  (* HLUTNM = "lutpair278" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_17__1
       (.I0(tmp_product_0[18]),
        .I1(mul_ln37_1_reg_1188[23]),
        .I2(Q[23]),
        .O(tmp_product_i_17__1_n_0));
  (* HLUTNM = "lutpair277" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_18__1
       (.I0(tmp_product_0[17]),
        .I1(mul_ln37_1_reg_1188[22]),
        .I2(Q[22]),
        .O(tmp_product_i_18__1_n_0));
  (* HLUTNM = "lutpair276" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_19__1
       (.I0(tmp_product_0[16]),
        .I1(mul_ln37_1_reg_1188[21]),
        .I2(Q[21]),
        .O(tmp_product_i_19__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_1__1
       (.CI(tmp_product_i_2__1_n_0),
        .CO({NLW_tmp_product_i_1__1_CO_UNCONNECTED[3:1],tmp_product_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_product_i_6__1_n_0}),
        .O({NLW_tmp_product_i_1__1_O_UNCONNECTED[3:2],O,add_ln37_1_fu_766_p2[30]}),
        .S({1'b0,1'b0,tmp_product_i_7__0_n_0,tmp_product_i_8__0_n_0}));
  (* HLUTNM = "lutpair275" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_20__1
       (.I0(tmp_product_0[15]),
        .I1(mul_ln37_1_reg_1188[20]),
        .I2(Q[20]),
        .O(tmp_product_i_20__1_n_0));
  (* HLUTNM = "lutpair279" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_21__1
       (.I0(tmp_product_0[19]),
        .I1(mul_ln37_1_reg_1188[24]),
        .I2(Q[24]),
        .I3(tmp_product_i_17__1_n_0),
        .O(tmp_product_i_21__1_n_0));
  (* HLUTNM = "lutpair278" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_22__1
       (.I0(tmp_product_0[18]),
        .I1(mul_ln37_1_reg_1188[23]),
        .I2(Q[23]),
        .I3(tmp_product_i_18__1_n_0),
        .O(tmp_product_i_22__1_n_0));
  (* HLUTNM = "lutpair277" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_23__1
       (.I0(tmp_product_0[17]),
        .I1(mul_ln37_1_reg_1188[22]),
        .I2(Q[22]),
        .I3(tmp_product_i_19__1_n_0),
        .O(tmp_product_i_23__1_n_0));
  (* HLUTNM = "lutpair276" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_24__1
       (.I0(tmp_product_0[16]),
        .I1(mul_ln37_1_reg_1188[21]),
        .I2(Q[21]),
        .I3(tmp_product_i_20__1_n_0),
        .O(tmp_product_i_24__1_n_0));
  (* HLUTNM = "lutpair274" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_25__1
       (.I0(tmp_product_0[14]),
        .I1(mul_ln37_1_reg_1188[19]),
        .I2(Q[19]),
        .O(tmp_product_i_25__1_n_0));
  (* HLUTNM = "lutpair273" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_26__1
       (.I0(tmp_product_0[13]),
        .I1(mul_ln37_1_reg_1188[18]),
        .I2(Q[18]),
        .O(tmp_product_i_26__1_n_0));
  (* HLUTNM = "lutpair272" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_27__1
       (.I0(tmp_product_0[12]),
        .I1(mul_ln37_1_reg_1188[17]),
        .I2(Q[17]),
        .O(tmp_product_i_27__1_n_0));
  (* HLUTNM = "lutpair271" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_28__1
       (.I0(tmp_product_0[11]),
        .I1(mul_ln37_1_reg_1188[16]),
        .I2(Q[16]),
        .O(tmp_product_i_28__1_n_0));
  (* HLUTNM = "lutpair275" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_29__1
       (.I0(tmp_product_0[15]),
        .I1(mul_ln37_1_reg_1188[20]),
        .I2(Q[20]),
        .I3(tmp_product_i_25__1_n_0),
        .O(tmp_product_i_29__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_2__1
       (.CI(tmp_product_i_3__1_n_0),
        .CO({tmp_product_i_2__1_n_0,tmp_product_i_2__1_n_1,tmp_product_i_2__1_n_2,tmp_product_i_2__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product_i_9__1_n_0,tmp_product_i_10__1_n_0,tmp_product_i_11__1_n_0,tmp_product_i_12__1_n_0}),
        .O(add_ln37_1_fu_766_p2[29:26]),
        .S({tmp_product_i_13__1_n_0,tmp_product_i_14__1_n_0,tmp_product_i_15__1_n_0,tmp_product_i_16__1_n_0}));
  (* HLUTNM = "lutpair274" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_30__1
       (.I0(tmp_product_0[14]),
        .I1(mul_ln37_1_reg_1188[19]),
        .I2(Q[19]),
        .I3(tmp_product_i_26__1_n_0),
        .O(tmp_product_i_30__1_n_0));
  (* HLUTNM = "lutpair273" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_31__1
       (.I0(tmp_product_0[13]),
        .I1(mul_ln37_1_reg_1188[18]),
        .I2(Q[18]),
        .I3(tmp_product_i_27__1_n_0),
        .O(tmp_product_i_31__1_n_0));
  (* HLUTNM = "lutpair272" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_32__1
       (.I0(tmp_product_0[12]),
        .I1(mul_ln37_1_reg_1188[17]),
        .I2(Q[17]),
        .I3(tmp_product_i_28__1_n_0),
        .O(tmp_product_i_32__1_n_0));
  (* HLUTNM = "lutpair270" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_33__1
       (.I0(tmp_product_0[10]),
        .I1(mul_ln37_1_reg_1188[15]),
        .I2(Q[15]),
        .O(tmp_product_i_33__1_n_0));
  (* HLUTNM = "lutpair269" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_34__1
       (.I0(tmp_product_0[9]),
        .I1(mul_ln37_1_reg_1188[14]),
        .I2(Q[14]),
        .O(tmp_product_i_34__1_n_0));
  (* HLUTNM = "lutpair268" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_35__1
       (.I0(tmp_product_0[8]),
        .I1(mul_ln37_1_reg_1188[13]),
        .I2(Q[13]),
        .O(tmp_product_i_35__1_n_0));
  (* HLUTNM = "lutpair267" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_36__0
       (.I0(tmp_product_0[7]),
        .I1(mul_ln37_1_reg_1188[12]),
        .I2(Q[12]),
        .O(tmp_product_i_36__0_n_0));
  (* HLUTNM = "lutpair271" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_37__0
       (.I0(tmp_product_0[11]),
        .I1(mul_ln37_1_reg_1188[16]),
        .I2(Q[16]),
        .I3(tmp_product_i_33__1_n_0),
        .O(tmp_product_i_37__0_n_0));
  (* HLUTNM = "lutpair270" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_38__0
       (.I0(tmp_product_0[10]),
        .I1(mul_ln37_1_reg_1188[15]),
        .I2(Q[15]),
        .I3(tmp_product_i_34__1_n_0),
        .O(tmp_product_i_38__0_n_0));
  (* HLUTNM = "lutpair269" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_39
       (.I0(tmp_product_0[9]),
        .I1(mul_ln37_1_reg_1188[14]),
        .I2(Q[14]),
        .I3(tmp_product_i_35__1_n_0),
        .O(tmp_product_i_39_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_3__1
       (.CI(tmp_product_i_4__1_n_0),
        .CO({tmp_product_i_3__1_n_0,tmp_product_i_3__1_n_1,tmp_product_i_3__1_n_2,tmp_product_i_3__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product_i_17__1_n_0,tmp_product_i_18__1_n_0,tmp_product_i_19__1_n_0,tmp_product_i_20__1_n_0}),
        .O(add_ln37_1_fu_766_p2[25:22]),
        .S({tmp_product_i_21__1_n_0,tmp_product_i_22__1_n_0,tmp_product_i_23__1_n_0,tmp_product_i_24__1_n_0}));
  (* HLUTNM = "lutpair268" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_40
       (.I0(tmp_product_0[8]),
        .I1(mul_ln37_1_reg_1188[13]),
        .I2(Q[13]),
        .I3(tmp_product_i_36__0_n_0),
        .O(tmp_product_i_40_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_4__1
       (.CI(tmp_product_i_5__1_n_0),
        .CO({tmp_product_i_4__1_n_0,tmp_product_i_4__1_n_1,tmp_product_i_4__1_n_2,tmp_product_i_4__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product_i_25__1_n_0,tmp_product_i_26__1_n_0,tmp_product_i_27__1_n_0,tmp_product_i_28__1_n_0}),
        .O(add_ln37_1_fu_766_p2[21:18]),
        .S({tmp_product_i_29__1_n_0,tmp_product_i_30__1_n_0,tmp_product_i_31__1_n_0,tmp_product_i_32__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_5__1
       (.CI(tmp_product__0_i_1__1_n_0),
        .CO({tmp_product_i_5__1_n_0,tmp_product_i_5__1_n_1,tmp_product_i_5__1_n_2,tmp_product_i_5__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product_i_33__1_n_0,tmp_product_i_34__1_n_0,tmp_product_i_35__1_n_0,tmp_product_i_36__0_n_0}),
        .O(add_ln37_1_fu_766_p2[17:14]),
        .S({tmp_product_i_37__0_n_0,tmp_product_i_38__0_n_0,tmp_product_i_39_n_0,tmp_product_i_40_n_0}));
  (* HLUTNM = "lutpair283" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_6__1
       (.I0(tmp_product_0[23]),
        .I1(mul_ln37_1_reg_1188[28]),
        .I2(Q[28]),
        .O(tmp_product_i_6__1_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    tmp_product_i_7__0
       (.I0(Q[29]),
        .I1(mul_ln37_1_reg_1188[29]),
        .I2(tmp_product_0[24]),
        .I3(mul_ln37_1_reg_1188[30]),
        .I4(tmp_product_0[25]),
        .I5(Q[30]),
        .O(tmp_product_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_8__0
       (.I0(tmp_product_i_6__1_n_0),
        .I1(mul_ln37_1_reg_1188[29]),
        .I2(tmp_product_0[24]),
        .I3(Q[29]),
        .O(tmp_product_i_8__0_n_0));
  (* HLUTNM = "lutpair282" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_9__1
       (.I0(tmp_product_0[22]),
        .I1(mul_ln37_1_reg_1188[27]),
        .I2(Q[27]),
        .O(tmp_product_i_9__1_n_0));
endmodule

(* ORIG_REF_NAME = "toyuv_mul_32s_34ns_65_2_1" *) 
module design_1_toyuv_0_0_toyuv_mul_32s_34ns_65_2_1_38
   (\mul_ln38_1_reg_1208_reg[29] ,
    D,
    buff0_reg__0_0,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    Q,
    mul_ln37_1_reg_1188,
    add_ln36_10_reg_1178,
    tmp_product_0,
    sub_ln38_3_reg_1198);
  output [0:0]\mul_ln38_1_reg_1208_reg[29] ;
  output [48:0]D;
  output [15:0]buff0_reg__0_0;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [30:0]Q;
  input [1:0]mul_ln37_1_reg_1188;
  input [0:0]add_ln36_10_reg_1178;
  input [29:0]tmp_product_0;
  input [29:0]sub_ln38_3_reg_1198;

  wire [48:0]D;
  wire [30:0]Q;
  wire [0:0]add_ln36_10_reg_1178;
  wire [30:0]add_ln38_1_fu_783_p2;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_0 ;
  wire [15:0]buff0_reg__0_0;
  wire buff0_reg__0_n_100;
  wire buff0_reg__0_n_101;
  wire buff0_reg__0_n_102;
  wire buff0_reg__0_n_103;
  wire buff0_reg__0_n_104;
  wire buff0_reg__0_n_105;
  wire buff0_reg__0_n_58;
  wire buff0_reg__0_n_59;
  wire buff0_reg__0_n_60;
  wire buff0_reg__0_n_61;
  wire buff0_reg__0_n_62;
  wire buff0_reg__0_n_63;
  wire buff0_reg__0_n_64;
  wire buff0_reg__0_n_65;
  wire buff0_reg__0_n_66;
  wire buff0_reg__0_n_67;
  wire buff0_reg__0_n_68;
  wire buff0_reg__0_n_69;
  wire buff0_reg__0_n_70;
  wire buff0_reg__0_n_71;
  wire buff0_reg__0_n_72;
  wire buff0_reg__0_n_73;
  wire buff0_reg__0_n_74;
  wire buff0_reg__0_n_75;
  wire buff0_reg__0_n_76;
  wire buff0_reg__0_n_77;
  wire buff0_reg__0_n_78;
  wire buff0_reg__0_n_79;
  wire buff0_reg__0_n_80;
  wire buff0_reg__0_n_81;
  wire buff0_reg__0_n_82;
  wire buff0_reg__0_n_83;
  wire buff0_reg__0_n_84;
  wire buff0_reg__0_n_85;
  wire buff0_reg__0_n_86;
  wire buff0_reg__0_n_87;
  wire buff0_reg__0_n_88;
  wire buff0_reg__0_n_89;
  wire buff0_reg__0_n_90;
  wire buff0_reg__0_n_91;
  wire buff0_reg__0_n_92;
  wire buff0_reg__0_n_93;
  wire buff0_reg__0_n_94;
  wire buff0_reg__0_n_95;
  wire buff0_reg__0_n_96;
  wire buff0_reg__0_n_97;
  wire buff0_reg__0_n_98;
  wire buff0_reg__0_n_99;
  wire \buff0_reg_n_0_[0] ;
  wire \buff0_reg_n_0_[10] ;
  wire \buff0_reg_n_0_[11] ;
  wire \buff0_reg_n_0_[12] ;
  wire \buff0_reg_n_0_[13] ;
  wire \buff0_reg_n_0_[14] ;
  wire \buff0_reg_n_0_[15] ;
  wire \buff0_reg_n_0_[16] ;
  wire \buff0_reg_n_0_[1] ;
  wire \buff0_reg_n_0_[2] ;
  wire \buff0_reg_n_0_[3] ;
  wire \buff0_reg_n_0_[4] ;
  wire \buff0_reg_n_0_[5] ;
  wire \buff0_reg_n_0_[6] ;
  wire \buff0_reg_n_0_[7] ;
  wire \buff0_reg_n_0_[8] ;
  wire \buff0_reg_n_0_[9] ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [1:0]mul_ln37_1_reg_1188;
  wire [0:0]\mul_ln38_1_reg_1208_reg[29] ;
  wire \mul_ln38_2_reg_1283[19]_i_2_n_0 ;
  wire \mul_ln38_2_reg_1283[19]_i_3_n_0 ;
  wire \mul_ln38_2_reg_1283[19]_i_4_n_0 ;
  wire \mul_ln38_2_reg_1283[23]_i_2_n_0 ;
  wire \mul_ln38_2_reg_1283[23]_i_3_n_0 ;
  wire \mul_ln38_2_reg_1283[23]_i_4_n_0 ;
  wire \mul_ln38_2_reg_1283[23]_i_5_n_0 ;
  wire \mul_ln38_2_reg_1283[27]_i_2_n_0 ;
  wire \mul_ln38_2_reg_1283[27]_i_3_n_0 ;
  wire \mul_ln38_2_reg_1283[27]_i_4_n_0 ;
  wire \mul_ln38_2_reg_1283[27]_i_5_n_0 ;
  wire \mul_ln38_2_reg_1283[31]_i_2_n_0 ;
  wire \mul_ln38_2_reg_1283[31]_i_3_n_0 ;
  wire \mul_ln38_2_reg_1283[31]_i_4_n_0 ;
  wire \mul_ln38_2_reg_1283[31]_i_5_n_0 ;
  wire \mul_ln38_2_reg_1283[35]_i_2_n_0 ;
  wire \mul_ln38_2_reg_1283[35]_i_3_n_0 ;
  wire \mul_ln38_2_reg_1283[35]_i_4_n_0 ;
  wire \mul_ln38_2_reg_1283[35]_i_5_n_0 ;
  wire \mul_ln38_2_reg_1283[39]_i_2_n_0 ;
  wire \mul_ln38_2_reg_1283[39]_i_3_n_0 ;
  wire \mul_ln38_2_reg_1283[39]_i_4_n_0 ;
  wire \mul_ln38_2_reg_1283[39]_i_5_n_0 ;
  wire \mul_ln38_2_reg_1283[43]_i_2_n_0 ;
  wire \mul_ln38_2_reg_1283[43]_i_3_n_0 ;
  wire \mul_ln38_2_reg_1283[43]_i_4_n_0 ;
  wire \mul_ln38_2_reg_1283[43]_i_5_n_0 ;
  wire \mul_ln38_2_reg_1283[47]_i_2_n_0 ;
  wire \mul_ln38_2_reg_1283[47]_i_3_n_0 ;
  wire \mul_ln38_2_reg_1283[47]_i_4_n_0 ;
  wire \mul_ln38_2_reg_1283[47]_i_5_n_0 ;
  wire \mul_ln38_2_reg_1283[48]_i_2_n_0 ;
  wire \mul_ln38_2_reg_1283[48]_i_3_n_0 ;
  wire \mul_ln38_2_reg_1283[48]_i_4_n_0 ;
  wire \mul_ln38_2_reg_1283[48]_i_5_n_0 ;
  wire \mul_ln38_2_reg_1283[52]_i_2_n_0 ;
  wire \mul_ln38_2_reg_1283[52]_i_3_n_0 ;
  wire \mul_ln38_2_reg_1283[52]_i_4_n_0 ;
  wire \mul_ln38_2_reg_1283[52]_i_5_n_0 ;
  wire \mul_ln38_2_reg_1283[56]_i_2_n_0 ;
  wire \mul_ln38_2_reg_1283[56]_i_3_n_0 ;
  wire \mul_ln38_2_reg_1283[56]_i_4_n_0 ;
  wire \mul_ln38_2_reg_1283[56]_i_5_n_0 ;
  wire \mul_ln38_2_reg_1283[60]_i_2_n_0 ;
  wire \mul_ln38_2_reg_1283[60]_i_3_n_0 ;
  wire \mul_ln38_2_reg_1283[60]_i_4_n_0 ;
  wire \mul_ln38_2_reg_1283[60]_i_5_n_0 ;
  wire \mul_ln38_2_reg_1283_reg[19]_i_1_n_0 ;
  wire \mul_ln38_2_reg_1283_reg[19]_i_1_n_1 ;
  wire \mul_ln38_2_reg_1283_reg[19]_i_1_n_2 ;
  wire \mul_ln38_2_reg_1283_reg[19]_i_1_n_3 ;
  wire \mul_ln38_2_reg_1283_reg[23]_i_1_n_0 ;
  wire \mul_ln38_2_reg_1283_reg[23]_i_1_n_1 ;
  wire \mul_ln38_2_reg_1283_reg[23]_i_1_n_2 ;
  wire \mul_ln38_2_reg_1283_reg[23]_i_1_n_3 ;
  wire \mul_ln38_2_reg_1283_reg[27]_i_1_n_0 ;
  wire \mul_ln38_2_reg_1283_reg[27]_i_1_n_1 ;
  wire \mul_ln38_2_reg_1283_reg[27]_i_1_n_2 ;
  wire \mul_ln38_2_reg_1283_reg[27]_i_1_n_3 ;
  wire \mul_ln38_2_reg_1283_reg[31]_i_1_n_0 ;
  wire \mul_ln38_2_reg_1283_reg[31]_i_1_n_1 ;
  wire \mul_ln38_2_reg_1283_reg[31]_i_1_n_2 ;
  wire \mul_ln38_2_reg_1283_reg[31]_i_1_n_3 ;
  wire \mul_ln38_2_reg_1283_reg[35]_i_1_n_0 ;
  wire \mul_ln38_2_reg_1283_reg[35]_i_1_n_1 ;
  wire \mul_ln38_2_reg_1283_reg[35]_i_1_n_2 ;
  wire \mul_ln38_2_reg_1283_reg[35]_i_1_n_3 ;
  wire \mul_ln38_2_reg_1283_reg[39]_i_1_n_0 ;
  wire \mul_ln38_2_reg_1283_reg[39]_i_1_n_1 ;
  wire \mul_ln38_2_reg_1283_reg[39]_i_1_n_2 ;
  wire \mul_ln38_2_reg_1283_reg[39]_i_1_n_3 ;
  wire \mul_ln38_2_reg_1283_reg[43]_i_1_n_0 ;
  wire \mul_ln38_2_reg_1283_reg[43]_i_1_n_1 ;
  wire \mul_ln38_2_reg_1283_reg[43]_i_1_n_2 ;
  wire \mul_ln38_2_reg_1283_reg[43]_i_1_n_3 ;
  wire \mul_ln38_2_reg_1283_reg[47]_i_1_n_0 ;
  wire \mul_ln38_2_reg_1283_reg[47]_i_1_n_1 ;
  wire \mul_ln38_2_reg_1283_reg[47]_i_1_n_2 ;
  wire \mul_ln38_2_reg_1283_reg[47]_i_1_n_3 ;
  wire \mul_ln38_2_reg_1283_reg[48]_i_1_n_0 ;
  wire \mul_ln38_2_reg_1283_reg[48]_i_1_n_1 ;
  wire \mul_ln38_2_reg_1283_reg[48]_i_1_n_2 ;
  wire \mul_ln38_2_reg_1283_reg[48]_i_1_n_3 ;
  wire \mul_ln38_2_reg_1283_reg[52]_i_1_n_0 ;
  wire \mul_ln38_2_reg_1283_reg[52]_i_1_n_1 ;
  wire \mul_ln38_2_reg_1283_reg[52]_i_1_n_2 ;
  wire \mul_ln38_2_reg_1283_reg[52]_i_1_n_3 ;
  wire \mul_ln38_2_reg_1283_reg[56]_i_1_n_0 ;
  wire \mul_ln38_2_reg_1283_reg[56]_i_1_n_1 ;
  wire \mul_ln38_2_reg_1283_reg[56]_i_1_n_2 ;
  wire \mul_ln38_2_reg_1283_reg[56]_i_1_n_3 ;
  wire \mul_ln38_2_reg_1283_reg[60]_i_1_n_0 ;
  wire \mul_ln38_2_reg_1283_reg[60]_i_1_n_1 ;
  wire \mul_ln38_2_reg_1283_reg[60]_i_1_n_2 ;
  wire \mul_ln38_2_reg_1283_reg[60]_i_1_n_3 ;
  wire [29:0]sub_ln38_3_reg_1198;
  wire \tmp_5_cast3_reg_1289[15]_i_2_n_0 ;
  wire [29:0]tmp_product_0;
  wire tmp_product__0_i_10_n_0;
  wire tmp_product__0_i_11_n_0;
  wire tmp_product__0_i_12_n_0;
  wire tmp_product__0_i_13_n_0;
  wire tmp_product__0_i_14_n_0;
  wire tmp_product__0_i_15_n_0;
  wire tmp_product__0_i_16_n_0;
  wire tmp_product__0_i_17_n_0;
  wire tmp_product__0_i_18_n_0;
  wire tmp_product__0_i_19_n_0;
  wire tmp_product__0_i_1_n_0;
  wire tmp_product__0_i_1_n_1;
  wire tmp_product__0_i_1_n_2;
  wire tmp_product__0_i_1_n_3;
  wire tmp_product__0_i_20_n_0;
  wire tmp_product__0_i_21_n_0;
  wire tmp_product__0_i_22_n_0;
  wire tmp_product__0_i_23_n_0;
  wire tmp_product__0_i_24_n_0;
  wire tmp_product__0_i_25_n_0;
  wire tmp_product__0_i_26_n_0;
  wire tmp_product__0_i_27_n_0;
  wire tmp_product__0_i_28_n_0;
  wire tmp_product__0_i_29_n_0;
  wire tmp_product__0_i_2_n_0;
  wire tmp_product__0_i_2_n_1;
  wire tmp_product__0_i_2_n_2;
  wire tmp_product__0_i_2_n_3;
  wire tmp_product__0_i_30_n_0;
  wire tmp_product__0_i_31_n_0;
  wire tmp_product__0_i_32_n_0;
  wire tmp_product__0_i_33_n_0;
  wire tmp_product__0_i_34_n_0;
  wire tmp_product__0_i_35_n_0;
  wire tmp_product__0_i_3_n_0;
  wire tmp_product__0_i_3_n_1;
  wire tmp_product__0_i_3_n_2;
  wire tmp_product__0_i_3_n_3;
  wire tmp_product__0_i_4_n_0;
  wire tmp_product__0_i_4_n_1;
  wire tmp_product__0_i_4_n_2;
  wire tmp_product__0_i_4_n_3;
  wire tmp_product__0_i_5_n_0;
  wire tmp_product__0_i_6_n_0;
  wire tmp_product__0_i_7_n_0;
  wire tmp_product__0_i_8_n_0;
  wire tmp_product__0_i_9_n_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_i_10_n_0;
  wire tmp_product_i_11_n_0;
  wire tmp_product_i_12_n_0;
  wire tmp_product_i_13_n_0;
  wire tmp_product_i_14_n_0;
  wire tmp_product_i_15_n_0;
  wire tmp_product_i_16_n_0;
  wire tmp_product_i_17_n_0;
  wire tmp_product_i_18_n_0;
  wire tmp_product_i_19_n_0;
  wire tmp_product_i_1_n_1;
  wire tmp_product_i_1_n_2;
  wire tmp_product_i_1_n_3;
  wire tmp_product_i_20_n_0;
  wire tmp_product_i_21_n_0;
  wire tmp_product_i_22_n_0;
  wire tmp_product_i_23_n_0;
  wire tmp_product_i_24_n_0;
  wire tmp_product_i_25_n_0;
  wire tmp_product_i_26_n_0;
  wire tmp_product_i_27_n_0;
  wire tmp_product_i_28_n_0;
  wire tmp_product_i_29_n_0;
  wire tmp_product_i_2_n_0;
  wire tmp_product_i_2_n_1;
  wire tmp_product_i_2_n_2;
  wire tmp_product_i_2_n_3;
  wire tmp_product_i_30_n_0;
  wire tmp_product_i_31_n_0;
  wire tmp_product_i_32_n_0;
  wire tmp_product_i_33_n_0;
  wire tmp_product_i_34_n_0;
  wire tmp_product_i_35_n_0;
  wire tmp_product_i_3_n_0;
  wire tmp_product_i_3_n_1;
  wire tmp_product_i_3_n_2;
  wire tmp_product_i_3_n_3;
  wire tmp_product_i_4_n_0;
  wire tmp_product_i_4_n_1;
  wire tmp_product_i_4_n_2;
  wire tmp_product_i_4_n_3;
  wire tmp_product_i_5_n_0;
  wire tmp_product_i_6_n_0;
  wire tmp_product_i_7_n_0;
  wire tmp_product_i_8_n_0;
  wire tmp_product_i_9_n_0;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__0_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_tmp_5_cast3_reg_1289_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_5_cast3_reg_1289_reg[15]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_tmp_product_i_1_CO_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x17 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\mul_ln38_1_reg_1208_reg[29] ,\mul_ln38_1_reg_1208_reg[29] ,\mul_ln38_1_reg_1208_reg[29] ,\mul_ln38_1_reg_1208_reg[29] ,add_ln38_1_fu_783_p2[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_105),
        .Q(\buff0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_95),
        .Q(\buff0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_94),
        .Q(\buff0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_93),
        .Q(\buff0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_92),
        .Q(\buff0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_91),
        .Q(\buff0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_90),
        .Q(\buff0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_89),
        .Q(\buff0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_104),
        .Q(\buff0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_103),
        .Q(\buff0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_102),
        .Q(\buff0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_101),
        .Q(\buff0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_100),
        .Q(\buff0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_99),
        .Q(\buff0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_98),
        .Q(\buff0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_97),
        .Q(\buff0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product_n_96),
        .Q(\buff0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x17 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__0_n_58,buff0_reg__0_n_59,buff0_reg__0_n_60,buff0_reg__0_n_61,buff0_reg__0_n_62,buff0_reg__0_n_63,buff0_reg__0_n_64,buff0_reg__0_n_65,buff0_reg__0_n_66,buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69,buff0_reg__0_n_70,buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73,buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77,buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81,buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85,buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89,buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[19]_i_2 
       (.I0(buff0_reg__0_n_103),
        .I1(\buff0_reg_n_0_[2] ),
        .O(\mul_ln38_2_reg_1283[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[19]_i_3 
       (.I0(buff0_reg__0_n_104),
        .I1(\buff0_reg_n_0_[1] ),
        .O(\mul_ln38_2_reg_1283[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[19]_i_4 
       (.I0(buff0_reg__0_n_105),
        .I1(\buff0_reg_n_0_[0] ),
        .O(\mul_ln38_2_reg_1283[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[23]_i_2 
       (.I0(buff0_reg__0_n_99),
        .I1(\buff0_reg_n_0_[6] ),
        .O(\mul_ln38_2_reg_1283[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[23]_i_3 
       (.I0(buff0_reg__0_n_100),
        .I1(\buff0_reg_n_0_[5] ),
        .O(\mul_ln38_2_reg_1283[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[23]_i_4 
       (.I0(buff0_reg__0_n_101),
        .I1(\buff0_reg_n_0_[4] ),
        .O(\mul_ln38_2_reg_1283[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[23]_i_5 
       (.I0(buff0_reg__0_n_102),
        .I1(\buff0_reg_n_0_[3] ),
        .O(\mul_ln38_2_reg_1283[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[27]_i_2 
       (.I0(buff0_reg__0_n_95),
        .I1(\buff0_reg_n_0_[10] ),
        .O(\mul_ln38_2_reg_1283[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[27]_i_3 
       (.I0(buff0_reg__0_n_96),
        .I1(\buff0_reg_n_0_[9] ),
        .O(\mul_ln38_2_reg_1283[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[27]_i_4 
       (.I0(buff0_reg__0_n_97),
        .I1(\buff0_reg_n_0_[8] ),
        .O(\mul_ln38_2_reg_1283[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[27]_i_5 
       (.I0(buff0_reg__0_n_98),
        .I1(\buff0_reg_n_0_[7] ),
        .O(\mul_ln38_2_reg_1283[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[31]_i_2 
       (.I0(buff0_reg__0_n_91),
        .I1(\buff0_reg_n_0_[14] ),
        .O(\mul_ln38_2_reg_1283[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[31]_i_3 
       (.I0(buff0_reg__0_n_92),
        .I1(\buff0_reg_n_0_[13] ),
        .O(\mul_ln38_2_reg_1283[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[31]_i_4 
       (.I0(buff0_reg__0_n_93),
        .I1(\buff0_reg_n_0_[12] ),
        .O(\mul_ln38_2_reg_1283[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[31]_i_5 
       (.I0(buff0_reg__0_n_94),
        .I1(\buff0_reg_n_0_[11] ),
        .O(\mul_ln38_2_reg_1283[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[35]_i_2 
       (.I0(buff0_reg__0_n_87),
        .I1(buff0_reg_n_104),
        .O(\mul_ln38_2_reg_1283[35]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[35]_i_3 
       (.I0(buff0_reg__0_n_88),
        .I1(buff0_reg_n_105),
        .O(\mul_ln38_2_reg_1283[35]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[35]_i_4 
       (.I0(buff0_reg__0_n_89),
        .I1(\buff0_reg_n_0_[16] ),
        .O(\mul_ln38_2_reg_1283[35]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[35]_i_5 
       (.I0(buff0_reg__0_n_90),
        .I1(\buff0_reg_n_0_[15] ),
        .O(\mul_ln38_2_reg_1283[35]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[39]_i_2 
       (.I0(buff0_reg__0_n_83),
        .I1(buff0_reg_n_100),
        .O(\mul_ln38_2_reg_1283[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[39]_i_3 
       (.I0(buff0_reg__0_n_84),
        .I1(buff0_reg_n_101),
        .O(\mul_ln38_2_reg_1283[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[39]_i_4 
       (.I0(buff0_reg__0_n_85),
        .I1(buff0_reg_n_102),
        .O(\mul_ln38_2_reg_1283[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[39]_i_5 
       (.I0(buff0_reg__0_n_86),
        .I1(buff0_reg_n_103),
        .O(\mul_ln38_2_reg_1283[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[43]_i_2 
       (.I0(buff0_reg__0_n_79),
        .I1(buff0_reg_n_96),
        .O(\mul_ln38_2_reg_1283[43]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[43]_i_3 
       (.I0(buff0_reg__0_n_80),
        .I1(buff0_reg_n_97),
        .O(\mul_ln38_2_reg_1283[43]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[43]_i_4 
       (.I0(buff0_reg__0_n_81),
        .I1(buff0_reg_n_98),
        .O(\mul_ln38_2_reg_1283[43]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[43]_i_5 
       (.I0(buff0_reg__0_n_82),
        .I1(buff0_reg_n_99),
        .O(\mul_ln38_2_reg_1283[43]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[47]_i_2 
       (.I0(buff0_reg__0_n_75),
        .I1(buff0_reg_n_92),
        .O(\mul_ln38_2_reg_1283[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[47]_i_3 
       (.I0(buff0_reg__0_n_76),
        .I1(buff0_reg_n_93),
        .O(\mul_ln38_2_reg_1283[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[47]_i_4 
       (.I0(buff0_reg__0_n_77),
        .I1(buff0_reg_n_94),
        .O(\mul_ln38_2_reg_1283[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[47]_i_5 
       (.I0(buff0_reg__0_n_78),
        .I1(buff0_reg_n_95),
        .O(\mul_ln38_2_reg_1283[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[48]_i_2 
       (.I0(buff0_reg__0_n_71),
        .I1(buff0_reg_n_88),
        .O(\mul_ln38_2_reg_1283[48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[48]_i_3 
       (.I0(buff0_reg__0_n_72),
        .I1(buff0_reg_n_89),
        .O(\mul_ln38_2_reg_1283[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[48]_i_4 
       (.I0(buff0_reg__0_n_73),
        .I1(buff0_reg_n_90),
        .O(\mul_ln38_2_reg_1283[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[48]_i_5 
       (.I0(buff0_reg__0_n_74),
        .I1(buff0_reg_n_91),
        .O(\mul_ln38_2_reg_1283[48]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[52]_i_2 
       (.I0(buff0_reg__0_n_67),
        .I1(buff0_reg_n_84),
        .O(\mul_ln38_2_reg_1283[52]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[52]_i_3 
       (.I0(buff0_reg__0_n_68),
        .I1(buff0_reg_n_85),
        .O(\mul_ln38_2_reg_1283[52]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[52]_i_4 
       (.I0(buff0_reg__0_n_69),
        .I1(buff0_reg_n_86),
        .O(\mul_ln38_2_reg_1283[52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[52]_i_5 
       (.I0(buff0_reg__0_n_70),
        .I1(buff0_reg_n_87),
        .O(\mul_ln38_2_reg_1283[52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[56]_i_2 
       (.I0(buff0_reg__0_n_63),
        .I1(buff0_reg_n_80),
        .O(\mul_ln38_2_reg_1283[56]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[56]_i_3 
       (.I0(buff0_reg__0_n_64),
        .I1(buff0_reg_n_81),
        .O(\mul_ln38_2_reg_1283[56]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[56]_i_4 
       (.I0(buff0_reg__0_n_65),
        .I1(buff0_reg_n_82),
        .O(\mul_ln38_2_reg_1283[56]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[56]_i_5 
       (.I0(buff0_reg__0_n_66),
        .I1(buff0_reg_n_83),
        .O(\mul_ln38_2_reg_1283[56]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[60]_i_2 
       (.I0(buff0_reg__0_n_59),
        .I1(buff0_reg_n_76),
        .O(\mul_ln38_2_reg_1283[60]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[60]_i_3 
       (.I0(buff0_reg__0_n_60),
        .I1(buff0_reg_n_77),
        .O(\mul_ln38_2_reg_1283[60]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[60]_i_4 
       (.I0(buff0_reg__0_n_61),
        .I1(buff0_reg_n_78),
        .O(\mul_ln38_2_reg_1283[60]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln38_2_reg_1283[60]_i_5 
       (.I0(buff0_reg__0_n_62),
        .I1(buff0_reg_n_79),
        .O(\mul_ln38_2_reg_1283[60]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln38_2_reg_1283_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln38_2_reg_1283_reg[19]_i_1_n_0 ,\mul_ln38_2_reg_1283_reg[19]_i_1_n_1 ,\mul_ln38_2_reg_1283_reg[19]_i_1_n_2 ,\mul_ln38_2_reg_1283_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln38_2_reg_1283[19]_i_2_n_0 ,\mul_ln38_2_reg_1283[19]_i_3_n_0 ,\mul_ln38_2_reg_1283[19]_i_4_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln38_2_reg_1283_reg[23]_i_1 
       (.CI(\mul_ln38_2_reg_1283_reg[19]_i_1_n_0 ),
        .CO({\mul_ln38_2_reg_1283_reg[23]_i_1_n_0 ,\mul_ln38_2_reg_1283_reg[23]_i_1_n_1 ,\mul_ln38_2_reg_1283_reg[23]_i_1_n_2 ,\mul_ln38_2_reg_1283_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102}),
        .O(D[23:20]),
        .S({\mul_ln38_2_reg_1283[23]_i_2_n_0 ,\mul_ln38_2_reg_1283[23]_i_3_n_0 ,\mul_ln38_2_reg_1283[23]_i_4_n_0 ,\mul_ln38_2_reg_1283[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln38_2_reg_1283_reg[27]_i_1 
       (.CI(\mul_ln38_2_reg_1283_reg[23]_i_1_n_0 ),
        .CO({\mul_ln38_2_reg_1283_reg[27]_i_1_n_0 ,\mul_ln38_2_reg_1283_reg[27]_i_1_n_1 ,\mul_ln38_2_reg_1283_reg[27]_i_1_n_2 ,\mul_ln38_2_reg_1283_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98}),
        .O(D[27:24]),
        .S({\mul_ln38_2_reg_1283[27]_i_2_n_0 ,\mul_ln38_2_reg_1283[27]_i_3_n_0 ,\mul_ln38_2_reg_1283[27]_i_4_n_0 ,\mul_ln38_2_reg_1283[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln38_2_reg_1283_reg[31]_i_1 
       (.CI(\mul_ln38_2_reg_1283_reg[27]_i_1_n_0 ),
        .CO({\mul_ln38_2_reg_1283_reg[31]_i_1_n_0 ,\mul_ln38_2_reg_1283_reg[31]_i_1_n_1 ,\mul_ln38_2_reg_1283_reg[31]_i_1_n_2 ,\mul_ln38_2_reg_1283_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94}),
        .O(D[31:28]),
        .S({\mul_ln38_2_reg_1283[31]_i_2_n_0 ,\mul_ln38_2_reg_1283[31]_i_3_n_0 ,\mul_ln38_2_reg_1283[31]_i_4_n_0 ,\mul_ln38_2_reg_1283[31]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln38_2_reg_1283_reg[35]_i_1 
       (.CI(\mul_ln38_2_reg_1283_reg[31]_i_1_n_0 ),
        .CO({\mul_ln38_2_reg_1283_reg[35]_i_1_n_0 ,\mul_ln38_2_reg_1283_reg[35]_i_1_n_1 ,\mul_ln38_2_reg_1283_reg[35]_i_1_n_2 ,\mul_ln38_2_reg_1283_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89,buff0_reg__0_n_90}),
        .O(D[35:32]),
        .S({\mul_ln38_2_reg_1283[35]_i_2_n_0 ,\mul_ln38_2_reg_1283[35]_i_3_n_0 ,\mul_ln38_2_reg_1283[35]_i_4_n_0 ,\mul_ln38_2_reg_1283[35]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln38_2_reg_1283_reg[39]_i_1 
       (.CI(\mul_ln38_2_reg_1283_reg[35]_i_1_n_0 ),
        .CO({\mul_ln38_2_reg_1283_reg[39]_i_1_n_0 ,\mul_ln38_2_reg_1283_reg[39]_i_1_n_1 ,\mul_ln38_2_reg_1283_reg[39]_i_1_n_2 ,\mul_ln38_2_reg_1283_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85,buff0_reg__0_n_86}),
        .O(D[39:36]),
        .S({\mul_ln38_2_reg_1283[39]_i_2_n_0 ,\mul_ln38_2_reg_1283[39]_i_3_n_0 ,\mul_ln38_2_reg_1283[39]_i_4_n_0 ,\mul_ln38_2_reg_1283[39]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln38_2_reg_1283_reg[43]_i_1 
       (.CI(\mul_ln38_2_reg_1283_reg[39]_i_1_n_0 ),
        .CO({\mul_ln38_2_reg_1283_reg[43]_i_1_n_0 ,\mul_ln38_2_reg_1283_reg[43]_i_1_n_1 ,\mul_ln38_2_reg_1283_reg[43]_i_1_n_2 ,\mul_ln38_2_reg_1283_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81,buff0_reg__0_n_82}),
        .O(D[43:40]),
        .S({\mul_ln38_2_reg_1283[43]_i_2_n_0 ,\mul_ln38_2_reg_1283[43]_i_3_n_0 ,\mul_ln38_2_reg_1283[43]_i_4_n_0 ,\mul_ln38_2_reg_1283[43]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln38_2_reg_1283_reg[47]_i_1 
       (.CI(\mul_ln38_2_reg_1283_reg[43]_i_1_n_0 ),
        .CO({\mul_ln38_2_reg_1283_reg[47]_i_1_n_0 ,\mul_ln38_2_reg_1283_reg[47]_i_1_n_1 ,\mul_ln38_2_reg_1283_reg[47]_i_1_n_2 ,\mul_ln38_2_reg_1283_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77,buff0_reg__0_n_78}),
        .O(D[47:44]),
        .S({\mul_ln38_2_reg_1283[47]_i_2_n_0 ,\mul_ln38_2_reg_1283[47]_i_3_n_0 ,\mul_ln38_2_reg_1283[47]_i_4_n_0 ,\mul_ln38_2_reg_1283[47]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln38_2_reg_1283_reg[48]_i_1 
       (.CI(\mul_ln38_2_reg_1283_reg[47]_i_1_n_0 ),
        .CO({\mul_ln38_2_reg_1283_reg[48]_i_1_n_0 ,\mul_ln38_2_reg_1283_reg[48]_i_1_n_1 ,\mul_ln38_2_reg_1283_reg[48]_i_1_n_2 ,\mul_ln38_2_reg_1283_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73,buff0_reg__0_n_74}),
        .O({buff0_reg__0_0[2:0],D[48]}),
        .S({\mul_ln38_2_reg_1283[48]_i_2_n_0 ,\mul_ln38_2_reg_1283[48]_i_3_n_0 ,\mul_ln38_2_reg_1283[48]_i_4_n_0 ,\mul_ln38_2_reg_1283[48]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln38_2_reg_1283_reg[52]_i_1 
       (.CI(\mul_ln38_2_reg_1283_reg[48]_i_1_n_0 ),
        .CO({\mul_ln38_2_reg_1283_reg[52]_i_1_n_0 ,\mul_ln38_2_reg_1283_reg[52]_i_1_n_1 ,\mul_ln38_2_reg_1283_reg[52]_i_1_n_2 ,\mul_ln38_2_reg_1283_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69,buff0_reg__0_n_70}),
        .O(buff0_reg__0_0[6:3]),
        .S({\mul_ln38_2_reg_1283[52]_i_2_n_0 ,\mul_ln38_2_reg_1283[52]_i_3_n_0 ,\mul_ln38_2_reg_1283[52]_i_4_n_0 ,\mul_ln38_2_reg_1283[52]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln38_2_reg_1283_reg[56]_i_1 
       (.CI(\mul_ln38_2_reg_1283_reg[52]_i_1_n_0 ),
        .CO({\mul_ln38_2_reg_1283_reg[56]_i_1_n_0 ,\mul_ln38_2_reg_1283_reg[56]_i_1_n_1 ,\mul_ln38_2_reg_1283_reg[56]_i_1_n_2 ,\mul_ln38_2_reg_1283_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_63,buff0_reg__0_n_64,buff0_reg__0_n_65,buff0_reg__0_n_66}),
        .O(buff0_reg__0_0[10:7]),
        .S({\mul_ln38_2_reg_1283[56]_i_2_n_0 ,\mul_ln38_2_reg_1283[56]_i_3_n_0 ,\mul_ln38_2_reg_1283[56]_i_4_n_0 ,\mul_ln38_2_reg_1283[56]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln38_2_reg_1283_reg[60]_i_1 
       (.CI(\mul_ln38_2_reg_1283_reg[56]_i_1_n_0 ),
        .CO({\mul_ln38_2_reg_1283_reg[60]_i_1_n_0 ,\mul_ln38_2_reg_1283_reg[60]_i_1_n_1 ,\mul_ln38_2_reg_1283_reg[60]_i_1_n_2 ,\mul_ln38_2_reg_1283_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_59,buff0_reg__0_n_60,buff0_reg__0_n_61,buff0_reg__0_n_62}),
        .O(buff0_reg__0_0[14:11]),
        .S({\mul_ln38_2_reg_1283[60]_i_2_n_0 ,\mul_ln38_2_reg_1283[60]_i_3_n_0 ,\mul_ln38_2_reg_1283[60]_i_4_n_0 ,\mul_ln38_2_reg_1283[60]_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_5_cast3_reg_1289[15]_i_2 
       (.I0(buff0_reg__0_n_58),
        .I1(buff0_reg_n_75),
        .O(\tmp_5_cast3_reg_1289[15]_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_5_cast3_reg_1289_reg[15]_i_1 
       (.CI(\mul_ln38_2_reg_1283_reg[60]_i_1_n_0 ),
        .CO(\NLW_tmp_5_cast3_reg_1289_reg[15]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_5_cast3_reg_1289_reg[15]_i_1_O_UNCONNECTED [3:1],buff0_reg__0_0[15]}),
        .S({1'b0,1'b0,1'b0,\tmp_5_cast3_reg_1289[15]_i_2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\mul_ln38_1_reg_1208_reg[29] ,\mul_ln38_1_reg_1208_reg[29] ,\mul_ln38_1_reg_1208_reg[29] ,\mul_ln38_1_reg_1208_reg[29] ,add_ln38_1_fu_783_p2[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln38_1_fu_783_p2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__0_i_1
       (.CI(tmp_product__0_i_2_n_0),
        .CO({tmp_product__0_i_1_n_0,tmp_product__0_i_1_n_1,tmp_product__0_i_1_n_2,tmp_product__0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_i_5_n_0,tmp_product__0_i_6_n_0,tmp_product__0_i_7_n_0,tmp_product__0_i_8_n_0}),
        .O(add_ln38_1_fu_783_p2[15:12]),
        .S({tmp_product__0_i_9_n_0,tmp_product__0_i_10_n_0,tmp_product__0_i_11_n_0,tmp_product__0_i_12_n_0}));
  (* HLUTNM = "lutpair215" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_10
       (.I0(Q[13]),
        .I1(tmp_product_0[12]),
        .I2(sub_ln38_3_reg_1198[12]),
        .I3(tmp_product__0_i_6_n_0),
        .O(tmp_product__0_i_10_n_0));
  (* HLUTNM = "lutpair214" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_11
       (.I0(Q[12]),
        .I1(tmp_product_0[11]),
        .I2(sub_ln38_3_reg_1198[11]),
        .I3(tmp_product__0_i_7_n_0),
        .O(tmp_product__0_i_11_n_0));
  (* HLUTNM = "lutpair213" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_12
       (.I0(Q[11]),
        .I1(tmp_product_0[10]),
        .I2(sub_ln38_3_reg_1198[10]),
        .I3(tmp_product__0_i_8_n_0),
        .O(tmp_product__0_i_12_n_0));
  (* HLUTNM = "lutpair211" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_13
       (.I0(Q[9]),
        .I1(tmp_product_0[8]),
        .I2(sub_ln38_3_reg_1198[8]),
        .O(tmp_product__0_i_13_n_0));
  (* HLUTNM = "lutpair210" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_14
       (.I0(Q[8]),
        .I1(tmp_product_0[7]),
        .I2(sub_ln38_3_reg_1198[7]),
        .O(tmp_product__0_i_14_n_0));
  (* HLUTNM = "lutpair209" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_15
       (.I0(Q[7]),
        .I1(tmp_product_0[6]),
        .I2(sub_ln38_3_reg_1198[6]),
        .O(tmp_product__0_i_15_n_0));
  (* HLUTNM = "lutpair208" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_16
       (.I0(Q[6]),
        .I1(tmp_product_0[5]),
        .I2(sub_ln38_3_reg_1198[5]),
        .O(tmp_product__0_i_16_n_0));
  (* HLUTNM = "lutpair212" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_17
       (.I0(Q[10]),
        .I1(tmp_product_0[9]),
        .I2(sub_ln38_3_reg_1198[9]),
        .I3(tmp_product__0_i_13_n_0),
        .O(tmp_product__0_i_17_n_0));
  (* HLUTNM = "lutpair211" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_18
       (.I0(Q[9]),
        .I1(tmp_product_0[8]),
        .I2(sub_ln38_3_reg_1198[8]),
        .I3(tmp_product__0_i_14_n_0),
        .O(tmp_product__0_i_18_n_0));
  (* HLUTNM = "lutpair210" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_19
       (.I0(Q[8]),
        .I1(tmp_product_0[7]),
        .I2(sub_ln38_3_reg_1198[7]),
        .I3(tmp_product__0_i_15_n_0),
        .O(tmp_product__0_i_19_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__0_i_2
       (.CI(tmp_product__0_i_3_n_0),
        .CO({tmp_product__0_i_2_n_0,tmp_product__0_i_2_n_1,tmp_product__0_i_2_n_2,tmp_product__0_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_i_13_n_0,tmp_product__0_i_14_n_0,tmp_product__0_i_15_n_0,tmp_product__0_i_16_n_0}),
        .O(add_ln38_1_fu_783_p2[11:8]),
        .S({tmp_product__0_i_17_n_0,tmp_product__0_i_18_n_0,tmp_product__0_i_19_n_0,tmp_product__0_i_20_n_0}));
  (* HLUTNM = "lutpair209" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_20
       (.I0(Q[7]),
        .I1(tmp_product_0[6]),
        .I2(sub_ln38_3_reg_1198[6]),
        .I3(tmp_product__0_i_16_n_0),
        .O(tmp_product__0_i_20_n_0));
  (* HLUTNM = "lutpair207" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_21
       (.I0(Q[5]),
        .I1(tmp_product_0[4]),
        .I2(sub_ln38_3_reg_1198[4]),
        .O(tmp_product__0_i_21_n_0));
  (* HLUTNM = "lutpair206" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_22
       (.I0(Q[4]),
        .I1(tmp_product_0[3]),
        .I2(sub_ln38_3_reg_1198[3]),
        .O(tmp_product__0_i_22_n_0));
  (* HLUTNM = "lutpair205" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_23
       (.I0(Q[3]),
        .I1(tmp_product_0[2]),
        .I2(sub_ln38_3_reg_1198[2]),
        .O(tmp_product__0_i_23_n_0));
  (* HLUTNM = "lutpair204" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_24
       (.I0(Q[2]),
        .I1(tmp_product_0[1]),
        .I2(sub_ln38_3_reg_1198[1]),
        .O(tmp_product__0_i_24_n_0));
  (* HLUTNM = "lutpair208" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_25
       (.I0(Q[6]),
        .I1(tmp_product_0[5]),
        .I2(sub_ln38_3_reg_1198[5]),
        .I3(tmp_product__0_i_21_n_0),
        .O(tmp_product__0_i_25_n_0));
  (* HLUTNM = "lutpair207" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_26
       (.I0(Q[5]),
        .I1(tmp_product_0[4]),
        .I2(sub_ln38_3_reg_1198[4]),
        .I3(tmp_product__0_i_22_n_0),
        .O(tmp_product__0_i_26_n_0));
  (* HLUTNM = "lutpair206" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_27
       (.I0(Q[4]),
        .I1(tmp_product_0[3]),
        .I2(sub_ln38_3_reg_1198[3]),
        .I3(tmp_product__0_i_23_n_0),
        .O(tmp_product__0_i_27_n_0));
  (* HLUTNM = "lutpair205" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_28
       (.I0(Q[3]),
        .I1(tmp_product_0[2]),
        .I2(sub_ln38_3_reg_1198[2]),
        .I3(tmp_product__0_i_24_n_0),
        .O(tmp_product__0_i_28_n_0));
  (* HLUTNM = "lutpair203" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_29
       (.I0(Q[1]),
        .I1(tmp_product_0[0]),
        .I2(sub_ln38_3_reg_1198[0]),
        .O(tmp_product__0_i_29_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__0_i_3
       (.CI(tmp_product__0_i_4_n_0),
        .CO({tmp_product__0_i_3_n_0,tmp_product__0_i_3_n_1,tmp_product__0_i_3_n_2,tmp_product__0_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_i_21_n_0,tmp_product__0_i_22_n_0,tmp_product__0_i_23_n_0,tmp_product__0_i_24_n_0}),
        .O(add_ln38_1_fu_783_p2[7:4]),
        .S({tmp_product__0_i_25_n_0,tmp_product__0_i_26_n_0,tmp_product__0_i_27_n_0,tmp_product__0_i_28_n_0}));
  (* HLUTNM = "lutpair293" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_i_30
       (.I0(Q[0]),
        .I1(mul_ln37_1_reg_1188[1]),
        .O(tmp_product__0_i_30_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_i_31
       (.I0(mul_ln37_1_reg_1188[0]),
        .I1(add_ln36_10_reg_1178),
        .O(tmp_product__0_i_31_n_0));
  (* HLUTNM = "lutpair204" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_32
       (.I0(Q[2]),
        .I1(tmp_product_0[1]),
        .I2(sub_ln38_3_reg_1198[1]),
        .I3(tmp_product__0_i_29_n_0),
        .O(tmp_product__0_i_32_n_0));
  (* HLUTNM = "lutpair203" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_33
       (.I0(Q[1]),
        .I1(tmp_product_0[0]),
        .I2(sub_ln38_3_reg_1198[0]),
        .I3(tmp_product__0_i_30_n_0),
        .O(tmp_product__0_i_33_n_0));
  (* HLUTNM = "lutpair293" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    tmp_product__0_i_34
       (.I0(Q[0]),
        .I1(mul_ln37_1_reg_1188[1]),
        .I2(mul_ln37_1_reg_1188[0]),
        .I3(add_ln36_10_reg_1178),
        .O(tmp_product__0_i_34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_i_35
       (.I0(mul_ln37_1_reg_1188[0]),
        .I1(add_ln36_10_reg_1178),
        .O(tmp_product__0_i_35_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__0_i_4
       (.CI(1'b0),
        .CO({tmp_product__0_i_4_n_0,tmp_product__0_i_4_n_1,tmp_product__0_i_4_n_2,tmp_product__0_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_i_29_n_0,tmp_product__0_i_30_n_0,tmp_product__0_i_31_n_0,1'b0}),
        .O(add_ln38_1_fu_783_p2[3:0]),
        .S({tmp_product__0_i_32_n_0,tmp_product__0_i_33_n_0,tmp_product__0_i_34_n_0,tmp_product__0_i_35_n_0}));
  (* HLUTNM = "lutpair215" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_5
       (.I0(Q[13]),
        .I1(tmp_product_0[12]),
        .I2(sub_ln38_3_reg_1198[12]),
        .O(tmp_product__0_i_5_n_0));
  (* HLUTNM = "lutpair214" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_6
       (.I0(Q[12]),
        .I1(tmp_product_0[11]),
        .I2(sub_ln38_3_reg_1198[11]),
        .O(tmp_product__0_i_6_n_0));
  (* HLUTNM = "lutpair213" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_7
       (.I0(Q[11]),
        .I1(tmp_product_0[10]),
        .I2(sub_ln38_3_reg_1198[10]),
        .O(tmp_product__0_i_7_n_0));
  (* HLUTNM = "lutpair212" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_8
       (.I0(Q[10]),
        .I1(tmp_product_0[9]),
        .I2(sub_ln38_3_reg_1198[9]),
        .O(tmp_product__0_i_8_n_0));
  (* HLUTNM = "lutpair216" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__0_i_9
       (.I0(Q[14]),
        .I1(tmp_product_0[13]),
        .I2(sub_ln38_3_reg_1198[13]),
        .I3(tmp_product__0_i_5_n_0),
        .O(tmp_product__0_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_1
       (.CI(tmp_product_i_2_n_0),
        .CO({NLW_tmp_product_i_1_CO_UNCONNECTED[3],tmp_product_i_1_n_1,tmp_product_i_1_n_2,tmp_product_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_product_i_5_n_0,tmp_product_i_6_n_0,tmp_product_i_7_n_0}),
        .O({\mul_ln38_1_reg_1208_reg[29] ,add_ln38_1_fu_783_p2[30:28]}),
        .S({tmp_product_i_8_n_0,tmp_product_i_9_n_0,tmp_product_i_10_n_0,tmp_product_i_11_n_0}));
  (* HLUTNM = "lutpair230" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_10
       (.I0(Q[28]),
        .I1(tmp_product_0[27]),
        .I2(sub_ln38_3_reg_1198[27]),
        .I3(tmp_product_i_6_n_0),
        .O(tmp_product_i_10_n_0));
  (* HLUTNM = "lutpair229" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_11
       (.I0(Q[27]),
        .I1(tmp_product_0[26]),
        .I2(sub_ln38_3_reg_1198[26]),
        .I3(tmp_product_i_7_n_0),
        .O(tmp_product_i_11_n_0));
  (* HLUTNM = "lutpair227" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_12
       (.I0(Q[25]),
        .I1(tmp_product_0[24]),
        .I2(sub_ln38_3_reg_1198[24]),
        .O(tmp_product_i_12_n_0));
  (* HLUTNM = "lutpair226" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_13
       (.I0(Q[24]),
        .I1(tmp_product_0[23]),
        .I2(sub_ln38_3_reg_1198[23]),
        .O(tmp_product_i_13_n_0));
  (* HLUTNM = "lutpair225" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_14
       (.I0(Q[23]),
        .I1(tmp_product_0[22]),
        .I2(sub_ln38_3_reg_1198[22]),
        .O(tmp_product_i_14_n_0));
  (* HLUTNM = "lutpair224" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_15
       (.I0(Q[22]),
        .I1(tmp_product_0[21]),
        .I2(sub_ln38_3_reg_1198[21]),
        .O(tmp_product_i_15_n_0));
  (* HLUTNM = "lutpair228" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_16
       (.I0(Q[26]),
        .I1(tmp_product_0[25]),
        .I2(sub_ln38_3_reg_1198[25]),
        .I3(tmp_product_i_12_n_0),
        .O(tmp_product_i_16_n_0));
  (* HLUTNM = "lutpair227" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_17
       (.I0(Q[25]),
        .I1(tmp_product_0[24]),
        .I2(sub_ln38_3_reg_1198[24]),
        .I3(tmp_product_i_13_n_0),
        .O(tmp_product_i_17_n_0));
  (* HLUTNM = "lutpair226" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_18
       (.I0(Q[24]),
        .I1(tmp_product_0[23]),
        .I2(sub_ln38_3_reg_1198[23]),
        .I3(tmp_product_i_14_n_0),
        .O(tmp_product_i_18_n_0));
  (* HLUTNM = "lutpair225" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_19
       (.I0(Q[23]),
        .I1(tmp_product_0[22]),
        .I2(sub_ln38_3_reg_1198[22]),
        .I3(tmp_product_i_15_n_0),
        .O(tmp_product_i_19_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_2
       (.CI(tmp_product_i_3_n_0),
        .CO({tmp_product_i_2_n_0,tmp_product_i_2_n_1,tmp_product_i_2_n_2,tmp_product_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product_i_12_n_0,tmp_product_i_13_n_0,tmp_product_i_14_n_0,tmp_product_i_15_n_0}),
        .O(add_ln38_1_fu_783_p2[27:24]),
        .S({tmp_product_i_16_n_0,tmp_product_i_17_n_0,tmp_product_i_18_n_0,tmp_product_i_19_n_0}));
  (* HLUTNM = "lutpair223" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_20
       (.I0(Q[21]),
        .I1(tmp_product_0[20]),
        .I2(sub_ln38_3_reg_1198[20]),
        .O(tmp_product_i_20_n_0));
  (* HLUTNM = "lutpair222" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_21
       (.I0(Q[20]),
        .I1(tmp_product_0[19]),
        .I2(sub_ln38_3_reg_1198[19]),
        .O(tmp_product_i_21_n_0));
  (* HLUTNM = "lutpair221" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_22
       (.I0(Q[19]),
        .I1(tmp_product_0[18]),
        .I2(sub_ln38_3_reg_1198[18]),
        .O(tmp_product_i_22_n_0));
  (* HLUTNM = "lutpair220" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_23
       (.I0(Q[18]),
        .I1(tmp_product_0[17]),
        .I2(sub_ln38_3_reg_1198[17]),
        .O(tmp_product_i_23_n_0));
  (* HLUTNM = "lutpair224" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_24
       (.I0(Q[22]),
        .I1(tmp_product_0[21]),
        .I2(sub_ln38_3_reg_1198[21]),
        .I3(tmp_product_i_20_n_0),
        .O(tmp_product_i_24_n_0));
  (* HLUTNM = "lutpair223" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_25
       (.I0(Q[21]),
        .I1(tmp_product_0[20]),
        .I2(sub_ln38_3_reg_1198[20]),
        .I3(tmp_product_i_21_n_0),
        .O(tmp_product_i_25_n_0));
  (* HLUTNM = "lutpair222" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_26
       (.I0(Q[20]),
        .I1(tmp_product_0[19]),
        .I2(sub_ln38_3_reg_1198[19]),
        .I3(tmp_product_i_22_n_0),
        .O(tmp_product_i_26_n_0));
  (* HLUTNM = "lutpair221" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_27
       (.I0(Q[19]),
        .I1(tmp_product_0[18]),
        .I2(sub_ln38_3_reg_1198[18]),
        .I3(tmp_product_i_23_n_0),
        .O(tmp_product_i_27_n_0));
  (* HLUTNM = "lutpair219" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_28
       (.I0(Q[17]),
        .I1(tmp_product_0[16]),
        .I2(sub_ln38_3_reg_1198[16]),
        .O(tmp_product_i_28_n_0));
  (* HLUTNM = "lutpair218" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_29
       (.I0(Q[16]),
        .I1(tmp_product_0[15]),
        .I2(sub_ln38_3_reg_1198[15]),
        .O(tmp_product_i_29_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_3
       (.CI(tmp_product_i_4_n_0),
        .CO({tmp_product_i_3_n_0,tmp_product_i_3_n_1,tmp_product_i_3_n_2,tmp_product_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product_i_20_n_0,tmp_product_i_21_n_0,tmp_product_i_22_n_0,tmp_product_i_23_n_0}),
        .O(add_ln38_1_fu_783_p2[23:20]),
        .S({tmp_product_i_24_n_0,tmp_product_i_25_n_0,tmp_product_i_26_n_0,tmp_product_i_27_n_0}));
  (* HLUTNM = "lutpair217" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_30
       (.I0(Q[15]),
        .I1(tmp_product_0[14]),
        .I2(sub_ln38_3_reg_1198[14]),
        .O(tmp_product_i_30_n_0));
  (* HLUTNM = "lutpair216" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_31
       (.I0(Q[14]),
        .I1(tmp_product_0[13]),
        .I2(sub_ln38_3_reg_1198[13]),
        .O(tmp_product_i_31_n_0));
  (* HLUTNM = "lutpair220" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_32
       (.I0(Q[18]),
        .I1(tmp_product_0[17]),
        .I2(sub_ln38_3_reg_1198[17]),
        .I3(tmp_product_i_28_n_0),
        .O(tmp_product_i_32_n_0));
  (* HLUTNM = "lutpair219" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_33
       (.I0(Q[17]),
        .I1(tmp_product_0[16]),
        .I2(sub_ln38_3_reg_1198[16]),
        .I3(tmp_product_i_29_n_0),
        .O(tmp_product_i_33_n_0));
  (* HLUTNM = "lutpair218" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_34
       (.I0(Q[16]),
        .I1(tmp_product_0[15]),
        .I2(sub_ln38_3_reg_1198[15]),
        .I3(tmp_product_i_30_n_0),
        .O(tmp_product_i_34_n_0));
  (* HLUTNM = "lutpair217" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_35
       (.I0(Q[15]),
        .I1(tmp_product_0[14]),
        .I2(sub_ln38_3_reg_1198[14]),
        .I3(tmp_product_i_31_n_0),
        .O(tmp_product_i_35_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_4
       (.CI(tmp_product__0_i_1_n_0),
        .CO({tmp_product_i_4_n_0,tmp_product_i_4_n_1,tmp_product_i_4_n_2,tmp_product_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product_i_28_n_0,tmp_product_i_29_n_0,tmp_product_i_30_n_0,tmp_product_i_31_n_0}),
        .O(add_ln38_1_fu_783_p2[19:16]),
        .S({tmp_product_i_32_n_0,tmp_product_i_33_n_0,tmp_product_i_34_n_0,tmp_product_i_35_n_0}));
  (* HLUTNM = "lutpair230" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_5
       (.I0(Q[28]),
        .I1(tmp_product_0[27]),
        .I2(sub_ln38_3_reg_1198[27]),
        .O(tmp_product_i_5_n_0));
  (* HLUTNM = "lutpair229" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_6
       (.I0(Q[27]),
        .I1(tmp_product_0[26]),
        .I2(sub_ln38_3_reg_1198[26]),
        .O(tmp_product_i_6_n_0));
  (* HLUTNM = "lutpair228" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_7
       (.I0(Q[26]),
        .I1(tmp_product_0[25]),
        .I2(sub_ln38_3_reg_1198[25]),
        .O(tmp_product_i_7_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    tmp_product_i_8
       (.I0(sub_ln38_3_reg_1198[28]),
        .I1(tmp_product_0[28]),
        .I2(Q[29]),
        .I3(tmp_product_0[29]),
        .I4(Q[30]),
        .I5(sub_ln38_3_reg_1198[29]),
        .O(tmp_product_i_8_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product_i_9
       (.I0(tmp_product_i_5_n_0),
        .I1(tmp_product_0[28]),
        .I2(Q[29]),
        .I3(sub_ln38_3_reg_1198[28]),
        .O(tmp_product_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both
   (ack_in_t_reg_0,
    \state_reg[0]_0 ,
    Q,
    \data_p1_reg[31]_0 ,
    SR,
    ap_clk,
    \ch_v_TDEST_reg_reg[0] ,
    ap_enable_reg_pp0_iter1,
    ch_r_TREADY_int_regslice,
    ch_b_TVALID,
    ch_b_TDATA);
  output ack_in_t_reg_0;
  output \state_reg[0]_0 ;
  output [0:0]Q;
  output [31:0]\data_p1_reg[31]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [0:0]\ch_v_TDEST_reg_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input ch_r_TREADY_int_regslice;
  input ch_b_TVALID;
  input [31:0]ch_b_TDATA;

  wire \FSM_sequential_state[0]_i_1__33_n_0 ;
  wire \FSM_sequential_state[1]_i_1__20_n_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ack_in_t_i_1__32_n_0;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [31:0]ch_b_TDATA;
  wire ch_b_TVALID;
  wire ch_r_TREADY_int_regslice;
  wire [0:0]\ch_v_TDEST_reg_reg[0] ;
  wire [31:0]\data_p1_reg[31]_0 ;
  wire [31:0]data_p2;
  wire load_p1;
  wire load_p2;
  wire [31:0]p_0_in;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_0 ;
  wire \state[1]_i_1__3_n_0 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__33 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[0]),
        .I2(ch_b_TVALID),
        .I3(state__0[1]),
        .O(\FSM_sequential_state[0]_i_1__33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__20 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(ch_b_TVALID),
        .O(\FSM_sequential_state[1]_i_1__20_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1__33_n_0 ),
        .Q(state__0[0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__20_n_0 ),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__32
       (.I0(ch_r_TREADY_int_regslice),
        .I1(ch_b_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__32_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__32_n_0),
        .Q(ack_in_t_reg_0),
        .R(SR));
  LUT3 #(
    .INIT(8'h70)) 
    \ch_y_TDATA_reg[31]_i_3 
       (.I0(Q),
        .I1(\ch_v_TDEST_reg_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .O(\state_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[0]_i_1__30 
       (.I0(data_p2[0]),
        .I1(ch_b_TDATA[0]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[10]_i_1__4 
       (.I0(data_p2[10]),
        .I1(ch_b_TDATA[10]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[11]_i_1__4 
       (.I0(data_p2[11]),
        .I1(ch_b_TDATA[11]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[12]_i_1__4 
       (.I0(data_p2[12]),
        .I1(ch_b_TDATA[12]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[13]_i_1__4 
       (.I0(data_p2[13]),
        .I1(ch_b_TDATA[13]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[14]_i_1__4 
       (.I0(data_p2[14]),
        .I1(ch_b_TDATA[14]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[15]_i_1__1 
       (.I0(data_p2[15]),
        .I1(ch_b_TDATA[15]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[16]_i_1__1 
       (.I0(data_p2[16]),
        .I1(ch_b_TDATA[16]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[17]_i_1__1 
       (.I0(data_p2[17]),
        .I1(ch_b_TDATA[17]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[18]_i_1__1 
       (.I0(data_p2[18]),
        .I1(ch_b_TDATA[18]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[19]_i_1__1 
       (.I0(data_p2[19]),
        .I1(ch_b_TDATA[19]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[1]_i_1__30 
       (.I0(data_p2[1]),
        .I1(ch_b_TDATA[1]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[20]_i_1__1 
       (.I0(data_p2[20]),
        .I1(ch_b_TDATA[20]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[21]_i_1__1 
       (.I0(data_p2[21]),
        .I1(ch_b_TDATA[21]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[22]_i_1__1 
       (.I0(data_p2[22]),
        .I1(ch_b_TDATA[22]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[23]_i_1__1 
       (.I0(data_p2[23]),
        .I1(ch_b_TDATA[23]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[24]_i_1__1 
       (.I0(data_p2[24]),
        .I1(ch_b_TDATA[24]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[25]_i_1__1 
       (.I0(data_p2[25]),
        .I1(ch_b_TDATA[25]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[26]_i_1__1 
       (.I0(data_p2[26]),
        .I1(ch_b_TDATA[26]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[27]_i_1__1 
       (.I0(data_p2[27]),
        .I1(ch_b_TDATA[27]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[28]_i_1__1 
       (.I0(data_p2[28]),
        .I1(ch_b_TDATA[28]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[29]_i_1__1 
       (.I0(data_p2[29]),
        .I1(ch_b_TDATA[29]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[2]_i_1__24 
       (.I0(data_p2[2]),
        .I1(ch_b_TDATA[2]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[30]_i_1__1 
       (.I0(data_p2[30]),
        .I1(ch_b_TDATA[30]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[30]));
  LUT4 #(
    .INIT(16'hE240)) 
    \data_p1[31]_i_1__2 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(ch_b_TVALID),
        .I3(ch_r_TREADY_int_regslice),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[31]_i_2__4 
       (.I0(data_p2[31]),
        .I1(ch_b_TDATA[31]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[3]_i_1__26 
       (.I0(data_p2[3]),
        .I1(ch_b_TDATA[3]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[4]_i_1__15 
       (.I0(data_p2[4]),
        .I1(ch_b_TDATA[4]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[5]_i_1__10 
       (.I0(data_p2[5]),
        .I1(ch_b_TDATA[5]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[6]_i_1__4 
       (.I0(data_p2[6]),
        .I1(ch_b_TDATA[6]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[7]_i_1__4 
       (.I0(data_p2[7]),
        .I1(ch_b_TDATA[7]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[8]_i_1__4 
       (.I0(data_p2[8]),
        .I1(ch_b_TDATA[8]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[9]_i_1__4 
       (.I0(data_p2[9]),
        .I1(ch_b_TDATA[9]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[0]),
        .Q(\data_p1_reg[31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[10]),
        .Q(\data_p1_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[11]),
        .Q(\data_p1_reg[31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[12]),
        .Q(\data_p1_reg[31]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[13]),
        .Q(\data_p1_reg[31]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[14]),
        .Q(\data_p1_reg[31]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[15]),
        .Q(\data_p1_reg[31]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[16]),
        .Q(\data_p1_reg[31]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[17]),
        .Q(\data_p1_reg[31]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[18]),
        .Q(\data_p1_reg[31]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[19]),
        .Q(\data_p1_reg[31]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[1]),
        .Q(\data_p1_reg[31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[20]),
        .Q(\data_p1_reg[31]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[21]),
        .Q(\data_p1_reg[31]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[22]),
        .Q(\data_p1_reg[31]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[23]),
        .Q(\data_p1_reg[31]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[24]),
        .Q(\data_p1_reg[31]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[25]),
        .Q(\data_p1_reg[31]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[26]),
        .Q(\data_p1_reg[31]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[27]),
        .Q(\data_p1_reg[31]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[28]),
        .Q(\data_p1_reg[31]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[29]),
        .Q(\data_p1_reg[31]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[2]),
        .Q(\data_p1_reg[31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[30]),
        .Q(\data_p1_reg[31]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[31]),
        .Q(\data_p1_reg[31]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[3]),
        .Q(\data_p1_reg[31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[4]),
        .Q(\data_p1_reg[31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[5]),
        .Q(\data_p1_reg[31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[6]),
        .Q(\data_p1_reg[31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[7]),
        .Q(\data_p1_reg[31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[8]),
        .Q(\data_p1_reg[31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[9]),
        .Q(\data_p1_reg[31]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[31]_i_1__1 
       (.I0(ch_b_TVALID),
        .I1(ack_in_t_reg_0),
        .O(load_p2));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDATA[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDATA[10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDATA[11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDATA[12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDATA[13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDATA[14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDATA[15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDATA[16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDATA[17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDATA[18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDATA[19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDATA[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDATA[20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDATA[21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDATA[22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDATA[23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDATA[24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDATA[25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDATA[26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDATA[27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDATA[28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDATA[29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDATA[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDATA[30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDATA[31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDATA[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDATA[4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDATA[5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDATA[6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDATA[7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDATA[8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDATA[9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \state[0]_i_1__2 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(Q),
        .I2(state),
        .I3(ack_in_t_reg_0),
        .I4(ch_b_TVALID),
        .O(\state[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hAEFF)) 
    \state[1]_i_1__3 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state),
        .I2(ch_b_TVALID),
        .I3(Q),
        .O(\state[1]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both_1
   (ack_in_t_reg_0,
    Q,
    \data_p1_reg[31]_0 ,
    D,
    ap_rst_n_inv,
    ap_clk,
    ch_r_TREADY_int_regslice,
    ch_g_TVALID,
    ch_g_TDATA);
  output ack_in_t_reg_0;
  output [0:0]Q;
  output [31:0]\data_p1_reg[31]_0 ;
  output [18:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input ch_r_TREADY_int_regslice;
  input ch_g_TVALID;
  input [31:0]ch_g_TDATA;

  wire [18:0]D;
  wire \FSM_sequential_state[0]_i_1__40_n_0 ;
  wire \FSM_sequential_state[1]_i_1__27_n_0 ;
  wire [0:0]Q;
  wire ack_in_t_i_1__39_n_0;
  wire ack_in_t_reg_0;
  wire \add_ln36_5_reg_1138[16]_i_2_n_0 ;
  wire \add_ln36_5_reg_1138[16]_i_3_n_0 ;
  wire \add_ln36_5_reg_1138[16]_i_4_n_0 ;
  wire \add_ln36_5_reg_1138[16]_i_5_n_0 ;
  wire \add_ln36_5_reg_1138[16]_i_6_n_0 ;
  wire \add_ln36_5_reg_1138[16]_i_7_n_0 ;
  wire \add_ln36_5_reg_1138[16]_i_8_n_0 ;
  wire \add_ln36_5_reg_1138[20]_i_2_n_0 ;
  wire \add_ln36_5_reg_1138[20]_i_3_n_0 ;
  wire \add_ln36_5_reg_1138[20]_i_4_n_0 ;
  wire \add_ln36_5_reg_1138[20]_i_5_n_0 ;
  wire \add_ln36_5_reg_1138[20]_i_6_n_0 ;
  wire \add_ln36_5_reg_1138[20]_i_7_n_0 ;
  wire \add_ln36_5_reg_1138[20]_i_8_n_0 ;
  wire \add_ln36_5_reg_1138[20]_i_9_n_0 ;
  wire \add_ln36_5_reg_1138[24]_i_2_n_0 ;
  wire \add_ln36_5_reg_1138[24]_i_3_n_0 ;
  wire \add_ln36_5_reg_1138[24]_i_4_n_0 ;
  wire \add_ln36_5_reg_1138[24]_i_5_n_0 ;
  wire \add_ln36_5_reg_1138[24]_i_6_n_0 ;
  wire \add_ln36_5_reg_1138[24]_i_7_n_0 ;
  wire \add_ln36_5_reg_1138[24]_i_8_n_0 ;
  wire \add_ln36_5_reg_1138[24]_i_9_n_0 ;
  wire \add_ln36_5_reg_1138[28]_i_2_n_0 ;
  wire \add_ln36_5_reg_1138[28]_i_3_n_0 ;
  wire \add_ln36_5_reg_1138[28]_i_4_n_0 ;
  wire \add_ln36_5_reg_1138[28]_i_5_n_0 ;
  wire \add_ln36_5_reg_1138[28]_i_6_n_0 ;
  wire \add_ln36_5_reg_1138[28]_i_7_n_0 ;
  wire \add_ln36_5_reg_1138[28]_i_8_n_0 ;
  wire \add_ln36_5_reg_1138[28]_i_9_n_0 ;
  wire \add_ln36_5_reg_1138[31]_i_2_n_0 ;
  wire \add_ln36_5_reg_1138[31]_i_3_n_0 ;
  wire \add_ln36_5_reg_1138[31]_i_4_n_0 ;
  wire \add_ln36_5_reg_1138[31]_i_5_n_0 ;
  wire \add_ln36_5_reg_1138[31]_i_6_n_0 ;
  wire \add_ln36_5_reg_1138_reg[16]_i_1_n_0 ;
  wire \add_ln36_5_reg_1138_reg[16]_i_1_n_1 ;
  wire \add_ln36_5_reg_1138_reg[16]_i_1_n_2 ;
  wire \add_ln36_5_reg_1138_reg[16]_i_1_n_3 ;
  wire \add_ln36_5_reg_1138_reg[20]_i_1_n_0 ;
  wire \add_ln36_5_reg_1138_reg[20]_i_1_n_1 ;
  wire \add_ln36_5_reg_1138_reg[20]_i_1_n_2 ;
  wire \add_ln36_5_reg_1138_reg[20]_i_1_n_3 ;
  wire \add_ln36_5_reg_1138_reg[24]_i_1_n_0 ;
  wire \add_ln36_5_reg_1138_reg[24]_i_1_n_1 ;
  wire \add_ln36_5_reg_1138_reg[24]_i_1_n_2 ;
  wire \add_ln36_5_reg_1138_reg[24]_i_1_n_3 ;
  wire \add_ln36_5_reg_1138_reg[28]_i_1_n_0 ;
  wire \add_ln36_5_reg_1138_reg[28]_i_1_n_1 ;
  wire \add_ln36_5_reg_1138_reg[28]_i_1_n_2 ;
  wire \add_ln36_5_reg_1138_reg[28]_i_1_n_3 ;
  wire \add_ln36_5_reg_1138_reg[31]_i_1_n_2 ;
  wire \add_ln36_5_reg_1138_reg[31]_i_1_n_3 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [31:0]ch_g_TDATA;
  wire ch_g_TVALID;
  wire ch_r_TREADY_int_regslice;
  wire [31:0]\data_p1_reg[31]_0 ;
  wire [31:0]data_p2;
  wire load_p1;
  wire load_p2;
  wire [31:0]p_0_in;
  wire [1:1]state;
  wire \state[0]_i_1__3_n_0 ;
  wire \state[1]_i_1__4_n_0 ;
  wire [1:0]state__0;
  wire [3:2]\NLW_add_ln36_5_reg_1138_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln36_5_reg_1138_reg[31]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__40 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[0]),
        .I2(ch_g_TVALID),
        .I3(state__0[1]),
        .O(\FSM_sequential_state[0]_i_1__40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__27 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(ch_g_TVALID),
        .O(\FSM_sequential_state[1]_i_1__27_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1__40_n_0 ),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__27_n_0 ),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__39
       (.I0(ch_r_TREADY_int_regslice),
        .I1(ch_g_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__39_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__39_n_0),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h69)) 
    \add_ln36_5_reg_1138[16]_i_2 
       (.I0(\data_p1_reg[31]_0 [0]),
        .I1(\data_p1_reg[31]_0 [3]),
        .I2(\data_p1_reg[31]_0 [6]),
        .O(\add_ln36_5_reg_1138[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln36_5_reg_1138[16]_i_3 
       (.I0(\data_p1_reg[31]_0 [4]),
        .I1(\data_p1_reg[31]_0 [1]),
        .O(\add_ln36_5_reg_1138[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \add_ln36_5_reg_1138[16]_i_4 
       (.I0(\data_p1_reg[31]_0 [3]),
        .I1(\data_p1_reg[31]_0 [0]),
        .O(\add_ln36_5_reg_1138[16]_i_4_n_0 ));
  (* HLUTNM = "lutpair82" *) 
  LUT5 #(
    .INIT(32'h69966969)) 
    \add_ln36_5_reg_1138[16]_i_5 
       (.I0(\data_p1_reg[31]_0 [3]),
        .I1(\data_p1_reg[31]_0 [6]),
        .I2(\data_p1_reg[31]_0 [0]),
        .I3(\data_p1_reg[31]_0 [2]),
        .I4(\data_p1_reg[31]_0 [5]),
        .O(\add_ln36_5_reg_1138[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \add_ln36_5_reg_1138[16]_i_6 
       (.I0(\data_p1_reg[31]_0 [1]),
        .I1(\data_p1_reg[31]_0 [4]),
        .I2(\data_p1_reg[31]_0 [2]),
        .I3(\data_p1_reg[31]_0 [5]),
        .O(\add_ln36_5_reg_1138[16]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \add_ln36_5_reg_1138[16]_i_7 
       (.I0(\data_p1_reg[31]_0 [0]),
        .I1(\data_p1_reg[31]_0 [3]),
        .I2(\data_p1_reg[31]_0 [1]),
        .I3(\data_p1_reg[31]_0 [4]),
        .O(\add_ln36_5_reg_1138[16]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_5_reg_1138[16]_i_8 
       (.I0(\data_p1_reg[31]_0 [3]),
        .I1(\data_p1_reg[31]_0 [0]),
        .O(\add_ln36_5_reg_1138[16]_i_8_n_0 ));
  (* HLUTNM = "lutpair85" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln36_5_reg_1138[20]_i_2 
       (.I0(\data_p1_reg[31]_0 [6]),
        .I1(\data_p1_reg[31]_0 [9]),
        .I2(\data_p1_reg[31]_0 [3]),
        .O(\add_ln36_5_reg_1138[20]_i_2_n_0 ));
  (* HLUTNM = "lutpair84" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln36_5_reg_1138[20]_i_3 
       (.I0(\data_p1_reg[31]_0 [5]),
        .I1(\data_p1_reg[31]_0 [8]),
        .I2(\data_p1_reg[31]_0 [2]),
        .O(\add_ln36_5_reg_1138[20]_i_3_n_0 ));
  (* HLUTNM = "lutpair83" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln36_5_reg_1138[20]_i_4 
       (.I0(\data_p1_reg[31]_0 [4]),
        .I1(\data_p1_reg[31]_0 [7]),
        .I2(\data_p1_reg[31]_0 [1]),
        .O(\add_ln36_5_reg_1138[20]_i_4_n_0 ));
  (* HLUTNM = "lutpair82" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln36_5_reg_1138[20]_i_5 
       (.I0(\data_p1_reg[31]_0 [3]),
        .I1(\data_p1_reg[31]_0 [6]),
        .I2(\data_p1_reg[31]_0 [0]),
        .O(\add_ln36_5_reg_1138[20]_i_5_n_0 ));
  (* HLUTNM = "lutpair86" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln36_5_reg_1138[20]_i_6 
       (.I0(\data_p1_reg[31]_0 [7]),
        .I1(\data_p1_reg[31]_0 [10]),
        .I2(\data_p1_reg[31]_0 [4]),
        .I3(\add_ln36_5_reg_1138[20]_i_2_n_0 ),
        .O(\add_ln36_5_reg_1138[20]_i_6_n_0 ));
  (* HLUTNM = "lutpair85" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln36_5_reg_1138[20]_i_7 
       (.I0(\data_p1_reg[31]_0 [6]),
        .I1(\data_p1_reg[31]_0 [9]),
        .I2(\data_p1_reg[31]_0 [3]),
        .I3(\add_ln36_5_reg_1138[20]_i_3_n_0 ),
        .O(\add_ln36_5_reg_1138[20]_i_7_n_0 ));
  (* HLUTNM = "lutpair84" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln36_5_reg_1138[20]_i_8 
       (.I0(\data_p1_reg[31]_0 [5]),
        .I1(\data_p1_reg[31]_0 [8]),
        .I2(\data_p1_reg[31]_0 [2]),
        .I3(\add_ln36_5_reg_1138[20]_i_4_n_0 ),
        .O(\add_ln36_5_reg_1138[20]_i_8_n_0 ));
  (* HLUTNM = "lutpair83" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln36_5_reg_1138[20]_i_9 
       (.I0(\data_p1_reg[31]_0 [4]),
        .I1(\data_p1_reg[31]_0 [7]),
        .I2(\data_p1_reg[31]_0 [1]),
        .I3(\add_ln36_5_reg_1138[20]_i_5_n_0 ),
        .O(\add_ln36_5_reg_1138[20]_i_9_n_0 ));
  (* HLUTNM = "lutpair89" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln36_5_reg_1138[24]_i_2 
       (.I0(\data_p1_reg[31]_0 [10]),
        .I1(\data_p1_reg[31]_0 [13]),
        .I2(\data_p1_reg[31]_0 [7]),
        .O(\add_ln36_5_reg_1138[24]_i_2_n_0 ));
  (* HLUTNM = "lutpair88" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln36_5_reg_1138[24]_i_3 
       (.I0(\data_p1_reg[31]_0 [9]),
        .I1(\data_p1_reg[31]_0 [12]),
        .I2(\data_p1_reg[31]_0 [6]),
        .O(\add_ln36_5_reg_1138[24]_i_3_n_0 ));
  (* HLUTNM = "lutpair87" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln36_5_reg_1138[24]_i_4 
       (.I0(\data_p1_reg[31]_0 [8]),
        .I1(\data_p1_reg[31]_0 [11]),
        .I2(\data_p1_reg[31]_0 [5]),
        .O(\add_ln36_5_reg_1138[24]_i_4_n_0 ));
  (* HLUTNM = "lutpair86" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln36_5_reg_1138[24]_i_5 
       (.I0(\data_p1_reg[31]_0 [7]),
        .I1(\data_p1_reg[31]_0 [10]),
        .I2(\data_p1_reg[31]_0 [4]),
        .O(\add_ln36_5_reg_1138[24]_i_5_n_0 ));
  (* HLUTNM = "lutpair90" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln36_5_reg_1138[24]_i_6 
       (.I0(\data_p1_reg[31]_0 [11]),
        .I1(\data_p1_reg[31]_0 [14]),
        .I2(\data_p1_reg[31]_0 [8]),
        .I3(\add_ln36_5_reg_1138[24]_i_2_n_0 ),
        .O(\add_ln36_5_reg_1138[24]_i_6_n_0 ));
  (* HLUTNM = "lutpair89" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln36_5_reg_1138[24]_i_7 
       (.I0(\data_p1_reg[31]_0 [10]),
        .I1(\data_p1_reg[31]_0 [13]),
        .I2(\data_p1_reg[31]_0 [7]),
        .I3(\add_ln36_5_reg_1138[24]_i_3_n_0 ),
        .O(\add_ln36_5_reg_1138[24]_i_7_n_0 ));
  (* HLUTNM = "lutpair88" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln36_5_reg_1138[24]_i_8 
       (.I0(\data_p1_reg[31]_0 [9]),
        .I1(\data_p1_reg[31]_0 [12]),
        .I2(\data_p1_reg[31]_0 [6]),
        .I3(\add_ln36_5_reg_1138[24]_i_4_n_0 ),
        .O(\add_ln36_5_reg_1138[24]_i_8_n_0 ));
  (* HLUTNM = "lutpair87" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln36_5_reg_1138[24]_i_9 
       (.I0(\data_p1_reg[31]_0 [8]),
        .I1(\data_p1_reg[31]_0 [11]),
        .I2(\data_p1_reg[31]_0 [5]),
        .I3(\add_ln36_5_reg_1138[24]_i_5_n_0 ),
        .O(\add_ln36_5_reg_1138[24]_i_9_n_0 ));
  (* HLUTNM = "lutpair93" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln36_5_reg_1138[28]_i_2 
       (.I0(\data_p1_reg[31]_0 [14]),
        .I1(\data_p1_reg[31]_0 [17]),
        .I2(\data_p1_reg[31]_0 [11]),
        .O(\add_ln36_5_reg_1138[28]_i_2_n_0 ));
  (* HLUTNM = "lutpair92" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln36_5_reg_1138[28]_i_3 
       (.I0(\data_p1_reg[31]_0 [13]),
        .I1(\data_p1_reg[31]_0 [16]),
        .I2(\data_p1_reg[31]_0 [10]),
        .O(\add_ln36_5_reg_1138[28]_i_3_n_0 ));
  (* HLUTNM = "lutpair91" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln36_5_reg_1138[28]_i_4 
       (.I0(\data_p1_reg[31]_0 [12]),
        .I1(\data_p1_reg[31]_0 [15]),
        .I2(\data_p1_reg[31]_0 [9]),
        .O(\add_ln36_5_reg_1138[28]_i_4_n_0 ));
  (* HLUTNM = "lutpair90" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln36_5_reg_1138[28]_i_5 
       (.I0(\data_p1_reg[31]_0 [11]),
        .I1(\data_p1_reg[31]_0 [14]),
        .I2(\data_p1_reg[31]_0 [8]),
        .O(\add_ln36_5_reg_1138[28]_i_5_n_0 ));
  (* HLUTNM = "lutpair94" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln36_5_reg_1138[28]_i_6 
       (.I0(\data_p1_reg[31]_0 [15]),
        .I1(\data_p1_reg[31]_0 [18]),
        .I2(\data_p1_reg[31]_0 [12]),
        .I3(\add_ln36_5_reg_1138[28]_i_2_n_0 ),
        .O(\add_ln36_5_reg_1138[28]_i_6_n_0 ));
  (* HLUTNM = "lutpair93" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln36_5_reg_1138[28]_i_7 
       (.I0(\data_p1_reg[31]_0 [14]),
        .I1(\data_p1_reg[31]_0 [17]),
        .I2(\data_p1_reg[31]_0 [11]),
        .I3(\add_ln36_5_reg_1138[28]_i_3_n_0 ),
        .O(\add_ln36_5_reg_1138[28]_i_7_n_0 ));
  (* HLUTNM = "lutpair92" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln36_5_reg_1138[28]_i_8 
       (.I0(\data_p1_reg[31]_0 [13]),
        .I1(\data_p1_reg[31]_0 [16]),
        .I2(\data_p1_reg[31]_0 [10]),
        .I3(\add_ln36_5_reg_1138[28]_i_4_n_0 ),
        .O(\add_ln36_5_reg_1138[28]_i_8_n_0 ));
  (* HLUTNM = "lutpair91" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln36_5_reg_1138[28]_i_9 
       (.I0(\data_p1_reg[31]_0 [12]),
        .I1(\data_p1_reg[31]_0 [15]),
        .I2(\data_p1_reg[31]_0 [9]),
        .I3(\add_ln36_5_reg_1138[28]_i_5_n_0 ),
        .O(\add_ln36_5_reg_1138[28]_i_9_n_0 ));
  (* HLUTNM = "lutpair95" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln36_5_reg_1138[31]_i_2 
       (.I0(\data_p1_reg[31]_0 [16]),
        .I1(\data_p1_reg[31]_0 [19]),
        .I2(\data_p1_reg[31]_0 [13]),
        .O(\add_ln36_5_reg_1138[31]_i_2_n_0 ));
  (* HLUTNM = "lutpair94" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln36_5_reg_1138[31]_i_3 
       (.I0(\data_p1_reg[31]_0 [15]),
        .I1(\data_p1_reg[31]_0 [18]),
        .I2(\data_p1_reg[31]_0 [12]),
        .O(\add_ln36_5_reg_1138[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \add_ln36_5_reg_1138[31]_i_4 
       (.I0(\data_p1_reg[31]_0 [14]),
        .I1(\data_p1_reg[31]_0 [20]),
        .I2(\data_p1_reg[31]_0 [17]),
        .I3(\data_p1_reg[31]_0 [21]),
        .I4(\data_p1_reg[31]_0 [18]),
        .I5(\data_p1_reg[31]_0 [15]),
        .O(\add_ln36_5_reg_1138[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln36_5_reg_1138[31]_i_5 
       (.I0(\add_ln36_5_reg_1138[31]_i_2_n_0 ),
        .I1(\data_p1_reg[31]_0 [20]),
        .I2(\data_p1_reg[31]_0 [17]),
        .I3(\data_p1_reg[31]_0 [14]),
        .O(\add_ln36_5_reg_1138[31]_i_5_n_0 ));
  (* HLUTNM = "lutpair95" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln36_5_reg_1138[31]_i_6 
       (.I0(\data_p1_reg[31]_0 [16]),
        .I1(\data_p1_reg[31]_0 [19]),
        .I2(\data_p1_reg[31]_0 [13]),
        .I3(\add_ln36_5_reg_1138[31]_i_3_n_0 ),
        .O(\add_ln36_5_reg_1138[31]_i_6_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln36_5_reg_1138_reg[16]_i_1 
       (.CI(1'b0),
        .CO({\add_ln36_5_reg_1138_reg[16]_i_1_n_0 ,\add_ln36_5_reg_1138_reg[16]_i_1_n_1 ,\add_ln36_5_reg_1138_reg[16]_i_1_n_2 ,\add_ln36_5_reg_1138_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln36_5_reg_1138[16]_i_2_n_0 ,\add_ln36_5_reg_1138[16]_i_3_n_0 ,\add_ln36_5_reg_1138[16]_i_4_n_0 ,1'b0}),
        .O(D[3:0]),
        .S({\add_ln36_5_reg_1138[16]_i_5_n_0 ,\add_ln36_5_reg_1138[16]_i_6_n_0 ,\add_ln36_5_reg_1138[16]_i_7_n_0 ,\add_ln36_5_reg_1138[16]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln36_5_reg_1138_reg[20]_i_1 
       (.CI(\add_ln36_5_reg_1138_reg[16]_i_1_n_0 ),
        .CO({\add_ln36_5_reg_1138_reg[20]_i_1_n_0 ,\add_ln36_5_reg_1138_reg[20]_i_1_n_1 ,\add_ln36_5_reg_1138_reg[20]_i_1_n_2 ,\add_ln36_5_reg_1138_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln36_5_reg_1138[20]_i_2_n_0 ,\add_ln36_5_reg_1138[20]_i_3_n_0 ,\add_ln36_5_reg_1138[20]_i_4_n_0 ,\add_ln36_5_reg_1138[20]_i_5_n_0 }),
        .O(D[7:4]),
        .S({\add_ln36_5_reg_1138[20]_i_6_n_0 ,\add_ln36_5_reg_1138[20]_i_7_n_0 ,\add_ln36_5_reg_1138[20]_i_8_n_0 ,\add_ln36_5_reg_1138[20]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln36_5_reg_1138_reg[24]_i_1 
       (.CI(\add_ln36_5_reg_1138_reg[20]_i_1_n_0 ),
        .CO({\add_ln36_5_reg_1138_reg[24]_i_1_n_0 ,\add_ln36_5_reg_1138_reg[24]_i_1_n_1 ,\add_ln36_5_reg_1138_reg[24]_i_1_n_2 ,\add_ln36_5_reg_1138_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln36_5_reg_1138[24]_i_2_n_0 ,\add_ln36_5_reg_1138[24]_i_3_n_0 ,\add_ln36_5_reg_1138[24]_i_4_n_0 ,\add_ln36_5_reg_1138[24]_i_5_n_0 }),
        .O(D[11:8]),
        .S({\add_ln36_5_reg_1138[24]_i_6_n_0 ,\add_ln36_5_reg_1138[24]_i_7_n_0 ,\add_ln36_5_reg_1138[24]_i_8_n_0 ,\add_ln36_5_reg_1138[24]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln36_5_reg_1138_reg[28]_i_1 
       (.CI(\add_ln36_5_reg_1138_reg[24]_i_1_n_0 ),
        .CO({\add_ln36_5_reg_1138_reg[28]_i_1_n_0 ,\add_ln36_5_reg_1138_reg[28]_i_1_n_1 ,\add_ln36_5_reg_1138_reg[28]_i_1_n_2 ,\add_ln36_5_reg_1138_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln36_5_reg_1138[28]_i_2_n_0 ,\add_ln36_5_reg_1138[28]_i_3_n_0 ,\add_ln36_5_reg_1138[28]_i_4_n_0 ,\add_ln36_5_reg_1138[28]_i_5_n_0 }),
        .O(D[15:12]),
        .S({\add_ln36_5_reg_1138[28]_i_6_n_0 ,\add_ln36_5_reg_1138[28]_i_7_n_0 ,\add_ln36_5_reg_1138[28]_i_8_n_0 ,\add_ln36_5_reg_1138[28]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln36_5_reg_1138_reg[31]_i_1 
       (.CI(\add_ln36_5_reg_1138_reg[28]_i_1_n_0 ),
        .CO({\NLW_add_ln36_5_reg_1138_reg[31]_i_1_CO_UNCONNECTED [3:2],\add_ln36_5_reg_1138_reg[31]_i_1_n_2 ,\add_ln36_5_reg_1138_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln36_5_reg_1138[31]_i_2_n_0 ,\add_ln36_5_reg_1138[31]_i_3_n_0 }),
        .O({\NLW_add_ln36_5_reg_1138_reg[31]_i_1_O_UNCONNECTED [3],D[18:16]}),
        .S({1'b0,\add_ln36_5_reg_1138[31]_i_4_n_0 ,\add_ln36_5_reg_1138[31]_i_5_n_0 ,\add_ln36_5_reg_1138[31]_i_6_n_0 }));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[0]_i_1__25 
       (.I0(data_p2[0]),
        .I1(ch_g_TDATA[0]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[10]_i_1__3 
       (.I0(data_p2[10]),
        .I1(ch_g_TDATA[10]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[11]_i_1__3 
       (.I0(data_p2[11]),
        .I1(ch_g_TDATA[11]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[12]_i_1__3 
       (.I0(data_p2[12]),
        .I1(ch_g_TDATA[12]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[13]_i_1__3 
       (.I0(data_p2[13]),
        .I1(ch_g_TDATA[13]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[14]_i_1__3 
       (.I0(data_p2[14]),
        .I1(ch_g_TDATA[14]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[15]_i_1__0 
       (.I0(data_p2[15]),
        .I1(ch_g_TDATA[15]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[16]_i_1__0 
       (.I0(data_p2[16]),
        .I1(ch_g_TDATA[16]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[17]_i_1__0 
       (.I0(data_p2[17]),
        .I1(ch_g_TDATA[17]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[18]_i_1__0 
       (.I0(data_p2[18]),
        .I1(ch_g_TDATA[18]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[19]_i_1__0 
       (.I0(data_p2[19]),
        .I1(ch_g_TDATA[19]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[1]_i_1__25 
       (.I0(data_p2[1]),
        .I1(ch_g_TDATA[1]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[20]_i_1__0 
       (.I0(data_p2[20]),
        .I1(ch_g_TDATA[20]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[21]_i_1__0 
       (.I0(data_p2[21]),
        .I1(ch_g_TDATA[21]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[22]_i_1__0 
       (.I0(data_p2[22]),
        .I1(ch_g_TDATA[22]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[23]_i_1__0 
       (.I0(data_p2[23]),
        .I1(ch_g_TDATA[23]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[24]_i_1__0 
       (.I0(data_p2[24]),
        .I1(ch_g_TDATA[24]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[25]_i_1__0 
       (.I0(data_p2[25]),
        .I1(ch_g_TDATA[25]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[26]_i_1__0 
       (.I0(data_p2[26]),
        .I1(ch_g_TDATA[26]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[27]_i_1__0 
       (.I0(data_p2[27]),
        .I1(ch_g_TDATA[27]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[28]_i_1__0 
       (.I0(data_p2[28]),
        .I1(ch_g_TDATA[28]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[29]_i_1__0 
       (.I0(data_p2[29]),
        .I1(ch_g_TDATA[29]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[2]_i_1__19 
       (.I0(data_p2[2]),
        .I1(ch_g_TDATA[2]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[30]_i_1__0 
       (.I0(data_p2[30]),
        .I1(ch_g_TDATA[30]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[30]));
  LUT4 #(
    .INIT(16'hE240)) 
    \data_p1[31]_i_1__3 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(ch_g_TVALID),
        .I3(ch_r_TREADY_int_regslice),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[31]_i_2__3 
       (.I0(data_p2[31]),
        .I1(ch_g_TDATA[31]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[3]_i_1__23 
       (.I0(data_p2[3]),
        .I1(ch_g_TDATA[3]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[4]_i_1__13 
       (.I0(data_p2[4]),
        .I1(ch_g_TDATA[4]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[5]_i_1__9 
       (.I0(data_p2[5]),
        .I1(ch_g_TDATA[5]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[6]_i_1__3 
       (.I0(data_p2[6]),
        .I1(ch_g_TDATA[6]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[7]_i_1__3 
       (.I0(data_p2[7]),
        .I1(ch_g_TDATA[7]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[8]_i_1__3 
       (.I0(data_p2[8]),
        .I1(ch_g_TDATA[8]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[9]_i_1__3 
       (.I0(data_p2[9]),
        .I1(ch_g_TDATA[9]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[0]),
        .Q(\data_p1_reg[31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[10]),
        .Q(\data_p1_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[11]),
        .Q(\data_p1_reg[31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[12]),
        .Q(\data_p1_reg[31]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[13]),
        .Q(\data_p1_reg[31]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[14]),
        .Q(\data_p1_reg[31]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[15]),
        .Q(\data_p1_reg[31]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[16]),
        .Q(\data_p1_reg[31]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[17]),
        .Q(\data_p1_reg[31]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[18]),
        .Q(\data_p1_reg[31]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[19]),
        .Q(\data_p1_reg[31]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[1]),
        .Q(\data_p1_reg[31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[20]),
        .Q(\data_p1_reg[31]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[21]),
        .Q(\data_p1_reg[31]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[22]),
        .Q(\data_p1_reg[31]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[23]),
        .Q(\data_p1_reg[31]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[24]),
        .Q(\data_p1_reg[31]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[25]),
        .Q(\data_p1_reg[31]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[26]),
        .Q(\data_p1_reg[31]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[27]),
        .Q(\data_p1_reg[31]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[28]),
        .Q(\data_p1_reg[31]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[29]),
        .Q(\data_p1_reg[31]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[2]),
        .Q(\data_p1_reg[31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[30]),
        .Q(\data_p1_reg[31]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[31]),
        .Q(\data_p1_reg[31]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[3]),
        .Q(\data_p1_reg[31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[4]),
        .Q(\data_p1_reg[31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[5]),
        .Q(\data_p1_reg[31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[6]),
        .Q(\data_p1_reg[31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[7]),
        .Q(\data_p1_reg[31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[8]),
        .Q(\data_p1_reg[31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[9]),
        .Q(\data_p1_reg[31]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[31]_i_1__0 
       (.I0(ch_g_TVALID),
        .I1(ack_in_t_reg_0),
        .O(load_p2));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDATA[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDATA[10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDATA[11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDATA[12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDATA[13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDATA[14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDATA[15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDATA[16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDATA[17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDATA[18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDATA[19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDATA[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDATA[20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDATA[21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDATA[22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDATA[23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDATA[24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDATA[25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDATA[26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDATA[27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDATA[28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDATA[29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDATA[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDATA[30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDATA[31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDATA[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDATA[4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDATA[5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDATA[6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDATA[7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDATA[8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDATA[9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \state[0]_i_1__3 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(Q),
        .I2(state),
        .I3(ack_in_t_reg_0),
        .I4(ch_g_TVALID),
        .O(\state[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hAEFF)) 
    \state[1]_i_1__4 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state),
        .I2(ch_g_TVALID),
        .I3(Q),
        .O(\state[1]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__3_n_0 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__4_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both_15
   (ch_u_TREADY_int_regslice,
    Q,
    ch_u_TVALID,
    ch_u_TDATA,
    ap_rst_n_inv,
    ap_clk,
    \data_p1_reg[31]_0 ,
    ch_u_TDATA_reg,
    ch_y_TDATA_reg1,
    ch_u_TREADY,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID,
    E,
    D,
    \data_p2_reg[31]_0 ,
    \data_p2_reg[31]_1 );
  output ch_u_TREADY_int_regslice;
  output [1:0]Q;
  output ch_u_TVALID;
  output [15:0]ch_u_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]\data_p1_reg[31]_0 ;
  input [15:0]ch_u_TDATA_reg;
  input ch_y_TDATA_reg1;
  input ch_u_TREADY;
  input grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  input [0:0]E;
  input [14:0]D;
  input \data_p2_reg[31]_0 ;
  input \data_p2_reg[31]_1 ;

  wire [14:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[0]_i_1__12_n_0 ;
  wire \FSM_sequential_state[1]_i_1__12_n_0 ;
  wire [1:0]Q;
  wire ack_in_t_i_1__12_n_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [15:0]ch_u_TDATA;
  wire [15:0]ch_u_TDATA_reg;
  wire ch_u_TREADY;
  wire ch_u_TREADY_int_regslice;
  wire ch_u_TVALID;
  wire ch_y_TDATA_reg1;
  wire [15:0]\data_p1_reg[31]_0 ;
  wire [31:0]data_p2;
  wire \data_p2_reg[31]_0 ;
  wire \data_p2_reg[31]_1 ;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  wire load_p1;
  wire [31:0]p_0_in;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__12 
       (.I0(ch_u_TREADY),
        .I1(Q[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(Q[1]),
        .O(\FSM_sequential_state[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__12 
       (.I0(ch_u_TREADY),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(ch_u_TREADY_int_regslice),
        .I4(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .O(\FSM_sequential_state[1]_i_1__12_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1__12_n_0 ),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__12_n_0 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__12
       (.I0(ch_u_TREADY),
        .I1(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I2(ch_u_TREADY_int_regslice),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ack_in_t_i_1__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__12_n_0),
        .Q(ch_u_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[0]_i_1__14 
       (.I0(data_p2[0]),
        .I1(\data_p1_reg[31]_0 [0]),
        .I2(ch_u_TDATA_reg[0]),
        .I3(ch_y_TDATA_reg1),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[10]_i_1__0 
       (.I0(data_p2[10]),
        .I1(\data_p1_reg[31]_0 [10]),
        .I2(ch_u_TDATA_reg[10]),
        .I3(ch_y_TDATA_reg1),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(p_0_in[10]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[11]_i_1__0 
       (.I0(data_p2[11]),
        .I1(\data_p1_reg[31]_0 [11]),
        .I2(ch_u_TDATA_reg[11]),
        .I3(ch_y_TDATA_reg1),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(p_0_in[11]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[12]_i_1__0 
       (.I0(data_p2[12]),
        .I1(\data_p1_reg[31]_0 [12]),
        .I2(ch_u_TDATA_reg[12]),
        .I3(ch_y_TDATA_reg1),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(p_0_in[12]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[13]_i_1__0 
       (.I0(data_p2[13]),
        .I1(\data_p1_reg[31]_0 [13]),
        .I2(ch_u_TDATA_reg[13]),
        .I3(ch_y_TDATA_reg1),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(p_0_in[13]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[14]_i_1__0 
       (.I0(data_p2[14]),
        .I1(\data_p1_reg[31]_0 [14]),
        .I2(ch_u_TDATA_reg[14]),
        .I3(ch_y_TDATA_reg1),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(p_0_in[14]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[1]_i_1__14 
       (.I0(data_p2[1]),
        .I1(\data_p1_reg[31]_0 [1]),
        .I2(ch_u_TDATA_reg[1]),
        .I3(ch_y_TDATA_reg1),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[2]_i_1__8 
       (.I0(data_p2[2]),
        .I1(\data_p1_reg[31]_0 [2]),
        .I2(ch_u_TDATA_reg[2]),
        .I3(ch_y_TDATA_reg1),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(p_0_in[2]));
  LUT4 #(
    .INIT(16'hE240)) 
    \data_p1[31]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(ch_u_TREADY),
        .O(load_p1));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[31]_i_2__0 
       (.I0(data_p2[31]),
        .I1(\data_p1_reg[31]_0 [15]),
        .I2(ch_u_TDATA_reg[15]),
        .I3(ch_y_TDATA_reg1),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(p_0_in[31]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[3]_i_1__4 
       (.I0(data_p2[3]),
        .I1(\data_p1_reg[31]_0 [3]),
        .I2(ch_u_TDATA_reg[3]),
        .I3(ch_y_TDATA_reg1),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[4]_i_1__2 
       (.I0(data_p2[4]),
        .I1(\data_p1_reg[31]_0 [4]),
        .I2(ch_u_TDATA_reg[4]),
        .I3(ch_y_TDATA_reg1),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[5]_i_1__0 
       (.I0(data_p2[5]),
        .I1(\data_p1_reg[31]_0 [5]),
        .I2(ch_u_TDATA_reg[5]),
        .I3(ch_y_TDATA_reg1),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[6]_i_1__0 
       (.I0(data_p2[6]),
        .I1(\data_p1_reg[31]_0 [6]),
        .I2(ch_u_TDATA_reg[6]),
        .I3(ch_y_TDATA_reg1),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[7]_i_1__0 
       (.I0(data_p2[7]),
        .I1(\data_p1_reg[31]_0 [7]),
        .I2(ch_u_TDATA_reg[7]),
        .I3(ch_y_TDATA_reg1),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[8]_i_1__0 
       (.I0(data_p2[8]),
        .I1(\data_p1_reg[31]_0 [8]),
        .I2(ch_u_TDATA_reg[8]),
        .I3(ch_y_TDATA_reg1),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[9]_i_1__0 
       (.I0(data_p2[9]),
        .I1(\data_p1_reg[31]_0 [9]),
        .I2(ch_u_TDATA_reg[9]),
        .I3(ch_y_TDATA_reg1),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(p_0_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[0]),
        .Q(ch_u_TDATA[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[10]),
        .Q(ch_u_TDATA[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[11]),
        .Q(ch_u_TDATA[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[12]),
        .Q(ch_u_TDATA[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[13]),
        .Q(ch_u_TDATA[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[14]),
        .Q(ch_u_TDATA[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[1]),
        .Q(ch_u_TDATA[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[2]),
        .Q(ch_u_TDATA[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[31]),
        .Q(ch_u_TDATA[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[3]),
        .Q(ch_u_TDATA[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[4]),
        .Q(ch_u_TDATA[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[5]),
        .Q(ch_u_TDATA[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[6]),
        .Q(ch_u_TDATA[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[7]),
        .Q(ch_u_TDATA[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[8]),
        .Q(ch_u_TDATA[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[9]),
        .Q(ch_u_TDATA[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_1 ),
        .Q(data_p2[31]),
        .S(\data_p2_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \state[0]_i_1__0 
       (.I0(ch_u_TREADY),
        .I1(ch_u_TVALID),
        .I2(state),
        .I3(ch_u_TREADY_int_regslice),
        .I4(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hAEFF)) 
    \state[1]_i_1__0 
       (.I0(ch_u_TREADY),
        .I1(state),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(ch_u_TVALID),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(ch_u_TVALID),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both_22
   (ch_v_TREADY_int_regslice,
    ch_v_TVALID,
    ap_done,
    ch_v_TDATA,
    ap_rst_n_inv,
    ap_clk,
    \data_p1_reg[31]_0 ,
    ch_v_TDATA_reg,
    ch_y_TDATA_reg1,
    ch_v_TREADY,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID,
    Q,
    \ap_CS_fsm_reg[5] ,
    E,
    D,
    \data_p2_reg[31]_0 ,
    \data_p2_reg[31]_1 );
  output ch_v_TREADY_int_regslice;
  output ch_v_TVALID;
  output ap_done;
  output [15:0]ch_v_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]\data_p1_reg[31]_0 ;
  input [15:0]ch_v_TDATA_reg;
  input ch_y_TDATA_reg1;
  input ch_v_TREADY;
  input grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  input [0:0]Q;
  input \ap_CS_fsm_reg[5] ;
  input [0:0]E;
  input [14:0]D;
  input \data_p2_reg[31]_0 ;
  input \data_p2_reg[31]_1 ;

  wire [14:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[0]_i_1__5_n_0 ;
  wire \FSM_sequential_state[1]_i_1__5_n_0 ;
  wire [0:0]Q;
  wire ack_in_t_i_1__5_n_0;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n_inv;
  wire [15:0]ch_v_TDATA;
  wire [15:0]ch_v_TDATA_reg;
  wire ch_v_TREADY;
  wire ch_v_TREADY_int_regslice;
  wire ch_v_TVALID;
  wire ch_y_TDATA_reg1;
  wire [15:0]\data_p1_reg[31]_0 ;
  wire [31:0]data_p2;
  wire \data_p2_reg[31]_0 ;
  wire \data_p2_reg[31]_1 ;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  wire load_p1;
  wire [31:0]p_0_in;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__5 
       (.I0(ch_v_TREADY),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(state__0[1]),
        .O(\FSM_sequential_state[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__5 
       (.I0(ch_v_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_v_TREADY_int_regslice),
        .I4(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .O(\FSM_sequential_state[1]_i_1__5_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1__5_n_0 ),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__5_n_0 ),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__5
       (.I0(ch_v_TREADY),
        .I1(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I2(ch_v_TREADY_int_regslice),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__5_n_0),
        .Q(ch_v_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[0]_i_1__9 
       (.I0(data_p2[0]),
        .I1(\data_p1_reg[31]_0 [0]),
        .I2(ch_v_TDATA_reg[0]),
        .I3(ch_y_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(\data_p1_reg[31]_0 [10]),
        .I2(ch_v_TDATA_reg[10]),
        .I3(ch_y_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[10]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(\data_p1_reg[31]_0 [11]),
        .I2(ch_v_TDATA_reg[11]),
        .I3(ch_y_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[11]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(\data_p1_reg[31]_0 [12]),
        .I2(ch_v_TDATA_reg[12]),
        .I3(ch_y_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[12]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(\data_p1_reg[31]_0 [13]),
        .I2(ch_v_TDATA_reg[13]),
        .I3(ch_y_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[13]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(\data_p1_reg[31]_0 [14]),
        .I2(ch_v_TDATA_reg[14]),
        .I3(ch_y_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[14]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[1]_i_1__9 
       (.I0(data_p2[1]),
        .I1(\data_p1_reg[31]_0 [1]),
        .I2(ch_v_TDATA_reg[1]),
        .I3(ch_y_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[2]_i_1__3 
       (.I0(data_p2[2]),
        .I1(\data_p1_reg[31]_0 [2]),
        .I2(ch_v_TDATA_reg[2]),
        .I3(ch_y_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[2]));
  LUT4 #(
    .INIT(16'hE240)) 
    \data_p1[31]_i_1__1 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(ch_v_TREADY),
        .O(load_p1));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[31]_i_2 
       (.I0(data_p2[31]),
        .I1(\data_p1_reg[31]_0 [15]),
        .I2(ch_v_TDATA_reg[15]),
        .I3(ch_y_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[31]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[3]_i_1__1 
       (.I0(data_p2[3]),
        .I1(\data_p1_reg[31]_0 [3]),
        .I2(ch_v_TDATA_reg[3]),
        .I3(ch_y_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[4]_i_1__0 
       (.I0(data_p2[4]),
        .I1(\data_p1_reg[31]_0 [4]),
        .I2(ch_v_TDATA_reg[4]),
        .I3(ch_y_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(\data_p1_reg[31]_0 [5]),
        .I2(ch_v_TDATA_reg[5]),
        .I3(ch_y_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(\data_p1_reg[31]_0 [6]),
        .I2(ch_v_TDATA_reg[6]),
        .I3(ch_y_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(\data_p1_reg[31]_0 [7]),
        .I2(ch_v_TDATA_reg[7]),
        .I3(ch_y_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(\data_p1_reg[31]_0 [8]),
        .I2(ch_v_TDATA_reg[8]),
        .I3(ch_y_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(\data_p1_reg[31]_0 [9]),
        .I2(ch_v_TDATA_reg[9]),
        .I3(ch_y_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[0]),
        .Q(ch_v_TDATA[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[10]),
        .Q(ch_v_TDATA[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[11]),
        .Q(ch_v_TDATA[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[12]),
        .Q(ch_v_TDATA[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[13]),
        .Q(ch_v_TDATA[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[14]),
        .Q(ch_v_TDATA[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[1]),
        .Q(ch_v_TDATA[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[2]),
        .Q(ch_v_TDATA[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[31]),
        .Q(ch_v_TDATA[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[3]),
        .Q(ch_v_TDATA[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[4]),
        .Q(ch_v_TDATA[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[5]),
        .Q(ch_v_TDATA[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[6]),
        .Q(ch_v_TDATA[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[7]),
        .Q(ch_v_TDATA[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[8]),
        .Q(ch_v_TDATA[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[9]),
        .Q(ch_v_TDATA[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_1 ),
        .Q(data_p2[31]),
        .S(\data_p2_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h20002222)) 
    int_ap_start_i_2
       (.I0(Q),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(ch_v_TREADY),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(ap_done));
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \state[0]_i_1 
       (.I0(ch_v_TREADY),
        .I1(ch_v_TVALID),
        .I2(state),
        .I3(ch_v_TREADY_int_regslice),
        .I4(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .O(\state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAEFF)) 
    \state[1]_i_1 
       (.I0(ch_v_TREADY),
        .I1(state),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(ch_v_TVALID),
        .O(\state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(ch_v_TVALID),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both_29
   (ch_y_TREADY_int_regslice,
    ack_in_t_reg_0,
    ch_y_TVALID,
    \FSM_sequential_state_reg[1]_0 ,
    ch_y_TDATA,
    ap_rst_n_inv,
    ap_clk,
    ch_u_TREADY_int_regslice,
    Q,
    ap_enable_reg_pp0_iter8,
    \data_p1_reg[31]_0 ,
    ch_y_TDATA_reg,
    ch_y_TDATA_reg1,
    ch_y_TREADY,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID,
    int_ap_start_i_2,
    ch_u_TREADY,
    E,
    D,
    \data_p2_reg[31]_0 ,
    \data_p2_reg[31]_1 );
  output ch_y_TREADY_int_regslice;
  output ack_in_t_reg_0;
  output ch_y_TVALID;
  output \FSM_sequential_state_reg[1]_0 ;
  output [15:0]ch_y_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input ch_u_TREADY_int_regslice;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter8;
  input [15:0]\data_p1_reg[31]_0 ;
  input [15:0]ch_y_TDATA_reg;
  input ch_y_TDATA_reg1;
  input ch_y_TREADY;
  input grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  input [1:0]int_ap_start_i_2;
  input ch_u_TREADY;
  input [0:0]E;
  input [14:0]D;
  input \data_p2_reg[31]_0 ;
  input \data_p2_reg[31]_1 ;

  wire [14:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[0]_i_1__19_n_0 ;
  wire \FSM_sequential_state[1]_i_1__19_n_0 ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire [0:0]Q;
  wire ack_in_t_i_1__19_n_0;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter8;
  wire ap_rst_n_inv;
  wire ch_u_TREADY;
  wire ch_u_TREADY_int_regslice;
  wire [15:0]ch_y_TDATA;
  wire [15:0]ch_y_TDATA_reg;
  wire ch_y_TDATA_reg1;
  wire ch_y_TREADY;
  wire ch_y_TREADY_int_regslice;
  wire ch_y_TVALID;
  wire [15:0]\data_p1_reg[31]_0 ;
  wire [31:0]data_p2;
  wire \data_p2_reg[31]_0 ;
  wire \data_p2_reg[31]_1 ;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  wire [1:0]int_ap_start_i_2;
  wire load_p1;
  wire [31:0]p_0_in;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__19 
       (.I0(ch_y_TREADY),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(state__0[1]),
        .O(\FSM_sequential_state[0]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__19 
       (.I0(ch_y_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_y_TREADY_int_regslice),
        .I4(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .O(\FSM_sequential_state[1]_i_1__19_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1__19_n_0 ),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__19_n_0 ),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__19
       (.I0(ch_y_TREADY),
        .I1(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I2(ch_y_TREADY_int_regslice),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__19_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__19_n_0),
        .Q(ch_y_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[0]_i_1__15 
       (.I0(data_p2[0]),
        .I1(\data_p1_reg[31]_0 [0]),
        .I2(ch_y_TDATA_reg[0]),
        .I3(ch_y_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[10]_i_1__1 
       (.I0(data_p2[10]),
        .I1(\data_p1_reg[31]_0 [10]),
        .I2(ch_y_TDATA_reg[10]),
        .I3(ch_y_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[10]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[11]_i_1__1 
       (.I0(data_p2[11]),
        .I1(\data_p1_reg[31]_0 [11]),
        .I2(ch_y_TDATA_reg[11]),
        .I3(ch_y_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[11]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[12]_i_1__1 
       (.I0(data_p2[12]),
        .I1(\data_p1_reg[31]_0 [12]),
        .I2(ch_y_TDATA_reg[12]),
        .I3(ch_y_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[12]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[13]_i_1__1 
       (.I0(data_p2[13]),
        .I1(\data_p1_reg[31]_0 [13]),
        .I2(ch_y_TDATA_reg[13]),
        .I3(ch_y_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[13]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[14]_i_1__1 
       (.I0(data_p2[14]),
        .I1(\data_p1_reg[31]_0 [14]),
        .I2(ch_y_TDATA_reg[14]),
        .I3(ch_y_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[14]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[1]_i_1__15 
       (.I0(data_p2[1]),
        .I1(\data_p1_reg[31]_0 [1]),
        .I2(ch_y_TDATA_reg[1]),
        .I3(ch_y_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[2]_i_1__9 
       (.I0(data_p2[2]),
        .I1(\data_p1_reg[31]_0 [2]),
        .I2(ch_y_TDATA_reg[2]),
        .I3(ch_y_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[2]));
  LUT4 #(
    .INIT(16'hE240)) 
    \data_p1[31]_i_1 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(ch_y_TREADY),
        .O(load_p1));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[31]_i_2__1 
       (.I0(data_p2[31]),
        .I1(\data_p1_reg[31]_0 [15]),
        .I2(ch_y_TDATA_reg[15]),
        .I3(ch_y_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[31]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \data_p1[31]_i_4 
       (.I0(ch_y_TREADY_int_regslice),
        .I1(ch_u_TREADY_int_regslice),
        .I2(Q),
        .I3(ap_enable_reg_pp0_iter8),
        .O(ack_in_t_reg_0));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[3]_i_1__5 
       (.I0(data_p2[3]),
        .I1(\data_p1_reg[31]_0 [3]),
        .I2(ch_y_TDATA_reg[3]),
        .I3(ch_y_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[4]_i_1__3 
       (.I0(data_p2[4]),
        .I1(\data_p1_reg[31]_0 [4]),
        .I2(ch_y_TDATA_reg[4]),
        .I3(ch_y_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[5]_i_1__1 
       (.I0(data_p2[5]),
        .I1(\data_p1_reg[31]_0 [5]),
        .I2(ch_y_TDATA_reg[5]),
        .I3(ch_y_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[6]_i_1__1 
       (.I0(data_p2[6]),
        .I1(\data_p1_reg[31]_0 [6]),
        .I2(ch_y_TDATA_reg[6]),
        .I3(ch_y_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[7]_i_1__1 
       (.I0(data_p2[7]),
        .I1(\data_p1_reg[31]_0 [7]),
        .I2(ch_y_TDATA_reg[7]),
        .I3(ch_y_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[8]_i_1__1 
       (.I0(data_p2[8]),
        .I1(\data_p1_reg[31]_0 [8]),
        .I2(ch_y_TDATA_reg[8]),
        .I3(ch_y_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'hCCF0CCF0AAAACCF0)) 
    \data_p1[9]_i_1__1 
       (.I0(data_p2[9]),
        .I1(\data_p1_reg[31]_0 [9]),
        .I2(ch_y_TDATA_reg[9]),
        .I3(ch_y_TDATA_reg1),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(p_0_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[0]),
        .Q(ch_y_TDATA[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[10]),
        .Q(ch_y_TDATA[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[11]),
        .Q(ch_y_TDATA[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[12]),
        .Q(ch_y_TDATA[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[13]),
        .Q(ch_y_TDATA[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[14]),
        .Q(ch_y_TDATA[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[1]),
        .Q(ch_y_TDATA[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[2]),
        .Q(ch_y_TDATA[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[31]),
        .Q(ch_y_TDATA[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[3]),
        .Q(ch_y_TDATA[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[4]),
        .Q(ch_y_TDATA[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[5]),
        .Q(ch_y_TDATA[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[6]),
        .Q(ch_y_TDATA[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[7]),
        .Q(ch_y_TDATA[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[8]),
        .Q(ch_y_TDATA[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[9]),
        .Q(ch_y_TDATA[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_1 ),
        .Q(data_p2[31]),
        .S(\data_p2_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2A2AFF2AFF2AFF2A)) 
    int_ap_start_i_4
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(ch_y_TREADY),
        .I3(int_ap_start_i_2[1]),
        .I4(int_ap_start_i_2[0]),
        .I5(ch_u_TREADY),
        .O(\FSM_sequential_state_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \state[0]_i_1__1 
       (.I0(ch_y_TREADY),
        .I1(ch_y_TVALID),
        .I2(state),
        .I3(ch_y_TREADY_int_regslice),
        .I4(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .O(\state[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hAEFF)) 
    \state[1]_i_1__1 
       (.I0(ch_y_TREADY),
        .I1(state),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(ch_y_TVALID),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(ch_y_TVALID),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both_8
   (ack_in_t_reg_0,
    Q,
    \data_p1_reg[31]_0 ,
    D,
    ap_rst_n_inv,
    ap_clk,
    ch_r_TVALID,
    ch_r_TREADY_int_regslice,
    ch_r_TDATA);
  output ack_in_t_reg_0;
  output [0:0]Q;
  output [31:0]\data_p1_reg[31]_0 ;
  output [19:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input ch_r_TVALID;
  input ch_r_TREADY_int_regslice;
  input [31:0]ch_r_TDATA;

  wire [19:0]D;
  wire \FSM_sequential_state[0]_i_1__26_n_0 ;
  wire \FSM_sequential_state[1]_i_1__34_n_0 ;
  wire [0:0]Q;
  wire ack_in_t_i_2_n_0;
  wire ack_in_t_reg_0;
  wire \add_ln36_2_reg_1133[15]_i_2_n_0 ;
  wire \add_ln36_2_reg_1133[15]_i_3_n_0 ;
  wire \add_ln36_2_reg_1133[15]_i_4_n_0 ;
  wire \add_ln36_2_reg_1133[15]_i_5_n_0 ;
  wire \add_ln36_2_reg_1133[15]_i_6_n_0 ;
  wire \add_ln36_2_reg_1133[15]_i_7_n_0 ;
  wire \add_ln36_2_reg_1133[15]_i_8_n_0 ;
  wire \add_ln36_2_reg_1133[19]_i_2_n_0 ;
  wire \add_ln36_2_reg_1133[19]_i_3_n_0 ;
  wire \add_ln36_2_reg_1133[19]_i_4_n_0 ;
  wire \add_ln36_2_reg_1133[19]_i_5_n_0 ;
  wire \add_ln36_2_reg_1133[19]_i_6_n_0 ;
  wire \add_ln36_2_reg_1133[19]_i_7_n_0 ;
  wire \add_ln36_2_reg_1133[19]_i_8_n_0 ;
  wire \add_ln36_2_reg_1133[19]_i_9_n_0 ;
  wire \add_ln36_2_reg_1133[23]_i_2_n_0 ;
  wire \add_ln36_2_reg_1133[23]_i_3_n_0 ;
  wire \add_ln36_2_reg_1133[23]_i_4_n_0 ;
  wire \add_ln36_2_reg_1133[23]_i_5_n_0 ;
  wire \add_ln36_2_reg_1133[23]_i_6_n_0 ;
  wire \add_ln36_2_reg_1133[23]_i_7_n_0 ;
  wire \add_ln36_2_reg_1133[23]_i_8_n_0 ;
  wire \add_ln36_2_reg_1133[23]_i_9_n_0 ;
  wire \add_ln36_2_reg_1133[27]_i_2_n_0 ;
  wire \add_ln36_2_reg_1133[27]_i_3_n_0 ;
  wire \add_ln36_2_reg_1133[27]_i_4_n_0 ;
  wire \add_ln36_2_reg_1133[27]_i_5_n_0 ;
  wire \add_ln36_2_reg_1133[27]_i_6_n_0 ;
  wire \add_ln36_2_reg_1133[27]_i_7_n_0 ;
  wire \add_ln36_2_reg_1133[27]_i_8_n_0 ;
  wire \add_ln36_2_reg_1133[27]_i_9_n_0 ;
  wire \add_ln36_2_reg_1133[31]_i_2_n_0 ;
  wire \add_ln36_2_reg_1133[31]_i_3_n_0 ;
  wire \add_ln36_2_reg_1133[31]_i_4_n_0 ;
  wire \add_ln36_2_reg_1133[31]_i_5_n_0 ;
  wire \add_ln36_2_reg_1133[31]_i_6_n_0 ;
  wire \add_ln36_2_reg_1133[31]_i_7_n_0 ;
  wire \add_ln36_2_reg_1133[31]_i_8_n_0 ;
  wire \add_ln36_2_reg_1133_reg[15]_i_1_n_0 ;
  wire \add_ln36_2_reg_1133_reg[15]_i_1_n_1 ;
  wire \add_ln36_2_reg_1133_reg[15]_i_1_n_2 ;
  wire \add_ln36_2_reg_1133_reg[15]_i_1_n_3 ;
  wire \add_ln36_2_reg_1133_reg[19]_i_1_n_0 ;
  wire \add_ln36_2_reg_1133_reg[19]_i_1_n_1 ;
  wire \add_ln36_2_reg_1133_reg[19]_i_1_n_2 ;
  wire \add_ln36_2_reg_1133_reg[19]_i_1_n_3 ;
  wire \add_ln36_2_reg_1133_reg[23]_i_1_n_0 ;
  wire \add_ln36_2_reg_1133_reg[23]_i_1_n_1 ;
  wire \add_ln36_2_reg_1133_reg[23]_i_1_n_2 ;
  wire \add_ln36_2_reg_1133_reg[23]_i_1_n_3 ;
  wire \add_ln36_2_reg_1133_reg[27]_i_1_n_0 ;
  wire \add_ln36_2_reg_1133_reg[27]_i_1_n_1 ;
  wire \add_ln36_2_reg_1133_reg[27]_i_1_n_2 ;
  wire \add_ln36_2_reg_1133_reg[27]_i_1_n_3 ;
  wire \add_ln36_2_reg_1133_reg[31]_i_1_n_1 ;
  wire \add_ln36_2_reg_1133_reg[31]_i_1_n_2 ;
  wire \add_ln36_2_reg_1133_reg[31]_i_1_n_3 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [31:0]ch_r_TDATA;
  wire ch_r_TREADY_int_regslice;
  wire ch_r_TVALID;
  wire [31:0]\data_p1_reg[31]_0 ;
  wire [31:0]data_p2;
  wire load_p1;
  wire load_p2;
  wire [31:0]p_0_in;
  wire [1:1]state;
  wire \state[0]_i_1__4_n_0 ;
  wire \state[1]_i_1__2_n_0 ;
  wire [1:0]state__0;
  wire [3:3]\NLW_add_ln36_2_reg_1133_reg[31]_i_1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__26 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[0]),
        .I2(ch_r_TVALID),
        .I3(state__0[1]),
        .O(\FSM_sequential_state[0]_i_1__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__34 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(ch_r_TVALID),
        .O(\FSM_sequential_state[1]_i_1__34_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1__26_n_0 ),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__34_n_0 ),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_2
       (.I0(ch_r_TREADY_int_regslice),
        .I1(ch_r_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_2_n_0),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h69)) 
    \add_ln36_2_reg_1133[15]_i_2 
       (.I0(\data_p1_reg[31]_0 [0]),
        .I1(\data_p1_reg[31]_0 [3]),
        .I2(\data_p1_reg[31]_0 [5]),
        .O(\add_ln36_2_reg_1133[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln36_2_reg_1133[15]_i_3 
       (.I0(\data_p1_reg[31]_0 [3]),
        .I1(\data_p1_reg[31]_0 [1]),
        .O(\add_ln36_2_reg_1133[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \add_ln36_2_reg_1133[15]_i_4 
       (.I0(\data_p1_reg[31]_0 [2]),
        .I1(\data_p1_reg[31]_0 [0]),
        .O(\add_ln36_2_reg_1133[15]_i_4_n_0 ));
  (* HLUTNM = "lutpair188" *) 
  LUT5 #(
    .INIT(32'h69966969)) 
    \add_ln36_2_reg_1133[15]_i_5 
       (.I0(\data_p1_reg[31]_0 [3]),
        .I1(\data_p1_reg[31]_0 [5]),
        .I2(\data_p1_reg[31]_0 [0]),
        .I3(\data_p1_reg[31]_0 [2]),
        .I4(\data_p1_reg[31]_0 [4]),
        .O(\add_ln36_2_reg_1133[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \add_ln36_2_reg_1133[15]_i_6 
       (.I0(\data_p1_reg[31]_0 [1]),
        .I1(\data_p1_reg[31]_0 [3]),
        .I2(\data_p1_reg[31]_0 [2]),
        .I3(\data_p1_reg[31]_0 [4]),
        .O(\add_ln36_2_reg_1133[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \add_ln36_2_reg_1133[15]_i_7 
       (.I0(\data_p1_reg[31]_0 [0]),
        .I1(\data_p1_reg[31]_0 [2]),
        .I2(\data_p1_reg[31]_0 [1]),
        .I3(\data_p1_reg[31]_0 [3]),
        .O(\add_ln36_2_reg_1133[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_2_reg_1133[15]_i_8 
       (.I0(\data_p1_reg[31]_0 [2]),
        .I1(\data_p1_reg[31]_0 [0]),
        .O(\add_ln36_2_reg_1133[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair191" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln36_2_reg_1133[19]_i_2 
       (.I0(\data_p1_reg[31]_0 [6]),
        .I1(\data_p1_reg[31]_0 [8]),
        .I2(\data_p1_reg[31]_0 [3]),
        .O(\add_ln36_2_reg_1133[19]_i_2_n_0 ));
  (* HLUTNM = "lutpair190" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln36_2_reg_1133[19]_i_3 
       (.I0(\data_p1_reg[31]_0 [5]),
        .I1(\data_p1_reg[31]_0 [7]),
        .I2(\data_p1_reg[31]_0 [2]),
        .O(\add_ln36_2_reg_1133[19]_i_3_n_0 ));
  (* HLUTNM = "lutpair189" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln36_2_reg_1133[19]_i_4 
       (.I0(\data_p1_reg[31]_0 [4]),
        .I1(\data_p1_reg[31]_0 [6]),
        .I2(\data_p1_reg[31]_0 [1]),
        .O(\add_ln36_2_reg_1133[19]_i_4_n_0 ));
  (* HLUTNM = "lutpair188" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln36_2_reg_1133[19]_i_5 
       (.I0(\data_p1_reg[31]_0 [3]),
        .I1(\data_p1_reg[31]_0 [5]),
        .I2(\data_p1_reg[31]_0 [0]),
        .O(\add_ln36_2_reg_1133[19]_i_5_n_0 ));
  (* HLUTNM = "lutpair192" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln36_2_reg_1133[19]_i_6 
       (.I0(\data_p1_reg[31]_0 [7]),
        .I1(\data_p1_reg[31]_0 [9]),
        .I2(\data_p1_reg[31]_0 [4]),
        .I3(\add_ln36_2_reg_1133[19]_i_2_n_0 ),
        .O(\add_ln36_2_reg_1133[19]_i_6_n_0 ));
  (* HLUTNM = "lutpair191" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln36_2_reg_1133[19]_i_7 
       (.I0(\data_p1_reg[31]_0 [6]),
        .I1(\data_p1_reg[31]_0 [8]),
        .I2(\data_p1_reg[31]_0 [3]),
        .I3(\add_ln36_2_reg_1133[19]_i_3_n_0 ),
        .O(\add_ln36_2_reg_1133[19]_i_7_n_0 ));
  (* HLUTNM = "lutpair190" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln36_2_reg_1133[19]_i_8 
       (.I0(\data_p1_reg[31]_0 [5]),
        .I1(\data_p1_reg[31]_0 [7]),
        .I2(\data_p1_reg[31]_0 [2]),
        .I3(\add_ln36_2_reg_1133[19]_i_4_n_0 ),
        .O(\add_ln36_2_reg_1133[19]_i_8_n_0 ));
  (* HLUTNM = "lutpair189" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln36_2_reg_1133[19]_i_9 
       (.I0(\data_p1_reg[31]_0 [4]),
        .I1(\data_p1_reg[31]_0 [6]),
        .I2(\data_p1_reg[31]_0 [1]),
        .I3(\add_ln36_2_reg_1133[19]_i_5_n_0 ),
        .O(\add_ln36_2_reg_1133[19]_i_9_n_0 ));
  (* HLUTNM = "lutpair195" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln36_2_reg_1133[23]_i_2 
       (.I0(\data_p1_reg[31]_0 [10]),
        .I1(\data_p1_reg[31]_0 [12]),
        .I2(\data_p1_reg[31]_0 [7]),
        .O(\add_ln36_2_reg_1133[23]_i_2_n_0 ));
  (* HLUTNM = "lutpair194" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln36_2_reg_1133[23]_i_3 
       (.I0(\data_p1_reg[31]_0 [9]),
        .I1(\data_p1_reg[31]_0 [11]),
        .I2(\data_p1_reg[31]_0 [6]),
        .O(\add_ln36_2_reg_1133[23]_i_3_n_0 ));
  (* HLUTNM = "lutpair193" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln36_2_reg_1133[23]_i_4 
       (.I0(\data_p1_reg[31]_0 [8]),
        .I1(\data_p1_reg[31]_0 [10]),
        .I2(\data_p1_reg[31]_0 [5]),
        .O(\add_ln36_2_reg_1133[23]_i_4_n_0 ));
  (* HLUTNM = "lutpair192" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln36_2_reg_1133[23]_i_5 
       (.I0(\data_p1_reg[31]_0 [7]),
        .I1(\data_p1_reg[31]_0 [9]),
        .I2(\data_p1_reg[31]_0 [4]),
        .O(\add_ln36_2_reg_1133[23]_i_5_n_0 ));
  (* HLUTNM = "lutpair196" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln36_2_reg_1133[23]_i_6 
       (.I0(\data_p1_reg[31]_0 [11]),
        .I1(\data_p1_reg[31]_0 [13]),
        .I2(\data_p1_reg[31]_0 [8]),
        .I3(\add_ln36_2_reg_1133[23]_i_2_n_0 ),
        .O(\add_ln36_2_reg_1133[23]_i_6_n_0 ));
  (* HLUTNM = "lutpair195" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln36_2_reg_1133[23]_i_7 
       (.I0(\data_p1_reg[31]_0 [10]),
        .I1(\data_p1_reg[31]_0 [12]),
        .I2(\data_p1_reg[31]_0 [7]),
        .I3(\add_ln36_2_reg_1133[23]_i_3_n_0 ),
        .O(\add_ln36_2_reg_1133[23]_i_7_n_0 ));
  (* HLUTNM = "lutpair194" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln36_2_reg_1133[23]_i_8 
       (.I0(\data_p1_reg[31]_0 [9]),
        .I1(\data_p1_reg[31]_0 [11]),
        .I2(\data_p1_reg[31]_0 [6]),
        .I3(\add_ln36_2_reg_1133[23]_i_4_n_0 ),
        .O(\add_ln36_2_reg_1133[23]_i_8_n_0 ));
  (* HLUTNM = "lutpair193" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln36_2_reg_1133[23]_i_9 
       (.I0(\data_p1_reg[31]_0 [8]),
        .I1(\data_p1_reg[31]_0 [10]),
        .I2(\data_p1_reg[31]_0 [5]),
        .I3(\add_ln36_2_reg_1133[23]_i_5_n_0 ),
        .O(\add_ln36_2_reg_1133[23]_i_9_n_0 ));
  (* HLUTNM = "lutpair199" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln36_2_reg_1133[27]_i_2 
       (.I0(\data_p1_reg[31]_0 [14]),
        .I1(\data_p1_reg[31]_0 [16]),
        .I2(\data_p1_reg[31]_0 [11]),
        .O(\add_ln36_2_reg_1133[27]_i_2_n_0 ));
  (* HLUTNM = "lutpair198" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln36_2_reg_1133[27]_i_3 
       (.I0(\data_p1_reg[31]_0 [13]),
        .I1(\data_p1_reg[31]_0 [15]),
        .I2(\data_p1_reg[31]_0 [10]),
        .O(\add_ln36_2_reg_1133[27]_i_3_n_0 ));
  (* HLUTNM = "lutpair197" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln36_2_reg_1133[27]_i_4 
       (.I0(\data_p1_reg[31]_0 [12]),
        .I1(\data_p1_reg[31]_0 [14]),
        .I2(\data_p1_reg[31]_0 [9]),
        .O(\add_ln36_2_reg_1133[27]_i_4_n_0 ));
  (* HLUTNM = "lutpair196" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln36_2_reg_1133[27]_i_5 
       (.I0(\data_p1_reg[31]_0 [11]),
        .I1(\data_p1_reg[31]_0 [13]),
        .I2(\data_p1_reg[31]_0 [8]),
        .O(\add_ln36_2_reg_1133[27]_i_5_n_0 ));
  (* HLUTNM = "lutpair200" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln36_2_reg_1133[27]_i_6 
       (.I0(\data_p1_reg[31]_0 [15]),
        .I1(\data_p1_reg[31]_0 [17]),
        .I2(\data_p1_reg[31]_0 [12]),
        .I3(\add_ln36_2_reg_1133[27]_i_2_n_0 ),
        .O(\add_ln36_2_reg_1133[27]_i_6_n_0 ));
  (* HLUTNM = "lutpair199" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln36_2_reg_1133[27]_i_7 
       (.I0(\data_p1_reg[31]_0 [14]),
        .I1(\data_p1_reg[31]_0 [16]),
        .I2(\data_p1_reg[31]_0 [11]),
        .I3(\add_ln36_2_reg_1133[27]_i_3_n_0 ),
        .O(\add_ln36_2_reg_1133[27]_i_7_n_0 ));
  (* HLUTNM = "lutpair198" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln36_2_reg_1133[27]_i_8 
       (.I0(\data_p1_reg[31]_0 [13]),
        .I1(\data_p1_reg[31]_0 [15]),
        .I2(\data_p1_reg[31]_0 [10]),
        .I3(\add_ln36_2_reg_1133[27]_i_4_n_0 ),
        .O(\add_ln36_2_reg_1133[27]_i_8_n_0 ));
  (* HLUTNM = "lutpair197" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln36_2_reg_1133[27]_i_9 
       (.I0(\data_p1_reg[31]_0 [12]),
        .I1(\data_p1_reg[31]_0 [14]),
        .I2(\data_p1_reg[31]_0 [9]),
        .I3(\add_ln36_2_reg_1133[27]_i_5_n_0 ),
        .O(\add_ln36_2_reg_1133[27]_i_9_n_0 ));
  (* HLUTNM = "lutpair202" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln36_2_reg_1133[31]_i_2 
       (.I0(\data_p1_reg[31]_0 [17]),
        .I1(\data_p1_reg[31]_0 [19]),
        .I2(\data_p1_reg[31]_0 [14]),
        .O(\add_ln36_2_reg_1133[31]_i_2_n_0 ));
  (* HLUTNM = "lutpair201" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln36_2_reg_1133[31]_i_3 
       (.I0(\data_p1_reg[31]_0 [16]),
        .I1(\data_p1_reg[31]_0 [18]),
        .I2(\data_p1_reg[31]_0 [13]),
        .O(\add_ln36_2_reg_1133[31]_i_3_n_0 ));
  (* HLUTNM = "lutpair200" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \add_ln36_2_reg_1133[31]_i_4 
       (.I0(\data_p1_reg[31]_0 [15]),
        .I1(\data_p1_reg[31]_0 [17]),
        .I2(\data_p1_reg[31]_0 [12]),
        .O(\add_ln36_2_reg_1133[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \add_ln36_2_reg_1133[31]_i_5 
       (.I0(\data_p1_reg[31]_0 [15]),
        .I1(\data_p1_reg[31]_0 [20]),
        .I2(\data_p1_reg[31]_0 [18]),
        .I3(\data_p1_reg[31]_0 [21]),
        .I4(\data_p1_reg[31]_0 [19]),
        .I5(\data_p1_reg[31]_0 [16]),
        .O(\add_ln36_2_reg_1133[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln36_2_reg_1133[31]_i_6 
       (.I0(\add_ln36_2_reg_1133[31]_i_2_n_0 ),
        .I1(\data_p1_reg[31]_0 [20]),
        .I2(\data_p1_reg[31]_0 [18]),
        .I3(\data_p1_reg[31]_0 [15]),
        .O(\add_ln36_2_reg_1133[31]_i_6_n_0 ));
  (* HLUTNM = "lutpair202" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln36_2_reg_1133[31]_i_7 
       (.I0(\data_p1_reg[31]_0 [17]),
        .I1(\data_p1_reg[31]_0 [19]),
        .I2(\data_p1_reg[31]_0 [14]),
        .I3(\add_ln36_2_reg_1133[31]_i_3_n_0 ),
        .O(\add_ln36_2_reg_1133[31]_i_7_n_0 ));
  (* HLUTNM = "lutpair201" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \add_ln36_2_reg_1133[31]_i_8 
       (.I0(\data_p1_reg[31]_0 [16]),
        .I1(\data_p1_reg[31]_0 [18]),
        .I2(\data_p1_reg[31]_0 [13]),
        .I3(\add_ln36_2_reg_1133[31]_i_4_n_0 ),
        .O(\add_ln36_2_reg_1133[31]_i_8_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln36_2_reg_1133_reg[15]_i_1 
       (.CI(1'b0),
        .CO({\add_ln36_2_reg_1133_reg[15]_i_1_n_0 ,\add_ln36_2_reg_1133_reg[15]_i_1_n_1 ,\add_ln36_2_reg_1133_reg[15]_i_1_n_2 ,\add_ln36_2_reg_1133_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln36_2_reg_1133[15]_i_2_n_0 ,\add_ln36_2_reg_1133[15]_i_3_n_0 ,\add_ln36_2_reg_1133[15]_i_4_n_0 ,1'b0}),
        .O(D[3:0]),
        .S({\add_ln36_2_reg_1133[15]_i_5_n_0 ,\add_ln36_2_reg_1133[15]_i_6_n_0 ,\add_ln36_2_reg_1133[15]_i_7_n_0 ,\add_ln36_2_reg_1133[15]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln36_2_reg_1133_reg[19]_i_1 
       (.CI(\add_ln36_2_reg_1133_reg[15]_i_1_n_0 ),
        .CO({\add_ln36_2_reg_1133_reg[19]_i_1_n_0 ,\add_ln36_2_reg_1133_reg[19]_i_1_n_1 ,\add_ln36_2_reg_1133_reg[19]_i_1_n_2 ,\add_ln36_2_reg_1133_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln36_2_reg_1133[19]_i_2_n_0 ,\add_ln36_2_reg_1133[19]_i_3_n_0 ,\add_ln36_2_reg_1133[19]_i_4_n_0 ,\add_ln36_2_reg_1133[19]_i_5_n_0 }),
        .O(D[7:4]),
        .S({\add_ln36_2_reg_1133[19]_i_6_n_0 ,\add_ln36_2_reg_1133[19]_i_7_n_0 ,\add_ln36_2_reg_1133[19]_i_8_n_0 ,\add_ln36_2_reg_1133[19]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln36_2_reg_1133_reg[23]_i_1 
       (.CI(\add_ln36_2_reg_1133_reg[19]_i_1_n_0 ),
        .CO({\add_ln36_2_reg_1133_reg[23]_i_1_n_0 ,\add_ln36_2_reg_1133_reg[23]_i_1_n_1 ,\add_ln36_2_reg_1133_reg[23]_i_1_n_2 ,\add_ln36_2_reg_1133_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln36_2_reg_1133[23]_i_2_n_0 ,\add_ln36_2_reg_1133[23]_i_3_n_0 ,\add_ln36_2_reg_1133[23]_i_4_n_0 ,\add_ln36_2_reg_1133[23]_i_5_n_0 }),
        .O(D[11:8]),
        .S({\add_ln36_2_reg_1133[23]_i_6_n_0 ,\add_ln36_2_reg_1133[23]_i_7_n_0 ,\add_ln36_2_reg_1133[23]_i_8_n_0 ,\add_ln36_2_reg_1133[23]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln36_2_reg_1133_reg[27]_i_1 
       (.CI(\add_ln36_2_reg_1133_reg[23]_i_1_n_0 ),
        .CO({\add_ln36_2_reg_1133_reg[27]_i_1_n_0 ,\add_ln36_2_reg_1133_reg[27]_i_1_n_1 ,\add_ln36_2_reg_1133_reg[27]_i_1_n_2 ,\add_ln36_2_reg_1133_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln36_2_reg_1133[27]_i_2_n_0 ,\add_ln36_2_reg_1133[27]_i_3_n_0 ,\add_ln36_2_reg_1133[27]_i_4_n_0 ,\add_ln36_2_reg_1133[27]_i_5_n_0 }),
        .O(D[15:12]),
        .S({\add_ln36_2_reg_1133[27]_i_6_n_0 ,\add_ln36_2_reg_1133[27]_i_7_n_0 ,\add_ln36_2_reg_1133[27]_i_8_n_0 ,\add_ln36_2_reg_1133[27]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln36_2_reg_1133_reg[31]_i_1 
       (.CI(\add_ln36_2_reg_1133_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln36_2_reg_1133_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln36_2_reg_1133_reg[31]_i_1_n_1 ,\add_ln36_2_reg_1133_reg[31]_i_1_n_2 ,\add_ln36_2_reg_1133_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln36_2_reg_1133[31]_i_2_n_0 ,\add_ln36_2_reg_1133[31]_i_3_n_0 ,\add_ln36_2_reg_1133[31]_i_4_n_0 }),
        .O(D[19:16]),
        .S({\add_ln36_2_reg_1133[31]_i_5_n_0 ,\add_ln36_2_reg_1133[31]_i_6_n_0 ,\add_ln36_2_reg_1133[31]_i_7_n_0 ,\add_ln36_2_reg_1133[31]_i_8_n_0 }));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[0]_i_1__20 
       (.I0(data_p2[0]),
        .I1(ch_r_TDATA[0]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[10]_i_1__2 
       (.I0(data_p2[10]),
        .I1(ch_r_TDATA[10]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[11]_i_1__2 
       (.I0(data_p2[11]),
        .I1(ch_r_TDATA[11]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[12]_i_1__2 
       (.I0(data_p2[12]),
        .I1(ch_r_TDATA[12]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[13]_i_1__2 
       (.I0(data_p2[13]),
        .I1(ch_r_TDATA[13]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[14]_i_1__2 
       (.I0(data_p2[14]),
        .I1(ch_r_TDATA[14]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(ch_r_TDATA[15]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(ch_r_TDATA[16]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(ch_r_TDATA[17]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(ch_r_TDATA[18]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(ch_r_TDATA[19]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[1]_i_1__20 
       (.I0(data_p2[1]),
        .I1(ch_r_TDATA[1]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(ch_r_TDATA[20]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(ch_r_TDATA[21]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(ch_r_TDATA[22]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(ch_r_TDATA[23]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(ch_r_TDATA[24]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(ch_r_TDATA[25]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(ch_r_TDATA[26]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(ch_r_TDATA[27]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(ch_r_TDATA[28]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(ch_r_TDATA[29]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[2]_i_1__14 
       (.I0(data_p2[2]),
        .I1(ch_r_TDATA[2]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(ch_r_TDATA[30]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[30]));
  LUT4 #(
    .INIT(16'hE240)) 
    \data_p1[31]_i_1__4 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(ch_r_TVALID),
        .I3(ch_r_TREADY_int_regslice),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[31]_i_2__2 
       (.I0(data_p2[31]),
        .I1(ch_r_TDATA[31]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[3]_i_1__20 
       (.I0(data_p2[3]),
        .I1(ch_r_TDATA[3]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[4]_i_1__11 
       (.I0(data_p2[4]),
        .I1(ch_r_TDATA[4]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[5]_i_1__8 
       (.I0(data_p2[5]),
        .I1(ch_r_TDATA[5]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[6]_i_1__2 
       (.I0(data_p2[6]),
        .I1(ch_r_TDATA[6]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[7]_i_1__2 
       (.I0(data_p2[7]),
        .I1(ch_r_TDATA[7]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[8]_i_1__2 
       (.I0(data_p2[8]),
        .I1(ch_r_TDATA[8]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[9]_i_1__2 
       (.I0(data_p2[9]),
        .I1(ch_r_TDATA[9]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(p_0_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[0]),
        .Q(\data_p1_reg[31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[10]),
        .Q(\data_p1_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[11]),
        .Q(\data_p1_reg[31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[12]),
        .Q(\data_p1_reg[31]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[13]),
        .Q(\data_p1_reg[31]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[14]),
        .Q(\data_p1_reg[31]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[15]),
        .Q(\data_p1_reg[31]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[16]),
        .Q(\data_p1_reg[31]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[17]),
        .Q(\data_p1_reg[31]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[18]),
        .Q(\data_p1_reg[31]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[19]),
        .Q(\data_p1_reg[31]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[1]),
        .Q(\data_p1_reg[31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[20]),
        .Q(\data_p1_reg[31]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[21]),
        .Q(\data_p1_reg[31]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[22]),
        .Q(\data_p1_reg[31]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[23]),
        .Q(\data_p1_reg[31]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[24]),
        .Q(\data_p1_reg[31]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[25]),
        .Q(\data_p1_reg[31]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[26]),
        .Q(\data_p1_reg[31]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[27]),
        .Q(\data_p1_reg[31]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[28]),
        .Q(\data_p1_reg[31]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[29]),
        .Q(\data_p1_reg[31]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[2]),
        .Q(\data_p1_reg[31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[30]),
        .Q(\data_p1_reg[31]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[31]),
        .Q(\data_p1_reg[31]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[3]),
        .Q(\data_p1_reg[31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[4]),
        .Q(\data_p1_reg[31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[5]),
        .Q(\data_p1_reg[31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[6]),
        .Q(\data_p1_reg[31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[7]),
        .Q(\data_p1_reg[31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[8]),
        .Q(\data_p1_reg[31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[9]),
        .Q(\data_p1_reg[31]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[31]_i_1 
       (.I0(ch_r_TVALID),
        .I1(ack_in_t_reg_0),
        .O(load_p2));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDATA[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDATA[10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDATA[11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDATA[12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDATA[13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDATA[14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDATA[15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDATA[16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDATA[17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDATA[18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDATA[19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDATA[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDATA[20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDATA[21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDATA[22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDATA[23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDATA[24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDATA[25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDATA[26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDATA[27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDATA[28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDATA[29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDATA[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDATA[30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDATA[31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDATA[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDATA[4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDATA[5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDATA[6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDATA[7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDATA[8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDATA[9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \state[0]_i_1__4 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(Q),
        .I2(state),
        .I3(ack_in_t_reg_0),
        .I4(ch_r_TVALID),
        .O(\state[0]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hAEFF)) 
    \state[1]_i_1__2 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state),
        .I2(ch_r_TVALID),
        .I3(Q),
        .O(\state[1]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__4_n_0 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized0
   (Q,
    ap_rst_n_inv,
    ap_clk,
    ch_r_TREADY_int_regslice,
    ch_b_TVALID,
    ch_b_TKEEP);
  output [3:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input ch_r_TREADY_int_regslice;
  input ch_b_TVALID;
  input [3:0]ch_b_TKEEP;

  wire [3:0]Q;
  wire ack_in_t_i_1__31_n_0;
  wire ack_in_t_reg_n_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [3:0]ch_b_TKEEP;
  wire ch_b_TVALID;
  wire ch_r_TREADY_int_regslice;
  wire \data_p1[0]_i_1__31_n_0 ;
  wire \data_p1[1]_i_1__31_n_0 ;
  wire \data_p1[2]_i_1__25_n_0 ;
  wire \data_p1[3]_i_2__9_n_0 ;
  wire [3:0]data_p2;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__32 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[0]),
        .I2(ch_b_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__26 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_n_0),
        .I4(ch_b_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__31
       (.I0(ch_r_TREADY_int_regslice),
        .I1(ch_b_TVALID),
        .I2(ack_in_t_reg_n_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__31_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__31_n_0),
        .Q(ack_in_t_reg_n_0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__31 
       (.I0(data_p2[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_b_TKEEP[0]),
        .O(\data_p1[0]_i_1__31_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__31 
       (.I0(data_p2[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_b_TKEEP[1]),
        .O(\data_p1[1]_i_1__31_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__25 
       (.I0(data_p2[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_b_TKEEP[2]),
        .O(\data_p1[2]_i_1__25_n_0 ));
  LUT4 #(
    .INIT(16'hE240)) 
    \data_p1[3]_i_1__15 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(ch_b_TVALID),
        .I3(ch_r_TREADY_int_regslice),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_2__9 
       (.I0(data_p2[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_b_TKEEP[3]),
        .O(\data_p1[3]_i_2__9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__31_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__31_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__25_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_2__9_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[3]_i_1__18 
       (.I0(ch_b_TVALID),
        .I1(ack_in_t_reg_n_0),
        .O(load_p2));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TKEEP[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TKEEP[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TKEEP[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TKEEP[3]),
        .Q(data_p2[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized0_0
   (Q,
    ap_rst_n_inv,
    ap_clk,
    ch_r_TREADY_int_regslice,
    ch_b_TVALID,
    ch_b_TSTRB);
  output [3:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input ch_r_TREADY_int_regslice;
  input ch_b_TVALID;
  input [3:0]ch_b_TSTRB;

  wire [3:0]Q;
  wire ack_in_t_i_1__30_n_0;
  wire ack_in_t_reg_n_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [3:0]ch_b_TSTRB;
  wire ch_b_TVALID;
  wire ch_r_TREADY_int_regslice;
  wire \data_p1[0]_i_1__32_n_0 ;
  wire \data_p1[1]_i_1__32_n_0 ;
  wire \data_p1[2]_i_1__26_n_0 ;
  wire \data_p1[3]_i_2__10_n_0 ;
  wire [3:0]data_p2;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__31 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[0]),
        .I2(ch_b_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__25 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_n_0),
        .I4(ch_b_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__30
       (.I0(ch_r_TREADY_int_regslice),
        .I1(ch_b_TVALID),
        .I2(ack_in_t_reg_n_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__30_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__30_n_0),
        .Q(ack_in_t_reg_n_0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__32 
       (.I0(data_p2[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_b_TSTRB[0]),
        .O(\data_p1[0]_i_1__32_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__32 
       (.I0(data_p2[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_b_TSTRB[1]),
        .O(\data_p1[1]_i_1__32_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__26 
       (.I0(data_p2[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_b_TSTRB[2]),
        .O(\data_p1[2]_i_1__26_n_0 ));
  LUT4 #(
    .INIT(16'hE240)) 
    \data_p1[3]_i_1__14 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(ch_b_TVALID),
        .I3(ch_r_TREADY_int_regslice),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_2__10 
       (.I0(data_p2[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_b_TSTRB[3]),
        .O(\data_p1[3]_i_2__10_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__32_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__32_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__26_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_2__10_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[3]_i_1__19 
       (.I0(ch_b_TVALID),
        .I1(ack_in_t_reg_n_0),
        .O(load_p2));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TSTRB[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TSTRB[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TSTRB[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TSTRB[3]),
        .Q(data_p2[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized0_11
   (Q,
    ap_rst_n_inv,
    ap_clk,
    ch_r_TVALID,
    ch_r_TREADY_int_regslice,
    ch_r_TKEEP);
  output [3:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input ch_r_TVALID;
  input ch_r_TREADY_int_regslice;
  input [3:0]ch_r_TKEEP;

  wire [3:0]Q;
  wire ack_in_t_i_1__20_n_0;
  wire ack_in_t_reg_n_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [3:0]ch_r_TKEEP;
  wire ch_r_TREADY_int_regslice;
  wire ch_r_TVALID;
  wire \data_p1[0]_i_1__21_n_0 ;
  wire \data_p1[1]_i_1__21_n_0 ;
  wire \data_p1[2]_i_1__15_n_0 ;
  wire \data_p1[3]_i_2__5_n_0 ;
  wire [3:0]data_p2;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__20 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[0]),
        .I2(ch_r_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__40 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_n_0),
        .I4(ch_r_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__20
       (.I0(ch_r_TREADY_int_regslice),
        .I1(ch_r_TVALID),
        .I2(ack_in_t_reg_n_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__20_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__20_n_0),
        .Q(ack_in_t_reg_n_0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__21 
       (.I0(data_p2[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_r_TKEEP[0]),
        .O(\data_p1[0]_i_1__21_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__21 
       (.I0(data_p2[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_r_TKEEP[1]),
        .O(\data_p1[1]_i_1__21_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__15 
       (.I0(data_p2[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_r_TKEEP[2]),
        .O(\data_p1[2]_i_1__15_n_0 ));
  LUT4 #(
    .INIT(16'hE240)) 
    \data_p1[3]_i_1__19 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(ch_r_TVALID),
        .I3(ch_r_TREADY_int_regslice),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_2__5 
       (.I0(data_p2[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_r_TKEEP[3]),
        .O(\data_p1[3]_i_2__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__21_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__21_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__15_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_2__5_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[3]_i_1__14 
       (.I0(ch_r_TVALID),
        .I1(ack_in_t_reg_n_0),
        .O(load_p2));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TKEEP[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TKEEP[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TKEEP[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TKEEP[3]),
        .Q(data_p2[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized0_13
   (Q,
    ap_rst_n_inv,
    ap_clk,
    ch_r_TVALID,
    ch_r_TREADY_int_regslice,
    ch_r_TSTRB);
  output [3:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input ch_r_TVALID;
  input ch_r_TREADY_int_regslice;
  input [3:0]ch_r_TSTRB;

  wire [3:0]Q;
  wire ack_in_t_i_1__21_n_0;
  wire ack_in_t_reg_n_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ch_r_TREADY_int_regslice;
  wire [3:0]ch_r_TSTRB;
  wire ch_r_TVALID;
  wire \data_p1[0]_i_1__22_n_0 ;
  wire \data_p1[1]_i_1__22_n_0 ;
  wire \data_p1[2]_i_1__16_n_0 ;
  wire \data_p1[3]_i_2__6_n_0 ;
  wire [3:0]data_p2;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__21 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[0]),
        .I2(ch_r_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__39 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_n_0),
        .I4(ch_r_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__21
       (.I0(ch_r_TREADY_int_regslice),
        .I1(ch_r_TVALID),
        .I2(ack_in_t_reg_n_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__21_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__21_n_0),
        .Q(ack_in_t_reg_n_0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__22 
       (.I0(data_p2[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_r_TSTRB[0]),
        .O(\data_p1[0]_i_1__22_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__22 
       (.I0(data_p2[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_r_TSTRB[1]),
        .O(\data_p1[1]_i_1__22_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__16 
       (.I0(data_p2[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_r_TSTRB[2]),
        .O(\data_p1[2]_i_1__16_n_0 ));
  LUT4 #(
    .INIT(16'hE240)) 
    \data_p1[3]_i_1__18 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(ch_r_TVALID),
        .I3(ch_r_TREADY_int_regslice),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_2__6 
       (.I0(data_p2[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_r_TSTRB[3]),
        .O(\data_p1[3]_i_2__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__22_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__22_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__16_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_2__6_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[3]_i_1__15 
       (.I0(ch_r_TVALID),
        .I1(ack_in_t_reg_n_0),
        .O(load_p2));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TSTRB[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TSTRB[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TSTRB[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TSTRB[3]),
        .Q(data_p2[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized0_18
   (ack_in_t_reg_0,
    ch_u_TKEEP,
    ap_rst_n_inv,
    ap_clk,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TKEEP,
    ch_y_TDATA_reg1,
    ch_u_TKEEP_reg,
    ch_u_TREADY,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID,
    E,
    D);
  output ack_in_t_reg_0;
  output [3:0]ch_u_TKEEP;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TKEEP;
  input ch_y_TDATA_reg1;
  input [3:0]ch_u_TKEEP_reg;
  input ch_u_TREADY;
  input grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  input [0:0]E;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]E;
  wire ack_in_t_i_1__6_n_0;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [3:0]ch_u_TKEEP;
  wire [3:0]ch_u_TKEEP_reg;
  wire ch_u_TREADY;
  wire ch_y_TDATA_reg1;
  wire \data_p1[0]_i_1__10_n_0 ;
  wire \data_p1[1]_i_1__10_n_0 ;
  wire \data_p1[2]_i_1__4_n_0 ;
  wire \data_p1[3]_i_2__1_n_0 ;
  wire [3:0]data_p2;
  wire [3:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TKEEP;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  wire load_p1;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__6 
       (.I0(ch_u_TREADY),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__11 
       (.I0(ch_u_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__6
       (.I0(ch_u_TREADY),
        .I1(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__6_n_0),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[0]_i_1__10 
       (.I0(data_p2[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TKEEP[0]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_u_TKEEP_reg[0]),
        .O(\data_p1[0]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[1]_i_1__10 
       (.I0(data_p2[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TKEEP[1]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_u_TKEEP_reg[1]),
        .O(\data_p1[1]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[2]_i_1__4 
       (.I0(data_p2[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TKEEP[2]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_u_TKEEP_reg[2]),
        .O(\data_p1[2]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hE240)) 
    \data_p1[3]_i_1__11 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(ch_u_TREADY),
        .O(load_p1));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[3]_i_2__1 
       (.I0(data_p2[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TKEEP[3]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_u_TKEEP_reg[3]),
        .O(\data_p1[3]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__10_n_0 ),
        .Q(ch_u_TKEEP[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__10_n_0 ),
        .Q(ch_u_TKEEP[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__4_n_0 ),
        .Q(ch_u_TKEEP[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_2__1_n_0 ),
        .Q(ch_u_TKEEP[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(data_p2[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized0_20
   (ack_in_t_reg_0,
    ch_u_TSTRB,
    ap_rst_n_inv,
    ap_clk,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TSTRB,
    ch_y_TDATA_reg1,
    ch_u_TSTRB_reg,
    ch_u_TREADY,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID,
    E,
    D);
  output ack_in_t_reg_0;
  output [3:0]ch_u_TSTRB;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TSTRB;
  input ch_y_TDATA_reg1;
  input [3:0]ch_u_TSTRB_reg;
  input ch_u_TREADY;
  input grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  input [0:0]E;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]E;
  wire ack_in_t_i_1__7_n_0;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ch_u_TREADY;
  wire [3:0]ch_u_TSTRB;
  wire [3:0]ch_u_TSTRB_reg;
  wire ch_y_TDATA_reg1;
  wire \data_p1[0]_i_1__11_n_0 ;
  wire \data_p1[1]_i_1__11_n_0 ;
  wire \data_p1[2]_i_1__5_n_0 ;
  wire \data_p1[3]_i_2__2_n_0 ;
  wire [3:0]data_p2;
  wire [3:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TSTRB;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  wire load_p1;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__7 
       (.I0(ch_u_TREADY),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__10 
       (.I0(ch_u_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__7
       (.I0(ch_u_TREADY),
        .I1(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__7_n_0),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[0]_i_1__11 
       (.I0(data_p2[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TSTRB[0]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_u_TSTRB_reg[0]),
        .O(\data_p1[0]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[1]_i_1__11 
       (.I0(data_p2[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TSTRB[1]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_u_TSTRB_reg[1]),
        .O(\data_p1[1]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[2]_i_1__5 
       (.I0(data_p2[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TSTRB[2]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_u_TSTRB_reg[2]),
        .O(\data_p1[2]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hE240)) 
    \data_p1[3]_i_1__10 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(ch_u_TREADY),
        .O(load_p1));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[3]_i_2__2 
       (.I0(data_p2[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TSTRB[3]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_u_TSTRB_reg[3]),
        .O(\data_p1[3]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__11_n_0 ),
        .Q(ch_u_TSTRB[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__11_n_0 ),
        .Q(ch_u_TSTRB[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__5_n_0 ),
        .Q(ch_u_TSTRB[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_2__2_n_0 ),
        .Q(ch_u_TSTRB[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(data_p2[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized0_25
   (ack_in_t_reg_0,
    ch_v_TKEEP,
    ap_rst_n_inv,
    ap_clk,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TKEEP,
    ch_y_TDATA_reg1,
    ch_v_TKEEP_reg,
    ch_v_TREADY,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID,
    E,
    D);
  output ack_in_t_reg_0;
  output [3:0]ch_v_TKEEP;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TKEEP;
  input ch_y_TDATA_reg1;
  input [3:0]ch_v_TKEEP_reg;
  input ch_v_TREADY;
  input grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  input [0:0]E;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]E;
  wire ack_in_t_i_1_n_0;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [3:0]ch_v_TKEEP;
  wire [3:0]ch_v_TKEEP_reg;
  wire ch_v_TREADY;
  wire ch_y_TDATA_reg1;
  wire \data_p1[0]_i_1__5_n_0 ;
  wire \data_p1[1]_i_1__5_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[3]_i_2_n_0 ;
  wire [3:0]data_p2;
  wire [3:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TKEEP;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  wire load_p1;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(ch_v_TREADY),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(ch_v_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1
       (.I0(ch_v_TREADY),
        .I1(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1_n_0),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[0]_i_1__5 
       (.I0(data_p2[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TKEEP[0]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_v_TKEEP_reg[0]),
        .O(\data_p1[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[1]_i_1__5 
       (.I0(data_p2[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TKEEP[1]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_v_TKEEP_reg[1]),
        .O(\data_p1[1]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TKEEP[2]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_v_TKEEP_reg[2]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hE240)) 
    \data_p1[3]_i_1__13 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(ch_v_TREADY),
        .O(load_p1));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[3]_i_2 
       (.I0(data_p2[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TKEEP[3]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_v_TKEEP_reg[3]),
        .O(\data_p1[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__5_n_0 ),
        .Q(ch_v_TKEEP[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__5_n_0 ),
        .Q(ch_v_TKEEP[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(ch_v_TKEEP[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_2_n_0 ),
        .Q(ch_v_TKEEP[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(data_p2[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized0_27
   (ack_in_t_reg_0,
    ch_v_TSTRB,
    ap_rst_n_inv,
    ap_clk,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TSTRB,
    ch_y_TDATA_reg1,
    ch_v_TSTRB_reg,
    ch_v_TREADY,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID,
    E,
    D);
  output ack_in_t_reg_0;
  output [3:0]ch_v_TSTRB;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TSTRB;
  input ch_y_TDATA_reg1;
  input [3:0]ch_v_TSTRB_reg;
  input ch_v_TREADY;
  input grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  input [0:0]E;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]E;
  wire ack_in_t_i_1__0_n_0;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ch_v_TREADY;
  wire [3:0]ch_v_TSTRB;
  wire [3:0]ch_v_TSTRB_reg;
  wire ch_y_TDATA_reg1;
  wire \data_p1[0]_i_1__6_n_0 ;
  wire \data_p1[1]_i_1__6_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[3]_i_2__0_n_0 ;
  wire [3:0]data_p2;
  wire [3:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TSTRB;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  wire load_p1;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(ch_v_TREADY),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(ch_v_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__0
       (.I0(ch_v_TREADY),
        .I1(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__0_n_0),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[0]_i_1__6 
       (.I0(data_p2[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TSTRB[0]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_v_TSTRB_reg[0]),
        .O(\data_p1[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[1]_i_1__6 
       (.I0(data_p2[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TSTRB[1]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_v_TSTRB_reg[1]),
        .O(\data_p1[1]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[2]_i_1__0 
       (.I0(data_p2[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TSTRB[2]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_v_TSTRB_reg[2]),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hE240)) 
    \data_p1[3]_i_1__12 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(ch_v_TREADY),
        .O(load_p1));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[3]_i_2__0 
       (.I0(data_p2[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TSTRB[3]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_v_TSTRB_reg[3]),
        .O(\data_p1[3]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__6_n_0 ),
        .Q(ch_v_TSTRB[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__6_n_0 ),
        .Q(ch_v_TSTRB[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(ch_v_TSTRB[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_2__0_n_0 ),
        .Q(ch_v_TSTRB[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(data_p2[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized0_32
   (ack_in_t_reg_0,
    ch_y_TKEEP,
    ap_rst_n_inv,
    ap_clk,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TKEEP,
    ch_y_TDATA_reg1,
    ch_y_TKEEP_reg,
    ch_y_TREADY,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID,
    E,
    D);
  output ack_in_t_reg_0;
  output [3:0]ch_y_TKEEP;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TKEEP;
  input ch_y_TDATA_reg1;
  input [3:0]ch_y_TKEEP_reg;
  input ch_y_TREADY;
  input grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  input [0:0]E;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]E;
  wire ack_in_t_i_1__13_n_0;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ch_y_TDATA_reg1;
  wire [3:0]ch_y_TKEEP;
  wire [3:0]ch_y_TKEEP_reg;
  wire ch_y_TREADY;
  wire \data_p1[0]_i_1__19_n_0 ;
  wire \data_p1[1]_i_1__19_n_0 ;
  wire \data_p1[2]_i_1__13_n_0 ;
  wire \data_p1[3]_i_2__4_n_0 ;
  wire [3:0]data_p2;
  wire [3:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TKEEP;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  wire load_p1;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__13 
       (.I0(ch_y_TREADY),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__18 
       (.I0(ch_y_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__13
       (.I0(ch_y_TREADY),
        .I1(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__13_n_0),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[0]_i_1__19 
       (.I0(data_p2[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TKEEP[0]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_y_TKEEP_reg[0]),
        .O(\data_p1[0]_i_1__19_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[1]_i_1__19 
       (.I0(data_p2[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TKEEP[1]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_y_TKEEP_reg[1]),
        .O(\data_p1[1]_i_1__19_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[2]_i_1__13 
       (.I0(data_p2[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TKEEP[2]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_y_TKEEP_reg[2]),
        .O(\data_p1[2]_i_1__13_n_0 ));
  LUT4 #(
    .INIT(16'hE240)) 
    \data_p1[3]_i_1__9 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(ch_y_TREADY),
        .O(load_p1));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[3]_i_2__4 
       (.I0(data_p2[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TKEEP[3]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_y_TKEEP_reg[3]),
        .O(\data_p1[3]_i_2__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__19_n_0 ),
        .Q(ch_y_TKEEP[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__19_n_0 ),
        .Q(ch_y_TKEEP[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__13_n_0 ),
        .Q(ch_y_TKEEP[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_2__4_n_0 ),
        .Q(ch_y_TKEEP[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(data_p2[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized0_34
   (ack_in_t_reg_0,
    ch_y_TSTRB,
    ap_rst_n_inv,
    ap_clk,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TSTRB,
    ch_y_TDATA_reg1,
    ch_y_TSTRB_reg,
    ch_y_TREADY,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID,
    E,
    D);
  output ack_in_t_reg_0;
  output [3:0]ch_y_TSTRB;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TSTRB;
  input ch_y_TDATA_reg1;
  input [3:0]ch_y_TSTRB_reg;
  input ch_y_TREADY;
  input grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  input [0:0]E;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]E;
  wire ack_in_t_i_1__14_n_0;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ch_y_TDATA_reg1;
  wire ch_y_TREADY;
  wire [3:0]ch_y_TSTRB;
  wire [3:0]ch_y_TSTRB_reg;
  wire \data_p1[0]_i_1__18_n_0 ;
  wire \data_p1[1]_i_1__18_n_0 ;
  wire \data_p1[2]_i_1__12_n_0 ;
  wire \data_p1[3]_i_2__3_n_0 ;
  wire [3:0]data_p2;
  wire [3:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TSTRB;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  wire load_p1;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__14 
       (.I0(ch_y_TREADY),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__17 
       (.I0(ch_y_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__14
       (.I0(ch_y_TREADY),
        .I1(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__14_n_0),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[0]_i_1__18 
       (.I0(data_p2[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TSTRB[0]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_y_TSTRB_reg[0]),
        .O(\data_p1[0]_i_1__18_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[1]_i_1__18 
       (.I0(data_p2[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TSTRB[1]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_y_TSTRB_reg[1]),
        .O(\data_p1[1]_i_1__18_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[2]_i_1__12 
       (.I0(data_p2[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TSTRB[2]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_y_TSTRB_reg[2]),
        .O(\data_p1[2]_i_1__12_n_0 ));
  LUT4 #(
    .INIT(16'hE240)) 
    \data_p1[3]_i_1__8 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(ch_y_TREADY),
        .O(load_p1));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[3]_i_2__3 
       (.I0(data_p2[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TSTRB[3]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_y_TSTRB_reg[3]),
        .O(\data_p1[3]_i_2__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__18_n_0 ),
        .Q(ch_y_TSTRB[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__18_n_0 ),
        .Q(ch_y_TSTRB[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__12_n_0 ),
        .Q(ch_y_TSTRB[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_2__3_n_0 ),
        .Q(ch_y_TSTRB[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(data_p2[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized0_4
   (Q,
    ap_rst_n_inv,
    ap_clk,
    ch_r_TREADY_int_regslice,
    ch_g_TVALID,
    ch_g_TKEEP);
  output [3:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input ch_r_TREADY_int_regslice;
  input ch_g_TVALID;
  input [3:0]ch_g_TKEEP;

  wire [3:0]Q;
  wire ack_in_t_i_1__38_n_0;
  wire ack_in_t_reg_n_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [3:0]ch_g_TKEEP;
  wire ch_g_TVALID;
  wire ch_r_TREADY_int_regslice;
  wire \data_p1[0]_i_1__26_n_0 ;
  wire \data_p1[1]_i_1__26_n_0 ;
  wire \data_p1[2]_i_1__20_n_0 ;
  wire \data_p1[3]_i_2__7_n_0 ;
  wire [3:0]data_p2;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__39 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[0]),
        .I2(ch_g_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__33 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_n_0),
        .I4(ch_g_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__38
       (.I0(ch_r_TREADY_int_regslice),
        .I1(ch_g_TVALID),
        .I2(ack_in_t_reg_n_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__38_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__38_n_0),
        .Q(ack_in_t_reg_n_0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__26 
       (.I0(data_p2[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_g_TKEEP[0]),
        .O(\data_p1[0]_i_1__26_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__26 
       (.I0(data_p2[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_g_TKEEP[1]),
        .O(\data_p1[1]_i_1__26_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__20 
       (.I0(data_p2[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_g_TKEEP[2]),
        .O(\data_p1[2]_i_1__20_n_0 ));
  LUT4 #(
    .INIT(16'hE240)) 
    \data_p1[3]_i_1__17 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(ch_g_TVALID),
        .I3(ch_r_TREADY_int_regslice),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_2__7 
       (.I0(data_p2[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_g_TKEEP[3]),
        .O(\data_p1[3]_i_2__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__26_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__26_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__20_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_2__7_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[3]_i_1__16 
       (.I0(ch_g_TVALID),
        .I1(ack_in_t_reg_n_0),
        .O(load_p2));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TKEEP[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TKEEP[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TKEEP[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TKEEP[3]),
        .Q(data_p2[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized0_6
   (Q,
    ap_rst_n_inv,
    ap_clk,
    ch_r_TREADY_int_regslice,
    ch_g_TVALID,
    ch_g_TSTRB);
  output [3:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input ch_r_TREADY_int_regslice;
  input ch_g_TVALID;
  input [3:0]ch_g_TSTRB;

  wire [3:0]Q;
  wire ack_in_t_i_1__37_n_0;
  wire ack_in_t_reg_n_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [3:0]ch_g_TSTRB;
  wire ch_g_TVALID;
  wire ch_r_TREADY_int_regslice;
  wire \data_p1[0]_i_1__27_n_0 ;
  wire \data_p1[1]_i_1__27_n_0 ;
  wire \data_p1[2]_i_1__21_n_0 ;
  wire \data_p1[3]_i_2__8_n_0 ;
  wire [3:0]data_p2;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__38 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[0]),
        .I2(ch_g_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__32 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_n_0),
        .I4(ch_g_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__37
       (.I0(ch_r_TREADY_int_regslice),
        .I1(ch_g_TVALID),
        .I2(ack_in_t_reg_n_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__37_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__37_n_0),
        .Q(ack_in_t_reg_n_0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__27 
       (.I0(data_p2[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_g_TSTRB[0]),
        .O(\data_p1[0]_i_1__27_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__27 
       (.I0(data_p2[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_g_TSTRB[1]),
        .O(\data_p1[1]_i_1__27_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__21 
       (.I0(data_p2[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_g_TSTRB[2]),
        .O(\data_p1[2]_i_1__21_n_0 ));
  LUT4 #(
    .INIT(16'hE240)) 
    \data_p1[3]_i_1__16 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(ch_g_TVALID),
        .I3(ch_r_TREADY_int_regslice),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_2__8 
       (.I0(data_p2[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_g_TSTRB[3]),
        .O(\data_p1[3]_i_2__8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__27_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__27_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__21_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_2__8_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[3]_i_1__17 
       (.I0(ch_g_TVALID),
        .I1(ack_in_t_reg_n_0),
        .O(load_p2));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TSTRB[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TSTRB[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TSTRB[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TSTRB[3]),
        .Q(data_p2[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized1
   (ch_b_TUSER_int_regslice,
    ap_rst_n_inv,
    ap_clk,
    ch_r_TREADY_int_regslice,
    ch_b_TVALID,
    ch_b_TUSER);
  output [1:0]ch_b_TUSER_int_regslice;
  input ap_rst_n_inv;
  input ap_clk;
  input ch_r_TREADY_int_regslice;
  input ch_b_TVALID;
  input [1:0]ch_b_TUSER;

  wire ack_in_t_i_1__29_n_0;
  wire ack_in_t_reg_n_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [1:0]ch_b_TUSER;
  wire [1:0]ch_b_TUSER_int_regslice;
  wire ch_b_TVALID;
  wire ch_r_TREADY_int_regslice;
  wire \data_p1[0]_i_1__1_n_0 ;
  wire \data_p1[0]_i_2__10_n_0 ;
  wire \data_p1[1]_i_1__1_n_0 ;
  wire \data_p1[1]_i_2__4_n_0 ;
  wire [1:0]data_p2;
  wire \data_p2[0]_i_1__1_n_0 ;
  wire \data_p2[1]_i_1__1_n_0 ;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__30 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[0]),
        .I2(ch_b_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__24 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_n_0),
        .I4(ch_b_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__29
       (.I0(ch_r_TREADY_int_regslice),
        .I1(ch_b_TVALID),
        .I2(ack_in_t_reg_n_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__29_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__29_n_0),
        .Q(ack_in_t_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hABFBEFFFA8082000)) 
    \data_p1[0]_i_1__1 
       (.I0(\data_p1[0]_i_2__10_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_b_TVALID),
        .I4(ch_r_TREADY_int_regslice),
        .I5(ch_b_TUSER_int_regslice[0]),
        .O(\data_p1[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_2__10 
       (.I0(data_p2[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_b_TUSER[0]),
        .O(\data_p1[0]_i_2__10_n_0 ));
  LUT6 #(
    .INIT(64'hABFBEFFFA8082000)) 
    \data_p1[1]_i_1__1 
       (.I0(\data_p1[1]_i_2__4_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_b_TVALID),
        .I4(ch_r_TREADY_int_regslice),
        .I5(ch_b_TUSER_int_regslice[1]),
        .O(\data_p1[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_2__4 
       (.I0(data_p2[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_b_TUSER[1]),
        .O(\data_p1[1]_i_2__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__1_n_0 ),
        .Q(ch_b_TUSER_int_regslice[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[1]_i_1__1_n_0 ),
        .Q(ch_b_TUSER_int_regslice[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_p2[0]_i_1__1 
       (.I0(ch_b_TUSER[0]),
        .I1(ch_b_TVALID),
        .I2(ack_in_t_reg_n_0),
        .I3(data_p2[0]),
        .O(\data_p2[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_p2[1]_i_1__1 
       (.I0(ch_b_TUSER[1]),
        .I1(ch_b_TVALID),
        .I2(ack_in_t_reg_n_0),
        .I3(data_p2[1]),
        .O(\data_p2[1]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[0]_i_1__1_n_0 ),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[1]_i_1__1_n_0 ),
        .Q(data_p2[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized1_14
   (ch_r_TUSER_int_regslice,
    ap_rst_n_inv,
    ap_clk,
    ch_r_TREADY_int_regslice,
    ch_r_TVALID,
    ch_r_TUSER);
  output [1:0]ch_r_TUSER_int_regslice;
  input ap_rst_n_inv;
  input ap_clk;
  input ch_r_TREADY_int_regslice;
  input ch_r_TVALID;
  input [1:0]ch_r_TUSER;

  wire ack_in_t_i_1__22_n_0;
  wire ack_in_t_reg_n_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ch_r_TREADY_int_regslice;
  wire [1:0]ch_r_TUSER;
  wire [1:0]ch_r_TUSER_int_regslice;
  wire ch_r_TVALID;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[0]_i_2__8_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[1]_i_2__2_n_0 ;
  wire [1:0]data_p2;
  wire \data_p2[0]_i_1_n_0 ;
  wire \data_p2[1]_i_1_n_0 ;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__22 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[0]),
        .I2(ch_r_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__38 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_n_0),
        .I4(ch_r_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__22
       (.I0(ch_r_TREADY_int_regslice),
        .I1(ch_r_TVALID),
        .I2(ack_in_t_reg_n_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__22_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__22_n_0),
        .Q(ack_in_t_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hABFBEFFFA8082000)) 
    \data_p1[0]_i_1 
       (.I0(\data_p1[0]_i_2__8_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_r_TVALID),
        .I4(ch_r_TREADY_int_regslice),
        .I5(ch_r_TUSER_int_regslice[0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_2__8 
       (.I0(data_p2[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_r_TUSER[0]),
        .O(\data_p1[0]_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'hABFBEFFFA8082000)) 
    \data_p1[1]_i_1 
       (.I0(\data_p1[1]_i_2__2_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_r_TVALID),
        .I4(ch_r_TREADY_int_regslice),
        .I5(ch_r_TUSER_int_regslice[1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_2__2 
       (.I0(data_p2[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_r_TUSER[1]),
        .O(\data_p1[1]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(ch_r_TUSER_int_regslice[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(ch_r_TUSER_int_regslice[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_p2[0]_i_1 
       (.I0(ch_r_TUSER[0]),
        .I1(ch_r_TVALID),
        .I2(ack_in_t_reg_n_0),
        .I3(data_p2[0]),
        .O(\data_p2[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_p2[1]_i_1 
       (.I0(ch_r_TUSER[1]),
        .I1(ch_r_TVALID),
        .I2(ack_in_t_reg_n_0),
        .I3(data_p2[1]),
        .O(\data_p2[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[0]_i_1_n_0 ),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[1]_i_1_n_0 ),
        .Q(data_p2[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized1_21
   (data_p2,
    ack_in_t_reg_0,
    ch_u_TUSER,
    \data_p2_reg[1]_0 ,
    ap_clk,
    \data_p2_reg[0]_0 ,
    ap_rst_n_inv,
    ch_u_TREADY,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID,
    \data_p1_reg[1]_0 ,
    \data_p1_reg[0]_0 );
  output [1:0]data_p2;
  output ack_in_t_reg_0;
  output [1:0]ch_u_TUSER;
  input \data_p2_reg[1]_0 ;
  input ap_clk;
  input \data_p2_reg[0]_0 ;
  input ap_rst_n_inv;
  input ch_u_TREADY;
  input grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  input \data_p1_reg[1]_0 ;
  input \data_p1_reg[0]_0 ;

  wire ack_in_t_i_1__8_n_0;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ch_u_TREADY;
  wire [1:0]ch_u_TUSER;
  wire \data_p1[0]_i_1__3_n_0 ;
  wire \data_p1[1]_i_1__3_n_0 ;
  wire \data_p1_reg[0]_0 ;
  wire \data_p1_reg[1]_0 ;
  wire [1:0]data_p2;
  wire \data_p2_reg[0]_0 ;
  wire \data_p2_reg[1]_0 ;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  wire load_p1;
  wire [1:0]next__0;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__8 
       (.I0(ch_u_TREADY),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__9 
       (.I0(ch_u_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__8
       (.I0(ch_u_TREADY),
        .I1(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__8_n_0),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \data_p1[0]_i_1__3 
       (.I0(data_p2[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p1_reg[0]_0 ),
        .I4(load_p1),
        .I5(ch_u_TUSER[0]),
        .O(\data_p1[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \data_p1[1]_i_1__3 
       (.I0(data_p2[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p1_reg[1]_0 ),
        .I4(load_p1),
        .I5(ch_u_TUSER[1]),
        .O(\data_p1[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hE240)) 
    \data_p1[1]_i_3__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(ch_u_TREADY),
        .O(load_p1));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__3_n_0 ),
        .Q(ch_u_TUSER[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[1]_i_1__3_n_0 ),
        .Q(ch_u_TUSER[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2_reg[0]_0 ),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2_reg[1]_0 ),
        .Q(data_p2[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized1_28
   (data_p2,
    ack_in_t_reg_0,
    ch_v_TUSER,
    \data_p2_reg[1]_0 ,
    ap_clk,
    \data_p2_reg[0]_0 ,
    ap_rst_n_inv,
    ch_v_TREADY,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID,
    \data_p1_reg[1]_0 ,
    \data_p1_reg[0]_0 );
  output [1:0]data_p2;
  output ack_in_t_reg_0;
  output [1:0]ch_v_TUSER;
  input \data_p2_reg[1]_0 ;
  input ap_clk;
  input \data_p2_reg[0]_0 ;
  input ap_rst_n_inv;
  input ch_v_TREADY;
  input grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  input \data_p1_reg[1]_0 ;
  input \data_p1_reg[0]_0 ;

  wire ack_in_t_i_1__1_n_0;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ch_v_TREADY;
  wire [1:0]ch_v_TUSER;
  wire \data_p1[0]_i_1__4_n_0 ;
  wire \data_p1[1]_i_1__4_n_0 ;
  wire \data_p1_reg[0]_0 ;
  wire \data_p1_reg[1]_0 ;
  wire [1:0]data_p2;
  wire \data_p2_reg[0]_0 ;
  wire \data_p2_reg[1]_0 ;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  wire load_p1;
  wire [1:0]next__0;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(ch_v_TREADY),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(ch_v_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__1
       (.I0(ch_v_TREADY),
        .I1(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__1_n_0),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \data_p1[0]_i_1__4 
       (.I0(data_p2[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p1_reg[0]_0 ),
        .I4(load_p1),
        .I5(ch_v_TUSER[0]),
        .O(\data_p1[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \data_p1[1]_i_1__4 
       (.I0(data_p2[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p1_reg[1]_0 ),
        .I4(load_p1),
        .I5(ch_v_TUSER[1]),
        .O(\data_p1[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hE240)) 
    \data_p1[1]_i_3__1 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(ch_v_TREADY),
        .O(load_p1));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__4_n_0 ),
        .Q(ch_v_TUSER[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[1]_i_1__4_n_0 ),
        .Q(ch_v_TUSER[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2_reg[0]_0 ),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2_reg[1]_0 ),
        .Q(data_p2[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized1_35
   (data_p2,
    ack_in_t_reg_0,
    ch_y_TUSER,
    \data_p2_reg[1]_0 ,
    ap_clk,
    \data_p2_reg[0]_0 ,
    ap_rst_n_inv,
    ch_y_TREADY,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID,
    \data_p1_reg[0]_0 ,
    \data_p1_reg[1]_0 );
  output [1:0]data_p2;
  output ack_in_t_reg_0;
  output [1:0]ch_y_TUSER;
  input \data_p2_reg[1]_0 ;
  input ap_clk;
  input \data_p2_reg[0]_0 ;
  input ap_rst_n_inv;
  input ch_y_TREADY;
  input grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  input \data_p1_reg[0]_0 ;
  input \data_p1_reg[1]_0 ;

  wire ack_in_t_i_1__15_n_0;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ch_y_TREADY;
  wire [1:0]ch_y_TUSER;
  wire \data_p1[0]_i_1__2_n_0 ;
  wire \data_p1[1]_i_1__2_n_0 ;
  wire \data_p1_reg[0]_0 ;
  wire \data_p1_reg[1]_0 ;
  wire [1:0]data_p2;
  wire \data_p2_reg[0]_0 ;
  wire \data_p2_reg[1]_0 ;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  wire load_p1;
  wire [1:0]next__0;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__15 
       (.I0(ch_y_TREADY),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__16 
       (.I0(ch_y_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__15
       (.I0(ch_y_TREADY),
        .I1(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__15_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__15_n_0),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \data_p1[0]_i_1__2 
       (.I0(data_p2[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p1_reg[0]_0 ),
        .I4(load_p1),
        .I5(ch_y_TUSER[0]),
        .O(\data_p1[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \data_p1[1]_i_1__2 
       (.I0(data_p2[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p1_reg[1]_0 ),
        .I4(load_p1),
        .I5(ch_y_TUSER[1]),
        .O(\data_p1[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hE240)) 
    \data_p1[1]_i_3 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(ch_y_TREADY),
        .O(load_p1));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__2_n_0 ),
        .Q(ch_y_TUSER[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[1]_i_1__2_n_0 ),
        .Q(ch_y_TUSER[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2_reg[0]_0 ),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2_reg[1]_0 ),
        .Q(data_p2[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized1_7
   (ch_g_TUSER_int_regslice,
    ap_rst_n_inv,
    ap_clk,
    ch_r_TREADY_int_regslice,
    ch_g_TVALID,
    ch_g_TUSER);
  output [1:0]ch_g_TUSER_int_regslice;
  input ap_rst_n_inv;
  input ap_clk;
  input ch_r_TREADY_int_regslice;
  input ch_g_TVALID;
  input [1:0]ch_g_TUSER;

  wire ack_in_t_i_1__36_n_0;
  wire ack_in_t_reg_n_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [1:0]ch_g_TUSER;
  wire [1:0]ch_g_TUSER_int_regslice;
  wire ch_g_TVALID;
  wire ch_r_TREADY_int_regslice;
  wire \data_p1[0]_i_1__0_n_0 ;
  wire \data_p1[0]_i_2__9_n_0 ;
  wire \data_p1[1]_i_1__0_n_0 ;
  wire \data_p1[1]_i_2__3_n_0 ;
  wire [1:0]data_p2;
  wire \data_p2[0]_i_1__0_n_0 ;
  wire \data_p2[1]_i_1__0_n_0 ;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__37 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[0]),
        .I2(ch_g_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__31 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_n_0),
        .I4(ch_g_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__36
       (.I0(ch_r_TREADY_int_regslice),
        .I1(ch_g_TVALID),
        .I2(ack_in_t_reg_n_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__36_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__36_n_0),
        .Q(ack_in_t_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hABFBEFFFA8082000)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p1[0]_i_2__9_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_g_TVALID),
        .I4(ch_r_TREADY_int_regslice),
        .I5(ch_g_TUSER_int_regslice[0]),
        .O(\data_p1[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_2__9 
       (.I0(data_p2[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_g_TUSER[0]),
        .O(\data_p1[0]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'hABFBEFFFA8082000)) 
    \data_p1[1]_i_1__0 
       (.I0(\data_p1[1]_i_2__3_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_g_TVALID),
        .I4(ch_r_TREADY_int_regslice),
        .I5(ch_g_TUSER_int_regslice[1]),
        .O(\data_p1[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_2__3 
       (.I0(data_p2[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_g_TUSER[1]),
        .O(\data_p1[1]_i_2__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__0_n_0 ),
        .Q(ch_g_TUSER_int_regslice[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[1]_i_1__0_n_0 ),
        .Q(ch_g_TUSER_int_regslice[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_p2[0]_i_1__0 
       (.I0(ch_g_TUSER[0]),
        .I1(ch_g_TVALID),
        .I2(ack_in_t_reg_n_0),
        .I3(data_p2[0]),
        .O(\data_p2[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_p2[1]_i_1__0 
       (.I0(ch_g_TUSER[1]),
        .I1(ch_g_TVALID),
        .I2(ack_in_t_reg_n_0),
        .I3(data_p2[1]),
        .O(\data_p2[1]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[0]_i_1__0_n_0 ),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[1]_i_1__0_n_0 ),
        .Q(data_p2[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized2
   (ch_b_TLAST_int_regslice,
    ap_rst_n_inv,
    ap_clk,
    ch_r_TREADY_int_regslice,
    ch_b_TVALID,
    ch_b_TLAST);
  output ch_b_TLAST_int_regslice;
  input ap_rst_n_inv;
  input ap_clk;
  input ch_r_TREADY_int_regslice;
  input ch_b_TVALID;
  input [0:0]ch_b_TLAST;

  wire ack_in_t_i_1__28_n_0;
  wire ack_in_t_reg_n_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]ch_b_TLAST;
  wire ch_b_TLAST_int_regslice;
  wire ch_b_TVALID;
  wire ch_r_TREADY_int_regslice;
  wire \data_p1[0]_i_1__38_n_0 ;
  wire \data_p1[0]_i_2__7_n_0 ;
  wire data_p2;
  wire \data_p2[0]_i_1__25_n_0 ;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__29 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[0]),
        .I2(ch_b_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__23 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_n_0),
        .I4(ch_b_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__28
       (.I0(ch_r_TREADY_int_regslice),
        .I1(ch_b_TVALID),
        .I2(ack_in_t_reg_n_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__28_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__28_n_0),
        .Q(ack_in_t_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hABFBEFFFA8082000)) 
    \data_p1[0]_i_1__38 
       (.I0(\data_p1[0]_i_2__7_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_b_TVALID),
        .I4(ch_r_TREADY_int_regslice),
        .I5(ch_b_TLAST_int_regslice),
        .O(\data_p1[0]_i_1__38_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_2__7 
       (.I0(data_p2),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_b_TLAST),
        .O(\data_p1[0]_i_2__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__38_n_0 ),
        .Q(ch_b_TLAST_int_regslice),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_p2[0]_i_1__25 
       (.I0(ch_b_TLAST),
        .I1(ch_b_TVALID),
        .I2(ack_in_t_reg_n_0),
        .I3(data_p2),
        .O(\data_p2[0]_i_1__25_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[0]_i_1__25_n_0 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized2_12
   (ch_r_TLAST_int_regslice,
    ap_rst_n_inv,
    ap_clk,
    ch_r_TREADY_int_regslice,
    ch_r_TVALID,
    ch_r_TLAST);
  output ch_r_TLAST_int_regslice;
  input ap_rst_n_inv;
  input ap_clk;
  input ch_r_TREADY_int_regslice;
  input ch_r_TVALID;
  input [0:0]ch_r_TLAST;

  wire ack_in_t_i_1__23_n_0;
  wire ack_in_t_reg_n_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]ch_r_TLAST;
  wire ch_r_TLAST_int_regslice;
  wire ch_r_TREADY_int_regslice;
  wire ch_r_TVALID;
  wire \data_p1[0]_i_1__40_n_0 ;
  wire \data_p1[0]_i_2__5_n_0 ;
  wire data_p2;
  wire \data_p2[0]_i_1__23_n_0 ;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__23 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[0]),
        .I2(ch_r_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__37 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_n_0),
        .I4(ch_r_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__23
       (.I0(ch_r_TREADY_int_regslice),
        .I1(ch_r_TVALID),
        .I2(ack_in_t_reg_n_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__23_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__23_n_0),
        .Q(ack_in_t_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hABFBEFFFA8082000)) 
    \data_p1[0]_i_1__40 
       (.I0(\data_p1[0]_i_2__5_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_r_TVALID),
        .I4(ch_r_TREADY_int_regslice),
        .I5(ch_r_TLAST_int_regslice),
        .O(\data_p1[0]_i_1__40_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_2__5 
       (.I0(data_p2),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_r_TLAST),
        .O(\data_p1[0]_i_2__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__40_n_0 ),
        .Q(ch_r_TLAST_int_regslice),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_p2[0]_i_1__23 
       (.I0(ch_r_TLAST),
        .I1(ch_r_TVALID),
        .I2(ack_in_t_reg_n_0),
        .I3(data_p2),
        .O(\data_p2[0]_i_1__23_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[0]_i_1__23_n_0 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized2_19
   (ack_in_t_reg_0,
    data_p2,
    ch_u_TLAST,
    ap_rst_n_inv,
    ap_clk,
    \data_p2_reg[0]_0 ,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TLAST,
    ch_y_TDATA_reg1,
    ch_u_TLAST_reg,
    ch_u_TREADY,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID);
  output ack_in_t_reg_0;
  output data_p2;
  output [0:0]ch_u_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input \data_p2_reg[0]_0 ;
  input grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TLAST;
  input ch_y_TDATA_reg1;
  input ch_u_TLAST_reg;
  input ch_u_TREADY;
  input grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;

  wire ack_in_t_i_1__9_n_0;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]ch_u_TLAST;
  wire ch_u_TLAST_reg;
  wire ch_u_TREADY;
  wire ch_y_TDATA_reg1;
  wire \data_p1[0]_i_1__36_n_0 ;
  wire \data_p1[0]_i_2__2_n_0 ;
  wire data_p2;
  wire \data_p2_reg[0]_0 ;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TLAST;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__9 
       (.I0(ch_u_TREADY),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__8 
       (.I0(ch_u_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__9
       (.I0(ch_u_TREADY),
        .I1(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__9_n_0),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hABFBEFFFA8082000)) 
    \data_p1[0]_i_1__36 
       (.I0(\data_p1[0]_i_2__2_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I4(ch_u_TREADY),
        .I5(ch_u_TLAST),
        .O(\data_p1[0]_i_1__36_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[0]_i_2__2 
       (.I0(data_p2),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TLAST),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_u_TLAST_reg),
        .O(\data_p1[0]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__36_n_0 ),
        .Q(ch_u_TLAST),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2_reg[0]_0 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized2_26
   (ack_in_t_reg_0,
    data_p2,
    ch_v_TLAST,
    ap_rst_n_inv,
    ap_clk,
    \data_p2_reg[0]_0 ,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TLAST,
    ch_y_TDATA_reg1,
    ch_v_TLAST_reg,
    ch_v_TREADY,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID);
  output ack_in_t_reg_0;
  output data_p2;
  output [0:0]ch_v_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input \data_p2_reg[0]_0 ;
  input grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TLAST;
  input ch_y_TDATA_reg1;
  input ch_v_TLAST_reg;
  input ch_v_TREADY;
  input grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;

  wire ack_in_t_i_1__2_n_0;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]ch_v_TLAST;
  wire ch_v_TLAST_reg;
  wire ch_v_TREADY;
  wire ch_y_TDATA_reg1;
  wire \data_p1[0]_i_1__35_n_0 ;
  wire \data_p1[0]_i_2__0_n_0 ;
  wire data_p2;
  wire \data_p2_reg[0]_0 ;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TLAST;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(ch_v_TREADY),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(ch_v_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__2
       (.I0(ch_v_TREADY),
        .I1(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__2_n_0),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hABFBEFFFA8082000)) 
    \data_p1[0]_i_1__35 
       (.I0(\data_p1[0]_i_2__0_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I4(ch_v_TREADY),
        .I5(ch_v_TLAST),
        .O(\data_p1[0]_i_1__35_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[0]_i_2__0 
       (.I0(data_p2),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TLAST),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_v_TLAST_reg),
        .O(\data_p1[0]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__35_n_0 ),
        .Q(ch_v_TLAST),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2_reg[0]_0 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized2_33
   (ack_in_t_reg_0,
    data_p2,
    ch_y_TLAST,
    ap_rst_n_inv,
    ap_clk,
    \data_p2_reg[0]_0 ,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TLAST,
    ch_y_TDATA_reg1,
    ch_y_TLAST_reg,
    ch_y_TREADY,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID);
  output ack_in_t_reg_0;
  output data_p2;
  output [0:0]ch_y_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input \data_p2_reg[0]_0 ;
  input grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TLAST;
  input ch_y_TDATA_reg1;
  input ch_y_TLAST_reg;
  input ch_y_TREADY;
  input grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;

  wire ack_in_t_i_1__16_n_0;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ch_y_TDATA_reg1;
  wire [0:0]ch_y_TLAST;
  wire ch_y_TLAST_reg;
  wire ch_y_TREADY;
  wire \data_p1[0]_i_1__37_n_0 ;
  wire \data_p1[0]_i_2__3_n_0 ;
  wire data_p2;
  wire \data_p2_reg[0]_0 ;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TLAST;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__16 
       (.I0(ch_y_TREADY),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__15 
       (.I0(ch_y_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__16
       (.I0(ch_y_TREADY),
        .I1(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__16_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__16_n_0),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hABFBEFFFA8082000)) 
    \data_p1[0]_i_1__37 
       (.I0(\data_p1[0]_i_2__3_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I4(ch_y_TREADY),
        .I5(ch_y_TLAST),
        .O(\data_p1[0]_i_1__37_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[0]_i_2__3 
       (.I0(data_p2),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TLAST),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_y_TLAST_reg),
        .O(\data_p1[0]_i_2__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__37_n_0 ),
        .Q(ch_y_TLAST),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2_reg[0]_0 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized2_5
   (ch_g_TLAST_int_regslice,
    ap_rst_n_inv,
    ap_clk,
    ch_r_TREADY_int_regslice,
    ch_g_TVALID,
    ch_g_TLAST);
  output ch_g_TLAST_int_regslice;
  input ap_rst_n_inv;
  input ap_clk;
  input ch_r_TREADY_int_regslice;
  input ch_g_TVALID;
  input [0:0]ch_g_TLAST;

  wire ack_in_t_i_1__35_n_0;
  wire ack_in_t_reg_n_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]ch_g_TLAST;
  wire ch_g_TLAST_int_regslice;
  wire ch_g_TVALID;
  wire ch_r_TREADY_int_regslice;
  wire \data_p1[0]_i_1__39_n_0 ;
  wire \data_p1[0]_i_2__6_n_0 ;
  wire data_p2;
  wire \data_p2[0]_i_1__24_n_0 ;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__36 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[0]),
        .I2(ch_g_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__30 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_n_0),
        .I4(ch_g_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__35
       (.I0(ch_r_TREADY_int_regslice),
        .I1(ch_g_TVALID),
        .I2(ack_in_t_reg_n_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__35_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__35_n_0),
        .Q(ack_in_t_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hABFBEFFFA8082000)) 
    \data_p1[0]_i_1__39 
       (.I0(\data_p1[0]_i_2__6_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_g_TVALID),
        .I4(ch_r_TREADY_int_regslice),
        .I5(ch_g_TLAST_int_regslice),
        .O(\data_p1[0]_i_1__39_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_2__6 
       (.I0(data_p2),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_g_TLAST),
        .O(\data_p1[0]_i_2__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__39_n_0 ),
        .Q(ch_g_TLAST_int_regslice),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_p2[0]_i_1__24 
       (.I0(ch_g_TLAST),
        .I1(ch_g_TVALID),
        .I2(ack_in_t_reg_n_0),
        .I3(data_p2),
        .O(\data_p2[0]_i_1__24_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[0]_i_1__24_n_0 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized3
   (Q,
    ap_rst_n_inv,
    ap_clk,
    ch_r_TREADY_int_regslice,
    ch_b_TVALID,
    ch_b_TID);
  output [4:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input ch_r_TREADY_int_regslice;
  input ch_b_TVALID;
  input [4:0]ch_b_TID;

  wire [4:0]Q;
  wire ack_in_t_i_1__27_n_0;
  wire ack_in_t_reg_n_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [4:0]ch_b_TID;
  wire ch_b_TVALID;
  wire ch_r_TREADY_int_regslice;
  wire \data_p1[0]_i_1__33_n_0 ;
  wire \data_p1[1]_i_1__33_n_0 ;
  wire \data_p1[2]_i_1__27_n_0 ;
  wire \data_p1[3]_i_1__27_n_0 ;
  wire \data_p1[4]_i_2__4_n_0 ;
  wire [4:0]data_p2;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__28 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[0]),
        .I2(ch_b_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__22 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_n_0),
        .I4(ch_b_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__27
       (.I0(ch_r_TREADY_int_regslice),
        .I1(ch_b_TVALID),
        .I2(ack_in_t_reg_n_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__27_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__27_n_0),
        .Q(ack_in_t_reg_n_0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__33 
       (.I0(data_p2[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_b_TID[0]),
        .O(\data_p1[0]_i_1__33_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__33 
       (.I0(data_p2[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_b_TID[1]),
        .O(\data_p1[1]_i_1__33_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__27 
       (.I0(data_p2[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_b_TID[2]),
        .O(\data_p1[2]_i_1__27_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__27 
       (.I0(data_p2[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_b_TID[3]),
        .O(\data_p1[3]_i_1__27_n_0 ));
  LUT4 #(
    .INIT(16'hE240)) 
    \data_p1[4]_i_1__8 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(ch_b_TVALID),
        .I3(ch_r_TREADY_int_regslice),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_2__4 
       (.I0(data_p2[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_b_TID[4]),
        .O(\data_p1[4]_i_2__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__33_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__33_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__27_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__27_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_2__4_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[4]_i_1__10 
       (.I0(ch_b_TVALID),
        .I1(ack_in_t_reg_n_0),
        .O(load_p2));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TID[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TID[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TID[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TID[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TID[4]),
        .Q(data_p2[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized3_10
   (Q,
    ap_rst_n_inv,
    ap_clk,
    ch_r_TVALID,
    ch_r_TREADY_int_regslice,
    ch_r_TID);
  output [4:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input ch_r_TVALID;
  input ch_r_TREADY_int_regslice;
  input [4:0]ch_r_TID;

  wire [4:0]Q;
  wire ack_in_t_i_1__24_n_0;
  wire ack_in_t_reg_n_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [4:0]ch_r_TID;
  wire ch_r_TREADY_int_regslice;
  wire ch_r_TVALID;
  wire \data_p1[0]_i_1__23_n_0 ;
  wire \data_p1[1]_i_1__23_n_0 ;
  wire \data_p1[2]_i_1__17_n_0 ;
  wire \data_p1[3]_i_1__21_n_0 ;
  wire \data_p1[4]_i_2__2_n_0 ;
  wire [4:0]data_p2;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__24 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[0]),
        .I2(ch_r_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__36 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_n_0),
        .I4(ch_r_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__24
       (.I0(ch_r_TREADY_int_regslice),
        .I1(ch_r_TVALID),
        .I2(ack_in_t_reg_n_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__24_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__24_n_0),
        .Q(ack_in_t_reg_n_0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__23 
       (.I0(data_p2[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_r_TID[0]),
        .O(\data_p1[0]_i_1__23_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__23 
       (.I0(data_p2[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_r_TID[1]),
        .O(\data_p1[1]_i_1__23_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__17 
       (.I0(data_p2[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_r_TID[2]),
        .O(\data_p1[2]_i_1__17_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__21 
       (.I0(data_p2[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_r_TID[3]),
        .O(\data_p1[3]_i_1__21_n_0 ));
  LUT4 #(
    .INIT(16'hE240)) 
    \data_p1[4]_i_1__10 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(ch_r_TVALID),
        .I3(ch_r_TREADY_int_regslice),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_2__2 
       (.I0(data_p2[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_r_TID[4]),
        .O(\data_p1[4]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__23_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__23_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__17_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__21_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_2__2_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[4]_i_1__8 
       (.I0(ch_r_TVALID),
        .I1(ack_in_t_reg_n_0),
        .O(load_p2));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TID[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TID[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TID[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TID[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TID[4]),
        .Q(data_p2[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized3_17
   (ack_in_t_reg_0,
    ch_u_TID,
    ap_rst_n_inv,
    ap_clk,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID,
    ch_y_TDATA_reg1,
    ch_u_TID_reg,
    ch_u_TREADY,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID,
    E,
    D);
  output ack_in_t_reg_0;
  output [4:0]ch_u_TID;
  input ap_rst_n_inv;
  input ap_clk;
  input [4:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID;
  input ch_y_TDATA_reg1;
  input [4:0]ch_u_TID_reg;
  input ch_u_TREADY;
  input grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  input [0:0]E;
  input [4:0]D;

  wire [4:0]D;
  wire [0:0]E;
  wire ack_in_t_i_1__10_n_0;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [4:0]ch_u_TID;
  wire [4:0]ch_u_TID_reg;
  wire ch_u_TREADY;
  wire ch_y_TDATA_reg1;
  wire \data_p1[0]_i_1__12_n_0 ;
  wire \data_p1[1]_i_1__12_n_0 ;
  wire \data_p1[2]_i_1__6_n_0 ;
  wire \data_p1[3]_i_1__2_n_0 ;
  wire \data_p1[4]_i_2__0_n_0 ;
  wire [4:0]data_p2;
  wire [4:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  wire load_p1;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__10 
       (.I0(ch_u_TREADY),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__7 
       (.I0(ch_u_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__10
       (.I0(ch_u_TREADY),
        .I1(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__10_n_0),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[0]_i_1__12 
       (.I0(data_p2[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID[0]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_u_TID_reg[0]),
        .O(\data_p1[0]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[1]_i_1__12 
       (.I0(data_p2[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID[1]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_u_TID_reg[1]),
        .O(\data_p1[1]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[2]_i_1__6 
       (.I0(data_p2[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID[2]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_u_TID_reg[2]),
        .O(\data_p1[2]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[3]_i_1__2 
       (.I0(data_p2[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID[3]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_u_TID_reg[3]),
        .O(\data_p1[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hE240)) 
    \data_p1[4]_i_1__6 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(ch_u_TREADY),
        .O(load_p1));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[4]_i_2__0 
       (.I0(data_p2[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID[4]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_u_TID_reg[4]),
        .O(\data_p1[4]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__12_n_0 ),
        .Q(ch_u_TID[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__12_n_0 ),
        .Q(ch_u_TID[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__6_n_0 ),
        .Q(ch_u_TID[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__2_n_0 ),
        .Q(ch_u_TID[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_2__0_n_0 ),
        .Q(ch_u_TID[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(data_p2[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized3_24
   (ack_in_t_reg_0,
    ch_v_TID,
    ap_rst_n_inv,
    ap_clk,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID,
    ch_y_TDATA_reg1,
    ch_v_TID_reg,
    ch_v_TREADY,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID,
    E,
    D);
  output ack_in_t_reg_0;
  output [4:0]ch_v_TID;
  input ap_rst_n_inv;
  input ap_clk;
  input [4:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID;
  input ch_y_TDATA_reg1;
  input [4:0]ch_v_TID_reg;
  input ch_v_TREADY;
  input grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  input [0:0]E;
  input [4:0]D;

  wire [4:0]D;
  wire [0:0]E;
  wire ack_in_t_i_1__3_n_0;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [4:0]ch_v_TID;
  wire [4:0]ch_v_TID_reg;
  wire ch_v_TREADY;
  wire ch_y_TDATA_reg1;
  wire \data_p1[0]_i_1__7_n_0 ;
  wire \data_p1[1]_i_1__7_n_0 ;
  wire \data_p1[2]_i_1__1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[4]_i_2_n_0 ;
  wire [4:0]data_p2;
  wire [4:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  wire load_p1;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(ch_v_TREADY),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(ch_v_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__3
       (.I0(ch_v_TREADY),
        .I1(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__3_n_0),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[0]_i_1__7 
       (.I0(data_p2[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID[0]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_v_TID_reg[0]),
        .O(\data_p1[0]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[1]_i_1__7 
       (.I0(data_p2[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID[1]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_v_TID_reg[1]),
        .O(\data_p1[1]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[2]_i_1__1 
       (.I0(data_p2[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID[2]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_v_TID_reg[2]),
        .O(\data_p1[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID[3]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_v_TID_reg[3]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hE240)) 
    \data_p1[4]_i_1__7 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(ch_v_TREADY),
        .O(load_p1));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[4]_i_2 
       (.I0(data_p2[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID[4]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_v_TID_reg[4]),
        .O(\data_p1[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__7_n_0 ),
        .Q(ch_v_TID[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__7_n_0 ),
        .Q(ch_v_TID[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_0 ),
        .Q(ch_v_TID[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(ch_v_TID[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_2_n_0 ),
        .Q(ch_v_TID[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(data_p2[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized3_3
   (Q,
    ap_rst_n_inv,
    ap_clk,
    ch_r_TREADY_int_regslice,
    ch_g_TVALID,
    ch_g_TID);
  output [4:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input ch_r_TREADY_int_regslice;
  input ch_g_TVALID;
  input [4:0]ch_g_TID;

  wire [4:0]Q;
  wire ack_in_t_i_1__34_n_0;
  wire ack_in_t_reg_n_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [4:0]ch_g_TID;
  wire ch_g_TVALID;
  wire ch_r_TREADY_int_regslice;
  wire \data_p1[0]_i_1__28_n_0 ;
  wire \data_p1[1]_i_1__28_n_0 ;
  wire \data_p1[2]_i_1__22_n_0 ;
  wire \data_p1[3]_i_1__24_n_0 ;
  wire \data_p1[4]_i_2__3_n_0 ;
  wire [4:0]data_p2;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__35 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[0]),
        .I2(ch_g_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__29 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_n_0),
        .I4(ch_g_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__34
       (.I0(ch_r_TREADY_int_regslice),
        .I1(ch_g_TVALID),
        .I2(ack_in_t_reg_n_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__34_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__34_n_0),
        .Q(ack_in_t_reg_n_0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__28 
       (.I0(data_p2[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_g_TID[0]),
        .O(\data_p1[0]_i_1__28_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__28 
       (.I0(data_p2[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_g_TID[1]),
        .O(\data_p1[1]_i_1__28_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__22 
       (.I0(data_p2[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_g_TID[2]),
        .O(\data_p1[2]_i_1__22_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__24 
       (.I0(data_p2[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_g_TID[3]),
        .O(\data_p1[3]_i_1__24_n_0 ));
  LUT4 #(
    .INIT(16'hE240)) 
    \data_p1[4]_i_1__9 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(ch_g_TVALID),
        .I3(ch_r_TREADY_int_regslice),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_2__3 
       (.I0(data_p2[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_g_TID[4]),
        .O(\data_p1[4]_i_2__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__28_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__28_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__22_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__24_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_2__3_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[4]_i_1__9 
       (.I0(ch_g_TVALID),
        .I1(ack_in_t_reg_n_0),
        .O(load_p2));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TID[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TID[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TID[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TID[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TID[4]),
        .Q(data_p2[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized3_31
   (ack_in_t_reg_0,
    ch_y_TID,
    ap_rst_n_inv,
    ap_clk,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID,
    ch_y_TDATA_reg1,
    ch_y_TID_reg,
    ch_y_TREADY,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID,
    E,
    D);
  output ack_in_t_reg_0;
  output [4:0]ch_y_TID;
  input ap_rst_n_inv;
  input ap_clk;
  input [4:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID;
  input ch_y_TDATA_reg1;
  input [4:0]ch_y_TID_reg;
  input ch_y_TREADY;
  input grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  input [0:0]E;
  input [4:0]D;

  wire [4:0]D;
  wire [0:0]E;
  wire ack_in_t_i_1__17_n_0;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ch_y_TDATA_reg1;
  wire [4:0]ch_y_TID;
  wire [4:0]ch_y_TID_reg;
  wire ch_y_TREADY;
  wire \data_p1[0]_i_1__17_n_0 ;
  wire \data_p1[1]_i_1__17_n_0 ;
  wire \data_p1[2]_i_1__11_n_0 ;
  wire \data_p1[3]_i_1__7_n_0 ;
  wire \data_p1[4]_i_2__1_n_0 ;
  wire [4:0]data_p2;
  wire [4:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  wire load_p1;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__17 
       (.I0(ch_y_TREADY),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__14 
       (.I0(ch_y_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__17
       (.I0(ch_y_TREADY),
        .I1(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__17_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__17_n_0),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[0]_i_1__17 
       (.I0(data_p2[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID[0]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_y_TID_reg[0]),
        .O(\data_p1[0]_i_1__17_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[1]_i_1__17 
       (.I0(data_p2[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID[1]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_y_TID_reg[1]),
        .O(\data_p1[1]_i_1__17_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[2]_i_1__11 
       (.I0(data_p2[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID[2]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_y_TID_reg[2]),
        .O(\data_p1[2]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[3]_i_1__7 
       (.I0(data_p2[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID[3]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_y_TID_reg[3]),
        .O(\data_p1[3]_i_1__7_n_0 ));
  LUT4 #(
    .INIT(16'hE240)) 
    \data_p1[4]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(ch_y_TREADY),
        .O(load_p1));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[4]_i_2__1 
       (.I0(data_p2[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID[4]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_y_TID_reg[4]),
        .O(\data_p1[4]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__17_n_0 ),
        .Q(ch_y_TID[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__17_n_0 ),
        .Q(ch_y_TID[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__11_n_0 ),
        .Q(ch_y_TID[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__7_n_0 ),
        .Q(ch_y_TID[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_2__1_n_0 ),
        .Q(ch_y_TID[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(data_p2[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized4
   (Q,
    ap_rst_n_inv,
    ap_clk,
    ch_r_TREADY_int_regslice,
    ch_b_TVALID,
    ch_b_TDEST);
  output [5:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input ch_r_TREADY_int_regslice;
  input ch_b_TVALID;
  input [5:0]ch_b_TDEST;

  wire [5:0]Q;
  wire ack_in_t_i_1__26_n_0;
  wire ack_in_t_reg_n_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [5:0]ch_b_TDEST;
  wire ch_b_TVALID;
  wire ch_r_TREADY_int_regslice;
  wire \data_p1[0]_i_1__34_n_0 ;
  wire \data_p1[1]_i_1__34_n_0 ;
  wire \data_p1[2]_i_1__28_n_0 ;
  wire \data_p1[3]_i_1__28_n_0 ;
  wire \data_p1[4]_i_1__16_n_0 ;
  wire \data_p1[5]_i_2__4_n_0 ;
  wire [5:0]data_p2;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__27 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[0]),
        .I2(ch_b_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__21 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_n_0),
        .I4(ch_b_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__26
       (.I0(ch_r_TREADY_int_regslice),
        .I1(ch_b_TVALID),
        .I2(ack_in_t_reg_n_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__26_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__26_n_0),
        .Q(ack_in_t_reg_n_0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__34 
       (.I0(data_p2[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_b_TDEST[0]),
        .O(\data_p1[0]_i_1__34_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__34 
       (.I0(data_p2[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_b_TDEST[1]),
        .O(\data_p1[1]_i_1__34_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__28 
       (.I0(data_p2[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_b_TDEST[2]),
        .O(\data_p1[2]_i_1__28_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__28 
       (.I0(data_p2[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_b_TDEST[3]),
        .O(\data_p1[3]_i_1__28_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__16 
       (.I0(data_p2[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_b_TDEST[4]),
        .O(\data_p1[4]_i_1__16_n_0 ));
  LUT4 #(
    .INIT(16'hE240)) 
    \data_p1[5]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(ch_b_TVALID),
        .I3(ch_r_TREADY_int_regslice),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_2__4 
       (.I0(data_p2[5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_b_TDEST[5]),
        .O(\data_p1[5]_i_2__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__34_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__34_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__28_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__28_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__16_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_2__4_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[5]_i_1__7 
       (.I0(ch_b_TVALID),
        .I1(ack_in_t_reg_n_0),
        .O(load_p2));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDEST[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDEST[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDEST[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDEST[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDEST[4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_b_TDEST[5]),
        .Q(data_p2[5]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized4_16
   (ack_in_t_reg_0,
    ch_u_TDEST,
    ap_rst_n_inv,
    ap_clk,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST,
    ch_y_TDATA_reg1,
    ch_u_TDEST_reg,
    ch_u_TREADY,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID,
    E,
    D);
  output ack_in_t_reg_0;
  output [5:0]ch_u_TDEST;
  input ap_rst_n_inv;
  input ap_clk;
  input [5:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST;
  input ch_y_TDATA_reg1;
  input [5:0]ch_u_TDEST_reg;
  input ch_u_TREADY;
  input grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  input [0:0]E;
  input [5:0]D;

  wire [5:0]D;
  wire [0:0]E;
  wire ack_in_t_i_1__11_n_0;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [5:0]ch_u_TDEST;
  wire [5:0]ch_u_TDEST_reg;
  wire ch_u_TREADY;
  wire ch_y_TDATA_reg1;
  wire \data_p1[0]_i_1__13_n_0 ;
  wire \data_p1[1]_i_1__13_n_0 ;
  wire \data_p1[2]_i_1__7_n_0 ;
  wire \data_p1[3]_i_1__3_n_0 ;
  wire \data_p1[4]_i_1__1_n_0 ;
  wire \data_p1[5]_i_2__0_n_0 ;
  wire [5:0]data_p2;
  wire [5:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  wire load_p1;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__11 
       (.I0(ch_u_TREADY),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__6 
       (.I0(ch_u_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__11
       (.I0(ch_u_TREADY),
        .I1(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__11_n_0),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[0]_i_1__13 
       (.I0(data_p2[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST[0]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_u_TDEST_reg[0]),
        .O(\data_p1[0]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[1]_i_1__13 
       (.I0(data_p2[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST[1]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_u_TDEST_reg[1]),
        .O(\data_p1[1]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[2]_i_1__7 
       (.I0(data_p2[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST[2]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_u_TDEST_reg[2]),
        .O(\data_p1[2]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[3]_i_1__3 
       (.I0(data_p2[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST[3]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_u_TDEST_reg[3]),
        .O(\data_p1[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[4]_i_1__1 
       (.I0(data_p2[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST[4]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_u_TDEST_reg[4]),
        .O(\data_p1[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hE240)) 
    \data_p1[5]_i_1__3 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(ch_u_TREADY),
        .O(load_p1));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[5]_i_2__0 
       (.I0(data_p2[5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST[5]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_u_TDEST_reg[5]),
        .O(\data_p1[5]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__13_n_0 ),
        .Q(ch_u_TDEST[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__13_n_0 ),
        .Q(ch_u_TDEST[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__7_n_0 ),
        .Q(ch_u_TDEST[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__3_n_0 ),
        .Q(ch_u_TDEST[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_0 ),
        .Q(ch_u_TDEST[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_2__0_n_0 ),
        .Q(ch_u_TDEST[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(data_p2[5]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized4_2
   (Q,
    ap_rst_n_inv,
    ap_clk,
    ch_r_TREADY_int_regslice,
    ch_g_TVALID,
    ch_g_TDEST);
  output [5:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input ch_r_TREADY_int_regslice;
  input ch_g_TVALID;
  input [5:0]ch_g_TDEST;

  wire [5:0]Q;
  wire ack_in_t_i_1__33_n_0;
  wire ack_in_t_reg_n_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [5:0]ch_g_TDEST;
  wire ch_g_TVALID;
  wire ch_r_TREADY_int_regslice;
  wire \data_p1[0]_i_1__29_n_0 ;
  wire \data_p1[1]_i_1__29_n_0 ;
  wire \data_p1[2]_i_1__23_n_0 ;
  wire \data_p1[3]_i_1__25_n_0 ;
  wire \data_p1[4]_i_1__14_n_0 ;
  wire \data_p1[5]_i_2__3_n_0 ;
  wire [5:0]data_p2;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__34 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[0]),
        .I2(ch_g_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__28 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_n_0),
        .I4(ch_g_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__33
       (.I0(ch_r_TREADY_int_regslice),
        .I1(ch_g_TVALID),
        .I2(ack_in_t_reg_n_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__33_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__33_n_0),
        .Q(ack_in_t_reg_n_0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__29 
       (.I0(data_p2[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_g_TDEST[0]),
        .O(\data_p1[0]_i_1__29_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__29 
       (.I0(data_p2[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_g_TDEST[1]),
        .O(\data_p1[1]_i_1__29_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__23 
       (.I0(data_p2[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_g_TDEST[2]),
        .O(\data_p1[2]_i_1__23_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__25 
       (.I0(data_p2[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_g_TDEST[3]),
        .O(\data_p1[3]_i_1__25_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__14 
       (.I0(data_p2[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_g_TDEST[4]),
        .O(\data_p1[4]_i_1__14_n_0 ));
  LUT4 #(
    .INIT(16'hE240)) 
    \data_p1[5]_i_1__6 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(ch_g_TVALID),
        .I3(ch_r_TREADY_int_regslice),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_2__3 
       (.I0(data_p2[5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_g_TDEST[5]),
        .O(\data_p1[5]_i_2__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__29_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__29_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__23_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__25_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__14_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_2__3_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[5]_i_1__6 
       (.I0(ch_g_TVALID),
        .I1(ack_in_t_reg_n_0),
        .O(load_p2));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDEST[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDEST[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDEST[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDEST[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDEST[4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_g_TDEST[5]),
        .Q(data_p2[5]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized4_23
   (ack_in_t_reg_0,
    ch_v_TDEST,
    ap_rst_n_inv,
    ap_clk,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST,
    ch_y_TDATA_reg1,
    ch_v_TDEST_reg,
    ch_v_TREADY,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID,
    E,
    D);
  output ack_in_t_reg_0;
  output [5:0]ch_v_TDEST;
  input ap_rst_n_inv;
  input ap_clk;
  input [5:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST;
  input ch_y_TDATA_reg1;
  input [5:0]ch_v_TDEST_reg;
  input ch_v_TREADY;
  input grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  input [0:0]E;
  input [5:0]D;

  wire [5:0]D;
  wire [0:0]E;
  wire ack_in_t_i_1__4_n_0;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [5:0]ch_v_TDEST;
  wire [5:0]ch_v_TDEST_reg;
  wire ch_v_TREADY;
  wire ch_y_TDATA_reg1;
  wire \data_p1[0]_i_1__8_n_0 ;
  wire \data_p1[1]_i_1__8_n_0 ;
  wire \data_p1[2]_i_1__2_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[5]_i_2_n_0 ;
  wire [5:0]data_p2;
  wire [5:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  wire load_p1;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(ch_v_TREADY),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(ch_v_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__4
       (.I0(ch_v_TREADY),
        .I1(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__4_n_0),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[0]_i_1__8 
       (.I0(data_p2[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST[0]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_v_TDEST_reg[0]),
        .O(\data_p1[0]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[1]_i_1__8 
       (.I0(data_p2[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST[1]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_v_TDEST_reg[1]),
        .O(\data_p1[1]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[2]_i_1__2 
       (.I0(data_p2[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST[2]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_v_TDEST_reg[2]),
        .O(\data_p1[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[3]_i_1__0 
       (.I0(data_p2[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST[3]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_v_TDEST_reg[3]),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST[4]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_v_TDEST_reg[4]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hE240)) 
    \data_p1[5]_i_1__4 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(ch_v_TREADY),
        .O(load_p1));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[5]_i_2 
       (.I0(data_p2[5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST[5]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_v_TDEST_reg[5]),
        .O(\data_p1[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__8_n_0 ),
        .Q(ch_v_TDEST[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__8_n_0 ),
        .Q(ch_v_TDEST[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__2_n_0 ),
        .Q(ch_v_TDEST[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(ch_v_TDEST[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(ch_v_TDEST[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_2_n_0 ),
        .Q(ch_v_TDEST[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(data_p2[5]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized4_30
   (ack_in_t_reg_0,
    ch_y_TDEST,
    ap_rst_n_inv,
    ap_clk,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST,
    ch_y_TDATA_reg1,
    ch_y_TDEST_reg,
    ch_y_TREADY,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID,
    E,
    D);
  output ack_in_t_reg_0;
  output [5:0]ch_y_TDEST;
  input ap_rst_n_inv;
  input ap_clk;
  input [5:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST;
  input ch_y_TDATA_reg1;
  input [5:0]ch_y_TDEST_reg;
  input ch_y_TREADY;
  input grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  input [0:0]E;
  input [5:0]D;

  wire [5:0]D;
  wire [0:0]E;
  wire ack_in_t_i_1__18_n_0;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ch_y_TDATA_reg1;
  wire [5:0]ch_y_TDEST;
  wire [5:0]ch_y_TDEST_reg;
  wire ch_y_TREADY;
  wire \data_p1[0]_i_1__16_n_0 ;
  wire \data_p1[1]_i_1__16_n_0 ;
  wire \data_p1[2]_i_1__10_n_0 ;
  wire \data_p1[3]_i_1__6_n_0 ;
  wire \data_p1[4]_i_1__4_n_0 ;
  wire \data_p1[5]_i_2__1_n_0 ;
  wire [5:0]data_p2;
  wire [5:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  wire load_p1;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__18 
       (.I0(ch_y_TREADY),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__13 
       (.I0(ch_y_TREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_0),
        .I4(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__18
       (.I0(ch_y_TREADY),
        .I1(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__18_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__18_n_0),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[0]_i_1__16 
       (.I0(data_p2[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST[0]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_y_TDEST_reg[0]),
        .O(\data_p1[0]_i_1__16_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[1]_i_1__16 
       (.I0(data_p2[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST[1]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_y_TDEST_reg[1]),
        .O(\data_p1[1]_i_1__16_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[2]_i_1__10 
       (.I0(data_p2[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST[2]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_y_TDEST_reg[2]),
        .O(\data_p1[2]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[3]_i_1__6 
       (.I0(data_p2[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST[3]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_y_TDEST_reg[3]),
        .O(\data_p1[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[4]_i_1__4 
       (.I0(data_p2[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST[4]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_y_TDEST_reg[4]),
        .O(\data_p1[4]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hE240)) 
    \data_p1[5]_i_1__2 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I3(ch_y_TREADY),
        .O(load_p1));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[5]_i_2__1 
       (.I0(data_p2[5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST[5]),
        .I4(ch_y_TDATA_reg1),
        .I5(ch_y_TDEST_reg[5]),
        .O(\data_p1[5]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__16_n_0 ),
        .Q(ch_y_TDEST[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__16_n_0 ),
        .Q(ch_y_TDEST[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__10_n_0 ),
        .Q(ch_y_TDEST[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__6_n_0 ),
        .Q(ch_y_TDEST[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__4_n_0 ),
        .Q(ch_y_TDEST[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_2__1_n_0 ),
        .Q(ch_y_TDEST[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(data_p2[5]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_regslice_both" *) 
module design_1_toyuv_0_0_toyuv_regslice_both__parameterized4_9
   (Q,
    ap_rst_n_inv,
    ap_clk,
    ch_r_TVALID,
    ch_r_TREADY_int_regslice,
    ch_r_TDEST);
  output [5:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input ch_r_TVALID;
  input ch_r_TREADY_int_regslice;
  input [5:0]ch_r_TDEST;

  wire [5:0]Q;
  wire ack_in_t_i_1__25_n_0;
  wire ack_in_t_reg_n_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [5:0]ch_r_TDEST;
  wire ch_r_TREADY_int_regslice;
  wire ch_r_TVALID;
  wire \data_p1[0]_i_1__24_n_0 ;
  wire \data_p1[1]_i_1__24_n_0 ;
  wire \data_p1[2]_i_1__18_n_0 ;
  wire \data_p1[3]_i_1__22_n_0 ;
  wire \data_p1[4]_i_1__12_n_0 ;
  wire \data_p1[5]_i_2__2_n_0 ;
  wire [5:0]data_p2;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'hAEFF)) 
    \FSM_sequential_state[0]_i_1__25 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[0]),
        .I2(ch_r_TVALID),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \FSM_sequential_state[1]_i_1__35 
       (.I0(ch_r_TREADY_int_regslice),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ack_in_t_reg_n_0),
        .I4(ch_r_TVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:01,TWO:10,ONE:11,iSTATE:00" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hB0FFFAF0)) 
    ack_in_t_i_1__25
       (.I0(ch_r_TREADY_int_regslice),
        .I1(ch_r_TVALID),
        .I2(ack_in_t_reg_n_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__25_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__25_n_0),
        .Q(ack_in_t_reg_n_0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__24 
       (.I0(data_p2[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_r_TDEST[0]),
        .O(\data_p1[0]_i_1__24_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__24 
       (.I0(data_p2[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_r_TDEST[1]),
        .O(\data_p1[1]_i_1__24_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__18 
       (.I0(data_p2[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_r_TDEST[2]),
        .O(\data_p1[2]_i_1__18_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__22 
       (.I0(data_p2[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_r_TDEST[3]),
        .O(\data_p1[3]_i_1__22_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__12 
       (.I0(data_p2[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_r_TDEST[4]),
        .O(\data_p1[4]_i_1__12_n_0 ));
  LUT4 #(
    .INIT(16'hE240)) 
    \data_p1[5]_i_1__7 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(ch_r_TVALID),
        .I3(ch_r_TREADY_int_regslice),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_2__2 
       (.I0(data_p2[5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ch_r_TDEST[5]),
        .O(\data_p1[5]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__24_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__24_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__18_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__22_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__12_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_2__2_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[5]_i_1__5 
       (.I0(ch_r_TVALID),
        .I1(ack_in_t_reg_n_0),
        .O(load_p2));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDEST[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDEST[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDEST[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDEST[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDEST[4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(ch_r_TDEST[5]),
        .Q(data_p2[5]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "toyuv_toyuv_Pipeline_VITIS_LOOP_24_1" *) 
module design_1_toyuv_0_0_toyuv_toyuv_Pipeline_VITIS_LOOP_24_1
   (ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter8,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TKEEP,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TSTRB,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TUSER,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TLAST,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TKEEP,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TSTRB,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TUSER,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TLAST,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TKEEP,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TSTRB,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TUSER,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TLAST,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID,
    \p_r_user_reg_1022_pp0_iter7_reg_reg[0]_0 ,
    ch_y_TDATA_reg1,
    \p_r_user_reg_1022_pp0_iter7_reg_reg[1]_0 ,
    \p_g_user_reg_1062_pp0_iter7_reg_reg[1]_0 ,
    \p_g_user_reg_1062_pp0_iter7_reg_reg[0]_0 ,
    \p_b_user_reg_1108_pp0_iter7_reg_reg[1]_0 ,
    \p_b_user_reg_1108_pp0_iter7_reg_reg[0]_0 ,
    D,
    \p_b_strb_reg_1103_pp0_iter7_reg_reg[3]_0 ,
    \p_b_user_reg_1108_pp0_iter7_reg_reg[1]_1 ,
    \p_b_user_reg_1108_pp0_iter7_reg_reg[0]_1 ,
    \p_b_id_reg_1118_pp0_iter7_reg_reg[4]_0 ,
    \p_b_dest_reg_1123_pp0_iter7_reg_reg[5]_0 ,
    \ch_v_TDATA_reg_reg[31] ,
    \v_reg_1304_reg[14]_0 ,
    \v_reg_1304_reg[15]_0 ,
    \p_g_keep_reg_1052_pp0_iter7_reg_reg[3]_0 ,
    \p_g_strb_reg_1057_pp0_iter7_reg_reg[3]_0 ,
    \p_g_user_reg_1062_pp0_iter7_reg_reg[1]_1 ,
    \p_g_user_reg_1062_pp0_iter7_reg_reg[0]_1 ,
    \p_g_id_reg_1072_pp0_iter7_reg_reg[4]_0 ,
    \p_g_dest_reg_1077_pp0_iter7_reg_reg[5]_0 ,
    \ch_u_TDATA_reg_reg[31] ,
    \u_reg_1299_reg[14]_0 ,
    \u_reg_1299_reg[15]_0 ,
    \y_reg_1294_reg[14]_0 ,
    \y_reg_1294_reg[15]_0 ,
    \ch_y_TDATA_reg_reg[31] ,
    \p_r_dest_reg_1037_pp0_iter7_reg_reg[5]_0 ,
    \p_r_id_reg_1032_pp0_iter7_reg_reg[4]_0 ,
    \p_r_user_reg_1022_pp0_iter7_reg_reg[0]_1 ,
    \p_r_user_reg_1022_pp0_iter7_reg_reg[1]_1 ,
    \p_r_strb_reg_1017_pp0_iter7_reg_reg[3]_0 ,
    \p_r_keep_reg_1012_pp0_iter7_reg_reg[3]_0 ,
    E,
    ack_in_t_reg,
    ack_in_t_reg_0,
    ack_in_t_reg_1,
    ack_in_t_reg_2,
    ack_in_t_reg_3,
    ack_in_t_reg_4,
    ack_in_t_reg_5,
    ack_in_t_reg_6,
    ack_in_t_reg_7,
    ack_in_t_reg_8,
    ack_in_t_reg_9,
    ack_in_t_reg_10,
    ack_in_t_reg_11,
    ack_in_t_reg_12,
    ch_r_TREADY_int_regslice,
    ap_done_cache_reg,
    \p_b_last_reg_1113_pp0_iter7_reg_reg[0]_0 ,
    \p_g_last_reg_1067_pp0_iter7_reg_reg[0]_0 ,
    \p_r_last_reg_1027_pp0_iter7_reg_reg[0]_0 ,
    \ap_CS_fsm_reg[3] ,
    ack_in_t_reg_13,
    ack_in_t_reg_14,
    ack_in_t_reg_15,
    ap_rst_n_inv,
    ap_clk,
    Q,
    \p_g_data_1_reg_1042_reg[31]_0 ,
    \p_r_keep_reg_1012_pp0_iter7_reg_reg[3]_1 ,
    \p_r_strb_reg_1017_pp0_iter7_reg_reg[3]_1 ,
    ch_r_TUSER_int_regslice,
    ch_r_TLAST_int_regslice,
    \p_r_id_reg_1032_pp0_iter7_reg_reg[4]_1 ,
    \p_r_dest_reg_1037_pp0_iter7_reg_reg[5]_1 ,
    \p_g_keep_reg_1052_pp0_iter7_reg_reg[3]_1 ,
    \p_g_strb_reg_1057_pp0_iter7_reg_reg[3]_1 ,
    ch_g_TUSER_int_regslice,
    ch_g_TLAST_int_regslice,
    \p_g_id_reg_1072_pp0_iter7_reg_reg[4]_1 ,
    \p_g_dest_reg_1077_pp0_iter7_reg_reg[5]_1 ,
    \p_b_keep_reg_1098_pp0_iter7_reg_reg[3]_0 ,
    \p_b_strb_reg_1103_pp0_iter7_reg_reg[3]_1 ,
    ch_b_TUSER_int_regslice,
    ch_b_TLAST_int_regslice,
    \p_b_id_reg_1118_pp0_iter7_reg_reg[4]_1 ,
    \p_b_dest_reg_1123_pp0_iter7_reg_reg[5]_1 ,
    ap_rst_n,
    grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter1_reg_1,
    ap_enable_reg_pp0_iter1_reg_2,
    \ch_v_TDEST_reg_reg[0] ,
    ch_v_TREADY_int_regslice,
    \ap_CS_fsm_reg[5] ,
    \i_fu_186_reg[30]_i_4 ,
    ch_y_TUSER_reg,
    \data_p2_reg[0] ,
    data_p2,
    ch_u_TUSER_reg,
    \data_p2_reg[1] ,
    data_p2_0,
    ch_v_TUSER_reg,
    \data_p2_reg[1]_0 ,
    data_p2_1,
    ch_v_TKEEP_reg,
    ch_v_TSTRB_reg,
    ch_v_TID_reg,
    ch_v_TDEST_reg,
    ch_v_TDATA_reg,
    ch_u_TKEEP_reg,
    ch_u_TSTRB_reg,
    ch_u_TID_reg,
    ch_u_TDEST_reg,
    ch_u_TDATA_reg,
    ch_y_TDATA_reg,
    ch_y_TDEST_reg,
    ch_y_TID_reg,
    ch_y_TSTRB_reg,
    ch_y_TKEEP_reg,
    ch_y_TREADY_int_regslice,
    ch_u_TREADY_int_regslice,
    \ch_v_TDEST_reg_reg[0]_0 ,
    \data_p2_reg[5] ,
    \data_p2_reg[4] ,
    \data_p2_reg[3] ,
    \data_p2_reg[3]_0 ,
    \data_p2_reg[5]_0 ,
    \data_p2_reg[4]_0 ,
    \data_p2_reg[3]_1 ,
    \data_p2_reg[3]_2 ,
    \data_p2_reg[5]_1 ,
    \data_p2_reg[4]_1 ,
    \data_p2_reg[3]_3 ,
    \data_p2_reg[3]_4 ,
    ap_done,
    ch_v_TLAST_reg,
    \data_p2_reg[0]_0 ,
    data_p2_2,
    ch_u_TLAST_reg,
    \data_p2_reg[0]_1 ,
    data_p2_3,
    ch_y_TLAST_reg,
    \data_p2_reg[0]_2 ,
    data_p2_4,
    \p_b_data_1_reg_1082_reg[31]_0 ,
    \add_ln36_5_reg_1138_reg[31]_0 ,
    \add_ln36_2_reg_1133_reg[31]_0 );
  output ap_enable_reg_pp0_iter1;
  output ap_enable_reg_pp0_iter8;
  output [3:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TKEEP;
  output [3:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TSTRB;
  output [1:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TUSER;
  output grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TLAST;
  output [4:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID;
  output [5:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST;
  output [3:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TKEEP;
  output [3:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TSTRB;
  output [1:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TUSER;
  output grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TLAST;
  output [4:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID;
  output [5:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST;
  output [3:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TKEEP;
  output [3:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TSTRB;
  output [1:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TUSER;
  output grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TLAST;
  output [4:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID;
  output [5:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST;
  output grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  output \p_r_user_reg_1022_pp0_iter7_reg_reg[0]_0 ;
  output ch_y_TDATA_reg1;
  output \p_r_user_reg_1022_pp0_iter7_reg_reg[1]_0 ;
  output \p_g_user_reg_1062_pp0_iter7_reg_reg[1]_0 ;
  output \p_g_user_reg_1062_pp0_iter7_reg_reg[0]_0 ;
  output \p_b_user_reg_1108_pp0_iter7_reg_reg[1]_0 ;
  output \p_b_user_reg_1108_pp0_iter7_reg_reg[0]_0 ;
  output [3:0]D;
  output [3:0]\p_b_strb_reg_1103_pp0_iter7_reg_reg[3]_0 ;
  output \p_b_user_reg_1108_pp0_iter7_reg_reg[1]_1 ;
  output \p_b_user_reg_1108_pp0_iter7_reg_reg[0]_1 ;
  output [4:0]\p_b_id_reg_1118_pp0_iter7_reg_reg[4]_0 ;
  output [5:0]\p_b_dest_reg_1123_pp0_iter7_reg_reg[5]_0 ;
  output \ch_v_TDATA_reg_reg[31] ;
  output [14:0]\v_reg_1304_reg[14]_0 ;
  output [15:0]\v_reg_1304_reg[15]_0 ;
  output [3:0]\p_g_keep_reg_1052_pp0_iter7_reg_reg[3]_0 ;
  output [3:0]\p_g_strb_reg_1057_pp0_iter7_reg_reg[3]_0 ;
  output \p_g_user_reg_1062_pp0_iter7_reg_reg[1]_1 ;
  output \p_g_user_reg_1062_pp0_iter7_reg_reg[0]_1 ;
  output [4:0]\p_g_id_reg_1072_pp0_iter7_reg_reg[4]_0 ;
  output [5:0]\p_g_dest_reg_1077_pp0_iter7_reg_reg[5]_0 ;
  output \ch_u_TDATA_reg_reg[31] ;
  output [14:0]\u_reg_1299_reg[14]_0 ;
  output [15:0]\u_reg_1299_reg[15]_0 ;
  output [14:0]\y_reg_1294_reg[14]_0 ;
  output [15:0]\y_reg_1294_reg[15]_0 ;
  output \ch_y_TDATA_reg_reg[31] ;
  output [5:0]\p_r_dest_reg_1037_pp0_iter7_reg_reg[5]_0 ;
  output [4:0]\p_r_id_reg_1032_pp0_iter7_reg_reg[4]_0 ;
  output \p_r_user_reg_1022_pp0_iter7_reg_reg[0]_1 ;
  output \p_r_user_reg_1022_pp0_iter7_reg_reg[1]_1 ;
  output [3:0]\p_r_strb_reg_1017_pp0_iter7_reg_reg[3]_0 ;
  output [3:0]\p_r_keep_reg_1012_pp0_iter7_reg_reg[3]_0 ;
  output [0:0]E;
  output [0:0]ack_in_t_reg;
  output [0:0]ack_in_t_reg_0;
  output [0:0]ack_in_t_reg_1;
  output [0:0]ack_in_t_reg_2;
  output [0:0]ack_in_t_reg_3;
  output [0:0]ack_in_t_reg_4;
  output [0:0]ack_in_t_reg_5;
  output [0:0]ack_in_t_reg_6;
  output [0:0]ack_in_t_reg_7;
  output [0:0]ack_in_t_reg_8;
  output [0:0]ack_in_t_reg_9;
  output [0:0]ack_in_t_reg_10;
  output [0:0]ack_in_t_reg_11;
  output [0:0]ack_in_t_reg_12;
  output ch_r_TREADY_int_regslice;
  output [1:0]ap_done_cache_reg;
  output \p_b_last_reg_1113_pp0_iter7_reg_reg[0]_0 ;
  output \p_g_last_reg_1067_pp0_iter7_reg_reg[0]_0 ;
  output \p_r_last_reg_1027_pp0_iter7_reg_reg[0]_0 ;
  output \ap_CS_fsm_reg[3] ;
  output ack_in_t_reg_13;
  output ack_in_t_reg_14;
  output ack_in_t_reg_15;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]Q;
  input [31:0]\p_g_data_1_reg_1042_reg[31]_0 ;
  input [3:0]\p_r_keep_reg_1012_pp0_iter7_reg_reg[3]_1 ;
  input [3:0]\p_r_strb_reg_1017_pp0_iter7_reg_reg[3]_1 ;
  input [1:0]ch_r_TUSER_int_regslice;
  input ch_r_TLAST_int_regslice;
  input [4:0]\p_r_id_reg_1032_pp0_iter7_reg_reg[4]_1 ;
  input [5:0]\p_r_dest_reg_1037_pp0_iter7_reg_reg[5]_1 ;
  input [3:0]\p_g_keep_reg_1052_pp0_iter7_reg_reg[3]_1 ;
  input [3:0]\p_g_strb_reg_1057_pp0_iter7_reg_reg[3]_1 ;
  input [1:0]ch_g_TUSER_int_regslice;
  input ch_g_TLAST_int_regslice;
  input [4:0]\p_g_id_reg_1072_pp0_iter7_reg_reg[4]_1 ;
  input [5:0]\p_g_dest_reg_1077_pp0_iter7_reg_reg[5]_1 ;
  input [3:0]\p_b_keep_reg_1098_pp0_iter7_reg_reg[3]_0 ;
  input [3:0]\p_b_strb_reg_1103_pp0_iter7_reg_reg[3]_1 ;
  input [1:0]ch_b_TUSER_int_regslice;
  input ch_b_TLAST_int_regslice;
  input [4:0]\p_b_id_reg_1118_pp0_iter7_reg_reg[4]_1 ;
  input [5:0]\p_b_dest_reg_1123_pp0_iter7_reg_reg[5]_1 ;
  input ap_rst_n;
  input grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg;
  input [0:0]ap_enable_reg_pp0_iter1_reg_0;
  input [0:0]ap_enable_reg_pp0_iter1_reg_1;
  input ap_enable_reg_pp0_iter1_reg_2;
  input [0:0]\ch_v_TDEST_reg_reg[0] ;
  input ch_v_TREADY_int_regslice;
  input [2:0]\ap_CS_fsm_reg[5] ;
  input [31:0]\i_fu_186_reg[30]_i_4 ;
  input [1:0]ch_y_TUSER_reg;
  input \data_p2_reg[0] ;
  input [1:0]data_p2;
  input [1:0]ch_u_TUSER_reg;
  input \data_p2_reg[1] ;
  input [1:0]data_p2_0;
  input [1:0]ch_v_TUSER_reg;
  input \data_p2_reg[1]_0 ;
  input [1:0]data_p2_1;
  input [3:0]ch_v_TKEEP_reg;
  input [3:0]ch_v_TSTRB_reg;
  input [4:0]ch_v_TID_reg;
  input [5:0]ch_v_TDEST_reg;
  input [15:0]ch_v_TDATA_reg;
  input [3:0]ch_u_TKEEP_reg;
  input [3:0]ch_u_TSTRB_reg;
  input [4:0]ch_u_TID_reg;
  input [5:0]ch_u_TDEST_reg;
  input [15:0]ch_u_TDATA_reg;
  input [15:0]ch_y_TDATA_reg;
  input [5:0]ch_y_TDEST_reg;
  input [4:0]ch_y_TID_reg;
  input [3:0]ch_y_TSTRB_reg;
  input [3:0]ch_y_TKEEP_reg;
  input ch_y_TREADY_int_regslice;
  input ch_u_TREADY_int_regslice;
  input \ch_v_TDEST_reg_reg[0]_0 ;
  input \data_p2_reg[5] ;
  input \data_p2_reg[4] ;
  input \data_p2_reg[3] ;
  input \data_p2_reg[3]_0 ;
  input \data_p2_reg[5]_0 ;
  input \data_p2_reg[4]_0 ;
  input \data_p2_reg[3]_1 ;
  input \data_p2_reg[3]_2 ;
  input \data_p2_reg[5]_1 ;
  input \data_p2_reg[4]_1 ;
  input \data_p2_reg[3]_3 ;
  input \data_p2_reg[3]_4 ;
  input ap_done;
  input ch_v_TLAST_reg;
  input \data_p2_reg[0]_0 ;
  input data_p2_2;
  input ch_u_TLAST_reg;
  input \data_p2_reg[0]_1 ;
  input data_p2_3;
  input ch_y_TLAST_reg;
  input \data_p2_reg[0]_2 ;
  input data_p2_4;
  input [31:0]\p_b_data_1_reg_1082_reg[31]_0 ;
  input [18:0]\add_ln36_5_reg_1138_reg[31]_0 ;
  input [19:0]\add_ln36_2_reg_1133_reg[31]_0 ;

  wire [3:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]ack_in_t_reg;
  wire [0:0]ack_in_t_reg_0;
  wire [0:0]ack_in_t_reg_1;
  wire [0:0]ack_in_t_reg_10;
  wire [0:0]ack_in_t_reg_11;
  wire [0:0]ack_in_t_reg_12;
  wire ack_in_t_reg_13;
  wire ack_in_t_reg_14;
  wire ack_in_t_reg_15;
  wire [0:0]ack_in_t_reg_2;
  wire [0:0]ack_in_t_reg_3;
  wire [0:0]ack_in_t_reg_4;
  wire [0:0]ack_in_t_reg_5;
  wire [0:0]ack_in_t_reg_6;
  wire [0:0]ack_in_t_reg_7;
  wire [0:0]ack_in_t_reg_8;
  wire [0:0]ack_in_t_reg_9;
  wire [30:0]add_ln24_fu_378_p2;
  wire [31:7]add_ln36_10_fu_697_p2;
  wire [31:3]add_ln36_10_reg_1178;
  wire \add_ln36_10_reg_1178[11]_i_2_n_0 ;
  wire \add_ln36_10_reg_1178[11]_i_3_n_0 ;
  wire \add_ln36_10_reg_1178[11]_i_4_n_0 ;
  wire \add_ln36_10_reg_1178[11]_i_5_n_0 ;
  wire \add_ln36_10_reg_1178[11]_i_6_n_0 ;
  wire \add_ln36_10_reg_1178[11]_i_7_n_0 ;
  wire \add_ln36_10_reg_1178[11]_i_8_n_0 ;
  wire \add_ln36_10_reg_1178[11]_i_9_n_0 ;
  wire \add_ln36_10_reg_1178[15]_i_2_n_0 ;
  wire \add_ln36_10_reg_1178[15]_i_3_n_0 ;
  wire \add_ln36_10_reg_1178[15]_i_4_n_0 ;
  wire \add_ln36_10_reg_1178[15]_i_5_n_0 ;
  wire \add_ln36_10_reg_1178[15]_i_6_n_0 ;
  wire \add_ln36_10_reg_1178[15]_i_7_n_0 ;
  wire \add_ln36_10_reg_1178[15]_i_8_n_0 ;
  wire \add_ln36_10_reg_1178[15]_i_9_n_0 ;
  wire \add_ln36_10_reg_1178[19]_i_2_n_0 ;
  wire \add_ln36_10_reg_1178[19]_i_3_n_0 ;
  wire \add_ln36_10_reg_1178[19]_i_4_n_0 ;
  wire \add_ln36_10_reg_1178[19]_i_5_n_0 ;
  wire \add_ln36_10_reg_1178[19]_i_6_n_0 ;
  wire \add_ln36_10_reg_1178[19]_i_7_n_0 ;
  wire \add_ln36_10_reg_1178[19]_i_8_n_0 ;
  wire \add_ln36_10_reg_1178[19]_i_9_n_0 ;
  wire \add_ln36_10_reg_1178[23]_i_2_n_0 ;
  wire \add_ln36_10_reg_1178[23]_i_3_n_0 ;
  wire \add_ln36_10_reg_1178[23]_i_4_n_0 ;
  wire \add_ln36_10_reg_1178[23]_i_5_n_0 ;
  wire \add_ln36_10_reg_1178[23]_i_6_n_0 ;
  wire \add_ln36_10_reg_1178[23]_i_7_n_0 ;
  wire \add_ln36_10_reg_1178[23]_i_8_n_0 ;
  wire \add_ln36_10_reg_1178[23]_i_9_n_0 ;
  wire \add_ln36_10_reg_1178[27]_i_2_n_0 ;
  wire \add_ln36_10_reg_1178[27]_i_3_n_0 ;
  wire \add_ln36_10_reg_1178[27]_i_4_n_0 ;
  wire \add_ln36_10_reg_1178[27]_i_5_n_0 ;
  wire \add_ln36_10_reg_1178[27]_i_6_n_0 ;
  wire \add_ln36_10_reg_1178[27]_i_7_n_0 ;
  wire \add_ln36_10_reg_1178[27]_i_8_n_0 ;
  wire \add_ln36_10_reg_1178[27]_i_9_n_0 ;
  wire \add_ln36_10_reg_1178[31]_i_2_n_0 ;
  wire \add_ln36_10_reg_1178[31]_i_3_n_0 ;
  wire \add_ln36_10_reg_1178[31]_i_4_n_0 ;
  wire \add_ln36_10_reg_1178[31]_i_5_n_0 ;
  wire \add_ln36_10_reg_1178[31]_i_6_n_0 ;
  wire \add_ln36_10_reg_1178[31]_i_7_n_0 ;
  wire \add_ln36_10_reg_1178[31]_i_8_n_0 ;
  wire \add_ln36_10_reg_1178_reg[11]_i_1_n_0 ;
  wire \add_ln36_10_reg_1178_reg[11]_i_1_n_1 ;
  wire \add_ln36_10_reg_1178_reg[11]_i_1_n_2 ;
  wire \add_ln36_10_reg_1178_reg[11]_i_1_n_3 ;
  wire \add_ln36_10_reg_1178_reg[15]_i_1_n_0 ;
  wire \add_ln36_10_reg_1178_reg[15]_i_1_n_1 ;
  wire \add_ln36_10_reg_1178_reg[15]_i_1_n_2 ;
  wire \add_ln36_10_reg_1178_reg[15]_i_1_n_3 ;
  wire \add_ln36_10_reg_1178_reg[19]_i_1_n_0 ;
  wire \add_ln36_10_reg_1178_reg[19]_i_1_n_1 ;
  wire \add_ln36_10_reg_1178_reg[19]_i_1_n_2 ;
  wire \add_ln36_10_reg_1178_reg[19]_i_1_n_3 ;
  wire \add_ln36_10_reg_1178_reg[23]_i_1_n_0 ;
  wire \add_ln36_10_reg_1178_reg[23]_i_1_n_1 ;
  wire \add_ln36_10_reg_1178_reg[23]_i_1_n_2 ;
  wire \add_ln36_10_reg_1178_reg[23]_i_1_n_3 ;
  wire \add_ln36_10_reg_1178_reg[27]_i_1_n_0 ;
  wire \add_ln36_10_reg_1178_reg[27]_i_1_n_1 ;
  wire \add_ln36_10_reg_1178_reg[27]_i_1_n_2 ;
  wire \add_ln36_10_reg_1178_reg[27]_i_1_n_3 ;
  wire \add_ln36_10_reg_1178_reg[31]_i_1_n_1 ;
  wire \add_ln36_10_reg_1178_reg[31]_i_1_n_2 ;
  wire \add_ln36_10_reg_1178_reg[31]_i_1_n_3 ;
  wire [31:31]add_ln36_1_fu_749_p2;
  wire [31:10]add_ln36_2_reg_1133;
  wire [19:0]\add_ln36_2_reg_1133_reg[31]_0 ;
  wire [31:10]add_ln36_5_reg_1138;
  wire [18:0]\add_ln36_5_reg_1138_reg[31]_0 ;
  wire [31:8]add_ln36_7_fu_569_p2;
  wire [31:8]add_ln36_7_reg_1153;
  wire \add_ln36_7_reg_1153[12]_i_2_n_0 ;
  wire \add_ln36_7_reg_1153[12]_i_3_n_0 ;
  wire \add_ln36_7_reg_1153[12]_i_4_n_0 ;
  wire \add_ln36_7_reg_1153[12]_i_5_n_0 ;
  wire \add_ln36_7_reg_1153[12]_i_6_n_0 ;
  wire \add_ln36_7_reg_1153[12]_i_7_n_0 ;
  wire \add_ln36_7_reg_1153[12]_i_8_n_0 ;
  wire \add_ln36_7_reg_1153[12]_i_9_n_0 ;
  wire \add_ln36_7_reg_1153[16]_i_2_n_0 ;
  wire \add_ln36_7_reg_1153[16]_i_3_n_0 ;
  wire \add_ln36_7_reg_1153[16]_i_4_n_0 ;
  wire \add_ln36_7_reg_1153[16]_i_5_n_0 ;
  wire \add_ln36_7_reg_1153[16]_i_6_n_0 ;
  wire \add_ln36_7_reg_1153[16]_i_7_n_0 ;
  wire \add_ln36_7_reg_1153[16]_i_8_n_0 ;
  wire \add_ln36_7_reg_1153[16]_i_9_n_0 ;
  wire \add_ln36_7_reg_1153[20]_i_2_n_0 ;
  wire \add_ln36_7_reg_1153[20]_i_3_n_0 ;
  wire \add_ln36_7_reg_1153[20]_i_4_n_0 ;
  wire \add_ln36_7_reg_1153[20]_i_5_n_0 ;
  wire \add_ln36_7_reg_1153[20]_i_6_n_0 ;
  wire \add_ln36_7_reg_1153[20]_i_7_n_0 ;
  wire \add_ln36_7_reg_1153[20]_i_8_n_0 ;
  wire \add_ln36_7_reg_1153[20]_i_9_n_0 ;
  wire \add_ln36_7_reg_1153[24]_i_2_n_0 ;
  wire \add_ln36_7_reg_1153[24]_i_3_n_0 ;
  wire \add_ln36_7_reg_1153[24]_i_4_n_0 ;
  wire \add_ln36_7_reg_1153[24]_i_5_n_0 ;
  wire \add_ln36_7_reg_1153[24]_i_6_n_0 ;
  wire \add_ln36_7_reg_1153[24]_i_7_n_0 ;
  wire \add_ln36_7_reg_1153[24]_i_8_n_0 ;
  wire \add_ln36_7_reg_1153[24]_i_9_n_0 ;
  wire \add_ln36_7_reg_1153[28]_i_2_n_0 ;
  wire \add_ln36_7_reg_1153[28]_i_3_n_0 ;
  wire \add_ln36_7_reg_1153[28]_i_4_n_0 ;
  wire \add_ln36_7_reg_1153[28]_i_5_n_0 ;
  wire \add_ln36_7_reg_1153[28]_i_6_n_0 ;
  wire \add_ln36_7_reg_1153[28]_i_7_n_0 ;
  wire \add_ln36_7_reg_1153[28]_i_8_n_0 ;
  wire \add_ln36_7_reg_1153[28]_i_9_n_0 ;
  wire \add_ln36_7_reg_1153[31]_i_2_n_0 ;
  wire \add_ln36_7_reg_1153[31]_i_3_n_0 ;
  wire \add_ln36_7_reg_1153[31]_i_4_n_0 ;
  wire \add_ln36_7_reg_1153[31]_i_5_n_0 ;
  wire \add_ln36_7_reg_1153[31]_i_6_n_0 ;
  wire \add_ln36_7_reg_1153_reg[12]_i_1_n_0 ;
  wire \add_ln36_7_reg_1153_reg[12]_i_1_n_1 ;
  wire \add_ln36_7_reg_1153_reg[12]_i_1_n_2 ;
  wire \add_ln36_7_reg_1153_reg[12]_i_1_n_3 ;
  wire \add_ln36_7_reg_1153_reg[16]_i_1_n_0 ;
  wire \add_ln36_7_reg_1153_reg[16]_i_1_n_1 ;
  wire \add_ln36_7_reg_1153_reg[16]_i_1_n_2 ;
  wire \add_ln36_7_reg_1153_reg[16]_i_1_n_3 ;
  wire \add_ln36_7_reg_1153_reg[20]_i_1_n_0 ;
  wire \add_ln36_7_reg_1153_reg[20]_i_1_n_1 ;
  wire \add_ln36_7_reg_1153_reg[20]_i_1_n_2 ;
  wire \add_ln36_7_reg_1153_reg[20]_i_1_n_3 ;
  wire \add_ln36_7_reg_1153_reg[24]_i_1_n_0 ;
  wire \add_ln36_7_reg_1153_reg[24]_i_1_n_1 ;
  wire \add_ln36_7_reg_1153_reg[24]_i_1_n_2 ;
  wire \add_ln36_7_reg_1153_reg[24]_i_1_n_3 ;
  wire \add_ln36_7_reg_1153_reg[28]_i_1_n_0 ;
  wire \add_ln36_7_reg_1153_reg[28]_i_1_n_1 ;
  wire \add_ln36_7_reg_1153_reg[28]_i_1_n_2 ;
  wire \add_ln36_7_reg_1153_reg[28]_i_1_n_3 ;
  wire \add_ln36_7_reg_1153_reg[31]_i_1_n_2 ;
  wire \add_ln36_7_reg_1153_reg[31]_i_1_n_3 ;
  wire [31:31]add_ln37_1_fu_766_p2;
  wire [31:10]add_ln37_4_fu_634_p2;
  wire [31:10]add_ln37_4_reg_1163;
  wire \add_ln37_4_reg_1163[13]_i_2_n_0 ;
  wire \add_ln37_4_reg_1163[13]_i_3_n_0 ;
  wire \add_ln37_4_reg_1163[13]_i_4_n_0 ;
  wire \add_ln37_4_reg_1163[17]_i_10_n_0 ;
  wire \add_ln37_4_reg_1163[17]_i_11_n_0 ;
  wire \add_ln37_4_reg_1163[17]_i_12_n_0 ;
  wire \add_ln37_4_reg_1163[17]_i_13_n_0 ;
  wire \add_ln37_4_reg_1163[17]_i_2_n_0 ;
  wire \add_ln37_4_reg_1163[17]_i_3_n_0 ;
  wire \add_ln37_4_reg_1163[17]_i_4_n_0 ;
  wire \add_ln37_4_reg_1163[17]_i_5_n_0 ;
  wire \add_ln37_4_reg_1163[17]_i_6_n_0 ;
  wire \add_ln37_4_reg_1163[17]_i_7_n_0 ;
  wire \add_ln37_4_reg_1163[17]_i_8_n_0 ;
  wire \add_ln37_4_reg_1163[17]_i_9_n_0 ;
  wire \add_ln37_4_reg_1163[21]_i_10_n_0 ;
  wire \add_ln37_4_reg_1163[21]_i_11_n_0 ;
  wire \add_ln37_4_reg_1163[21]_i_12_n_0 ;
  wire \add_ln37_4_reg_1163[21]_i_13_n_0 ;
  wire \add_ln37_4_reg_1163[21]_i_14_n_0 ;
  wire \add_ln37_4_reg_1163[21]_i_15_n_0 ;
  wire \add_ln37_4_reg_1163[21]_i_16_n_0 ;
  wire \add_ln37_4_reg_1163[21]_i_17_n_0 ;
  wire \add_ln37_4_reg_1163[21]_i_2_n_0 ;
  wire \add_ln37_4_reg_1163[21]_i_3_n_0 ;
  wire \add_ln37_4_reg_1163[21]_i_4_n_0 ;
  wire \add_ln37_4_reg_1163[21]_i_5_n_0 ;
  wire \add_ln37_4_reg_1163[21]_i_6_n_0 ;
  wire \add_ln37_4_reg_1163[21]_i_7_n_0 ;
  wire \add_ln37_4_reg_1163[21]_i_8_n_0 ;
  wire \add_ln37_4_reg_1163[21]_i_9_n_0 ;
  wire \add_ln37_4_reg_1163[25]_i_10_n_0 ;
  wire \add_ln37_4_reg_1163[25]_i_11_n_0 ;
  wire \add_ln37_4_reg_1163[25]_i_12_n_0 ;
  wire \add_ln37_4_reg_1163[25]_i_13_n_0 ;
  wire \add_ln37_4_reg_1163[25]_i_14_n_0 ;
  wire \add_ln37_4_reg_1163[25]_i_15_n_0 ;
  wire \add_ln37_4_reg_1163[25]_i_16_n_0 ;
  wire \add_ln37_4_reg_1163[25]_i_17_n_0 ;
  wire \add_ln37_4_reg_1163[25]_i_2_n_0 ;
  wire \add_ln37_4_reg_1163[25]_i_3_n_0 ;
  wire \add_ln37_4_reg_1163[25]_i_4_n_0 ;
  wire \add_ln37_4_reg_1163[25]_i_5_n_0 ;
  wire \add_ln37_4_reg_1163[25]_i_6_n_0 ;
  wire \add_ln37_4_reg_1163[25]_i_7_n_0 ;
  wire \add_ln37_4_reg_1163[25]_i_8_n_0 ;
  wire \add_ln37_4_reg_1163[25]_i_9_n_0 ;
  wire \add_ln37_4_reg_1163[29]_i_10_n_0 ;
  wire \add_ln37_4_reg_1163[29]_i_11_n_0 ;
  wire \add_ln37_4_reg_1163[29]_i_12_n_0 ;
  wire \add_ln37_4_reg_1163[29]_i_13_n_0 ;
  wire \add_ln37_4_reg_1163[29]_i_14_n_0 ;
  wire \add_ln37_4_reg_1163[29]_i_15_n_0 ;
  wire \add_ln37_4_reg_1163[29]_i_16_n_0 ;
  wire \add_ln37_4_reg_1163[29]_i_17_n_0 ;
  wire \add_ln37_4_reg_1163[29]_i_2_n_0 ;
  wire \add_ln37_4_reg_1163[29]_i_3_n_0 ;
  wire \add_ln37_4_reg_1163[29]_i_4_n_0 ;
  wire \add_ln37_4_reg_1163[29]_i_5_n_0 ;
  wire \add_ln37_4_reg_1163[29]_i_6_n_0 ;
  wire \add_ln37_4_reg_1163[29]_i_7_n_0 ;
  wire \add_ln37_4_reg_1163[29]_i_8_n_0 ;
  wire \add_ln37_4_reg_1163[29]_i_9_n_0 ;
  wire \add_ln37_4_reg_1163[31]_i_2_n_0 ;
  wire \add_ln37_4_reg_1163[31]_i_3_n_0 ;
  wire \add_ln37_4_reg_1163[31]_i_4_n_0 ;
  wire \add_ln37_4_reg_1163[31]_i_5_n_0 ;
  wire \add_ln37_4_reg_1163[31]_i_6_n_0 ;
  wire \add_ln37_4_reg_1163[31]_i_7_n_0 ;
  wire \add_ln37_4_reg_1163[31]_i_8_n_0 ;
  wire \add_ln37_4_reg_1163_reg[13]_i_1_n_0 ;
  wire \add_ln37_4_reg_1163_reg[13]_i_1_n_1 ;
  wire \add_ln37_4_reg_1163_reg[13]_i_1_n_2 ;
  wire \add_ln37_4_reg_1163_reg[13]_i_1_n_3 ;
  wire \add_ln37_4_reg_1163_reg[17]_i_1_n_0 ;
  wire \add_ln37_4_reg_1163_reg[17]_i_1_n_1 ;
  wire \add_ln37_4_reg_1163_reg[17]_i_1_n_2 ;
  wire \add_ln37_4_reg_1163_reg[17]_i_1_n_3 ;
  wire \add_ln37_4_reg_1163_reg[21]_i_1_n_0 ;
  wire \add_ln37_4_reg_1163_reg[21]_i_1_n_1 ;
  wire \add_ln37_4_reg_1163_reg[21]_i_1_n_2 ;
  wire \add_ln37_4_reg_1163_reg[21]_i_1_n_3 ;
  wire \add_ln37_4_reg_1163_reg[25]_i_1_n_0 ;
  wire \add_ln37_4_reg_1163_reg[25]_i_1_n_1 ;
  wire \add_ln37_4_reg_1163_reg[25]_i_1_n_2 ;
  wire \add_ln37_4_reg_1163_reg[25]_i_1_n_3 ;
  wire \add_ln37_4_reg_1163_reg[29]_i_1_n_0 ;
  wire \add_ln37_4_reg_1163_reg[29]_i_1_n_1 ;
  wire \add_ln37_4_reg_1163_reg[29]_i_1_n_2 ;
  wire \add_ln37_4_reg_1163_reg[29]_i_1_n_3 ;
  wire \add_ln37_4_reg_1163_reg[31]_i_1_n_3 ;
  wire [31:6]add_ln37_6_fu_718_p2;
  wire [31:6]add_ln37_6_reg_1193;
  wire \add_ln37_6_reg_1193[10]_i_2_n_0 ;
  wire \add_ln37_6_reg_1193[10]_i_3_n_0 ;
  wire \add_ln37_6_reg_1193[10]_i_4_n_0 ;
  wire \add_ln37_6_reg_1193[10]_i_5_n_0 ;
  wire \add_ln37_6_reg_1193[10]_i_6_n_0 ;
  wire \add_ln37_6_reg_1193[10]_i_7_n_0 ;
  wire \add_ln37_6_reg_1193[10]_i_8_n_0 ;
  wire \add_ln37_6_reg_1193[10]_i_9_n_0 ;
  wire \add_ln37_6_reg_1193[14]_i_2_n_0 ;
  wire \add_ln37_6_reg_1193[14]_i_3_n_0 ;
  wire \add_ln37_6_reg_1193[14]_i_4_n_0 ;
  wire \add_ln37_6_reg_1193[14]_i_5_n_0 ;
  wire \add_ln37_6_reg_1193[14]_i_6_n_0 ;
  wire \add_ln37_6_reg_1193[14]_i_7_n_0 ;
  wire \add_ln37_6_reg_1193[14]_i_8_n_0 ;
  wire \add_ln37_6_reg_1193[14]_i_9_n_0 ;
  wire \add_ln37_6_reg_1193[18]_i_2_n_0 ;
  wire \add_ln37_6_reg_1193[18]_i_3_n_0 ;
  wire \add_ln37_6_reg_1193[18]_i_4_n_0 ;
  wire \add_ln37_6_reg_1193[18]_i_5_n_0 ;
  wire \add_ln37_6_reg_1193[18]_i_6_n_0 ;
  wire \add_ln37_6_reg_1193[18]_i_7_n_0 ;
  wire \add_ln37_6_reg_1193[18]_i_8_n_0 ;
  wire \add_ln37_6_reg_1193[18]_i_9_n_0 ;
  wire \add_ln37_6_reg_1193[22]_i_2_n_0 ;
  wire \add_ln37_6_reg_1193[22]_i_3_n_0 ;
  wire \add_ln37_6_reg_1193[22]_i_4_n_0 ;
  wire \add_ln37_6_reg_1193[22]_i_5_n_0 ;
  wire \add_ln37_6_reg_1193[22]_i_6_n_0 ;
  wire \add_ln37_6_reg_1193[22]_i_7_n_0 ;
  wire \add_ln37_6_reg_1193[22]_i_8_n_0 ;
  wire \add_ln37_6_reg_1193[22]_i_9_n_0 ;
  wire \add_ln37_6_reg_1193[26]_i_2_n_0 ;
  wire \add_ln37_6_reg_1193[26]_i_3_n_0 ;
  wire \add_ln37_6_reg_1193[26]_i_4_n_0 ;
  wire \add_ln37_6_reg_1193[26]_i_5_n_0 ;
  wire \add_ln37_6_reg_1193[26]_i_6_n_0 ;
  wire \add_ln37_6_reg_1193[26]_i_7_n_0 ;
  wire \add_ln37_6_reg_1193[26]_i_8_n_0 ;
  wire \add_ln37_6_reg_1193[26]_i_9_n_0 ;
  wire \add_ln37_6_reg_1193[30]_i_2_n_0 ;
  wire \add_ln37_6_reg_1193[30]_i_3_n_0 ;
  wire \add_ln37_6_reg_1193[30]_i_4_n_0 ;
  wire \add_ln37_6_reg_1193[30]_i_5_n_0 ;
  wire \add_ln37_6_reg_1193[30]_i_6_n_0 ;
  wire \add_ln37_6_reg_1193[30]_i_7_n_0 ;
  wire \add_ln37_6_reg_1193[30]_i_8_n_0 ;
  wire \add_ln37_6_reg_1193[30]_i_9_n_0 ;
  wire \add_ln37_6_reg_1193[31]_i_2_n_0 ;
  wire \add_ln37_6_reg_1193_reg[10]_i_1_n_0 ;
  wire \add_ln37_6_reg_1193_reg[10]_i_1_n_1 ;
  wire \add_ln37_6_reg_1193_reg[10]_i_1_n_2 ;
  wire \add_ln37_6_reg_1193_reg[10]_i_1_n_3 ;
  wire \add_ln37_6_reg_1193_reg[14]_i_1_n_0 ;
  wire \add_ln37_6_reg_1193_reg[14]_i_1_n_1 ;
  wire \add_ln37_6_reg_1193_reg[14]_i_1_n_2 ;
  wire \add_ln37_6_reg_1193_reg[14]_i_1_n_3 ;
  wire \add_ln37_6_reg_1193_reg[18]_i_1_n_0 ;
  wire \add_ln37_6_reg_1193_reg[18]_i_1_n_1 ;
  wire \add_ln37_6_reg_1193_reg[18]_i_1_n_2 ;
  wire \add_ln37_6_reg_1193_reg[18]_i_1_n_3 ;
  wire \add_ln37_6_reg_1193_reg[22]_i_1_n_0 ;
  wire \add_ln37_6_reg_1193_reg[22]_i_1_n_1 ;
  wire \add_ln37_6_reg_1193_reg[22]_i_1_n_2 ;
  wire \add_ln37_6_reg_1193_reg[22]_i_1_n_3 ;
  wire \add_ln37_6_reg_1193_reg[26]_i_1_n_0 ;
  wire \add_ln37_6_reg_1193_reg[26]_i_1_n_1 ;
  wire \add_ln37_6_reg_1193_reg[26]_i_1_n_2 ;
  wire \add_ln37_6_reg_1193_reg[26]_i_1_n_3 ;
  wire \add_ln37_6_reg_1193_reg[30]_i_1_n_0 ;
  wire \add_ln37_6_reg_1193_reg[30]_i_1_n_1 ;
  wire \add_ln37_6_reg_1193_reg[30]_i_1_n_2 ;
  wire \add_ln37_6_reg_1193_reg[30]_i_1_n_3 ;
  wire [31:31]add_ln38_1_fu_783_p2;
  wire \ap_CS_fsm_reg[3] ;
  wire [2:0]\ap_CS_fsm_reg[5] ;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done;
  wire [1:0]ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter1_reg_2;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_loop_exit_ready_pp0_iter6_reg_reg_srl6_n_0;
  wire ap_loop_exit_ready_pp0_iter7_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:1]buff0;
  wire [64:16]buff0_reg;
  wire [64:16]buff0_reg_0;
  wire [64:16]buff0_reg_1;
  wire ch_b_TLAST_int_regslice;
  wire [1:0]ch_b_TUSER_int_regslice;
  wire ch_g_TLAST_int_regslice;
  wire [1:0]ch_g_TUSER_int_regslice;
  wire ch_r_TLAST_int_regslice;
  wire ch_r_TREADY_int_regslice;
  wire [1:0]ch_r_TUSER_int_regslice;
  wire [15:0]ch_u_TDATA_reg;
  wire \ch_u_TDATA_reg_reg[31] ;
  wire [5:0]ch_u_TDEST_reg;
  wire [4:0]ch_u_TID_reg;
  wire [3:0]ch_u_TKEEP_reg;
  wire ch_u_TLAST_reg;
  wire ch_u_TREADY_int_regslice;
  wire [3:0]ch_u_TSTRB_reg;
  wire [1:0]ch_u_TUSER_reg;
  wire [15:0]ch_v_TDATA_reg;
  wire \ch_v_TDATA_reg_reg[31] ;
  wire [5:0]ch_v_TDEST_reg;
  wire [0:0]\ch_v_TDEST_reg_reg[0] ;
  wire \ch_v_TDEST_reg_reg[0]_0 ;
  wire [4:0]ch_v_TID_reg;
  wire [3:0]ch_v_TKEEP_reg;
  wire ch_v_TLAST_reg;
  wire ch_v_TREADY_int_regslice;
  wire [3:0]ch_v_TSTRB_reg;
  wire [1:0]ch_v_TUSER_reg;
  wire [15:0]ch_y_TDATA_reg;
  wire ch_y_TDATA_reg1;
  wire \ch_y_TDATA_reg[31]_i_2_n_0 ;
  wire \ch_y_TDATA_reg_reg[31] ;
  wire [5:0]ch_y_TDEST_reg;
  wire [4:0]ch_y_TID_reg;
  wire [3:0]ch_y_TKEEP_reg;
  wire ch_y_TLAST_reg;
  wire ch_y_TREADY_int_regslice;
  wire [3:0]ch_y_TSTRB_reg;
  wire [1:0]ch_y_TUSER_reg;
  wire [1:0]data_p2;
  wire [1:0]data_p2_0;
  wire [1:0]data_p2_1;
  wire data_p2_2;
  wire data_p2_3;
  wire data_p2_4;
  wire \data_p2_reg[0] ;
  wire \data_p2_reg[0]_0 ;
  wire \data_p2_reg[0]_1 ;
  wire \data_p2_reg[0]_2 ;
  wire \data_p2_reg[1] ;
  wire \data_p2_reg[1]_0 ;
  wire \data_p2_reg[3] ;
  wire \data_p2_reg[3]_0 ;
  wire \data_p2_reg[3]_1 ;
  wire \data_p2_reg[3]_2 ;
  wire \data_p2_reg[3]_3 ;
  wire \data_p2_reg[3]_4 ;
  wire \data_p2_reg[4] ;
  wire \data_p2_reg[4]_0 ;
  wire \data_p2_reg[4]_1 ;
  wire \data_p2_reg[5] ;
  wire \data_p2_reg[5]_0 ;
  wire \data_p2_reg[5]_1 ;
  wire flow_control_loop_pipe_sequential_init_U_n_0;
  wire flow_control_loop_pipe_sequential_init_U_n_2;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_ready;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg;
  wire [5:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST;
  wire [4:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID;
  wire [3:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TKEEP;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TLAST;
  wire [3:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TSTRB;
  wire [1:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TUSER;
  wire [5:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST;
  wire [4:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID;
  wire [3:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TKEEP;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TLAST;
  wire [3:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TSTRB;
  wire [1:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TUSER;
  wire [5:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST;
  wire [4:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID;
  wire [3:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TKEEP;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TLAST;
  wire [3:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TSTRB;
  wire [1:0]grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TUSER;
  wire grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID;
  wire i_fu_186;
  wire [31:0]\i_fu_186_reg[30]_i_4 ;
  wire \i_fu_186_reg_n_0_[0] ;
  wire \i_fu_186_reg_n_0_[10] ;
  wire \i_fu_186_reg_n_0_[11] ;
  wire \i_fu_186_reg_n_0_[12] ;
  wire \i_fu_186_reg_n_0_[13] ;
  wire \i_fu_186_reg_n_0_[14] ;
  wire \i_fu_186_reg_n_0_[15] ;
  wire \i_fu_186_reg_n_0_[16] ;
  wire \i_fu_186_reg_n_0_[17] ;
  wire \i_fu_186_reg_n_0_[18] ;
  wire \i_fu_186_reg_n_0_[19] ;
  wire \i_fu_186_reg_n_0_[1] ;
  wire \i_fu_186_reg_n_0_[20] ;
  wire \i_fu_186_reg_n_0_[21] ;
  wire \i_fu_186_reg_n_0_[22] ;
  wire \i_fu_186_reg_n_0_[23] ;
  wire \i_fu_186_reg_n_0_[24] ;
  wire \i_fu_186_reg_n_0_[25] ;
  wire \i_fu_186_reg_n_0_[26] ;
  wire \i_fu_186_reg_n_0_[27] ;
  wire \i_fu_186_reg_n_0_[28] ;
  wire \i_fu_186_reg_n_0_[29] ;
  wire \i_fu_186_reg_n_0_[2] ;
  wire \i_fu_186_reg_n_0_[30] ;
  wire \i_fu_186_reg_n_0_[3] ;
  wire \i_fu_186_reg_n_0_[4] ;
  wire \i_fu_186_reg_n_0_[5] ;
  wire \i_fu_186_reg_n_0_[6] ;
  wire \i_fu_186_reg_n_0_[7] ;
  wire \i_fu_186_reg_n_0_[8] ;
  wire \i_fu_186_reg_n_0_[9] ;
  wire mul_32s_15s_32_2_1_U7_n_0;
  wire mul_32s_15s_32_2_1_U7_n_1;
  wire mul_32s_15s_32_2_1_U7_n_10;
  wire mul_32s_15s_32_2_1_U7_n_11;
  wire mul_32s_15s_32_2_1_U7_n_12;
  wire mul_32s_15s_32_2_1_U7_n_13;
  wire mul_32s_15s_32_2_1_U7_n_14;
  wire mul_32s_15s_32_2_1_U7_n_15;
  wire mul_32s_15s_32_2_1_U7_n_16;
  wire mul_32s_15s_32_2_1_U7_n_17;
  wire mul_32s_15s_32_2_1_U7_n_18;
  wire mul_32s_15s_32_2_1_U7_n_19;
  wire mul_32s_15s_32_2_1_U7_n_2;
  wire mul_32s_15s_32_2_1_U7_n_20;
  wire mul_32s_15s_32_2_1_U7_n_21;
  wire mul_32s_15s_32_2_1_U7_n_22;
  wire mul_32s_15s_32_2_1_U7_n_23;
  wire mul_32s_15s_32_2_1_U7_n_24;
  wire mul_32s_15s_32_2_1_U7_n_25;
  wire mul_32s_15s_32_2_1_U7_n_26;
  wire mul_32s_15s_32_2_1_U7_n_27;
  wire mul_32s_15s_32_2_1_U7_n_28;
  wire mul_32s_15s_32_2_1_U7_n_29;
  wire mul_32s_15s_32_2_1_U7_n_3;
  wire mul_32s_15s_32_2_1_U7_n_30;
  wire mul_32s_15s_32_2_1_U7_n_4;
  wire mul_32s_15s_32_2_1_U7_n_5;
  wire mul_32s_15s_32_2_1_U7_n_6;
  wire mul_32s_15s_32_2_1_U7_n_7;
  wire mul_32s_15s_32_2_1_U7_n_8;
  wire mul_32s_15s_32_2_1_U7_n_9;
  wire mul_32s_16s_32_2_1_U5_n_0;
  wire mul_32s_16s_32_2_1_U5_n_1;
  wire mul_32s_16s_32_2_1_U5_n_10;
  wire mul_32s_16s_32_2_1_U5_n_11;
  wire mul_32s_16s_32_2_1_U5_n_12;
  wire mul_32s_16s_32_2_1_U5_n_13;
  wire mul_32s_16s_32_2_1_U5_n_14;
  wire mul_32s_16s_32_2_1_U5_n_15;
  wire mul_32s_16s_32_2_1_U5_n_16;
  wire mul_32s_16s_32_2_1_U5_n_17;
  wire mul_32s_16s_32_2_1_U5_n_18;
  wire mul_32s_16s_32_2_1_U5_n_19;
  wire mul_32s_16s_32_2_1_U5_n_2;
  wire mul_32s_16s_32_2_1_U5_n_20;
  wire mul_32s_16s_32_2_1_U5_n_21;
  wire mul_32s_16s_32_2_1_U5_n_22;
  wire mul_32s_16s_32_2_1_U5_n_23;
  wire mul_32s_16s_32_2_1_U5_n_24;
  wire mul_32s_16s_32_2_1_U5_n_25;
  wire mul_32s_16s_32_2_1_U5_n_26;
  wire mul_32s_16s_32_2_1_U5_n_27;
  wire mul_32s_16s_32_2_1_U5_n_28;
  wire mul_32s_16s_32_2_1_U5_n_3;
  wire mul_32s_16s_32_2_1_U5_n_4;
  wire mul_32s_16s_32_2_1_U5_n_5;
  wire mul_32s_16s_32_2_1_U5_n_6;
  wire mul_32s_16s_32_2_1_U5_n_7;
  wire mul_32s_16s_32_2_1_U5_n_8;
  wire mul_32s_16s_32_2_1_U5_n_9;
  wire mul_32s_17s_32_2_1_U6_n_0;
  wire mul_32s_17s_32_2_1_U6_n_1;
  wire mul_32s_17s_32_2_1_U6_n_10;
  wire mul_32s_17s_32_2_1_U6_n_11;
  wire mul_32s_17s_32_2_1_U6_n_12;
  wire mul_32s_17s_32_2_1_U6_n_13;
  wire mul_32s_17s_32_2_1_U6_n_14;
  wire mul_32s_17s_32_2_1_U6_n_15;
  wire mul_32s_17s_32_2_1_U6_n_16;
  wire mul_32s_17s_32_2_1_U6_n_17;
  wire mul_32s_17s_32_2_1_U6_n_18;
  wire mul_32s_17s_32_2_1_U6_n_19;
  wire mul_32s_17s_32_2_1_U6_n_2;
  wire mul_32s_17s_32_2_1_U6_n_20;
  wire mul_32s_17s_32_2_1_U6_n_21;
  wire mul_32s_17s_32_2_1_U6_n_22;
  wire mul_32s_17s_32_2_1_U6_n_23;
  wire mul_32s_17s_32_2_1_U6_n_24;
  wire mul_32s_17s_32_2_1_U6_n_25;
  wire mul_32s_17s_32_2_1_U6_n_26;
  wire mul_32s_17s_32_2_1_U6_n_27;
  wire mul_32s_17s_32_2_1_U6_n_28;
  wire mul_32s_17s_32_2_1_U6_n_29;
  wire mul_32s_17s_32_2_1_U6_n_3;
  wire mul_32s_17s_32_2_1_U6_n_4;
  wire mul_32s_17s_32_2_1_U6_n_5;
  wire mul_32s_17s_32_2_1_U6_n_6;
  wire mul_32s_17s_32_2_1_U6_n_7;
  wire mul_32s_17s_32_2_1_U6_n_8;
  wire mul_32s_17s_32_2_1_U6_n_9;
  wire mul_32s_34ns_65_2_1_U1_n_34;
  wire mul_32s_34ns_65_2_1_U1_n_35;
  wire mul_32s_34ns_65_2_1_U1_n_36;
  wire mul_32s_34ns_65_2_1_U1_n_37;
  wire mul_32s_34ns_65_2_1_U1_n_38;
  wire mul_32s_34ns_65_2_1_U1_n_39;
  wire mul_32s_34ns_65_2_1_U1_n_40;
  wire mul_32s_34ns_65_2_1_U1_n_41;
  wire mul_32s_34ns_65_2_1_U1_n_42;
  wire mul_32s_34ns_65_2_1_U1_n_43;
  wire mul_32s_34ns_65_2_1_U1_n_44;
  wire mul_32s_34ns_65_2_1_U1_n_45;
  wire mul_32s_34ns_65_2_1_U1_n_46;
  wire mul_32s_34ns_65_2_1_U1_n_47;
  wire mul_32s_34ns_65_2_1_U1_n_48;
  wire mul_32s_34ns_65_2_1_U1_n_49;
  wire mul_32s_34ns_65_2_1_U2_n_35;
  wire mul_32s_34ns_65_2_1_U2_n_36;
  wire mul_32s_34ns_65_2_1_U2_n_37;
  wire mul_32s_34ns_65_2_1_U2_n_38;
  wire mul_32s_34ns_65_2_1_U2_n_39;
  wire mul_32s_34ns_65_2_1_U2_n_40;
  wire mul_32s_34ns_65_2_1_U2_n_41;
  wire mul_32s_34ns_65_2_1_U2_n_42;
  wire mul_32s_34ns_65_2_1_U2_n_43;
  wire mul_32s_34ns_65_2_1_U2_n_44;
  wire mul_32s_34ns_65_2_1_U2_n_45;
  wire mul_32s_34ns_65_2_1_U2_n_46;
  wire mul_32s_34ns_65_2_1_U2_n_47;
  wire mul_32s_34ns_65_2_1_U2_n_48;
  wire mul_32s_34ns_65_2_1_U2_n_49;
  wire mul_32s_34ns_65_2_1_U2_n_50;
  wire mul_32s_34ns_65_2_1_U3_n_34;
  wire mul_32s_34ns_65_2_1_U3_n_35;
  wire mul_32s_34ns_65_2_1_U3_n_36;
  wire mul_32s_34ns_65_2_1_U3_n_37;
  wire mul_32s_34ns_65_2_1_U3_n_38;
  wire mul_32s_34ns_65_2_1_U3_n_39;
  wire mul_32s_34ns_65_2_1_U3_n_40;
  wire mul_32s_34ns_65_2_1_U3_n_41;
  wire mul_32s_34ns_65_2_1_U3_n_42;
  wire mul_32s_34ns_65_2_1_U3_n_43;
  wire mul_32s_34ns_65_2_1_U3_n_44;
  wire mul_32s_34ns_65_2_1_U3_n_45;
  wire mul_32s_34ns_65_2_1_U3_n_46;
  wire mul_32s_34ns_65_2_1_U3_n_47;
  wire mul_32s_34ns_65_2_1_U3_n_48;
  wire mul_32s_34ns_65_2_1_U3_n_49;
  wire [63:0]mul_ln36_reg_1261;
  wire [31:1]mul_ln37_1_reg_1188;
  wire [63:0]mul_ln37_2_reg_1272;
  wire [31:1]mul_ln37_reg_1183;
  wire [31:1]mul_ln38_1_reg_1208;
  wire [63:0]mul_ln38_2_reg_1283;
  wire [31:2]mul_ln38_reg_1203;
  wire [5:2]p_1_in;
  wire [31:0]\p_b_data_1_reg_1082_reg[31]_0 ;
  wire \p_b_data_1_reg_1082_reg_n_0_[18] ;
  wire \p_b_data_1_reg_1082_reg_n_0_[19] ;
  wire \p_b_data_1_reg_1082_reg_n_0_[20] ;
  wire \p_b_data_1_reg_1082_reg_n_0_[21] ;
  wire \p_b_data_1_reg_1082_reg_n_0_[22] ;
  wire \p_b_data_1_reg_1082_reg_n_0_[23] ;
  wire \p_b_data_1_reg_1082_reg_n_0_[24] ;
  wire \p_b_data_1_reg_1082_reg_n_0_[25] ;
  wire \p_b_data_1_reg_1082_reg_n_0_[26] ;
  wire \p_b_data_1_reg_1082_reg_n_0_[27] ;
  wire \p_b_data_1_reg_1082_reg_n_0_[28] ;
  wire \p_b_data_1_reg_1082_reg_n_0_[29] ;
  wire \p_b_data_1_reg_1082_reg_n_0_[30] ;
  wire \p_b_data_1_reg_1082_reg_n_0_[31] ;
  wire \p_b_dest_reg_1123_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire \p_b_dest_reg_1123_pp0_iter6_reg_reg[1]_srl6_n_0 ;
  wire \p_b_dest_reg_1123_pp0_iter6_reg_reg[2]_srl6_n_0 ;
  wire \p_b_dest_reg_1123_pp0_iter6_reg_reg[3]_srl6_n_0 ;
  wire \p_b_dest_reg_1123_pp0_iter6_reg_reg[4]_srl6_n_0 ;
  wire \p_b_dest_reg_1123_pp0_iter6_reg_reg[5]_srl6_n_0 ;
  wire [5:0]\p_b_dest_reg_1123_pp0_iter7_reg_reg[5]_0 ;
  wire [5:0]\p_b_dest_reg_1123_pp0_iter7_reg_reg[5]_1 ;
  wire \p_b_id_reg_1118_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire \p_b_id_reg_1118_pp0_iter6_reg_reg[1]_srl6_n_0 ;
  wire \p_b_id_reg_1118_pp0_iter6_reg_reg[2]_srl6_n_0 ;
  wire \p_b_id_reg_1118_pp0_iter6_reg_reg[3]_srl6_n_0 ;
  wire \p_b_id_reg_1118_pp0_iter6_reg_reg[4]_srl6_n_0 ;
  wire [4:0]\p_b_id_reg_1118_pp0_iter7_reg_reg[4]_0 ;
  wire [4:0]\p_b_id_reg_1118_pp0_iter7_reg_reg[4]_1 ;
  wire \p_b_keep_reg_1098_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire \p_b_keep_reg_1098_pp0_iter6_reg_reg[1]_srl6_n_0 ;
  wire \p_b_keep_reg_1098_pp0_iter6_reg_reg[2]_srl6_n_0 ;
  wire \p_b_keep_reg_1098_pp0_iter6_reg_reg[3]_srl6_n_0 ;
  wire [3:0]\p_b_keep_reg_1098_pp0_iter7_reg_reg[3]_0 ;
  wire \p_b_last_reg_1113_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire \p_b_last_reg_1113_pp0_iter7_reg_reg[0]_0 ;
  wire \p_b_strb_reg_1103_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire \p_b_strb_reg_1103_pp0_iter6_reg_reg[1]_srl6_n_0 ;
  wire \p_b_strb_reg_1103_pp0_iter6_reg_reg[2]_srl6_n_0 ;
  wire \p_b_strb_reg_1103_pp0_iter6_reg_reg[3]_srl6_n_0 ;
  wire [3:0]\p_b_strb_reg_1103_pp0_iter7_reg_reg[3]_0 ;
  wire [3:0]\p_b_strb_reg_1103_pp0_iter7_reg_reg[3]_1 ;
  wire \p_b_user_reg_1108_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire \p_b_user_reg_1108_pp0_iter6_reg_reg[1]_srl6_n_0 ;
  wire \p_b_user_reg_1108_pp0_iter7_reg_reg[0]_0 ;
  wire \p_b_user_reg_1108_pp0_iter7_reg_reg[0]_1 ;
  wire \p_b_user_reg_1108_pp0_iter7_reg_reg[1]_0 ;
  wire \p_b_user_reg_1108_pp0_iter7_reg_reg[1]_1 ;
  wire \p_g_data_1_reg_1042_pp0_iter2_reg_reg_n_0_[28] ;
  wire \p_g_data_1_reg_1042_pp0_iter2_reg_reg_n_0_[29] ;
  wire [31:0]\p_g_data_1_reg_1042_reg[31]_0 ;
  wire \p_g_data_1_reg_1042_reg_n_0_[26] ;
  wire \p_g_data_1_reg_1042_reg_n_0_[27] ;
  wire \p_g_data_1_reg_1042_reg_n_0_[28] ;
  wire \p_g_data_1_reg_1042_reg_n_0_[29] ;
  wire \p_g_data_1_reg_1042_reg_n_0_[30] ;
  wire \p_g_data_1_reg_1042_reg_n_0_[31] ;
  wire \p_g_dest_reg_1077_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire \p_g_dest_reg_1077_pp0_iter6_reg_reg[1]_srl6_n_0 ;
  wire \p_g_dest_reg_1077_pp0_iter6_reg_reg[2]_srl6_n_0 ;
  wire \p_g_dest_reg_1077_pp0_iter6_reg_reg[3]_srl6_n_0 ;
  wire \p_g_dest_reg_1077_pp0_iter6_reg_reg[4]_srl6_n_0 ;
  wire \p_g_dest_reg_1077_pp0_iter6_reg_reg[5]_srl6_n_0 ;
  wire [5:0]\p_g_dest_reg_1077_pp0_iter7_reg_reg[5]_0 ;
  wire [5:0]\p_g_dest_reg_1077_pp0_iter7_reg_reg[5]_1 ;
  wire \p_g_id_reg_1072_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire \p_g_id_reg_1072_pp0_iter6_reg_reg[1]_srl6_n_0 ;
  wire \p_g_id_reg_1072_pp0_iter6_reg_reg[2]_srl6_n_0 ;
  wire \p_g_id_reg_1072_pp0_iter6_reg_reg[3]_srl6_n_0 ;
  wire \p_g_id_reg_1072_pp0_iter6_reg_reg[4]_srl6_n_0 ;
  wire [4:0]\p_g_id_reg_1072_pp0_iter7_reg_reg[4]_0 ;
  wire [4:0]\p_g_id_reg_1072_pp0_iter7_reg_reg[4]_1 ;
  wire \p_g_keep_reg_1052_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire \p_g_keep_reg_1052_pp0_iter6_reg_reg[1]_srl6_n_0 ;
  wire \p_g_keep_reg_1052_pp0_iter6_reg_reg[2]_srl6_n_0 ;
  wire \p_g_keep_reg_1052_pp0_iter6_reg_reg[3]_srl6_n_0 ;
  wire [3:0]\p_g_keep_reg_1052_pp0_iter7_reg_reg[3]_0 ;
  wire [3:0]\p_g_keep_reg_1052_pp0_iter7_reg_reg[3]_1 ;
  wire \p_g_last_reg_1067_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire \p_g_last_reg_1067_pp0_iter7_reg_reg[0]_0 ;
  wire \p_g_strb_reg_1057_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire \p_g_strb_reg_1057_pp0_iter6_reg_reg[1]_srl6_n_0 ;
  wire \p_g_strb_reg_1057_pp0_iter6_reg_reg[2]_srl6_n_0 ;
  wire \p_g_strb_reg_1057_pp0_iter6_reg_reg[3]_srl6_n_0 ;
  wire [3:0]\p_g_strb_reg_1057_pp0_iter7_reg_reg[3]_0 ;
  wire [3:0]\p_g_strb_reg_1057_pp0_iter7_reg_reg[3]_1 ;
  wire \p_g_user_reg_1062_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire \p_g_user_reg_1062_pp0_iter6_reg_reg[1]_srl6_n_0 ;
  wire \p_g_user_reg_1062_pp0_iter7_reg_reg[0]_0 ;
  wire \p_g_user_reg_1062_pp0_iter7_reg_reg[0]_1 ;
  wire \p_g_user_reg_1062_pp0_iter7_reg_reg[1]_0 ;
  wire \p_g_user_reg_1062_pp0_iter7_reg_reg[1]_1 ;
  wire \p_r_data_1_reg_1002_pp0_iter2_reg_reg_n_0_[28] ;
  wire \p_r_data_1_reg_1002_pp0_iter2_reg_reg_n_0_[29] ;
  wire \p_r_data_1_reg_1002_reg_n_0_[26] ;
  wire \p_r_data_1_reg_1002_reg_n_0_[27] ;
  wire \p_r_data_1_reg_1002_reg_n_0_[28] ;
  wire \p_r_data_1_reg_1002_reg_n_0_[29] ;
  wire \p_r_data_1_reg_1002_reg_n_0_[30] ;
  wire \p_r_data_1_reg_1002_reg_n_0_[31] ;
  wire \p_r_dest_reg_1037_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire \p_r_dest_reg_1037_pp0_iter6_reg_reg[1]_srl6_n_0 ;
  wire \p_r_dest_reg_1037_pp0_iter6_reg_reg[2]_srl6_n_0 ;
  wire \p_r_dest_reg_1037_pp0_iter6_reg_reg[3]_srl6_n_0 ;
  wire \p_r_dest_reg_1037_pp0_iter6_reg_reg[4]_srl6_n_0 ;
  wire \p_r_dest_reg_1037_pp0_iter6_reg_reg[5]_srl6_n_0 ;
  wire [5:0]\p_r_dest_reg_1037_pp0_iter7_reg_reg[5]_0 ;
  wire [5:0]\p_r_dest_reg_1037_pp0_iter7_reg_reg[5]_1 ;
  wire \p_r_id_reg_1032_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire \p_r_id_reg_1032_pp0_iter6_reg_reg[1]_srl6_n_0 ;
  wire \p_r_id_reg_1032_pp0_iter6_reg_reg[2]_srl6_n_0 ;
  wire \p_r_id_reg_1032_pp0_iter6_reg_reg[3]_srl6_n_0 ;
  wire \p_r_id_reg_1032_pp0_iter6_reg_reg[4]_srl6_n_0 ;
  wire [4:0]\p_r_id_reg_1032_pp0_iter7_reg_reg[4]_0 ;
  wire [4:0]\p_r_id_reg_1032_pp0_iter7_reg_reg[4]_1 ;
  wire \p_r_keep_reg_1012_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire \p_r_keep_reg_1012_pp0_iter6_reg_reg[1]_srl6_n_0 ;
  wire \p_r_keep_reg_1012_pp0_iter6_reg_reg[2]_srl6_n_0 ;
  wire \p_r_keep_reg_1012_pp0_iter6_reg_reg[3]_srl6_n_0 ;
  wire [3:0]\p_r_keep_reg_1012_pp0_iter7_reg_reg[3]_0 ;
  wire [3:0]\p_r_keep_reg_1012_pp0_iter7_reg_reg[3]_1 ;
  wire \p_r_last_reg_1027_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire \p_r_last_reg_1027_pp0_iter7_reg_reg[0]_0 ;
  wire \p_r_strb_reg_1017_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire \p_r_strb_reg_1017_pp0_iter6_reg_reg[1]_srl6_n_0 ;
  wire \p_r_strb_reg_1017_pp0_iter6_reg_reg[2]_srl6_n_0 ;
  wire \p_r_strb_reg_1017_pp0_iter6_reg_reg[3]_srl6_n_0 ;
  wire [3:0]\p_r_strb_reg_1017_pp0_iter7_reg_reg[3]_0 ;
  wire [3:0]\p_r_strb_reg_1017_pp0_iter7_reg_reg[3]_1 ;
  wire \p_r_user_reg_1022_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire \p_r_user_reg_1022_pp0_iter6_reg_reg[1]_srl6_n_0 ;
  wire \p_r_user_reg_1022_pp0_iter7_reg_reg[0]_0 ;
  wire \p_r_user_reg_1022_pp0_iter7_reg_reg[0]_1 ;
  wire \p_r_user_reg_1022_pp0_iter7_reg_reg[1]_0 ;
  wire \p_r_user_reg_1022_pp0_iter7_reg_reg[1]_1 ;
  wire [31:9]shl_ln36_11_fu_564_p2;
  wire [31:4]shl_ln36_12_fu_661_p2;
  wire [31:14]shl_ln36_14_fu_575_p2;
  wire [31:3]shl_ln36_18_fu_692_p2;
  wire [13:12]shl_ln36_1_reg_1128_pp0_iter2_reg;
  wire [31:8]shl_ln36_4_fu_543_p2;
  wire [31:6]shl_ln36_5_fu_640_p2;
  wire [14:1]sub_ln36_1_fu_873_p2;
  wire [31:6]sub_ln36_3_fu_548_p23_out;
  wire [31:6]sub_ln36_3_reg_1148;
  wire \sub_ln36_3_reg_1148[13]_i_2_n_0 ;
  wire \sub_ln36_3_reg_1148[13]_i_3_n_0 ;
  wire \sub_ln36_3_reg_1148[13]_i_4_n_0 ;
  wire \sub_ln36_3_reg_1148[13]_i_5_n_0 ;
  wire \sub_ln36_3_reg_1148[13]_i_6_n_0 ;
  wire \sub_ln36_3_reg_1148[13]_i_7_n_0 ;
  wire \sub_ln36_3_reg_1148[13]_i_8_n_0 ;
  wire \sub_ln36_3_reg_1148[13]_i_9_n_0 ;
  wire \sub_ln36_3_reg_1148[17]_i_2_n_0 ;
  wire \sub_ln36_3_reg_1148[17]_i_3_n_0 ;
  wire \sub_ln36_3_reg_1148[17]_i_4_n_0 ;
  wire \sub_ln36_3_reg_1148[17]_i_5_n_0 ;
  wire \sub_ln36_3_reg_1148[17]_i_6_n_0 ;
  wire \sub_ln36_3_reg_1148[17]_i_7_n_0 ;
  wire \sub_ln36_3_reg_1148[17]_i_8_n_0 ;
  wire \sub_ln36_3_reg_1148[17]_i_9_n_0 ;
  wire \sub_ln36_3_reg_1148[21]_i_2_n_0 ;
  wire \sub_ln36_3_reg_1148[21]_i_3_n_0 ;
  wire \sub_ln36_3_reg_1148[21]_i_4_n_0 ;
  wire \sub_ln36_3_reg_1148[21]_i_5_n_0 ;
  wire \sub_ln36_3_reg_1148[21]_i_6_n_0 ;
  wire \sub_ln36_3_reg_1148[21]_i_7_n_0 ;
  wire \sub_ln36_3_reg_1148[21]_i_8_n_0 ;
  wire \sub_ln36_3_reg_1148[21]_i_9_n_0 ;
  wire \sub_ln36_3_reg_1148[25]_i_2_n_0 ;
  wire \sub_ln36_3_reg_1148[25]_i_3_n_0 ;
  wire \sub_ln36_3_reg_1148[25]_i_4_n_0 ;
  wire \sub_ln36_3_reg_1148[25]_i_5_n_0 ;
  wire \sub_ln36_3_reg_1148[25]_i_6_n_0 ;
  wire \sub_ln36_3_reg_1148[25]_i_7_n_0 ;
  wire \sub_ln36_3_reg_1148[25]_i_8_n_0 ;
  wire \sub_ln36_3_reg_1148[25]_i_9_n_0 ;
  wire \sub_ln36_3_reg_1148[29]_i_2_n_0 ;
  wire \sub_ln36_3_reg_1148[29]_i_3_n_0 ;
  wire \sub_ln36_3_reg_1148[29]_i_4_n_0 ;
  wire \sub_ln36_3_reg_1148[29]_i_5_n_0 ;
  wire \sub_ln36_3_reg_1148[29]_i_6_n_0 ;
  wire \sub_ln36_3_reg_1148[29]_i_7_n_0 ;
  wire \sub_ln36_3_reg_1148[29]_i_8_n_0 ;
  wire \sub_ln36_3_reg_1148[29]_i_9_n_0 ;
  wire \sub_ln36_3_reg_1148[31]_i_2_n_0 ;
  wire \sub_ln36_3_reg_1148[31]_i_3_n_0 ;
  wire \sub_ln36_3_reg_1148[31]_i_4_n_0 ;
  wire \sub_ln36_3_reg_1148[9]_i_2_n_0 ;
  wire \sub_ln36_3_reg_1148[9]_i_3_n_0 ;
  wire \sub_ln36_3_reg_1148[9]_i_4_n_0 ;
  wire \sub_ln36_3_reg_1148[9]_i_5_n_0 ;
  wire \sub_ln36_3_reg_1148[9]_i_6_n_0 ;
  wire \sub_ln36_3_reg_1148[9]_i_7_n_0 ;
  wire \sub_ln36_3_reg_1148_reg[13]_i_1_n_0 ;
  wire \sub_ln36_3_reg_1148_reg[13]_i_1_n_1 ;
  wire \sub_ln36_3_reg_1148_reg[13]_i_1_n_2 ;
  wire \sub_ln36_3_reg_1148_reg[13]_i_1_n_3 ;
  wire \sub_ln36_3_reg_1148_reg[17]_i_1_n_0 ;
  wire \sub_ln36_3_reg_1148_reg[17]_i_1_n_1 ;
  wire \sub_ln36_3_reg_1148_reg[17]_i_1_n_2 ;
  wire \sub_ln36_3_reg_1148_reg[17]_i_1_n_3 ;
  wire \sub_ln36_3_reg_1148_reg[21]_i_1_n_0 ;
  wire \sub_ln36_3_reg_1148_reg[21]_i_1_n_1 ;
  wire \sub_ln36_3_reg_1148_reg[21]_i_1_n_2 ;
  wire \sub_ln36_3_reg_1148_reg[21]_i_1_n_3 ;
  wire \sub_ln36_3_reg_1148_reg[25]_i_1_n_0 ;
  wire \sub_ln36_3_reg_1148_reg[25]_i_1_n_1 ;
  wire \sub_ln36_3_reg_1148_reg[25]_i_1_n_2 ;
  wire \sub_ln36_3_reg_1148_reg[25]_i_1_n_3 ;
  wire \sub_ln36_3_reg_1148_reg[29]_i_1_n_0 ;
  wire \sub_ln36_3_reg_1148_reg[29]_i_1_n_1 ;
  wire \sub_ln36_3_reg_1148_reg[29]_i_1_n_2 ;
  wire \sub_ln36_3_reg_1148_reg[29]_i_1_n_3 ;
  wire \sub_ln36_3_reg_1148_reg[31]_i_1_n_3 ;
  wire \sub_ln36_3_reg_1148_reg[9]_i_1_n_0 ;
  wire \sub_ln36_3_reg_1148_reg[9]_i_1_n_1 ;
  wire \sub_ln36_3_reg_1148_reg[9]_i_1_n_2 ;
  wire \sub_ln36_3_reg_1148_reg[9]_i_1_n_3 ;
  wire [31:2]sub_ln36_4_fu_655_p2;
  wire [31:2]sub_ln36_4_reg_1168;
  wire \sub_ln36_4_reg_1168[13]_i_2_n_0 ;
  wire \sub_ln36_4_reg_1168[13]_i_3_n_0 ;
  wire \sub_ln36_4_reg_1168[13]_i_4_n_0 ;
  wire \sub_ln36_4_reg_1168[13]_i_5_n_0 ;
  wire \sub_ln36_4_reg_1168[13]_i_6_n_0 ;
  wire \sub_ln36_4_reg_1168[13]_i_7_n_0 ;
  wire \sub_ln36_4_reg_1168[13]_i_8_n_0 ;
  wire \sub_ln36_4_reg_1168[13]_i_9_n_0 ;
  wire \sub_ln36_4_reg_1168[17]_i_2_n_0 ;
  wire \sub_ln36_4_reg_1168[17]_i_3_n_0 ;
  wire \sub_ln36_4_reg_1168[17]_i_4_n_0 ;
  wire \sub_ln36_4_reg_1168[17]_i_5_n_0 ;
  wire \sub_ln36_4_reg_1168[17]_i_6_n_0 ;
  wire \sub_ln36_4_reg_1168[17]_i_7_n_0 ;
  wire \sub_ln36_4_reg_1168[17]_i_8_n_0 ;
  wire \sub_ln36_4_reg_1168[17]_i_9_n_0 ;
  wire \sub_ln36_4_reg_1168[21]_i_2_n_0 ;
  wire \sub_ln36_4_reg_1168[21]_i_3_n_0 ;
  wire \sub_ln36_4_reg_1168[21]_i_4_n_0 ;
  wire \sub_ln36_4_reg_1168[21]_i_5_n_0 ;
  wire \sub_ln36_4_reg_1168[21]_i_6_n_0 ;
  wire \sub_ln36_4_reg_1168[21]_i_7_n_0 ;
  wire \sub_ln36_4_reg_1168[21]_i_8_n_0 ;
  wire \sub_ln36_4_reg_1168[21]_i_9_n_0 ;
  wire \sub_ln36_4_reg_1168[25]_i_2_n_0 ;
  wire \sub_ln36_4_reg_1168[25]_i_3_n_0 ;
  wire \sub_ln36_4_reg_1168[25]_i_4_n_0 ;
  wire \sub_ln36_4_reg_1168[25]_i_5_n_0 ;
  wire \sub_ln36_4_reg_1168[25]_i_6_n_0 ;
  wire \sub_ln36_4_reg_1168[25]_i_7_n_0 ;
  wire \sub_ln36_4_reg_1168[25]_i_8_n_0 ;
  wire \sub_ln36_4_reg_1168[25]_i_9_n_0 ;
  wire \sub_ln36_4_reg_1168[29]_i_2_n_0 ;
  wire \sub_ln36_4_reg_1168[29]_i_3_n_0 ;
  wire \sub_ln36_4_reg_1168[29]_i_4_n_0 ;
  wire \sub_ln36_4_reg_1168[29]_i_5_n_0 ;
  wire \sub_ln36_4_reg_1168[29]_i_6_n_0 ;
  wire \sub_ln36_4_reg_1168[29]_i_7_n_0 ;
  wire \sub_ln36_4_reg_1168[29]_i_8_n_0 ;
  wire \sub_ln36_4_reg_1168[29]_i_9_n_0 ;
  wire \sub_ln36_4_reg_1168[31]_i_2_n_0 ;
  wire \sub_ln36_4_reg_1168[31]_i_3_n_0 ;
  wire \sub_ln36_4_reg_1168[31]_i_4_n_0 ;
  wire \sub_ln36_4_reg_1168[5]_i_2_n_0 ;
  wire \sub_ln36_4_reg_1168[5]_i_3_n_0 ;
  wire \sub_ln36_4_reg_1168[5]_i_4_n_0 ;
  wire \sub_ln36_4_reg_1168[5]_i_5_n_0 ;
  wire \sub_ln36_4_reg_1168[5]_i_6_n_0 ;
  wire \sub_ln36_4_reg_1168[5]_i_7_n_0 ;
  wire \sub_ln36_4_reg_1168[9]_i_2_n_0 ;
  wire \sub_ln36_4_reg_1168[9]_i_3_n_0 ;
  wire \sub_ln36_4_reg_1168[9]_i_4_n_0 ;
  wire \sub_ln36_4_reg_1168[9]_i_5_n_0 ;
  wire \sub_ln36_4_reg_1168[9]_i_6_n_0 ;
  wire \sub_ln36_4_reg_1168[9]_i_7_n_0 ;
  wire \sub_ln36_4_reg_1168[9]_i_8_n_0 ;
  wire \sub_ln36_4_reg_1168[9]_i_9_n_0 ;
  wire \sub_ln36_4_reg_1168_reg[13]_i_1_n_0 ;
  wire \sub_ln36_4_reg_1168_reg[13]_i_1_n_1 ;
  wire \sub_ln36_4_reg_1168_reg[13]_i_1_n_2 ;
  wire \sub_ln36_4_reg_1168_reg[13]_i_1_n_3 ;
  wire \sub_ln36_4_reg_1168_reg[17]_i_1_n_0 ;
  wire \sub_ln36_4_reg_1168_reg[17]_i_1_n_1 ;
  wire \sub_ln36_4_reg_1168_reg[17]_i_1_n_2 ;
  wire \sub_ln36_4_reg_1168_reg[17]_i_1_n_3 ;
  wire \sub_ln36_4_reg_1168_reg[21]_i_1_n_0 ;
  wire \sub_ln36_4_reg_1168_reg[21]_i_1_n_1 ;
  wire \sub_ln36_4_reg_1168_reg[21]_i_1_n_2 ;
  wire \sub_ln36_4_reg_1168_reg[21]_i_1_n_3 ;
  wire \sub_ln36_4_reg_1168_reg[25]_i_1_n_0 ;
  wire \sub_ln36_4_reg_1168_reg[25]_i_1_n_1 ;
  wire \sub_ln36_4_reg_1168_reg[25]_i_1_n_2 ;
  wire \sub_ln36_4_reg_1168_reg[25]_i_1_n_3 ;
  wire \sub_ln36_4_reg_1168_reg[29]_i_1_n_0 ;
  wire \sub_ln36_4_reg_1168_reg[29]_i_1_n_1 ;
  wire \sub_ln36_4_reg_1168_reg[29]_i_1_n_2 ;
  wire \sub_ln36_4_reg_1168_reg[29]_i_1_n_3 ;
  wire \sub_ln36_4_reg_1168_reg[31]_i_1_n_3 ;
  wire \sub_ln36_4_reg_1168_reg[5]_i_1_n_0 ;
  wire \sub_ln36_4_reg_1168_reg[5]_i_1_n_1 ;
  wire \sub_ln36_4_reg_1168_reg[5]_i_1_n_2 ;
  wire \sub_ln36_4_reg_1168_reg[5]_i_1_n_3 ;
  wire \sub_ln36_4_reg_1168_reg[9]_i_1_n_0 ;
  wire \sub_ln36_4_reg_1168_reg[9]_i_1_n_1 ;
  wire \sub_ln36_4_reg_1168_reg[9]_i_1_n_2 ;
  wire \sub_ln36_4_reg_1168_reg[9]_i_1_n_3 ;
  wire [31:2]sub_ln36_6_fu_676_p22_out;
  wire [31:2]sub_ln36_6_reg_1173;
  wire \sub_ln36_6_reg_1173[13]_i_2_n_0 ;
  wire \sub_ln36_6_reg_1173[13]_i_3_n_0 ;
  wire \sub_ln36_6_reg_1173[13]_i_4_n_0 ;
  wire \sub_ln36_6_reg_1173[13]_i_5_n_0 ;
  wire \sub_ln36_6_reg_1173[13]_i_6_n_0 ;
  wire \sub_ln36_6_reg_1173[13]_i_7_n_0 ;
  wire \sub_ln36_6_reg_1173[13]_i_8_n_0 ;
  wire \sub_ln36_6_reg_1173[13]_i_9_n_0 ;
  wire \sub_ln36_6_reg_1173[17]_i_2_n_0 ;
  wire \sub_ln36_6_reg_1173[17]_i_3_n_0 ;
  wire \sub_ln36_6_reg_1173[17]_i_4_n_0 ;
  wire \sub_ln36_6_reg_1173[17]_i_5_n_0 ;
  wire \sub_ln36_6_reg_1173[17]_i_6_n_0 ;
  wire \sub_ln36_6_reg_1173[17]_i_7_n_0 ;
  wire \sub_ln36_6_reg_1173[17]_i_8_n_0 ;
  wire \sub_ln36_6_reg_1173[17]_i_9_n_0 ;
  wire \sub_ln36_6_reg_1173[21]_i_2_n_0 ;
  wire \sub_ln36_6_reg_1173[21]_i_3_n_0 ;
  wire \sub_ln36_6_reg_1173[21]_i_4_n_0 ;
  wire \sub_ln36_6_reg_1173[21]_i_5_n_0 ;
  wire \sub_ln36_6_reg_1173[21]_i_6_n_0 ;
  wire \sub_ln36_6_reg_1173[21]_i_7_n_0 ;
  wire \sub_ln36_6_reg_1173[21]_i_8_n_0 ;
  wire \sub_ln36_6_reg_1173[21]_i_9_n_0 ;
  wire \sub_ln36_6_reg_1173[25]_i_2_n_0 ;
  wire \sub_ln36_6_reg_1173[25]_i_3_n_0 ;
  wire \sub_ln36_6_reg_1173[25]_i_4_n_0 ;
  wire \sub_ln36_6_reg_1173[25]_i_5_n_0 ;
  wire \sub_ln36_6_reg_1173[25]_i_6_n_0 ;
  wire \sub_ln36_6_reg_1173[25]_i_7_n_0 ;
  wire \sub_ln36_6_reg_1173[25]_i_8_n_0 ;
  wire \sub_ln36_6_reg_1173[25]_i_9_n_0 ;
  wire \sub_ln36_6_reg_1173[29]_i_2_n_0 ;
  wire \sub_ln36_6_reg_1173[29]_i_3_n_0 ;
  wire \sub_ln36_6_reg_1173[29]_i_4_n_0 ;
  wire \sub_ln36_6_reg_1173[29]_i_5_n_0 ;
  wire \sub_ln36_6_reg_1173[29]_i_6_n_0 ;
  wire \sub_ln36_6_reg_1173[29]_i_7_n_0 ;
  wire \sub_ln36_6_reg_1173[29]_i_8_n_0 ;
  wire \sub_ln36_6_reg_1173[29]_i_9_n_0 ;
  wire \sub_ln36_6_reg_1173[31]_i_2_n_0 ;
  wire \sub_ln36_6_reg_1173[31]_i_3_n_0 ;
  wire \sub_ln36_6_reg_1173[31]_i_4_n_0 ;
  wire \sub_ln36_6_reg_1173[5]_i_2_n_0 ;
  wire \sub_ln36_6_reg_1173[5]_i_3_n_0 ;
  wire \sub_ln36_6_reg_1173[5]_i_4_n_0 ;
  wire \sub_ln36_6_reg_1173[5]_i_5_n_0 ;
  wire \sub_ln36_6_reg_1173[5]_i_6_n_0 ;
  wire \sub_ln36_6_reg_1173[5]_i_7_n_0 ;
  wire \sub_ln36_6_reg_1173[9]_i_2_n_0 ;
  wire \sub_ln36_6_reg_1173[9]_i_3_n_0 ;
  wire \sub_ln36_6_reg_1173[9]_i_4_n_0 ;
  wire \sub_ln36_6_reg_1173[9]_i_5_n_0 ;
  wire \sub_ln36_6_reg_1173[9]_i_6_n_0 ;
  wire \sub_ln36_6_reg_1173[9]_i_7_n_0 ;
  wire \sub_ln36_6_reg_1173[9]_i_8_n_0 ;
  wire \sub_ln36_6_reg_1173[9]_i_9_n_0 ;
  wire \sub_ln36_6_reg_1173_reg[13]_i_1_n_0 ;
  wire \sub_ln36_6_reg_1173_reg[13]_i_1_n_1 ;
  wire \sub_ln36_6_reg_1173_reg[13]_i_1_n_2 ;
  wire \sub_ln36_6_reg_1173_reg[13]_i_1_n_3 ;
  wire \sub_ln36_6_reg_1173_reg[17]_i_1_n_0 ;
  wire \sub_ln36_6_reg_1173_reg[17]_i_1_n_1 ;
  wire \sub_ln36_6_reg_1173_reg[17]_i_1_n_2 ;
  wire \sub_ln36_6_reg_1173_reg[17]_i_1_n_3 ;
  wire \sub_ln36_6_reg_1173_reg[21]_i_1_n_0 ;
  wire \sub_ln36_6_reg_1173_reg[21]_i_1_n_1 ;
  wire \sub_ln36_6_reg_1173_reg[21]_i_1_n_2 ;
  wire \sub_ln36_6_reg_1173_reg[21]_i_1_n_3 ;
  wire \sub_ln36_6_reg_1173_reg[25]_i_1_n_0 ;
  wire \sub_ln36_6_reg_1173_reg[25]_i_1_n_1 ;
  wire \sub_ln36_6_reg_1173_reg[25]_i_1_n_2 ;
  wire \sub_ln36_6_reg_1173_reg[25]_i_1_n_3 ;
  wire \sub_ln36_6_reg_1173_reg[29]_i_1_n_0 ;
  wire \sub_ln36_6_reg_1173_reg[29]_i_1_n_1 ;
  wire \sub_ln36_6_reg_1173_reg[29]_i_1_n_2 ;
  wire \sub_ln36_6_reg_1173_reg[29]_i_1_n_3 ;
  wire \sub_ln36_6_reg_1173_reg[31]_i_1_n_3 ;
  wire \sub_ln36_6_reg_1173_reg[5]_i_1_n_0 ;
  wire \sub_ln36_6_reg_1173_reg[5]_i_1_n_1 ;
  wire \sub_ln36_6_reg_1173_reg[5]_i_1_n_2 ;
  wire \sub_ln36_6_reg_1173_reg[5]_i_1_n_3 ;
  wire \sub_ln36_6_reg_1173_reg[9]_i_1_n_0 ;
  wire \sub_ln36_6_reg_1173_reg[9]_i_1_n_1 ;
  wire \sub_ln36_6_reg_1173_reg[9]_i_1_n_2 ;
  wire \sub_ln36_6_reg_1173_reg[9]_i_1_n_3 ;
  wire [31:10]sub_ln36_8_fu_596_p21_out;
  wire [31:10]sub_ln36_8_reg_1158;
  wire \sub_ln36_8_reg_1158[12]_i_2_n_0 ;
  wire \sub_ln36_8_reg_1158[12]_i_3_n_0 ;
  wire \sub_ln36_8_reg_1158[12]_i_4_n_0 ;
  wire \sub_ln36_8_reg_1158[16]_i_2_n_0 ;
  wire \sub_ln36_8_reg_1158[16]_i_3_n_0 ;
  wire \sub_ln36_8_reg_1158[16]_i_4_n_0 ;
  wire \sub_ln36_8_reg_1158[16]_i_5_n_0 ;
  wire \sub_ln36_8_reg_1158[16]_i_6_n_0 ;
  wire \sub_ln36_8_reg_1158[16]_i_7_n_0 ;
  wire \sub_ln36_8_reg_1158[16]_i_8_n_0 ;
  wire \sub_ln36_8_reg_1158[16]_i_9_n_0 ;
  wire \sub_ln36_8_reg_1158[20]_i_2_n_0 ;
  wire \sub_ln36_8_reg_1158[20]_i_3_n_0 ;
  wire \sub_ln36_8_reg_1158[20]_i_4_n_0 ;
  wire \sub_ln36_8_reg_1158[20]_i_5_n_0 ;
  wire \sub_ln36_8_reg_1158[20]_i_6_n_0 ;
  wire \sub_ln36_8_reg_1158[20]_i_7_n_0 ;
  wire \sub_ln36_8_reg_1158[20]_i_8_n_0 ;
  wire \sub_ln36_8_reg_1158[20]_i_9_n_0 ;
  wire \sub_ln36_8_reg_1158[24]_i_2_n_0 ;
  wire \sub_ln36_8_reg_1158[24]_i_3_n_0 ;
  wire \sub_ln36_8_reg_1158[24]_i_4_n_0 ;
  wire \sub_ln36_8_reg_1158[24]_i_5_n_0 ;
  wire \sub_ln36_8_reg_1158[24]_i_6_n_0 ;
  wire \sub_ln36_8_reg_1158[24]_i_7_n_0 ;
  wire \sub_ln36_8_reg_1158[24]_i_8_n_0 ;
  wire \sub_ln36_8_reg_1158[24]_i_9_n_0 ;
  wire \sub_ln36_8_reg_1158[28]_i_2_n_0 ;
  wire \sub_ln36_8_reg_1158[28]_i_3_n_0 ;
  wire \sub_ln36_8_reg_1158[28]_i_4_n_0 ;
  wire \sub_ln36_8_reg_1158[28]_i_5_n_0 ;
  wire \sub_ln36_8_reg_1158[28]_i_6_n_0 ;
  wire \sub_ln36_8_reg_1158[28]_i_7_n_0 ;
  wire \sub_ln36_8_reg_1158[28]_i_8_n_0 ;
  wire \sub_ln36_8_reg_1158[28]_i_9_n_0 ;
  wire \sub_ln36_8_reg_1158[31]_i_2_n_0 ;
  wire \sub_ln36_8_reg_1158[31]_i_3_n_0 ;
  wire \sub_ln36_8_reg_1158[31]_i_4_n_0 ;
  wire \sub_ln36_8_reg_1158[31]_i_5_n_0 ;
  wire \sub_ln36_8_reg_1158[31]_i_6_n_0 ;
  wire \sub_ln36_8_reg_1158_reg[12]_i_1_n_0 ;
  wire \sub_ln36_8_reg_1158_reg[12]_i_1_n_1 ;
  wire \sub_ln36_8_reg_1158_reg[12]_i_1_n_2 ;
  wire \sub_ln36_8_reg_1158_reg[12]_i_1_n_3 ;
  wire \sub_ln36_8_reg_1158_reg[16]_i_1_n_0 ;
  wire \sub_ln36_8_reg_1158_reg[16]_i_1_n_1 ;
  wire \sub_ln36_8_reg_1158_reg[16]_i_1_n_2 ;
  wire \sub_ln36_8_reg_1158_reg[16]_i_1_n_3 ;
  wire \sub_ln36_8_reg_1158_reg[20]_i_1_n_0 ;
  wire \sub_ln36_8_reg_1158_reg[20]_i_1_n_1 ;
  wire \sub_ln36_8_reg_1158_reg[20]_i_1_n_2 ;
  wire \sub_ln36_8_reg_1158_reg[20]_i_1_n_3 ;
  wire \sub_ln36_8_reg_1158_reg[24]_i_1_n_0 ;
  wire \sub_ln36_8_reg_1158_reg[24]_i_1_n_1 ;
  wire \sub_ln36_8_reg_1158_reg[24]_i_1_n_2 ;
  wire \sub_ln36_8_reg_1158_reg[24]_i_1_n_3 ;
  wire \sub_ln36_8_reg_1158_reg[28]_i_1_n_0 ;
  wire \sub_ln36_8_reg_1158_reg[28]_i_1_n_1 ;
  wire \sub_ln36_8_reg_1158_reg[28]_i_1_n_2 ;
  wire \sub_ln36_8_reg_1158_reg[28]_i_1_n_3 ;
  wire \sub_ln36_8_reg_1158_reg[31]_i_1_n_2 ;
  wire \sub_ln36_8_reg_1158_reg[31]_i_1_n_3 ;
  wire [63:49]sub_ln36_fu_838_p2;
  wire [14:1]sub_ln37_1_fu_920_p2;
  wire [63:49]sub_ln37_fu_885_p2;
  wire [14:1]sub_ln38_1_fu_967_p2;
  wire [31:3]sub_ln38_3_fu_739_p20_out;
  wire [31:2]sub_ln38_3_reg_1198;
  wire \sub_ln38_3_reg_1198[10]_i_2_n_0 ;
  wire \sub_ln38_3_reg_1198[10]_i_3_n_0 ;
  wire \sub_ln38_3_reg_1198[10]_i_4_n_0 ;
  wire \sub_ln38_3_reg_1198[10]_i_5_n_0 ;
  wire \sub_ln38_3_reg_1198[10]_i_6_n_0 ;
  wire \sub_ln38_3_reg_1198[10]_i_7_n_0 ;
  wire \sub_ln38_3_reg_1198[10]_i_8_n_0 ;
  wire \sub_ln38_3_reg_1198[10]_i_9_n_0 ;
  wire \sub_ln38_3_reg_1198[14]_i_2_n_0 ;
  wire \sub_ln38_3_reg_1198[14]_i_3_n_0 ;
  wire \sub_ln38_3_reg_1198[14]_i_4_n_0 ;
  wire \sub_ln38_3_reg_1198[14]_i_5_n_0 ;
  wire \sub_ln38_3_reg_1198[14]_i_6_n_0 ;
  wire \sub_ln38_3_reg_1198[14]_i_7_n_0 ;
  wire \sub_ln38_3_reg_1198[14]_i_8_n_0 ;
  wire \sub_ln38_3_reg_1198[14]_i_9_n_0 ;
  wire \sub_ln38_3_reg_1198[18]_i_10_n_0 ;
  wire \sub_ln38_3_reg_1198[18]_i_2_n_0 ;
  wire \sub_ln38_3_reg_1198[18]_i_3_n_0 ;
  wire \sub_ln38_3_reg_1198[18]_i_4_n_0 ;
  wire \sub_ln38_3_reg_1198[18]_i_5_n_0 ;
  wire \sub_ln38_3_reg_1198[18]_i_6_n_0 ;
  wire \sub_ln38_3_reg_1198[18]_i_7_n_0 ;
  wire \sub_ln38_3_reg_1198[18]_i_8_n_0 ;
  wire \sub_ln38_3_reg_1198[18]_i_9_n_0 ;
  wire \sub_ln38_3_reg_1198[22]_i_10_n_0 ;
  wire \sub_ln38_3_reg_1198[22]_i_11_n_0 ;
  wire \sub_ln38_3_reg_1198[22]_i_12_n_0 ;
  wire \sub_ln38_3_reg_1198[22]_i_13_n_0 ;
  wire \sub_ln38_3_reg_1198[22]_i_2_n_0 ;
  wire \sub_ln38_3_reg_1198[22]_i_3_n_0 ;
  wire \sub_ln38_3_reg_1198[22]_i_4_n_0 ;
  wire \sub_ln38_3_reg_1198[22]_i_5_n_0 ;
  wire \sub_ln38_3_reg_1198[22]_i_6_n_0 ;
  wire \sub_ln38_3_reg_1198[22]_i_7_n_0 ;
  wire \sub_ln38_3_reg_1198[22]_i_8_n_0 ;
  wire \sub_ln38_3_reg_1198[22]_i_9_n_0 ;
  wire \sub_ln38_3_reg_1198[26]_i_10_n_0 ;
  wire \sub_ln38_3_reg_1198[26]_i_11_n_0 ;
  wire \sub_ln38_3_reg_1198[26]_i_12_n_0 ;
  wire \sub_ln38_3_reg_1198[26]_i_13_n_0 ;
  wire \sub_ln38_3_reg_1198[26]_i_2_n_0 ;
  wire \sub_ln38_3_reg_1198[26]_i_3_n_0 ;
  wire \sub_ln38_3_reg_1198[26]_i_4_n_0 ;
  wire \sub_ln38_3_reg_1198[26]_i_5_n_0 ;
  wire \sub_ln38_3_reg_1198[26]_i_6_n_0 ;
  wire \sub_ln38_3_reg_1198[26]_i_7_n_0 ;
  wire \sub_ln38_3_reg_1198[26]_i_8_n_0 ;
  wire \sub_ln38_3_reg_1198[26]_i_9_n_0 ;
  wire \sub_ln38_3_reg_1198[30]_i_10_n_0 ;
  wire \sub_ln38_3_reg_1198[30]_i_11_n_0 ;
  wire \sub_ln38_3_reg_1198[30]_i_12_n_0 ;
  wire \sub_ln38_3_reg_1198[30]_i_13_n_0 ;
  wire \sub_ln38_3_reg_1198[30]_i_14_n_0 ;
  wire \sub_ln38_3_reg_1198[30]_i_2_n_0 ;
  wire \sub_ln38_3_reg_1198[30]_i_3_n_0 ;
  wire \sub_ln38_3_reg_1198[30]_i_4_n_0 ;
  wire \sub_ln38_3_reg_1198[30]_i_5_n_0 ;
  wire \sub_ln38_3_reg_1198[30]_i_6_n_0 ;
  wire \sub_ln38_3_reg_1198[30]_i_7_n_0 ;
  wire \sub_ln38_3_reg_1198[30]_i_8_n_0 ;
  wire \sub_ln38_3_reg_1198[30]_i_9_n_0 ;
  wire \sub_ln38_3_reg_1198[31]_i_2_n_0 ;
  wire \sub_ln38_3_reg_1198[31]_i_3_n_0 ;
  wire \sub_ln38_3_reg_1198[31]_i_4_n_0 ;
  wire \sub_ln38_3_reg_1198[6]_i_4_n_0 ;
  wire \sub_ln38_3_reg_1198[6]_i_5_n_0 ;
  wire \sub_ln38_3_reg_1198[6]_i_6_n_0 ;
  wire \sub_ln38_3_reg_1198_reg[10]_i_1_n_0 ;
  wire \sub_ln38_3_reg_1198_reg[10]_i_1_n_1 ;
  wire \sub_ln38_3_reg_1198_reg[10]_i_1_n_2 ;
  wire \sub_ln38_3_reg_1198_reg[10]_i_1_n_3 ;
  wire \sub_ln38_3_reg_1198_reg[14]_i_1_n_0 ;
  wire \sub_ln38_3_reg_1198_reg[14]_i_1_n_1 ;
  wire \sub_ln38_3_reg_1198_reg[14]_i_1_n_2 ;
  wire \sub_ln38_3_reg_1198_reg[14]_i_1_n_3 ;
  wire \sub_ln38_3_reg_1198_reg[18]_i_1_n_0 ;
  wire \sub_ln38_3_reg_1198_reg[18]_i_1_n_1 ;
  wire \sub_ln38_3_reg_1198_reg[18]_i_1_n_2 ;
  wire \sub_ln38_3_reg_1198_reg[18]_i_1_n_3 ;
  wire \sub_ln38_3_reg_1198_reg[22]_i_1_n_0 ;
  wire \sub_ln38_3_reg_1198_reg[22]_i_1_n_1 ;
  wire \sub_ln38_3_reg_1198_reg[22]_i_1_n_2 ;
  wire \sub_ln38_3_reg_1198_reg[22]_i_1_n_3 ;
  wire \sub_ln38_3_reg_1198_reg[26]_i_1_n_0 ;
  wire \sub_ln38_3_reg_1198_reg[26]_i_1_n_1 ;
  wire \sub_ln38_3_reg_1198_reg[26]_i_1_n_2 ;
  wire \sub_ln38_3_reg_1198_reg[26]_i_1_n_3 ;
  wire \sub_ln38_3_reg_1198_reg[30]_i_1_n_0 ;
  wire \sub_ln38_3_reg_1198_reg[30]_i_1_n_1 ;
  wire \sub_ln38_3_reg_1198_reg[30]_i_1_n_2 ;
  wire \sub_ln38_3_reg_1198_reg[30]_i_1_n_3 ;
  wire \sub_ln38_3_reg_1198_reg[6]_i_1_n_0 ;
  wire \sub_ln38_3_reg_1198_reg[6]_i_1_n_1 ;
  wire \sub_ln38_3_reg_1198_reg[6]_i_1_n_2 ;
  wire \sub_ln38_3_reg_1198_reg[6]_i_1_n_3 ;
  wire [63:49]sub_ln38_fu_932_p2;
  wire [15:15]tmp_1_cast1_reg_1267;
  wire \tmp_1_reg_1229_pp0_iter5_reg_reg[0]_srl2_n_0 ;
  wire tmp_1_reg_1229_pp0_iter6_reg;
  wire \tmp_2_reg_1240_pp0_iter5_reg_reg[0]_srl2_n_0 ;
  wire tmp_2_reg_1240_pp0_iter6_reg;
  wire [15:15]tmp_3_cast2_reg_1278;
  wire [15:15]tmp_5_cast3_reg_1289;
  wire \tmp_reg_1218_pp0_iter5_reg_reg[0]_srl2_n_0 ;
  wire tmp_reg_1218_pp0_iter6_reg;
  wire [15:0]u_fu_926_p3;
  wire \u_reg_1299[0]_i_10_n_0 ;
  wire \u_reg_1299[0]_i_11_n_0 ;
  wire \u_reg_1299[0]_i_12_n_0 ;
  wire \u_reg_1299[0]_i_14_n_0 ;
  wire \u_reg_1299[0]_i_15_n_0 ;
  wire \u_reg_1299[0]_i_16_n_0 ;
  wire \u_reg_1299[0]_i_17_n_0 ;
  wire \u_reg_1299[0]_i_19_n_0 ;
  wire \u_reg_1299[0]_i_20_n_0 ;
  wire \u_reg_1299[0]_i_21_n_0 ;
  wire \u_reg_1299[0]_i_22_n_0 ;
  wire \u_reg_1299[0]_i_24_n_0 ;
  wire \u_reg_1299[0]_i_25_n_0 ;
  wire \u_reg_1299[0]_i_26_n_0 ;
  wire \u_reg_1299[0]_i_27_n_0 ;
  wire \u_reg_1299[0]_i_29_n_0 ;
  wire \u_reg_1299[0]_i_30_n_0 ;
  wire \u_reg_1299[0]_i_31_n_0 ;
  wire \u_reg_1299[0]_i_32_n_0 ;
  wire \u_reg_1299[0]_i_34_n_0 ;
  wire \u_reg_1299[0]_i_35_n_0 ;
  wire \u_reg_1299[0]_i_36_n_0 ;
  wire \u_reg_1299[0]_i_37_n_0 ;
  wire \u_reg_1299[0]_i_39_n_0 ;
  wire \u_reg_1299[0]_i_40_n_0 ;
  wire \u_reg_1299[0]_i_41_n_0 ;
  wire \u_reg_1299[0]_i_42_n_0 ;
  wire \u_reg_1299[0]_i_44_n_0 ;
  wire \u_reg_1299[0]_i_45_n_0 ;
  wire \u_reg_1299[0]_i_46_n_0 ;
  wire \u_reg_1299[0]_i_47_n_0 ;
  wire \u_reg_1299[0]_i_49_n_0 ;
  wire \u_reg_1299[0]_i_4_n_0 ;
  wire \u_reg_1299[0]_i_50_n_0 ;
  wire \u_reg_1299[0]_i_51_n_0 ;
  wire \u_reg_1299[0]_i_52_n_0 ;
  wire \u_reg_1299[0]_i_54_n_0 ;
  wire \u_reg_1299[0]_i_55_n_0 ;
  wire \u_reg_1299[0]_i_56_n_0 ;
  wire \u_reg_1299[0]_i_57_n_0 ;
  wire \u_reg_1299[0]_i_59_n_0 ;
  wire \u_reg_1299[0]_i_5_n_0 ;
  wire \u_reg_1299[0]_i_60_n_0 ;
  wire \u_reg_1299[0]_i_61_n_0 ;
  wire \u_reg_1299[0]_i_62_n_0 ;
  wire \u_reg_1299[0]_i_63_n_0 ;
  wire \u_reg_1299[0]_i_64_n_0 ;
  wire \u_reg_1299[0]_i_65_n_0 ;
  wire \u_reg_1299[0]_i_6_n_0 ;
  wire \u_reg_1299[0]_i_7_n_0 ;
  wire \u_reg_1299[0]_i_9_n_0 ;
  wire \u_reg_1299[12]_i_10_n_0 ;
  wire \u_reg_1299[12]_i_11_n_0 ;
  wire \u_reg_1299[12]_i_3_n_0 ;
  wire \u_reg_1299[12]_i_4_n_0 ;
  wire \u_reg_1299[12]_i_5_n_0 ;
  wire \u_reg_1299[12]_i_6_n_0 ;
  wire \u_reg_1299[12]_i_8_n_0 ;
  wire \u_reg_1299[12]_i_9_n_0 ;
  wire \u_reg_1299[15]_i_3_n_0 ;
  wire \u_reg_1299[15]_i_4_n_0 ;
  wire \u_reg_1299[15]_i_6_n_0 ;
  wire \u_reg_1299[15]_i_7_n_0 ;
  wire \u_reg_1299[15]_i_8_n_0 ;
  wire \u_reg_1299[15]_i_9_n_0 ;
  wire \u_reg_1299[4]_i_3_n_0 ;
  wire \u_reg_1299[4]_i_4_n_0 ;
  wire \u_reg_1299[4]_i_5_n_0 ;
  wire \u_reg_1299[4]_i_6_n_0 ;
  wire \u_reg_1299[4]_i_7_n_0 ;
  wire \u_reg_1299[8]_i_10_n_0 ;
  wire \u_reg_1299[8]_i_11_n_0 ;
  wire \u_reg_1299[8]_i_3_n_0 ;
  wire \u_reg_1299[8]_i_4_n_0 ;
  wire \u_reg_1299[8]_i_5_n_0 ;
  wire \u_reg_1299[8]_i_6_n_0 ;
  wire \u_reg_1299[8]_i_8_n_0 ;
  wire \u_reg_1299[8]_i_9_n_0 ;
  wire \u_reg_1299_reg[0]_i_13_n_0 ;
  wire \u_reg_1299_reg[0]_i_13_n_1 ;
  wire \u_reg_1299_reg[0]_i_13_n_2 ;
  wire \u_reg_1299_reg[0]_i_13_n_3 ;
  wire \u_reg_1299_reg[0]_i_18_n_0 ;
  wire \u_reg_1299_reg[0]_i_18_n_1 ;
  wire \u_reg_1299_reg[0]_i_18_n_2 ;
  wire \u_reg_1299_reg[0]_i_18_n_3 ;
  wire \u_reg_1299_reg[0]_i_23_n_0 ;
  wire \u_reg_1299_reg[0]_i_23_n_1 ;
  wire \u_reg_1299_reg[0]_i_23_n_2 ;
  wire \u_reg_1299_reg[0]_i_23_n_3 ;
  wire \u_reg_1299_reg[0]_i_28_n_0 ;
  wire \u_reg_1299_reg[0]_i_28_n_1 ;
  wire \u_reg_1299_reg[0]_i_28_n_2 ;
  wire \u_reg_1299_reg[0]_i_28_n_3 ;
  wire \u_reg_1299_reg[0]_i_2_n_0 ;
  wire \u_reg_1299_reg[0]_i_2_n_1 ;
  wire \u_reg_1299_reg[0]_i_2_n_2 ;
  wire \u_reg_1299_reg[0]_i_2_n_3 ;
  wire \u_reg_1299_reg[0]_i_33_n_0 ;
  wire \u_reg_1299_reg[0]_i_33_n_1 ;
  wire \u_reg_1299_reg[0]_i_33_n_2 ;
  wire \u_reg_1299_reg[0]_i_33_n_3 ;
  wire \u_reg_1299_reg[0]_i_38_n_0 ;
  wire \u_reg_1299_reg[0]_i_38_n_1 ;
  wire \u_reg_1299_reg[0]_i_38_n_2 ;
  wire \u_reg_1299_reg[0]_i_38_n_3 ;
  wire \u_reg_1299_reg[0]_i_3_n_0 ;
  wire \u_reg_1299_reg[0]_i_3_n_1 ;
  wire \u_reg_1299_reg[0]_i_3_n_2 ;
  wire \u_reg_1299_reg[0]_i_3_n_3 ;
  wire \u_reg_1299_reg[0]_i_43_n_0 ;
  wire \u_reg_1299_reg[0]_i_43_n_1 ;
  wire \u_reg_1299_reg[0]_i_43_n_2 ;
  wire \u_reg_1299_reg[0]_i_43_n_3 ;
  wire \u_reg_1299_reg[0]_i_48_n_0 ;
  wire \u_reg_1299_reg[0]_i_48_n_1 ;
  wire \u_reg_1299_reg[0]_i_48_n_2 ;
  wire \u_reg_1299_reg[0]_i_48_n_3 ;
  wire \u_reg_1299_reg[0]_i_53_n_0 ;
  wire \u_reg_1299_reg[0]_i_53_n_1 ;
  wire \u_reg_1299_reg[0]_i_53_n_2 ;
  wire \u_reg_1299_reg[0]_i_53_n_3 ;
  wire \u_reg_1299_reg[0]_i_58_n_0 ;
  wire \u_reg_1299_reg[0]_i_58_n_1 ;
  wire \u_reg_1299_reg[0]_i_58_n_2 ;
  wire \u_reg_1299_reg[0]_i_58_n_3 ;
  wire \u_reg_1299_reg[0]_i_8_n_0 ;
  wire \u_reg_1299_reg[0]_i_8_n_1 ;
  wire \u_reg_1299_reg[0]_i_8_n_2 ;
  wire \u_reg_1299_reg[0]_i_8_n_3 ;
  wire \u_reg_1299_reg[12]_i_2_n_0 ;
  wire \u_reg_1299_reg[12]_i_2_n_1 ;
  wire \u_reg_1299_reg[12]_i_2_n_2 ;
  wire \u_reg_1299_reg[12]_i_2_n_3 ;
  wire \u_reg_1299_reg[12]_i_7_n_0 ;
  wire \u_reg_1299_reg[12]_i_7_n_1 ;
  wire \u_reg_1299_reg[12]_i_7_n_2 ;
  wire \u_reg_1299_reg[12]_i_7_n_3 ;
  wire [14:0]\u_reg_1299_reg[14]_0 ;
  wire [15:0]\u_reg_1299_reg[15]_0 ;
  wire \u_reg_1299_reg[15]_i_2_n_1 ;
  wire \u_reg_1299_reg[15]_i_2_n_3 ;
  wire \u_reg_1299_reg[15]_i_5_n_1 ;
  wire \u_reg_1299_reg[15]_i_5_n_2 ;
  wire \u_reg_1299_reg[15]_i_5_n_3 ;
  wire \u_reg_1299_reg[4]_i_2_n_0 ;
  wire \u_reg_1299_reg[4]_i_2_n_1 ;
  wire \u_reg_1299_reg[4]_i_2_n_2 ;
  wire \u_reg_1299_reg[4]_i_2_n_3 ;
  wire \u_reg_1299_reg[8]_i_2_n_0 ;
  wire \u_reg_1299_reg[8]_i_2_n_1 ;
  wire \u_reg_1299_reg[8]_i_2_n_2 ;
  wire \u_reg_1299_reg[8]_i_2_n_3 ;
  wire \u_reg_1299_reg[8]_i_7_n_0 ;
  wire \u_reg_1299_reg[8]_i_7_n_1 ;
  wire \u_reg_1299_reg[8]_i_7_n_2 ;
  wire \u_reg_1299_reg[8]_i_7_n_3 ;
  wire [15:0]v_fu_973_p3;
  wire \v_reg_1304[0]_i_10_n_0 ;
  wire \v_reg_1304[0]_i_11_n_0 ;
  wire \v_reg_1304[0]_i_12_n_0 ;
  wire \v_reg_1304[0]_i_14_n_0 ;
  wire \v_reg_1304[0]_i_15_n_0 ;
  wire \v_reg_1304[0]_i_16_n_0 ;
  wire \v_reg_1304[0]_i_17_n_0 ;
  wire \v_reg_1304[0]_i_19_n_0 ;
  wire \v_reg_1304[0]_i_20_n_0 ;
  wire \v_reg_1304[0]_i_21_n_0 ;
  wire \v_reg_1304[0]_i_22_n_0 ;
  wire \v_reg_1304[0]_i_24_n_0 ;
  wire \v_reg_1304[0]_i_25_n_0 ;
  wire \v_reg_1304[0]_i_26_n_0 ;
  wire \v_reg_1304[0]_i_27_n_0 ;
  wire \v_reg_1304[0]_i_29_n_0 ;
  wire \v_reg_1304[0]_i_30_n_0 ;
  wire \v_reg_1304[0]_i_31_n_0 ;
  wire \v_reg_1304[0]_i_32_n_0 ;
  wire \v_reg_1304[0]_i_34_n_0 ;
  wire \v_reg_1304[0]_i_35_n_0 ;
  wire \v_reg_1304[0]_i_36_n_0 ;
  wire \v_reg_1304[0]_i_37_n_0 ;
  wire \v_reg_1304[0]_i_39_n_0 ;
  wire \v_reg_1304[0]_i_40_n_0 ;
  wire \v_reg_1304[0]_i_41_n_0 ;
  wire \v_reg_1304[0]_i_42_n_0 ;
  wire \v_reg_1304[0]_i_44_n_0 ;
  wire \v_reg_1304[0]_i_45_n_0 ;
  wire \v_reg_1304[0]_i_46_n_0 ;
  wire \v_reg_1304[0]_i_47_n_0 ;
  wire \v_reg_1304[0]_i_49_n_0 ;
  wire \v_reg_1304[0]_i_4_n_0 ;
  wire \v_reg_1304[0]_i_50_n_0 ;
  wire \v_reg_1304[0]_i_51_n_0 ;
  wire \v_reg_1304[0]_i_52_n_0 ;
  wire \v_reg_1304[0]_i_54_n_0 ;
  wire \v_reg_1304[0]_i_55_n_0 ;
  wire \v_reg_1304[0]_i_56_n_0 ;
  wire \v_reg_1304[0]_i_57_n_0 ;
  wire \v_reg_1304[0]_i_59_n_0 ;
  wire \v_reg_1304[0]_i_5_n_0 ;
  wire \v_reg_1304[0]_i_60_n_0 ;
  wire \v_reg_1304[0]_i_61_n_0 ;
  wire \v_reg_1304[0]_i_62_n_0 ;
  wire \v_reg_1304[0]_i_63_n_0 ;
  wire \v_reg_1304[0]_i_64_n_0 ;
  wire \v_reg_1304[0]_i_65_n_0 ;
  wire \v_reg_1304[0]_i_6_n_0 ;
  wire \v_reg_1304[0]_i_7_n_0 ;
  wire \v_reg_1304[0]_i_9_n_0 ;
  wire \v_reg_1304[12]_i_10_n_0 ;
  wire \v_reg_1304[12]_i_11_n_0 ;
  wire \v_reg_1304[12]_i_3_n_0 ;
  wire \v_reg_1304[12]_i_4_n_0 ;
  wire \v_reg_1304[12]_i_5_n_0 ;
  wire \v_reg_1304[12]_i_6_n_0 ;
  wire \v_reg_1304[12]_i_8_n_0 ;
  wire \v_reg_1304[12]_i_9_n_0 ;
  wire \v_reg_1304[15]_i_3_n_0 ;
  wire \v_reg_1304[15]_i_4_n_0 ;
  wire \v_reg_1304[15]_i_6_n_0 ;
  wire \v_reg_1304[15]_i_7_n_0 ;
  wire \v_reg_1304[15]_i_8_n_0 ;
  wire \v_reg_1304[15]_i_9_n_0 ;
  wire \v_reg_1304[4]_i_3_n_0 ;
  wire \v_reg_1304[4]_i_4_n_0 ;
  wire \v_reg_1304[4]_i_5_n_0 ;
  wire \v_reg_1304[4]_i_6_n_0 ;
  wire \v_reg_1304[4]_i_7_n_0 ;
  wire \v_reg_1304[8]_i_10_n_0 ;
  wire \v_reg_1304[8]_i_11_n_0 ;
  wire \v_reg_1304[8]_i_3_n_0 ;
  wire \v_reg_1304[8]_i_4_n_0 ;
  wire \v_reg_1304[8]_i_5_n_0 ;
  wire \v_reg_1304[8]_i_6_n_0 ;
  wire \v_reg_1304[8]_i_8_n_0 ;
  wire \v_reg_1304[8]_i_9_n_0 ;
  wire \v_reg_1304_reg[0]_i_13_n_0 ;
  wire \v_reg_1304_reg[0]_i_13_n_1 ;
  wire \v_reg_1304_reg[0]_i_13_n_2 ;
  wire \v_reg_1304_reg[0]_i_13_n_3 ;
  wire \v_reg_1304_reg[0]_i_18_n_0 ;
  wire \v_reg_1304_reg[0]_i_18_n_1 ;
  wire \v_reg_1304_reg[0]_i_18_n_2 ;
  wire \v_reg_1304_reg[0]_i_18_n_3 ;
  wire \v_reg_1304_reg[0]_i_23_n_0 ;
  wire \v_reg_1304_reg[0]_i_23_n_1 ;
  wire \v_reg_1304_reg[0]_i_23_n_2 ;
  wire \v_reg_1304_reg[0]_i_23_n_3 ;
  wire \v_reg_1304_reg[0]_i_28_n_0 ;
  wire \v_reg_1304_reg[0]_i_28_n_1 ;
  wire \v_reg_1304_reg[0]_i_28_n_2 ;
  wire \v_reg_1304_reg[0]_i_28_n_3 ;
  wire \v_reg_1304_reg[0]_i_2_n_0 ;
  wire \v_reg_1304_reg[0]_i_2_n_1 ;
  wire \v_reg_1304_reg[0]_i_2_n_2 ;
  wire \v_reg_1304_reg[0]_i_2_n_3 ;
  wire \v_reg_1304_reg[0]_i_33_n_0 ;
  wire \v_reg_1304_reg[0]_i_33_n_1 ;
  wire \v_reg_1304_reg[0]_i_33_n_2 ;
  wire \v_reg_1304_reg[0]_i_33_n_3 ;
  wire \v_reg_1304_reg[0]_i_38_n_0 ;
  wire \v_reg_1304_reg[0]_i_38_n_1 ;
  wire \v_reg_1304_reg[0]_i_38_n_2 ;
  wire \v_reg_1304_reg[0]_i_38_n_3 ;
  wire \v_reg_1304_reg[0]_i_3_n_0 ;
  wire \v_reg_1304_reg[0]_i_3_n_1 ;
  wire \v_reg_1304_reg[0]_i_3_n_2 ;
  wire \v_reg_1304_reg[0]_i_3_n_3 ;
  wire \v_reg_1304_reg[0]_i_43_n_0 ;
  wire \v_reg_1304_reg[0]_i_43_n_1 ;
  wire \v_reg_1304_reg[0]_i_43_n_2 ;
  wire \v_reg_1304_reg[0]_i_43_n_3 ;
  wire \v_reg_1304_reg[0]_i_48_n_0 ;
  wire \v_reg_1304_reg[0]_i_48_n_1 ;
  wire \v_reg_1304_reg[0]_i_48_n_2 ;
  wire \v_reg_1304_reg[0]_i_48_n_3 ;
  wire \v_reg_1304_reg[0]_i_53_n_0 ;
  wire \v_reg_1304_reg[0]_i_53_n_1 ;
  wire \v_reg_1304_reg[0]_i_53_n_2 ;
  wire \v_reg_1304_reg[0]_i_53_n_3 ;
  wire \v_reg_1304_reg[0]_i_58_n_0 ;
  wire \v_reg_1304_reg[0]_i_58_n_1 ;
  wire \v_reg_1304_reg[0]_i_58_n_2 ;
  wire \v_reg_1304_reg[0]_i_58_n_3 ;
  wire \v_reg_1304_reg[0]_i_8_n_0 ;
  wire \v_reg_1304_reg[0]_i_8_n_1 ;
  wire \v_reg_1304_reg[0]_i_8_n_2 ;
  wire \v_reg_1304_reg[0]_i_8_n_3 ;
  wire \v_reg_1304_reg[12]_i_2_n_0 ;
  wire \v_reg_1304_reg[12]_i_2_n_1 ;
  wire \v_reg_1304_reg[12]_i_2_n_2 ;
  wire \v_reg_1304_reg[12]_i_2_n_3 ;
  wire \v_reg_1304_reg[12]_i_7_n_0 ;
  wire \v_reg_1304_reg[12]_i_7_n_1 ;
  wire \v_reg_1304_reg[12]_i_7_n_2 ;
  wire \v_reg_1304_reg[12]_i_7_n_3 ;
  wire [14:0]\v_reg_1304_reg[14]_0 ;
  wire [15:0]\v_reg_1304_reg[15]_0 ;
  wire \v_reg_1304_reg[15]_i_2_n_1 ;
  wire \v_reg_1304_reg[15]_i_2_n_3 ;
  wire \v_reg_1304_reg[15]_i_5_n_1 ;
  wire \v_reg_1304_reg[15]_i_5_n_2 ;
  wire \v_reg_1304_reg[15]_i_5_n_3 ;
  wire \v_reg_1304_reg[4]_i_2_n_0 ;
  wire \v_reg_1304_reg[4]_i_2_n_1 ;
  wire \v_reg_1304_reg[4]_i_2_n_2 ;
  wire \v_reg_1304_reg[4]_i_2_n_3 ;
  wire \v_reg_1304_reg[8]_i_2_n_0 ;
  wire \v_reg_1304_reg[8]_i_2_n_1 ;
  wire \v_reg_1304_reg[8]_i_2_n_2 ;
  wire \v_reg_1304_reg[8]_i_2_n_3 ;
  wire \v_reg_1304_reg[8]_i_7_n_0 ;
  wire \v_reg_1304_reg[8]_i_7_n_1 ;
  wire \v_reg_1304_reg[8]_i_7_n_2 ;
  wire \v_reg_1304_reg[8]_i_7_n_3 ;
  wire [15:0]y_fu_879_p3;
  wire \y_reg_1294[0]_i_10_n_0 ;
  wire \y_reg_1294[0]_i_11_n_0 ;
  wire \y_reg_1294[0]_i_12_n_0 ;
  wire \y_reg_1294[0]_i_14_n_0 ;
  wire \y_reg_1294[0]_i_15_n_0 ;
  wire \y_reg_1294[0]_i_16_n_0 ;
  wire \y_reg_1294[0]_i_17_n_0 ;
  wire \y_reg_1294[0]_i_19_n_0 ;
  wire \y_reg_1294[0]_i_20_n_0 ;
  wire \y_reg_1294[0]_i_21_n_0 ;
  wire \y_reg_1294[0]_i_22_n_0 ;
  wire \y_reg_1294[0]_i_24_n_0 ;
  wire \y_reg_1294[0]_i_25_n_0 ;
  wire \y_reg_1294[0]_i_26_n_0 ;
  wire \y_reg_1294[0]_i_27_n_0 ;
  wire \y_reg_1294[0]_i_29_n_0 ;
  wire \y_reg_1294[0]_i_30_n_0 ;
  wire \y_reg_1294[0]_i_31_n_0 ;
  wire \y_reg_1294[0]_i_32_n_0 ;
  wire \y_reg_1294[0]_i_34_n_0 ;
  wire \y_reg_1294[0]_i_35_n_0 ;
  wire \y_reg_1294[0]_i_36_n_0 ;
  wire \y_reg_1294[0]_i_37_n_0 ;
  wire \y_reg_1294[0]_i_39_n_0 ;
  wire \y_reg_1294[0]_i_40_n_0 ;
  wire \y_reg_1294[0]_i_41_n_0 ;
  wire \y_reg_1294[0]_i_42_n_0 ;
  wire \y_reg_1294[0]_i_44_n_0 ;
  wire \y_reg_1294[0]_i_45_n_0 ;
  wire \y_reg_1294[0]_i_46_n_0 ;
  wire \y_reg_1294[0]_i_47_n_0 ;
  wire \y_reg_1294[0]_i_49_n_0 ;
  wire \y_reg_1294[0]_i_4_n_0 ;
  wire \y_reg_1294[0]_i_50_n_0 ;
  wire \y_reg_1294[0]_i_51_n_0 ;
  wire \y_reg_1294[0]_i_52_n_0 ;
  wire \y_reg_1294[0]_i_54_n_0 ;
  wire \y_reg_1294[0]_i_55_n_0 ;
  wire \y_reg_1294[0]_i_56_n_0 ;
  wire \y_reg_1294[0]_i_57_n_0 ;
  wire \y_reg_1294[0]_i_59_n_0 ;
  wire \y_reg_1294[0]_i_5_n_0 ;
  wire \y_reg_1294[0]_i_60_n_0 ;
  wire \y_reg_1294[0]_i_61_n_0 ;
  wire \y_reg_1294[0]_i_62_n_0 ;
  wire \y_reg_1294[0]_i_63_n_0 ;
  wire \y_reg_1294[0]_i_64_n_0 ;
  wire \y_reg_1294[0]_i_65_n_0 ;
  wire \y_reg_1294[0]_i_6_n_0 ;
  wire \y_reg_1294[0]_i_7_n_0 ;
  wire \y_reg_1294[0]_i_9_n_0 ;
  wire \y_reg_1294[12]_i_10_n_0 ;
  wire \y_reg_1294[12]_i_11_n_0 ;
  wire \y_reg_1294[12]_i_3_n_0 ;
  wire \y_reg_1294[12]_i_4_n_0 ;
  wire \y_reg_1294[12]_i_5_n_0 ;
  wire \y_reg_1294[12]_i_6_n_0 ;
  wire \y_reg_1294[12]_i_8_n_0 ;
  wire \y_reg_1294[12]_i_9_n_0 ;
  wire \y_reg_1294[15]_i_3_n_0 ;
  wire \y_reg_1294[15]_i_4_n_0 ;
  wire \y_reg_1294[15]_i_6_n_0 ;
  wire \y_reg_1294[15]_i_7_n_0 ;
  wire \y_reg_1294[15]_i_8_n_0 ;
  wire \y_reg_1294[15]_i_9_n_0 ;
  wire \y_reg_1294[4]_i_3_n_0 ;
  wire \y_reg_1294[4]_i_4_n_0 ;
  wire \y_reg_1294[4]_i_5_n_0 ;
  wire \y_reg_1294[4]_i_6_n_0 ;
  wire \y_reg_1294[4]_i_7_n_0 ;
  wire \y_reg_1294[8]_i_10_n_0 ;
  wire \y_reg_1294[8]_i_11_n_0 ;
  wire \y_reg_1294[8]_i_3_n_0 ;
  wire \y_reg_1294[8]_i_4_n_0 ;
  wire \y_reg_1294[8]_i_5_n_0 ;
  wire \y_reg_1294[8]_i_6_n_0 ;
  wire \y_reg_1294[8]_i_8_n_0 ;
  wire \y_reg_1294[8]_i_9_n_0 ;
  wire \y_reg_1294_reg[0]_i_13_n_0 ;
  wire \y_reg_1294_reg[0]_i_13_n_1 ;
  wire \y_reg_1294_reg[0]_i_13_n_2 ;
  wire \y_reg_1294_reg[0]_i_13_n_3 ;
  wire \y_reg_1294_reg[0]_i_18_n_0 ;
  wire \y_reg_1294_reg[0]_i_18_n_1 ;
  wire \y_reg_1294_reg[0]_i_18_n_2 ;
  wire \y_reg_1294_reg[0]_i_18_n_3 ;
  wire \y_reg_1294_reg[0]_i_23_n_0 ;
  wire \y_reg_1294_reg[0]_i_23_n_1 ;
  wire \y_reg_1294_reg[0]_i_23_n_2 ;
  wire \y_reg_1294_reg[0]_i_23_n_3 ;
  wire \y_reg_1294_reg[0]_i_28_n_0 ;
  wire \y_reg_1294_reg[0]_i_28_n_1 ;
  wire \y_reg_1294_reg[0]_i_28_n_2 ;
  wire \y_reg_1294_reg[0]_i_28_n_3 ;
  wire \y_reg_1294_reg[0]_i_2_n_0 ;
  wire \y_reg_1294_reg[0]_i_2_n_1 ;
  wire \y_reg_1294_reg[0]_i_2_n_2 ;
  wire \y_reg_1294_reg[0]_i_2_n_3 ;
  wire \y_reg_1294_reg[0]_i_33_n_0 ;
  wire \y_reg_1294_reg[0]_i_33_n_1 ;
  wire \y_reg_1294_reg[0]_i_33_n_2 ;
  wire \y_reg_1294_reg[0]_i_33_n_3 ;
  wire \y_reg_1294_reg[0]_i_38_n_0 ;
  wire \y_reg_1294_reg[0]_i_38_n_1 ;
  wire \y_reg_1294_reg[0]_i_38_n_2 ;
  wire \y_reg_1294_reg[0]_i_38_n_3 ;
  wire \y_reg_1294_reg[0]_i_3_n_0 ;
  wire \y_reg_1294_reg[0]_i_3_n_1 ;
  wire \y_reg_1294_reg[0]_i_3_n_2 ;
  wire \y_reg_1294_reg[0]_i_3_n_3 ;
  wire \y_reg_1294_reg[0]_i_43_n_0 ;
  wire \y_reg_1294_reg[0]_i_43_n_1 ;
  wire \y_reg_1294_reg[0]_i_43_n_2 ;
  wire \y_reg_1294_reg[0]_i_43_n_3 ;
  wire \y_reg_1294_reg[0]_i_48_n_0 ;
  wire \y_reg_1294_reg[0]_i_48_n_1 ;
  wire \y_reg_1294_reg[0]_i_48_n_2 ;
  wire \y_reg_1294_reg[0]_i_48_n_3 ;
  wire \y_reg_1294_reg[0]_i_53_n_0 ;
  wire \y_reg_1294_reg[0]_i_53_n_1 ;
  wire \y_reg_1294_reg[0]_i_53_n_2 ;
  wire \y_reg_1294_reg[0]_i_53_n_3 ;
  wire \y_reg_1294_reg[0]_i_58_n_0 ;
  wire \y_reg_1294_reg[0]_i_58_n_1 ;
  wire \y_reg_1294_reg[0]_i_58_n_2 ;
  wire \y_reg_1294_reg[0]_i_58_n_3 ;
  wire \y_reg_1294_reg[0]_i_8_n_0 ;
  wire \y_reg_1294_reg[0]_i_8_n_1 ;
  wire \y_reg_1294_reg[0]_i_8_n_2 ;
  wire \y_reg_1294_reg[0]_i_8_n_3 ;
  wire \y_reg_1294_reg[12]_i_2_n_0 ;
  wire \y_reg_1294_reg[12]_i_2_n_1 ;
  wire \y_reg_1294_reg[12]_i_2_n_2 ;
  wire \y_reg_1294_reg[12]_i_2_n_3 ;
  wire \y_reg_1294_reg[12]_i_7_n_0 ;
  wire \y_reg_1294_reg[12]_i_7_n_1 ;
  wire \y_reg_1294_reg[12]_i_7_n_2 ;
  wire \y_reg_1294_reg[12]_i_7_n_3 ;
  wire [14:0]\y_reg_1294_reg[14]_0 ;
  wire [15:0]\y_reg_1294_reg[15]_0 ;
  wire \y_reg_1294_reg[15]_i_2_n_1 ;
  wire \y_reg_1294_reg[15]_i_2_n_3 ;
  wire \y_reg_1294_reg[15]_i_5_n_1 ;
  wire \y_reg_1294_reg[15]_i_5_n_2 ;
  wire \y_reg_1294_reg[15]_i_5_n_3 ;
  wire \y_reg_1294_reg[4]_i_2_n_0 ;
  wire \y_reg_1294_reg[4]_i_2_n_1 ;
  wire \y_reg_1294_reg[4]_i_2_n_2 ;
  wire \y_reg_1294_reg[4]_i_2_n_3 ;
  wire \y_reg_1294_reg[8]_i_2_n_0 ;
  wire \y_reg_1294_reg[8]_i_2_n_1 ;
  wire \y_reg_1294_reg[8]_i_2_n_2 ;
  wire \y_reg_1294_reg[8]_i_2_n_3 ;
  wire \y_reg_1294_reg[8]_i_7_n_0 ;
  wire \y_reg_1294_reg[8]_i_7_n_1 ;
  wire \y_reg_1294_reg[8]_i_7_n_2 ;
  wire \y_reg_1294_reg[8]_i_7_n_3 ;
  wire [3:3]\NLW_add_ln36_10_reg_1178_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln36_7_reg_1153_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln36_7_reg_1153_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln37_4_reg_1163_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln37_4_reg_1163_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln37_6_reg_1193_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln37_6_reg_1193_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sub_ln36_3_reg_1148_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sub_ln36_3_reg_1148_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sub_ln36_4_reg_1168_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sub_ln36_4_reg_1168_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sub_ln36_6_reg_1173_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sub_ln36_6_reg_1173_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_sub_ln36_8_reg_1158_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_sub_ln36_8_reg_1158_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_ln36_8_reg_1158_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sub_ln38_3_reg_1198_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sub_ln38_3_reg_1198_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_u_reg_1299_reg[0]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_u_reg_1299_reg[0]_i_18_O_UNCONNECTED ;
  wire [0:0]\NLW_u_reg_1299_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_u_reg_1299_reg[0]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_u_reg_1299_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_u_reg_1299_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_u_reg_1299_reg[0]_i_33_O_UNCONNECTED ;
  wire [3:0]\NLW_u_reg_1299_reg[0]_i_38_O_UNCONNECTED ;
  wire [3:0]\NLW_u_reg_1299_reg[0]_i_43_O_UNCONNECTED ;
  wire [3:0]\NLW_u_reg_1299_reg[0]_i_48_O_UNCONNECTED ;
  wire [3:0]\NLW_u_reg_1299_reg[0]_i_53_O_UNCONNECTED ;
  wire [3:0]\NLW_u_reg_1299_reg[0]_i_58_O_UNCONNECTED ;
  wire [3:0]\NLW_u_reg_1299_reg[0]_i_8_O_UNCONNECTED ;
  wire [3:1]\NLW_u_reg_1299_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_u_reg_1299_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_u_reg_1299_reg[15]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_v_reg_1304_reg[0]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_v_reg_1304_reg[0]_i_18_O_UNCONNECTED ;
  wire [0:0]\NLW_v_reg_1304_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_v_reg_1304_reg[0]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_v_reg_1304_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_v_reg_1304_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_v_reg_1304_reg[0]_i_33_O_UNCONNECTED ;
  wire [3:0]\NLW_v_reg_1304_reg[0]_i_38_O_UNCONNECTED ;
  wire [3:0]\NLW_v_reg_1304_reg[0]_i_43_O_UNCONNECTED ;
  wire [3:0]\NLW_v_reg_1304_reg[0]_i_48_O_UNCONNECTED ;
  wire [3:0]\NLW_v_reg_1304_reg[0]_i_53_O_UNCONNECTED ;
  wire [3:0]\NLW_v_reg_1304_reg[0]_i_58_O_UNCONNECTED ;
  wire [3:0]\NLW_v_reg_1304_reg[0]_i_8_O_UNCONNECTED ;
  wire [3:1]\NLW_v_reg_1304_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_v_reg_1304_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_v_reg_1304_reg[15]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_y_reg_1294_reg[0]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_y_reg_1294_reg[0]_i_18_O_UNCONNECTED ;
  wire [0:0]\NLW_y_reg_1294_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_y_reg_1294_reg[0]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_y_reg_1294_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_y_reg_1294_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_y_reg_1294_reg[0]_i_33_O_UNCONNECTED ;
  wire [3:0]\NLW_y_reg_1294_reg[0]_i_38_O_UNCONNECTED ;
  wire [3:0]\NLW_y_reg_1294_reg[0]_i_43_O_UNCONNECTED ;
  wire [3:0]\NLW_y_reg_1294_reg[0]_i_48_O_UNCONNECTED ;
  wire [3:0]\NLW_y_reg_1294_reg[0]_i_53_O_UNCONNECTED ;
  wire [3:0]\NLW_y_reg_1294_reg[0]_i_58_O_UNCONNECTED ;
  wire [3:0]\NLW_y_reg_1294_reg[0]_i_8_O_UNCONNECTED ;
  wire [3:1]\NLW_y_reg_1294_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_y_reg_1294_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_y_reg_1294_reg[15]_i_5_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h20)) 
    ack_in_t_i_3
       (.I0(\ap_CS_fsm_reg[5] [1]),
        .I1(ap_block_pp0_stage0_11001),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ch_r_TREADY_int_regslice));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_10_reg_1178[11]_i_2 
       (.I0(shl_ln36_18_fu_692_p2[6]),
        .I1(shl_ln36_18_fu_692_p2[10]),
        .I2(sub_ln36_8_reg_1158[10]),
        .O(\add_ln36_10_reg_1178[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair285" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln36_10_reg_1178[11]_i_3 
       (.I0(shl_ln36_18_fu_692_p2[5]),
        .I1(shl_ln36_18_fu_692_p2[9]),
        .O(\add_ln36_10_reg_1178[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln36_10_reg_1178[11]_i_4 
       (.I0(shl_ln36_18_fu_692_p2[8]),
        .I1(shl_ln36_18_fu_692_p2[4]),
        .O(\add_ln36_10_reg_1178[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_10_reg_1178[11]_i_5 
       (.I0(shl_ln36_18_fu_692_p2[8]),
        .I1(shl_ln36_18_fu_692_p2[4]),
        .O(\add_ln36_10_reg_1178[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_10_reg_1178[11]_i_6 
       (.I0(shl_ln36_18_fu_692_p2[7]),
        .I1(shl_ln36_18_fu_692_p2[11]),
        .I2(sub_ln36_8_reg_1158[11]),
        .I3(\add_ln36_10_reg_1178[11]_i_2_n_0 ),
        .O(\add_ln36_10_reg_1178[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_10_reg_1178[11]_i_7 
       (.I0(shl_ln36_18_fu_692_p2[6]),
        .I1(shl_ln36_18_fu_692_p2[10]),
        .I2(sub_ln36_8_reg_1158[10]),
        .I3(\add_ln36_10_reg_1178[11]_i_3_n_0 ),
        .O(\add_ln36_10_reg_1178[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair285" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    \add_ln36_10_reg_1178[11]_i_8 
       (.I0(shl_ln36_18_fu_692_p2[5]),
        .I1(shl_ln36_18_fu_692_p2[9]),
        .I2(shl_ln36_18_fu_692_p2[8]),
        .I3(shl_ln36_18_fu_692_p2[4]),
        .O(\add_ln36_10_reg_1178[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \add_ln36_10_reg_1178[11]_i_9 
       (.I0(shl_ln36_18_fu_692_p2[4]),
        .I1(shl_ln36_18_fu_692_p2[8]),
        .I2(shl_ln36_18_fu_692_p2[7]),
        .I3(shl_ln36_18_fu_692_p2[3]),
        .O(\add_ln36_10_reg_1178[11]_i_9_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_10_reg_1178[15]_i_2 
       (.I0(shl_ln36_18_fu_692_p2[10]),
        .I1(shl_ln36_18_fu_692_p2[14]),
        .I2(sub_ln36_8_reg_1158[14]),
        .O(\add_ln36_10_reg_1178[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_10_reg_1178[15]_i_3 
       (.I0(shl_ln36_18_fu_692_p2[9]),
        .I1(shl_ln36_18_fu_692_p2[13]),
        .I2(sub_ln36_8_reg_1158[13]),
        .O(\add_ln36_10_reg_1178[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_10_reg_1178[15]_i_4 
       (.I0(shl_ln36_18_fu_692_p2[8]),
        .I1(shl_ln36_18_fu_692_p2[12]),
        .I2(sub_ln36_8_reg_1158[12]),
        .O(\add_ln36_10_reg_1178[15]_i_4_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_10_reg_1178[15]_i_5 
       (.I0(shl_ln36_18_fu_692_p2[7]),
        .I1(shl_ln36_18_fu_692_p2[11]),
        .I2(sub_ln36_8_reg_1158[11]),
        .O(\add_ln36_10_reg_1178[15]_i_5_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_10_reg_1178[15]_i_6 
       (.I0(shl_ln36_18_fu_692_p2[11]),
        .I1(shl_ln36_18_fu_692_p2[15]),
        .I2(sub_ln36_8_reg_1158[15]),
        .I3(\add_ln36_10_reg_1178[15]_i_2_n_0 ),
        .O(\add_ln36_10_reg_1178[15]_i_6_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_10_reg_1178[15]_i_7 
       (.I0(shl_ln36_18_fu_692_p2[10]),
        .I1(shl_ln36_18_fu_692_p2[14]),
        .I2(sub_ln36_8_reg_1158[14]),
        .I3(\add_ln36_10_reg_1178[15]_i_3_n_0 ),
        .O(\add_ln36_10_reg_1178[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_10_reg_1178[15]_i_8 
       (.I0(shl_ln36_18_fu_692_p2[9]),
        .I1(shl_ln36_18_fu_692_p2[13]),
        .I2(sub_ln36_8_reg_1158[13]),
        .I3(\add_ln36_10_reg_1178[15]_i_4_n_0 ),
        .O(\add_ln36_10_reg_1178[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_10_reg_1178[15]_i_9 
       (.I0(shl_ln36_18_fu_692_p2[8]),
        .I1(shl_ln36_18_fu_692_p2[12]),
        .I2(sub_ln36_8_reg_1158[12]),
        .I3(\add_ln36_10_reg_1178[15]_i_5_n_0 ),
        .O(\add_ln36_10_reg_1178[15]_i_9_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_10_reg_1178[19]_i_2 
       (.I0(shl_ln36_18_fu_692_p2[14]),
        .I1(shl_ln36_18_fu_692_p2[18]),
        .I2(sub_ln36_8_reg_1158[18]),
        .O(\add_ln36_10_reg_1178[19]_i_2_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_10_reg_1178[19]_i_3 
       (.I0(shl_ln36_18_fu_692_p2[13]),
        .I1(shl_ln36_18_fu_692_p2[17]),
        .I2(sub_ln36_8_reg_1158[17]),
        .O(\add_ln36_10_reg_1178[19]_i_3_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_10_reg_1178[19]_i_4 
       (.I0(shl_ln36_18_fu_692_p2[12]),
        .I1(shl_ln36_18_fu_692_p2[16]),
        .I2(sub_ln36_8_reg_1158[16]),
        .O(\add_ln36_10_reg_1178[19]_i_4_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_10_reg_1178[19]_i_5 
       (.I0(shl_ln36_18_fu_692_p2[11]),
        .I1(shl_ln36_18_fu_692_p2[15]),
        .I2(sub_ln36_8_reg_1158[15]),
        .O(\add_ln36_10_reg_1178[19]_i_5_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_10_reg_1178[19]_i_6 
       (.I0(shl_ln36_18_fu_692_p2[15]),
        .I1(shl_ln36_18_fu_692_p2[19]),
        .I2(sub_ln36_8_reg_1158[19]),
        .I3(\add_ln36_10_reg_1178[19]_i_2_n_0 ),
        .O(\add_ln36_10_reg_1178[19]_i_6_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_10_reg_1178[19]_i_7 
       (.I0(shl_ln36_18_fu_692_p2[14]),
        .I1(shl_ln36_18_fu_692_p2[18]),
        .I2(sub_ln36_8_reg_1158[18]),
        .I3(\add_ln36_10_reg_1178[19]_i_3_n_0 ),
        .O(\add_ln36_10_reg_1178[19]_i_7_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_10_reg_1178[19]_i_8 
       (.I0(shl_ln36_18_fu_692_p2[13]),
        .I1(shl_ln36_18_fu_692_p2[17]),
        .I2(sub_ln36_8_reg_1158[17]),
        .I3(\add_ln36_10_reg_1178[19]_i_4_n_0 ),
        .O(\add_ln36_10_reg_1178[19]_i_8_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_10_reg_1178[19]_i_9 
       (.I0(shl_ln36_18_fu_692_p2[12]),
        .I1(shl_ln36_18_fu_692_p2[16]),
        .I2(sub_ln36_8_reg_1158[16]),
        .I3(\add_ln36_10_reg_1178[19]_i_5_n_0 ),
        .O(\add_ln36_10_reg_1178[19]_i_9_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_10_reg_1178[23]_i_2 
       (.I0(shl_ln36_18_fu_692_p2[18]),
        .I1(shl_ln36_18_fu_692_p2[22]),
        .I2(sub_ln36_8_reg_1158[22]),
        .O(\add_ln36_10_reg_1178[23]_i_2_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_10_reg_1178[23]_i_3 
       (.I0(shl_ln36_18_fu_692_p2[17]),
        .I1(shl_ln36_18_fu_692_p2[21]),
        .I2(sub_ln36_8_reg_1158[21]),
        .O(\add_ln36_10_reg_1178[23]_i_3_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_10_reg_1178[23]_i_4 
       (.I0(shl_ln36_18_fu_692_p2[16]),
        .I1(shl_ln36_18_fu_692_p2[20]),
        .I2(sub_ln36_8_reg_1158[20]),
        .O(\add_ln36_10_reg_1178[23]_i_4_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_10_reg_1178[23]_i_5 
       (.I0(shl_ln36_18_fu_692_p2[15]),
        .I1(shl_ln36_18_fu_692_p2[19]),
        .I2(sub_ln36_8_reg_1158[19]),
        .O(\add_ln36_10_reg_1178[23]_i_5_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_10_reg_1178[23]_i_6 
       (.I0(shl_ln36_18_fu_692_p2[19]),
        .I1(shl_ln36_18_fu_692_p2[23]),
        .I2(sub_ln36_8_reg_1158[23]),
        .I3(\add_ln36_10_reg_1178[23]_i_2_n_0 ),
        .O(\add_ln36_10_reg_1178[23]_i_6_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_10_reg_1178[23]_i_7 
       (.I0(shl_ln36_18_fu_692_p2[18]),
        .I1(shl_ln36_18_fu_692_p2[22]),
        .I2(sub_ln36_8_reg_1158[22]),
        .I3(\add_ln36_10_reg_1178[23]_i_3_n_0 ),
        .O(\add_ln36_10_reg_1178[23]_i_7_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_10_reg_1178[23]_i_8 
       (.I0(shl_ln36_18_fu_692_p2[17]),
        .I1(shl_ln36_18_fu_692_p2[21]),
        .I2(sub_ln36_8_reg_1158[21]),
        .I3(\add_ln36_10_reg_1178[23]_i_4_n_0 ),
        .O(\add_ln36_10_reg_1178[23]_i_8_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_10_reg_1178[23]_i_9 
       (.I0(shl_ln36_18_fu_692_p2[16]),
        .I1(shl_ln36_18_fu_692_p2[20]),
        .I2(sub_ln36_8_reg_1158[20]),
        .I3(\add_ln36_10_reg_1178[23]_i_5_n_0 ),
        .O(\add_ln36_10_reg_1178[23]_i_9_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_10_reg_1178[27]_i_2 
       (.I0(shl_ln36_18_fu_692_p2[22]),
        .I1(shl_ln36_18_fu_692_p2[26]),
        .I2(sub_ln36_8_reg_1158[26]),
        .O(\add_ln36_10_reg_1178[27]_i_2_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_10_reg_1178[27]_i_3 
       (.I0(shl_ln36_18_fu_692_p2[21]),
        .I1(shl_ln36_18_fu_692_p2[25]),
        .I2(sub_ln36_8_reg_1158[25]),
        .O(\add_ln36_10_reg_1178[27]_i_3_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_10_reg_1178[27]_i_4 
       (.I0(shl_ln36_18_fu_692_p2[20]),
        .I1(shl_ln36_18_fu_692_p2[24]),
        .I2(sub_ln36_8_reg_1158[24]),
        .O(\add_ln36_10_reg_1178[27]_i_4_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_10_reg_1178[27]_i_5 
       (.I0(shl_ln36_18_fu_692_p2[19]),
        .I1(shl_ln36_18_fu_692_p2[23]),
        .I2(sub_ln36_8_reg_1158[23]),
        .O(\add_ln36_10_reg_1178[27]_i_5_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_10_reg_1178[27]_i_6 
       (.I0(shl_ln36_18_fu_692_p2[23]),
        .I1(shl_ln36_18_fu_692_p2[27]),
        .I2(sub_ln36_8_reg_1158[27]),
        .I3(\add_ln36_10_reg_1178[27]_i_2_n_0 ),
        .O(\add_ln36_10_reg_1178[27]_i_6_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_10_reg_1178[27]_i_7 
       (.I0(shl_ln36_18_fu_692_p2[22]),
        .I1(shl_ln36_18_fu_692_p2[26]),
        .I2(sub_ln36_8_reg_1158[26]),
        .I3(\add_ln36_10_reg_1178[27]_i_3_n_0 ),
        .O(\add_ln36_10_reg_1178[27]_i_7_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_10_reg_1178[27]_i_8 
       (.I0(shl_ln36_18_fu_692_p2[21]),
        .I1(shl_ln36_18_fu_692_p2[25]),
        .I2(sub_ln36_8_reg_1158[25]),
        .I3(\add_ln36_10_reg_1178[27]_i_4_n_0 ),
        .O(\add_ln36_10_reg_1178[27]_i_8_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_10_reg_1178[27]_i_9 
       (.I0(shl_ln36_18_fu_692_p2[20]),
        .I1(shl_ln36_18_fu_692_p2[24]),
        .I2(sub_ln36_8_reg_1158[24]),
        .I3(\add_ln36_10_reg_1178[27]_i_5_n_0 ),
        .O(\add_ln36_10_reg_1178[27]_i_9_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_10_reg_1178[31]_i_2 
       (.I0(shl_ln36_18_fu_692_p2[25]),
        .I1(shl_ln36_18_fu_692_p2[29]),
        .I2(sub_ln36_8_reg_1158[29]),
        .O(\add_ln36_10_reg_1178[31]_i_2_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_10_reg_1178[31]_i_3 
       (.I0(shl_ln36_18_fu_692_p2[24]),
        .I1(shl_ln36_18_fu_692_p2[28]),
        .I2(sub_ln36_8_reg_1158[28]),
        .O(\add_ln36_10_reg_1178[31]_i_3_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_10_reg_1178[31]_i_4 
       (.I0(shl_ln36_18_fu_692_p2[23]),
        .I1(shl_ln36_18_fu_692_p2[27]),
        .I2(sub_ln36_8_reg_1158[27]),
        .O(\add_ln36_10_reg_1178[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_10_reg_1178[31]_i_5 
       (.I0(sub_ln36_8_reg_1158[30]),
        .I1(shl_ln36_18_fu_692_p2[30]),
        .I2(shl_ln36_18_fu_692_p2[26]),
        .I3(shl_ln36_18_fu_692_p2[31]),
        .I4(shl_ln36_18_fu_692_p2[27]),
        .I5(sub_ln36_8_reg_1158[31]),
        .O(\add_ln36_10_reg_1178[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_10_reg_1178[31]_i_6 
       (.I0(\add_ln36_10_reg_1178[31]_i_2_n_0 ),
        .I1(shl_ln36_18_fu_692_p2[30]),
        .I2(shl_ln36_18_fu_692_p2[26]),
        .I3(sub_ln36_8_reg_1158[30]),
        .O(\add_ln36_10_reg_1178[31]_i_6_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_10_reg_1178[31]_i_7 
       (.I0(shl_ln36_18_fu_692_p2[25]),
        .I1(shl_ln36_18_fu_692_p2[29]),
        .I2(sub_ln36_8_reg_1158[29]),
        .I3(\add_ln36_10_reg_1178[31]_i_3_n_0 ),
        .O(\add_ln36_10_reg_1178[31]_i_7_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_10_reg_1178[31]_i_8 
       (.I0(shl_ln36_18_fu_692_p2[24]),
        .I1(shl_ln36_18_fu_692_p2[28]),
        .I2(sub_ln36_8_reg_1158[28]),
        .I3(\add_ln36_10_reg_1178[31]_i_4_n_0 ),
        .O(\add_ln36_10_reg_1178[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_10_reg_1178[7]_i_1 
       (.I0(shl_ln36_18_fu_692_p2[7]),
        .I1(shl_ln36_18_fu_692_p2[3]),
        .O(add_ln36_10_fu_697_p2[7]));
  FDRE \add_ln36_10_reg_1178_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_10_fu_697_p2[10]),
        .Q(add_ln36_10_reg_1178[10]),
        .R(1'b0));
  FDRE \add_ln36_10_reg_1178_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_10_fu_697_p2[11]),
        .Q(add_ln36_10_reg_1178[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln36_10_reg_1178_reg[11]_i_1 
       (.CI(1'b0),
        .CO({\add_ln36_10_reg_1178_reg[11]_i_1_n_0 ,\add_ln36_10_reg_1178_reg[11]_i_1_n_1 ,\add_ln36_10_reg_1178_reg[11]_i_1_n_2 ,\add_ln36_10_reg_1178_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln36_10_reg_1178[11]_i_2_n_0 ,\add_ln36_10_reg_1178[11]_i_3_n_0 ,\add_ln36_10_reg_1178[11]_i_4_n_0 ,\add_ln36_10_reg_1178[11]_i_5_n_0 }),
        .O(add_ln36_10_fu_697_p2[11:8]),
        .S({\add_ln36_10_reg_1178[11]_i_6_n_0 ,\add_ln36_10_reg_1178[11]_i_7_n_0 ,\add_ln36_10_reg_1178[11]_i_8_n_0 ,\add_ln36_10_reg_1178[11]_i_9_n_0 }));
  FDRE \add_ln36_10_reg_1178_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_10_fu_697_p2[12]),
        .Q(add_ln36_10_reg_1178[12]),
        .R(1'b0));
  FDRE \add_ln36_10_reg_1178_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_10_fu_697_p2[13]),
        .Q(add_ln36_10_reg_1178[13]),
        .R(1'b0));
  FDRE \add_ln36_10_reg_1178_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_10_fu_697_p2[14]),
        .Q(add_ln36_10_reg_1178[14]),
        .R(1'b0));
  FDRE \add_ln36_10_reg_1178_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_10_fu_697_p2[15]),
        .Q(add_ln36_10_reg_1178[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln36_10_reg_1178_reg[15]_i_1 
       (.CI(\add_ln36_10_reg_1178_reg[11]_i_1_n_0 ),
        .CO({\add_ln36_10_reg_1178_reg[15]_i_1_n_0 ,\add_ln36_10_reg_1178_reg[15]_i_1_n_1 ,\add_ln36_10_reg_1178_reg[15]_i_1_n_2 ,\add_ln36_10_reg_1178_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln36_10_reg_1178[15]_i_2_n_0 ,\add_ln36_10_reg_1178[15]_i_3_n_0 ,\add_ln36_10_reg_1178[15]_i_4_n_0 ,\add_ln36_10_reg_1178[15]_i_5_n_0 }),
        .O(add_ln36_10_fu_697_p2[15:12]),
        .S({\add_ln36_10_reg_1178[15]_i_6_n_0 ,\add_ln36_10_reg_1178[15]_i_7_n_0 ,\add_ln36_10_reg_1178[15]_i_8_n_0 ,\add_ln36_10_reg_1178[15]_i_9_n_0 }));
  FDRE \add_ln36_10_reg_1178_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_10_fu_697_p2[16]),
        .Q(add_ln36_10_reg_1178[16]),
        .R(1'b0));
  FDRE \add_ln36_10_reg_1178_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_10_fu_697_p2[17]),
        .Q(add_ln36_10_reg_1178[17]),
        .R(1'b0));
  FDRE \add_ln36_10_reg_1178_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_10_fu_697_p2[18]),
        .Q(add_ln36_10_reg_1178[18]),
        .R(1'b0));
  FDRE \add_ln36_10_reg_1178_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_10_fu_697_p2[19]),
        .Q(add_ln36_10_reg_1178[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln36_10_reg_1178_reg[19]_i_1 
       (.CI(\add_ln36_10_reg_1178_reg[15]_i_1_n_0 ),
        .CO({\add_ln36_10_reg_1178_reg[19]_i_1_n_0 ,\add_ln36_10_reg_1178_reg[19]_i_1_n_1 ,\add_ln36_10_reg_1178_reg[19]_i_1_n_2 ,\add_ln36_10_reg_1178_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln36_10_reg_1178[19]_i_2_n_0 ,\add_ln36_10_reg_1178[19]_i_3_n_0 ,\add_ln36_10_reg_1178[19]_i_4_n_0 ,\add_ln36_10_reg_1178[19]_i_5_n_0 }),
        .O(add_ln36_10_fu_697_p2[19:16]),
        .S({\add_ln36_10_reg_1178[19]_i_6_n_0 ,\add_ln36_10_reg_1178[19]_i_7_n_0 ,\add_ln36_10_reg_1178[19]_i_8_n_0 ,\add_ln36_10_reg_1178[19]_i_9_n_0 }));
  FDRE \add_ln36_10_reg_1178_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_10_fu_697_p2[20]),
        .Q(add_ln36_10_reg_1178[20]),
        .R(1'b0));
  FDRE \add_ln36_10_reg_1178_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_10_fu_697_p2[21]),
        .Q(add_ln36_10_reg_1178[21]),
        .R(1'b0));
  FDRE \add_ln36_10_reg_1178_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_10_fu_697_p2[22]),
        .Q(add_ln36_10_reg_1178[22]),
        .R(1'b0));
  FDRE \add_ln36_10_reg_1178_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_10_fu_697_p2[23]),
        .Q(add_ln36_10_reg_1178[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln36_10_reg_1178_reg[23]_i_1 
       (.CI(\add_ln36_10_reg_1178_reg[19]_i_1_n_0 ),
        .CO({\add_ln36_10_reg_1178_reg[23]_i_1_n_0 ,\add_ln36_10_reg_1178_reg[23]_i_1_n_1 ,\add_ln36_10_reg_1178_reg[23]_i_1_n_2 ,\add_ln36_10_reg_1178_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln36_10_reg_1178[23]_i_2_n_0 ,\add_ln36_10_reg_1178[23]_i_3_n_0 ,\add_ln36_10_reg_1178[23]_i_4_n_0 ,\add_ln36_10_reg_1178[23]_i_5_n_0 }),
        .O(add_ln36_10_fu_697_p2[23:20]),
        .S({\add_ln36_10_reg_1178[23]_i_6_n_0 ,\add_ln36_10_reg_1178[23]_i_7_n_0 ,\add_ln36_10_reg_1178[23]_i_8_n_0 ,\add_ln36_10_reg_1178[23]_i_9_n_0 }));
  FDRE \add_ln36_10_reg_1178_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_10_fu_697_p2[24]),
        .Q(add_ln36_10_reg_1178[24]),
        .R(1'b0));
  FDRE \add_ln36_10_reg_1178_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_10_fu_697_p2[25]),
        .Q(add_ln36_10_reg_1178[25]),
        .R(1'b0));
  FDRE \add_ln36_10_reg_1178_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_10_fu_697_p2[26]),
        .Q(add_ln36_10_reg_1178[26]),
        .R(1'b0));
  FDRE \add_ln36_10_reg_1178_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_10_fu_697_p2[27]),
        .Q(add_ln36_10_reg_1178[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln36_10_reg_1178_reg[27]_i_1 
       (.CI(\add_ln36_10_reg_1178_reg[23]_i_1_n_0 ),
        .CO({\add_ln36_10_reg_1178_reg[27]_i_1_n_0 ,\add_ln36_10_reg_1178_reg[27]_i_1_n_1 ,\add_ln36_10_reg_1178_reg[27]_i_1_n_2 ,\add_ln36_10_reg_1178_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln36_10_reg_1178[27]_i_2_n_0 ,\add_ln36_10_reg_1178[27]_i_3_n_0 ,\add_ln36_10_reg_1178[27]_i_4_n_0 ,\add_ln36_10_reg_1178[27]_i_5_n_0 }),
        .O(add_ln36_10_fu_697_p2[27:24]),
        .S({\add_ln36_10_reg_1178[27]_i_6_n_0 ,\add_ln36_10_reg_1178[27]_i_7_n_0 ,\add_ln36_10_reg_1178[27]_i_8_n_0 ,\add_ln36_10_reg_1178[27]_i_9_n_0 }));
  FDRE \add_ln36_10_reg_1178_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_10_fu_697_p2[28]),
        .Q(add_ln36_10_reg_1178[28]),
        .R(1'b0));
  FDRE \add_ln36_10_reg_1178_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_10_fu_697_p2[29]),
        .Q(add_ln36_10_reg_1178[29]),
        .R(1'b0));
  FDRE \add_ln36_10_reg_1178_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_10_fu_697_p2[30]),
        .Q(add_ln36_10_reg_1178[30]),
        .R(1'b0));
  FDRE \add_ln36_10_reg_1178_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_10_fu_697_p2[31]),
        .Q(add_ln36_10_reg_1178[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln36_10_reg_1178_reg[31]_i_1 
       (.CI(\add_ln36_10_reg_1178_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln36_10_reg_1178_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln36_10_reg_1178_reg[31]_i_1_n_1 ,\add_ln36_10_reg_1178_reg[31]_i_1_n_2 ,\add_ln36_10_reg_1178_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln36_10_reg_1178[31]_i_2_n_0 ,\add_ln36_10_reg_1178[31]_i_3_n_0 ,\add_ln36_10_reg_1178[31]_i_4_n_0 }),
        .O(add_ln36_10_fu_697_p2[31:28]),
        .S({\add_ln36_10_reg_1178[31]_i_5_n_0 ,\add_ln36_10_reg_1178[31]_i_6_n_0 ,\add_ln36_10_reg_1178[31]_i_7_n_0 ,\add_ln36_10_reg_1178[31]_i_8_n_0 }));
  FDRE \add_ln36_10_reg_1178_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_18_fu_692_p2[3]),
        .Q(add_ln36_10_reg_1178[3]),
        .R(1'b0));
  FDRE \add_ln36_10_reg_1178_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_18_fu_692_p2[4]),
        .Q(add_ln36_10_reg_1178[4]),
        .R(1'b0));
  FDRE \add_ln36_10_reg_1178_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_18_fu_692_p2[5]),
        .Q(add_ln36_10_reg_1178[5]),
        .R(1'b0));
  FDRE \add_ln36_10_reg_1178_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_18_fu_692_p2[6]),
        .Q(add_ln36_10_reg_1178[6]),
        .R(1'b0));
  FDRE \add_ln36_10_reg_1178_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_10_fu_697_p2[7]),
        .Q(add_ln36_10_reg_1178[7]),
        .R(1'b0));
  FDRE \add_ln36_10_reg_1178_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_10_fu_697_p2[8]),
        .Q(add_ln36_10_reg_1178[8]),
        .R(1'b0));
  FDRE \add_ln36_10_reg_1178_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_10_fu_697_p2[9]),
        .Q(add_ln36_10_reg_1178[9]),
        .R(1'b0));
  FDRE \add_ln36_2_reg_1133_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[0]),
        .Q(add_ln36_2_reg_1133[10]),
        .R(1'b0));
  FDRE \add_ln36_2_reg_1133_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[1]),
        .Q(add_ln36_2_reg_1133[11]),
        .R(1'b0));
  FDRE \add_ln36_2_reg_1133_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_2_reg_1133_reg[31]_0 [0]),
        .Q(add_ln36_2_reg_1133[12]),
        .R(1'b0));
  FDRE \add_ln36_2_reg_1133_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_2_reg_1133_reg[31]_0 [1]),
        .Q(add_ln36_2_reg_1133[13]),
        .R(1'b0));
  FDRE \add_ln36_2_reg_1133_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_2_reg_1133_reg[31]_0 [2]),
        .Q(add_ln36_2_reg_1133[14]),
        .R(1'b0));
  FDRE \add_ln36_2_reg_1133_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_2_reg_1133_reg[31]_0 [3]),
        .Q(add_ln36_2_reg_1133[15]),
        .R(1'b0));
  FDRE \add_ln36_2_reg_1133_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_2_reg_1133_reg[31]_0 [4]),
        .Q(add_ln36_2_reg_1133[16]),
        .R(1'b0));
  FDRE \add_ln36_2_reg_1133_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_2_reg_1133_reg[31]_0 [5]),
        .Q(add_ln36_2_reg_1133[17]),
        .R(1'b0));
  FDRE \add_ln36_2_reg_1133_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_2_reg_1133_reg[31]_0 [6]),
        .Q(add_ln36_2_reg_1133[18]),
        .R(1'b0));
  FDRE \add_ln36_2_reg_1133_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_2_reg_1133_reg[31]_0 [7]),
        .Q(add_ln36_2_reg_1133[19]),
        .R(1'b0));
  FDRE \add_ln36_2_reg_1133_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_2_reg_1133_reg[31]_0 [8]),
        .Q(add_ln36_2_reg_1133[20]),
        .R(1'b0));
  FDRE \add_ln36_2_reg_1133_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_2_reg_1133_reg[31]_0 [9]),
        .Q(add_ln36_2_reg_1133[21]),
        .R(1'b0));
  FDRE \add_ln36_2_reg_1133_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_2_reg_1133_reg[31]_0 [10]),
        .Q(add_ln36_2_reg_1133[22]),
        .R(1'b0));
  FDRE \add_ln36_2_reg_1133_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_2_reg_1133_reg[31]_0 [11]),
        .Q(add_ln36_2_reg_1133[23]),
        .R(1'b0));
  FDRE \add_ln36_2_reg_1133_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_2_reg_1133_reg[31]_0 [12]),
        .Q(add_ln36_2_reg_1133[24]),
        .R(1'b0));
  FDRE \add_ln36_2_reg_1133_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_2_reg_1133_reg[31]_0 [13]),
        .Q(add_ln36_2_reg_1133[25]),
        .R(1'b0));
  FDRE \add_ln36_2_reg_1133_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_2_reg_1133_reg[31]_0 [14]),
        .Q(add_ln36_2_reg_1133[26]),
        .R(1'b0));
  FDRE \add_ln36_2_reg_1133_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_2_reg_1133_reg[31]_0 [15]),
        .Q(add_ln36_2_reg_1133[27]),
        .R(1'b0));
  FDRE \add_ln36_2_reg_1133_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_2_reg_1133_reg[31]_0 [16]),
        .Q(add_ln36_2_reg_1133[28]),
        .R(1'b0));
  FDRE \add_ln36_2_reg_1133_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_2_reg_1133_reg[31]_0 [17]),
        .Q(add_ln36_2_reg_1133[29]),
        .R(1'b0));
  FDRE \add_ln36_2_reg_1133_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_2_reg_1133_reg[31]_0 [18]),
        .Q(add_ln36_2_reg_1133[30]),
        .R(1'b0));
  FDRE \add_ln36_2_reg_1133_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_2_reg_1133_reg[31]_0 [19]),
        .Q(add_ln36_2_reg_1133[31]),
        .R(1'b0));
  FDRE \add_ln36_5_reg_1138_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg[31]_0 [0]),
        .Q(add_ln36_5_reg_1138[10]),
        .R(1'b0));
  FDRE \add_ln36_5_reg_1138_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg[31]_0 [1]),
        .Q(add_ln36_5_reg_1138[11]),
        .R(1'b0));
  FDRE \add_ln36_5_reg_1138_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg[31]_0 [2]),
        .Q(add_ln36_5_reg_1138[12]),
        .R(1'b0));
  FDRE \add_ln36_5_reg_1138_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_5_reg_1138_reg[31]_0 [0]),
        .Q(add_ln36_5_reg_1138[13]),
        .R(1'b0));
  FDRE \add_ln36_5_reg_1138_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_5_reg_1138_reg[31]_0 [1]),
        .Q(add_ln36_5_reg_1138[14]),
        .R(1'b0));
  FDRE \add_ln36_5_reg_1138_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_5_reg_1138_reg[31]_0 [2]),
        .Q(add_ln36_5_reg_1138[15]),
        .R(1'b0));
  FDRE \add_ln36_5_reg_1138_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_5_reg_1138_reg[31]_0 [3]),
        .Q(add_ln36_5_reg_1138[16]),
        .R(1'b0));
  FDRE \add_ln36_5_reg_1138_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_5_reg_1138_reg[31]_0 [4]),
        .Q(add_ln36_5_reg_1138[17]),
        .R(1'b0));
  FDRE \add_ln36_5_reg_1138_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_5_reg_1138_reg[31]_0 [5]),
        .Q(add_ln36_5_reg_1138[18]),
        .R(1'b0));
  FDRE \add_ln36_5_reg_1138_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_5_reg_1138_reg[31]_0 [6]),
        .Q(add_ln36_5_reg_1138[19]),
        .R(1'b0));
  FDRE \add_ln36_5_reg_1138_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_5_reg_1138_reg[31]_0 [7]),
        .Q(add_ln36_5_reg_1138[20]),
        .R(1'b0));
  FDRE \add_ln36_5_reg_1138_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_5_reg_1138_reg[31]_0 [8]),
        .Q(add_ln36_5_reg_1138[21]),
        .R(1'b0));
  FDRE \add_ln36_5_reg_1138_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_5_reg_1138_reg[31]_0 [9]),
        .Q(add_ln36_5_reg_1138[22]),
        .R(1'b0));
  FDRE \add_ln36_5_reg_1138_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_5_reg_1138_reg[31]_0 [10]),
        .Q(add_ln36_5_reg_1138[23]),
        .R(1'b0));
  FDRE \add_ln36_5_reg_1138_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_5_reg_1138_reg[31]_0 [11]),
        .Q(add_ln36_5_reg_1138[24]),
        .R(1'b0));
  FDRE \add_ln36_5_reg_1138_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_5_reg_1138_reg[31]_0 [12]),
        .Q(add_ln36_5_reg_1138[25]),
        .R(1'b0));
  FDRE \add_ln36_5_reg_1138_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_5_reg_1138_reg[31]_0 [13]),
        .Q(add_ln36_5_reg_1138[26]),
        .R(1'b0));
  FDRE \add_ln36_5_reg_1138_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_5_reg_1138_reg[31]_0 [14]),
        .Q(add_ln36_5_reg_1138[27]),
        .R(1'b0));
  FDRE \add_ln36_5_reg_1138_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_5_reg_1138_reg[31]_0 [15]),
        .Q(add_ln36_5_reg_1138[28]),
        .R(1'b0));
  FDRE \add_ln36_5_reg_1138_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_5_reg_1138_reg[31]_0 [16]),
        .Q(add_ln36_5_reg_1138[29]),
        .R(1'b0));
  FDRE \add_ln36_5_reg_1138_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_5_reg_1138_reg[31]_0 [17]),
        .Q(add_ln36_5_reg_1138[30]),
        .R(1'b0));
  FDRE \add_ln36_5_reg_1138_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln36_5_reg_1138_reg[31]_0 [18]),
        .Q(add_ln36_5_reg_1138[31]),
        .R(1'b0));
  (* HLUTNM = "lutpair97" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_7_reg_1153[12]_i_2 
       (.I0(shl_ln36_11_fu_564_p2[9]),
        .I1(shl_ln36_11_fu_564_p2[11]),
        .I2(add_ln36_5_reg_1138[11]),
        .O(\add_ln36_7_reg_1153[12]_i_2_n_0 ));
  (* HLUTNM = "lutpair96" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_7_reg_1153[12]_i_3 
       (.I0(add_ln36_5_reg_1138[12]),
        .I1(shl_ln36_11_fu_564_p2[10]),
        .I2(add_ln36_5_reg_1138[10]),
        .O(\add_ln36_7_reg_1153[12]_i_3_n_0 ));
  (* HLUTNM = "lutpair288" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln36_7_reg_1153[12]_i_4 
       (.I0(add_ln36_5_reg_1138[11]),
        .I1(shl_ln36_11_fu_564_p2[9]),
        .O(\add_ln36_7_reg_1153[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_7_reg_1153[12]_i_5 
       (.I0(shl_ln36_11_fu_564_p2[9]),
        .I1(add_ln36_5_reg_1138[11]),
        .O(\add_ln36_7_reg_1153[12]_i_5_n_0 ));
  (* HLUTNM = "lutpair98" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_7_reg_1153[12]_i_6 
       (.I0(shl_ln36_11_fu_564_p2[10]),
        .I1(shl_ln36_11_fu_564_p2[12]),
        .I2(add_ln36_5_reg_1138[12]),
        .I3(\add_ln36_7_reg_1153[12]_i_2_n_0 ),
        .O(\add_ln36_7_reg_1153[12]_i_6_n_0 ));
  (* HLUTNM = "lutpair97" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_7_reg_1153[12]_i_7 
       (.I0(shl_ln36_11_fu_564_p2[9]),
        .I1(shl_ln36_11_fu_564_p2[11]),
        .I2(add_ln36_5_reg_1138[11]),
        .I3(\add_ln36_7_reg_1153[12]_i_3_n_0 ),
        .O(\add_ln36_7_reg_1153[12]_i_7_n_0 ));
  (* HLUTNM = "lutpair96" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_7_reg_1153[12]_i_8 
       (.I0(add_ln36_5_reg_1138[12]),
        .I1(shl_ln36_11_fu_564_p2[10]),
        .I2(add_ln36_5_reg_1138[10]),
        .I3(\add_ln36_7_reg_1153[12]_i_4_n_0 ),
        .O(\add_ln36_7_reg_1153[12]_i_8_n_0 ));
  (* HLUTNM = "lutpair288" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    \add_ln36_7_reg_1153[12]_i_9 
       (.I0(add_ln36_5_reg_1138[11]),
        .I1(shl_ln36_11_fu_564_p2[9]),
        .I2(add_ln36_5_reg_1138[10]),
        .I3(add_ln36_5_reg_1138[12]),
        .O(\add_ln36_7_reg_1153[12]_i_9_n_0 ));
  (* HLUTNM = "lutpair101" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_7_reg_1153[16]_i_2 
       (.I0(shl_ln36_11_fu_564_p2[13]),
        .I1(shl_ln36_11_fu_564_p2[15]),
        .I2(add_ln36_5_reg_1138[15]),
        .O(\add_ln36_7_reg_1153[16]_i_2_n_0 ));
  (* HLUTNM = "lutpair100" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_7_reg_1153[16]_i_3 
       (.I0(shl_ln36_11_fu_564_p2[12]),
        .I1(shl_ln36_11_fu_564_p2[14]),
        .I2(add_ln36_5_reg_1138[14]),
        .O(\add_ln36_7_reg_1153[16]_i_3_n_0 ));
  (* HLUTNM = "lutpair99" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_7_reg_1153[16]_i_4 
       (.I0(shl_ln36_11_fu_564_p2[11]),
        .I1(shl_ln36_11_fu_564_p2[13]),
        .I2(add_ln36_5_reg_1138[13]),
        .O(\add_ln36_7_reg_1153[16]_i_4_n_0 ));
  (* HLUTNM = "lutpair98" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_7_reg_1153[16]_i_5 
       (.I0(shl_ln36_11_fu_564_p2[10]),
        .I1(shl_ln36_11_fu_564_p2[12]),
        .I2(add_ln36_5_reg_1138[12]),
        .O(\add_ln36_7_reg_1153[16]_i_5_n_0 ));
  (* HLUTNM = "lutpair102" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_7_reg_1153[16]_i_6 
       (.I0(shl_ln36_11_fu_564_p2[14]),
        .I1(shl_ln36_11_fu_564_p2[16]),
        .I2(add_ln36_5_reg_1138[16]),
        .I3(\add_ln36_7_reg_1153[16]_i_2_n_0 ),
        .O(\add_ln36_7_reg_1153[16]_i_6_n_0 ));
  (* HLUTNM = "lutpair101" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_7_reg_1153[16]_i_7 
       (.I0(shl_ln36_11_fu_564_p2[13]),
        .I1(shl_ln36_11_fu_564_p2[15]),
        .I2(add_ln36_5_reg_1138[15]),
        .I3(\add_ln36_7_reg_1153[16]_i_3_n_0 ),
        .O(\add_ln36_7_reg_1153[16]_i_7_n_0 ));
  (* HLUTNM = "lutpair100" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_7_reg_1153[16]_i_8 
       (.I0(shl_ln36_11_fu_564_p2[12]),
        .I1(shl_ln36_11_fu_564_p2[14]),
        .I2(add_ln36_5_reg_1138[14]),
        .I3(\add_ln36_7_reg_1153[16]_i_4_n_0 ),
        .O(\add_ln36_7_reg_1153[16]_i_8_n_0 ));
  (* HLUTNM = "lutpair99" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_7_reg_1153[16]_i_9 
       (.I0(shl_ln36_11_fu_564_p2[11]),
        .I1(shl_ln36_11_fu_564_p2[13]),
        .I2(add_ln36_5_reg_1138[13]),
        .I3(\add_ln36_7_reg_1153[16]_i_5_n_0 ),
        .O(\add_ln36_7_reg_1153[16]_i_9_n_0 ));
  (* HLUTNM = "lutpair105" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_7_reg_1153[20]_i_2 
       (.I0(shl_ln36_11_fu_564_p2[17]),
        .I1(shl_ln36_11_fu_564_p2[19]),
        .I2(add_ln36_5_reg_1138[19]),
        .O(\add_ln36_7_reg_1153[20]_i_2_n_0 ));
  (* HLUTNM = "lutpair104" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_7_reg_1153[20]_i_3 
       (.I0(shl_ln36_11_fu_564_p2[16]),
        .I1(shl_ln36_11_fu_564_p2[18]),
        .I2(add_ln36_5_reg_1138[18]),
        .O(\add_ln36_7_reg_1153[20]_i_3_n_0 ));
  (* HLUTNM = "lutpair103" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_7_reg_1153[20]_i_4 
       (.I0(shl_ln36_11_fu_564_p2[15]),
        .I1(shl_ln36_11_fu_564_p2[17]),
        .I2(add_ln36_5_reg_1138[17]),
        .O(\add_ln36_7_reg_1153[20]_i_4_n_0 ));
  (* HLUTNM = "lutpair102" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_7_reg_1153[20]_i_5 
       (.I0(shl_ln36_11_fu_564_p2[14]),
        .I1(shl_ln36_11_fu_564_p2[16]),
        .I2(add_ln36_5_reg_1138[16]),
        .O(\add_ln36_7_reg_1153[20]_i_5_n_0 ));
  (* HLUTNM = "lutpair106" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_7_reg_1153[20]_i_6 
       (.I0(shl_ln36_11_fu_564_p2[18]),
        .I1(shl_ln36_11_fu_564_p2[20]),
        .I2(add_ln36_5_reg_1138[20]),
        .I3(\add_ln36_7_reg_1153[20]_i_2_n_0 ),
        .O(\add_ln36_7_reg_1153[20]_i_6_n_0 ));
  (* HLUTNM = "lutpair105" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_7_reg_1153[20]_i_7 
       (.I0(shl_ln36_11_fu_564_p2[17]),
        .I1(shl_ln36_11_fu_564_p2[19]),
        .I2(add_ln36_5_reg_1138[19]),
        .I3(\add_ln36_7_reg_1153[20]_i_3_n_0 ),
        .O(\add_ln36_7_reg_1153[20]_i_7_n_0 ));
  (* HLUTNM = "lutpair104" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_7_reg_1153[20]_i_8 
       (.I0(shl_ln36_11_fu_564_p2[16]),
        .I1(shl_ln36_11_fu_564_p2[18]),
        .I2(add_ln36_5_reg_1138[18]),
        .I3(\add_ln36_7_reg_1153[20]_i_4_n_0 ),
        .O(\add_ln36_7_reg_1153[20]_i_8_n_0 ));
  (* HLUTNM = "lutpair103" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_7_reg_1153[20]_i_9 
       (.I0(shl_ln36_11_fu_564_p2[15]),
        .I1(shl_ln36_11_fu_564_p2[17]),
        .I2(add_ln36_5_reg_1138[17]),
        .I3(\add_ln36_7_reg_1153[20]_i_5_n_0 ),
        .O(\add_ln36_7_reg_1153[20]_i_9_n_0 ));
  (* HLUTNM = "lutpair109" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_7_reg_1153[24]_i_2 
       (.I0(shl_ln36_11_fu_564_p2[21]),
        .I1(shl_ln36_11_fu_564_p2[23]),
        .I2(add_ln36_5_reg_1138[23]),
        .O(\add_ln36_7_reg_1153[24]_i_2_n_0 ));
  (* HLUTNM = "lutpair108" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_7_reg_1153[24]_i_3 
       (.I0(shl_ln36_11_fu_564_p2[20]),
        .I1(shl_ln36_11_fu_564_p2[22]),
        .I2(add_ln36_5_reg_1138[22]),
        .O(\add_ln36_7_reg_1153[24]_i_3_n_0 ));
  (* HLUTNM = "lutpair107" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_7_reg_1153[24]_i_4 
       (.I0(shl_ln36_11_fu_564_p2[19]),
        .I1(shl_ln36_11_fu_564_p2[21]),
        .I2(add_ln36_5_reg_1138[21]),
        .O(\add_ln36_7_reg_1153[24]_i_4_n_0 ));
  (* HLUTNM = "lutpair106" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_7_reg_1153[24]_i_5 
       (.I0(shl_ln36_11_fu_564_p2[18]),
        .I1(shl_ln36_11_fu_564_p2[20]),
        .I2(add_ln36_5_reg_1138[20]),
        .O(\add_ln36_7_reg_1153[24]_i_5_n_0 ));
  (* HLUTNM = "lutpair110" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_7_reg_1153[24]_i_6 
       (.I0(shl_ln36_11_fu_564_p2[22]),
        .I1(shl_ln36_11_fu_564_p2[24]),
        .I2(add_ln36_5_reg_1138[24]),
        .I3(\add_ln36_7_reg_1153[24]_i_2_n_0 ),
        .O(\add_ln36_7_reg_1153[24]_i_6_n_0 ));
  (* HLUTNM = "lutpair109" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_7_reg_1153[24]_i_7 
       (.I0(shl_ln36_11_fu_564_p2[21]),
        .I1(shl_ln36_11_fu_564_p2[23]),
        .I2(add_ln36_5_reg_1138[23]),
        .I3(\add_ln36_7_reg_1153[24]_i_3_n_0 ),
        .O(\add_ln36_7_reg_1153[24]_i_7_n_0 ));
  (* HLUTNM = "lutpair108" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_7_reg_1153[24]_i_8 
       (.I0(shl_ln36_11_fu_564_p2[20]),
        .I1(shl_ln36_11_fu_564_p2[22]),
        .I2(add_ln36_5_reg_1138[22]),
        .I3(\add_ln36_7_reg_1153[24]_i_4_n_0 ),
        .O(\add_ln36_7_reg_1153[24]_i_8_n_0 ));
  (* HLUTNM = "lutpair107" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_7_reg_1153[24]_i_9 
       (.I0(shl_ln36_11_fu_564_p2[19]),
        .I1(shl_ln36_11_fu_564_p2[21]),
        .I2(add_ln36_5_reg_1138[21]),
        .I3(\add_ln36_7_reg_1153[24]_i_5_n_0 ),
        .O(\add_ln36_7_reg_1153[24]_i_9_n_0 ));
  (* HLUTNM = "lutpair113" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_7_reg_1153[28]_i_2 
       (.I0(shl_ln36_11_fu_564_p2[25]),
        .I1(shl_ln36_11_fu_564_p2[27]),
        .I2(add_ln36_5_reg_1138[27]),
        .O(\add_ln36_7_reg_1153[28]_i_2_n_0 ));
  (* HLUTNM = "lutpair112" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_7_reg_1153[28]_i_3 
       (.I0(shl_ln36_11_fu_564_p2[24]),
        .I1(shl_ln36_11_fu_564_p2[26]),
        .I2(add_ln36_5_reg_1138[26]),
        .O(\add_ln36_7_reg_1153[28]_i_3_n_0 ));
  (* HLUTNM = "lutpair111" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_7_reg_1153[28]_i_4 
       (.I0(shl_ln36_11_fu_564_p2[23]),
        .I1(shl_ln36_11_fu_564_p2[25]),
        .I2(add_ln36_5_reg_1138[25]),
        .O(\add_ln36_7_reg_1153[28]_i_4_n_0 ));
  (* HLUTNM = "lutpair110" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_7_reg_1153[28]_i_5 
       (.I0(shl_ln36_11_fu_564_p2[22]),
        .I1(shl_ln36_11_fu_564_p2[24]),
        .I2(add_ln36_5_reg_1138[24]),
        .O(\add_ln36_7_reg_1153[28]_i_5_n_0 ));
  (* HLUTNM = "lutpair114" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_7_reg_1153[28]_i_6 
       (.I0(shl_ln36_11_fu_564_p2[26]),
        .I1(shl_ln36_11_fu_564_p2[28]),
        .I2(add_ln36_5_reg_1138[28]),
        .I3(\add_ln36_7_reg_1153[28]_i_2_n_0 ),
        .O(\add_ln36_7_reg_1153[28]_i_6_n_0 ));
  (* HLUTNM = "lutpair113" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_7_reg_1153[28]_i_7 
       (.I0(shl_ln36_11_fu_564_p2[25]),
        .I1(shl_ln36_11_fu_564_p2[27]),
        .I2(add_ln36_5_reg_1138[27]),
        .I3(\add_ln36_7_reg_1153[28]_i_3_n_0 ),
        .O(\add_ln36_7_reg_1153[28]_i_7_n_0 ));
  (* HLUTNM = "lutpair112" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_7_reg_1153[28]_i_8 
       (.I0(shl_ln36_11_fu_564_p2[24]),
        .I1(shl_ln36_11_fu_564_p2[26]),
        .I2(add_ln36_5_reg_1138[26]),
        .I3(\add_ln36_7_reg_1153[28]_i_4_n_0 ),
        .O(\add_ln36_7_reg_1153[28]_i_8_n_0 ));
  (* HLUTNM = "lutpair111" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_7_reg_1153[28]_i_9 
       (.I0(shl_ln36_11_fu_564_p2[23]),
        .I1(shl_ln36_11_fu_564_p2[25]),
        .I2(add_ln36_5_reg_1138[25]),
        .I3(\add_ln36_7_reg_1153[28]_i_5_n_0 ),
        .O(\add_ln36_7_reg_1153[28]_i_9_n_0 ));
  (* HLUTNM = "lutpair115" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_7_reg_1153[31]_i_2 
       (.I0(shl_ln36_11_fu_564_p2[27]),
        .I1(shl_ln36_11_fu_564_p2[29]),
        .I2(add_ln36_5_reg_1138[29]),
        .O(\add_ln36_7_reg_1153[31]_i_2_n_0 ));
  (* HLUTNM = "lutpair114" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln36_7_reg_1153[31]_i_3 
       (.I0(shl_ln36_11_fu_564_p2[26]),
        .I1(shl_ln36_11_fu_564_p2[28]),
        .I2(add_ln36_5_reg_1138[28]),
        .O(\add_ln36_7_reg_1153[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln36_7_reg_1153[31]_i_4 
       (.I0(add_ln36_5_reg_1138[30]),
        .I1(shl_ln36_11_fu_564_p2[30]),
        .I2(shl_ln36_11_fu_564_p2[28]),
        .I3(shl_ln36_11_fu_564_p2[31]),
        .I4(shl_ln36_11_fu_564_p2[29]),
        .I5(add_ln36_5_reg_1138[31]),
        .O(\add_ln36_7_reg_1153[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_7_reg_1153[31]_i_5 
       (.I0(\add_ln36_7_reg_1153[31]_i_2_n_0 ),
        .I1(shl_ln36_11_fu_564_p2[30]),
        .I2(shl_ln36_11_fu_564_p2[28]),
        .I3(add_ln36_5_reg_1138[30]),
        .O(\add_ln36_7_reg_1153[31]_i_5_n_0 ));
  (* HLUTNM = "lutpair115" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln36_7_reg_1153[31]_i_6 
       (.I0(shl_ln36_11_fu_564_p2[27]),
        .I1(shl_ln36_11_fu_564_p2[29]),
        .I2(add_ln36_5_reg_1138[29]),
        .I3(\add_ln36_7_reg_1153[31]_i_3_n_0 ),
        .O(\add_ln36_7_reg_1153[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln36_7_reg_1153[8]_i_1 
       (.I0(add_ln36_5_reg_1138[12]),
        .I1(add_ln36_5_reg_1138[10]),
        .O(add_ln36_7_fu_569_p2[8]));
  FDRE \add_ln36_7_reg_1153_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_7_fu_569_p2[10]),
        .Q(add_ln36_7_reg_1153[10]),
        .R(1'b0));
  FDRE \add_ln36_7_reg_1153_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_7_fu_569_p2[11]),
        .Q(add_ln36_7_reg_1153[11]),
        .R(1'b0));
  FDRE \add_ln36_7_reg_1153_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_7_fu_569_p2[12]),
        .Q(add_ln36_7_reg_1153[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln36_7_reg_1153_reg[12]_i_1 
       (.CI(1'b0),
        .CO({\add_ln36_7_reg_1153_reg[12]_i_1_n_0 ,\add_ln36_7_reg_1153_reg[12]_i_1_n_1 ,\add_ln36_7_reg_1153_reg[12]_i_1_n_2 ,\add_ln36_7_reg_1153_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln36_7_reg_1153[12]_i_2_n_0 ,\add_ln36_7_reg_1153[12]_i_3_n_0 ,\add_ln36_7_reg_1153[12]_i_4_n_0 ,\add_ln36_7_reg_1153[12]_i_5_n_0 }),
        .O(add_ln36_7_fu_569_p2[12:9]),
        .S({\add_ln36_7_reg_1153[12]_i_6_n_0 ,\add_ln36_7_reg_1153[12]_i_7_n_0 ,\add_ln36_7_reg_1153[12]_i_8_n_0 ,\add_ln36_7_reg_1153[12]_i_9_n_0 }));
  FDRE \add_ln36_7_reg_1153_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_7_fu_569_p2[13]),
        .Q(add_ln36_7_reg_1153[13]),
        .R(1'b0));
  FDRE \add_ln36_7_reg_1153_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_7_fu_569_p2[14]),
        .Q(add_ln36_7_reg_1153[14]),
        .R(1'b0));
  FDRE \add_ln36_7_reg_1153_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_7_fu_569_p2[15]),
        .Q(add_ln36_7_reg_1153[15]),
        .R(1'b0));
  FDRE \add_ln36_7_reg_1153_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_7_fu_569_p2[16]),
        .Q(add_ln36_7_reg_1153[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln36_7_reg_1153_reg[16]_i_1 
       (.CI(\add_ln36_7_reg_1153_reg[12]_i_1_n_0 ),
        .CO({\add_ln36_7_reg_1153_reg[16]_i_1_n_0 ,\add_ln36_7_reg_1153_reg[16]_i_1_n_1 ,\add_ln36_7_reg_1153_reg[16]_i_1_n_2 ,\add_ln36_7_reg_1153_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln36_7_reg_1153[16]_i_2_n_0 ,\add_ln36_7_reg_1153[16]_i_3_n_0 ,\add_ln36_7_reg_1153[16]_i_4_n_0 ,\add_ln36_7_reg_1153[16]_i_5_n_0 }),
        .O(add_ln36_7_fu_569_p2[16:13]),
        .S({\add_ln36_7_reg_1153[16]_i_6_n_0 ,\add_ln36_7_reg_1153[16]_i_7_n_0 ,\add_ln36_7_reg_1153[16]_i_8_n_0 ,\add_ln36_7_reg_1153[16]_i_9_n_0 }));
  FDRE \add_ln36_7_reg_1153_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_7_fu_569_p2[17]),
        .Q(add_ln36_7_reg_1153[17]),
        .R(1'b0));
  FDRE \add_ln36_7_reg_1153_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_7_fu_569_p2[18]),
        .Q(add_ln36_7_reg_1153[18]),
        .R(1'b0));
  FDRE \add_ln36_7_reg_1153_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_7_fu_569_p2[19]),
        .Q(add_ln36_7_reg_1153[19]),
        .R(1'b0));
  FDRE \add_ln36_7_reg_1153_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_7_fu_569_p2[20]),
        .Q(add_ln36_7_reg_1153[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln36_7_reg_1153_reg[20]_i_1 
       (.CI(\add_ln36_7_reg_1153_reg[16]_i_1_n_0 ),
        .CO({\add_ln36_7_reg_1153_reg[20]_i_1_n_0 ,\add_ln36_7_reg_1153_reg[20]_i_1_n_1 ,\add_ln36_7_reg_1153_reg[20]_i_1_n_2 ,\add_ln36_7_reg_1153_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln36_7_reg_1153[20]_i_2_n_0 ,\add_ln36_7_reg_1153[20]_i_3_n_0 ,\add_ln36_7_reg_1153[20]_i_4_n_0 ,\add_ln36_7_reg_1153[20]_i_5_n_0 }),
        .O(add_ln36_7_fu_569_p2[20:17]),
        .S({\add_ln36_7_reg_1153[20]_i_6_n_0 ,\add_ln36_7_reg_1153[20]_i_7_n_0 ,\add_ln36_7_reg_1153[20]_i_8_n_0 ,\add_ln36_7_reg_1153[20]_i_9_n_0 }));
  FDRE \add_ln36_7_reg_1153_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_7_fu_569_p2[21]),
        .Q(add_ln36_7_reg_1153[21]),
        .R(1'b0));
  FDRE \add_ln36_7_reg_1153_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_7_fu_569_p2[22]),
        .Q(add_ln36_7_reg_1153[22]),
        .R(1'b0));
  FDRE \add_ln36_7_reg_1153_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_7_fu_569_p2[23]),
        .Q(add_ln36_7_reg_1153[23]),
        .R(1'b0));
  FDRE \add_ln36_7_reg_1153_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_7_fu_569_p2[24]),
        .Q(add_ln36_7_reg_1153[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln36_7_reg_1153_reg[24]_i_1 
       (.CI(\add_ln36_7_reg_1153_reg[20]_i_1_n_0 ),
        .CO({\add_ln36_7_reg_1153_reg[24]_i_1_n_0 ,\add_ln36_7_reg_1153_reg[24]_i_1_n_1 ,\add_ln36_7_reg_1153_reg[24]_i_1_n_2 ,\add_ln36_7_reg_1153_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln36_7_reg_1153[24]_i_2_n_0 ,\add_ln36_7_reg_1153[24]_i_3_n_0 ,\add_ln36_7_reg_1153[24]_i_4_n_0 ,\add_ln36_7_reg_1153[24]_i_5_n_0 }),
        .O(add_ln36_7_fu_569_p2[24:21]),
        .S({\add_ln36_7_reg_1153[24]_i_6_n_0 ,\add_ln36_7_reg_1153[24]_i_7_n_0 ,\add_ln36_7_reg_1153[24]_i_8_n_0 ,\add_ln36_7_reg_1153[24]_i_9_n_0 }));
  FDRE \add_ln36_7_reg_1153_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_7_fu_569_p2[25]),
        .Q(add_ln36_7_reg_1153[25]),
        .R(1'b0));
  FDRE \add_ln36_7_reg_1153_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_7_fu_569_p2[26]),
        .Q(add_ln36_7_reg_1153[26]),
        .R(1'b0));
  FDRE \add_ln36_7_reg_1153_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_7_fu_569_p2[27]),
        .Q(add_ln36_7_reg_1153[27]),
        .R(1'b0));
  FDRE \add_ln36_7_reg_1153_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_7_fu_569_p2[28]),
        .Q(add_ln36_7_reg_1153[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln36_7_reg_1153_reg[28]_i_1 
       (.CI(\add_ln36_7_reg_1153_reg[24]_i_1_n_0 ),
        .CO({\add_ln36_7_reg_1153_reg[28]_i_1_n_0 ,\add_ln36_7_reg_1153_reg[28]_i_1_n_1 ,\add_ln36_7_reg_1153_reg[28]_i_1_n_2 ,\add_ln36_7_reg_1153_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln36_7_reg_1153[28]_i_2_n_0 ,\add_ln36_7_reg_1153[28]_i_3_n_0 ,\add_ln36_7_reg_1153[28]_i_4_n_0 ,\add_ln36_7_reg_1153[28]_i_5_n_0 }),
        .O(add_ln36_7_fu_569_p2[28:25]),
        .S({\add_ln36_7_reg_1153[28]_i_6_n_0 ,\add_ln36_7_reg_1153[28]_i_7_n_0 ,\add_ln36_7_reg_1153[28]_i_8_n_0 ,\add_ln36_7_reg_1153[28]_i_9_n_0 }));
  FDRE \add_ln36_7_reg_1153_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_7_fu_569_p2[29]),
        .Q(add_ln36_7_reg_1153[29]),
        .R(1'b0));
  FDRE \add_ln36_7_reg_1153_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_7_fu_569_p2[30]),
        .Q(add_ln36_7_reg_1153[30]),
        .R(1'b0));
  FDRE \add_ln36_7_reg_1153_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_7_fu_569_p2[31]),
        .Q(add_ln36_7_reg_1153[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln36_7_reg_1153_reg[31]_i_1 
       (.CI(\add_ln36_7_reg_1153_reg[28]_i_1_n_0 ),
        .CO({\NLW_add_ln36_7_reg_1153_reg[31]_i_1_CO_UNCONNECTED [3:2],\add_ln36_7_reg_1153_reg[31]_i_1_n_2 ,\add_ln36_7_reg_1153_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln36_7_reg_1153[31]_i_2_n_0 ,\add_ln36_7_reg_1153[31]_i_3_n_0 }),
        .O({\NLW_add_ln36_7_reg_1153_reg[31]_i_1_O_UNCONNECTED [3],add_ln36_7_fu_569_p2[31:29]}),
        .S({1'b0,\add_ln36_7_reg_1153[31]_i_4_n_0 ,\add_ln36_7_reg_1153[31]_i_5_n_0 ,\add_ln36_7_reg_1153[31]_i_6_n_0 }));
  FDRE \add_ln36_7_reg_1153_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_7_fu_569_p2[8]),
        .Q(add_ln36_7_reg_1153[8]),
        .R(1'b0));
  FDRE \add_ln36_7_reg_1153_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_7_fu_569_p2[9]),
        .Q(add_ln36_7_reg_1153[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln37_4_reg_1163[13]_i_2 
       (.I0(shl_ln36_14_fu_575_p2[14]),
        .I1(shl_ln36_14_fu_575_p2[16]),
        .I2(shl_ln36_14_fu_575_p2[18]),
        .O(\add_ln37_4_reg_1163[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_4_reg_1163[13]_i_3 
       (.I0(shl_ln36_14_fu_575_p2[17]),
        .I1(shl_ln36_14_fu_575_p2[15]),
        .O(\add_ln37_4_reg_1163[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_4_reg_1163[13]_i_4 
       (.I0(shl_ln36_14_fu_575_p2[16]),
        .I1(shl_ln36_14_fu_575_p2[14]),
        .O(\add_ln37_4_reg_1163[13]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_4_reg_1163[17]_i_10 
       (.I0(shl_ln36_14_fu_575_p2[19]),
        .I1(shl_ln36_14_fu_575_p2[17]),
        .O(\add_ln37_4_reg_1163[17]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln37_4_reg_1163[17]_i_11 
       (.I0(shl_ln36_14_fu_575_p2[22]),
        .I1(shl_ln36_14_fu_575_p2[18]),
        .I2(shl_ln36_14_fu_575_p2[20]),
        .O(\add_ln37_4_reg_1163[17]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln37_4_reg_1163[17]_i_12 
       (.I0(shl_ln36_14_fu_575_p2[21]),
        .I1(shl_ln36_14_fu_575_p2[17]),
        .I2(shl_ln36_14_fu_575_p2[19]),
        .O(\add_ln37_4_reg_1163[17]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_4_reg_1163[17]_i_13 
       (.I0(shl_ln36_14_fu_575_p2[18]),
        .I1(shl_ln36_14_fu_575_p2[16]),
        .O(\add_ln37_4_reg_1163[17]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBEBEBE28BE282828)) 
    \add_ln37_4_reg_1163[17]_i_2 
       (.I0(shl_ln36_14_fu_575_p2[15]),
        .I1(\add_ln37_4_reg_1163[17]_i_10_n_0 ),
        .I2(shl_ln36_14_fu_575_p2[21]),
        .I3(shl_ln36_14_fu_575_p2[20]),
        .I4(shl_ln36_14_fu_575_p2[18]),
        .I5(shl_ln36_14_fu_575_p2[16]),
        .O(\add_ln37_4_reg_1163[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln37_4_reg_1163[17]_i_3 
       (.I0(shl_ln36_14_fu_575_p2[20]),
        .I1(shl_ln36_14_fu_575_p2[18]),
        .I2(shl_ln36_14_fu_575_p2[16]),
        .I3(shl_ln36_14_fu_575_p2[15]),
        .I4(shl_ln36_14_fu_575_p2[21]),
        .I5(\add_ln37_4_reg_1163[17]_i_10_n_0 ),
        .O(\add_ln37_4_reg_1163[17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln37_4_reg_1163[17]_i_4 
       (.I0(shl_ln36_14_fu_575_p2[18]),
        .I1(shl_ln36_14_fu_575_p2[16]),
        .I2(shl_ln36_14_fu_575_p2[20]),
        .I3(shl_ln36_14_fu_575_p2[14]),
        .O(\add_ln37_4_reg_1163[17]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln37_4_reg_1163[17]_i_5 
       (.I0(shl_ln36_14_fu_575_p2[19]),
        .I1(shl_ln36_14_fu_575_p2[15]),
        .I2(shl_ln36_14_fu_575_p2[17]),
        .O(\add_ln37_4_reg_1163[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln37_4_reg_1163[17]_i_6 
       (.I0(\add_ln37_4_reg_1163[17]_i_2_n_0 ),
        .I1(\add_ln37_4_reg_1163[17]_i_11_n_0 ),
        .I2(shl_ln36_14_fu_575_p2[16]),
        .I3(shl_ln36_14_fu_575_p2[17]),
        .I4(shl_ln36_14_fu_575_p2[19]),
        .I5(shl_ln36_14_fu_575_p2[21]),
        .O(\add_ln37_4_reg_1163[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \add_ln37_4_reg_1163[17]_i_7 
       (.I0(\add_ln37_4_reg_1163[17]_i_12_n_0 ),
        .I1(shl_ln36_14_fu_575_p2[15]),
        .I2(shl_ln36_14_fu_575_p2[20]),
        .I3(shl_ln36_14_fu_575_p2[16]),
        .I4(shl_ln36_14_fu_575_p2[18]),
        .I5(shl_ln36_14_fu_575_p2[14]),
        .O(\add_ln37_4_reg_1163[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln37_4_reg_1163[17]_i_8 
       (.I0(shl_ln36_14_fu_575_p2[14]),
        .I1(shl_ln36_14_fu_575_p2[20]),
        .I2(\add_ln37_4_reg_1163[17]_i_13_n_0 ),
        .I3(shl_ln36_14_fu_575_p2[19]),
        .I4(shl_ln36_14_fu_575_p2[17]),
        .I5(shl_ln36_14_fu_575_p2[15]),
        .O(\add_ln37_4_reg_1163[17]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \add_ln37_4_reg_1163[17]_i_9 
       (.I0(shl_ln36_14_fu_575_p2[17]),
        .I1(shl_ln36_14_fu_575_p2[15]),
        .I2(shl_ln36_14_fu_575_p2[19]),
        .I3(shl_ln36_14_fu_575_p2[16]),
        .I4(shl_ln36_14_fu_575_p2[14]),
        .O(\add_ln37_4_reg_1163[17]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_4_reg_1163[21]_i_10 
       (.I0(shl_ln36_14_fu_575_p2[23]),
        .I1(shl_ln36_14_fu_575_p2[21]),
        .O(\add_ln37_4_reg_1163[21]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_4_reg_1163[21]_i_11 
       (.I0(shl_ln36_14_fu_575_p2[22]),
        .I1(shl_ln36_14_fu_575_p2[20]),
        .O(\add_ln37_4_reg_1163[21]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_4_reg_1163[21]_i_12 
       (.I0(shl_ln36_14_fu_575_p2[21]),
        .I1(shl_ln36_14_fu_575_p2[19]),
        .O(\add_ln37_4_reg_1163[21]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_4_reg_1163[21]_i_13 
       (.I0(shl_ln36_14_fu_575_p2[20]),
        .I1(shl_ln36_14_fu_575_p2[18]),
        .O(\add_ln37_4_reg_1163[21]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln37_4_reg_1163[21]_i_14 
       (.I0(shl_ln36_14_fu_575_p2[26]),
        .I1(shl_ln36_14_fu_575_p2[22]),
        .I2(shl_ln36_14_fu_575_p2[24]),
        .O(\add_ln37_4_reg_1163[21]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln37_4_reg_1163[21]_i_15 
       (.I0(shl_ln36_14_fu_575_p2[25]),
        .I1(shl_ln36_14_fu_575_p2[21]),
        .I2(shl_ln36_14_fu_575_p2[23]),
        .O(\add_ln37_4_reg_1163[21]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln37_4_reg_1163[21]_i_16 
       (.I0(shl_ln36_14_fu_575_p2[24]),
        .I1(shl_ln36_14_fu_575_p2[20]),
        .I2(shl_ln36_14_fu_575_p2[22]),
        .O(\add_ln37_4_reg_1163[21]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln37_4_reg_1163[21]_i_17 
       (.I0(shl_ln36_14_fu_575_p2[23]),
        .I1(shl_ln36_14_fu_575_p2[19]),
        .I2(shl_ln36_14_fu_575_p2[21]),
        .O(\add_ln37_4_reg_1163[21]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hBEBEBE28BE282828)) 
    \add_ln37_4_reg_1163[21]_i_2 
       (.I0(shl_ln36_14_fu_575_p2[19]),
        .I1(\add_ln37_4_reg_1163[21]_i_10_n_0 ),
        .I2(shl_ln36_14_fu_575_p2[25]),
        .I3(shl_ln36_14_fu_575_p2[24]),
        .I4(shl_ln36_14_fu_575_p2[22]),
        .I5(shl_ln36_14_fu_575_p2[20]),
        .O(\add_ln37_4_reg_1163[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBEBEBE28BE282828)) 
    \add_ln37_4_reg_1163[21]_i_3 
       (.I0(shl_ln36_14_fu_575_p2[18]),
        .I1(\add_ln37_4_reg_1163[21]_i_11_n_0 ),
        .I2(shl_ln36_14_fu_575_p2[24]),
        .I3(shl_ln36_14_fu_575_p2[23]),
        .I4(shl_ln36_14_fu_575_p2[21]),
        .I5(shl_ln36_14_fu_575_p2[19]),
        .O(\add_ln37_4_reg_1163[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBEBEBE28BE282828)) 
    \add_ln37_4_reg_1163[21]_i_4 
       (.I0(shl_ln36_14_fu_575_p2[17]),
        .I1(\add_ln37_4_reg_1163[21]_i_12_n_0 ),
        .I2(shl_ln36_14_fu_575_p2[23]),
        .I3(shl_ln36_14_fu_575_p2[22]),
        .I4(shl_ln36_14_fu_575_p2[20]),
        .I5(shl_ln36_14_fu_575_p2[18]),
        .O(\add_ln37_4_reg_1163[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBEBEBE28BE282828)) 
    \add_ln37_4_reg_1163[21]_i_5 
       (.I0(shl_ln36_14_fu_575_p2[16]),
        .I1(\add_ln37_4_reg_1163[21]_i_13_n_0 ),
        .I2(shl_ln36_14_fu_575_p2[22]),
        .I3(shl_ln36_14_fu_575_p2[21]),
        .I4(shl_ln36_14_fu_575_p2[19]),
        .I5(shl_ln36_14_fu_575_p2[17]),
        .O(\add_ln37_4_reg_1163[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln37_4_reg_1163[21]_i_6 
       (.I0(\add_ln37_4_reg_1163[21]_i_2_n_0 ),
        .I1(\add_ln37_4_reg_1163[21]_i_14_n_0 ),
        .I2(shl_ln36_14_fu_575_p2[20]),
        .I3(shl_ln36_14_fu_575_p2[21]),
        .I4(shl_ln36_14_fu_575_p2[23]),
        .I5(shl_ln36_14_fu_575_p2[25]),
        .O(\add_ln37_4_reg_1163[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln37_4_reg_1163[21]_i_7 
       (.I0(\add_ln37_4_reg_1163[21]_i_3_n_0 ),
        .I1(\add_ln37_4_reg_1163[21]_i_15_n_0 ),
        .I2(shl_ln36_14_fu_575_p2[19]),
        .I3(shl_ln36_14_fu_575_p2[20]),
        .I4(shl_ln36_14_fu_575_p2[22]),
        .I5(shl_ln36_14_fu_575_p2[24]),
        .O(\add_ln37_4_reg_1163[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln37_4_reg_1163[21]_i_8 
       (.I0(\add_ln37_4_reg_1163[21]_i_4_n_0 ),
        .I1(\add_ln37_4_reg_1163[21]_i_16_n_0 ),
        .I2(shl_ln36_14_fu_575_p2[18]),
        .I3(shl_ln36_14_fu_575_p2[19]),
        .I4(shl_ln36_14_fu_575_p2[21]),
        .I5(shl_ln36_14_fu_575_p2[23]),
        .O(\add_ln37_4_reg_1163[21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln37_4_reg_1163[21]_i_9 
       (.I0(\add_ln37_4_reg_1163[21]_i_5_n_0 ),
        .I1(\add_ln37_4_reg_1163[21]_i_17_n_0 ),
        .I2(shl_ln36_14_fu_575_p2[17]),
        .I3(shl_ln36_14_fu_575_p2[18]),
        .I4(shl_ln36_14_fu_575_p2[20]),
        .I5(shl_ln36_14_fu_575_p2[22]),
        .O(\add_ln37_4_reg_1163[21]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_4_reg_1163[25]_i_10 
       (.I0(shl_ln36_14_fu_575_p2[27]),
        .I1(shl_ln36_14_fu_575_p2[25]),
        .O(\add_ln37_4_reg_1163[25]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_4_reg_1163[25]_i_11 
       (.I0(shl_ln36_14_fu_575_p2[26]),
        .I1(shl_ln36_14_fu_575_p2[24]),
        .O(\add_ln37_4_reg_1163[25]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_4_reg_1163[25]_i_12 
       (.I0(shl_ln36_14_fu_575_p2[25]),
        .I1(shl_ln36_14_fu_575_p2[23]),
        .O(\add_ln37_4_reg_1163[25]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_4_reg_1163[25]_i_13 
       (.I0(shl_ln36_14_fu_575_p2[24]),
        .I1(shl_ln36_14_fu_575_p2[22]),
        .O(\add_ln37_4_reg_1163[25]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln37_4_reg_1163[25]_i_14 
       (.I0(shl_ln36_14_fu_575_p2[30]),
        .I1(shl_ln36_14_fu_575_p2[26]),
        .I2(shl_ln36_14_fu_575_p2[28]),
        .O(\add_ln37_4_reg_1163[25]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln37_4_reg_1163[25]_i_15 
       (.I0(shl_ln36_14_fu_575_p2[29]),
        .I1(shl_ln36_14_fu_575_p2[25]),
        .I2(shl_ln36_14_fu_575_p2[27]),
        .O(\add_ln37_4_reg_1163[25]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln37_4_reg_1163[25]_i_16 
       (.I0(shl_ln36_14_fu_575_p2[28]),
        .I1(shl_ln36_14_fu_575_p2[24]),
        .I2(shl_ln36_14_fu_575_p2[26]),
        .O(\add_ln37_4_reg_1163[25]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln37_4_reg_1163[25]_i_17 
       (.I0(shl_ln36_14_fu_575_p2[27]),
        .I1(shl_ln36_14_fu_575_p2[23]),
        .I2(shl_ln36_14_fu_575_p2[25]),
        .O(\add_ln37_4_reg_1163[25]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hBEBEBE28BE282828)) 
    \add_ln37_4_reg_1163[25]_i_2 
       (.I0(shl_ln36_14_fu_575_p2[23]),
        .I1(\add_ln37_4_reg_1163[25]_i_10_n_0 ),
        .I2(shl_ln36_14_fu_575_p2[29]),
        .I3(shl_ln36_14_fu_575_p2[28]),
        .I4(shl_ln36_14_fu_575_p2[26]),
        .I5(shl_ln36_14_fu_575_p2[24]),
        .O(\add_ln37_4_reg_1163[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBEBEBE28BE282828)) 
    \add_ln37_4_reg_1163[25]_i_3 
       (.I0(shl_ln36_14_fu_575_p2[22]),
        .I1(\add_ln37_4_reg_1163[25]_i_11_n_0 ),
        .I2(shl_ln36_14_fu_575_p2[28]),
        .I3(shl_ln36_14_fu_575_p2[27]),
        .I4(shl_ln36_14_fu_575_p2[25]),
        .I5(shl_ln36_14_fu_575_p2[23]),
        .O(\add_ln37_4_reg_1163[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBEBEBE28BE282828)) 
    \add_ln37_4_reg_1163[25]_i_4 
       (.I0(shl_ln36_14_fu_575_p2[21]),
        .I1(\add_ln37_4_reg_1163[25]_i_12_n_0 ),
        .I2(shl_ln36_14_fu_575_p2[27]),
        .I3(shl_ln36_14_fu_575_p2[26]),
        .I4(shl_ln36_14_fu_575_p2[24]),
        .I5(shl_ln36_14_fu_575_p2[22]),
        .O(\add_ln37_4_reg_1163[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBEBEBE28BE282828)) 
    \add_ln37_4_reg_1163[25]_i_5 
       (.I0(shl_ln36_14_fu_575_p2[20]),
        .I1(\add_ln37_4_reg_1163[25]_i_13_n_0 ),
        .I2(shl_ln36_14_fu_575_p2[26]),
        .I3(shl_ln36_14_fu_575_p2[25]),
        .I4(shl_ln36_14_fu_575_p2[23]),
        .I5(shl_ln36_14_fu_575_p2[21]),
        .O(\add_ln37_4_reg_1163[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln37_4_reg_1163[25]_i_6 
       (.I0(\add_ln37_4_reg_1163[25]_i_2_n_0 ),
        .I1(\add_ln37_4_reg_1163[25]_i_14_n_0 ),
        .I2(shl_ln36_14_fu_575_p2[24]),
        .I3(shl_ln36_14_fu_575_p2[25]),
        .I4(shl_ln36_14_fu_575_p2[27]),
        .I5(shl_ln36_14_fu_575_p2[29]),
        .O(\add_ln37_4_reg_1163[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln37_4_reg_1163[25]_i_7 
       (.I0(\add_ln37_4_reg_1163[25]_i_3_n_0 ),
        .I1(\add_ln37_4_reg_1163[25]_i_15_n_0 ),
        .I2(shl_ln36_14_fu_575_p2[23]),
        .I3(shl_ln36_14_fu_575_p2[24]),
        .I4(shl_ln36_14_fu_575_p2[26]),
        .I5(shl_ln36_14_fu_575_p2[28]),
        .O(\add_ln37_4_reg_1163[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln37_4_reg_1163[25]_i_8 
       (.I0(\add_ln37_4_reg_1163[25]_i_4_n_0 ),
        .I1(\add_ln37_4_reg_1163[25]_i_16_n_0 ),
        .I2(shl_ln36_14_fu_575_p2[22]),
        .I3(shl_ln36_14_fu_575_p2[23]),
        .I4(shl_ln36_14_fu_575_p2[25]),
        .I5(shl_ln36_14_fu_575_p2[27]),
        .O(\add_ln37_4_reg_1163[25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln37_4_reg_1163[25]_i_9 
       (.I0(\add_ln37_4_reg_1163[25]_i_5_n_0 ),
        .I1(\add_ln37_4_reg_1163[25]_i_17_n_0 ),
        .I2(shl_ln36_14_fu_575_p2[21]),
        .I3(shl_ln36_14_fu_575_p2[22]),
        .I4(shl_ln36_14_fu_575_p2[24]),
        .I5(shl_ln36_14_fu_575_p2[26]),
        .O(\add_ln37_4_reg_1163[25]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_4_reg_1163[29]_i_10 
       (.I0(shl_ln36_14_fu_575_p2[31]),
        .I1(shl_ln36_14_fu_575_p2[29]),
        .O(\add_ln37_4_reg_1163[29]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_4_reg_1163[29]_i_11 
       (.I0(shl_ln36_14_fu_575_p2[30]),
        .I1(shl_ln36_14_fu_575_p2[28]),
        .O(\add_ln37_4_reg_1163[29]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_4_reg_1163[29]_i_12 
       (.I0(shl_ln36_14_fu_575_p2[29]),
        .I1(shl_ln36_14_fu_575_p2[27]),
        .O(\add_ln37_4_reg_1163[29]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_4_reg_1163[29]_i_13 
       (.I0(shl_ln36_14_fu_575_p2[28]),
        .I1(shl_ln36_14_fu_575_p2[26]),
        .O(\add_ln37_4_reg_1163[29]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln37_4_reg_1163[29]_i_14 
       (.I0(\p_b_data_1_reg_1082_reg_n_0_[20] ),
        .I1(shl_ln36_14_fu_575_p2[30]),
        .I2(\p_b_data_1_reg_1082_reg_n_0_[18] ),
        .O(\add_ln37_4_reg_1163[29]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln37_4_reg_1163[29]_i_15 
       (.I0(\p_b_data_1_reg_1082_reg_n_0_[19] ),
        .I1(shl_ln36_14_fu_575_p2[29]),
        .I2(shl_ln36_14_fu_575_p2[31]),
        .O(\add_ln37_4_reg_1163[29]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln37_4_reg_1163[29]_i_16 
       (.I0(\p_b_data_1_reg_1082_reg_n_0_[18] ),
        .I1(shl_ln36_14_fu_575_p2[28]),
        .I2(shl_ln36_14_fu_575_p2[30]),
        .O(\add_ln37_4_reg_1163[29]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln37_4_reg_1163[29]_i_17 
       (.I0(shl_ln36_14_fu_575_p2[31]),
        .I1(shl_ln36_14_fu_575_p2[27]),
        .I2(shl_ln36_14_fu_575_p2[29]),
        .O(\add_ln37_4_reg_1163[29]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hBEBEBE28BE282828)) 
    \add_ln37_4_reg_1163[29]_i_2 
       (.I0(shl_ln36_14_fu_575_p2[27]),
        .I1(\add_ln37_4_reg_1163[29]_i_10_n_0 ),
        .I2(\p_b_data_1_reg_1082_reg_n_0_[19] ),
        .I3(\p_b_data_1_reg_1082_reg_n_0_[18] ),
        .I4(shl_ln36_14_fu_575_p2[30]),
        .I5(shl_ln36_14_fu_575_p2[28]),
        .O(\add_ln37_4_reg_1163[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBEBEBE28BE282828)) 
    \add_ln37_4_reg_1163[29]_i_3 
       (.I0(shl_ln36_14_fu_575_p2[26]),
        .I1(\add_ln37_4_reg_1163[29]_i_11_n_0 ),
        .I2(\p_b_data_1_reg_1082_reg_n_0_[18] ),
        .I3(shl_ln36_14_fu_575_p2[31]),
        .I4(shl_ln36_14_fu_575_p2[29]),
        .I5(shl_ln36_14_fu_575_p2[27]),
        .O(\add_ln37_4_reg_1163[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBEBEBE28BE282828)) 
    \add_ln37_4_reg_1163[29]_i_4 
       (.I0(shl_ln36_14_fu_575_p2[25]),
        .I1(\add_ln37_4_reg_1163[29]_i_12_n_0 ),
        .I2(shl_ln36_14_fu_575_p2[31]),
        .I3(shl_ln36_14_fu_575_p2[30]),
        .I4(shl_ln36_14_fu_575_p2[28]),
        .I5(shl_ln36_14_fu_575_p2[26]),
        .O(\add_ln37_4_reg_1163[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBEBEBE28BE282828)) 
    \add_ln37_4_reg_1163[29]_i_5 
       (.I0(shl_ln36_14_fu_575_p2[24]),
        .I1(\add_ln37_4_reg_1163[29]_i_13_n_0 ),
        .I2(shl_ln36_14_fu_575_p2[30]),
        .I3(shl_ln36_14_fu_575_p2[29]),
        .I4(shl_ln36_14_fu_575_p2[27]),
        .I5(shl_ln36_14_fu_575_p2[25]),
        .O(\add_ln37_4_reg_1163[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln37_4_reg_1163[29]_i_6 
       (.I0(\add_ln37_4_reg_1163[29]_i_2_n_0 ),
        .I1(\add_ln37_4_reg_1163[29]_i_14_n_0 ),
        .I2(shl_ln36_14_fu_575_p2[28]),
        .I3(shl_ln36_14_fu_575_p2[29]),
        .I4(shl_ln36_14_fu_575_p2[31]),
        .I5(\p_b_data_1_reg_1082_reg_n_0_[19] ),
        .O(\add_ln37_4_reg_1163[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln37_4_reg_1163[29]_i_7 
       (.I0(\add_ln37_4_reg_1163[29]_i_3_n_0 ),
        .I1(\add_ln37_4_reg_1163[29]_i_15_n_0 ),
        .I2(shl_ln36_14_fu_575_p2[27]),
        .I3(shl_ln36_14_fu_575_p2[28]),
        .I4(shl_ln36_14_fu_575_p2[30]),
        .I5(\p_b_data_1_reg_1082_reg_n_0_[18] ),
        .O(\add_ln37_4_reg_1163[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln37_4_reg_1163[29]_i_8 
       (.I0(\add_ln37_4_reg_1163[29]_i_4_n_0 ),
        .I1(\add_ln37_4_reg_1163[29]_i_16_n_0 ),
        .I2(shl_ln36_14_fu_575_p2[26]),
        .I3(shl_ln36_14_fu_575_p2[27]),
        .I4(shl_ln36_14_fu_575_p2[29]),
        .I5(shl_ln36_14_fu_575_p2[31]),
        .O(\add_ln37_4_reg_1163[29]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln37_4_reg_1163[29]_i_9 
       (.I0(\add_ln37_4_reg_1163[29]_i_5_n_0 ),
        .I1(\add_ln37_4_reg_1163[29]_i_17_n_0 ),
        .I2(shl_ln36_14_fu_575_p2[25]),
        .I3(shl_ln36_14_fu_575_p2[26]),
        .I4(shl_ln36_14_fu_575_p2[28]),
        .I5(shl_ln36_14_fu_575_p2[30]),
        .O(\add_ln37_4_reg_1163[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBEBEBE28BE282828)) 
    \add_ln37_4_reg_1163[31]_i_2 
       (.I0(shl_ln36_14_fu_575_p2[28]),
        .I1(\add_ln37_4_reg_1163[31]_i_5_n_0 ),
        .I2(\p_b_data_1_reg_1082_reg_n_0_[20] ),
        .I3(\p_b_data_1_reg_1082_reg_n_0_[19] ),
        .I4(shl_ln36_14_fu_575_p2[31]),
        .I5(shl_ln36_14_fu_575_p2[29]),
        .O(\add_ln37_4_reg_1163[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln37_4_reg_1163[31]_i_3 
       (.I0(\add_ln37_4_reg_1163[31]_i_6_n_0 ),
        .I1(shl_ln36_14_fu_575_p2[29]),
        .I2(\add_ln37_4_reg_1163[31]_i_7_n_0 ),
        .I3(shl_ln36_14_fu_575_p2[31]),
        .I4(\p_b_data_1_reg_1082_reg_n_0_[19] ),
        .I5(\p_b_data_1_reg_1082_reg_n_0_[21] ),
        .O(\add_ln37_4_reg_1163[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln37_4_reg_1163[31]_i_4 
       (.I0(\add_ln37_4_reg_1163[31]_i_2_n_0 ),
        .I1(\add_ln37_4_reg_1163[31]_i_8_n_0 ),
        .I2(shl_ln36_14_fu_575_p2[29]),
        .I3(shl_ln36_14_fu_575_p2[30]),
        .I4(\p_b_data_1_reg_1082_reg_n_0_[18] ),
        .I5(\p_b_data_1_reg_1082_reg_n_0_[20] ),
        .O(\add_ln37_4_reg_1163[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_4_reg_1163[31]_i_5 
       (.I0(\p_b_data_1_reg_1082_reg_n_0_[18] ),
        .I1(shl_ln36_14_fu_575_p2[30]),
        .O(\add_ln37_4_reg_1163[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln37_4_reg_1163[31]_i_6 
       (.I0(shl_ln36_14_fu_575_p2[30]),
        .I1(\p_b_data_1_reg_1082_reg_n_0_[18] ),
        .I2(\p_b_data_1_reg_1082_reg_n_0_[20] ),
        .O(\add_ln37_4_reg_1163[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln37_4_reg_1163[31]_i_7 
       (.I0(\p_b_data_1_reg_1082_reg_n_0_[20] ),
        .I1(\p_b_data_1_reg_1082_reg_n_0_[18] ),
        .I2(\p_b_data_1_reg_1082_reg_n_0_[22] ),
        .I3(shl_ln36_14_fu_575_p2[30]),
        .O(\add_ln37_4_reg_1163[31]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln37_4_reg_1163[31]_i_8 
       (.I0(\p_b_data_1_reg_1082_reg_n_0_[21] ),
        .I1(shl_ln36_14_fu_575_p2[31]),
        .I2(\p_b_data_1_reg_1082_reg_n_0_[19] ),
        .O(\add_ln37_4_reg_1163[31]_i_8_n_0 ));
  FDRE \add_ln37_4_reg_1163_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_4_fu_634_p2[10]),
        .Q(add_ln37_4_reg_1163[10]),
        .R(1'b0));
  FDRE \add_ln37_4_reg_1163_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_4_fu_634_p2[11]),
        .Q(add_ln37_4_reg_1163[11]),
        .R(1'b0));
  FDRE \add_ln37_4_reg_1163_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_4_fu_634_p2[12]),
        .Q(add_ln37_4_reg_1163[12]),
        .R(1'b0));
  FDRE \add_ln37_4_reg_1163_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_4_fu_634_p2[13]),
        .Q(add_ln37_4_reg_1163[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln37_4_reg_1163_reg[13]_i_1 
       (.CI(1'b0),
        .CO({\add_ln37_4_reg_1163_reg[13]_i_1_n_0 ,\add_ln37_4_reg_1163_reg[13]_i_1_n_1 ,\add_ln37_4_reg_1163_reg[13]_i_1_n_2 ,\add_ln37_4_reg_1163_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({shl_ln36_14_fu_575_p2[18:16],1'b0}),
        .O(add_ln37_4_fu_634_p2[13:10]),
        .S({\add_ln37_4_reg_1163[13]_i_2_n_0 ,\add_ln37_4_reg_1163[13]_i_3_n_0 ,\add_ln37_4_reg_1163[13]_i_4_n_0 ,shl_ln36_14_fu_575_p2[15]}));
  FDRE \add_ln37_4_reg_1163_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_4_fu_634_p2[14]),
        .Q(add_ln37_4_reg_1163[14]),
        .R(1'b0));
  FDRE \add_ln37_4_reg_1163_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_4_fu_634_p2[15]),
        .Q(add_ln37_4_reg_1163[15]),
        .R(1'b0));
  FDRE \add_ln37_4_reg_1163_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_4_fu_634_p2[16]),
        .Q(add_ln37_4_reg_1163[16]),
        .R(1'b0));
  FDRE \add_ln37_4_reg_1163_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_4_fu_634_p2[17]),
        .Q(add_ln37_4_reg_1163[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln37_4_reg_1163_reg[17]_i_1 
       (.CI(\add_ln37_4_reg_1163_reg[13]_i_1_n_0 ),
        .CO({\add_ln37_4_reg_1163_reg[17]_i_1_n_0 ,\add_ln37_4_reg_1163_reg[17]_i_1_n_1 ,\add_ln37_4_reg_1163_reg[17]_i_1_n_2 ,\add_ln37_4_reg_1163_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln37_4_reg_1163[17]_i_2_n_0 ,\add_ln37_4_reg_1163[17]_i_3_n_0 ,\add_ln37_4_reg_1163[17]_i_4_n_0 ,\add_ln37_4_reg_1163[17]_i_5_n_0 }),
        .O(add_ln37_4_fu_634_p2[17:14]),
        .S({\add_ln37_4_reg_1163[17]_i_6_n_0 ,\add_ln37_4_reg_1163[17]_i_7_n_0 ,\add_ln37_4_reg_1163[17]_i_8_n_0 ,\add_ln37_4_reg_1163[17]_i_9_n_0 }));
  FDRE \add_ln37_4_reg_1163_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_4_fu_634_p2[18]),
        .Q(add_ln37_4_reg_1163[18]),
        .R(1'b0));
  FDRE \add_ln37_4_reg_1163_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_4_fu_634_p2[19]),
        .Q(add_ln37_4_reg_1163[19]),
        .R(1'b0));
  FDRE \add_ln37_4_reg_1163_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_4_fu_634_p2[20]),
        .Q(add_ln37_4_reg_1163[20]),
        .R(1'b0));
  FDRE \add_ln37_4_reg_1163_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_4_fu_634_p2[21]),
        .Q(add_ln37_4_reg_1163[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln37_4_reg_1163_reg[21]_i_1 
       (.CI(\add_ln37_4_reg_1163_reg[17]_i_1_n_0 ),
        .CO({\add_ln37_4_reg_1163_reg[21]_i_1_n_0 ,\add_ln37_4_reg_1163_reg[21]_i_1_n_1 ,\add_ln37_4_reg_1163_reg[21]_i_1_n_2 ,\add_ln37_4_reg_1163_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln37_4_reg_1163[21]_i_2_n_0 ,\add_ln37_4_reg_1163[21]_i_3_n_0 ,\add_ln37_4_reg_1163[21]_i_4_n_0 ,\add_ln37_4_reg_1163[21]_i_5_n_0 }),
        .O(add_ln37_4_fu_634_p2[21:18]),
        .S({\add_ln37_4_reg_1163[21]_i_6_n_0 ,\add_ln37_4_reg_1163[21]_i_7_n_0 ,\add_ln37_4_reg_1163[21]_i_8_n_0 ,\add_ln37_4_reg_1163[21]_i_9_n_0 }));
  FDRE \add_ln37_4_reg_1163_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_4_fu_634_p2[22]),
        .Q(add_ln37_4_reg_1163[22]),
        .R(1'b0));
  FDRE \add_ln37_4_reg_1163_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_4_fu_634_p2[23]),
        .Q(add_ln37_4_reg_1163[23]),
        .R(1'b0));
  FDRE \add_ln37_4_reg_1163_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_4_fu_634_p2[24]),
        .Q(add_ln37_4_reg_1163[24]),
        .R(1'b0));
  FDRE \add_ln37_4_reg_1163_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_4_fu_634_p2[25]),
        .Q(add_ln37_4_reg_1163[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln37_4_reg_1163_reg[25]_i_1 
       (.CI(\add_ln37_4_reg_1163_reg[21]_i_1_n_0 ),
        .CO({\add_ln37_4_reg_1163_reg[25]_i_1_n_0 ,\add_ln37_4_reg_1163_reg[25]_i_1_n_1 ,\add_ln37_4_reg_1163_reg[25]_i_1_n_2 ,\add_ln37_4_reg_1163_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln37_4_reg_1163[25]_i_2_n_0 ,\add_ln37_4_reg_1163[25]_i_3_n_0 ,\add_ln37_4_reg_1163[25]_i_4_n_0 ,\add_ln37_4_reg_1163[25]_i_5_n_0 }),
        .O(add_ln37_4_fu_634_p2[25:22]),
        .S({\add_ln37_4_reg_1163[25]_i_6_n_0 ,\add_ln37_4_reg_1163[25]_i_7_n_0 ,\add_ln37_4_reg_1163[25]_i_8_n_0 ,\add_ln37_4_reg_1163[25]_i_9_n_0 }));
  FDRE \add_ln37_4_reg_1163_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_4_fu_634_p2[26]),
        .Q(add_ln37_4_reg_1163[26]),
        .R(1'b0));
  FDRE \add_ln37_4_reg_1163_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_4_fu_634_p2[27]),
        .Q(add_ln37_4_reg_1163[27]),
        .R(1'b0));
  FDRE \add_ln37_4_reg_1163_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_4_fu_634_p2[28]),
        .Q(add_ln37_4_reg_1163[28]),
        .R(1'b0));
  FDRE \add_ln37_4_reg_1163_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_4_fu_634_p2[29]),
        .Q(add_ln37_4_reg_1163[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln37_4_reg_1163_reg[29]_i_1 
       (.CI(\add_ln37_4_reg_1163_reg[25]_i_1_n_0 ),
        .CO({\add_ln37_4_reg_1163_reg[29]_i_1_n_0 ,\add_ln37_4_reg_1163_reg[29]_i_1_n_1 ,\add_ln37_4_reg_1163_reg[29]_i_1_n_2 ,\add_ln37_4_reg_1163_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln37_4_reg_1163[29]_i_2_n_0 ,\add_ln37_4_reg_1163[29]_i_3_n_0 ,\add_ln37_4_reg_1163[29]_i_4_n_0 ,\add_ln37_4_reg_1163[29]_i_5_n_0 }),
        .O(add_ln37_4_fu_634_p2[29:26]),
        .S({\add_ln37_4_reg_1163[29]_i_6_n_0 ,\add_ln37_4_reg_1163[29]_i_7_n_0 ,\add_ln37_4_reg_1163[29]_i_8_n_0 ,\add_ln37_4_reg_1163[29]_i_9_n_0 }));
  FDRE \add_ln37_4_reg_1163_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_4_fu_634_p2[30]),
        .Q(add_ln37_4_reg_1163[30]),
        .R(1'b0));
  FDRE \add_ln37_4_reg_1163_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_4_fu_634_p2[31]),
        .Q(add_ln37_4_reg_1163[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln37_4_reg_1163_reg[31]_i_1 
       (.CI(\add_ln37_4_reg_1163_reg[29]_i_1_n_0 ),
        .CO({\NLW_add_ln37_4_reg_1163_reg[31]_i_1_CO_UNCONNECTED [3:1],\add_ln37_4_reg_1163_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln37_4_reg_1163[31]_i_2_n_0 }),
        .O({\NLW_add_ln37_4_reg_1163_reg[31]_i_1_O_UNCONNECTED [3:2],add_ln37_4_fu_634_p2[31:30]}),
        .S({1'b0,1'b0,\add_ln37_4_reg_1163[31]_i_3_n_0 ,\add_ln37_4_reg_1163[31]_i_4_n_0 }));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln37_6_reg_1193[10]_i_2 
       (.I0(shl_ln36_18_fu_692_p2[6]),
        .I1(shl_ln36_18_fu_692_p2[8]),
        .I2(shl_ln36_18_fu_692_p2[3]),
        .O(\add_ln37_6_reg_1193[10]_i_2_n_0 ));
  (* HLUTNM = "lutpair286" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln37_6_reg_1193[10]_i_3 
       (.I0(shl_ln36_18_fu_692_p2[5]),
        .I1(shl_ln36_18_fu_692_p2[7]),
        .O(\add_ln37_6_reg_1193[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln37_6_reg_1193[10]_i_4 
       (.I0(shl_ln36_18_fu_692_p2[6]),
        .I1(shl_ln36_18_fu_692_p2[4]),
        .O(\add_ln37_6_reg_1193[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_6_reg_1193[10]_i_5 
       (.I0(shl_ln36_18_fu_692_p2[6]),
        .I1(shl_ln36_18_fu_692_p2[4]),
        .O(\add_ln37_6_reg_1193[10]_i_5_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln37_6_reg_1193[10]_i_6 
       (.I0(shl_ln36_18_fu_692_p2[7]),
        .I1(shl_ln36_18_fu_692_p2[9]),
        .I2(add_ln37_4_reg_1163[10]),
        .I3(\add_ln37_6_reg_1193[10]_i_2_n_0 ),
        .O(\add_ln37_6_reg_1193[10]_i_6_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln37_6_reg_1193[10]_i_7 
       (.I0(shl_ln36_18_fu_692_p2[6]),
        .I1(shl_ln36_18_fu_692_p2[8]),
        .I2(shl_ln36_18_fu_692_p2[3]),
        .I3(\add_ln37_6_reg_1193[10]_i_3_n_0 ),
        .O(\add_ln37_6_reg_1193[10]_i_7_n_0 ));
  (* HLUTNM = "lutpair286" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    \add_ln37_6_reg_1193[10]_i_8 
       (.I0(shl_ln36_18_fu_692_p2[5]),
        .I1(shl_ln36_18_fu_692_p2[7]),
        .I2(shl_ln36_18_fu_692_p2[6]),
        .I3(shl_ln36_18_fu_692_p2[4]),
        .O(\add_ln37_6_reg_1193[10]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \add_ln37_6_reg_1193[10]_i_9 
       (.I0(shl_ln36_18_fu_692_p2[4]),
        .I1(shl_ln36_18_fu_692_p2[6]),
        .I2(shl_ln36_18_fu_692_p2[5]),
        .I3(shl_ln36_18_fu_692_p2[3]),
        .O(\add_ln37_6_reg_1193[10]_i_9_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln37_6_reg_1193[14]_i_2 
       (.I0(shl_ln36_18_fu_692_p2[10]),
        .I1(shl_ln36_18_fu_692_p2[12]),
        .I2(add_ln37_4_reg_1163[13]),
        .O(\add_ln37_6_reg_1193[14]_i_2_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln37_6_reg_1193[14]_i_3 
       (.I0(shl_ln36_18_fu_692_p2[9]),
        .I1(shl_ln36_18_fu_692_p2[11]),
        .I2(add_ln37_4_reg_1163[12]),
        .O(\add_ln37_6_reg_1193[14]_i_3_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln37_6_reg_1193[14]_i_4 
       (.I0(shl_ln36_18_fu_692_p2[8]),
        .I1(shl_ln36_18_fu_692_p2[10]),
        .I2(add_ln37_4_reg_1163[11]),
        .O(\add_ln37_6_reg_1193[14]_i_4_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln37_6_reg_1193[14]_i_5 
       (.I0(shl_ln36_18_fu_692_p2[7]),
        .I1(shl_ln36_18_fu_692_p2[9]),
        .I2(add_ln37_4_reg_1163[10]),
        .O(\add_ln37_6_reg_1193[14]_i_5_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln37_6_reg_1193[14]_i_6 
       (.I0(shl_ln36_18_fu_692_p2[11]),
        .I1(shl_ln36_18_fu_692_p2[13]),
        .I2(add_ln37_4_reg_1163[14]),
        .I3(\add_ln37_6_reg_1193[14]_i_2_n_0 ),
        .O(\add_ln37_6_reg_1193[14]_i_6_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln37_6_reg_1193[14]_i_7 
       (.I0(shl_ln36_18_fu_692_p2[10]),
        .I1(shl_ln36_18_fu_692_p2[12]),
        .I2(add_ln37_4_reg_1163[13]),
        .I3(\add_ln37_6_reg_1193[14]_i_3_n_0 ),
        .O(\add_ln37_6_reg_1193[14]_i_7_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln37_6_reg_1193[14]_i_8 
       (.I0(shl_ln36_18_fu_692_p2[9]),
        .I1(shl_ln36_18_fu_692_p2[11]),
        .I2(add_ln37_4_reg_1163[12]),
        .I3(\add_ln37_6_reg_1193[14]_i_4_n_0 ),
        .O(\add_ln37_6_reg_1193[14]_i_8_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln37_6_reg_1193[14]_i_9 
       (.I0(shl_ln36_18_fu_692_p2[8]),
        .I1(shl_ln36_18_fu_692_p2[10]),
        .I2(add_ln37_4_reg_1163[11]),
        .I3(\add_ln37_6_reg_1193[14]_i_5_n_0 ),
        .O(\add_ln37_6_reg_1193[14]_i_9_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln37_6_reg_1193[18]_i_2 
       (.I0(shl_ln36_18_fu_692_p2[14]),
        .I1(shl_ln36_18_fu_692_p2[16]),
        .I2(add_ln37_4_reg_1163[17]),
        .O(\add_ln37_6_reg_1193[18]_i_2_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln37_6_reg_1193[18]_i_3 
       (.I0(shl_ln36_18_fu_692_p2[13]),
        .I1(shl_ln36_18_fu_692_p2[15]),
        .I2(add_ln37_4_reg_1163[16]),
        .O(\add_ln37_6_reg_1193[18]_i_3_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln37_6_reg_1193[18]_i_4 
       (.I0(shl_ln36_18_fu_692_p2[12]),
        .I1(shl_ln36_18_fu_692_p2[14]),
        .I2(add_ln37_4_reg_1163[15]),
        .O(\add_ln37_6_reg_1193[18]_i_4_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln37_6_reg_1193[18]_i_5 
       (.I0(shl_ln36_18_fu_692_p2[11]),
        .I1(shl_ln36_18_fu_692_p2[13]),
        .I2(add_ln37_4_reg_1163[14]),
        .O(\add_ln37_6_reg_1193[18]_i_5_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln37_6_reg_1193[18]_i_6 
       (.I0(shl_ln36_18_fu_692_p2[15]),
        .I1(shl_ln36_18_fu_692_p2[17]),
        .I2(add_ln37_4_reg_1163[18]),
        .I3(\add_ln37_6_reg_1193[18]_i_2_n_0 ),
        .O(\add_ln37_6_reg_1193[18]_i_6_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln37_6_reg_1193[18]_i_7 
       (.I0(shl_ln36_18_fu_692_p2[14]),
        .I1(shl_ln36_18_fu_692_p2[16]),
        .I2(add_ln37_4_reg_1163[17]),
        .I3(\add_ln37_6_reg_1193[18]_i_3_n_0 ),
        .O(\add_ln37_6_reg_1193[18]_i_7_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln37_6_reg_1193[18]_i_8 
       (.I0(shl_ln36_18_fu_692_p2[13]),
        .I1(shl_ln36_18_fu_692_p2[15]),
        .I2(add_ln37_4_reg_1163[16]),
        .I3(\add_ln37_6_reg_1193[18]_i_4_n_0 ),
        .O(\add_ln37_6_reg_1193[18]_i_8_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln37_6_reg_1193[18]_i_9 
       (.I0(shl_ln36_18_fu_692_p2[12]),
        .I1(shl_ln36_18_fu_692_p2[14]),
        .I2(add_ln37_4_reg_1163[15]),
        .I3(\add_ln37_6_reg_1193[18]_i_5_n_0 ),
        .O(\add_ln37_6_reg_1193[18]_i_9_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln37_6_reg_1193[22]_i_2 
       (.I0(shl_ln36_18_fu_692_p2[18]),
        .I1(shl_ln36_18_fu_692_p2[20]),
        .I2(add_ln37_4_reg_1163[21]),
        .O(\add_ln37_6_reg_1193[22]_i_2_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln37_6_reg_1193[22]_i_3 
       (.I0(shl_ln36_18_fu_692_p2[17]),
        .I1(shl_ln36_18_fu_692_p2[19]),
        .I2(add_ln37_4_reg_1163[20]),
        .O(\add_ln37_6_reg_1193[22]_i_3_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln37_6_reg_1193[22]_i_4 
       (.I0(shl_ln36_18_fu_692_p2[16]),
        .I1(shl_ln36_18_fu_692_p2[18]),
        .I2(add_ln37_4_reg_1163[19]),
        .O(\add_ln37_6_reg_1193[22]_i_4_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln37_6_reg_1193[22]_i_5 
       (.I0(shl_ln36_18_fu_692_p2[15]),
        .I1(shl_ln36_18_fu_692_p2[17]),
        .I2(add_ln37_4_reg_1163[18]),
        .O(\add_ln37_6_reg_1193[22]_i_5_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln37_6_reg_1193[22]_i_6 
       (.I0(shl_ln36_18_fu_692_p2[19]),
        .I1(shl_ln36_18_fu_692_p2[21]),
        .I2(add_ln37_4_reg_1163[22]),
        .I3(\add_ln37_6_reg_1193[22]_i_2_n_0 ),
        .O(\add_ln37_6_reg_1193[22]_i_6_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln37_6_reg_1193[22]_i_7 
       (.I0(shl_ln36_18_fu_692_p2[18]),
        .I1(shl_ln36_18_fu_692_p2[20]),
        .I2(add_ln37_4_reg_1163[21]),
        .I3(\add_ln37_6_reg_1193[22]_i_3_n_0 ),
        .O(\add_ln37_6_reg_1193[22]_i_7_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln37_6_reg_1193[22]_i_8 
       (.I0(shl_ln36_18_fu_692_p2[17]),
        .I1(shl_ln36_18_fu_692_p2[19]),
        .I2(add_ln37_4_reg_1163[20]),
        .I3(\add_ln37_6_reg_1193[22]_i_4_n_0 ),
        .O(\add_ln37_6_reg_1193[22]_i_8_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln37_6_reg_1193[22]_i_9 
       (.I0(shl_ln36_18_fu_692_p2[16]),
        .I1(shl_ln36_18_fu_692_p2[18]),
        .I2(add_ln37_4_reg_1163[19]),
        .I3(\add_ln37_6_reg_1193[22]_i_5_n_0 ),
        .O(\add_ln37_6_reg_1193[22]_i_9_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln37_6_reg_1193[26]_i_2 
       (.I0(shl_ln36_18_fu_692_p2[22]),
        .I1(shl_ln36_18_fu_692_p2[24]),
        .I2(add_ln37_4_reg_1163[25]),
        .O(\add_ln37_6_reg_1193[26]_i_2_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln37_6_reg_1193[26]_i_3 
       (.I0(shl_ln36_18_fu_692_p2[21]),
        .I1(shl_ln36_18_fu_692_p2[23]),
        .I2(add_ln37_4_reg_1163[24]),
        .O(\add_ln37_6_reg_1193[26]_i_3_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln37_6_reg_1193[26]_i_4 
       (.I0(shl_ln36_18_fu_692_p2[20]),
        .I1(shl_ln36_18_fu_692_p2[22]),
        .I2(add_ln37_4_reg_1163[23]),
        .O(\add_ln37_6_reg_1193[26]_i_4_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln37_6_reg_1193[26]_i_5 
       (.I0(shl_ln36_18_fu_692_p2[19]),
        .I1(shl_ln36_18_fu_692_p2[21]),
        .I2(add_ln37_4_reg_1163[22]),
        .O(\add_ln37_6_reg_1193[26]_i_5_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln37_6_reg_1193[26]_i_6 
       (.I0(shl_ln36_18_fu_692_p2[23]),
        .I1(shl_ln36_18_fu_692_p2[25]),
        .I2(add_ln37_4_reg_1163[26]),
        .I3(\add_ln37_6_reg_1193[26]_i_2_n_0 ),
        .O(\add_ln37_6_reg_1193[26]_i_6_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln37_6_reg_1193[26]_i_7 
       (.I0(shl_ln36_18_fu_692_p2[22]),
        .I1(shl_ln36_18_fu_692_p2[24]),
        .I2(add_ln37_4_reg_1163[25]),
        .I3(\add_ln37_6_reg_1193[26]_i_3_n_0 ),
        .O(\add_ln37_6_reg_1193[26]_i_7_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln37_6_reg_1193[26]_i_8 
       (.I0(shl_ln36_18_fu_692_p2[21]),
        .I1(shl_ln36_18_fu_692_p2[23]),
        .I2(add_ln37_4_reg_1163[24]),
        .I3(\add_ln37_6_reg_1193[26]_i_4_n_0 ),
        .O(\add_ln37_6_reg_1193[26]_i_8_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln37_6_reg_1193[26]_i_9 
       (.I0(shl_ln36_18_fu_692_p2[20]),
        .I1(shl_ln36_18_fu_692_p2[22]),
        .I2(add_ln37_4_reg_1163[23]),
        .I3(\add_ln37_6_reg_1193[26]_i_5_n_0 ),
        .O(\add_ln37_6_reg_1193[26]_i_9_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln37_6_reg_1193[30]_i_2 
       (.I0(shl_ln36_18_fu_692_p2[26]),
        .I1(shl_ln36_18_fu_692_p2[28]),
        .I2(add_ln37_4_reg_1163[29]),
        .O(\add_ln37_6_reg_1193[30]_i_2_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln37_6_reg_1193[30]_i_3 
       (.I0(shl_ln36_18_fu_692_p2[25]),
        .I1(shl_ln36_18_fu_692_p2[27]),
        .I2(add_ln37_4_reg_1163[28]),
        .O(\add_ln37_6_reg_1193[30]_i_3_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln37_6_reg_1193[30]_i_4 
       (.I0(shl_ln36_18_fu_692_p2[24]),
        .I1(shl_ln36_18_fu_692_p2[26]),
        .I2(add_ln37_4_reg_1163[27]),
        .O(\add_ln37_6_reg_1193[30]_i_4_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln37_6_reg_1193[30]_i_5 
       (.I0(shl_ln36_18_fu_692_p2[23]),
        .I1(shl_ln36_18_fu_692_p2[25]),
        .I2(add_ln37_4_reg_1163[26]),
        .O(\add_ln37_6_reg_1193[30]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln37_6_reg_1193[30]_i_6 
       (.I0(\add_ln37_6_reg_1193[30]_i_2_n_0 ),
        .I1(shl_ln36_18_fu_692_p2[29]),
        .I2(shl_ln36_18_fu_692_p2[27]),
        .I3(add_ln37_4_reg_1163[30]),
        .O(\add_ln37_6_reg_1193[30]_i_6_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln37_6_reg_1193[30]_i_7 
       (.I0(shl_ln36_18_fu_692_p2[26]),
        .I1(shl_ln36_18_fu_692_p2[28]),
        .I2(add_ln37_4_reg_1163[29]),
        .I3(\add_ln37_6_reg_1193[30]_i_3_n_0 ),
        .O(\add_ln37_6_reg_1193[30]_i_7_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln37_6_reg_1193[30]_i_8 
       (.I0(shl_ln36_18_fu_692_p2[25]),
        .I1(shl_ln36_18_fu_692_p2[27]),
        .I2(add_ln37_4_reg_1163[28]),
        .I3(\add_ln37_6_reg_1193[30]_i_4_n_0 ),
        .O(\add_ln37_6_reg_1193[30]_i_8_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln37_6_reg_1193[30]_i_9 
       (.I0(shl_ln36_18_fu_692_p2[24]),
        .I1(shl_ln36_18_fu_692_p2[26]),
        .I2(add_ln37_4_reg_1163[27]),
        .I3(\add_ln37_6_reg_1193[30]_i_5_n_0 ),
        .O(\add_ln37_6_reg_1193[30]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln37_6_reg_1193[31]_i_2 
       (.I0(add_ln37_4_reg_1163[30]),
        .I1(shl_ln36_18_fu_692_p2[29]),
        .I2(shl_ln36_18_fu_692_p2[27]),
        .I3(shl_ln36_18_fu_692_p2[30]),
        .I4(shl_ln36_18_fu_692_p2[28]),
        .I5(add_ln37_4_reg_1163[31]),
        .O(\add_ln37_6_reg_1193[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_6_reg_1193[6]_i_1 
       (.I0(shl_ln36_18_fu_692_p2[5]),
        .I1(shl_ln36_18_fu_692_p2[3]),
        .O(add_ln37_6_fu_718_p2[6]));
  FDRE \add_ln37_6_reg_1193_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_6_fu_718_p2[10]),
        .Q(add_ln37_6_reg_1193[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln37_6_reg_1193_reg[10]_i_1 
       (.CI(1'b0),
        .CO({\add_ln37_6_reg_1193_reg[10]_i_1_n_0 ,\add_ln37_6_reg_1193_reg[10]_i_1_n_1 ,\add_ln37_6_reg_1193_reg[10]_i_1_n_2 ,\add_ln37_6_reg_1193_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln37_6_reg_1193[10]_i_2_n_0 ,\add_ln37_6_reg_1193[10]_i_3_n_0 ,\add_ln37_6_reg_1193[10]_i_4_n_0 ,\add_ln37_6_reg_1193[10]_i_5_n_0 }),
        .O(add_ln37_6_fu_718_p2[10:7]),
        .S({\add_ln37_6_reg_1193[10]_i_6_n_0 ,\add_ln37_6_reg_1193[10]_i_7_n_0 ,\add_ln37_6_reg_1193[10]_i_8_n_0 ,\add_ln37_6_reg_1193[10]_i_9_n_0 }));
  FDRE \add_ln37_6_reg_1193_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_6_fu_718_p2[11]),
        .Q(add_ln37_6_reg_1193[11]),
        .R(1'b0));
  FDRE \add_ln37_6_reg_1193_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_6_fu_718_p2[12]),
        .Q(add_ln37_6_reg_1193[12]),
        .R(1'b0));
  FDRE \add_ln37_6_reg_1193_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_6_fu_718_p2[13]),
        .Q(add_ln37_6_reg_1193[13]),
        .R(1'b0));
  FDRE \add_ln37_6_reg_1193_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_6_fu_718_p2[14]),
        .Q(add_ln37_6_reg_1193[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln37_6_reg_1193_reg[14]_i_1 
       (.CI(\add_ln37_6_reg_1193_reg[10]_i_1_n_0 ),
        .CO({\add_ln37_6_reg_1193_reg[14]_i_1_n_0 ,\add_ln37_6_reg_1193_reg[14]_i_1_n_1 ,\add_ln37_6_reg_1193_reg[14]_i_1_n_2 ,\add_ln37_6_reg_1193_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln37_6_reg_1193[14]_i_2_n_0 ,\add_ln37_6_reg_1193[14]_i_3_n_0 ,\add_ln37_6_reg_1193[14]_i_4_n_0 ,\add_ln37_6_reg_1193[14]_i_5_n_0 }),
        .O(add_ln37_6_fu_718_p2[14:11]),
        .S({\add_ln37_6_reg_1193[14]_i_6_n_0 ,\add_ln37_6_reg_1193[14]_i_7_n_0 ,\add_ln37_6_reg_1193[14]_i_8_n_0 ,\add_ln37_6_reg_1193[14]_i_9_n_0 }));
  FDRE \add_ln37_6_reg_1193_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_6_fu_718_p2[15]),
        .Q(add_ln37_6_reg_1193[15]),
        .R(1'b0));
  FDRE \add_ln37_6_reg_1193_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_6_fu_718_p2[16]),
        .Q(add_ln37_6_reg_1193[16]),
        .R(1'b0));
  FDRE \add_ln37_6_reg_1193_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_6_fu_718_p2[17]),
        .Q(add_ln37_6_reg_1193[17]),
        .R(1'b0));
  FDRE \add_ln37_6_reg_1193_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_6_fu_718_p2[18]),
        .Q(add_ln37_6_reg_1193[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln37_6_reg_1193_reg[18]_i_1 
       (.CI(\add_ln37_6_reg_1193_reg[14]_i_1_n_0 ),
        .CO({\add_ln37_6_reg_1193_reg[18]_i_1_n_0 ,\add_ln37_6_reg_1193_reg[18]_i_1_n_1 ,\add_ln37_6_reg_1193_reg[18]_i_1_n_2 ,\add_ln37_6_reg_1193_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln37_6_reg_1193[18]_i_2_n_0 ,\add_ln37_6_reg_1193[18]_i_3_n_0 ,\add_ln37_6_reg_1193[18]_i_4_n_0 ,\add_ln37_6_reg_1193[18]_i_5_n_0 }),
        .O(add_ln37_6_fu_718_p2[18:15]),
        .S({\add_ln37_6_reg_1193[18]_i_6_n_0 ,\add_ln37_6_reg_1193[18]_i_7_n_0 ,\add_ln37_6_reg_1193[18]_i_8_n_0 ,\add_ln37_6_reg_1193[18]_i_9_n_0 }));
  FDRE \add_ln37_6_reg_1193_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_6_fu_718_p2[19]),
        .Q(add_ln37_6_reg_1193[19]),
        .R(1'b0));
  FDRE \add_ln37_6_reg_1193_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_6_fu_718_p2[20]),
        .Q(add_ln37_6_reg_1193[20]),
        .R(1'b0));
  FDRE \add_ln37_6_reg_1193_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_6_fu_718_p2[21]),
        .Q(add_ln37_6_reg_1193[21]),
        .R(1'b0));
  FDRE \add_ln37_6_reg_1193_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_6_fu_718_p2[22]),
        .Q(add_ln37_6_reg_1193[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln37_6_reg_1193_reg[22]_i_1 
       (.CI(\add_ln37_6_reg_1193_reg[18]_i_1_n_0 ),
        .CO({\add_ln37_6_reg_1193_reg[22]_i_1_n_0 ,\add_ln37_6_reg_1193_reg[22]_i_1_n_1 ,\add_ln37_6_reg_1193_reg[22]_i_1_n_2 ,\add_ln37_6_reg_1193_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln37_6_reg_1193[22]_i_2_n_0 ,\add_ln37_6_reg_1193[22]_i_3_n_0 ,\add_ln37_6_reg_1193[22]_i_4_n_0 ,\add_ln37_6_reg_1193[22]_i_5_n_0 }),
        .O(add_ln37_6_fu_718_p2[22:19]),
        .S({\add_ln37_6_reg_1193[22]_i_6_n_0 ,\add_ln37_6_reg_1193[22]_i_7_n_0 ,\add_ln37_6_reg_1193[22]_i_8_n_0 ,\add_ln37_6_reg_1193[22]_i_9_n_0 }));
  FDRE \add_ln37_6_reg_1193_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_6_fu_718_p2[23]),
        .Q(add_ln37_6_reg_1193[23]),
        .R(1'b0));
  FDRE \add_ln37_6_reg_1193_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_6_fu_718_p2[24]),
        .Q(add_ln37_6_reg_1193[24]),
        .R(1'b0));
  FDRE \add_ln37_6_reg_1193_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_6_fu_718_p2[25]),
        .Q(add_ln37_6_reg_1193[25]),
        .R(1'b0));
  FDRE \add_ln37_6_reg_1193_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_6_fu_718_p2[26]),
        .Q(add_ln37_6_reg_1193[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln37_6_reg_1193_reg[26]_i_1 
       (.CI(\add_ln37_6_reg_1193_reg[22]_i_1_n_0 ),
        .CO({\add_ln37_6_reg_1193_reg[26]_i_1_n_0 ,\add_ln37_6_reg_1193_reg[26]_i_1_n_1 ,\add_ln37_6_reg_1193_reg[26]_i_1_n_2 ,\add_ln37_6_reg_1193_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln37_6_reg_1193[26]_i_2_n_0 ,\add_ln37_6_reg_1193[26]_i_3_n_0 ,\add_ln37_6_reg_1193[26]_i_4_n_0 ,\add_ln37_6_reg_1193[26]_i_5_n_0 }),
        .O(add_ln37_6_fu_718_p2[26:23]),
        .S({\add_ln37_6_reg_1193[26]_i_6_n_0 ,\add_ln37_6_reg_1193[26]_i_7_n_0 ,\add_ln37_6_reg_1193[26]_i_8_n_0 ,\add_ln37_6_reg_1193[26]_i_9_n_0 }));
  FDRE \add_ln37_6_reg_1193_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_6_fu_718_p2[27]),
        .Q(add_ln37_6_reg_1193[27]),
        .R(1'b0));
  FDRE \add_ln37_6_reg_1193_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_6_fu_718_p2[28]),
        .Q(add_ln37_6_reg_1193[28]),
        .R(1'b0));
  FDRE \add_ln37_6_reg_1193_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_6_fu_718_p2[29]),
        .Q(add_ln37_6_reg_1193[29]),
        .R(1'b0));
  FDRE \add_ln37_6_reg_1193_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_6_fu_718_p2[30]),
        .Q(add_ln37_6_reg_1193[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln37_6_reg_1193_reg[30]_i_1 
       (.CI(\add_ln37_6_reg_1193_reg[26]_i_1_n_0 ),
        .CO({\add_ln37_6_reg_1193_reg[30]_i_1_n_0 ,\add_ln37_6_reg_1193_reg[30]_i_1_n_1 ,\add_ln37_6_reg_1193_reg[30]_i_1_n_2 ,\add_ln37_6_reg_1193_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln37_6_reg_1193[30]_i_2_n_0 ,\add_ln37_6_reg_1193[30]_i_3_n_0 ,\add_ln37_6_reg_1193[30]_i_4_n_0 ,\add_ln37_6_reg_1193[30]_i_5_n_0 }),
        .O(add_ln37_6_fu_718_p2[30:27]),
        .S({\add_ln37_6_reg_1193[30]_i_6_n_0 ,\add_ln37_6_reg_1193[30]_i_7_n_0 ,\add_ln37_6_reg_1193[30]_i_8_n_0 ,\add_ln37_6_reg_1193[30]_i_9_n_0 }));
  FDRE \add_ln37_6_reg_1193_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_6_fu_718_p2[31]),
        .Q(add_ln37_6_reg_1193[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln37_6_reg_1193_reg[31]_i_1 
       (.CI(\add_ln37_6_reg_1193_reg[30]_i_1_n_0 ),
        .CO(\NLW_add_ln37_6_reg_1193_reg[31]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln37_6_reg_1193_reg[31]_i_1_O_UNCONNECTED [3:1],add_ln37_6_fu_718_p2[31]}),
        .S({1'b0,1'b0,1'b0,\add_ln37_6_reg_1193[31]_i_2_n_0 }));
  FDRE \add_ln37_6_reg_1193_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_6_fu_718_p2[6]),
        .Q(add_ln37_6_reg_1193[6]),
        .R(1'b0));
  FDRE \add_ln37_6_reg_1193_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_6_fu_718_p2[7]),
        .Q(add_ln37_6_reg_1193[7]),
        .R(1'b0));
  FDRE \add_ln37_6_reg_1193_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_6_fu_718_p2[8]),
        .Q(add_ln37_6_reg_1193[8]),
        .R(1'b0));
  FDRE \add_ln37_6_reg_1193_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln37_6_fu_718_p2[9]),
        .Q(add_ln37_6_reg_1193[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/ap_loop_exit_ready_pp0_iter6_reg_reg_srl6 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter6_reg_reg_srl6
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter6_reg_reg_srl6_n_0));
  FDRE ap_loop_exit_ready_pp0_iter7_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter6_reg_reg_srl6_n_0),
        .Q(ap_loop_exit_ready_pp0_iter7_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \ch_y_TDATA_reg[31]_i_1 
       (.I0(ch_y_TREADY_int_regslice),
        .I1(ch_u_TREADY_int_regslice),
        .I2(\ap_CS_fsm_reg[5] [1]),
        .I3(ap_enable_reg_pp0_iter8),
        .I4(\ch_y_TDATA_reg[31]_i_2_n_0 ),
        .I5(\ch_v_TDEST_reg_reg[0]_0 ),
        .O(ch_y_TDATA_reg1));
  LUT5 #(
    .INIT(32'h4FFF4444)) 
    \ch_y_TDATA_reg[31]_i_2 
       (.I0(\ch_v_TDEST_reg_reg[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ch_v_TREADY_int_regslice),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(ap_enable_reg_pp0_iter8),
        .O(\ch_y_TDATA_reg[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[0]_i_2 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TUSER[0]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_v_TUSER_reg[0]),
        .O(\p_b_user_reg_1108_pp0_iter7_reg_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[0]_i_2__1 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TUSER[0]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_u_TUSER_reg[0]),
        .O(\p_g_user_reg_1062_pp0_iter7_reg_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[0]_i_2__4 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TUSER[0]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_y_TUSER_reg[0]),
        .O(\p_r_user_reg_1022_pp0_iter7_reg_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[1]_i_2 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TUSER[1]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_v_TUSER_reg[1]),
        .O(\p_b_user_reg_1108_pp0_iter7_reg_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[1]_i_2__0 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TUSER[1]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_u_TUSER_reg[1]),
        .O(\p_g_user_reg_1062_pp0_iter7_reg_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p1[1]_i_2__1 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TUSER[1]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_y_TUSER_reg[1]),
        .O(\p_r_user_reg_1022_pp0_iter7_reg_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h00000000000080AA)) 
    \data_p1[31]_i_3 
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ap_enable_reg_pp0_iter1_reg_1),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\ch_y_TDATA_reg[31]_i_2_n_0 ),
        .I5(ap_enable_reg_pp0_iter1_reg_2),
        .O(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[0]_i_1__10 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TKEEP[0]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_u_TKEEP_reg[0]),
        .O(\p_g_keep_reg_1052_pp0_iter7_reg_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[0]_i_1__11 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TSTRB[0]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_u_TSTRB_reg[0]),
        .O(\p_g_strb_reg_1057_pp0_iter7_reg_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[0]_i_1__12 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID[0]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_u_TID_reg[0]),
        .O(\p_g_id_reg_1072_pp0_iter7_reg_reg[4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[0]_i_1__13 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST[0]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_u_TDEST_reg[0]),
        .O(\p_g_dest_reg_1077_pp0_iter7_reg_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[0]_i_1__14 
       (.I0(\u_reg_1299_reg[15]_0 [0]),
        .I1(ch_u_TDATA_reg[0]),
        .I2(ch_y_TDATA_reg1),
        .O(\u_reg_1299_reg[14]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[0]_i_1__15 
       (.I0(\y_reg_1294_reg[15]_0 [0]),
        .I1(ch_y_TDATA_reg[0]),
        .I2(ch_y_TDATA_reg1),
        .O(\y_reg_1294_reg[14]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[0]_i_1__16 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST[0]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_y_TDEST_reg[0]),
        .O(\p_r_dest_reg_1037_pp0_iter7_reg_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[0]_i_1__17 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID[0]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_y_TID_reg[0]),
        .O(\p_r_id_reg_1032_pp0_iter7_reg_reg[4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[0]_i_1__18 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TSTRB[0]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_y_TSTRB_reg[0]),
        .O(\p_r_strb_reg_1017_pp0_iter7_reg_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[0]_i_1__19 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TKEEP[0]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_y_TKEEP_reg[0]),
        .O(\p_r_keep_reg_1012_pp0_iter7_reg_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \data_p2[0]_i_1__2 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TUSER[0]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_y_TUSER_reg[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I4(\data_p2_reg[0] ),
        .I5(data_p2[0]),
        .O(\p_r_user_reg_1022_pp0_iter7_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \data_p2[0]_i_1__20 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TLAST),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_v_TLAST_reg),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I4(\data_p2_reg[0]_0 ),
        .I5(data_p2_2),
        .O(\p_b_last_reg_1113_pp0_iter7_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \data_p2[0]_i_1__21 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TLAST),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_u_TLAST_reg),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I4(\data_p2_reg[0]_1 ),
        .I5(data_p2_3),
        .O(\p_g_last_reg_1067_pp0_iter7_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \data_p2[0]_i_1__22 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TLAST),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_y_TLAST_reg),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I4(\data_p2_reg[0]_2 ),
        .I5(data_p2_4),
        .O(\p_r_last_reg_1027_pp0_iter7_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \data_p2[0]_i_1__3 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TUSER[0]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_u_TUSER_reg[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I4(\data_p2_reg[1] ),
        .I5(data_p2_0[0]),
        .O(\p_g_user_reg_1062_pp0_iter7_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \data_p2[0]_i_1__4 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TUSER[0]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_v_TUSER_reg[0]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I4(\data_p2_reg[1]_0 ),
        .I5(data_p2_1[0]),
        .O(\p_b_user_reg_1108_pp0_iter7_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[0]_i_1__5 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TKEEP[0]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_v_TKEEP_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[0]_i_1__6 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TSTRB[0]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_v_TSTRB_reg[0]),
        .O(\p_b_strb_reg_1103_pp0_iter7_reg_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[0]_i_1__7 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID[0]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_v_TID_reg[0]),
        .O(\p_b_id_reg_1118_pp0_iter7_reg_reg[4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[0]_i_1__8 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST[0]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_v_TDEST_reg[0]),
        .O(\p_b_dest_reg_1123_pp0_iter7_reg_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[0]_i_1__9 
       (.I0(\v_reg_1304_reg[15]_0 [0]),
        .I1(ch_v_TDATA_reg[0]),
        .I2(ch_y_TDATA_reg1),
        .O(\v_reg_1304_reg[14]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[10]_i_1 
       (.I0(\v_reg_1304_reg[15]_0 [10]),
        .I1(ch_v_TDATA_reg[10]),
        .I2(ch_y_TDATA_reg1),
        .O(\v_reg_1304_reg[14]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[10]_i_1__0 
       (.I0(\u_reg_1299_reg[15]_0 [10]),
        .I1(ch_u_TDATA_reg[10]),
        .I2(ch_y_TDATA_reg1),
        .O(\u_reg_1299_reg[14]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[10]_i_1__1 
       (.I0(\y_reg_1294_reg[15]_0 [10]),
        .I1(ch_y_TDATA_reg[10]),
        .I2(ch_y_TDATA_reg1),
        .O(\y_reg_1294_reg[14]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[11]_i_1 
       (.I0(\v_reg_1304_reg[15]_0 [11]),
        .I1(ch_v_TDATA_reg[11]),
        .I2(ch_y_TDATA_reg1),
        .O(\v_reg_1304_reg[14]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[11]_i_1__0 
       (.I0(\u_reg_1299_reg[15]_0 [11]),
        .I1(ch_u_TDATA_reg[11]),
        .I2(ch_y_TDATA_reg1),
        .O(\u_reg_1299_reg[14]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[11]_i_1__1 
       (.I0(\y_reg_1294_reg[15]_0 [11]),
        .I1(ch_y_TDATA_reg[11]),
        .I2(ch_y_TDATA_reg1),
        .O(\y_reg_1294_reg[14]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[12]_i_1 
       (.I0(\v_reg_1304_reg[15]_0 [12]),
        .I1(ch_v_TDATA_reg[12]),
        .I2(ch_y_TDATA_reg1),
        .O(\v_reg_1304_reg[14]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[12]_i_1__0 
       (.I0(\u_reg_1299_reg[15]_0 [12]),
        .I1(ch_u_TDATA_reg[12]),
        .I2(ch_y_TDATA_reg1),
        .O(\u_reg_1299_reg[14]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[12]_i_1__1 
       (.I0(\y_reg_1294_reg[15]_0 [12]),
        .I1(ch_y_TDATA_reg[12]),
        .I2(ch_y_TDATA_reg1),
        .O(\y_reg_1294_reg[14]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[13]_i_1 
       (.I0(\v_reg_1304_reg[15]_0 [13]),
        .I1(ch_v_TDATA_reg[13]),
        .I2(ch_y_TDATA_reg1),
        .O(\v_reg_1304_reg[14]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[13]_i_1__0 
       (.I0(\u_reg_1299_reg[15]_0 [13]),
        .I1(ch_u_TDATA_reg[13]),
        .I2(ch_y_TDATA_reg1),
        .O(\u_reg_1299_reg[14]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[13]_i_1__1 
       (.I0(\y_reg_1294_reg[15]_0 [13]),
        .I1(ch_y_TDATA_reg[13]),
        .I2(ch_y_TDATA_reg1),
        .O(\y_reg_1294_reg[14]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[14]_i_1 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I1(ch_v_TREADY_int_regslice),
        .O(ack_in_t_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[14]_i_1__0 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I1(ch_u_TREADY_int_regslice),
        .O(ack_in_t_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[14]_i_1__1 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I1(ch_y_TREADY_int_regslice),
        .O(ack_in_t_reg_12));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[14]_i_2 
       (.I0(\v_reg_1304_reg[15]_0 [14]),
        .I1(ch_v_TDATA_reg[14]),
        .I2(ch_y_TDATA_reg1),
        .O(\v_reg_1304_reg[14]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[14]_i_2__0 
       (.I0(\u_reg_1299_reg[15]_0 [14]),
        .I1(ch_u_TDATA_reg[14]),
        .I2(ch_y_TDATA_reg1),
        .O(\u_reg_1299_reg[14]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[14]_i_2__1 
       (.I0(\y_reg_1294_reg[15]_0 [14]),
        .I1(ch_y_TDATA_reg[14]),
        .I2(ch_y_TDATA_reg1),
        .O(\y_reg_1294_reg[14]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[1]_i_1__10 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TKEEP[1]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_u_TKEEP_reg[1]),
        .O(\p_g_keep_reg_1052_pp0_iter7_reg_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[1]_i_1__11 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TSTRB[1]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_u_TSTRB_reg[1]),
        .O(\p_g_strb_reg_1057_pp0_iter7_reg_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[1]_i_1__12 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID[1]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_u_TID_reg[1]),
        .O(\p_g_id_reg_1072_pp0_iter7_reg_reg[4]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[1]_i_1__13 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST[1]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_u_TDEST_reg[1]),
        .O(\p_g_dest_reg_1077_pp0_iter7_reg_reg[5]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[1]_i_1__14 
       (.I0(\u_reg_1299_reg[15]_0 [1]),
        .I1(ch_u_TDATA_reg[1]),
        .I2(ch_y_TDATA_reg1),
        .O(\u_reg_1299_reg[14]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[1]_i_1__15 
       (.I0(\y_reg_1294_reg[15]_0 [1]),
        .I1(ch_y_TDATA_reg[1]),
        .I2(ch_y_TDATA_reg1),
        .O(\y_reg_1294_reg[14]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[1]_i_1__16 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST[1]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_y_TDEST_reg[1]),
        .O(\p_r_dest_reg_1037_pp0_iter7_reg_reg[5]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[1]_i_1__17 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID[1]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_y_TID_reg[1]),
        .O(\p_r_id_reg_1032_pp0_iter7_reg_reg[4]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[1]_i_1__18 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TSTRB[1]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_y_TSTRB_reg[1]),
        .O(\p_r_strb_reg_1017_pp0_iter7_reg_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[1]_i_1__19 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TKEEP[1]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_y_TKEEP_reg[1]),
        .O(\p_r_keep_reg_1012_pp0_iter7_reg_reg[3]_0 [1]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \data_p2[1]_i_1__2 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TUSER[1]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_y_TUSER_reg[1]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I4(\data_p2_reg[0] ),
        .I5(data_p2[1]),
        .O(\p_r_user_reg_1022_pp0_iter7_reg_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \data_p2[1]_i_1__3 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TUSER[1]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_u_TUSER_reg[1]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I4(\data_p2_reg[1] ),
        .I5(data_p2_0[1]),
        .O(\p_g_user_reg_1062_pp0_iter7_reg_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \data_p2[1]_i_1__4 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TUSER[1]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_v_TUSER_reg[1]),
        .I3(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I4(\data_p2_reg[1]_0 ),
        .I5(data_p2_1[1]),
        .O(\p_b_user_reg_1108_pp0_iter7_reg_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[1]_i_1__5 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TKEEP[1]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_v_TKEEP_reg[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[1]_i_1__6 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TSTRB[1]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_v_TSTRB_reg[1]),
        .O(\p_b_strb_reg_1103_pp0_iter7_reg_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[1]_i_1__7 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID[1]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_v_TID_reg[1]),
        .O(\p_b_id_reg_1118_pp0_iter7_reg_reg[4]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[1]_i_1__8 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST[1]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_v_TDEST_reg[1]),
        .O(\p_b_dest_reg_1123_pp0_iter7_reg_reg[5]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[1]_i_1__9 
       (.I0(\v_reg_1304_reg[15]_0 [1]),
        .I1(ch_v_TDATA_reg[1]),
        .I2(ch_y_TDATA_reg1),
        .O(\v_reg_1304_reg[14]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[2]_i_1 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TKEEP[2]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_v_TKEEP_reg[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[2]_i_1__0 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TSTRB[2]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_v_TSTRB_reg[2]),
        .O(\p_b_strb_reg_1103_pp0_iter7_reg_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[2]_i_1__1 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID[2]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_v_TID_reg[2]),
        .O(\p_b_id_reg_1118_pp0_iter7_reg_reg[4]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[2]_i_1__10 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST[2]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_y_TDEST_reg[2]),
        .O(\p_r_dest_reg_1037_pp0_iter7_reg_reg[5]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[2]_i_1__11 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID[2]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_y_TID_reg[2]),
        .O(\p_r_id_reg_1032_pp0_iter7_reg_reg[4]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[2]_i_1__12 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TSTRB[2]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_y_TSTRB_reg[2]),
        .O(\p_r_strb_reg_1017_pp0_iter7_reg_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[2]_i_1__13 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TKEEP[2]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_y_TKEEP_reg[2]),
        .O(\p_r_keep_reg_1012_pp0_iter7_reg_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[2]_i_1__2 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST[2]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_v_TDEST_reg[2]),
        .O(\p_b_dest_reg_1123_pp0_iter7_reg_reg[5]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[2]_i_1__3 
       (.I0(\v_reg_1304_reg[15]_0 [2]),
        .I1(ch_v_TDATA_reg[2]),
        .I2(ch_y_TDATA_reg1),
        .O(\v_reg_1304_reg[14]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[2]_i_1__4 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TKEEP[2]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_u_TKEEP_reg[2]),
        .O(\p_g_keep_reg_1052_pp0_iter7_reg_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[2]_i_1__5 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TSTRB[2]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_u_TSTRB_reg[2]),
        .O(\p_g_strb_reg_1057_pp0_iter7_reg_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[2]_i_1__6 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID[2]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_u_TID_reg[2]),
        .O(\p_g_id_reg_1072_pp0_iter7_reg_reg[4]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[2]_i_1__7 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST[2]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_u_TDEST_reg[2]),
        .O(\p_g_dest_reg_1077_pp0_iter7_reg_reg[5]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[2]_i_1__8 
       (.I0(\u_reg_1299_reg[15]_0 [2]),
        .I1(ch_u_TDATA_reg[2]),
        .I2(ch_y_TDATA_reg1),
        .O(\u_reg_1299_reg[14]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[2]_i_1__9 
       (.I0(\y_reg_1294_reg[15]_0 [2]),
        .I1(ch_y_TDATA_reg[2]),
        .I2(ch_y_TDATA_reg1),
        .O(\y_reg_1294_reg[14]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data_p2[31]_i_1__2 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I1(ch_v_TREADY_int_regslice),
        .I2(ch_y_TDATA_reg1),
        .I3(\v_reg_1304_reg[15]_0 [15]),
        .O(ack_in_t_reg_13));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data_p2[31]_i_1__3 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I1(ch_u_TREADY_int_regslice),
        .I2(ch_y_TDATA_reg1),
        .I3(\u_reg_1299_reg[15]_0 [15]),
        .O(ack_in_t_reg_14));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \data_p2[31]_i_1__4 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I1(ch_y_TREADY_int_regslice),
        .I2(ch_y_TDATA_reg1),
        .I3(\y_reg_1294_reg[15]_0 [15]),
        .O(ack_in_t_reg_15));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[31]_i_2 
       (.I0(ch_v_TDATA_reg[15]),
        .I1(ch_y_TDATA_reg1),
        .O(\ch_v_TDATA_reg_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[31]_i_2__0 
       (.I0(ch_u_TDATA_reg[15]),
        .I1(ch_y_TDATA_reg1),
        .O(\ch_u_TDATA_reg_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p2[31]_i_2__1 
       (.I0(ch_y_TDATA_reg[15]),
        .I1(ch_y_TDATA_reg1),
        .O(\ch_y_TDATA_reg_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[3]_i_1 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID[3]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_v_TID_reg[3]),
        .O(\p_b_id_reg_1118_pp0_iter7_reg_reg[4]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[3]_i_1__0 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST[3]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_v_TDEST_reg[3]),
        .O(\p_b_dest_reg_1123_pp0_iter7_reg_reg[5]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[3]_i_1__1 
       (.I0(\v_reg_1304_reg[15]_0 [3]),
        .I1(ch_v_TDATA_reg[3]),
        .I2(ch_y_TDATA_reg1),
        .O(\v_reg_1304_reg[14]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[3]_i_1__10 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I1(\data_p2_reg[3]_1 ),
        .O(ack_in_t_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[3]_i_1__11 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I1(\data_p2_reg[3]_2 ),
        .O(ack_in_t_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[3]_i_1__12 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I1(\data_p2_reg[3]_3 ),
        .O(ack_in_t_reg_10));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[3]_i_1__13 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I1(\data_p2_reg[3]_4 ),
        .O(ack_in_t_reg_11));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[3]_i_1__2 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID[3]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_u_TID_reg[3]),
        .O(\p_g_id_reg_1072_pp0_iter7_reg_reg[4]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[3]_i_1__3 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST[3]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_u_TDEST_reg[3]),
        .O(\p_g_dest_reg_1077_pp0_iter7_reg_reg[5]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[3]_i_1__4 
       (.I0(\u_reg_1299_reg[15]_0 [3]),
        .I1(ch_u_TDATA_reg[3]),
        .I2(ch_y_TDATA_reg1),
        .O(\u_reg_1299_reg[14]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[3]_i_1__5 
       (.I0(\y_reg_1294_reg[15]_0 [3]),
        .I1(ch_y_TDATA_reg[3]),
        .I2(ch_y_TDATA_reg1),
        .O(\y_reg_1294_reg[14]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[3]_i_1__6 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST[3]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_y_TDEST_reg[3]),
        .O(\p_r_dest_reg_1037_pp0_iter7_reg_reg[5]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[3]_i_1__7 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID[3]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_y_TID_reg[3]),
        .O(\p_r_id_reg_1032_pp0_iter7_reg_reg[4]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[3]_i_1__8 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I1(\data_p2_reg[3] ),
        .O(ack_in_t_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[3]_i_1__9 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I1(\data_p2_reg[3]_0 ),
        .O(ack_in_t_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[3]_i_2 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TKEEP[3]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_v_TKEEP_reg[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[3]_i_2__0 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TSTRB[3]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_v_TSTRB_reg[3]),
        .O(\p_b_strb_reg_1103_pp0_iter7_reg_reg[3]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[3]_i_2__1 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TKEEP[3]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_u_TKEEP_reg[3]),
        .O(\p_g_keep_reg_1052_pp0_iter7_reg_reg[3]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[3]_i_2__2 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TSTRB[3]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_u_TSTRB_reg[3]),
        .O(\p_g_strb_reg_1057_pp0_iter7_reg_reg[3]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[3]_i_2__3 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TSTRB[3]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_y_TSTRB_reg[3]),
        .O(\p_r_strb_reg_1017_pp0_iter7_reg_reg[3]_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[3]_i_2__4 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TKEEP[3]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_y_TKEEP_reg[3]),
        .O(\p_r_keep_reg_1012_pp0_iter7_reg_reg[3]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[4]_i_1 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST[4]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_v_TDEST_reg[4]),
        .O(\p_b_dest_reg_1123_pp0_iter7_reg_reg[5]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[4]_i_1__0 
       (.I0(\v_reg_1304_reg[15]_0 [4]),
        .I1(ch_v_TDATA_reg[4]),
        .I2(ch_y_TDATA_reg1),
        .O(\v_reg_1304_reg[14]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[4]_i_1__1 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST[4]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_u_TDEST_reg[4]),
        .O(\p_g_dest_reg_1077_pp0_iter7_reg_reg[5]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[4]_i_1__2 
       (.I0(\u_reg_1299_reg[15]_0 [4]),
        .I1(ch_u_TDATA_reg[4]),
        .I2(ch_y_TDATA_reg1),
        .O(\u_reg_1299_reg[14]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[4]_i_1__3 
       (.I0(\y_reg_1294_reg[15]_0 [4]),
        .I1(ch_y_TDATA_reg[4]),
        .I2(ch_y_TDATA_reg1),
        .O(\y_reg_1294_reg[14]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[4]_i_1__4 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST[4]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_y_TDEST_reg[4]),
        .O(\p_r_dest_reg_1037_pp0_iter7_reg_reg[5]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[4]_i_1__5 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I1(\data_p2_reg[4] ),
        .O(ack_in_t_reg));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[4]_i_1__6 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I1(\data_p2_reg[4]_0 ),
        .O(ack_in_t_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[4]_i_1__7 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I1(\data_p2_reg[4]_1 ),
        .O(ack_in_t_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[4]_i_2 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID[4]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_v_TID_reg[4]),
        .O(\p_b_id_reg_1118_pp0_iter7_reg_reg[4]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[4]_i_2__0 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID[4]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_u_TID_reg[4]),
        .O(\p_g_id_reg_1072_pp0_iter7_reg_reg[4]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[4]_i_2__1 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID[4]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_y_TID_reg[4]),
        .O(\p_r_id_reg_1032_pp0_iter7_reg_reg[4]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[5]_i_1 
       (.I0(\v_reg_1304_reg[15]_0 [5]),
        .I1(ch_v_TDATA_reg[5]),
        .I2(ch_y_TDATA_reg1),
        .O(\v_reg_1304_reg[14]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[5]_i_1__0 
       (.I0(\u_reg_1299_reg[15]_0 [5]),
        .I1(ch_u_TDATA_reg[5]),
        .I2(ch_y_TDATA_reg1),
        .O(\u_reg_1299_reg[14]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[5]_i_1__1 
       (.I0(\y_reg_1294_reg[15]_0 [5]),
        .I1(ch_y_TDATA_reg[5]),
        .I2(ch_y_TDATA_reg1),
        .O(\y_reg_1294_reg[14]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[5]_i_1__2 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I1(\data_p2_reg[5] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[5]_i_1__3 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I1(\data_p2_reg[5]_0 ),
        .O(ack_in_t_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[5]_i_1__4 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TVALID),
        .I1(\data_p2_reg[5]_1 ),
        .O(ack_in_t_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[5]_i_2 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST[5]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_v_TDEST_reg[5]),
        .O(\p_b_dest_reg_1123_pp0_iter7_reg_reg[5]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[5]_i_2__0 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST[5]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_u_TDEST_reg[5]),
        .O(\p_g_dest_reg_1077_pp0_iter7_reg_reg[5]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[5]_i_2__1 
       (.I0(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST[5]),
        .I1(ch_y_TDATA_reg1),
        .I2(ch_y_TDEST_reg[5]),
        .O(\p_r_dest_reg_1037_pp0_iter7_reg_reg[5]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[6]_i_1 
       (.I0(\v_reg_1304_reg[15]_0 [6]),
        .I1(ch_v_TDATA_reg[6]),
        .I2(ch_y_TDATA_reg1),
        .O(\v_reg_1304_reg[14]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[6]_i_1__0 
       (.I0(\u_reg_1299_reg[15]_0 [6]),
        .I1(ch_u_TDATA_reg[6]),
        .I2(ch_y_TDATA_reg1),
        .O(\u_reg_1299_reg[14]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[6]_i_1__1 
       (.I0(\y_reg_1294_reg[15]_0 [6]),
        .I1(ch_y_TDATA_reg[6]),
        .I2(ch_y_TDATA_reg1),
        .O(\y_reg_1294_reg[14]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[7]_i_1 
       (.I0(\v_reg_1304_reg[15]_0 [7]),
        .I1(ch_v_TDATA_reg[7]),
        .I2(ch_y_TDATA_reg1),
        .O(\v_reg_1304_reg[14]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[7]_i_1__0 
       (.I0(\u_reg_1299_reg[15]_0 [7]),
        .I1(ch_u_TDATA_reg[7]),
        .I2(ch_y_TDATA_reg1),
        .O(\u_reg_1299_reg[14]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[7]_i_1__1 
       (.I0(\y_reg_1294_reg[15]_0 [7]),
        .I1(ch_y_TDATA_reg[7]),
        .I2(ch_y_TDATA_reg1),
        .O(\y_reg_1294_reg[14]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[8]_i_1 
       (.I0(\v_reg_1304_reg[15]_0 [8]),
        .I1(ch_v_TDATA_reg[8]),
        .I2(ch_y_TDATA_reg1),
        .O(\v_reg_1304_reg[14]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[8]_i_1__0 
       (.I0(\u_reg_1299_reg[15]_0 [8]),
        .I1(ch_u_TDATA_reg[8]),
        .I2(ch_y_TDATA_reg1),
        .O(\u_reg_1299_reg[14]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[8]_i_1__1 
       (.I0(\y_reg_1294_reg[15]_0 [8]),
        .I1(ch_y_TDATA_reg[8]),
        .I2(ch_y_TDATA_reg1),
        .O(\y_reg_1294_reg[14]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[9]_i_1 
       (.I0(\v_reg_1304_reg[15]_0 [9]),
        .I1(ch_v_TDATA_reg[9]),
        .I2(ch_y_TDATA_reg1),
        .O(\v_reg_1304_reg[14]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[9]_i_1__0 
       (.I0(\u_reg_1299_reg[15]_0 [9]),
        .I1(ch_u_TDATA_reg[9]),
        .I2(ch_y_TDATA_reg1),
        .O(\u_reg_1299_reg[14]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[9]_i_1__1 
       (.I0(\y_reg_1294_reg[15]_0 [9]),
        .I1(ch_y_TDATA_reg[9]),
        .I2(ch_y_TDATA_reg1),
        .O(\y_reg_1294_reg[14]_0 [9]));
  design_1_toyuv_0_0_toyuv_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.D(add_ln24_fu_378_p2),
        .E(i_fu_186),
        .Q({\i_fu_186_reg_n_0_[30] ,\i_fu_186_reg_n_0_[29] ,\i_fu_186_reg_n_0_[28] ,\i_fu_186_reg_n_0_[27] ,\i_fu_186_reg_n_0_[26] ,\i_fu_186_reg_n_0_[25] ,\i_fu_186_reg_n_0_[24] ,\i_fu_186_reg_n_0_[23] ,\i_fu_186_reg_n_0_[22] ,\i_fu_186_reg_n_0_[21] ,\i_fu_186_reg_n_0_[20] ,\i_fu_186_reg_n_0_[19] ,\i_fu_186_reg_n_0_[18] ,\i_fu_186_reg_n_0_[17] ,\i_fu_186_reg_n_0_[16] ,\i_fu_186_reg_n_0_[15] ,\i_fu_186_reg_n_0_[14] ,\i_fu_186_reg_n_0_[13] ,\i_fu_186_reg_n_0_[12] ,\i_fu_186_reg_n_0_[11] ,\i_fu_186_reg_n_0_[10] ,\i_fu_186_reg_n_0_[9] ,\i_fu_186_reg_n_0_[8] ,\i_fu_186_reg_n_0_[7] ,\i_fu_186_reg_n_0_[6] ,\i_fu_186_reg_n_0_[5] ,\i_fu_186_reg_n_0_[4] ,\i_fu_186_reg_n_0_[3] ,\i_fu_186_reg_n_0_[2] ,\i_fu_186_reg_n_0_[1] ,\i_fu_186_reg_n_0_[0] }),
        .SR(flow_control_loop_pipe_sequential_init_U_n_2),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_2),
        .ap_enable_reg_pp0_iter1_reg_1(\ch_y_TDATA_reg[31]_i_2_n_0 ),
        .ap_enable_reg_pp0_iter1_reg_2(ap_enable_reg_pp0_iter1_reg_1),
        .ap_enable_reg_pp0_iter1_reg_3(ap_enable_reg_pp0_iter1_reg_0),
        .ap_loop_exit_ready_pp0_iter7_reg(ap_loop_exit_ready_pp0_iter7_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_ready(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_ready),
        .grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg),
        .\i_fu_186_reg[30]_i_4_0 (\i_fu_186_reg[30]_i_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_186_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_186),
        .D(add_ln24_fu_378_p2[0]),
        .Q(\i_fu_186_reg_n_0_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_186_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_186),
        .D(add_ln24_fu_378_p2[10]),
        .Q(\i_fu_186_reg_n_0_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_186_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_186),
        .D(add_ln24_fu_378_p2[11]),
        .Q(\i_fu_186_reg_n_0_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_186_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_186),
        .D(add_ln24_fu_378_p2[12]),
        .Q(\i_fu_186_reg_n_0_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_186_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_186),
        .D(add_ln24_fu_378_p2[13]),
        .Q(\i_fu_186_reg_n_0_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_186_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_186),
        .D(add_ln24_fu_378_p2[14]),
        .Q(\i_fu_186_reg_n_0_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_186_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_186),
        .D(add_ln24_fu_378_p2[15]),
        .Q(\i_fu_186_reg_n_0_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_186_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_186),
        .D(add_ln24_fu_378_p2[16]),
        .Q(\i_fu_186_reg_n_0_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_186_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_186),
        .D(add_ln24_fu_378_p2[17]),
        .Q(\i_fu_186_reg_n_0_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_186_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_186),
        .D(add_ln24_fu_378_p2[18]),
        .Q(\i_fu_186_reg_n_0_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_186_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_186),
        .D(add_ln24_fu_378_p2[19]),
        .Q(\i_fu_186_reg_n_0_[19] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_186_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_186),
        .D(add_ln24_fu_378_p2[1]),
        .Q(\i_fu_186_reg_n_0_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_186_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_186),
        .D(add_ln24_fu_378_p2[20]),
        .Q(\i_fu_186_reg_n_0_[20] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_186_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_186),
        .D(add_ln24_fu_378_p2[21]),
        .Q(\i_fu_186_reg_n_0_[21] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_186_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_186),
        .D(add_ln24_fu_378_p2[22]),
        .Q(\i_fu_186_reg_n_0_[22] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_186_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_186),
        .D(add_ln24_fu_378_p2[23]),
        .Q(\i_fu_186_reg_n_0_[23] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_186_reg[24] 
       (.C(ap_clk),
        .CE(i_fu_186),
        .D(add_ln24_fu_378_p2[24]),
        .Q(\i_fu_186_reg_n_0_[24] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_186_reg[25] 
       (.C(ap_clk),
        .CE(i_fu_186),
        .D(add_ln24_fu_378_p2[25]),
        .Q(\i_fu_186_reg_n_0_[25] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_186_reg[26] 
       (.C(ap_clk),
        .CE(i_fu_186),
        .D(add_ln24_fu_378_p2[26]),
        .Q(\i_fu_186_reg_n_0_[26] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_186_reg[27] 
       (.C(ap_clk),
        .CE(i_fu_186),
        .D(add_ln24_fu_378_p2[27]),
        .Q(\i_fu_186_reg_n_0_[27] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_186_reg[28] 
       (.C(ap_clk),
        .CE(i_fu_186),
        .D(add_ln24_fu_378_p2[28]),
        .Q(\i_fu_186_reg_n_0_[28] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_186_reg[29] 
       (.C(ap_clk),
        .CE(i_fu_186),
        .D(add_ln24_fu_378_p2[29]),
        .Q(\i_fu_186_reg_n_0_[29] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_186_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_186),
        .D(add_ln24_fu_378_p2[2]),
        .Q(\i_fu_186_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_186_reg[30] 
       (.C(ap_clk),
        .CE(i_fu_186),
        .D(add_ln24_fu_378_p2[30]),
        .Q(\i_fu_186_reg_n_0_[30] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_186_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_186),
        .D(add_ln24_fu_378_p2[3]),
        .Q(\i_fu_186_reg_n_0_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_186_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_186),
        .D(add_ln24_fu_378_p2[4]),
        .Q(\i_fu_186_reg_n_0_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_186_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_186),
        .D(add_ln24_fu_378_p2[5]),
        .Q(\i_fu_186_reg_n_0_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_186_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_186),
        .D(add_ln24_fu_378_p2[6]),
        .Q(\i_fu_186_reg_n_0_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_186_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_186),
        .D(add_ln24_fu_378_p2[7]),
        .Q(\i_fu_186_reg_n_0_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_186_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_186),
        .D(add_ln24_fu_378_p2[8]),
        .Q(\i_fu_186_reg_n_0_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_186_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_186),
        .D(add_ln24_fu_378_p2[9]),
        .Q(\i_fu_186_reg_n_0_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  design_1_toyuv_0_0_toyuv_mul_32s_15s_32_2_1 mul_32s_15s_32_2_1_U4
       (.Q({\p_r_data_1_reg_1002_reg_n_0_[31] ,\p_r_data_1_reg_1002_reg_n_0_[30] ,\p_r_data_1_reg_1002_reg_n_0_[29] ,\p_r_data_1_reg_1002_reg_n_0_[28] ,\p_r_data_1_reg_1002_reg_n_0_[27] ,\p_r_data_1_reg_1002_reg_n_0_[26] }),
        .add_ln36_2_reg_1133(add_ln36_2_reg_1133[11:10]),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .\buff0_reg[31]_0 (buff0),
        .shl_ln36_4_fu_543_p2(shl_ln36_4_fu_543_p2));
  design_1_toyuv_0_0_toyuv_mul_32s_15s_32_2_1_36 mul_32s_15s_32_2_1_U7
       (.Q({\p_b_data_1_reg_1082_reg_n_0_[31] ,\p_b_data_1_reg_1082_reg_n_0_[30] ,\p_b_data_1_reg_1082_reg_n_0_[29] ,\p_b_data_1_reg_1082_reg_n_0_[28] ,\p_b_data_1_reg_1082_reg_n_0_[27] ,\p_b_data_1_reg_1082_reg_n_0_[26] ,\p_b_data_1_reg_1082_reg_n_0_[25] ,\p_b_data_1_reg_1082_reg_n_0_[24] ,\p_b_data_1_reg_1082_reg_n_0_[23] ,\p_b_data_1_reg_1082_reg_n_0_[22] ,\p_b_data_1_reg_1082_reg_n_0_[21] ,\p_b_data_1_reg_1082_reg_n_0_[20] ,\p_b_data_1_reg_1082_reg_n_0_[19] ,\p_b_data_1_reg_1082_reg_n_0_[18] ,shl_ln36_14_fu_575_p2}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .\buff0_reg[31]_0 ({mul_32s_15s_32_2_1_U7_n_0,mul_32s_15s_32_2_1_U7_n_1,mul_32s_15s_32_2_1_U7_n_2,mul_32s_15s_32_2_1_U7_n_3,mul_32s_15s_32_2_1_U7_n_4,mul_32s_15s_32_2_1_U7_n_5,mul_32s_15s_32_2_1_U7_n_6,mul_32s_15s_32_2_1_U7_n_7,mul_32s_15s_32_2_1_U7_n_8,mul_32s_15s_32_2_1_U7_n_9,mul_32s_15s_32_2_1_U7_n_10,mul_32s_15s_32_2_1_U7_n_11,mul_32s_15s_32_2_1_U7_n_12,mul_32s_15s_32_2_1_U7_n_13,mul_32s_15s_32_2_1_U7_n_14,mul_32s_15s_32_2_1_U7_n_15,mul_32s_15s_32_2_1_U7_n_16,mul_32s_15s_32_2_1_U7_n_17,mul_32s_15s_32_2_1_U7_n_18,mul_32s_15s_32_2_1_U7_n_19,mul_32s_15s_32_2_1_U7_n_20,mul_32s_15s_32_2_1_U7_n_21,mul_32s_15s_32_2_1_U7_n_22,mul_32s_15s_32_2_1_U7_n_23,mul_32s_15s_32_2_1_U7_n_24,mul_32s_15s_32_2_1_U7_n_25,mul_32s_15s_32_2_1_U7_n_26,mul_32s_15s_32_2_1_U7_n_27,mul_32s_15s_32_2_1_U7_n_28,mul_32s_15s_32_2_1_U7_n_29,mul_32s_15s_32_2_1_U7_n_30}));
  design_1_toyuv_0_0_toyuv_mul_32s_16s_32_2_1 mul_32s_16s_32_2_1_U5
       (.Q({\p_g_data_1_reg_1042_reg_n_0_[30] ,\p_g_data_1_reg_1042_reg_n_0_[29] ,\p_g_data_1_reg_1042_reg_n_0_[28] ,\p_g_data_1_reg_1042_reg_n_0_[27] ,\p_g_data_1_reg_1042_reg_n_0_[26] ,shl_ln36_11_fu_564_p2}),
        .add_ln36_5_reg_1138(add_ln36_5_reg_1138[12:10]),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .\buff0_reg[31]_0 ({mul_32s_16s_32_2_1_U5_n_0,mul_32s_16s_32_2_1_U5_n_1,mul_32s_16s_32_2_1_U5_n_2,mul_32s_16s_32_2_1_U5_n_3,mul_32s_16s_32_2_1_U5_n_4,mul_32s_16s_32_2_1_U5_n_5,mul_32s_16s_32_2_1_U5_n_6,mul_32s_16s_32_2_1_U5_n_7,mul_32s_16s_32_2_1_U5_n_8,mul_32s_16s_32_2_1_U5_n_9,mul_32s_16s_32_2_1_U5_n_10,mul_32s_16s_32_2_1_U5_n_11,mul_32s_16s_32_2_1_U5_n_12,mul_32s_16s_32_2_1_U5_n_13,mul_32s_16s_32_2_1_U5_n_14,mul_32s_16s_32_2_1_U5_n_15,mul_32s_16s_32_2_1_U5_n_16,mul_32s_16s_32_2_1_U5_n_17,mul_32s_16s_32_2_1_U5_n_18,mul_32s_16s_32_2_1_U5_n_19,mul_32s_16s_32_2_1_U5_n_20,mul_32s_16s_32_2_1_U5_n_21,mul_32s_16s_32_2_1_U5_n_22,mul_32s_16s_32_2_1_U5_n_23,mul_32s_16s_32_2_1_U5_n_24,mul_32s_16s_32_2_1_U5_n_25,mul_32s_16s_32_2_1_U5_n_26,mul_32s_16s_32_2_1_U5_n_27,mul_32s_16s_32_2_1_U5_n_28}));
  design_1_toyuv_0_0_toyuv_mul_32s_17s_32_2_1 mul_32s_17s_32_2_1_U6
       (.Q({\p_g_data_1_reg_1042_reg_n_0_[31] ,\p_g_data_1_reg_1042_reg_n_0_[30] ,\p_g_data_1_reg_1042_reg_n_0_[29] ,\p_g_data_1_reg_1042_reg_n_0_[28] ,\p_g_data_1_reg_1042_reg_n_0_[27] ,\p_g_data_1_reg_1042_reg_n_0_[26] ,shl_ln36_11_fu_564_p2}),
        .add_ln36_5_reg_1138(add_ln36_5_reg_1138[12:10]),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .\buff0_reg[31]_0 ({mul_32s_17s_32_2_1_U6_n_0,mul_32s_17s_32_2_1_U6_n_1,mul_32s_17s_32_2_1_U6_n_2,mul_32s_17s_32_2_1_U6_n_3,mul_32s_17s_32_2_1_U6_n_4,mul_32s_17s_32_2_1_U6_n_5,mul_32s_17s_32_2_1_U6_n_6,mul_32s_17s_32_2_1_U6_n_7,mul_32s_17s_32_2_1_U6_n_8,mul_32s_17s_32_2_1_U6_n_9,mul_32s_17s_32_2_1_U6_n_10,mul_32s_17s_32_2_1_U6_n_11,mul_32s_17s_32_2_1_U6_n_12,mul_32s_17s_32_2_1_U6_n_13,mul_32s_17s_32_2_1_U6_n_14,mul_32s_17s_32_2_1_U6_n_15,mul_32s_17s_32_2_1_U6_n_16,mul_32s_17s_32_2_1_U6_n_17,mul_32s_17s_32_2_1_U6_n_18,mul_32s_17s_32_2_1_U6_n_19,mul_32s_17s_32_2_1_U6_n_20,mul_32s_17s_32_2_1_U6_n_21,mul_32s_17s_32_2_1_U6_n_22,mul_32s_17s_32_2_1_U6_n_23,mul_32s_17s_32_2_1_U6_n_24,mul_32s_17s_32_2_1_U6_n_25,mul_32s_17s_32_2_1_U6_n_26,mul_32s_17s_32_2_1_U6_n_27,mul_32s_17s_32_2_1_U6_n_28,mul_32s_17s_32_2_1_U6_n_29}));
  design_1_toyuv_0_0_toyuv_mul_32s_34ns_65_2_1 mul_32s_34ns_65_2_1_U1
       (.D({buff0_reg[48:16],mul_32s_34ns_65_2_1_U1_n_34,mul_32s_34ns_65_2_1_U1_n_35,mul_32s_34ns_65_2_1_U1_n_36,mul_32s_34ns_65_2_1_U1_n_37,mul_32s_34ns_65_2_1_U1_n_38,mul_32s_34ns_65_2_1_U1_n_39,mul_32s_34ns_65_2_1_U1_n_40,mul_32s_34ns_65_2_1_U1_n_41,mul_32s_34ns_65_2_1_U1_n_42,mul_32s_34ns_65_2_1_U1_n_43,mul_32s_34ns_65_2_1_U1_n_44,mul_32s_34ns_65_2_1_U1_n_45,mul_32s_34ns_65_2_1_U1_n_46,mul_32s_34ns_65_2_1_U1_n_47,mul_32s_34ns_65_2_1_U1_n_48,mul_32s_34ns_65_2_1_U1_n_49}),
        .O(add_ln36_1_fu_749_p2),
        .Q(sub_ln36_6_reg_1173),
        .add_ln36_10_reg_1178(add_ln36_10_reg_1178),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .buff0_reg__0_0(buff0_reg[64:49]),
        .tmp_product_0(sub_ln36_4_reg_1168));
  design_1_toyuv_0_0_toyuv_mul_32s_34ns_65_2_1_37 mul_32s_34ns_65_2_1_U2
       (.A(sub_ln38_3_reg_1198[2]),
        .D({buff0_reg_0[48:16],mul_32s_34ns_65_2_1_U2_n_35,mul_32s_34ns_65_2_1_U2_n_36,mul_32s_34ns_65_2_1_U2_n_37,mul_32s_34ns_65_2_1_U2_n_38,mul_32s_34ns_65_2_1_U2_n_39,mul_32s_34ns_65_2_1_U2_n_40,mul_32s_34ns_65_2_1_U2_n_41,mul_32s_34ns_65_2_1_U2_n_42,mul_32s_34ns_65_2_1_U2_n_43,mul_32s_34ns_65_2_1_U2_n_44,mul_32s_34ns_65_2_1_U2_n_45,mul_32s_34ns_65_2_1_U2_n_46,mul_32s_34ns_65_2_1_U2_n_47,mul_32s_34ns_65_2_1_U2_n_48,mul_32s_34ns_65_2_1_U2_n_49,mul_32s_34ns_65_2_1_U2_n_50}),
        .O(add_ln37_1_fu_766_p2),
        .Q(mul_ln37_reg_1183),
        .add_ln36_10_reg_1178(add_ln36_10_reg_1178[4:3]),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .buff0_reg__0_0(buff0_reg_0[64:49]),
        .mul_ln37_1_reg_1188(mul_ln37_1_reg_1188),
        .tmp_product_0(add_ln37_6_reg_1193));
  design_1_toyuv_0_0_toyuv_mul_32s_34ns_65_2_1_38 mul_32s_34ns_65_2_1_U3
       (.D({buff0_reg_1[48:16],mul_32s_34ns_65_2_1_U3_n_34,mul_32s_34ns_65_2_1_U3_n_35,mul_32s_34ns_65_2_1_U3_n_36,mul_32s_34ns_65_2_1_U3_n_37,mul_32s_34ns_65_2_1_U3_n_38,mul_32s_34ns_65_2_1_U3_n_39,mul_32s_34ns_65_2_1_U3_n_40,mul_32s_34ns_65_2_1_U3_n_41,mul_32s_34ns_65_2_1_U3_n_42,mul_32s_34ns_65_2_1_U3_n_43,mul_32s_34ns_65_2_1_U3_n_44,mul_32s_34ns_65_2_1_U3_n_45,mul_32s_34ns_65_2_1_U3_n_46,mul_32s_34ns_65_2_1_U3_n_47,mul_32s_34ns_65_2_1_U3_n_48,mul_32s_34ns_65_2_1_U3_n_49}),
        .Q(mul_ln38_1_reg_1208),
        .add_ln36_10_reg_1178(add_ln36_10_reg_1178[3]),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .buff0_reg__0_0(buff0_reg_1[64:49]),
        .mul_ln37_1_reg_1188(mul_ln37_1_reg_1188[2:1]),
        .\mul_ln38_1_reg_1208_reg[29] (add_ln38_1_fu_783_p2),
        .sub_ln38_3_reg_1198(sub_ln38_3_reg_1198),
        .tmp_product_0(mul_ln38_reg_1203));
  FDRE \mul_ln36_reg_1261_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U1_n_49),
        .Q(mul_ln36_reg_1261[0]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U1_n_39),
        .Q(mul_ln36_reg_1261[10]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U1_n_38),
        .Q(mul_ln36_reg_1261[11]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U1_n_37),
        .Q(mul_ln36_reg_1261[12]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U1_n_36),
        .Q(mul_ln36_reg_1261[13]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U1_n_35),
        .Q(mul_ln36_reg_1261[14]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U1_n_34),
        .Q(mul_ln36_reg_1261[15]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[16]),
        .Q(mul_ln36_reg_1261[16]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[17]),
        .Q(mul_ln36_reg_1261[17]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[18]),
        .Q(mul_ln36_reg_1261[18]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[19]),
        .Q(mul_ln36_reg_1261[19]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U1_n_48),
        .Q(mul_ln36_reg_1261[1]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[20]),
        .Q(mul_ln36_reg_1261[20]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[21]),
        .Q(mul_ln36_reg_1261[21]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[22]),
        .Q(mul_ln36_reg_1261[22]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[23]),
        .Q(mul_ln36_reg_1261[23]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[24]),
        .Q(mul_ln36_reg_1261[24]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[25]),
        .Q(mul_ln36_reg_1261[25]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[26]),
        .Q(mul_ln36_reg_1261[26]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[27]),
        .Q(mul_ln36_reg_1261[27]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[28]),
        .Q(mul_ln36_reg_1261[28]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[29]),
        .Q(mul_ln36_reg_1261[29]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U1_n_47),
        .Q(mul_ln36_reg_1261[2]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[30]),
        .Q(mul_ln36_reg_1261[30]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[31]),
        .Q(mul_ln36_reg_1261[31]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[32]),
        .Q(mul_ln36_reg_1261[32]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[33]),
        .Q(mul_ln36_reg_1261[33]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[34]),
        .Q(mul_ln36_reg_1261[34]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[35] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[35]),
        .Q(mul_ln36_reg_1261[35]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[36] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[36]),
        .Q(mul_ln36_reg_1261[36]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[37] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[37]),
        .Q(mul_ln36_reg_1261[37]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[38] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[38]),
        .Q(mul_ln36_reg_1261[38]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[39] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[39]),
        .Q(mul_ln36_reg_1261[39]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U1_n_46),
        .Q(mul_ln36_reg_1261[3]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[40] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[40]),
        .Q(mul_ln36_reg_1261[40]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[41] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[41]),
        .Q(mul_ln36_reg_1261[41]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[42] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[42]),
        .Q(mul_ln36_reg_1261[42]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[43] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[43]),
        .Q(mul_ln36_reg_1261[43]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[44] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[44]),
        .Q(mul_ln36_reg_1261[44]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[45] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[45]),
        .Q(mul_ln36_reg_1261[45]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[46] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[46]),
        .Q(mul_ln36_reg_1261[46]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[47] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[47]),
        .Q(mul_ln36_reg_1261[47]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[48] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[48]),
        .Q(mul_ln36_reg_1261[48]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[49] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[49]),
        .Q(mul_ln36_reg_1261[49]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U1_n_45),
        .Q(mul_ln36_reg_1261[4]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[50] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[50]),
        .Q(mul_ln36_reg_1261[50]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[51] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[51]),
        .Q(mul_ln36_reg_1261[51]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[52] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[52]),
        .Q(mul_ln36_reg_1261[52]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[53] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[53]),
        .Q(mul_ln36_reg_1261[53]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[54] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[54]),
        .Q(mul_ln36_reg_1261[54]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[55] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[55]),
        .Q(mul_ln36_reg_1261[55]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[56] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[56]),
        .Q(mul_ln36_reg_1261[56]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[57] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[57]),
        .Q(mul_ln36_reg_1261[57]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[58] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[58]),
        .Q(mul_ln36_reg_1261[58]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[59] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[59]),
        .Q(mul_ln36_reg_1261[59]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U1_n_44),
        .Q(mul_ln36_reg_1261[5]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[60] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[60]),
        .Q(mul_ln36_reg_1261[60]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[61] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[61]),
        .Q(mul_ln36_reg_1261[61]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[62] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[62]),
        .Q(mul_ln36_reg_1261[62]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[63] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[63]),
        .Q(mul_ln36_reg_1261[63]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U1_n_43),
        .Q(mul_ln36_reg_1261[6]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U1_n_42),
        .Q(mul_ln36_reg_1261[7]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U1_n_41),
        .Q(mul_ln36_reg_1261[8]),
        .R(1'b0));
  FDRE \mul_ln36_reg_1261_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U1_n_40),
        .Q(mul_ln36_reg_1261[9]),
        .R(1'b0));
  FDRE \mul_ln37_1_reg_1188_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_16s_32_2_1_U5_n_21),
        .Q(mul_ln37_1_reg_1188[10]),
        .R(1'b0));
  FDRE \mul_ln37_1_reg_1188_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_16s_32_2_1_U5_n_20),
        .Q(mul_ln37_1_reg_1188[11]),
        .R(1'b0));
  FDRE \mul_ln37_1_reg_1188_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_16s_32_2_1_U5_n_19),
        .Q(mul_ln37_1_reg_1188[12]),
        .R(1'b0));
  FDRE \mul_ln37_1_reg_1188_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_16s_32_2_1_U5_n_18),
        .Q(mul_ln37_1_reg_1188[13]),
        .R(1'b0));
  FDRE \mul_ln37_1_reg_1188_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_16s_32_2_1_U5_n_17),
        .Q(mul_ln37_1_reg_1188[14]),
        .R(1'b0));
  FDRE \mul_ln37_1_reg_1188_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_16s_32_2_1_U5_n_16),
        .Q(mul_ln37_1_reg_1188[15]),
        .R(1'b0));
  FDRE \mul_ln37_1_reg_1188_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_16s_32_2_1_U5_n_15),
        .Q(mul_ln37_1_reg_1188[16]),
        .R(1'b0));
  FDRE \mul_ln37_1_reg_1188_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_16s_32_2_1_U5_n_14),
        .Q(mul_ln37_1_reg_1188[17]),
        .R(1'b0));
  FDRE \mul_ln37_1_reg_1188_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_16s_32_2_1_U5_n_13),
        .Q(mul_ln37_1_reg_1188[18]),
        .R(1'b0));
  FDRE \mul_ln37_1_reg_1188_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_16s_32_2_1_U5_n_12),
        .Q(mul_ln37_1_reg_1188[19]),
        .R(1'b0));
  FDRE \mul_ln37_1_reg_1188_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_12_fu_661_p2[4]),
        .Q(mul_ln37_1_reg_1188[1]),
        .R(1'b0));
  FDRE \mul_ln37_1_reg_1188_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_16s_32_2_1_U5_n_11),
        .Q(mul_ln37_1_reg_1188[20]),
        .R(1'b0));
  FDRE \mul_ln37_1_reg_1188_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_16s_32_2_1_U5_n_10),
        .Q(mul_ln37_1_reg_1188[21]),
        .R(1'b0));
  FDRE \mul_ln37_1_reg_1188_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_16s_32_2_1_U5_n_9),
        .Q(mul_ln37_1_reg_1188[22]),
        .R(1'b0));
  FDRE \mul_ln37_1_reg_1188_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_16s_32_2_1_U5_n_8),
        .Q(mul_ln37_1_reg_1188[23]),
        .R(1'b0));
  FDRE \mul_ln37_1_reg_1188_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_16s_32_2_1_U5_n_7),
        .Q(mul_ln37_1_reg_1188[24]),
        .R(1'b0));
  FDRE \mul_ln37_1_reg_1188_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_16s_32_2_1_U5_n_6),
        .Q(mul_ln37_1_reg_1188[25]),
        .R(1'b0));
  FDRE \mul_ln37_1_reg_1188_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_16s_32_2_1_U5_n_5),
        .Q(mul_ln37_1_reg_1188[26]),
        .R(1'b0));
  FDRE \mul_ln37_1_reg_1188_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_16s_32_2_1_U5_n_4),
        .Q(mul_ln37_1_reg_1188[27]),
        .R(1'b0));
  FDRE \mul_ln37_1_reg_1188_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_16s_32_2_1_U5_n_3),
        .Q(mul_ln37_1_reg_1188[28]),
        .R(1'b0));
  FDRE \mul_ln37_1_reg_1188_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_16s_32_2_1_U5_n_2),
        .Q(mul_ln37_1_reg_1188[29]),
        .R(1'b0));
  FDRE \mul_ln37_1_reg_1188_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_12_fu_661_p2[5]),
        .Q(mul_ln37_1_reg_1188[2]),
        .R(1'b0));
  FDRE \mul_ln37_1_reg_1188_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_16s_32_2_1_U5_n_1),
        .Q(mul_ln37_1_reg_1188[30]),
        .R(1'b0));
  FDRE \mul_ln37_1_reg_1188_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_16s_32_2_1_U5_n_0),
        .Q(mul_ln37_1_reg_1188[31]),
        .R(1'b0));
  FDRE \mul_ln37_1_reg_1188_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_16s_32_2_1_U5_n_28),
        .Q(mul_ln37_1_reg_1188[3]),
        .R(1'b0));
  FDRE \mul_ln37_1_reg_1188_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_16s_32_2_1_U5_n_27),
        .Q(mul_ln37_1_reg_1188[4]),
        .R(1'b0));
  FDRE \mul_ln37_1_reg_1188_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_16s_32_2_1_U5_n_26),
        .Q(mul_ln37_1_reg_1188[5]),
        .R(1'b0));
  FDRE \mul_ln37_1_reg_1188_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_16s_32_2_1_U5_n_25),
        .Q(mul_ln37_1_reg_1188[6]),
        .R(1'b0));
  FDRE \mul_ln37_1_reg_1188_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_16s_32_2_1_U5_n_24),
        .Q(mul_ln37_1_reg_1188[7]),
        .R(1'b0));
  FDRE \mul_ln37_1_reg_1188_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_16s_32_2_1_U5_n_23),
        .Q(mul_ln37_1_reg_1188[8]),
        .R(1'b0));
  FDRE \mul_ln37_1_reg_1188_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_16s_32_2_1_U5_n_22),
        .Q(mul_ln37_1_reg_1188[9]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U2_n_50),
        .Q(mul_ln37_2_reg_1272[0]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U2_n_40),
        .Q(mul_ln37_2_reg_1272[10]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U2_n_39),
        .Q(mul_ln37_2_reg_1272[11]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U2_n_38),
        .Q(mul_ln37_2_reg_1272[12]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U2_n_37),
        .Q(mul_ln37_2_reg_1272[13]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U2_n_36),
        .Q(mul_ln37_2_reg_1272[14]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U2_n_35),
        .Q(mul_ln37_2_reg_1272[15]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[16]),
        .Q(mul_ln37_2_reg_1272[16]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[17]),
        .Q(mul_ln37_2_reg_1272[17]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[18]),
        .Q(mul_ln37_2_reg_1272[18]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[19]),
        .Q(mul_ln37_2_reg_1272[19]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U2_n_49),
        .Q(mul_ln37_2_reg_1272[1]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[20]),
        .Q(mul_ln37_2_reg_1272[20]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[21]),
        .Q(mul_ln37_2_reg_1272[21]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[22]),
        .Q(mul_ln37_2_reg_1272[22]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[23]),
        .Q(mul_ln37_2_reg_1272[23]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[24]),
        .Q(mul_ln37_2_reg_1272[24]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[25]),
        .Q(mul_ln37_2_reg_1272[25]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[26]),
        .Q(mul_ln37_2_reg_1272[26]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[27]),
        .Q(mul_ln37_2_reg_1272[27]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[28]),
        .Q(mul_ln37_2_reg_1272[28]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[29]),
        .Q(mul_ln37_2_reg_1272[29]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U2_n_48),
        .Q(mul_ln37_2_reg_1272[2]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[30]),
        .Q(mul_ln37_2_reg_1272[30]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[31]),
        .Q(mul_ln37_2_reg_1272[31]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[32]),
        .Q(mul_ln37_2_reg_1272[32]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[33]),
        .Q(mul_ln37_2_reg_1272[33]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[34]),
        .Q(mul_ln37_2_reg_1272[34]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[35] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[35]),
        .Q(mul_ln37_2_reg_1272[35]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[36] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[36]),
        .Q(mul_ln37_2_reg_1272[36]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[37] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[37]),
        .Q(mul_ln37_2_reg_1272[37]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[38] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[38]),
        .Q(mul_ln37_2_reg_1272[38]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[39] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[39]),
        .Q(mul_ln37_2_reg_1272[39]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U2_n_47),
        .Q(mul_ln37_2_reg_1272[3]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[40] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[40]),
        .Q(mul_ln37_2_reg_1272[40]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[41] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[41]),
        .Q(mul_ln37_2_reg_1272[41]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[42] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[42]),
        .Q(mul_ln37_2_reg_1272[42]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[43] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[43]),
        .Q(mul_ln37_2_reg_1272[43]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[44] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[44]),
        .Q(mul_ln37_2_reg_1272[44]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[45] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[45]),
        .Q(mul_ln37_2_reg_1272[45]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[46] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[46]),
        .Q(mul_ln37_2_reg_1272[46]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[47] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[47]),
        .Q(mul_ln37_2_reg_1272[47]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[48] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[48]),
        .Q(mul_ln37_2_reg_1272[48]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[49] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[49]),
        .Q(mul_ln37_2_reg_1272[49]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U2_n_46),
        .Q(mul_ln37_2_reg_1272[4]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[50] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[50]),
        .Q(mul_ln37_2_reg_1272[50]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[51] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[51]),
        .Q(mul_ln37_2_reg_1272[51]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[52] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[52]),
        .Q(mul_ln37_2_reg_1272[52]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[53] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[53]),
        .Q(mul_ln37_2_reg_1272[53]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[54] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[54]),
        .Q(mul_ln37_2_reg_1272[54]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[55] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[55]),
        .Q(mul_ln37_2_reg_1272[55]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[56] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[56]),
        .Q(mul_ln37_2_reg_1272[56]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[57] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[57]),
        .Q(mul_ln37_2_reg_1272[57]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[58] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[58]),
        .Q(mul_ln37_2_reg_1272[58]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[59] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[59]),
        .Q(mul_ln37_2_reg_1272[59]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U2_n_45),
        .Q(mul_ln37_2_reg_1272[5]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[60] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[60]),
        .Q(mul_ln37_2_reg_1272[60]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[61] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[61]),
        .Q(mul_ln37_2_reg_1272[61]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[62] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[62]),
        .Q(mul_ln37_2_reg_1272[62]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[63] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[63]),
        .Q(mul_ln37_2_reg_1272[63]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U2_n_44),
        .Q(mul_ln37_2_reg_1272[6]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U2_n_43),
        .Q(mul_ln37_2_reg_1272[7]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U2_n_42),
        .Q(mul_ln37_2_reg_1272[8]),
        .R(1'b0));
  FDRE \mul_ln37_2_reg_1272_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U2_n_41),
        .Q(mul_ln37_2_reg_1272[9]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1183_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0[10]),
        .Q(mul_ln37_reg_1183[10]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1183_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0[11]),
        .Q(mul_ln37_reg_1183[11]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1183_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0[12]),
        .Q(mul_ln37_reg_1183[12]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1183_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0[13]),
        .Q(mul_ln37_reg_1183[13]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1183_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0[14]),
        .Q(mul_ln37_reg_1183[14]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1183_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0[15]),
        .Q(mul_ln37_reg_1183[15]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1183_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0[16]),
        .Q(mul_ln37_reg_1183[16]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1183_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0[17]),
        .Q(mul_ln37_reg_1183[17]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1183_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0[18]),
        .Q(mul_ln37_reg_1183[18]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1183_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0[19]),
        .Q(mul_ln37_reg_1183[19]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1183_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0[1]),
        .Q(mul_ln37_reg_1183[1]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1183_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0[20]),
        .Q(mul_ln37_reg_1183[20]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1183_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0[21]),
        .Q(mul_ln37_reg_1183[21]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1183_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0[22]),
        .Q(mul_ln37_reg_1183[22]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1183_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0[23]),
        .Q(mul_ln37_reg_1183[23]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1183_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0[24]),
        .Q(mul_ln37_reg_1183[24]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1183_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0[25]),
        .Q(mul_ln37_reg_1183[25]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1183_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0[26]),
        .Q(mul_ln37_reg_1183[26]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1183_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0[27]),
        .Q(mul_ln37_reg_1183[27]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1183_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0[28]),
        .Q(mul_ln37_reg_1183[28]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1183_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0[29]),
        .Q(mul_ln37_reg_1183[29]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1183_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0[2]),
        .Q(mul_ln37_reg_1183[2]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1183_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0[30]),
        .Q(mul_ln37_reg_1183[30]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1183_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0[31]),
        .Q(mul_ln37_reg_1183[31]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1183_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0[3]),
        .Q(mul_ln37_reg_1183[3]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1183_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0[4]),
        .Q(mul_ln37_reg_1183[4]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1183_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0[5]),
        .Q(mul_ln37_reg_1183[5]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1183_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0[6]),
        .Q(mul_ln37_reg_1183[6]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1183_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0[7]),
        .Q(mul_ln37_reg_1183[7]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1183_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0[8]),
        .Q(mul_ln37_reg_1183[8]),
        .R(1'b0));
  FDRE \mul_ln37_reg_1183_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0[9]),
        .Q(mul_ln37_reg_1183[9]),
        .R(1'b0));
  FDRE \mul_ln38_1_reg_1208_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_15s_32_2_1_U7_n_21),
        .Q(mul_ln38_1_reg_1208[10]),
        .R(1'b0));
  FDRE \mul_ln38_1_reg_1208_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_15s_32_2_1_U7_n_20),
        .Q(mul_ln38_1_reg_1208[11]),
        .R(1'b0));
  FDRE \mul_ln38_1_reg_1208_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_15s_32_2_1_U7_n_19),
        .Q(mul_ln38_1_reg_1208[12]),
        .R(1'b0));
  FDRE \mul_ln38_1_reg_1208_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_15s_32_2_1_U7_n_18),
        .Q(mul_ln38_1_reg_1208[13]),
        .R(1'b0));
  FDRE \mul_ln38_1_reg_1208_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_15s_32_2_1_U7_n_17),
        .Q(mul_ln38_1_reg_1208[14]),
        .R(1'b0));
  FDRE \mul_ln38_1_reg_1208_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_15s_32_2_1_U7_n_16),
        .Q(mul_ln38_1_reg_1208[15]),
        .R(1'b0));
  FDRE \mul_ln38_1_reg_1208_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_15s_32_2_1_U7_n_15),
        .Q(mul_ln38_1_reg_1208[16]),
        .R(1'b0));
  FDRE \mul_ln38_1_reg_1208_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_15s_32_2_1_U7_n_14),
        .Q(mul_ln38_1_reg_1208[17]),
        .R(1'b0));
  FDRE \mul_ln38_1_reg_1208_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_15s_32_2_1_U7_n_13),
        .Q(mul_ln38_1_reg_1208[18]),
        .R(1'b0));
  FDRE \mul_ln38_1_reg_1208_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_15s_32_2_1_U7_n_12),
        .Q(mul_ln38_1_reg_1208[19]),
        .R(1'b0));
  FDRE \mul_ln38_1_reg_1208_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_15s_32_2_1_U7_n_30),
        .Q(mul_ln38_1_reg_1208[1]),
        .R(1'b0));
  FDRE \mul_ln38_1_reg_1208_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_15s_32_2_1_U7_n_11),
        .Q(mul_ln38_1_reg_1208[20]),
        .R(1'b0));
  FDRE \mul_ln38_1_reg_1208_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_15s_32_2_1_U7_n_10),
        .Q(mul_ln38_1_reg_1208[21]),
        .R(1'b0));
  FDRE \mul_ln38_1_reg_1208_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_15s_32_2_1_U7_n_9),
        .Q(mul_ln38_1_reg_1208[22]),
        .R(1'b0));
  FDRE \mul_ln38_1_reg_1208_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_15s_32_2_1_U7_n_8),
        .Q(mul_ln38_1_reg_1208[23]),
        .R(1'b0));
  FDRE \mul_ln38_1_reg_1208_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_15s_32_2_1_U7_n_7),
        .Q(mul_ln38_1_reg_1208[24]),
        .R(1'b0));
  FDRE \mul_ln38_1_reg_1208_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_15s_32_2_1_U7_n_6),
        .Q(mul_ln38_1_reg_1208[25]),
        .R(1'b0));
  FDRE \mul_ln38_1_reg_1208_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_15s_32_2_1_U7_n_5),
        .Q(mul_ln38_1_reg_1208[26]),
        .R(1'b0));
  FDRE \mul_ln38_1_reg_1208_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_15s_32_2_1_U7_n_4),
        .Q(mul_ln38_1_reg_1208[27]),
        .R(1'b0));
  FDRE \mul_ln38_1_reg_1208_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_15s_32_2_1_U7_n_3),
        .Q(mul_ln38_1_reg_1208[28]),
        .R(1'b0));
  FDRE \mul_ln38_1_reg_1208_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_15s_32_2_1_U7_n_2),
        .Q(mul_ln38_1_reg_1208[29]),
        .R(1'b0));
  FDRE \mul_ln38_1_reg_1208_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_15s_32_2_1_U7_n_29),
        .Q(mul_ln38_1_reg_1208[2]),
        .R(1'b0));
  FDRE \mul_ln38_1_reg_1208_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_15s_32_2_1_U7_n_1),
        .Q(mul_ln38_1_reg_1208[30]),
        .R(1'b0));
  FDRE \mul_ln38_1_reg_1208_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_15s_32_2_1_U7_n_0),
        .Q(mul_ln38_1_reg_1208[31]),
        .R(1'b0));
  FDRE \mul_ln38_1_reg_1208_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_15s_32_2_1_U7_n_28),
        .Q(mul_ln38_1_reg_1208[3]),
        .R(1'b0));
  FDRE \mul_ln38_1_reg_1208_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_15s_32_2_1_U7_n_27),
        .Q(mul_ln38_1_reg_1208[4]),
        .R(1'b0));
  FDRE \mul_ln38_1_reg_1208_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_15s_32_2_1_U7_n_26),
        .Q(mul_ln38_1_reg_1208[5]),
        .R(1'b0));
  FDRE \mul_ln38_1_reg_1208_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_15s_32_2_1_U7_n_25),
        .Q(mul_ln38_1_reg_1208[6]),
        .R(1'b0));
  FDRE \mul_ln38_1_reg_1208_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_15s_32_2_1_U7_n_24),
        .Q(mul_ln38_1_reg_1208[7]),
        .R(1'b0));
  FDRE \mul_ln38_1_reg_1208_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_15s_32_2_1_U7_n_23),
        .Q(mul_ln38_1_reg_1208[8]),
        .R(1'b0));
  FDRE \mul_ln38_1_reg_1208_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_15s_32_2_1_U7_n_22),
        .Q(mul_ln38_1_reg_1208[9]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U3_n_49),
        .Q(mul_ln38_2_reg_1283[0]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U3_n_39),
        .Q(mul_ln38_2_reg_1283[10]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U3_n_38),
        .Q(mul_ln38_2_reg_1283[11]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U3_n_37),
        .Q(mul_ln38_2_reg_1283[12]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U3_n_36),
        .Q(mul_ln38_2_reg_1283[13]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U3_n_35),
        .Q(mul_ln38_2_reg_1283[14]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U3_n_34),
        .Q(mul_ln38_2_reg_1283[15]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[16]),
        .Q(mul_ln38_2_reg_1283[16]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[17]),
        .Q(mul_ln38_2_reg_1283[17]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[18]),
        .Q(mul_ln38_2_reg_1283[18]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[19]),
        .Q(mul_ln38_2_reg_1283[19]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U3_n_48),
        .Q(mul_ln38_2_reg_1283[1]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[20]),
        .Q(mul_ln38_2_reg_1283[20]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[21]),
        .Q(mul_ln38_2_reg_1283[21]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[22]),
        .Q(mul_ln38_2_reg_1283[22]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[23]),
        .Q(mul_ln38_2_reg_1283[23]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[24]),
        .Q(mul_ln38_2_reg_1283[24]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[25]),
        .Q(mul_ln38_2_reg_1283[25]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[26]),
        .Q(mul_ln38_2_reg_1283[26]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[27]),
        .Q(mul_ln38_2_reg_1283[27]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[28]),
        .Q(mul_ln38_2_reg_1283[28]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[29]),
        .Q(mul_ln38_2_reg_1283[29]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U3_n_47),
        .Q(mul_ln38_2_reg_1283[2]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[30]),
        .Q(mul_ln38_2_reg_1283[30]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[31]),
        .Q(mul_ln38_2_reg_1283[31]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[32]),
        .Q(mul_ln38_2_reg_1283[32]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[33]),
        .Q(mul_ln38_2_reg_1283[33]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[34]),
        .Q(mul_ln38_2_reg_1283[34]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[35] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[35]),
        .Q(mul_ln38_2_reg_1283[35]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[36] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[36]),
        .Q(mul_ln38_2_reg_1283[36]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[37] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[37]),
        .Q(mul_ln38_2_reg_1283[37]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[38] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[38]),
        .Q(mul_ln38_2_reg_1283[38]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[39] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[39]),
        .Q(mul_ln38_2_reg_1283[39]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U3_n_46),
        .Q(mul_ln38_2_reg_1283[3]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[40] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[40]),
        .Q(mul_ln38_2_reg_1283[40]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[41] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[41]),
        .Q(mul_ln38_2_reg_1283[41]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[42] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[42]),
        .Q(mul_ln38_2_reg_1283[42]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[43] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[43]),
        .Q(mul_ln38_2_reg_1283[43]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[44] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[44]),
        .Q(mul_ln38_2_reg_1283[44]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[45] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[45]),
        .Q(mul_ln38_2_reg_1283[45]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[46] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[46]),
        .Q(mul_ln38_2_reg_1283[46]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[47] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[47]),
        .Q(mul_ln38_2_reg_1283[47]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[48] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[48]),
        .Q(mul_ln38_2_reg_1283[48]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[49] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[49]),
        .Q(mul_ln38_2_reg_1283[49]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U3_n_45),
        .Q(mul_ln38_2_reg_1283[4]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[50] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[50]),
        .Q(mul_ln38_2_reg_1283[50]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[51] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[51]),
        .Q(mul_ln38_2_reg_1283[51]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[52] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[52]),
        .Q(mul_ln38_2_reg_1283[52]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[53] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[53]),
        .Q(mul_ln38_2_reg_1283[53]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[54] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[54]),
        .Q(mul_ln38_2_reg_1283[54]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[55] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[55]),
        .Q(mul_ln38_2_reg_1283[55]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[56] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[56]),
        .Q(mul_ln38_2_reg_1283[56]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[57] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[57]),
        .Q(mul_ln38_2_reg_1283[57]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[58] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[58]),
        .Q(mul_ln38_2_reg_1283[58]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[59] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[59]),
        .Q(mul_ln38_2_reg_1283[59]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U3_n_44),
        .Q(mul_ln38_2_reg_1283[5]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[60] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[60]),
        .Q(mul_ln38_2_reg_1283[60]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[61] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[61]),
        .Q(mul_ln38_2_reg_1283[61]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[62] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[62]),
        .Q(mul_ln38_2_reg_1283[62]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[63] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[63]),
        .Q(mul_ln38_2_reg_1283[63]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U3_n_43),
        .Q(mul_ln38_2_reg_1283[6]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U3_n_42),
        .Q(mul_ln38_2_reg_1283[7]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U3_n_41),
        .Q(mul_ln38_2_reg_1283[8]),
        .R(1'b0));
  FDRE \mul_ln38_2_reg_1283_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_34ns_65_2_1_U3_n_40),
        .Q(mul_ln38_2_reg_1283[9]),
        .R(1'b0));
  FDRE \mul_ln38_reg_1203_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_17s_32_2_1_U6_n_21),
        .Q(mul_ln38_reg_1203[10]),
        .R(1'b0));
  FDRE \mul_ln38_reg_1203_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_17s_32_2_1_U6_n_20),
        .Q(mul_ln38_reg_1203[11]),
        .R(1'b0));
  FDRE \mul_ln38_reg_1203_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_17s_32_2_1_U6_n_19),
        .Q(mul_ln38_reg_1203[12]),
        .R(1'b0));
  FDRE \mul_ln38_reg_1203_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_17s_32_2_1_U6_n_18),
        .Q(mul_ln38_reg_1203[13]),
        .R(1'b0));
  FDRE \mul_ln38_reg_1203_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_17s_32_2_1_U6_n_17),
        .Q(mul_ln38_reg_1203[14]),
        .R(1'b0));
  FDRE \mul_ln38_reg_1203_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_17s_32_2_1_U6_n_16),
        .Q(mul_ln38_reg_1203[15]),
        .R(1'b0));
  FDRE \mul_ln38_reg_1203_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_17s_32_2_1_U6_n_15),
        .Q(mul_ln38_reg_1203[16]),
        .R(1'b0));
  FDRE \mul_ln38_reg_1203_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_17s_32_2_1_U6_n_14),
        .Q(mul_ln38_reg_1203[17]),
        .R(1'b0));
  FDRE \mul_ln38_reg_1203_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_17s_32_2_1_U6_n_13),
        .Q(mul_ln38_reg_1203[18]),
        .R(1'b0));
  FDRE \mul_ln38_reg_1203_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_17s_32_2_1_U6_n_12),
        .Q(mul_ln38_reg_1203[19]),
        .R(1'b0));
  FDRE \mul_ln38_reg_1203_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_17s_32_2_1_U6_n_11),
        .Q(mul_ln38_reg_1203[20]),
        .R(1'b0));
  FDRE \mul_ln38_reg_1203_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_17s_32_2_1_U6_n_10),
        .Q(mul_ln38_reg_1203[21]),
        .R(1'b0));
  FDRE \mul_ln38_reg_1203_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_17s_32_2_1_U6_n_9),
        .Q(mul_ln38_reg_1203[22]),
        .R(1'b0));
  FDRE \mul_ln38_reg_1203_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_17s_32_2_1_U6_n_8),
        .Q(mul_ln38_reg_1203[23]),
        .R(1'b0));
  FDRE \mul_ln38_reg_1203_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_17s_32_2_1_U6_n_7),
        .Q(mul_ln38_reg_1203[24]),
        .R(1'b0));
  FDRE \mul_ln38_reg_1203_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_17s_32_2_1_U6_n_6),
        .Q(mul_ln38_reg_1203[25]),
        .R(1'b0));
  FDRE \mul_ln38_reg_1203_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_17s_32_2_1_U6_n_5),
        .Q(mul_ln38_reg_1203[26]),
        .R(1'b0));
  FDRE \mul_ln38_reg_1203_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_17s_32_2_1_U6_n_4),
        .Q(mul_ln38_reg_1203[27]),
        .R(1'b0));
  FDRE \mul_ln38_reg_1203_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_17s_32_2_1_U6_n_3),
        .Q(mul_ln38_reg_1203[28]),
        .R(1'b0));
  FDRE \mul_ln38_reg_1203_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_17s_32_2_1_U6_n_2),
        .Q(mul_ln38_reg_1203[29]),
        .R(1'b0));
  FDRE \mul_ln38_reg_1203_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_17s_32_2_1_U6_n_29),
        .Q(mul_ln38_reg_1203[2]),
        .R(1'b0));
  FDRE \mul_ln38_reg_1203_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_17s_32_2_1_U6_n_1),
        .Q(mul_ln38_reg_1203[30]),
        .R(1'b0));
  FDRE \mul_ln38_reg_1203_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_17s_32_2_1_U6_n_0),
        .Q(mul_ln38_reg_1203[31]),
        .R(1'b0));
  FDRE \mul_ln38_reg_1203_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_17s_32_2_1_U6_n_28),
        .Q(mul_ln38_reg_1203[3]),
        .R(1'b0));
  FDRE \mul_ln38_reg_1203_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_17s_32_2_1_U6_n_27),
        .Q(mul_ln38_reg_1203[4]),
        .R(1'b0));
  FDRE \mul_ln38_reg_1203_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_17s_32_2_1_U6_n_26),
        .Q(mul_ln38_reg_1203[5]),
        .R(1'b0));
  FDRE \mul_ln38_reg_1203_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_17s_32_2_1_U6_n_25),
        .Q(mul_ln38_reg_1203[6]),
        .R(1'b0));
  FDRE \mul_ln38_reg_1203_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_17s_32_2_1_U6_n_24),
        .Q(mul_ln38_reg_1203[7]),
        .R(1'b0));
  FDRE \mul_ln38_reg_1203_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_17s_32_2_1_U6_n_23),
        .Q(mul_ln38_reg_1203[8]),
        .R(1'b0));
  FDRE \mul_ln38_reg_1203_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_32s_17s_32_2_1_U6_n_22),
        .Q(mul_ln38_reg_1203[9]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_14_fu_575_p2[14]),
        .Q(shl_ln36_18_fu_692_p2[3]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_pp0_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_14_fu_575_p2[24]),
        .Q(shl_ln36_18_fu_692_p2[13]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_pp0_iter2_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_14_fu_575_p2[25]),
        .Q(shl_ln36_18_fu_692_p2[14]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_pp0_iter2_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_14_fu_575_p2[26]),
        .Q(shl_ln36_18_fu_692_p2[15]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_pp0_iter2_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_14_fu_575_p2[27]),
        .Q(shl_ln36_18_fu_692_p2[16]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_pp0_iter2_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_14_fu_575_p2[28]),
        .Q(shl_ln36_18_fu_692_p2[17]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_pp0_iter2_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_14_fu_575_p2[29]),
        .Q(shl_ln36_18_fu_692_p2[18]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_pp0_iter2_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_14_fu_575_p2[30]),
        .Q(shl_ln36_18_fu_692_p2[19]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_pp0_iter2_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_14_fu_575_p2[31]),
        .Q(shl_ln36_18_fu_692_p2[20]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_pp0_iter2_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg_n_0_[18] ),
        .Q(shl_ln36_18_fu_692_p2[21]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_pp0_iter2_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg_n_0_[19] ),
        .Q(shl_ln36_18_fu_692_p2[22]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_14_fu_575_p2[15]),
        .Q(shl_ln36_18_fu_692_p2[4]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_pp0_iter2_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg_n_0_[20] ),
        .Q(shl_ln36_18_fu_692_p2[23]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_pp0_iter2_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg_n_0_[21] ),
        .Q(shl_ln36_18_fu_692_p2[24]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_pp0_iter2_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg_n_0_[22] ),
        .Q(shl_ln36_18_fu_692_p2[25]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_pp0_iter2_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg_n_0_[23] ),
        .Q(shl_ln36_18_fu_692_p2[26]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_pp0_iter2_reg_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg_n_0_[24] ),
        .Q(shl_ln36_18_fu_692_p2[27]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_pp0_iter2_reg_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg_n_0_[25] ),
        .Q(shl_ln36_18_fu_692_p2[28]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_pp0_iter2_reg_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg_n_0_[26] ),
        .Q(shl_ln36_18_fu_692_p2[29]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_pp0_iter2_reg_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg_n_0_[27] ),
        .Q(shl_ln36_18_fu_692_p2[30]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_pp0_iter2_reg_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg_n_0_[28] ),
        .Q(shl_ln36_18_fu_692_p2[31]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_14_fu_575_p2[16]),
        .Q(shl_ln36_18_fu_692_p2[5]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_14_fu_575_p2[17]),
        .Q(shl_ln36_18_fu_692_p2[6]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_14_fu_575_p2[18]),
        .Q(shl_ln36_18_fu_692_p2[7]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_14_fu_575_p2[19]),
        .Q(shl_ln36_18_fu_692_p2[8]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_14_fu_575_p2[20]),
        .Q(shl_ln36_18_fu_692_p2[9]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_14_fu_575_p2[21]),
        .Q(shl_ln36_18_fu_692_p2[10]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_14_fu_575_p2[22]),
        .Q(shl_ln36_18_fu_692_p2[11]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_14_fu_575_p2[23]),
        .Q(shl_ln36_18_fu_692_p2[12]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg[31]_0 [0]),
        .Q(shl_ln36_14_fu_575_p2[14]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg[31]_0 [10]),
        .Q(shl_ln36_14_fu_575_p2[24]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg[31]_0 [11]),
        .Q(shl_ln36_14_fu_575_p2[25]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg[31]_0 [12]),
        .Q(shl_ln36_14_fu_575_p2[26]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg[31]_0 [13]),
        .Q(shl_ln36_14_fu_575_p2[27]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg[31]_0 [14]),
        .Q(shl_ln36_14_fu_575_p2[28]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg[31]_0 [15]),
        .Q(shl_ln36_14_fu_575_p2[29]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg[31]_0 [16]),
        .Q(shl_ln36_14_fu_575_p2[30]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg[31]_0 [17]),
        .Q(shl_ln36_14_fu_575_p2[31]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg[31]_0 [18]),
        .Q(\p_b_data_1_reg_1082_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg[31]_0 [19]),
        .Q(\p_b_data_1_reg_1082_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg[31]_0 [1]),
        .Q(shl_ln36_14_fu_575_p2[15]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg[31]_0 [20]),
        .Q(\p_b_data_1_reg_1082_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg[31]_0 [21]),
        .Q(\p_b_data_1_reg_1082_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg[31]_0 [22]),
        .Q(\p_b_data_1_reg_1082_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg[31]_0 [23]),
        .Q(\p_b_data_1_reg_1082_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg[31]_0 [24]),
        .Q(\p_b_data_1_reg_1082_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg[31]_0 [25]),
        .Q(\p_b_data_1_reg_1082_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg[31]_0 [26]),
        .Q(\p_b_data_1_reg_1082_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg[31]_0 [27]),
        .Q(\p_b_data_1_reg_1082_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg[31]_0 [28]),
        .Q(\p_b_data_1_reg_1082_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg[31]_0 [29]),
        .Q(\p_b_data_1_reg_1082_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg[31]_0 [2]),
        .Q(shl_ln36_14_fu_575_p2[16]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg[31]_0 [30]),
        .Q(\p_b_data_1_reg_1082_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg[31]_0 [31]),
        .Q(\p_b_data_1_reg_1082_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg[31]_0 [3]),
        .Q(shl_ln36_14_fu_575_p2[17]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg[31]_0 [4]),
        .Q(shl_ln36_14_fu_575_p2[18]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg[31]_0 [5]),
        .Q(shl_ln36_14_fu_575_p2[19]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg[31]_0 [6]),
        .Q(shl_ln36_14_fu_575_p2[20]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg[31]_0 [7]),
        .Q(shl_ln36_14_fu_575_p2[21]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg[31]_0 [8]),
        .Q(shl_ln36_14_fu_575_p2[22]),
        .R(1'b0));
  FDRE \p_b_data_1_reg_1082_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_data_1_reg_1082_reg[31]_0 [9]),
        .Q(shl_ln36_14_fu_575_p2[23]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_dest_reg_1123_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_dest_reg_1123_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \p_b_dest_reg_1123_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_b_dest_reg_1123_pp0_iter7_reg_reg[5]_1 [0]),
        .Q(\p_b_dest_reg_1123_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_dest_reg_1123_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_dest_reg_1123_pp0_iter6_reg_reg[1]_srl6 " *) 
  SRL16E \p_b_dest_reg_1123_pp0_iter6_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_b_dest_reg_1123_pp0_iter7_reg_reg[5]_1 [1]),
        .Q(\p_b_dest_reg_1123_pp0_iter6_reg_reg[1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_dest_reg_1123_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_dest_reg_1123_pp0_iter6_reg_reg[2]_srl6 " *) 
  SRL16E \p_b_dest_reg_1123_pp0_iter6_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_b_dest_reg_1123_pp0_iter7_reg_reg[5]_1 [2]),
        .Q(\p_b_dest_reg_1123_pp0_iter6_reg_reg[2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_dest_reg_1123_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_dest_reg_1123_pp0_iter6_reg_reg[3]_srl6 " *) 
  SRL16E \p_b_dest_reg_1123_pp0_iter6_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_b_dest_reg_1123_pp0_iter7_reg_reg[5]_1 [3]),
        .Q(\p_b_dest_reg_1123_pp0_iter6_reg_reg[3]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_dest_reg_1123_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_dest_reg_1123_pp0_iter6_reg_reg[4]_srl6 " *) 
  SRL16E \p_b_dest_reg_1123_pp0_iter6_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_b_dest_reg_1123_pp0_iter7_reg_reg[5]_1 [4]),
        .Q(\p_b_dest_reg_1123_pp0_iter6_reg_reg[4]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_dest_reg_1123_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_dest_reg_1123_pp0_iter6_reg_reg[5]_srl6 " *) 
  SRL16E \p_b_dest_reg_1123_pp0_iter6_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_b_dest_reg_1123_pp0_iter7_reg_reg[5]_1 [5]),
        .Q(\p_b_dest_reg_1123_pp0_iter6_reg_reg[5]_srl6_n_0 ));
  FDRE \p_b_dest_reg_1123_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_dest_reg_1123_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST[0]),
        .R(1'b0));
  FDRE \p_b_dest_reg_1123_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_dest_reg_1123_pp0_iter6_reg_reg[1]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST[1]),
        .R(1'b0));
  FDRE \p_b_dest_reg_1123_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_dest_reg_1123_pp0_iter6_reg_reg[2]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST[2]),
        .R(1'b0));
  FDRE \p_b_dest_reg_1123_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_dest_reg_1123_pp0_iter6_reg_reg[3]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST[3]),
        .R(1'b0));
  FDRE \p_b_dest_reg_1123_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_dest_reg_1123_pp0_iter6_reg_reg[4]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST[4]),
        .R(1'b0));
  FDRE \p_b_dest_reg_1123_pp0_iter7_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_dest_reg_1123_pp0_iter6_reg_reg[5]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TDEST[5]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_id_reg_1118_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_id_reg_1118_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \p_b_id_reg_1118_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_b_id_reg_1118_pp0_iter7_reg_reg[4]_1 [0]),
        .Q(\p_b_id_reg_1118_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_id_reg_1118_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_id_reg_1118_pp0_iter6_reg_reg[1]_srl6 " *) 
  SRL16E \p_b_id_reg_1118_pp0_iter6_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_b_id_reg_1118_pp0_iter7_reg_reg[4]_1 [1]),
        .Q(\p_b_id_reg_1118_pp0_iter6_reg_reg[1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_id_reg_1118_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_id_reg_1118_pp0_iter6_reg_reg[2]_srl6 " *) 
  SRL16E \p_b_id_reg_1118_pp0_iter6_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_b_id_reg_1118_pp0_iter7_reg_reg[4]_1 [2]),
        .Q(\p_b_id_reg_1118_pp0_iter6_reg_reg[2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_id_reg_1118_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_id_reg_1118_pp0_iter6_reg_reg[3]_srl6 " *) 
  SRL16E \p_b_id_reg_1118_pp0_iter6_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_b_id_reg_1118_pp0_iter7_reg_reg[4]_1 [3]),
        .Q(\p_b_id_reg_1118_pp0_iter6_reg_reg[3]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_id_reg_1118_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_id_reg_1118_pp0_iter6_reg_reg[4]_srl6 " *) 
  SRL16E \p_b_id_reg_1118_pp0_iter6_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_b_id_reg_1118_pp0_iter7_reg_reg[4]_1 [4]),
        .Q(\p_b_id_reg_1118_pp0_iter6_reg_reg[4]_srl6_n_0 ));
  FDRE \p_b_id_reg_1118_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_id_reg_1118_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID[0]),
        .R(1'b0));
  FDRE \p_b_id_reg_1118_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_id_reg_1118_pp0_iter6_reg_reg[1]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID[1]),
        .R(1'b0));
  FDRE \p_b_id_reg_1118_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_id_reg_1118_pp0_iter6_reg_reg[2]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID[2]),
        .R(1'b0));
  FDRE \p_b_id_reg_1118_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_id_reg_1118_pp0_iter6_reg_reg[3]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID[3]),
        .R(1'b0));
  FDRE \p_b_id_reg_1118_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_id_reg_1118_pp0_iter6_reg_reg[4]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TID[4]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_keep_reg_1098_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_keep_reg_1098_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \p_b_keep_reg_1098_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_b_keep_reg_1098_pp0_iter7_reg_reg[3]_0 [0]),
        .Q(\p_b_keep_reg_1098_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_keep_reg_1098_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_keep_reg_1098_pp0_iter6_reg_reg[1]_srl6 " *) 
  SRL16E \p_b_keep_reg_1098_pp0_iter6_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_b_keep_reg_1098_pp0_iter7_reg_reg[3]_0 [1]),
        .Q(\p_b_keep_reg_1098_pp0_iter6_reg_reg[1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_keep_reg_1098_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_keep_reg_1098_pp0_iter6_reg_reg[2]_srl6 " *) 
  SRL16E \p_b_keep_reg_1098_pp0_iter6_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_b_keep_reg_1098_pp0_iter7_reg_reg[3]_0 [2]),
        .Q(\p_b_keep_reg_1098_pp0_iter6_reg_reg[2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_keep_reg_1098_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_keep_reg_1098_pp0_iter6_reg_reg[3]_srl6 " *) 
  SRL16E \p_b_keep_reg_1098_pp0_iter6_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_b_keep_reg_1098_pp0_iter7_reg_reg[3]_0 [3]),
        .Q(\p_b_keep_reg_1098_pp0_iter6_reg_reg[3]_srl6_n_0 ));
  FDRE \p_b_keep_reg_1098_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_keep_reg_1098_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TKEEP[0]),
        .R(1'b0));
  FDRE \p_b_keep_reg_1098_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_keep_reg_1098_pp0_iter6_reg_reg[1]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TKEEP[1]),
        .R(1'b0));
  FDRE \p_b_keep_reg_1098_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_keep_reg_1098_pp0_iter6_reg_reg[2]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TKEEP[2]),
        .R(1'b0));
  FDRE \p_b_keep_reg_1098_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_keep_reg_1098_pp0_iter6_reg_reg[3]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TKEEP[3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_last_reg_1113_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_last_reg_1113_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \p_b_last_reg_1113_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ch_b_TLAST_int_regslice),
        .Q(\p_b_last_reg_1113_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  FDRE \p_b_last_reg_1113_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_last_reg_1113_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TLAST),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_strb_reg_1103_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_strb_reg_1103_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \p_b_strb_reg_1103_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_b_strb_reg_1103_pp0_iter7_reg_reg[3]_1 [0]),
        .Q(\p_b_strb_reg_1103_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_strb_reg_1103_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_strb_reg_1103_pp0_iter6_reg_reg[1]_srl6 " *) 
  SRL16E \p_b_strb_reg_1103_pp0_iter6_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_b_strb_reg_1103_pp0_iter7_reg_reg[3]_1 [1]),
        .Q(\p_b_strb_reg_1103_pp0_iter6_reg_reg[1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_strb_reg_1103_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_strb_reg_1103_pp0_iter6_reg_reg[2]_srl6 " *) 
  SRL16E \p_b_strb_reg_1103_pp0_iter6_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_b_strb_reg_1103_pp0_iter7_reg_reg[3]_1 [2]),
        .Q(\p_b_strb_reg_1103_pp0_iter6_reg_reg[2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_strb_reg_1103_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_strb_reg_1103_pp0_iter6_reg_reg[3]_srl6 " *) 
  SRL16E \p_b_strb_reg_1103_pp0_iter6_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_b_strb_reg_1103_pp0_iter7_reg_reg[3]_1 [3]),
        .Q(\p_b_strb_reg_1103_pp0_iter6_reg_reg[3]_srl6_n_0 ));
  FDRE \p_b_strb_reg_1103_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_strb_reg_1103_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TSTRB[0]),
        .R(1'b0));
  FDRE \p_b_strb_reg_1103_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_strb_reg_1103_pp0_iter6_reg_reg[1]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TSTRB[1]),
        .R(1'b0));
  FDRE \p_b_strb_reg_1103_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_strb_reg_1103_pp0_iter6_reg_reg[2]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TSTRB[2]),
        .R(1'b0));
  FDRE \p_b_strb_reg_1103_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_strb_reg_1103_pp0_iter6_reg_reg[3]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TSTRB[3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_user_reg_1108_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_user_reg_1108_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \p_b_user_reg_1108_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ch_b_TUSER_int_regslice[0]),
        .Q(\p_b_user_reg_1108_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_user_reg_1108_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_b_user_reg_1108_pp0_iter6_reg_reg[1]_srl6 " *) 
  SRL16E \p_b_user_reg_1108_pp0_iter6_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ch_b_TUSER_int_regslice[1]),
        .Q(\p_b_user_reg_1108_pp0_iter6_reg_reg[1]_srl6_n_0 ));
  FDRE \p_b_user_reg_1108_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_user_reg_1108_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TUSER[0]),
        .R(1'b0));
  FDRE \p_b_user_reg_1108_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_b_user_reg_1108_pp0_iter6_reg_reg[1]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TUSER[1]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_5_reg_1138[10]),
        .Q(shl_ln36_12_fu_661_p2[4]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_pp0_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_11_fu_564_p2[16]),
        .Q(shl_ln36_12_fu_661_p2[14]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_pp0_iter2_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_11_fu_564_p2[17]),
        .Q(shl_ln36_12_fu_661_p2[15]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_pp0_iter2_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_11_fu_564_p2[18]),
        .Q(shl_ln36_12_fu_661_p2[16]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_pp0_iter2_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_11_fu_564_p2[19]),
        .Q(shl_ln36_12_fu_661_p2[17]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_pp0_iter2_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_11_fu_564_p2[20]),
        .Q(shl_ln36_12_fu_661_p2[18]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_pp0_iter2_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_11_fu_564_p2[21]),
        .Q(shl_ln36_12_fu_661_p2[19]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_pp0_iter2_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_11_fu_564_p2[22]),
        .Q(shl_ln36_12_fu_661_p2[20]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_pp0_iter2_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_11_fu_564_p2[23]),
        .Q(shl_ln36_12_fu_661_p2[21]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_pp0_iter2_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_11_fu_564_p2[24]),
        .Q(shl_ln36_12_fu_661_p2[22]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_pp0_iter2_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_11_fu_564_p2[25]),
        .Q(shl_ln36_12_fu_661_p2[23]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_5_reg_1138[11]),
        .Q(shl_ln36_12_fu_661_p2[5]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_pp0_iter2_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_11_fu_564_p2[26]),
        .Q(shl_ln36_12_fu_661_p2[24]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_pp0_iter2_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_11_fu_564_p2[27]),
        .Q(shl_ln36_12_fu_661_p2[25]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_pp0_iter2_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_11_fu_564_p2[28]),
        .Q(shl_ln36_12_fu_661_p2[26]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_pp0_iter2_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_11_fu_564_p2[29]),
        .Q(shl_ln36_12_fu_661_p2[27]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_pp0_iter2_reg_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_11_fu_564_p2[30]),
        .Q(shl_ln36_12_fu_661_p2[28]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_pp0_iter2_reg_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_11_fu_564_p2[31]),
        .Q(shl_ln36_12_fu_661_p2[29]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_pp0_iter2_reg_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg_n_0_[26] ),
        .Q(shl_ln36_12_fu_661_p2[30]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_pp0_iter2_reg_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg_n_0_[27] ),
        .Q(shl_ln36_12_fu_661_p2[31]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_pp0_iter2_reg_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg_n_0_[28] ),
        .Q(\p_g_data_1_reg_1042_pp0_iter2_reg_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_pp0_iter2_reg_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg_n_0_[29] ),
        .Q(\p_g_data_1_reg_1042_pp0_iter2_reg_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_5_reg_1138[12]),
        .Q(shl_ln36_12_fu_661_p2[6]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_11_fu_564_p2[9]),
        .Q(shl_ln36_12_fu_661_p2[7]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_11_fu_564_p2[10]),
        .Q(shl_ln36_12_fu_661_p2[8]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_11_fu_564_p2[11]),
        .Q(shl_ln36_12_fu_661_p2[9]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_11_fu_564_p2[12]),
        .Q(shl_ln36_12_fu_661_p2[10]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_11_fu_564_p2[13]),
        .Q(shl_ln36_12_fu_661_p2[11]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_11_fu_564_p2[14]),
        .Q(shl_ln36_12_fu_661_p2[12]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_11_fu_564_p2[15]),
        .Q(shl_ln36_12_fu_661_p2[13]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg[31]_0 [10]),
        .Q(shl_ln36_11_fu_564_p2[16]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg[31]_0 [11]),
        .Q(shl_ln36_11_fu_564_p2[17]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg[31]_0 [12]),
        .Q(shl_ln36_11_fu_564_p2[18]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg[31]_0 [13]),
        .Q(shl_ln36_11_fu_564_p2[19]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg[31]_0 [14]),
        .Q(shl_ln36_11_fu_564_p2[20]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg[31]_0 [15]),
        .Q(shl_ln36_11_fu_564_p2[21]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg[31]_0 [16]),
        .Q(shl_ln36_11_fu_564_p2[22]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg[31]_0 [17]),
        .Q(shl_ln36_11_fu_564_p2[23]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg[31]_0 [18]),
        .Q(shl_ln36_11_fu_564_p2[24]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg[31]_0 [19]),
        .Q(shl_ln36_11_fu_564_p2[25]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg[31]_0 [20]),
        .Q(shl_ln36_11_fu_564_p2[26]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg[31]_0 [21]),
        .Q(shl_ln36_11_fu_564_p2[27]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg[31]_0 [22]),
        .Q(shl_ln36_11_fu_564_p2[28]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg[31]_0 [23]),
        .Q(shl_ln36_11_fu_564_p2[29]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg[31]_0 [24]),
        .Q(shl_ln36_11_fu_564_p2[30]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg[31]_0 [25]),
        .Q(shl_ln36_11_fu_564_p2[31]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg[31]_0 [26]),
        .Q(\p_g_data_1_reg_1042_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg[31]_0 [27]),
        .Q(\p_g_data_1_reg_1042_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg[31]_0 [28]),
        .Q(\p_g_data_1_reg_1042_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg[31]_0 [29]),
        .Q(\p_g_data_1_reg_1042_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg[31]_0 [30]),
        .Q(\p_g_data_1_reg_1042_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg[31]_0 [31]),
        .Q(\p_g_data_1_reg_1042_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg[31]_0 [3]),
        .Q(shl_ln36_11_fu_564_p2[9]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg[31]_0 [4]),
        .Q(shl_ln36_11_fu_564_p2[10]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg[31]_0 [5]),
        .Q(shl_ln36_11_fu_564_p2[11]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg[31]_0 [6]),
        .Q(shl_ln36_11_fu_564_p2[12]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg[31]_0 [7]),
        .Q(shl_ln36_11_fu_564_p2[13]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg[31]_0 [8]),
        .Q(shl_ln36_11_fu_564_p2[14]),
        .R(1'b0));
  FDRE \p_g_data_1_reg_1042_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_data_1_reg_1042_reg[31]_0 [9]),
        .Q(shl_ln36_11_fu_564_p2[15]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_dest_reg_1077_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_dest_reg_1077_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \p_g_dest_reg_1077_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_g_dest_reg_1077_pp0_iter7_reg_reg[5]_1 [0]),
        .Q(\p_g_dest_reg_1077_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_dest_reg_1077_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_dest_reg_1077_pp0_iter6_reg_reg[1]_srl6 " *) 
  SRL16E \p_g_dest_reg_1077_pp0_iter6_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_g_dest_reg_1077_pp0_iter7_reg_reg[5]_1 [1]),
        .Q(\p_g_dest_reg_1077_pp0_iter6_reg_reg[1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_dest_reg_1077_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_dest_reg_1077_pp0_iter6_reg_reg[2]_srl6 " *) 
  SRL16E \p_g_dest_reg_1077_pp0_iter6_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_g_dest_reg_1077_pp0_iter7_reg_reg[5]_1 [2]),
        .Q(\p_g_dest_reg_1077_pp0_iter6_reg_reg[2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_dest_reg_1077_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_dest_reg_1077_pp0_iter6_reg_reg[3]_srl6 " *) 
  SRL16E \p_g_dest_reg_1077_pp0_iter6_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_g_dest_reg_1077_pp0_iter7_reg_reg[5]_1 [3]),
        .Q(\p_g_dest_reg_1077_pp0_iter6_reg_reg[3]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_dest_reg_1077_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_dest_reg_1077_pp0_iter6_reg_reg[4]_srl6 " *) 
  SRL16E \p_g_dest_reg_1077_pp0_iter6_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_g_dest_reg_1077_pp0_iter7_reg_reg[5]_1 [4]),
        .Q(\p_g_dest_reg_1077_pp0_iter6_reg_reg[4]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_dest_reg_1077_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_dest_reg_1077_pp0_iter6_reg_reg[5]_srl6 " *) 
  SRL16E \p_g_dest_reg_1077_pp0_iter6_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_g_dest_reg_1077_pp0_iter7_reg_reg[5]_1 [5]),
        .Q(\p_g_dest_reg_1077_pp0_iter6_reg_reg[5]_srl6_n_0 ));
  FDRE \p_g_dest_reg_1077_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_dest_reg_1077_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST[0]),
        .R(1'b0));
  FDRE \p_g_dest_reg_1077_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_dest_reg_1077_pp0_iter6_reg_reg[1]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST[1]),
        .R(1'b0));
  FDRE \p_g_dest_reg_1077_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_dest_reg_1077_pp0_iter6_reg_reg[2]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST[2]),
        .R(1'b0));
  FDRE \p_g_dest_reg_1077_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_dest_reg_1077_pp0_iter6_reg_reg[3]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST[3]),
        .R(1'b0));
  FDRE \p_g_dest_reg_1077_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_dest_reg_1077_pp0_iter6_reg_reg[4]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST[4]),
        .R(1'b0));
  FDRE \p_g_dest_reg_1077_pp0_iter7_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_dest_reg_1077_pp0_iter6_reg_reg[5]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TDEST[5]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_id_reg_1072_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_id_reg_1072_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \p_g_id_reg_1072_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_g_id_reg_1072_pp0_iter7_reg_reg[4]_1 [0]),
        .Q(\p_g_id_reg_1072_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_id_reg_1072_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_id_reg_1072_pp0_iter6_reg_reg[1]_srl6 " *) 
  SRL16E \p_g_id_reg_1072_pp0_iter6_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_g_id_reg_1072_pp0_iter7_reg_reg[4]_1 [1]),
        .Q(\p_g_id_reg_1072_pp0_iter6_reg_reg[1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_id_reg_1072_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_id_reg_1072_pp0_iter6_reg_reg[2]_srl6 " *) 
  SRL16E \p_g_id_reg_1072_pp0_iter6_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_g_id_reg_1072_pp0_iter7_reg_reg[4]_1 [2]),
        .Q(\p_g_id_reg_1072_pp0_iter6_reg_reg[2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_id_reg_1072_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_id_reg_1072_pp0_iter6_reg_reg[3]_srl6 " *) 
  SRL16E \p_g_id_reg_1072_pp0_iter6_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_g_id_reg_1072_pp0_iter7_reg_reg[4]_1 [3]),
        .Q(\p_g_id_reg_1072_pp0_iter6_reg_reg[3]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_id_reg_1072_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_id_reg_1072_pp0_iter6_reg_reg[4]_srl6 " *) 
  SRL16E \p_g_id_reg_1072_pp0_iter6_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_g_id_reg_1072_pp0_iter7_reg_reg[4]_1 [4]),
        .Q(\p_g_id_reg_1072_pp0_iter6_reg_reg[4]_srl6_n_0 ));
  FDRE \p_g_id_reg_1072_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_id_reg_1072_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID[0]),
        .R(1'b0));
  FDRE \p_g_id_reg_1072_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_id_reg_1072_pp0_iter6_reg_reg[1]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID[1]),
        .R(1'b0));
  FDRE \p_g_id_reg_1072_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_id_reg_1072_pp0_iter6_reg_reg[2]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID[2]),
        .R(1'b0));
  FDRE \p_g_id_reg_1072_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_id_reg_1072_pp0_iter6_reg_reg[3]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID[3]),
        .R(1'b0));
  FDRE \p_g_id_reg_1072_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_id_reg_1072_pp0_iter6_reg_reg[4]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TID[4]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_keep_reg_1052_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_keep_reg_1052_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \p_g_keep_reg_1052_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_g_keep_reg_1052_pp0_iter7_reg_reg[3]_1 [0]),
        .Q(\p_g_keep_reg_1052_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_keep_reg_1052_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_keep_reg_1052_pp0_iter6_reg_reg[1]_srl6 " *) 
  SRL16E \p_g_keep_reg_1052_pp0_iter6_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_g_keep_reg_1052_pp0_iter7_reg_reg[3]_1 [1]),
        .Q(\p_g_keep_reg_1052_pp0_iter6_reg_reg[1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_keep_reg_1052_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_keep_reg_1052_pp0_iter6_reg_reg[2]_srl6 " *) 
  SRL16E \p_g_keep_reg_1052_pp0_iter6_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_g_keep_reg_1052_pp0_iter7_reg_reg[3]_1 [2]),
        .Q(\p_g_keep_reg_1052_pp0_iter6_reg_reg[2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_keep_reg_1052_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_keep_reg_1052_pp0_iter6_reg_reg[3]_srl6 " *) 
  SRL16E \p_g_keep_reg_1052_pp0_iter6_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_g_keep_reg_1052_pp0_iter7_reg_reg[3]_1 [3]),
        .Q(\p_g_keep_reg_1052_pp0_iter6_reg_reg[3]_srl6_n_0 ));
  FDRE \p_g_keep_reg_1052_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_keep_reg_1052_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TKEEP[0]),
        .R(1'b0));
  FDRE \p_g_keep_reg_1052_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_keep_reg_1052_pp0_iter6_reg_reg[1]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TKEEP[1]),
        .R(1'b0));
  FDRE \p_g_keep_reg_1052_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_keep_reg_1052_pp0_iter6_reg_reg[2]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TKEEP[2]),
        .R(1'b0));
  FDRE \p_g_keep_reg_1052_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_keep_reg_1052_pp0_iter6_reg_reg[3]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TKEEP[3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_last_reg_1067_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_last_reg_1067_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \p_g_last_reg_1067_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ch_g_TLAST_int_regslice),
        .Q(\p_g_last_reg_1067_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  FDRE \p_g_last_reg_1067_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_last_reg_1067_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TLAST),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_strb_reg_1057_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_strb_reg_1057_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \p_g_strb_reg_1057_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_g_strb_reg_1057_pp0_iter7_reg_reg[3]_1 [0]),
        .Q(\p_g_strb_reg_1057_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_strb_reg_1057_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_strb_reg_1057_pp0_iter6_reg_reg[1]_srl6 " *) 
  SRL16E \p_g_strb_reg_1057_pp0_iter6_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_g_strb_reg_1057_pp0_iter7_reg_reg[3]_1 [1]),
        .Q(\p_g_strb_reg_1057_pp0_iter6_reg_reg[1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_strb_reg_1057_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_strb_reg_1057_pp0_iter6_reg_reg[2]_srl6 " *) 
  SRL16E \p_g_strb_reg_1057_pp0_iter6_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_g_strb_reg_1057_pp0_iter7_reg_reg[3]_1 [2]),
        .Q(\p_g_strb_reg_1057_pp0_iter6_reg_reg[2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_strb_reg_1057_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_strb_reg_1057_pp0_iter6_reg_reg[3]_srl6 " *) 
  SRL16E \p_g_strb_reg_1057_pp0_iter6_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_g_strb_reg_1057_pp0_iter7_reg_reg[3]_1 [3]),
        .Q(\p_g_strb_reg_1057_pp0_iter6_reg_reg[3]_srl6_n_0 ));
  FDRE \p_g_strb_reg_1057_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_strb_reg_1057_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TSTRB[0]),
        .R(1'b0));
  FDRE \p_g_strb_reg_1057_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_strb_reg_1057_pp0_iter6_reg_reg[1]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TSTRB[1]),
        .R(1'b0));
  FDRE \p_g_strb_reg_1057_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_strb_reg_1057_pp0_iter6_reg_reg[2]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TSTRB[2]),
        .R(1'b0));
  FDRE \p_g_strb_reg_1057_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_strb_reg_1057_pp0_iter6_reg_reg[3]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TSTRB[3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_user_reg_1062_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_user_reg_1062_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \p_g_user_reg_1062_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ch_g_TUSER_int_regslice[0]),
        .Q(\p_g_user_reg_1062_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_user_reg_1062_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_g_user_reg_1062_pp0_iter6_reg_reg[1]_srl6 " *) 
  SRL16E \p_g_user_reg_1062_pp0_iter6_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ch_g_TUSER_int_regslice[1]),
        .Q(\p_g_user_reg_1062_pp0_iter6_reg_reg[1]_srl6_n_0 ));
  FDRE \p_g_user_reg_1062_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_user_reg_1062_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TUSER[0]),
        .R(1'b0));
  FDRE \p_g_user_reg_1062_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_g_user_reg_1062_pp0_iter6_reg_reg[1]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TUSER[1]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_pp0_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_4_fu_543_p2[16]),
        .Q(shl_ln36_5_fu_640_p2[14]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_pp0_iter2_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_4_fu_543_p2[17]),
        .Q(shl_ln36_5_fu_640_p2[15]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_pp0_iter2_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_4_fu_543_p2[18]),
        .Q(shl_ln36_5_fu_640_p2[16]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_pp0_iter2_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_4_fu_543_p2[19]),
        .Q(shl_ln36_5_fu_640_p2[17]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_pp0_iter2_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_4_fu_543_p2[20]),
        .Q(shl_ln36_5_fu_640_p2[18]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_pp0_iter2_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_4_fu_543_p2[21]),
        .Q(shl_ln36_5_fu_640_p2[19]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_pp0_iter2_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_4_fu_543_p2[22]),
        .Q(shl_ln36_5_fu_640_p2[20]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_pp0_iter2_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_4_fu_543_p2[23]),
        .Q(shl_ln36_5_fu_640_p2[21]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_pp0_iter2_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_4_fu_543_p2[24]),
        .Q(shl_ln36_5_fu_640_p2[22]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_pp0_iter2_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_4_fu_543_p2[25]),
        .Q(shl_ln36_5_fu_640_p2[23]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_pp0_iter2_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_4_fu_543_p2[26]),
        .Q(shl_ln36_5_fu_640_p2[24]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_pp0_iter2_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_4_fu_543_p2[27]),
        .Q(shl_ln36_5_fu_640_p2[25]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_pp0_iter2_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_4_fu_543_p2[28]),
        .Q(shl_ln36_5_fu_640_p2[26]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_pp0_iter2_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_4_fu_543_p2[29]),
        .Q(shl_ln36_5_fu_640_p2[27]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_pp0_iter2_reg_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_4_fu_543_p2[30]),
        .Q(shl_ln36_5_fu_640_p2[28]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_pp0_iter2_reg_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_4_fu_543_p2[31]),
        .Q(shl_ln36_5_fu_640_p2[29]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_pp0_iter2_reg_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_r_data_1_reg_1002_reg_n_0_[26] ),
        .Q(shl_ln36_5_fu_640_p2[30]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_pp0_iter2_reg_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_r_data_1_reg_1002_reg_n_0_[27] ),
        .Q(shl_ln36_5_fu_640_p2[31]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_pp0_iter2_reg_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_r_data_1_reg_1002_reg_n_0_[28] ),
        .Q(\p_r_data_1_reg_1002_pp0_iter2_reg_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_pp0_iter2_reg_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_r_data_1_reg_1002_reg_n_0_[29] ),
        .Q(\p_r_data_1_reg_1002_pp0_iter2_reg_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_4_fu_543_p2[8]),
        .Q(shl_ln36_5_fu_640_p2[6]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_4_fu_543_p2[9]),
        .Q(shl_ln36_5_fu_640_p2[7]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_4_fu_543_p2[10]),
        .Q(shl_ln36_5_fu_640_p2[8]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_4_fu_543_p2[11]),
        .Q(shl_ln36_5_fu_640_p2[9]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_4_fu_543_p2[12]),
        .Q(shl_ln36_5_fu_640_p2[10]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_4_fu_543_p2[13]),
        .Q(shl_ln36_5_fu_640_p2[11]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_4_fu_543_p2[14]),
        .Q(shl_ln36_5_fu_640_p2[12]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_4_fu_543_p2[15]),
        .Q(shl_ln36_5_fu_640_p2[13]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[10]),
        .Q(shl_ln36_4_fu_543_p2[16]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[11]),
        .Q(shl_ln36_4_fu_543_p2[17]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[12]),
        .Q(shl_ln36_4_fu_543_p2[18]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[13]),
        .Q(shl_ln36_4_fu_543_p2[19]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[14]),
        .Q(shl_ln36_4_fu_543_p2[20]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[15]),
        .Q(shl_ln36_4_fu_543_p2[21]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[16]),
        .Q(shl_ln36_4_fu_543_p2[22]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[17]),
        .Q(shl_ln36_4_fu_543_p2[23]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[18]),
        .Q(shl_ln36_4_fu_543_p2[24]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[19]),
        .Q(shl_ln36_4_fu_543_p2[25]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[20]),
        .Q(shl_ln36_4_fu_543_p2[26]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[21]),
        .Q(shl_ln36_4_fu_543_p2[27]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[22]),
        .Q(shl_ln36_4_fu_543_p2[28]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[23]),
        .Q(shl_ln36_4_fu_543_p2[29]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[24]),
        .Q(shl_ln36_4_fu_543_p2[30]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[25]),
        .Q(shl_ln36_4_fu_543_p2[31]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[26]),
        .Q(\p_r_data_1_reg_1002_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[27]),
        .Q(\p_r_data_1_reg_1002_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[28]),
        .Q(\p_r_data_1_reg_1002_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[29]),
        .Q(\p_r_data_1_reg_1002_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[2]),
        .Q(shl_ln36_4_fu_543_p2[8]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[30]),
        .Q(\p_r_data_1_reg_1002_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[31]),
        .Q(\p_r_data_1_reg_1002_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[3]),
        .Q(shl_ln36_4_fu_543_p2[9]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[4]),
        .Q(shl_ln36_4_fu_543_p2[10]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[5]),
        .Q(shl_ln36_4_fu_543_p2[11]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[6]),
        .Q(shl_ln36_4_fu_543_p2[12]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[7]),
        .Q(shl_ln36_4_fu_543_p2[13]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[8]),
        .Q(shl_ln36_4_fu_543_p2[14]),
        .R(1'b0));
  FDRE \p_r_data_1_reg_1002_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[9]),
        .Q(shl_ln36_4_fu_543_p2[15]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_dest_reg_1037_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_dest_reg_1037_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \p_r_dest_reg_1037_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_r_dest_reg_1037_pp0_iter7_reg_reg[5]_1 [0]),
        .Q(\p_r_dest_reg_1037_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_dest_reg_1037_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_dest_reg_1037_pp0_iter6_reg_reg[1]_srl6 " *) 
  SRL16E \p_r_dest_reg_1037_pp0_iter6_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_r_dest_reg_1037_pp0_iter7_reg_reg[5]_1 [1]),
        .Q(\p_r_dest_reg_1037_pp0_iter6_reg_reg[1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_dest_reg_1037_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_dest_reg_1037_pp0_iter6_reg_reg[2]_srl6 " *) 
  SRL16E \p_r_dest_reg_1037_pp0_iter6_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_r_dest_reg_1037_pp0_iter7_reg_reg[5]_1 [2]),
        .Q(\p_r_dest_reg_1037_pp0_iter6_reg_reg[2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_dest_reg_1037_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_dest_reg_1037_pp0_iter6_reg_reg[3]_srl6 " *) 
  SRL16E \p_r_dest_reg_1037_pp0_iter6_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_r_dest_reg_1037_pp0_iter7_reg_reg[5]_1 [3]),
        .Q(\p_r_dest_reg_1037_pp0_iter6_reg_reg[3]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_dest_reg_1037_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_dest_reg_1037_pp0_iter6_reg_reg[4]_srl6 " *) 
  SRL16E \p_r_dest_reg_1037_pp0_iter6_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_r_dest_reg_1037_pp0_iter7_reg_reg[5]_1 [4]),
        .Q(\p_r_dest_reg_1037_pp0_iter6_reg_reg[4]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_dest_reg_1037_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_dest_reg_1037_pp0_iter6_reg_reg[5]_srl6 " *) 
  SRL16E \p_r_dest_reg_1037_pp0_iter6_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_r_dest_reg_1037_pp0_iter7_reg_reg[5]_1 [5]),
        .Q(\p_r_dest_reg_1037_pp0_iter6_reg_reg[5]_srl6_n_0 ));
  FDRE \p_r_dest_reg_1037_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_r_dest_reg_1037_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST[0]),
        .R(1'b0));
  FDRE \p_r_dest_reg_1037_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_r_dest_reg_1037_pp0_iter6_reg_reg[1]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST[1]),
        .R(1'b0));
  FDRE \p_r_dest_reg_1037_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_r_dest_reg_1037_pp0_iter6_reg_reg[2]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST[2]),
        .R(1'b0));
  FDRE \p_r_dest_reg_1037_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_r_dest_reg_1037_pp0_iter6_reg_reg[3]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST[3]),
        .R(1'b0));
  FDRE \p_r_dest_reg_1037_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_r_dest_reg_1037_pp0_iter6_reg_reg[4]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST[4]),
        .R(1'b0));
  FDRE \p_r_dest_reg_1037_pp0_iter7_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_r_dest_reg_1037_pp0_iter6_reg_reg[5]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TDEST[5]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_id_reg_1032_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_id_reg_1032_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \p_r_id_reg_1032_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_r_id_reg_1032_pp0_iter7_reg_reg[4]_1 [0]),
        .Q(\p_r_id_reg_1032_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_id_reg_1032_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_id_reg_1032_pp0_iter6_reg_reg[1]_srl6 " *) 
  SRL16E \p_r_id_reg_1032_pp0_iter6_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_r_id_reg_1032_pp0_iter7_reg_reg[4]_1 [1]),
        .Q(\p_r_id_reg_1032_pp0_iter6_reg_reg[1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_id_reg_1032_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_id_reg_1032_pp0_iter6_reg_reg[2]_srl6 " *) 
  SRL16E \p_r_id_reg_1032_pp0_iter6_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_r_id_reg_1032_pp0_iter7_reg_reg[4]_1 [2]),
        .Q(\p_r_id_reg_1032_pp0_iter6_reg_reg[2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_id_reg_1032_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_id_reg_1032_pp0_iter6_reg_reg[3]_srl6 " *) 
  SRL16E \p_r_id_reg_1032_pp0_iter6_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_r_id_reg_1032_pp0_iter7_reg_reg[4]_1 [3]),
        .Q(\p_r_id_reg_1032_pp0_iter6_reg_reg[3]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_id_reg_1032_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_id_reg_1032_pp0_iter6_reg_reg[4]_srl6 " *) 
  SRL16E \p_r_id_reg_1032_pp0_iter6_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_r_id_reg_1032_pp0_iter7_reg_reg[4]_1 [4]),
        .Q(\p_r_id_reg_1032_pp0_iter6_reg_reg[4]_srl6_n_0 ));
  FDRE \p_r_id_reg_1032_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_r_id_reg_1032_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID[0]),
        .R(1'b0));
  FDRE \p_r_id_reg_1032_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_r_id_reg_1032_pp0_iter6_reg_reg[1]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID[1]),
        .R(1'b0));
  FDRE \p_r_id_reg_1032_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_r_id_reg_1032_pp0_iter6_reg_reg[2]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID[2]),
        .R(1'b0));
  FDRE \p_r_id_reg_1032_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_r_id_reg_1032_pp0_iter6_reg_reg[3]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID[3]),
        .R(1'b0));
  FDRE \p_r_id_reg_1032_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_r_id_reg_1032_pp0_iter6_reg_reg[4]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TID[4]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_keep_reg_1012_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_keep_reg_1012_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \p_r_keep_reg_1012_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_r_keep_reg_1012_pp0_iter7_reg_reg[3]_1 [0]),
        .Q(\p_r_keep_reg_1012_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_keep_reg_1012_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_keep_reg_1012_pp0_iter6_reg_reg[1]_srl6 " *) 
  SRL16E \p_r_keep_reg_1012_pp0_iter6_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_r_keep_reg_1012_pp0_iter7_reg_reg[3]_1 [1]),
        .Q(\p_r_keep_reg_1012_pp0_iter6_reg_reg[1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_keep_reg_1012_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_keep_reg_1012_pp0_iter6_reg_reg[2]_srl6 " *) 
  SRL16E \p_r_keep_reg_1012_pp0_iter6_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_r_keep_reg_1012_pp0_iter7_reg_reg[3]_1 [2]),
        .Q(\p_r_keep_reg_1012_pp0_iter6_reg_reg[2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_keep_reg_1012_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_keep_reg_1012_pp0_iter6_reg_reg[3]_srl6 " *) 
  SRL16E \p_r_keep_reg_1012_pp0_iter6_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_r_keep_reg_1012_pp0_iter7_reg_reg[3]_1 [3]),
        .Q(\p_r_keep_reg_1012_pp0_iter6_reg_reg[3]_srl6_n_0 ));
  FDRE \p_r_keep_reg_1012_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_r_keep_reg_1012_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TKEEP[0]),
        .R(1'b0));
  FDRE \p_r_keep_reg_1012_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_r_keep_reg_1012_pp0_iter6_reg_reg[1]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TKEEP[1]),
        .R(1'b0));
  FDRE \p_r_keep_reg_1012_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_r_keep_reg_1012_pp0_iter6_reg_reg[2]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TKEEP[2]),
        .R(1'b0));
  FDRE \p_r_keep_reg_1012_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_r_keep_reg_1012_pp0_iter6_reg_reg[3]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TKEEP[3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_last_reg_1027_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_last_reg_1027_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \p_r_last_reg_1027_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ch_r_TLAST_int_regslice),
        .Q(\p_r_last_reg_1027_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  FDRE \p_r_last_reg_1027_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_r_last_reg_1027_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TLAST),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_strb_reg_1017_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_strb_reg_1017_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \p_r_strb_reg_1017_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_r_strb_reg_1017_pp0_iter7_reg_reg[3]_1 [0]),
        .Q(\p_r_strb_reg_1017_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_strb_reg_1017_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_strb_reg_1017_pp0_iter6_reg_reg[1]_srl6 " *) 
  SRL16E \p_r_strb_reg_1017_pp0_iter6_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_r_strb_reg_1017_pp0_iter7_reg_reg[3]_1 [1]),
        .Q(\p_r_strb_reg_1017_pp0_iter6_reg_reg[1]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_strb_reg_1017_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_strb_reg_1017_pp0_iter6_reg_reg[2]_srl6 " *) 
  SRL16E \p_r_strb_reg_1017_pp0_iter6_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_r_strb_reg_1017_pp0_iter7_reg_reg[3]_1 [2]),
        .Q(\p_r_strb_reg_1017_pp0_iter6_reg_reg[2]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_strb_reg_1017_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_strb_reg_1017_pp0_iter6_reg_reg[3]_srl6 " *) 
  SRL16E \p_r_strb_reg_1017_pp0_iter6_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\p_r_strb_reg_1017_pp0_iter7_reg_reg[3]_1 [3]),
        .Q(\p_r_strb_reg_1017_pp0_iter6_reg_reg[3]_srl6_n_0 ));
  FDRE \p_r_strb_reg_1017_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_r_strb_reg_1017_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TSTRB[0]),
        .R(1'b0));
  FDRE \p_r_strb_reg_1017_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_r_strb_reg_1017_pp0_iter6_reg_reg[1]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TSTRB[1]),
        .R(1'b0));
  FDRE \p_r_strb_reg_1017_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_r_strb_reg_1017_pp0_iter6_reg_reg[2]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TSTRB[2]),
        .R(1'b0));
  FDRE \p_r_strb_reg_1017_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_r_strb_reg_1017_pp0_iter6_reg_reg[3]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TSTRB[3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_user_reg_1022_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_user_reg_1022_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \p_r_user_reg_1022_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ch_r_TUSER_int_regslice[0]),
        .Q(\p_r_user_reg_1022_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_user_reg_1022_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/p_r_user_reg_1022_pp0_iter6_reg_reg[1]_srl6 " *) 
  SRL16E \p_r_user_reg_1022_pp0_iter6_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ch_r_TUSER_int_regslice[1]),
        .Q(\p_r_user_reg_1022_pp0_iter6_reg_reg[1]_srl6_n_0 ));
  FDRE \p_r_user_reg_1022_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_r_user_reg_1022_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TUSER[0]),
        .R(1'b0));
  FDRE \p_r_user_reg_1022_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_r_user_reg_1022_pp0_iter6_reg_reg[1]_srl6_n_0 ),
        .Q(grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TUSER[1]),
        .R(1'b0));
  FDRE \shl_ln36_1_reg_1128_pp0_iter2_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_2_reg_1133[10]),
        .Q(shl_ln36_1_reg_1128_pp0_iter2_reg[12]),
        .R(1'b0));
  FDRE \shl_ln36_1_reg_1128_pp0_iter2_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln36_2_reg_1133[11]),
        .Q(shl_ln36_1_reg_1128_pp0_iter2_reg[13]),
        .R(1'b0));
  (* HLUTNM = "lutpair169" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_3_reg_1148[13]_i_2 
       (.I0(shl_ln36_4_fu_543_p2[12]),
        .I1(shl_ln36_4_fu_543_p2[10]),
        .I2(add_ln36_2_reg_1133[12]),
        .O(\sub_ln36_3_reg_1148[13]_i_2_n_0 ));
  (* HLUTNM = "lutpair168" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_3_reg_1148[13]_i_3 
       (.I0(shl_ln36_4_fu_543_p2[11]),
        .I1(shl_ln36_4_fu_543_p2[9]),
        .I2(add_ln36_2_reg_1133[11]),
        .O(\sub_ln36_3_reg_1148[13]_i_3_n_0 ));
  (* HLUTNM = "lutpair167" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_3_reg_1148[13]_i_4 
       (.I0(shl_ln36_4_fu_543_p2[10]),
        .I1(shl_ln36_4_fu_543_p2[8]),
        .I2(add_ln36_2_reg_1133[10]),
        .O(\sub_ln36_3_reg_1148[13]_i_4_n_0 ));
  (* HLUTNM = "lutpair291" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln36_3_reg_1148[13]_i_5 
       (.I0(add_ln36_2_reg_1133[11]),
        .I1(shl_ln36_4_fu_543_p2[9]),
        .O(\sub_ln36_3_reg_1148[13]_i_5_n_0 ));
  (* HLUTNM = "lutpair170" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_3_reg_1148[13]_i_6 
       (.I0(shl_ln36_4_fu_543_p2[13]),
        .I1(shl_ln36_4_fu_543_p2[11]),
        .I2(add_ln36_2_reg_1133[13]),
        .I3(\sub_ln36_3_reg_1148[13]_i_2_n_0 ),
        .O(\sub_ln36_3_reg_1148[13]_i_6_n_0 ));
  (* HLUTNM = "lutpair169" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_3_reg_1148[13]_i_7 
       (.I0(shl_ln36_4_fu_543_p2[12]),
        .I1(shl_ln36_4_fu_543_p2[10]),
        .I2(add_ln36_2_reg_1133[12]),
        .I3(\sub_ln36_3_reg_1148[13]_i_3_n_0 ),
        .O(\sub_ln36_3_reg_1148[13]_i_7_n_0 ));
  (* HLUTNM = "lutpair168" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_3_reg_1148[13]_i_8 
       (.I0(shl_ln36_4_fu_543_p2[11]),
        .I1(shl_ln36_4_fu_543_p2[9]),
        .I2(add_ln36_2_reg_1133[11]),
        .I3(\sub_ln36_3_reg_1148[13]_i_4_n_0 ),
        .O(\sub_ln36_3_reg_1148[13]_i_8_n_0 ));
  (* HLUTNM = "lutpair167" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_3_reg_1148[13]_i_9 
       (.I0(shl_ln36_4_fu_543_p2[10]),
        .I1(shl_ln36_4_fu_543_p2[8]),
        .I2(add_ln36_2_reg_1133[10]),
        .I3(\sub_ln36_3_reg_1148[13]_i_5_n_0 ),
        .O(\sub_ln36_3_reg_1148[13]_i_9_n_0 ));
  (* HLUTNM = "lutpair173" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_3_reg_1148[17]_i_2 
       (.I0(shl_ln36_4_fu_543_p2[16]),
        .I1(shl_ln36_4_fu_543_p2[14]),
        .I2(add_ln36_2_reg_1133[16]),
        .O(\sub_ln36_3_reg_1148[17]_i_2_n_0 ));
  (* HLUTNM = "lutpair172" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_3_reg_1148[17]_i_3 
       (.I0(shl_ln36_4_fu_543_p2[15]),
        .I1(shl_ln36_4_fu_543_p2[13]),
        .I2(add_ln36_2_reg_1133[15]),
        .O(\sub_ln36_3_reg_1148[17]_i_3_n_0 ));
  (* HLUTNM = "lutpair171" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_3_reg_1148[17]_i_4 
       (.I0(shl_ln36_4_fu_543_p2[14]),
        .I1(shl_ln36_4_fu_543_p2[12]),
        .I2(add_ln36_2_reg_1133[14]),
        .O(\sub_ln36_3_reg_1148[17]_i_4_n_0 ));
  (* HLUTNM = "lutpair170" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_3_reg_1148[17]_i_5 
       (.I0(shl_ln36_4_fu_543_p2[13]),
        .I1(shl_ln36_4_fu_543_p2[11]),
        .I2(add_ln36_2_reg_1133[13]),
        .O(\sub_ln36_3_reg_1148[17]_i_5_n_0 ));
  (* HLUTNM = "lutpair174" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_3_reg_1148[17]_i_6 
       (.I0(shl_ln36_4_fu_543_p2[17]),
        .I1(shl_ln36_4_fu_543_p2[15]),
        .I2(add_ln36_2_reg_1133[17]),
        .I3(\sub_ln36_3_reg_1148[17]_i_2_n_0 ),
        .O(\sub_ln36_3_reg_1148[17]_i_6_n_0 ));
  (* HLUTNM = "lutpair173" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_3_reg_1148[17]_i_7 
       (.I0(shl_ln36_4_fu_543_p2[16]),
        .I1(shl_ln36_4_fu_543_p2[14]),
        .I2(add_ln36_2_reg_1133[16]),
        .I3(\sub_ln36_3_reg_1148[17]_i_3_n_0 ),
        .O(\sub_ln36_3_reg_1148[17]_i_7_n_0 ));
  (* HLUTNM = "lutpair172" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_3_reg_1148[17]_i_8 
       (.I0(shl_ln36_4_fu_543_p2[15]),
        .I1(shl_ln36_4_fu_543_p2[13]),
        .I2(add_ln36_2_reg_1133[15]),
        .I3(\sub_ln36_3_reg_1148[17]_i_4_n_0 ),
        .O(\sub_ln36_3_reg_1148[17]_i_8_n_0 ));
  (* HLUTNM = "lutpair171" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_3_reg_1148[17]_i_9 
       (.I0(shl_ln36_4_fu_543_p2[14]),
        .I1(shl_ln36_4_fu_543_p2[12]),
        .I2(add_ln36_2_reg_1133[14]),
        .I3(\sub_ln36_3_reg_1148[17]_i_5_n_0 ),
        .O(\sub_ln36_3_reg_1148[17]_i_9_n_0 ));
  (* HLUTNM = "lutpair177" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_3_reg_1148[21]_i_2 
       (.I0(shl_ln36_4_fu_543_p2[20]),
        .I1(shl_ln36_4_fu_543_p2[18]),
        .I2(add_ln36_2_reg_1133[20]),
        .O(\sub_ln36_3_reg_1148[21]_i_2_n_0 ));
  (* HLUTNM = "lutpair176" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_3_reg_1148[21]_i_3 
       (.I0(shl_ln36_4_fu_543_p2[19]),
        .I1(shl_ln36_4_fu_543_p2[17]),
        .I2(add_ln36_2_reg_1133[19]),
        .O(\sub_ln36_3_reg_1148[21]_i_3_n_0 ));
  (* HLUTNM = "lutpair175" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_3_reg_1148[21]_i_4 
       (.I0(shl_ln36_4_fu_543_p2[18]),
        .I1(shl_ln36_4_fu_543_p2[16]),
        .I2(add_ln36_2_reg_1133[18]),
        .O(\sub_ln36_3_reg_1148[21]_i_4_n_0 ));
  (* HLUTNM = "lutpair174" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_3_reg_1148[21]_i_5 
       (.I0(shl_ln36_4_fu_543_p2[17]),
        .I1(shl_ln36_4_fu_543_p2[15]),
        .I2(add_ln36_2_reg_1133[17]),
        .O(\sub_ln36_3_reg_1148[21]_i_5_n_0 ));
  (* HLUTNM = "lutpair178" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_3_reg_1148[21]_i_6 
       (.I0(shl_ln36_4_fu_543_p2[21]),
        .I1(shl_ln36_4_fu_543_p2[19]),
        .I2(add_ln36_2_reg_1133[21]),
        .I3(\sub_ln36_3_reg_1148[21]_i_2_n_0 ),
        .O(\sub_ln36_3_reg_1148[21]_i_6_n_0 ));
  (* HLUTNM = "lutpair177" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_3_reg_1148[21]_i_7 
       (.I0(shl_ln36_4_fu_543_p2[20]),
        .I1(shl_ln36_4_fu_543_p2[18]),
        .I2(add_ln36_2_reg_1133[20]),
        .I3(\sub_ln36_3_reg_1148[21]_i_3_n_0 ),
        .O(\sub_ln36_3_reg_1148[21]_i_7_n_0 ));
  (* HLUTNM = "lutpair176" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_3_reg_1148[21]_i_8 
       (.I0(shl_ln36_4_fu_543_p2[19]),
        .I1(shl_ln36_4_fu_543_p2[17]),
        .I2(add_ln36_2_reg_1133[19]),
        .I3(\sub_ln36_3_reg_1148[21]_i_4_n_0 ),
        .O(\sub_ln36_3_reg_1148[21]_i_8_n_0 ));
  (* HLUTNM = "lutpair175" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_3_reg_1148[21]_i_9 
       (.I0(shl_ln36_4_fu_543_p2[18]),
        .I1(shl_ln36_4_fu_543_p2[16]),
        .I2(add_ln36_2_reg_1133[18]),
        .I3(\sub_ln36_3_reg_1148[21]_i_5_n_0 ),
        .O(\sub_ln36_3_reg_1148[21]_i_9_n_0 ));
  (* HLUTNM = "lutpair181" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_3_reg_1148[25]_i_2 
       (.I0(shl_ln36_4_fu_543_p2[24]),
        .I1(shl_ln36_4_fu_543_p2[22]),
        .I2(add_ln36_2_reg_1133[24]),
        .O(\sub_ln36_3_reg_1148[25]_i_2_n_0 ));
  (* HLUTNM = "lutpair180" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_3_reg_1148[25]_i_3 
       (.I0(shl_ln36_4_fu_543_p2[23]),
        .I1(shl_ln36_4_fu_543_p2[21]),
        .I2(add_ln36_2_reg_1133[23]),
        .O(\sub_ln36_3_reg_1148[25]_i_3_n_0 ));
  (* HLUTNM = "lutpair179" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_3_reg_1148[25]_i_4 
       (.I0(shl_ln36_4_fu_543_p2[22]),
        .I1(shl_ln36_4_fu_543_p2[20]),
        .I2(add_ln36_2_reg_1133[22]),
        .O(\sub_ln36_3_reg_1148[25]_i_4_n_0 ));
  (* HLUTNM = "lutpair178" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_3_reg_1148[25]_i_5 
       (.I0(shl_ln36_4_fu_543_p2[21]),
        .I1(shl_ln36_4_fu_543_p2[19]),
        .I2(add_ln36_2_reg_1133[21]),
        .O(\sub_ln36_3_reg_1148[25]_i_5_n_0 ));
  (* HLUTNM = "lutpair182" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_3_reg_1148[25]_i_6 
       (.I0(shl_ln36_4_fu_543_p2[25]),
        .I1(shl_ln36_4_fu_543_p2[23]),
        .I2(add_ln36_2_reg_1133[25]),
        .I3(\sub_ln36_3_reg_1148[25]_i_2_n_0 ),
        .O(\sub_ln36_3_reg_1148[25]_i_6_n_0 ));
  (* HLUTNM = "lutpair181" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_3_reg_1148[25]_i_7 
       (.I0(shl_ln36_4_fu_543_p2[24]),
        .I1(shl_ln36_4_fu_543_p2[22]),
        .I2(add_ln36_2_reg_1133[24]),
        .I3(\sub_ln36_3_reg_1148[25]_i_3_n_0 ),
        .O(\sub_ln36_3_reg_1148[25]_i_7_n_0 ));
  (* HLUTNM = "lutpair180" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_3_reg_1148[25]_i_8 
       (.I0(shl_ln36_4_fu_543_p2[23]),
        .I1(shl_ln36_4_fu_543_p2[21]),
        .I2(add_ln36_2_reg_1133[23]),
        .I3(\sub_ln36_3_reg_1148[25]_i_4_n_0 ),
        .O(\sub_ln36_3_reg_1148[25]_i_8_n_0 ));
  (* HLUTNM = "lutpair179" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_3_reg_1148[25]_i_9 
       (.I0(shl_ln36_4_fu_543_p2[22]),
        .I1(shl_ln36_4_fu_543_p2[20]),
        .I2(add_ln36_2_reg_1133[22]),
        .I3(\sub_ln36_3_reg_1148[25]_i_5_n_0 ),
        .O(\sub_ln36_3_reg_1148[25]_i_9_n_0 ));
  (* HLUTNM = "lutpair185" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_3_reg_1148[29]_i_2 
       (.I0(shl_ln36_4_fu_543_p2[28]),
        .I1(shl_ln36_4_fu_543_p2[26]),
        .I2(add_ln36_2_reg_1133[28]),
        .O(\sub_ln36_3_reg_1148[29]_i_2_n_0 ));
  (* HLUTNM = "lutpair184" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_3_reg_1148[29]_i_3 
       (.I0(shl_ln36_4_fu_543_p2[27]),
        .I1(shl_ln36_4_fu_543_p2[25]),
        .I2(add_ln36_2_reg_1133[27]),
        .O(\sub_ln36_3_reg_1148[29]_i_3_n_0 ));
  (* HLUTNM = "lutpair183" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_3_reg_1148[29]_i_4 
       (.I0(shl_ln36_4_fu_543_p2[26]),
        .I1(shl_ln36_4_fu_543_p2[24]),
        .I2(add_ln36_2_reg_1133[26]),
        .O(\sub_ln36_3_reg_1148[29]_i_4_n_0 ));
  (* HLUTNM = "lutpair182" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_3_reg_1148[29]_i_5 
       (.I0(shl_ln36_4_fu_543_p2[25]),
        .I1(shl_ln36_4_fu_543_p2[23]),
        .I2(add_ln36_2_reg_1133[25]),
        .O(\sub_ln36_3_reg_1148[29]_i_5_n_0 ));
  (* HLUTNM = "lutpair186" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_3_reg_1148[29]_i_6 
       (.I0(shl_ln36_4_fu_543_p2[29]),
        .I1(shl_ln36_4_fu_543_p2[27]),
        .I2(add_ln36_2_reg_1133[29]),
        .I3(\sub_ln36_3_reg_1148[29]_i_2_n_0 ),
        .O(\sub_ln36_3_reg_1148[29]_i_6_n_0 ));
  (* HLUTNM = "lutpair185" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_3_reg_1148[29]_i_7 
       (.I0(shl_ln36_4_fu_543_p2[28]),
        .I1(shl_ln36_4_fu_543_p2[26]),
        .I2(add_ln36_2_reg_1133[28]),
        .I3(\sub_ln36_3_reg_1148[29]_i_3_n_0 ),
        .O(\sub_ln36_3_reg_1148[29]_i_7_n_0 ));
  (* HLUTNM = "lutpair184" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_3_reg_1148[29]_i_8 
       (.I0(shl_ln36_4_fu_543_p2[27]),
        .I1(shl_ln36_4_fu_543_p2[25]),
        .I2(add_ln36_2_reg_1133[27]),
        .I3(\sub_ln36_3_reg_1148[29]_i_4_n_0 ),
        .O(\sub_ln36_3_reg_1148[29]_i_8_n_0 ));
  (* HLUTNM = "lutpair183" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_3_reg_1148[29]_i_9 
       (.I0(shl_ln36_4_fu_543_p2[26]),
        .I1(shl_ln36_4_fu_543_p2[24]),
        .I2(add_ln36_2_reg_1133[26]),
        .I3(\sub_ln36_3_reg_1148[29]_i_5_n_0 ),
        .O(\sub_ln36_3_reg_1148[29]_i_9_n_0 ));
  (* HLUTNM = "lutpair186" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_3_reg_1148[31]_i_2 
       (.I0(shl_ln36_4_fu_543_p2[29]),
        .I1(shl_ln36_4_fu_543_p2[27]),
        .I2(add_ln36_2_reg_1133[29]),
        .O(\sub_ln36_3_reg_1148[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \sub_ln36_3_reg_1148[31]_i_3 
       (.I0(add_ln36_2_reg_1133[30]),
        .I1(shl_ln36_4_fu_543_p2[28]),
        .I2(shl_ln36_4_fu_543_p2[30]),
        .I3(shl_ln36_4_fu_543_p2[31]),
        .I4(shl_ln36_4_fu_543_p2[29]),
        .I5(add_ln36_2_reg_1133[31]),
        .O(\sub_ln36_3_reg_1148[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_3_reg_1148[31]_i_4 
       (.I0(\sub_ln36_3_reg_1148[31]_i_2_n_0 ),
        .I1(shl_ln36_4_fu_543_p2[30]),
        .I2(shl_ln36_4_fu_543_p2[28]),
        .I3(add_ln36_2_reg_1133[30]),
        .O(\sub_ln36_3_reg_1148[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln36_3_reg_1148[9]_i_2 
       (.I0(add_ln36_2_reg_1133[10]),
        .I1(shl_ln36_4_fu_543_p2[8]),
        .O(\sub_ln36_3_reg_1148[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln36_3_reg_1148[9]_i_3 
       (.I0(shl_ln36_4_fu_543_p2[8]),
        .I1(add_ln36_2_reg_1133[10]),
        .O(\sub_ln36_3_reg_1148[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln36_3_reg_1148[9]_i_4 
       (.I0(add_ln36_2_reg_1133[10]),
        .O(\sub_ln36_3_reg_1148[9]_i_4_n_0 ));
  (* HLUTNM = "lutpair291" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    \sub_ln36_3_reg_1148[9]_i_5 
       (.I0(add_ln36_2_reg_1133[11]),
        .I1(shl_ln36_4_fu_543_p2[9]),
        .I2(add_ln36_2_reg_1133[10]),
        .I3(shl_ln36_4_fu_543_p2[8]),
        .O(\sub_ln36_3_reg_1148[9]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln36_3_reg_1148[9]_i_6 
       (.I0(shl_ln36_4_fu_543_p2[8]),
        .I1(add_ln36_2_reg_1133[10]),
        .O(\sub_ln36_3_reg_1148[9]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln36_3_reg_1148[9]_i_7 
       (.I0(add_ln36_2_reg_1133[10]),
        .I1(add_ln36_2_reg_1133[11]),
        .O(\sub_ln36_3_reg_1148[9]_i_7_n_0 ));
  FDRE \sub_ln36_3_reg_1148_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_3_fu_548_p23_out[10]),
        .Q(sub_ln36_3_reg_1148[10]),
        .R(1'b0));
  FDRE \sub_ln36_3_reg_1148_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_3_fu_548_p23_out[11]),
        .Q(sub_ln36_3_reg_1148[11]),
        .R(1'b0));
  FDRE \sub_ln36_3_reg_1148_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_3_fu_548_p23_out[12]),
        .Q(sub_ln36_3_reg_1148[12]),
        .R(1'b0));
  FDRE \sub_ln36_3_reg_1148_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_3_fu_548_p23_out[13]),
        .Q(sub_ln36_3_reg_1148[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln36_3_reg_1148_reg[13]_i_1 
       (.CI(\sub_ln36_3_reg_1148_reg[9]_i_1_n_0 ),
        .CO({\sub_ln36_3_reg_1148_reg[13]_i_1_n_0 ,\sub_ln36_3_reg_1148_reg[13]_i_1_n_1 ,\sub_ln36_3_reg_1148_reg[13]_i_1_n_2 ,\sub_ln36_3_reg_1148_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln36_3_reg_1148[13]_i_2_n_0 ,\sub_ln36_3_reg_1148[13]_i_3_n_0 ,\sub_ln36_3_reg_1148[13]_i_4_n_0 ,\sub_ln36_3_reg_1148[13]_i_5_n_0 }),
        .O(sub_ln36_3_fu_548_p23_out[13:10]),
        .S({\sub_ln36_3_reg_1148[13]_i_6_n_0 ,\sub_ln36_3_reg_1148[13]_i_7_n_0 ,\sub_ln36_3_reg_1148[13]_i_8_n_0 ,\sub_ln36_3_reg_1148[13]_i_9_n_0 }));
  FDRE \sub_ln36_3_reg_1148_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_3_fu_548_p23_out[14]),
        .Q(sub_ln36_3_reg_1148[14]),
        .R(1'b0));
  FDRE \sub_ln36_3_reg_1148_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_3_fu_548_p23_out[15]),
        .Q(sub_ln36_3_reg_1148[15]),
        .R(1'b0));
  FDRE \sub_ln36_3_reg_1148_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_3_fu_548_p23_out[16]),
        .Q(sub_ln36_3_reg_1148[16]),
        .R(1'b0));
  FDRE \sub_ln36_3_reg_1148_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_3_fu_548_p23_out[17]),
        .Q(sub_ln36_3_reg_1148[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln36_3_reg_1148_reg[17]_i_1 
       (.CI(\sub_ln36_3_reg_1148_reg[13]_i_1_n_0 ),
        .CO({\sub_ln36_3_reg_1148_reg[17]_i_1_n_0 ,\sub_ln36_3_reg_1148_reg[17]_i_1_n_1 ,\sub_ln36_3_reg_1148_reg[17]_i_1_n_2 ,\sub_ln36_3_reg_1148_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln36_3_reg_1148[17]_i_2_n_0 ,\sub_ln36_3_reg_1148[17]_i_3_n_0 ,\sub_ln36_3_reg_1148[17]_i_4_n_0 ,\sub_ln36_3_reg_1148[17]_i_5_n_0 }),
        .O(sub_ln36_3_fu_548_p23_out[17:14]),
        .S({\sub_ln36_3_reg_1148[17]_i_6_n_0 ,\sub_ln36_3_reg_1148[17]_i_7_n_0 ,\sub_ln36_3_reg_1148[17]_i_8_n_0 ,\sub_ln36_3_reg_1148[17]_i_9_n_0 }));
  FDRE \sub_ln36_3_reg_1148_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_3_fu_548_p23_out[18]),
        .Q(sub_ln36_3_reg_1148[18]),
        .R(1'b0));
  FDRE \sub_ln36_3_reg_1148_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_3_fu_548_p23_out[19]),
        .Q(sub_ln36_3_reg_1148[19]),
        .R(1'b0));
  FDRE \sub_ln36_3_reg_1148_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_3_fu_548_p23_out[20]),
        .Q(sub_ln36_3_reg_1148[20]),
        .R(1'b0));
  FDRE \sub_ln36_3_reg_1148_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_3_fu_548_p23_out[21]),
        .Q(sub_ln36_3_reg_1148[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln36_3_reg_1148_reg[21]_i_1 
       (.CI(\sub_ln36_3_reg_1148_reg[17]_i_1_n_0 ),
        .CO({\sub_ln36_3_reg_1148_reg[21]_i_1_n_0 ,\sub_ln36_3_reg_1148_reg[21]_i_1_n_1 ,\sub_ln36_3_reg_1148_reg[21]_i_1_n_2 ,\sub_ln36_3_reg_1148_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln36_3_reg_1148[21]_i_2_n_0 ,\sub_ln36_3_reg_1148[21]_i_3_n_0 ,\sub_ln36_3_reg_1148[21]_i_4_n_0 ,\sub_ln36_3_reg_1148[21]_i_5_n_0 }),
        .O(sub_ln36_3_fu_548_p23_out[21:18]),
        .S({\sub_ln36_3_reg_1148[21]_i_6_n_0 ,\sub_ln36_3_reg_1148[21]_i_7_n_0 ,\sub_ln36_3_reg_1148[21]_i_8_n_0 ,\sub_ln36_3_reg_1148[21]_i_9_n_0 }));
  FDRE \sub_ln36_3_reg_1148_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_3_fu_548_p23_out[22]),
        .Q(sub_ln36_3_reg_1148[22]),
        .R(1'b0));
  FDRE \sub_ln36_3_reg_1148_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_3_fu_548_p23_out[23]),
        .Q(sub_ln36_3_reg_1148[23]),
        .R(1'b0));
  FDRE \sub_ln36_3_reg_1148_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_3_fu_548_p23_out[24]),
        .Q(sub_ln36_3_reg_1148[24]),
        .R(1'b0));
  FDRE \sub_ln36_3_reg_1148_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_3_fu_548_p23_out[25]),
        .Q(sub_ln36_3_reg_1148[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln36_3_reg_1148_reg[25]_i_1 
       (.CI(\sub_ln36_3_reg_1148_reg[21]_i_1_n_0 ),
        .CO({\sub_ln36_3_reg_1148_reg[25]_i_1_n_0 ,\sub_ln36_3_reg_1148_reg[25]_i_1_n_1 ,\sub_ln36_3_reg_1148_reg[25]_i_1_n_2 ,\sub_ln36_3_reg_1148_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln36_3_reg_1148[25]_i_2_n_0 ,\sub_ln36_3_reg_1148[25]_i_3_n_0 ,\sub_ln36_3_reg_1148[25]_i_4_n_0 ,\sub_ln36_3_reg_1148[25]_i_5_n_0 }),
        .O(sub_ln36_3_fu_548_p23_out[25:22]),
        .S({\sub_ln36_3_reg_1148[25]_i_6_n_0 ,\sub_ln36_3_reg_1148[25]_i_7_n_0 ,\sub_ln36_3_reg_1148[25]_i_8_n_0 ,\sub_ln36_3_reg_1148[25]_i_9_n_0 }));
  FDRE \sub_ln36_3_reg_1148_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_3_fu_548_p23_out[26]),
        .Q(sub_ln36_3_reg_1148[26]),
        .R(1'b0));
  FDRE \sub_ln36_3_reg_1148_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_3_fu_548_p23_out[27]),
        .Q(sub_ln36_3_reg_1148[27]),
        .R(1'b0));
  FDRE \sub_ln36_3_reg_1148_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_3_fu_548_p23_out[28]),
        .Q(sub_ln36_3_reg_1148[28]),
        .R(1'b0));
  FDRE \sub_ln36_3_reg_1148_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_3_fu_548_p23_out[29]),
        .Q(sub_ln36_3_reg_1148[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln36_3_reg_1148_reg[29]_i_1 
       (.CI(\sub_ln36_3_reg_1148_reg[25]_i_1_n_0 ),
        .CO({\sub_ln36_3_reg_1148_reg[29]_i_1_n_0 ,\sub_ln36_3_reg_1148_reg[29]_i_1_n_1 ,\sub_ln36_3_reg_1148_reg[29]_i_1_n_2 ,\sub_ln36_3_reg_1148_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln36_3_reg_1148[29]_i_2_n_0 ,\sub_ln36_3_reg_1148[29]_i_3_n_0 ,\sub_ln36_3_reg_1148[29]_i_4_n_0 ,\sub_ln36_3_reg_1148[29]_i_5_n_0 }),
        .O(sub_ln36_3_fu_548_p23_out[29:26]),
        .S({\sub_ln36_3_reg_1148[29]_i_6_n_0 ,\sub_ln36_3_reg_1148[29]_i_7_n_0 ,\sub_ln36_3_reg_1148[29]_i_8_n_0 ,\sub_ln36_3_reg_1148[29]_i_9_n_0 }));
  FDRE \sub_ln36_3_reg_1148_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_3_fu_548_p23_out[30]),
        .Q(sub_ln36_3_reg_1148[30]),
        .R(1'b0));
  FDRE \sub_ln36_3_reg_1148_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_3_fu_548_p23_out[31]),
        .Q(sub_ln36_3_reg_1148[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln36_3_reg_1148_reg[31]_i_1 
       (.CI(\sub_ln36_3_reg_1148_reg[29]_i_1_n_0 ),
        .CO({\NLW_sub_ln36_3_reg_1148_reg[31]_i_1_CO_UNCONNECTED [3:1],\sub_ln36_3_reg_1148_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sub_ln36_3_reg_1148[31]_i_2_n_0 }),
        .O({\NLW_sub_ln36_3_reg_1148_reg[31]_i_1_O_UNCONNECTED [3:2],sub_ln36_3_fu_548_p23_out[31:30]}),
        .S({1'b0,1'b0,\sub_ln36_3_reg_1148[31]_i_3_n_0 ,\sub_ln36_3_reg_1148[31]_i_4_n_0 }));
  FDRE \sub_ln36_3_reg_1148_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_3_fu_548_p23_out[6]),
        .Q(sub_ln36_3_reg_1148[6]),
        .R(1'b0));
  FDRE \sub_ln36_3_reg_1148_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_3_fu_548_p23_out[7]),
        .Q(sub_ln36_3_reg_1148[7]),
        .R(1'b0));
  FDRE \sub_ln36_3_reg_1148_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_3_fu_548_p23_out[8]),
        .Q(sub_ln36_3_reg_1148[8]),
        .R(1'b0));
  FDRE \sub_ln36_3_reg_1148_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_3_fu_548_p23_out[9]),
        .Q(sub_ln36_3_reg_1148[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln36_3_reg_1148_reg[9]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln36_3_reg_1148_reg[9]_i_1_n_0 ,\sub_ln36_3_reg_1148_reg[9]_i_1_n_1 ,\sub_ln36_3_reg_1148_reg[9]_i_1_n_2 ,\sub_ln36_3_reg_1148_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln36_3_reg_1148[9]_i_2_n_0 ,\sub_ln36_3_reg_1148[9]_i_3_n_0 ,\sub_ln36_3_reg_1148[9]_i_4_n_0 ,1'b0}),
        .O(sub_ln36_3_fu_548_p23_out[9:6]),
        .S({\sub_ln36_3_reg_1148[9]_i_5_n_0 ,\sub_ln36_3_reg_1148[9]_i_6_n_0 ,\sub_ln36_3_reg_1148[9]_i_7_n_0 ,add_ln36_2_reg_1133[10]}));
  (* HLUTNM = "lutpair145" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_4_reg_1168[13]_i_2 
       (.I0(shl_ln36_5_fu_640_p2[14]),
        .I1(shl_ln36_5_fu_640_p2[12]),
        .I2(sub_ln36_3_reg_1148[12]),
        .O(\sub_ln36_4_reg_1168[13]_i_2_n_0 ));
  (* HLUTNM = "lutpair144" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_4_reg_1168[13]_i_3 
       (.I0(shl_ln36_5_fu_640_p2[13]),
        .I1(shl_ln36_5_fu_640_p2[11]),
        .I2(sub_ln36_3_reg_1148[11]),
        .O(\sub_ln36_4_reg_1168[13]_i_3_n_0 ));
  (* HLUTNM = "lutpair143" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_4_reg_1168[13]_i_4 
       (.I0(shl_ln36_5_fu_640_p2[12]),
        .I1(shl_ln36_5_fu_640_p2[10]),
        .I2(sub_ln36_3_reg_1148[10]),
        .O(\sub_ln36_4_reg_1168[13]_i_4_n_0 ));
  (* HLUTNM = "lutpair142" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_4_reg_1168[13]_i_5 
       (.I0(shl_ln36_5_fu_640_p2[11]),
        .I1(shl_ln36_5_fu_640_p2[9]),
        .I2(sub_ln36_3_reg_1148[9]),
        .O(\sub_ln36_4_reg_1168[13]_i_5_n_0 ));
  (* HLUTNM = "lutpair146" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_4_reg_1168[13]_i_6 
       (.I0(shl_ln36_5_fu_640_p2[15]),
        .I1(shl_ln36_5_fu_640_p2[13]),
        .I2(sub_ln36_3_reg_1148[13]),
        .I3(\sub_ln36_4_reg_1168[13]_i_2_n_0 ),
        .O(\sub_ln36_4_reg_1168[13]_i_6_n_0 ));
  (* HLUTNM = "lutpair145" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_4_reg_1168[13]_i_7 
       (.I0(shl_ln36_5_fu_640_p2[14]),
        .I1(shl_ln36_5_fu_640_p2[12]),
        .I2(sub_ln36_3_reg_1148[12]),
        .I3(\sub_ln36_4_reg_1168[13]_i_3_n_0 ),
        .O(\sub_ln36_4_reg_1168[13]_i_7_n_0 ));
  (* HLUTNM = "lutpair144" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_4_reg_1168[13]_i_8 
       (.I0(shl_ln36_5_fu_640_p2[13]),
        .I1(shl_ln36_5_fu_640_p2[11]),
        .I2(sub_ln36_3_reg_1148[11]),
        .I3(\sub_ln36_4_reg_1168[13]_i_4_n_0 ),
        .O(\sub_ln36_4_reg_1168[13]_i_8_n_0 ));
  (* HLUTNM = "lutpair143" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_4_reg_1168[13]_i_9 
       (.I0(shl_ln36_5_fu_640_p2[12]),
        .I1(shl_ln36_5_fu_640_p2[10]),
        .I2(sub_ln36_3_reg_1148[10]),
        .I3(\sub_ln36_4_reg_1168[13]_i_5_n_0 ),
        .O(\sub_ln36_4_reg_1168[13]_i_9_n_0 ));
  (* HLUTNM = "lutpair149" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_4_reg_1168[17]_i_2 
       (.I0(shl_ln36_5_fu_640_p2[18]),
        .I1(shl_ln36_5_fu_640_p2[16]),
        .I2(sub_ln36_3_reg_1148[16]),
        .O(\sub_ln36_4_reg_1168[17]_i_2_n_0 ));
  (* HLUTNM = "lutpair148" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_4_reg_1168[17]_i_3 
       (.I0(shl_ln36_5_fu_640_p2[17]),
        .I1(shl_ln36_5_fu_640_p2[15]),
        .I2(sub_ln36_3_reg_1148[15]),
        .O(\sub_ln36_4_reg_1168[17]_i_3_n_0 ));
  (* HLUTNM = "lutpair147" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_4_reg_1168[17]_i_4 
       (.I0(shl_ln36_5_fu_640_p2[16]),
        .I1(shl_ln36_5_fu_640_p2[14]),
        .I2(sub_ln36_3_reg_1148[14]),
        .O(\sub_ln36_4_reg_1168[17]_i_4_n_0 ));
  (* HLUTNM = "lutpair146" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_4_reg_1168[17]_i_5 
       (.I0(shl_ln36_5_fu_640_p2[15]),
        .I1(shl_ln36_5_fu_640_p2[13]),
        .I2(sub_ln36_3_reg_1148[13]),
        .O(\sub_ln36_4_reg_1168[17]_i_5_n_0 ));
  (* HLUTNM = "lutpair150" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_4_reg_1168[17]_i_6 
       (.I0(shl_ln36_5_fu_640_p2[19]),
        .I1(shl_ln36_5_fu_640_p2[17]),
        .I2(sub_ln36_3_reg_1148[17]),
        .I3(\sub_ln36_4_reg_1168[17]_i_2_n_0 ),
        .O(\sub_ln36_4_reg_1168[17]_i_6_n_0 ));
  (* HLUTNM = "lutpair149" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_4_reg_1168[17]_i_7 
       (.I0(shl_ln36_5_fu_640_p2[18]),
        .I1(shl_ln36_5_fu_640_p2[16]),
        .I2(sub_ln36_3_reg_1148[16]),
        .I3(\sub_ln36_4_reg_1168[17]_i_3_n_0 ),
        .O(\sub_ln36_4_reg_1168[17]_i_7_n_0 ));
  (* HLUTNM = "lutpair148" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_4_reg_1168[17]_i_8 
       (.I0(shl_ln36_5_fu_640_p2[17]),
        .I1(shl_ln36_5_fu_640_p2[15]),
        .I2(sub_ln36_3_reg_1148[15]),
        .I3(\sub_ln36_4_reg_1168[17]_i_4_n_0 ),
        .O(\sub_ln36_4_reg_1168[17]_i_8_n_0 ));
  (* HLUTNM = "lutpair147" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_4_reg_1168[17]_i_9 
       (.I0(shl_ln36_5_fu_640_p2[16]),
        .I1(shl_ln36_5_fu_640_p2[14]),
        .I2(sub_ln36_3_reg_1148[14]),
        .I3(\sub_ln36_4_reg_1168[17]_i_5_n_0 ),
        .O(\sub_ln36_4_reg_1168[17]_i_9_n_0 ));
  (* HLUTNM = "lutpair153" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_4_reg_1168[21]_i_2 
       (.I0(shl_ln36_5_fu_640_p2[22]),
        .I1(shl_ln36_5_fu_640_p2[20]),
        .I2(sub_ln36_3_reg_1148[20]),
        .O(\sub_ln36_4_reg_1168[21]_i_2_n_0 ));
  (* HLUTNM = "lutpair152" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_4_reg_1168[21]_i_3 
       (.I0(shl_ln36_5_fu_640_p2[21]),
        .I1(shl_ln36_5_fu_640_p2[19]),
        .I2(sub_ln36_3_reg_1148[19]),
        .O(\sub_ln36_4_reg_1168[21]_i_3_n_0 ));
  (* HLUTNM = "lutpair151" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_4_reg_1168[21]_i_4 
       (.I0(shl_ln36_5_fu_640_p2[20]),
        .I1(shl_ln36_5_fu_640_p2[18]),
        .I2(sub_ln36_3_reg_1148[18]),
        .O(\sub_ln36_4_reg_1168[21]_i_4_n_0 ));
  (* HLUTNM = "lutpair150" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_4_reg_1168[21]_i_5 
       (.I0(shl_ln36_5_fu_640_p2[19]),
        .I1(shl_ln36_5_fu_640_p2[17]),
        .I2(sub_ln36_3_reg_1148[17]),
        .O(\sub_ln36_4_reg_1168[21]_i_5_n_0 ));
  (* HLUTNM = "lutpair154" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_4_reg_1168[21]_i_6 
       (.I0(shl_ln36_5_fu_640_p2[23]),
        .I1(shl_ln36_5_fu_640_p2[21]),
        .I2(sub_ln36_3_reg_1148[21]),
        .I3(\sub_ln36_4_reg_1168[21]_i_2_n_0 ),
        .O(\sub_ln36_4_reg_1168[21]_i_6_n_0 ));
  (* HLUTNM = "lutpair153" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_4_reg_1168[21]_i_7 
       (.I0(shl_ln36_5_fu_640_p2[22]),
        .I1(shl_ln36_5_fu_640_p2[20]),
        .I2(sub_ln36_3_reg_1148[20]),
        .I3(\sub_ln36_4_reg_1168[21]_i_3_n_0 ),
        .O(\sub_ln36_4_reg_1168[21]_i_7_n_0 ));
  (* HLUTNM = "lutpair152" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_4_reg_1168[21]_i_8 
       (.I0(shl_ln36_5_fu_640_p2[21]),
        .I1(shl_ln36_5_fu_640_p2[19]),
        .I2(sub_ln36_3_reg_1148[19]),
        .I3(\sub_ln36_4_reg_1168[21]_i_4_n_0 ),
        .O(\sub_ln36_4_reg_1168[21]_i_8_n_0 ));
  (* HLUTNM = "lutpair151" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_4_reg_1168[21]_i_9 
       (.I0(shl_ln36_5_fu_640_p2[20]),
        .I1(shl_ln36_5_fu_640_p2[18]),
        .I2(sub_ln36_3_reg_1148[18]),
        .I3(\sub_ln36_4_reg_1168[21]_i_5_n_0 ),
        .O(\sub_ln36_4_reg_1168[21]_i_9_n_0 ));
  (* HLUTNM = "lutpair157" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_4_reg_1168[25]_i_2 
       (.I0(shl_ln36_5_fu_640_p2[26]),
        .I1(shl_ln36_5_fu_640_p2[24]),
        .I2(sub_ln36_3_reg_1148[24]),
        .O(\sub_ln36_4_reg_1168[25]_i_2_n_0 ));
  (* HLUTNM = "lutpair156" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_4_reg_1168[25]_i_3 
       (.I0(shl_ln36_5_fu_640_p2[25]),
        .I1(shl_ln36_5_fu_640_p2[23]),
        .I2(sub_ln36_3_reg_1148[23]),
        .O(\sub_ln36_4_reg_1168[25]_i_3_n_0 ));
  (* HLUTNM = "lutpair155" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_4_reg_1168[25]_i_4 
       (.I0(shl_ln36_5_fu_640_p2[24]),
        .I1(shl_ln36_5_fu_640_p2[22]),
        .I2(sub_ln36_3_reg_1148[22]),
        .O(\sub_ln36_4_reg_1168[25]_i_4_n_0 ));
  (* HLUTNM = "lutpair154" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_4_reg_1168[25]_i_5 
       (.I0(shl_ln36_5_fu_640_p2[23]),
        .I1(shl_ln36_5_fu_640_p2[21]),
        .I2(sub_ln36_3_reg_1148[21]),
        .O(\sub_ln36_4_reg_1168[25]_i_5_n_0 ));
  (* HLUTNM = "lutpair158" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_4_reg_1168[25]_i_6 
       (.I0(shl_ln36_5_fu_640_p2[27]),
        .I1(shl_ln36_5_fu_640_p2[25]),
        .I2(sub_ln36_3_reg_1148[25]),
        .I3(\sub_ln36_4_reg_1168[25]_i_2_n_0 ),
        .O(\sub_ln36_4_reg_1168[25]_i_6_n_0 ));
  (* HLUTNM = "lutpair157" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_4_reg_1168[25]_i_7 
       (.I0(shl_ln36_5_fu_640_p2[26]),
        .I1(shl_ln36_5_fu_640_p2[24]),
        .I2(sub_ln36_3_reg_1148[24]),
        .I3(\sub_ln36_4_reg_1168[25]_i_3_n_0 ),
        .O(\sub_ln36_4_reg_1168[25]_i_7_n_0 ));
  (* HLUTNM = "lutpair156" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_4_reg_1168[25]_i_8 
       (.I0(shl_ln36_5_fu_640_p2[25]),
        .I1(shl_ln36_5_fu_640_p2[23]),
        .I2(sub_ln36_3_reg_1148[23]),
        .I3(\sub_ln36_4_reg_1168[25]_i_4_n_0 ),
        .O(\sub_ln36_4_reg_1168[25]_i_8_n_0 ));
  (* HLUTNM = "lutpair155" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_4_reg_1168[25]_i_9 
       (.I0(shl_ln36_5_fu_640_p2[24]),
        .I1(shl_ln36_5_fu_640_p2[22]),
        .I2(sub_ln36_3_reg_1148[22]),
        .I3(\sub_ln36_4_reg_1168[25]_i_5_n_0 ),
        .O(\sub_ln36_4_reg_1168[25]_i_9_n_0 ));
  (* HLUTNM = "lutpair161" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_4_reg_1168[29]_i_2 
       (.I0(shl_ln36_5_fu_640_p2[30]),
        .I1(shl_ln36_5_fu_640_p2[28]),
        .I2(sub_ln36_3_reg_1148[28]),
        .O(\sub_ln36_4_reg_1168[29]_i_2_n_0 ));
  (* HLUTNM = "lutpair160" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_4_reg_1168[29]_i_3 
       (.I0(shl_ln36_5_fu_640_p2[29]),
        .I1(shl_ln36_5_fu_640_p2[27]),
        .I2(sub_ln36_3_reg_1148[27]),
        .O(\sub_ln36_4_reg_1168[29]_i_3_n_0 ));
  (* HLUTNM = "lutpair159" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_4_reg_1168[29]_i_4 
       (.I0(shl_ln36_5_fu_640_p2[28]),
        .I1(shl_ln36_5_fu_640_p2[26]),
        .I2(sub_ln36_3_reg_1148[26]),
        .O(\sub_ln36_4_reg_1168[29]_i_4_n_0 ));
  (* HLUTNM = "lutpair158" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_4_reg_1168[29]_i_5 
       (.I0(shl_ln36_5_fu_640_p2[27]),
        .I1(shl_ln36_5_fu_640_p2[25]),
        .I2(sub_ln36_3_reg_1148[25]),
        .O(\sub_ln36_4_reg_1168[29]_i_5_n_0 ));
  (* HLUTNM = "lutpair162" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_4_reg_1168[29]_i_6 
       (.I0(shl_ln36_5_fu_640_p2[31]),
        .I1(shl_ln36_5_fu_640_p2[29]),
        .I2(sub_ln36_3_reg_1148[29]),
        .I3(\sub_ln36_4_reg_1168[29]_i_2_n_0 ),
        .O(\sub_ln36_4_reg_1168[29]_i_6_n_0 ));
  (* HLUTNM = "lutpair161" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_4_reg_1168[29]_i_7 
       (.I0(shl_ln36_5_fu_640_p2[30]),
        .I1(shl_ln36_5_fu_640_p2[28]),
        .I2(sub_ln36_3_reg_1148[28]),
        .I3(\sub_ln36_4_reg_1168[29]_i_3_n_0 ),
        .O(\sub_ln36_4_reg_1168[29]_i_7_n_0 ));
  (* HLUTNM = "lutpair160" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_4_reg_1168[29]_i_8 
       (.I0(shl_ln36_5_fu_640_p2[29]),
        .I1(shl_ln36_5_fu_640_p2[27]),
        .I2(sub_ln36_3_reg_1148[27]),
        .I3(\sub_ln36_4_reg_1168[29]_i_4_n_0 ),
        .O(\sub_ln36_4_reg_1168[29]_i_8_n_0 ));
  (* HLUTNM = "lutpair159" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_4_reg_1168[29]_i_9 
       (.I0(shl_ln36_5_fu_640_p2[28]),
        .I1(shl_ln36_5_fu_640_p2[26]),
        .I2(sub_ln36_3_reg_1148[26]),
        .I3(\sub_ln36_4_reg_1168[29]_i_5_n_0 ),
        .O(\sub_ln36_4_reg_1168[29]_i_9_n_0 ));
  (* HLUTNM = "lutpair162" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_4_reg_1168[31]_i_2 
       (.I0(shl_ln36_5_fu_640_p2[31]),
        .I1(shl_ln36_5_fu_640_p2[29]),
        .I2(sub_ln36_3_reg_1148[29]),
        .O(\sub_ln36_4_reg_1168[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \sub_ln36_4_reg_1168[31]_i_3 
       (.I0(sub_ln36_3_reg_1148[30]),
        .I1(shl_ln36_5_fu_640_p2[30]),
        .I2(\p_r_data_1_reg_1002_pp0_iter2_reg_reg_n_0_[28] ),
        .I3(\p_r_data_1_reg_1002_pp0_iter2_reg_reg_n_0_[29] ),
        .I4(shl_ln36_5_fu_640_p2[31]),
        .I5(sub_ln36_3_reg_1148[31]),
        .O(\sub_ln36_4_reg_1168[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_4_reg_1168[31]_i_4 
       (.I0(\sub_ln36_4_reg_1168[31]_i_2_n_0 ),
        .I1(\p_r_data_1_reg_1002_pp0_iter2_reg_reg_n_0_[28] ),
        .I2(shl_ln36_5_fu_640_p2[30]),
        .I3(sub_ln36_3_reg_1148[30]),
        .O(\sub_ln36_4_reg_1168[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln36_4_reg_1168[5]_i_2 
       (.I0(shl_ln36_1_reg_1128_pp0_iter2_reg[12]),
        .I1(shl_ln36_5_fu_640_p2[6]),
        .O(\sub_ln36_4_reg_1168[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln36_4_reg_1168[5]_i_3 
       (.I0(shl_ln36_5_fu_640_p2[6]),
        .I1(shl_ln36_1_reg_1128_pp0_iter2_reg[12]),
        .O(\sub_ln36_4_reg_1168[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln36_4_reg_1168[5]_i_4 
       (.I0(shl_ln36_1_reg_1128_pp0_iter2_reg[12]),
        .O(\sub_ln36_4_reg_1168[5]_i_4_n_0 ));
  (* HLUTNM = "lutpair290" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    \sub_ln36_4_reg_1168[5]_i_5 
       (.I0(shl_ln36_1_reg_1128_pp0_iter2_reg[13]),
        .I1(shl_ln36_5_fu_640_p2[7]),
        .I2(shl_ln36_1_reg_1128_pp0_iter2_reg[12]),
        .I3(shl_ln36_5_fu_640_p2[6]),
        .O(\sub_ln36_4_reg_1168[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln36_4_reg_1168[5]_i_6 
       (.I0(shl_ln36_5_fu_640_p2[6]),
        .I1(shl_ln36_1_reg_1128_pp0_iter2_reg[12]),
        .O(\sub_ln36_4_reg_1168[5]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln36_4_reg_1168[5]_i_7 
       (.I0(shl_ln36_1_reg_1128_pp0_iter2_reg[12]),
        .I1(shl_ln36_1_reg_1128_pp0_iter2_reg[13]),
        .O(\sub_ln36_4_reg_1168[5]_i_7_n_0 ));
  (* HLUTNM = "lutpair141" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_4_reg_1168[9]_i_2 
       (.I0(shl_ln36_5_fu_640_p2[10]),
        .I1(shl_ln36_5_fu_640_p2[8]),
        .I2(sub_ln36_3_reg_1148[8]),
        .O(\sub_ln36_4_reg_1168[9]_i_2_n_0 ));
  (* HLUTNM = "lutpair140" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_4_reg_1168[9]_i_3 
       (.I0(shl_ln36_5_fu_640_p2[9]),
        .I1(shl_ln36_5_fu_640_p2[7]),
        .I2(sub_ln36_3_reg_1148[7]),
        .O(\sub_ln36_4_reg_1168[9]_i_3_n_0 ));
  (* HLUTNM = "lutpair139" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_4_reg_1168[9]_i_4 
       (.I0(shl_ln36_5_fu_640_p2[8]),
        .I1(shl_ln36_5_fu_640_p2[6]),
        .I2(sub_ln36_3_reg_1148[6]),
        .O(\sub_ln36_4_reg_1168[9]_i_4_n_0 ));
  (* HLUTNM = "lutpair290" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln36_4_reg_1168[9]_i_5 
       (.I0(shl_ln36_1_reg_1128_pp0_iter2_reg[13]),
        .I1(shl_ln36_5_fu_640_p2[7]),
        .O(\sub_ln36_4_reg_1168[9]_i_5_n_0 ));
  (* HLUTNM = "lutpair142" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_4_reg_1168[9]_i_6 
       (.I0(shl_ln36_5_fu_640_p2[11]),
        .I1(shl_ln36_5_fu_640_p2[9]),
        .I2(sub_ln36_3_reg_1148[9]),
        .I3(\sub_ln36_4_reg_1168[9]_i_2_n_0 ),
        .O(\sub_ln36_4_reg_1168[9]_i_6_n_0 ));
  (* HLUTNM = "lutpair141" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_4_reg_1168[9]_i_7 
       (.I0(shl_ln36_5_fu_640_p2[10]),
        .I1(shl_ln36_5_fu_640_p2[8]),
        .I2(sub_ln36_3_reg_1148[8]),
        .I3(\sub_ln36_4_reg_1168[9]_i_3_n_0 ),
        .O(\sub_ln36_4_reg_1168[9]_i_7_n_0 ));
  (* HLUTNM = "lutpair140" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_4_reg_1168[9]_i_8 
       (.I0(shl_ln36_5_fu_640_p2[9]),
        .I1(shl_ln36_5_fu_640_p2[7]),
        .I2(sub_ln36_3_reg_1148[7]),
        .I3(\sub_ln36_4_reg_1168[9]_i_4_n_0 ),
        .O(\sub_ln36_4_reg_1168[9]_i_8_n_0 ));
  (* HLUTNM = "lutpair139" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_4_reg_1168[9]_i_9 
       (.I0(shl_ln36_5_fu_640_p2[8]),
        .I1(shl_ln36_5_fu_640_p2[6]),
        .I2(sub_ln36_3_reg_1148[6]),
        .I3(\sub_ln36_4_reg_1168[9]_i_5_n_0 ),
        .O(\sub_ln36_4_reg_1168[9]_i_9_n_0 ));
  FDRE \sub_ln36_4_reg_1168_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_4_fu_655_p2[10]),
        .Q(sub_ln36_4_reg_1168[10]),
        .R(1'b0));
  FDRE \sub_ln36_4_reg_1168_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_4_fu_655_p2[11]),
        .Q(sub_ln36_4_reg_1168[11]),
        .R(1'b0));
  FDRE \sub_ln36_4_reg_1168_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_4_fu_655_p2[12]),
        .Q(sub_ln36_4_reg_1168[12]),
        .R(1'b0));
  FDRE \sub_ln36_4_reg_1168_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_4_fu_655_p2[13]),
        .Q(sub_ln36_4_reg_1168[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln36_4_reg_1168_reg[13]_i_1 
       (.CI(\sub_ln36_4_reg_1168_reg[9]_i_1_n_0 ),
        .CO({\sub_ln36_4_reg_1168_reg[13]_i_1_n_0 ,\sub_ln36_4_reg_1168_reg[13]_i_1_n_1 ,\sub_ln36_4_reg_1168_reg[13]_i_1_n_2 ,\sub_ln36_4_reg_1168_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln36_4_reg_1168[13]_i_2_n_0 ,\sub_ln36_4_reg_1168[13]_i_3_n_0 ,\sub_ln36_4_reg_1168[13]_i_4_n_0 ,\sub_ln36_4_reg_1168[13]_i_5_n_0 }),
        .O(sub_ln36_4_fu_655_p2[13:10]),
        .S({\sub_ln36_4_reg_1168[13]_i_6_n_0 ,\sub_ln36_4_reg_1168[13]_i_7_n_0 ,\sub_ln36_4_reg_1168[13]_i_8_n_0 ,\sub_ln36_4_reg_1168[13]_i_9_n_0 }));
  FDRE \sub_ln36_4_reg_1168_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_4_fu_655_p2[14]),
        .Q(sub_ln36_4_reg_1168[14]),
        .R(1'b0));
  FDRE \sub_ln36_4_reg_1168_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_4_fu_655_p2[15]),
        .Q(sub_ln36_4_reg_1168[15]),
        .R(1'b0));
  FDRE \sub_ln36_4_reg_1168_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_4_fu_655_p2[16]),
        .Q(sub_ln36_4_reg_1168[16]),
        .R(1'b0));
  FDRE \sub_ln36_4_reg_1168_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_4_fu_655_p2[17]),
        .Q(sub_ln36_4_reg_1168[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln36_4_reg_1168_reg[17]_i_1 
       (.CI(\sub_ln36_4_reg_1168_reg[13]_i_1_n_0 ),
        .CO({\sub_ln36_4_reg_1168_reg[17]_i_1_n_0 ,\sub_ln36_4_reg_1168_reg[17]_i_1_n_1 ,\sub_ln36_4_reg_1168_reg[17]_i_1_n_2 ,\sub_ln36_4_reg_1168_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln36_4_reg_1168[17]_i_2_n_0 ,\sub_ln36_4_reg_1168[17]_i_3_n_0 ,\sub_ln36_4_reg_1168[17]_i_4_n_0 ,\sub_ln36_4_reg_1168[17]_i_5_n_0 }),
        .O(sub_ln36_4_fu_655_p2[17:14]),
        .S({\sub_ln36_4_reg_1168[17]_i_6_n_0 ,\sub_ln36_4_reg_1168[17]_i_7_n_0 ,\sub_ln36_4_reg_1168[17]_i_8_n_0 ,\sub_ln36_4_reg_1168[17]_i_9_n_0 }));
  FDRE \sub_ln36_4_reg_1168_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_4_fu_655_p2[18]),
        .Q(sub_ln36_4_reg_1168[18]),
        .R(1'b0));
  FDRE \sub_ln36_4_reg_1168_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_4_fu_655_p2[19]),
        .Q(sub_ln36_4_reg_1168[19]),
        .R(1'b0));
  FDRE \sub_ln36_4_reg_1168_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_4_fu_655_p2[20]),
        .Q(sub_ln36_4_reg_1168[20]),
        .R(1'b0));
  FDRE \sub_ln36_4_reg_1168_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_4_fu_655_p2[21]),
        .Q(sub_ln36_4_reg_1168[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln36_4_reg_1168_reg[21]_i_1 
       (.CI(\sub_ln36_4_reg_1168_reg[17]_i_1_n_0 ),
        .CO({\sub_ln36_4_reg_1168_reg[21]_i_1_n_0 ,\sub_ln36_4_reg_1168_reg[21]_i_1_n_1 ,\sub_ln36_4_reg_1168_reg[21]_i_1_n_2 ,\sub_ln36_4_reg_1168_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln36_4_reg_1168[21]_i_2_n_0 ,\sub_ln36_4_reg_1168[21]_i_3_n_0 ,\sub_ln36_4_reg_1168[21]_i_4_n_0 ,\sub_ln36_4_reg_1168[21]_i_5_n_0 }),
        .O(sub_ln36_4_fu_655_p2[21:18]),
        .S({\sub_ln36_4_reg_1168[21]_i_6_n_0 ,\sub_ln36_4_reg_1168[21]_i_7_n_0 ,\sub_ln36_4_reg_1168[21]_i_8_n_0 ,\sub_ln36_4_reg_1168[21]_i_9_n_0 }));
  FDRE \sub_ln36_4_reg_1168_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_4_fu_655_p2[22]),
        .Q(sub_ln36_4_reg_1168[22]),
        .R(1'b0));
  FDRE \sub_ln36_4_reg_1168_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_4_fu_655_p2[23]),
        .Q(sub_ln36_4_reg_1168[23]),
        .R(1'b0));
  FDRE \sub_ln36_4_reg_1168_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_4_fu_655_p2[24]),
        .Q(sub_ln36_4_reg_1168[24]),
        .R(1'b0));
  FDRE \sub_ln36_4_reg_1168_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_4_fu_655_p2[25]),
        .Q(sub_ln36_4_reg_1168[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln36_4_reg_1168_reg[25]_i_1 
       (.CI(\sub_ln36_4_reg_1168_reg[21]_i_1_n_0 ),
        .CO({\sub_ln36_4_reg_1168_reg[25]_i_1_n_0 ,\sub_ln36_4_reg_1168_reg[25]_i_1_n_1 ,\sub_ln36_4_reg_1168_reg[25]_i_1_n_2 ,\sub_ln36_4_reg_1168_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln36_4_reg_1168[25]_i_2_n_0 ,\sub_ln36_4_reg_1168[25]_i_3_n_0 ,\sub_ln36_4_reg_1168[25]_i_4_n_0 ,\sub_ln36_4_reg_1168[25]_i_5_n_0 }),
        .O(sub_ln36_4_fu_655_p2[25:22]),
        .S({\sub_ln36_4_reg_1168[25]_i_6_n_0 ,\sub_ln36_4_reg_1168[25]_i_7_n_0 ,\sub_ln36_4_reg_1168[25]_i_8_n_0 ,\sub_ln36_4_reg_1168[25]_i_9_n_0 }));
  FDRE \sub_ln36_4_reg_1168_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_4_fu_655_p2[26]),
        .Q(sub_ln36_4_reg_1168[26]),
        .R(1'b0));
  FDRE \sub_ln36_4_reg_1168_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_4_fu_655_p2[27]),
        .Q(sub_ln36_4_reg_1168[27]),
        .R(1'b0));
  FDRE \sub_ln36_4_reg_1168_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_4_fu_655_p2[28]),
        .Q(sub_ln36_4_reg_1168[28]),
        .R(1'b0));
  FDRE \sub_ln36_4_reg_1168_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_4_fu_655_p2[29]),
        .Q(sub_ln36_4_reg_1168[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln36_4_reg_1168_reg[29]_i_1 
       (.CI(\sub_ln36_4_reg_1168_reg[25]_i_1_n_0 ),
        .CO({\sub_ln36_4_reg_1168_reg[29]_i_1_n_0 ,\sub_ln36_4_reg_1168_reg[29]_i_1_n_1 ,\sub_ln36_4_reg_1168_reg[29]_i_1_n_2 ,\sub_ln36_4_reg_1168_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln36_4_reg_1168[29]_i_2_n_0 ,\sub_ln36_4_reg_1168[29]_i_3_n_0 ,\sub_ln36_4_reg_1168[29]_i_4_n_0 ,\sub_ln36_4_reg_1168[29]_i_5_n_0 }),
        .O(sub_ln36_4_fu_655_p2[29:26]),
        .S({\sub_ln36_4_reg_1168[29]_i_6_n_0 ,\sub_ln36_4_reg_1168[29]_i_7_n_0 ,\sub_ln36_4_reg_1168[29]_i_8_n_0 ,\sub_ln36_4_reg_1168[29]_i_9_n_0 }));
  FDRE \sub_ln36_4_reg_1168_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_4_fu_655_p2[2]),
        .Q(sub_ln36_4_reg_1168[2]),
        .R(1'b0));
  FDRE \sub_ln36_4_reg_1168_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_4_fu_655_p2[30]),
        .Q(sub_ln36_4_reg_1168[30]),
        .R(1'b0));
  FDRE \sub_ln36_4_reg_1168_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_4_fu_655_p2[31]),
        .Q(sub_ln36_4_reg_1168[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln36_4_reg_1168_reg[31]_i_1 
       (.CI(\sub_ln36_4_reg_1168_reg[29]_i_1_n_0 ),
        .CO({\NLW_sub_ln36_4_reg_1168_reg[31]_i_1_CO_UNCONNECTED [3:1],\sub_ln36_4_reg_1168_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sub_ln36_4_reg_1168[31]_i_2_n_0 }),
        .O({\NLW_sub_ln36_4_reg_1168_reg[31]_i_1_O_UNCONNECTED [3:2],sub_ln36_4_fu_655_p2[31:30]}),
        .S({1'b0,1'b0,\sub_ln36_4_reg_1168[31]_i_3_n_0 ,\sub_ln36_4_reg_1168[31]_i_4_n_0 }));
  FDRE \sub_ln36_4_reg_1168_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_4_fu_655_p2[3]),
        .Q(sub_ln36_4_reg_1168[3]),
        .R(1'b0));
  FDRE \sub_ln36_4_reg_1168_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_4_fu_655_p2[4]),
        .Q(sub_ln36_4_reg_1168[4]),
        .R(1'b0));
  FDRE \sub_ln36_4_reg_1168_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_4_fu_655_p2[5]),
        .Q(sub_ln36_4_reg_1168[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln36_4_reg_1168_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln36_4_reg_1168_reg[5]_i_1_n_0 ,\sub_ln36_4_reg_1168_reg[5]_i_1_n_1 ,\sub_ln36_4_reg_1168_reg[5]_i_1_n_2 ,\sub_ln36_4_reg_1168_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln36_4_reg_1168[5]_i_2_n_0 ,\sub_ln36_4_reg_1168[5]_i_3_n_0 ,\sub_ln36_4_reg_1168[5]_i_4_n_0 ,1'b0}),
        .O(sub_ln36_4_fu_655_p2[5:2]),
        .S({\sub_ln36_4_reg_1168[5]_i_5_n_0 ,\sub_ln36_4_reg_1168[5]_i_6_n_0 ,\sub_ln36_4_reg_1168[5]_i_7_n_0 ,shl_ln36_1_reg_1128_pp0_iter2_reg[12]}));
  FDRE \sub_ln36_4_reg_1168_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_4_fu_655_p2[6]),
        .Q(sub_ln36_4_reg_1168[6]),
        .R(1'b0));
  FDRE \sub_ln36_4_reg_1168_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_4_fu_655_p2[7]),
        .Q(sub_ln36_4_reg_1168[7]),
        .R(1'b0));
  FDRE \sub_ln36_4_reg_1168_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_4_fu_655_p2[8]),
        .Q(sub_ln36_4_reg_1168[8]),
        .R(1'b0));
  FDRE \sub_ln36_4_reg_1168_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_4_fu_655_p2[9]),
        .Q(sub_ln36_4_reg_1168[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln36_4_reg_1168_reg[9]_i_1 
       (.CI(\sub_ln36_4_reg_1168_reg[5]_i_1_n_0 ),
        .CO({\sub_ln36_4_reg_1168_reg[9]_i_1_n_0 ,\sub_ln36_4_reg_1168_reg[9]_i_1_n_1 ,\sub_ln36_4_reg_1168_reg[9]_i_1_n_2 ,\sub_ln36_4_reg_1168_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln36_4_reg_1168[9]_i_2_n_0 ,\sub_ln36_4_reg_1168[9]_i_3_n_0 ,\sub_ln36_4_reg_1168[9]_i_4_n_0 ,\sub_ln36_4_reg_1168[9]_i_5_n_0 }),
        .O(sub_ln36_4_fu_655_p2[9:6]),
        .S({\sub_ln36_4_reg_1168[9]_i_6_n_0 ,\sub_ln36_4_reg_1168[9]_i_7_n_0 ,\sub_ln36_4_reg_1168[9]_i_8_n_0 ,\sub_ln36_4_reg_1168[9]_i_9_n_0 }));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_6_reg_1173[13]_i_2 
       (.I0(shl_ln36_12_fu_661_p2[14]),
        .I1(shl_ln36_12_fu_661_p2[12]),
        .I2(add_ln36_7_reg_1153[12]),
        .O(\sub_ln36_6_reg_1173[13]_i_2_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_6_reg_1173[13]_i_3 
       (.I0(shl_ln36_12_fu_661_p2[13]),
        .I1(shl_ln36_12_fu_661_p2[11]),
        .I2(add_ln36_7_reg_1153[11]),
        .O(\sub_ln36_6_reg_1173[13]_i_3_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_6_reg_1173[13]_i_4 
       (.I0(shl_ln36_12_fu_661_p2[12]),
        .I1(shl_ln36_12_fu_661_p2[10]),
        .I2(add_ln36_7_reg_1153[10]),
        .O(\sub_ln36_6_reg_1173[13]_i_4_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_6_reg_1173[13]_i_5 
       (.I0(shl_ln36_12_fu_661_p2[11]),
        .I1(shl_ln36_12_fu_661_p2[9]),
        .I2(add_ln36_7_reg_1153[9]),
        .O(\sub_ln36_6_reg_1173[13]_i_5_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_6_reg_1173[13]_i_6 
       (.I0(shl_ln36_12_fu_661_p2[15]),
        .I1(shl_ln36_12_fu_661_p2[13]),
        .I2(add_ln36_7_reg_1153[13]),
        .I3(\sub_ln36_6_reg_1173[13]_i_2_n_0 ),
        .O(\sub_ln36_6_reg_1173[13]_i_6_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_6_reg_1173[13]_i_7 
       (.I0(shl_ln36_12_fu_661_p2[14]),
        .I1(shl_ln36_12_fu_661_p2[12]),
        .I2(add_ln36_7_reg_1153[12]),
        .I3(\sub_ln36_6_reg_1173[13]_i_3_n_0 ),
        .O(\sub_ln36_6_reg_1173[13]_i_7_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_6_reg_1173[13]_i_8 
       (.I0(shl_ln36_12_fu_661_p2[13]),
        .I1(shl_ln36_12_fu_661_p2[11]),
        .I2(add_ln36_7_reg_1153[11]),
        .I3(\sub_ln36_6_reg_1173[13]_i_4_n_0 ),
        .O(\sub_ln36_6_reg_1173[13]_i_8_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_6_reg_1173[13]_i_9 
       (.I0(shl_ln36_12_fu_661_p2[12]),
        .I1(shl_ln36_12_fu_661_p2[10]),
        .I2(add_ln36_7_reg_1153[10]),
        .I3(\sub_ln36_6_reg_1173[13]_i_5_n_0 ),
        .O(\sub_ln36_6_reg_1173[13]_i_9_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_6_reg_1173[17]_i_2 
       (.I0(shl_ln36_12_fu_661_p2[18]),
        .I1(shl_ln36_12_fu_661_p2[16]),
        .I2(add_ln36_7_reg_1153[16]),
        .O(\sub_ln36_6_reg_1173[17]_i_2_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_6_reg_1173[17]_i_3 
       (.I0(shl_ln36_12_fu_661_p2[17]),
        .I1(shl_ln36_12_fu_661_p2[15]),
        .I2(add_ln36_7_reg_1153[15]),
        .O(\sub_ln36_6_reg_1173[17]_i_3_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_6_reg_1173[17]_i_4 
       (.I0(shl_ln36_12_fu_661_p2[16]),
        .I1(shl_ln36_12_fu_661_p2[14]),
        .I2(add_ln36_7_reg_1153[14]),
        .O(\sub_ln36_6_reg_1173[17]_i_4_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_6_reg_1173[17]_i_5 
       (.I0(shl_ln36_12_fu_661_p2[15]),
        .I1(shl_ln36_12_fu_661_p2[13]),
        .I2(add_ln36_7_reg_1153[13]),
        .O(\sub_ln36_6_reg_1173[17]_i_5_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_6_reg_1173[17]_i_6 
       (.I0(shl_ln36_12_fu_661_p2[19]),
        .I1(shl_ln36_12_fu_661_p2[17]),
        .I2(add_ln36_7_reg_1153[17]),
        .I3(\sub_ln36_6_reg_1173[17]_i_2_n_0 ),
        .O(\sub_ln36_6_reg_1173[17]_i_6_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_6_reg_1173[17]_i_7 
       (.I0(shl_ln36_12_fu_661_p2[18]),
        .I1(shl_ln36_12_fu_661_p2[16]),
        .I2(add_ln36_7_reg_1153[16]),
        .I3(\sub_ln36_6_reg_1173[17]_i_3_n_0 ),
        .O(\sub_ln36_6_reg_1173[17]_i_7_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_6_reg_1173[17]_i_8 
       (.I0(shl_ln36_12_fu_661_p2[17]),
        .I1(shl_ln36_12_fu_661_p2[15]),
        .I2(add_ln36_7_reg_1153[15]),
        .I3(\sub_ln36_6_reg_1173[17]_i_4_n_0 ),
        .O(\sub_ln36_6_reg_1173[17]_i_8_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_6_reg_1173[17]_i_9 
       (.I0(shl_ln36_12_fu_661_p2[16]),
        .I1(shl_ln36_12_fu_661_p2[14]),
        .I2(add_ln36_7_reg_1153[14]),
        .I3(\sub_ln36_6_reg_1173[17]_i_5_n_0 ),
        .O(\sub_ln36_6_reg_1173[17]_i_9_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_6_reg_1173[21]_i_2 
       (.I0(shl_ln36_12_fu_661_p2[22]),
        .I1(shl_ln36_12_fu_661_p2[20]),
        .I2(add_ln36_7_reg_1153[20]),
        .O(\sub_ln36_6_reg_1173[21]_i_2_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_6_reg_1173[21]_i_3 
       (.I0(shl_ln36_12_fu_661_p2[21]),
        .I1(shl_ln36_12_fu_661_p2[19]),
        .I2(add_ln36_7_reg_1153[19]),
        .O(\sub_ln36_6_reg_1173[21]_i_3_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_6_reg_1173[21]_i_4 
       (.I0(shl_ln36_12_fu_661_p2[20]),
        .I1(shl_ln36_12_fu_661_p2[18]),
        .I2(add_ln36_7_reg_1153[18]),
        .O(\sub_ln36_6_reg_1173[21]_i_4_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_6_reg_1173[21]_i_5 
       (.I0(shl_ln36_12_fu_661_p2[19]),
        .I1(shl_ln36_12_fu_661_p2[17]),
        .I2(add_ln36_7_reg_1153[17]),
        .O(\sub_ln36_6_reg_1173[21]_i_5_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_6_reg_1173[21]_i_6 
       (.I0(shl_ln36_12_fu_661_p2[23]),
        .I1(shl_ln36_12_fu_661_p2[21]),
        .I2(add_ln36_7_reg_1153[21]),
        .I3(\sub_ln36_6_reg_1173[21]_i_2_n_0 ),
        .O(\sub_ln36_6_reg_1173[21]_i_6_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_6_reg_1173[21]_i_7 
       (.I0(shl_ln36_12_fu_661_p2[22]),
        .I1(shl_ln36_12_fu_661_p2[20]),
        .I2(add_ln36_7_reg_1153[20]),
        .I3(\sub_ln36_6_reg_1173[21]_i_3_n_0 ),
        .O(\sub_ln36_6_reg_1173[21]_i_7_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_6_reg_1173[21]_i_8 
       (.I0(shl_ln36_12_fu_661_p2[21]),
        .I1(shl_ln36_12_fu_661_p2[19]),
        .I2(add_ln36_7_reg_1153[19]),
        .I3(\sub_ln36_6_reg_1173[21]_i_4_n_0 ),
        .O(\sub_ln36_6_reg_1173[21]_i_8_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_6_reg_1173[21]_i_9 
       (.I0(shl_ln36_12_fu_661_p2[20]),
        .I1(shl_ln36_12_fu_661_p2[18]),
        .I2(add_ln36_7_reg_1153[18]),
        .I3(\sub_ln36_6_reg_1173[21]_i_5_n_0 ),
        .O(\sub_ln36_6_reg_1173[21]_i_9_n_0 ));
  (* HLUTNM = "lutpair76" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_6_reg_1173[25]_i_2 
       (.I0(shl_ln36_12_fu_661_p2[26]),
        .I1(shl_ln36_12_fu_661_p2[24]),
        .I2(add_ln36_7_reg_1153[24]),
        .O(\sub_ln36_6_reg_1173[25]_i_2_n_0 ));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_6_reg_1173[25]_i_3 
       (.I0(shl_ln36_12_fu_661_p2[25]),
        .I1(shl_ln36_12_fu_661_p2[23]),
        .I2(add_ln36_7_reg_1153[23]),
        .O(\sub_ln36_6_reg_1173[25]_i_3_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_6_reg_1173[25]_i_4 
       (.I0(shl_ln36_12_fu_661_p2[24]),
        .I1(shl_ln36_12_fu_661_p2[22]),
        .I2(add_ln36_7_reg_1153[22]),
        .O(\sub_ln36_6_reg_1173[25]_i_4_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_6_reg_1173[25]_i_5 
       (.I0(shl_ln36_12_fu_661_p2[23]),
        .I1(shl_ln36_12_fu_661_p2[21]),
        .I2(add_ln36_7_reg_1153[21]),
        .O(\sub_ln36_6_reg_1173[25]_i_5_n_0 ));
  (* HLUTNM = "lutpair77" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_6_reg_1173[25]_i_6 
       (.I0(shl_ln36_12_fu_661_p2[27]),
        .I1(shl_ln36_12_fu_661_p2[25]),
        .I2(add_ln36_7_reg_1153[25]),
        .I3(\sub_ln36_6_reg_1173[25]_i_2_n_0 ),
        .O(\sub_ln36_6_reg_1173[25]_i_6_n_0 ));
  (* HLUTNM = "lutpair76" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_6_reg_1173[25]_i_7 
       (.I0(shl_ln36_12_fu_661_p2[26]),
        .I1(shl_ln36_12_fu_661_p2[24]),
        .I2(add_ln36_7_reg_1153[24]),
        .I3(\sub_ln36_6_reg_1173[25]_i_3_n_0 ),
        .O(\sub_ln36_6_reg_1173[25]_i_7_n_0 ));
  (* HLUTNM = "lutpair75" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_6_reg_1173[25]_i_8 
       (.I0(shl_ln36_12_fu_661_p2[25]),
        .I1(shl_ln36_12_fu_661_p2[23]),
        .I2(add_ln36_7_reg_1153[23]),
        .I3(\sub_ln36_6_reg_1173[25]_i_4_n_0 ),
        .O(\sub_ln36_6_reg_1173[25]_i_8_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_6_reg_1173[25]_i_9 
       (.I0(shl_ln36_12_fu_661_p2[24]),
        .I1(shl_ln36_12_fu_661_p2[22]),
        .I2(add_ln36_7_reg_1153[22]),
        .I3(\sub_ln36_6_reg_1173[25]_i_5_n_0 ),
        .O(\sub_ln36_6_reg_1173[25]_i_9_n_0 ));
  (* HLUTNM = "lutpair80" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_6_reg_1173[29]_i_2 
       (.I0(shl_ln36_12_fu_661_p2[30]),
        .I1(shl_ln36_12_fu_661_p2[28]),
        .I2(add_ln36_7_reg_1153[28]),
        .O(\sub_ln36_6_reg_1173[29]_i_2_n_0 ));
  (* HLUTNM = "lutpair79" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_6_reg_1173[29]_i_3 
       (.I0(shl_ln36_12_fu_661_p2[29]),
        .I1(shl_ln36_12_fu_661_p2[27]),
        .I2(add_ln36_7_reg_1153[27]),
        .O(\sub_ln36_6_reg_1173[29]_i_3_n_0 ));
  (* HLUTNM = "lutpair78" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_6_reg_1173[29]_i_4 
       (.I0(shl_ln36_12_fu_661_p2[28]),
        .I1(shl_ln36_12_fu_661_p2[26]),
        .I2(add_ln36_7_reg_1153[26]),
        .O(\sub_ln36_6_reg_1173[29]_i_4_n_0 ));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_6_reg_1173[29]_i_5 
       (.I0(shl_ln36_12_fu_661_p2[27]),
        .I1(shl_ln36_12_fu_661_p2[25]),
        .I2(add_ln36_7_reg_1153[25]),
        .O(\sub_ln36_6_reg_1173[29]_i_5_n_0 ));
  (* HLUTNM = "lutpair81" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_6_reg_1173[29]_i_6 
       (.I0(shl_ln36_12_fu_661_p2[31]),
        .I1(shl_ln36_12_fu_661_p2[29]),
        .I2(add_ln36_7_reg_1153[29]),
        .I3(\sub_ln36_6_reg_1173[29]_i_2_n_0 ),
        .O(\sub_ln36_6_reg_1173[29]_i_6_n_0 ));
  (* HLUTNM = "lutpair80" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_6_reg_1173[29]_i_7 
       (.I0(shl_ln36_12_fu_661_p2[30]),
        .I1(shl_ln36_12_fu_661_p2[28]),
        .I2(add_ln36_7_reg_1153[28]),
        .I3(\sub_ln36_6_reg_1173[29]_i_3_n_0 ),
        .O(\sub_ln36_6_reg_1173[29]_i_7_n_0 ));
  (* HLUTNM = "lutpair79" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_6_reg_1173[29]_i_8 
       (.I0(shl_ln36_12_fu_661_p2[29]),
        .I1(shl_ln36_12_fu_661_p2[27]),
        .I2(add_ln36_7_reg_1153[27]),
        .I3(\sub_ln36_6_reg_1173[29]_i_4_n_0 ),
        .O(\sub_ln36_6_reg_1173[29]_i_8_n_0 ));
  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_6_reg_1173[29]_i_9 
       (.I0(shl_ln36_12_fu_661_p2[28]),
        .I1(shl_ln36_12_fu_661_p2[26]),
        .I2(add_ln36_7_reg_1153[26]),
        .I3(\sub_ln36_6_reg_1173[29]_i_5_n_0 ),
        .O(\sub_ln36_6_reg_1173[29]_i_9_n_0 ));
  (* HLUTNM = "lutpair81" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_6_reg_1173[31]_i_2 
       (.I0(shl_ln36_12_fu_661_p2[31]),
        .I1(shl_ln36_12_fu_661_p2[29]),
        .I2(add_ln36_7_reg_1153[29]),
        .O(\sub_ln36_6_reg_1173[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \sub_ln36_6_reg_1173[31]_i_3 
       (.I0(add_ln36_7_reg_1153[30]),
        .I1(shl_ln36_12_fu_661_p2[30]),
        .I2(\p_g_data_1_reg_1042_pp0_iter2_reg_reg_n_0_[28] ),
        .I3(\p_g_data_1_reg_1042_pp0_iter2_reg_reg_n_0_[29] ),
        .I4(shl_ln36_12_fu_661_p2[31]),
        .I5(add_ln36_7_reg_1153[31]),
        .O(\sub_ln36_6_reg_1173[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_6_reg_1173[31]_i_4 
       (.I0(\sub_ln36_6_reg_1173[31]_i_2_n_0 ),
        .I1(\p_g_data_1_reg_1042_pp0_iter2_reg_reg_n_0_[28] ),
        .I2(shl_ln36_12_fu_661_p2[30]),
        .I3(add_ln36_7_reg_1153[30]),
        .O(\sub_ln36_6_reg_1173[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln36_6_reg_1173[5]_i_2 
       (.I0(shl_ln36_12_fu_661_p2[4]),
        .I1(shl_ln36_12_fu_661_p2[6]),
        .O(\sub_ln36_6_reg_1173[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln36_6_reg_1173[5]_i_3 
       (.I0(shl_ln36_12_fu_661_p2[6]),
        .I1(shl_ln36_12_fu_661_p2[4]),
        .O(\sub_ln36_6_reg_1173[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln36_6_reg_1173[5]_i_4 
       (.I0(shl_ln36_12_fu_661_p2[4]),
        .O(\sub_ln36_6_reg_1173[5]_i_4_n_0 ));
  (* HLUTNM = "lutpair287" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    \sub_ln36_6_reg_1173[5]_i_5 
       (.I0(shl_ln36_12_fu_661_p2[5]),
        .I1(shl_ln36_12_fu_661_p2[7]),
        .I2(shl_ln36_12_fu_661_p2[4]),
        .I3(shl_ln36_12_fu_661_p2[6]),
        .O(\sub_ln36_6_reg_1173[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln36_6_reg_1173[5]_i_6 
       (.I0(shl_ln36_12_fu_661_p2[6]),
        .I1(shl_ln36_12_fu_661_p2[4]),
        .O(\sub_ln36_6_reg_1173[5]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln36_6_reg_1173[5]_i_7 
       (.I0(shl_ln36_12_fu_661_p2[4]),
        .I1(shl_ln36_12_fu_661_p2[5]),
        .O(\sub_ln36_6_reg_1173[5]_i_7_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_6_reg_1173[9]_i_2 
       (.I0(shl_ln36_12_fu_661_p2[10]),
        .I1(shl_ln36_12_fu_661_p2[8]),
        .I2(add_ln36_7_reg_1153[8]),
        .O(\sub_ln36_6_reg_1173[9]_i_2_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_6_reg_1173[9]_i_3 
       (.I0(shl_ln36_12_fu_661_p2[9]),
        .I1(shl_ln36_12_fu_661_p2[7]),
        .I2(shl_ln36_12_fu_661_p2[5]),
        .O(\sub_ln36_6_reg_1173[9]_i_3_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \sub_ln36_6_reg_1173[9]_i_4 
       (.I0(shl_ln36_12_fu_661_p2[8]),
        .I1(shl_ln36_12_fu_661_p2[6]),
        .I2(shl_ln36_12_fu_661_p2[4]),
        .O(\sub_ln36_6_reg_1173[9]_i_4_n_0 ));
  (* HLUTNM = "lutpair287" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln36_6_reg_1173[9]_i_5 
       (.I0(shl_ln36_12_fu_661_p2[5]),
        .I1(shl_ln36_12_fu_661_p2[7]),
        .O(\sub_ln36_6_reg_1173[9]_i_5_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_6_reg_1173[9]_i_6 
       (.I0(shl_ln36_12_fu_661_p2[11]),
        .I1(shl_ln36_12_fu_661_p2[9]),
        .I2(add_ln36_7_reg_1153[9]),
        .I3(\sub_ln36_6_reg_1173[9]_i_2_n_0 ),
        .O(\sub_ln36_6_reg_1173[9]_i_6_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_6_reg_1173[9]_i_7 
       (.I0(shl_ln36_12_fu_661_p2[10]),
        .I1(shl_ln36_12_fu_661_p2[8]),
        .I2(add_ln36_7_reg_1153[8]),
        .I3(\sub_ln36_6_reg_1173[9]_i_3_n_0 ),
        .O(\sub_ln36_6_reg_1173[9]_i_7_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_6_reg_1173[9]_i_8 
       (.I0(shl_ln36_12_fu_661_p2[9]),
        .I1(shl_ln36_12_fu_661_p2[7]),
        .I2(shl_ln36_12_fu_661_p2[5]),
        .I3(\sub_ln36_6_reg_1173[9]_i_4_n_0 ),
        .O(\sub_ln36_6_reg_1173[9]_i_8_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \sub_ln36_6_reg_1173[9]_i_9 
       (.I0(shl_ln36_12_fu_661_p2[8]),
        .I1(shl_ln36_12_fu_661_p2[6]),
        .I2(shl_ln36_12_fu_661_p2[4]),
        .I3(\sub_ln36_6_reg_1173[9]_i_5_n_0 ),
        .O(\sub_ln36_6_reg_1173[9]_i_9_n_0 ));
  FDRE \sub_ln36_6_reg_1173_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_6_fu_676_p22_out[10]),
        .Q(sub_ln36_6_reg_1173[10]),
        .R(1'b0));
  FDRE \sub_ln36_6_reg_1173_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_6_fu_676_p22_out[11]),
        .Q(sub_ln36_6_reg_1173[11]),
        .R(1'b0));
  FDRE \sub_ln36_6_reg_1173_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_6_fu_676_p22_out[12]),
        .Q(sub_ln36_6_reg_1173[12]),
        .R(1'b0));
  FDRE \sub_ln36_6_reg_1173_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_6_fu_676_p22_out[13]),
        .Q(sub_ln36_6_reg_1173[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln36_6_reg_1173_reg[13]_i_1 
       (.CI(\sub_ln36_6_reg_1173_reg[9]_i_1_n_0 ),
        .CO({\sub_ln36_6_reg_1173_reg[13]_i_1_n_0 ,\sub_ln36_6_reg_1173_reg[13]_i_1_n_1 ,\sub_ln36_6_reg_1173_reg[13]_i_1_n_2 ,\sub_ln36_6_reg_1173_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln36_6_reg_1173[13]_i_2_n_0 ,\sub_ln36_6_reg_1173[13]_i_3_n_0 ,\sub_ln36_6_reg_1173[13]_i_4_n_0 ,\sub_ln36_6_reg_1173[13]_i_5_n_0 }),
        .O(sub_ln36_6_fu_676_p22_out[13:10]),
        .S({\sub_ln36_6_reg_1173[13]_i_6_n_0 ,\sub_ln36_6_reg_1173[13]_i_7_n_0 ,\sub_ln36_6_reg_1173[13]_i_8_n_0 ,\sub_ln36_6_reg_1173[13]_i_9_n_0 }));
  FDRE \sub_ln36_6_reg_1173_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_6_fu_676_p22_out[14]),
        .Q(sub_ln36_6_reg_1173[14]),
        .R(1'b0));
  FDRE \sub_ln36_6_reg_1173_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_6_fu_676_p22_out[15]),
        .Q(sub_ln36_6_reg_1173[15]),
        .R(1'b0));
  FDRE \sub_ln36_6_reg_1173_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_6_fu_676_p22_out[16]),
        .Q(sub_ln36_6_reg_1173[16]),
        .R(1'b0));
  FDRE \sub_ln36_6_reg_1173_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_6_fu_676_p22_out[17]),
        .Q(sub_ln36_6_reg_1173[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln36_6_reg_1173_reg[17]_i_1 
       (.CI(\sub_ln36_6_reg_1173_reg[13]_i_1_n_0 ),
        .CO({\sub_ln36_6_reg_1173_reg[17]_i_1_n_0 ,\sub_ln36_6_reg_1173_reg[17]_i_1_n_1 ,\sub_ln36_6_reg_1173_reg[17]_i_1_n_2 ,\sub_ln36_6_reg_1173_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln36_6_reg_1173[17]_i_2_n_0 ,\sub_ln36_6_reg_1173[17]_i_3_n_0 ,\sub_ln36_6_reg_1173[17]_i_4_n_0 ,\sub_ln36_6_reg_1173[17]_i_5_n_0 }),
        .O(sub_ln36_6_fu_676_p22_out[17:14]),
        .S({\sub_ln36_6_reg_1173[17]_i_6_n_0 ,\sub_ln36_6_reg_1173[17]_i_7_n_0 ,\sub_ln36_6_reg_1173[17]_i_8_n_0 ,\sub_ln36_6_reg_1173[17]_i_9_n_0 }));
  FDRE \sub_ln36_6_reg_1173_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_6_fu_676_p22_out[18]),
        .Q(sub_ln36_6_reg_1173[18]),
        .R(1'b0));
  FDRE \sub_ln36_6_reg_1173_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_6_fu_676_p22_out[19]),
        .Q(sub_ln36_6_reg_1173[19]),
        .R(1'b0));
  FDRE \sub_ln36_6_reg_1173_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_6_fu_676_p22_out[20]),
        .Q(sub_ln36_6_reg_1173[20]),
        .R(1'b0));
  FDRE \sub_ln36_6_reg_1173_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_6_fu_676_p22_out[21]),
        .Q(sub_ln36_6_reg_1173[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln36_6_reg_1173_reg[21]_i_1 
       (.CI(\sub_ln36_6_reg_1173_reg[17]_i_1_n_0 ),
        .CO({\sub_ln36_6_reg_1173_reg[21]_i_1_n_0 ,\sub_ln36_6_reg_1173_reg[21]_i_1_n_1 ,\sub_ln36_6_reg_1173_reg[21]_i_1_n_2 ,\sub_ln36_6_reg_1173_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln36_6_reg_1173[21]_i_2_n_0 ,\sub_ln36_6_reg_1173[21]_i_3_n_0 ,\sub_ln36_6_reg_1173[21]_i_4_n_0 ,\sub_ln36_6_reg_1173[21]_i_5_n_0 }),
        .O(sub_ln36_6_fu_676_p22_out[21:18]),
        .S({\sub_ln36_6_reg_1173[21]_i_6_n_0 ,\sub_ln36_6_reg_1173[21]_i_7_n_0 ,\sub_ln36_6_reg_1173[21]_i_8_n_0 ,\sub_ln36_6_reg_1173[21]_i_9_n_0 }));
  FDRE \sub_ln36_6_reg_1173_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_6_fu_676_p22_out[22]),
        .Q(sub_ln36_6_reg_1173[22]),
        .R(1'b0));
  FDRE \sub_ln36_6_reg_1173_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_6_fu_676_p22_out[23]),
        .Q(sub_ln36_6_reg_1173[23]),
        .R(1'b0));
  FDRE \sub_ln36_6_reg_1173_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_6_fu_676_p22_out[24]),
        .Q(sub_ln36_6_reg_1173[24]),
        .R(1'b0));
  FDRE \sub_ln36_6_reg_1173_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_6_fu_676_p22_out[25]),
        .Q(sub_ln36_6_reg_1173[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln36_6_reg_1173_reg[25]_i_1 
       (.CI(\sub_ln36_6_reg_1173_reg[21]_i_1_n_0 ),
        .CO({\sub_ln36_6_reg_1173_reg[25]_i_1_n_0 ,\sub_ln36_6_reg_1173_reg[25]_i_1_n_1 ,\sub_ln36_6_reg_1173_reg[25]_i_1_n_2 ,\sub_ln36_6_reg_1173_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln36_6_reg_1173[25]_i_2_n_0 ,\sub_ln36_6_reg_1173[25]_i_3_n_0 ,\sub_ln36_6_reg_1173[25]_i_4_n_0 ,\sub_ln36_6_reg_1173[25]_i_5_n_0 }),
        .O(sub_ln36_6_fu_676_p22_out[25:22]),
        .S({\sub_ln36_6_reg_1173[25]_i_6_n_0 ,\sub_ln36_6_reg_1173[25]_i_7_n_0 ,\sub_ln36_6_reg_1173[25]_i_8_n_0 ,\sub_ln36_6_reg_1173[25]_i_9_n_0 }));
  FDRE \sub_ln36_6_reg_1173_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_6_fu_676_p22_out[26]),
        .Q(sub_ln36_6_reg_1173[26]),
        .R(1'b0));
  FDRE \sub_ln36_6_reg_1173_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_6_fu_676_p22_out[27]),
        .Q(sub_ln36_6_reg_1173[27]),
        .R(1'b0));
  FDRE \sub_ln36_6_reg_1173_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_6_fu_676_p22_out[28]),
        .Q(sub_ln36_6_reg_1173[28]),
        .R(1'b0));
  FDRE \sub_ln36_6_reg_1173_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_6_fu_676_p22_out[29]),
        .Q(sub_ln36_6_reg_1173[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln36_6_reg_1173_reg[29]_i_1 
       (.CI(\sub_ln36_6_reg_1173_reg[25]_i_1_n_0 ),
        .CO({\sub_ln36_6_reg_1173_reg[29]_i_1_n_0 ,\sub_ln36_6_reg_1173_reg[29]_i_1_n_1 ,\sub_ln36_6_reg_1173_reg[29]_i_1_n_2 ,\sub_ln36_6_reg_1173_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln36_6_reg_1173[29]_i_2_n_0 ,\sub_ln36_6_reg_1173[29]_i_3_n_0 ,\sub_ln36_6_reg_1173[29]_i_4_n_0 ,\sub_ln36_6_reg_1173[29]_i_5_n_0 }),
        .O(sub_ln36_6_fu_676_p22_out[29:26]),
        .S({\sub_ln36_6_reg_1173[29]_i_6_n_0 ,\sub_ln36_6_reg_1173[29]_i_7_n_0 ,\sub_ln36_6_reg_1173[29]_i_8_n_0 ,\sub_ln36_6_reg_1173[29]_i_9_n_0 }));
  FDRE \sub_ln36_6_reg_1173_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_6_fu_676_p22_out[2]),
        .Q(sub_ln36_6_reg_1173[2]),
        .R(1'b0));
  FDRE \sub_ln36_6_reg_1173_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_6_fu_676_p22_out[30]),
        .Q(sub_ln36_6_reg_1173[30]),
        .R(1'b0));
  FDRE \sub_ln36_6_reg_1173_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_6_fu_676_p22_out[31]),
        .Q(sub_ln36_6_reg_1173[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln36_6_reg_1173_reg[31]_i_1 
       (.CI(\sub_ln36_6_reg_1173_reg[29]_i_1_n_0 ),
        .CO({\NLW_sub_ln36_6_reg_1173_reg[31]_i_1_CO_UNCONNECTED [3:1],\sub_ln36_6_reg_1173_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sub_ln36_6_reg_1173[31]_i_2_n_0 }),
        .O({\NLW_sub_ln36_6_reg_1173_reg[31]_i_1_O_UNCONNECTED [3:2],sub_ln36_6_fu_676_p22_out[31:30]}),
        .S({1'b0,1'b0,\sub_ln36_6_reg_1173[31]_i_3_n_0 ,\sub_ln36_6_reg_1173[31]_i_4_n_0 }));
  FDRE \sub_ln36_6_reg_1173_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_6_fu_676_p22_out[3]),
        .Q(sub_ln36_6_reg_1173[3]),
        .R(1'b0));
  FDRE \sub_ln36_6_reg_1173_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_6_fu_676_p22_out[4]),
        .Q(sub_ln36_6_reg_1173[4]),
        .R(1'b0));
  FDRE \sub_ln36_6_reg_1173_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_6_fu_676_p22_out[5]),
        .Q(sub_ln36_6_reg_1173[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln36_6_reg_1173_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln36_6_reg_1173_reg[5]_i_1_n_0 ,\sub_ln36_6_reg_1173_reg[5]_i_1_n_1 ,\sub_ln36_6_reg_1173_reg[5]_i_1_n_2 ,\sub_ln36_6_reg_1173_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln36_6_reg_1173[5]_i_2_n_0 ,\sub_ln36_6_reg_1173[5]_i_3_n_0 ,\sub_ln36_6_reg_1173[5]_i_4_n_0 ,1'b0}),
        .O(sub_ln36_6_fu_676_p22_out[5:2]),
        .S({\sub_ln36_6_reg_1173[5]_i_5_n_0 ,\sub_ln36_6_reg_1173[5]_i_6_n_0 ,\sub_ln36_6_reg_1173[5]_i_7_n_0 ,shl_ln36_12_fu_661_p2[4]}));
  FDRE \sub_ln36_6_reg_1173_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_6_fu_676_p22_out[6]),
        .Q(sub_ln36_6_reg_1173[6]),
        .R(1'b0));
  FDRE \sub_ln36_6_reg_1173_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_6_fu_676_p22_out[7]),
        .Q(sub_ln36_6_reg_1173[7]),
        .R(1'b0));
  FDRE \sub_ln36_6_reg_1173_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_6_fu_676_p22_out[8]),
        .Q(sub_ln36_6_reg_1173[8]),
        .R(1'b0));
  FDRE \sub_ln36_6_reg_1173_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_6_fu_676_p22_out[9]),
        .Q(sub_ln36_6_reg_1173[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln36_6_reg_1173_reg[9]_i_1 
       (.CI(\sub_ln36_6_reg_1173_reg[5]_i_1_n_0 ),
        .CO({\sub_ln36_6_reg_1173_reg[9]_i_1_n_0 ,\sub_ln36_6_reg_1173_reg[9]_i_1_n_1 ,\sub_ln36_6_reg_1173_reg[9]_i_1_n_2 ,\sub_ln36_6_reg_1173_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln36_6_reg_1173[9]_i_2_n_0 ,\sub_ln36_6_reg_1173[9]_i_3_n_0 ,\sub_ln36_6_reg_1173[9]_i_4_n_0 ,\sub_ln36_6_reg_1173[9]_i_5_n_0 }),
        .O(sub_ln36_6_fu_676_p22_out[9:6]),
        .S({\sub_ln36_6_reg_1173[9]_i_6_n_0 ,\sub_ln36_6_reg_1173[9]_i_7_n_0 ,\sub_ln36_6_reg_1173[9]_i_8_n_0 ,\sub_ln36_6_reg_1173[9]_i_9_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln36_8_reg_1158[12]_i_2 
       (.I0(shl_ln36_14_fu_575_p2[14]),
        .O(\sub_ln36_8_reg_1158[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln36_8_reg_1158[12]_i_3 
       (.I0(shl_ln36_14_fu_575_p2[14]),
        .I1(shl_ln36_14_fu_575_p2[16]),
        .O(\sub_ln36_8_reg_1158[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln36_8_reg_1158[12]_i_4 
       (.I0(shl_ln36_14_fu_575_p2[15]),
        .O(\sub_ln36_8_reg_1158[12]_i_4_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sub_ln36_8_reg_1158[16]_i_2 
       (.I0(shl_ln36_14_fu_575_p2[17]),
        .I1(shl_ln36_14_fu_575_p2[19]),
        .I2(shl_ln36_14_fu_575_p2[15]),
        .O(\sub_ln36_8_reg_1158[16]_i_2_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sub_ln36_8_reg_1158[16]_i_3 
       (.I0(shl_ln36_14_fu_575_p2[16]),
        .I1(shl_ln36_14_fu_575_p2[18]),
        .I2(shl_ln36_14_fu_575_p2[14]),
        .O(\sub_ln36_8_reg_1158[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \sub_ln36_8_reg_1158[16]_i_4 
       (.I0(shl_ln36_14_fu_575_p2[14]),
        .I1(shl_ln36_14_fu_575_p2[16]),
        .I2(shl_ln36_14_fu_575_p2[18]),
        .O(\sub_ln36_8_reg_1158[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln36_8_reg_1158[16]_i_5 
       (.I0(shl_ln36_14_fu_575_p2[14]),
        .O(\sub_ln36_8_reg_1158[16]_i_5_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sub_ln36_8_reg_1158[16]_i_6 
       (.I0(shl_ln36_14_fu_575_p2[18]),
        .I1(shl_ln36_14_fu_575_p2[20]),
        .I2(shl_ln36_14_fu_575_p2[16]),
        .I3(\sub_ln36_8_reg_1158[16]_i_2_n_0 ),
        .O(\sub_ln36_8_reg_1158[16]_i_6_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sub_ln36_8_reg_1158[16]_i_7 
       (.I0(shl_ln36_14_fu_575_p2[17]),
        .I1(shl_ln36_14_fu_575_p2[19]),
        .I2(shl_ln36_14_fu_575_p2[15]),
        .I3(\sub_ln36_8_reg_1158[16]_i_3_n_0 ),
        .O(\sub_ln36_8_reg_1158[16]_i_7_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h96969669)) 
    \sub_ln36_8_reg_1158[16]_i_8 
       (.I0(shl_ln36_14_fu_575_p2[16]),
        .I1(shl_ln36_14_fu_575_p2[18]),
        .I2(shl_ln36_14_fu_575_p2[14]),
        .I3(shl_ln36_14_fu_575_p2[17]),
        .I4(shl_ln36_14_fu_575_p2[15]),
        .O(\sub_ln36_8_reg_1158[16]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \sub_ln36_8_reg_1158[16]_i_9 
       (.I0(shl_ln36_14_fu_575_p2[14]),
        .I1(shl_ln36_14_fu_575_p2[15]),
        .I2(shl_ln36_14_fu_575_p2[17]),
        .O(\sub_ln36_8_reg_1158[16]_i_9_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sub_ln36_8_reg_1158[20]_i_2 
       (.I0(shl_ln36_14_fu_575_p2[21]),
        .I1(shl_ln36_14_fu_575_p2[23]),
        .I2(shl_ln36_14_fu_575_p2[19]),
        .O(\sub_ln36_8_reg_1158[20]_i_2_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sub_ln36_8_reg_1158[20]_i_3 
       (.I0(shl_ln36_14_fu_575_p2[20]),
        .I1(shl_ln36_14_fu_575_p2[22]),
        .I2(shl_ln36_14_fu_575_p2[18]),
        .O(\sub_ln36_8_reg_1158[20]_i_3_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sub_ln36_8_reg_1158[20]_i_4 
       (.I0(shl_ln36_14_fu_575_p2[19]),
        .I1(shl_ln36_14_fu_575_p2[21]),
        .I2(shl_ln36_14_fu_575_p2[17]),
        .O(\sub_ln36_8_reg_1158[20]_i_4_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sub_ln36_8_reg_1158[20]_i_5 
       (.I0(shl_ln36_14_fu_575_p2[18]),
        .I1(shl_ln36_14_fu_575_p2[20]),
        .I2(shl_ln36_14_fu_575_p2[16]),
        .O(\sub_ln36_8_reg_1158[20]_i_5_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sub_ln36_8_reg_1158[20]_i_6 
       (.I0(shl_ln36_14_fu_575_p2[22]),
        .I1(shl_ln36_14_fu_575_p2[24]),
        .I2(shl_ln36_14_fu_575_p2[20]),
        .I3(\sub_ln36_8_reg_1158[20]_i_2_n_0 ),
        .O(\sub_ln36_8_reg_1158[20]_i_6_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sub_ln36_8_reg_1158[20]_i_7 
       (.I0(shl_ln36_14_fu_575_p2[21]),
        .I1(shl_ln36_14_fu_575_p2[23]),
        .I2(shl_ln36_14_fu_575_p2[19]),
        .I3(\sub_ln36_8_reg_1158[20]_i_3_n_0 ),
        .O(\sub_ln36_8_reg_1158[20]_i_7_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sub_ln36_8_reg_1158[20]_i_8 
       (.I0(shl_ln36_14_fu_575_p2[20]),
        .I1(shl_ln36_14_fu_575_p2[22]),
        .I2(shl_ln36_14_fu_575_p2[18]),
        .I3(\sub_ln36_8_reg_1158[20]_i_4_n_0 ),
        .O(\sub_ln36_8_reg_1158[20]_i_8_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sub_ln36_8_reg_1158[20]_i_9 
       (.I0(shl_ln36_14_fu_575_p2[19]),
        .I1(shl_ln36_14_fu_575_p2[21]),
        .I2(shl_ln36_14_fu_575_p2[17]),
        .I3(\sub_ln36_8_reg_1158[20]_i_5_n_0 ),
        .O(\sub_ln36_8_reg_1158[20]_i_9_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sub_ln36_8_reg_1158[24]_i_2 
       (.I0(shl_ln36_14_fu_575_p2[25]),
        .I1(shl_ln36_14_fu_575_p2[27]),
        .I2(shl_ln36_14_fu_575_p2[23]),
        .O(\sub_ln36_8_reg_1158[24]_i_2_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sub_ln36_8_reg_1158[24]_i_3 
       (.I0(shl_ln36_14_fu_575_p2[24]),
        .I1(shl_ln36_14_fu_575_p2[26]),
        .I2(shl_ln36_14_fu_575_p2[22]),
        .O(\sub_ln36_8_reg_1158[24]_i_3_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sub_ln36_8_reg_1158[24]_i_4 
       (.I0(shl_ln36_14_fu_575_p2[23]),
        .I1(shl_ln36_14_fu_575_p2[25]),
        .I2(shl_ln36_14_fu_575_p2[21]),
        .O(\sub_ln36_8_reg_1158[24]_i_4_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sub_ln36_8_reg_1158[24]_i_5 
       (.I0(shl_ln36_14_fu_575_p2[22]),
        .I1(shl_ln36_14_fu_575_p2[24]),
        .I2(shl_ln36_14_fu_575_p2[20]),
        .O(\sub_ln36_8_reg_1158[24]_i_5_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sub_ln36_8_reg_1158[24]_i_6 
       (.I0(shl_ln36_14_fu_575_p2[26]),
        .I1(shl_ln36_14_fu_575_p2[28]),
        .I2(shl_ln36_14_fu_575_p2[24]),
        .I3(\sub_ln36_8_reg_1158[24]_i_2_n_0 ),
        .O(\sub_ln36_8_reg_1158[24]_i_6_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sub_ln36_8_reg_1158[24]_i_7 
       (.I0(shl_ln36_14_fu_575_p2[25]),
        .I1(shl_ln36_14_fu_575_p2[27]),
        .I2(shl_ln36_14_fu_575_p2[23]),
        .I3(\sub_ln36_8_reg_1158[24]_i_3_n_0 ),
        .O(\sub_ln36_8_reg_1158[24]_i_7_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sub_ln36_8_reg_1158[24]_i_8 
       (.I0(shl_ln36_14_fu_575_p2[24]),
        .I1(shl_ln36_14_fu_575_p2[26]),
        .I2(shl_ln36_14_fu_575_p2[22]),
        .I3(\sub_ln36_8_reg_1158[24]_i_4_n_0 ),
        .O(\sub_ln36_8_reg_1158[24]_i_8_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sub_ln36_8_reg_1158[24]_i_9 
       (.I0(shl_ln36_14_fu_575_p2[23]),
        .I1(shl_ln36_14_fu_575_p2[25]),
        .I2(shl_ln36_14_fu_575_p2[21]),
        .I3(\sub_ln36_8_reg_1158[24]_i_5_n_0 ),
        .O(\sub_ln36_8_reg_1158[24]_i_9_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sub_ln36_8_reg_1158[28]_i_2 
       (.I0(shl_ln36_14_fu_575_p2[29]),
        .I1(shl_ln36_14_fu_575_p2[31]),
        .I2(shl_ln36_14_fu_575_p2[27]),
        .O(\sub_ln36_8_reg_1158[28]_i_2_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sub_ln36_8_reg_1158[28]_i_3 
       (.I0(shl_ln36_14_fu_575_p2[28]),
        .I1(shl_ln36_14_fu_575_p2[30]),
        .I2(shl_ln36_14_fu_575_p2[26]),
        .O(\sub_ln36_8_reg_1158[28]_i_3_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sub_ln36_8_reg_1158[28]_i_4 
       (.I0(shl_ln36_14_fu_575_p2[27]),
        .I1(shl_ln36_14_fu_575_p2[29]),
        .I2(shl_ln36_14_fu_575_p2[25]),
        .O(\sub_ln36_8_reg_1158[28]_i_4_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sub_ln36_8_reg_1158[28]_i_5 
       (.I0(shl_ln36_14_fu_575_p2[26]),
        .I1(shl_ln36_14_fu_575_p2[28]),
        .I2(shl_ln36_14_fu_575_p2[24]),
        .O(\sub_ln36_8_reg_1158[28]_i_5_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sub_ln36_8_reg_1158[28]_i_6 
       (.I0(shl_ln36_14_fu_575_p2[30]),
        .I1(\p_b_data_1_reg_1082_reg_n_0_[18] ),
        .I2(shl_ln36_14_fu_575_p2[28]),
        .I3(\sub_ln36_8_reg_1158[28]_i_2_n_0 ),
        .O(\sub_ln36_8_reg_1158[28]_i_6_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sub_ln36_8_reg_1158[28]_i_7 
       (.I0(shl_ln36_14_fu_575_p2[29]),
        .I1(shl_ln36_14_fu_575_p2[31]),
        .I2(shl_ln36_14_fu_575_p2[27]),
        .I3(\sub_ln36_8_reg_1158[28]_i_3_n_0 ),
        .O(\sub_ln36_8_reg_1158[28]_i_7_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sub_ln36_8_reg_1158[28]_i_8 
       (.I0(shl_ln36_14_fu_575_p2[28]),
        .I1(shl_ln36_14_fu_575_p2[30]),
        .I2(shl_ln36_14_fu_575_p2[26]),
        .I3(\sub_ln36_8_reg_1158[28]_i_4_n_0 ),
        .O(\sub_ln36_8_reg_1158[28]_i_8_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sub_ln36_8_reg_1158[28]_i_9 
       (.I0(shl_ln36_14_fu_575_p2[27]),
        .I1(shl_ln36_14_fu_575_p2[29]),
        .I2(shl_ln36_14_fu_575_p2[25]),
        .I3(\sub_ln36_8_reg_1158[28]_i_5_n_0 ),
        .O(\sub_ln36_8_reg_1158[28]_i_9_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sub_ln36_8_reg_1158[31]_i_2 
       (.I0(shl_ln36_14_fu_575_p2[31]),
        .I1(\p_b_data_1_reg_1082_reg_n_0_[19] ),
        .I2(shl_ln36_14_fu_575_p2[29]),
        .O(\sub_ln36_8_reg_1158[31]_i_2_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sub_ln36_8_reg_1158[31]_i_3 
       (.I0(shl_ln36_14_fu_575_p2[30]),
        .I1(\p_b_data_1_reg_1082_reg_n_0_[18] ),
        .I2(shl_ln36_14_fu_575_p2[28]),
        .O(\sub_ln36_8_reg_1158[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \sub_ln36_8_reg_1158[31]_i_4 
       (.I0(shl_ln36_14_fu_575_p2[30]),
        .I1(\p_b_data_1_reg_1082_reg_n_0_[20] ),
        .I2(\p_b_data_1_reg_1082_reg_n_0_[18] ),
        .I3(\p_b_data_1_reg_1082_reg_n_0_[21] ),
        .I4(\p_b_data_1_reg_1082_reg_n_0_[19] ),
        .I5(shl_ln36_14_fu_575_p2[31]),
        .O(\sub_ln36_8_reg_1158[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sub_ln36_8_reg_1158[31]_i_5 
       (.I0(\sub_ln36_8_reg_1158[31]_i_2_n_0 ),
        .I1(\p_b_data_1_reg_1082_reg_n_0_[20] ),
        .I2(\p_b_data_1_reg_1082_reg_n_0_[18] ),
        .I3(shl_ln36_14_fu_575_p2[30]),
        .O(\sub_ln36_8_reg_1158[31]_i_5_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sub_ln36_8_reg_1158[31]_i_6 
       (.I0(shl_ln36_14_fu_575_p2[31]),
        .I1(\p_b_data_1_reg_1082_reg_n_0_[19] ),
        .I2(shl_ln36_14_fu_575_p2[29]),
        .I3(\sub_ln36_8_reg_1158[31]_i_3_n_0 ),
        .O(\sub_ln36_8_reg_1158[31]_i_6_n_0 ));
  FDRE \sub_ln36_8_reg_1158_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_8_fu_596_p21_out[10]),
        .Q(sub_ln36_8_reg_1158[10]),
        .R(1'b0));
  FDRE \sub_ln36_8_reg_1158_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_8_fu_596_p21_out[11]),
        .Q(sub_ln36_8_reg_1158[11]),
        .R(1'b0));
  FDRE \sub_ln36_8_reg_1158_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_8_fu_596_p21_out[12]),
        .Q(sub_ln36_8_reg_1158[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln36_8_reg_1158_reg[12]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln36_8_reg_1158_reg[12]_i_1_n_0 ,\sub_ln36_8_reg_1158_reg[12]_i_1_n_1 ,\sub_ln36_8_reg_1158_reg[12]_i_1_n_2 ,\sub_ln36_8_reg_1158_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({shl_ln36_14_fu_575_p2[14],1'b0,\sub_ln36_8_reg_1158[12]_i_2_n_0 ,1'b0}),
        .O({sub_ln36_8_fu_596_p21_out[12:10],\NLW_sub_ln36_8_reg_1158_reg[12]_i_1_O_UNCONNECTED [0]}),
        .S({\sub_ln36_8_reg_1158[12]_i_3_n_0 ,\sub_ln36_8_reg_1158[12]_i_4_n_0 ,shl_ln36_14_fu_575_p2[14],1'b0}));
  FDRE \sub_ln36_8_reg_1158_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_8_fu_596_p21_out[13]),
        .Q(sub_ln36_8_reg_1158[13]),
        .R(1'b0));
  FDRE \sub_ln36_8_reg_1158_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_8_fu_596_p21_out[14]),
        .Q(sub_ln36_8_reg_1158[14]),
        .R(1'b0));
  FDRE \sub_ln36_8_reg_1158_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_8_fu_596_p21_out[15]),
        .Q(sub_ln36_8_reg_1158[15]),
        .R(1'b0));
  FDRE \sub_ln36_8_reg_1158_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_8_fu_596_p21_out[16]),
        .Q(sub_ln36_8_reg_1158[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln36_8_reg_1158_reg[16]_i_1 
       (.CI(\sub_ln36_8_reg_1158_reg[12]_i_1_n_0 ),
        .CO({\sub_ln36_8_reg_1158_reg[16]_i_1_n_0 ,\sub_ln36_8_reg_1158_reg[16]_i_1_n_1 ,\sub_ln36_8_reg_1158_reg[16]_i_1_n_2 ,\sub_ln36_8_reg_1158_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln36_8_reg_1158[16]_i_2_n_0 ,\sub_ln36_8_reg_1158[16]_i_3_n_0 ,\sub_ln36_8_reg_1158[16]_i_4_n_0 ,\sub_ln36_8_reg_1158[16]_i_5_n_0 }),
        .O(sub_ln36_8_fu_596_p21_out[16:13]),
        .S({\sub_ln36_8_reg_1158[16]_i_6_n_0 ,\sub_ln36_8_reg_1158[16]_i_7_n_0 ,\sub_ln36_8_reg_1158[16]_i_8_n_0 ,\sub_ln36_8_reg_1158[16]_i_9_n_0 }));
  FDRE \sub_ln36_8_reg_1158_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_8_fu_596_p21_out[17]),
        .Q(sub_ln36_8_reg_1158[17]),
        .R(1'b0));
  FDRE \sub_ln36_8_reg_1158_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_8_fu_596_p21_out[18]),
        .Q(sub_ln36_8_reg_1158[18]),
        .R(1'b0));
  FDRE \sub_ln36_8_reg_1158_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_8_fu_596_p21_out[19]),
        .Q(sub_ln36_8_reg_1158[19]),
        .R(1'b0));
  FDRE \sub_ln36_8_reg_1158_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_8_fu_596_p21_out[20]),
        .Q(sub_ln36_8_reg_1158[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln36_8_reg_1158_reg[20]_i_1 
       (.CI(\sub_ln36_8_reg_1158_reg[16]_i_1_n_0 ),
        .CO({\sub_ln36_8_reg_1158_reg[20]_i_1_n_0 ,\sub_ln36_8_reg_1158_reg[20]_i_1_n_1 ,\sub_ln36_8_reg_1158_reg[20]_i_1_n_2 ,\sub_ln36_8_reg_1158_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln36_8_reg_1158[20]_i_2_n_0 ,\sub_ln36_8_reg_1158[20]_i_3_n_0 ,\sub_ln36_8_reg_1158[20]_i_4_n_0 ,\sub_ln36_8_reg_1158[20]_i_5_n_0 }),
        .O(sub_ln36_8_fu_596_p21_out[20:17]),
        .S({\sub_ln36_8_reg_1158[20]_i_6_n_0 ,\sub_ln36_8_reg_1158[20]_i_7_n_0 ,\sub_ln36_8_reg_1158[20]_i_8_n_0 ,\sub_ln36_8_reg_1158[20]_i_9_n_0 }));
  FDRE \sub_ln36_8_reg_1158_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_8_fu_596_p21_out[21]),
        .Q(sub_ln36_8_reg_1158[21]),
        .R(1'b0));
  FDRE \sub_ln36_8_reg_1158_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_8_fu_596_p21_out[22]),
        .Q(sub_ln36_8_reg_1158[22]),
        .R(1'b0));
  FDRE \sub_ln36_8_reg_1158_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_8_fu_596_p21_out[23]),
        .Q(sub_ln36_8_reg_1158[23]),
        .R(1'b0));
  FDRE \sub_ln36_8_reg_1158_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_8_fu_596_p21_out[24]),
        .Q(sub_ln36_8_reg_1158[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln36_8_reg_1158_reg[24]_i_1 
       (.CI(\sub_ln36_8_reg_1158_reg[20]_i_1_n_0 ),
        .CO({\sub_ln36_8_reg_1158_reg[24]_i_1_n_0 ,\sub_ln36_8_reg_1158_reg[24]_i_1_n_1 ,\sub_ln36_8_reg_1158_reg[24]_i_1_n_2 ,\sub_ln36_8_reg_1158_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln36_8_reg_1158[24]_i_2_n_0 ,\sub_ln36_8_reg_1158[24]_i_3_n_0 ,\sub_ln36_8_reg_1158[24]_i_4_n_0 ,\sub_ln36_8_reg_1158[24]_i_5_n_0 }),
        .O(sub_ln36_8_fu_596_p21_out[24:21]),
        .S({\sub_ln36_8_reg_1158[24]_i_6_n_0 ,\sub_ln36_8_reg_1158[24]_i_7_n_0 ,\sub_ln36_8_reg_1158[24]_i_8_n_0 ,\sub_ln36_8_reg_1158[24]_i_9_n_0 }));
  FDRE \sub_ln36_8_reg_1158_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_8_fu_596_p21_out[25]),
        .Q(sub_ln36_8_reg_1158[25]),
        .R(1'b0));
  FDRE \sub_ln36_8_reg_1158_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_8_fu_596_p21_out[26]),
        .Q(sub_ln36_8_reg_1158[26]),
        .R(1'b0));
  FDRE \sub_ln36_8_reg_1158_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_8_fu_596_p21_out[27]),
        .Q(sub_ln36_8_reg_1158[27]),
        .R(1'b0));
  FDRE \sub_ln36_8_reg_1158_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_8_fu_596_p21_out[28]),
        .Q(sub_ln36_8_reg_1158[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln36_8_reg_1158_reg[28]_i_1 
       (.CI(\sub_ln36_8_reg_1158_reg[24]_i_1_n_0 ),
        .CO({\sub_ln36_8_reg_1158_reg[28]_i_1_n_0 ,\sub_ln36_8_reg_1158_reg[28]_i_1_n_1 ,\sub_ln36_8_reg_1158_reg[28]_i_1_n_2 ,\sub_ln36_8_reg_1158_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln36_8_reg_1158[28]_i_2_n_0 ,\sub_ln36_8_reg_1158[28]_i_3_n_0 ,\sub_ln36_8_reg_1158[28]_i_4_n_0 ,\sub_ln36_8_reg_1158[28]_i_5_n_0 }),
        .O(sub_ln36_8_fu_596_p21_out[28:25]),
        .S({\sub_ln36_8_reg_1158[28]_i_6_n_0 ,\sub_ln36_8_reg_1158[28]_i_7_n_0 ,\sub_ln36_8_reg_1158[28]_i_8_n_0 ,\sub_ln36_8_reg_1158[28]_i_9_n_0 }));
  FDRE \sub_ln36_8_reg_1158_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_8_fu_596_p21_out[29]),
        .Q(sub_ln36_8_reg_1158[29]),
        .R(1'b0));
  FDRE \sub_ln36_8_reg_1158_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_8_fu_596_p21_out[30]),
        .Q(sub_ln36_8_reg_1158[30]),
        .R(1'b0));
  FDRE \sub_ln36_8_reg_1158_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln36_8_fu_596_p21_out[31]),
        .Q(sub_ln36_8_reg_1158[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln36_8_reg_1158_reg[31]_i_1 
       (.CI(\sub_ln36_8_reg_1158_reg[28]_i_1_n_0 ),
        .CO({\NLW_sub_ln36_8_reg_1158_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub_ln36_8_reg_1158_reg[31]_i_1_n_2 ,\sub_ln36_8_reg_1158_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sub_ln36_8_reg_1158[31]_i_2_n_0 ,\sub_ln36_8_reg_1158[31]_i_3_n_0 }),
        .O({\NLW_sub_ln36_8_reg_1158_reg[31]_i_1_O_UNCONNECTED [3],sub_ln36_8_fu_596_p21_out[31:29]}),
        .S({1'b0,\sub_ln36_8_reg_1158[31]_i_4_n_0 ,\sub_ln36_8_reg_1158[31]_i_5_n_0 ,\sub_ln36_8_reg_1158[31]_i_6_n_0 }));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_ln38_3_reg_1198[10]_i_2 
       (.I0(shl_ln36_5_fu_640_p2[7]),
        .I1(shl_ln36_5_fu_640_p2[11]),
        .O(\sub_ln38_3_reg_1198[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_ln38_3_reg_1198[10]_i_3 
       (.I0(shl_ln36_5_fu_640_p2[6]),
        .I1(shl_ln36_5_fu_640_p2[10]),
        .O(\sub_ln38_3_reg_1198[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_ln38_3_reg_1198[10]_i_4 
       (.I0(shl_ln36_1_reg_1128_pp0_iter2_reg[13]),
        .I1(shl_ln36_5_fu_640_p2[9]),
        .O(\sub_ln38_3_reg_1198[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_ln38_3_reg_1198[10]_i_5 
       (.I0(shl_ln36_1_reg_1128_pp0_iter2_reg[12]),
        .I1(shl_ln36_5_fu_640_p2[8]),
        .O(\sub_ln38_3_reg_1198[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \sub_ln38_3_reg_1198[10]_i_6 
       (.I0(shl_ln36_5_fu_640_p2[11]),
        .I1(shl_ln36_5_fu_640_p2[7]),
        .I2(shl_ln36_5_fu_640_p2[8]),
        .I3(shl_ln36_5_fu_640_p2[12]),
        .O(\sub_ln38_3_reg_1198[10]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \sub_ln38_3_reg_1198[10]_i_7 
       (.I0(shl_ln36_5_fu_640_p2[10]),
        .I1(shl_ln36_5_fu_640_p2[6]),
        .I2(shl_ln36_5_fu_640_p2[7]),
        .I3(shl_ln36_5_fu_640_p2[11]),
        .O(\sub_ln38_3_reg_1198[10]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \sub_ln38_3_reg_1198[10]_i_8 
       (.I0(shl_ln36_5_fu_640_p2[9]),
        .I1(shl_ln36_1_reg_1128_pp0_iter2_reg[13]),
        .I2(shl_ln36_5_fu_640_p2[6]),
        .I3(shl_ln36_5_fu_640_p2[10]),
        .O(\sub_ln38_3_reg_1198[10]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \sub_ln38_3_reg_1198[10]_i_9 
       (.I0(shl_ln36_5_fu_640_p2[8]),
        .I1(shl_ln36_1_reg_1128_pp0_iter2_reg[12]),
        .I2(shl_ln36_1_reg_1128_pp0_iter2_reg[13]),
        .I3(shl_ln36_5_fu_640_p2[9]),
        .O(\sub_ln38_3_reg_1198[10]_i_9_n_0 ));
  (* HLUTNM = "lutpair165" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \sub_ln38_3_reg_1198[14]_i_2 
       (.I0(shl_ln36_1_reg_1128_pp0_iter2_reg[13]),
        .I1(shl_ln36_5_fu_640_p2[11]),
        .I2(shl_ln36_5_fu_640_p2[15]),
        .O(\sub_ln38_3_reg_1198[14]_i_2_n_0 ));
  (* HLUTNM = "lutpair164" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \sub_ln38_3_reg_1198[14]_i_3 
       (.I0(shl_ln36_1_reg_1128_pp0_iter2_reg[12]),
        .I1(shl_ln36_5_fu_640_p2[10]),
        .I2(shl_ln36_5_fu_640_p2[14]),
        .O(\sub_ln38_3_reg_1198[14]_i_3_n_0 ));
  (* HLUTNM = "lutpair163" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sub_ln38_3_reg_1198[14]_i_4 
       (.I0(shl_ln36_5_fu_640_p2[9]),
        .I1(shl_ln36_5_fu_640_p2[13]),
        .O(\sub_ln38_3_reg_1198[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \sub_ln38_3_reg_1198[14]_i_5 
       (.I0(shl_ln36_5_fu_640_p2[8]),
        .I1(shl_ln36_5_fu_640_p2[12]),
        .O(\sub_ln38_3_reg_1198[14]_i_5_n_0 ));
  (* HLUTNM = "lutpair166" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sub_ln38_3_reg_1198[14]_i_6 
       (.I0(shl_ln36_5_fu_640_p2[6]),
        .I1(shl_ln36_5_fu_640_p2[12]),
        .I2(shl_ln36_5_fu_640_p2[16]),
        .I3(\sub_ln38_3_reg_1198[14]_i_2_n_0 ),
        .O(\sub_ln38_3_reg_1198[14]_i_6_n_0 ));
  (* HLUTNM = "lutpair165" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sub_ln38_3_reg_1198[14]_i_7 
       (.I0(shl_ln36_1_reg_1128_pp0_iter2_reg[13]),
        .I1(shl_ln36_5_fu_640_p2[11]),
        .I2(shl_ln36_5_fu_640_p2[15]),
        .I3(\sub_ln38_3_reg_1198[14]_i_3_n_0 ),
        .O(\sub_ln38_3_reg_1198[14]_i_7_n_0 ));
  (* HLUTNM = "lutpair164" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sub_ln38_3_reg_1198[14]_i_8 
       (.I0(shl_ln36_1_reg_1128_pp0_iter2_reg[12]),
        .I1(shl_ln36_5_fu_640_p2[10]),
        .I2(shl_ln36_5_fu_640_p2[14]),
        .I3(\sub_ln38_3_reg_1198[14]_i_4_n_0 ),
        .O(\sub_ln38_3_reg_1198[14]_i_8_n_0 ));
  (* HLUTNM = "lutpair163" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    \sub_ln38_3_reg_1198[14]_i_9 
       (.I0(shl_ln36_5_fu_640_p2[9]),
        .I1(shl_ln36_5_fu_640_p2[13]),
        .I2(shl_ln36_5_fu_640_p2[12]),
        .I3(shl_ln36_5_fu_640_p2[8]),
        .O(\sub_ln38_3_reg_1198[14]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \sub_ln38_3_reg_1198[18]_i_10 
       (.I0(shl_ln36_5_fu_640_p2[19]),
        .I1(shl_ln36_5_fu_640_p2[9]),
        .I2(shl_ln36_5_fu_640_p2[15]),
        .O(\sub_ln38_3_reg_1198[18]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    \sub_ln38_3_reg_1198[18]_i_2 
       (.I0(shl_ln36_1_reg_1128_pp0_iter2_reg[13]),
        .I1(\sub_ln38_3_reg_1198[18]_i_10_n_0 ),
        .I2(shl_ln36_5_fu_640_p2[18]),
        .I3(shl_ln36_5_fu_640_p2[14]),
        .I4(shl_ln36_5_fu_640_p2[8]),
        .O(\sub_ln38_3_reg_1198[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \sub_ln38_3_reg_1198[18]_i_3 
       (.I0(shl_ln36_5_fu_640_p2[18]),
        .I1(shl_ln36_5_fu_640_p2[14]),
        .I2(shl_ln36_5_fu_640_p2[8]),
        .I3(shl_ln36_1_reg_1128_pp0_iter2_reg[13]),
        .I4(\sub_ln38_3_reg_1198[18]_i_10_n_0 ),
        .O(\sub_ln38_3_reg_1198[18]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sub_ln38_3_reg_1198[18]_i_4 
       (.I0(shl_ln36_5_fu_640_p2[14]),
        .I1(shl_ln36_5_fu_640_p2[8]),
        .I2(shl_ln36_5_fu_640_p2[18]),
        .I3(shl_ln36_1_reg_1128_pp0_iter2_reg[12]),
        .O(\sub_ln38_3_reg_1198[18]_i_4_n_0 ));
  (* HLUTNM = "lutpair166" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \sub_ln38_3_reg_1198[18]_i_5 
       (.I0(shl_ln36_5_fu_640_p2[6]),
        .I1(shl_ln36_5_fu_640_p2[12]),
        .I2(shl_ln36_5_fu_640_p2[16]),
        .O(\sub_ln38_3_reg_1198[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    \sub_ln38_3_reg_1198[18]_i_6 
       (.I0(\sub_ln38_3_reg_1198[18]_i_2_n_0 ),
        .I1(\sub_ln38_3_reg_1198[22]_i_13_n_0 ),
        .I2(shl_ln36_5_fu_640_p2[6]),
        .I3(shl_ln36_5_fu_640_p2[9]),
        .I4(shl_ln36_5_fu_640_p2[15]),
        .I5(shl_ln36_5_fu_640_p2[19]),
        .O(\sub_ln38_3_reg_1198[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9996699969996669)) 
    \sub_ln38_3_reg_1198[18]_i_7 
       (.I0(\sub_ln38_3_reg_1198[18]_i_10_n_0 ),
        .I1(shl_ln36_1_reg_1128_pp0_iter2_reg[13]),
        .I2(shl_ln36_5_fu_640_p2[18]),
        .I3(shl_ln36_5_fu_640_p2[8]),
        .I4(shl_ln36_5_fu_640_p2[14]),
        .I5(shl_ln36_1_reg_1128_pp0_iter2_reg[12]),
        .O(\sub_ln38_3_reg_1198[18]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9A59)) 
    \sub_ln38_3_reg_1198[18]_i_8 
       (.I0(\sub_ln38_3_reg_1198[18]_i_4_n_0 ),
        .I1(shl_ln36_5_fu_640_p2[17]),
        .I2(shl_ln36_5_fu_640_p2[13]),
        .I3(shl_ln36_5_fu_640_p2[7]),
        .O(\sub_ln38_3_reg_1198[18]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sub_ln38_3_reg_1198[18]_i_9 
       (.I0(\sub_ln38_3_reg_1198[18]_i_5_n_0 ),
        .I1(shl_ln36_5_fu_640_p2[13]),
        .I2(shl_ln36_5_fu_640_p2[7]),
        .I3(shl_ln36_5_fu_640_p2[17]),
        .O(\sub_ln38_3_reg_1198[18]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \sub_ln38_3_reg_1198[22]_i_10 
       (.I0(shl_ln36_5_fu_640_p2[23]),
        .I1(shl_ln36_5_fu_640_p2[13]),
        .I2(shl_ln36_5_fu_640_p2[19]),
        .O(\sub_ln38_3_reg_1198[22]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \sub_ln38_3_reg_1198[22]_i_11 
       (.I0(shl_ln36_5_fu_640_p2[22]),
        .I1(shl_ln36_5_fu_640_p2[12]),
        .I2(shl_ln36_5_fu_640_p2[18]),
        .O(\sub_ln38_3_reg_1198[22]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \sub_ln38_3_reg_1198[22]_i_12 
       (.I0(shl_ln36_5_fu_640_p2[21]),
        .I1(shl_ln36_5_fu_640_p2[11]),
        .I2(shl_ln36_5_fu_640_p2[17]),
        .O(\sub_ln38_3_reg_1198[22]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \sub_ln38_3_reg_1198[22]_i_13 
       (.I0(shl_ln36_5_fu_640_p2[20]),
        .I1(shl_ln36_5_fu_640_p2[10]),
        .I2(shl_ln36_5_fu_640_p2[16]),
        .O(\sub_ln38_3_reg_1198[22]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    \sub_ln38_3_reg_1198[22]_i_2 
       (.I0(shl_ln36_5_fu_640_p2[9]),
        .I1(\sub_ln38_3_reg_1198[22]_i_10_n_0 ),
        .I2(shl_ln36_5_fu_640_p2[22]),
        .I3(shl_ln36_5_fu_640_p2[18]),
        .I4(shl_ln36_5_fu_640_p2[12]),
        .O(\sub_ln38_3_reg_1198[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    \sub_ln38_3_reg_1198[22]_i_3 
       (.I0(shl_ln36_5_fu_640_p2[8]),
        .I1(\sub_ln38_3_reg_1198[22]_i_11_n_0 ),
        .I2(shl_ln36_5_fu_640_p2[21]),
        .I3(shl_ln36_5_fu_640_p2[17]),
        .I4(shl_ln36_5_fu_640_p2[11]),
        .O(\sub_ln38_3_reg_1198[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    \sub_ln38_3_reg_1198[22]_i_4 
       (.I0(shl_ln36_5_fu_640_p2[7]),
        .I1(\sub_ln38_3_reg_1198[22]_i_12_n_0 ),
        .I2(shl_ln36_5_fu_640_p2[20]),
        .I3(shl_ln36_5_fu_640_p2[16]),
        .I4(shl_ln36_5_fu_640_p2[10]),
        .O(\sub_ln38_3_reg_1198[22]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    \sub_ln38_3_reg_1198[22]_i_5 
       (.I0(shl_ln36_5_fu_640_p2[6]),
        .I1(\sub_ln38_3_reg_1198[22]_i_13_n_0 ),
        .I2(shl_ln36_5_fu_640_p2[19]),
        .I3(shl_ln36_5_fu_640_p2[15]),
        .I4(shl_ln36_5_fu_640_p2[9]),
        .O(\sub_ln38_3_reg_1198[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    \sub_ln38_3_reg_1198[22]_i_6 
       (.I0(\sub_ln38_3_reg_1198[22]_i_2_n_0 ),
        .I1(\sub_ln38_3_reg_1198[26]_i_13_n_0 ),
        .I2(shl_ln36_5_fu_640_p2[10]),
        .I3(shl_ln36_5_fu_640_p2[13]),
        .I4(shl_ln36_5_fu_640_p2[19]),
        .I5(shl_ln36_5_fu_640_p2[23]),
        .O(\sub_ln38_3_reg_1198[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    \sub_ln38_3_reg_1198[22]_i_7 
       (.I0(\sub_ln38_3_reg_1198[22]_i_3_n_0 ),
        .I1(\sub_ln38_3_reg_1198[22]_i_10_n_0 ),
        .I2(shl_ln36_5_fu_640_p2[9]),
        .I3(shl_ln36_5_fu_640_p2[12]),
        .I4(shl_ln36_5_fu_640_p2[18]),
        .I5(shl_ln36_5_fu_640_p2[22]),
        .O(\sub_ln38_3_reg_1198[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    \sub_ln38_3_reg_1198[22]_i_8 
       (.I0(\sub_ln38_3_reg_1198[22]_i_4_n_0 ),
        .I1(\sub_ln38_3_reg_1198[22]_i_11_n_0 ),
        .I2(shl_ln36_5_fu_640_p2[8]),
        .I3(shl_ln36_5_fu_640_p2[11]),
        .I4(shl_ln36_5_fu_640_p2[17]),
        .I5(shl_ln36_5_fu_640_p2[21]),
        .O(\sub_ln38_3_reg_1198[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    \sub_ln38_3_reg_1198[22]_i_9 
       (.I0(\sub_ln38_3_reg_1198[22]_i_5_n_0 ),
        .I1(\sub_ln38_3_reg_1198[22]_i_12_n_0 ),
        .I2(shl_ln36_5_fu_640_p2[7]),
        .I3(shl_ln36_5_fu_640_p2[10]),
        .I4(shl_ln36_5_fu_640_p2[16]),
        .I5(shl_ln36_5_fu_640_p2[20]),
        .O(\sub_ln38_3_reg_1198[22]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \sub_ln38_3_reg_1198[26]_i_10 
       (.I0(shl_ln36_5_fu_640_p2[27]),
        .I1(shl_ln36_5_fu_640_p2[17]),
        .I2(shl_ln36_5_fu_640_p2[23]),
        .O(\sub_ln38_3_reg_1198[26]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \sub_ln38_3_reg_1198[26]_i_11 
       (.I0(shl_ln36_5_fu_640_p2[26]),
        .I1(shl_ln36_5_fu_640_p2[16]),
        .I2(shl_ln36_5_fu_640_p2[22]),
        .O(\sub_ln38_3_reg_1198[26]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \sub_ln38_3_reg_1198[26]_i_12 
       (.I0(shl_ln36_5_fu_640_p2[25]),
        .I1(shl_ln36_5_fu_640_p2[15]),
        .I2(shl_ln36_5_fu_640_p2[21]),
        .O(\sub_ln38_3_reg_1198[26]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \sub_ln38_3_reg_1198[26]_i_13 
       (.I0(shl_ln36_5_fu_640_p2[24]),
        .I1(shl_ln36_5_fu_640_p2[14]),
        .I2(shl_ln36_5_fu_640_p2[20]),
        .O(\sub_ln38_3_reg_1198[26]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    \sub_ln38_3_reg_1198[26]_i_2 
       (.I0(shl_ln36_5_fu_640_p2[13]),
        .I1(\sub_ln38_3_reg_1198[26]_i_10_n_0 ),
        .I2(shl_ln36_5_fu_640_p2[26]),
        .I3(shl_ln36_5_fu_640_p2[22]),
        .I4(shl_ln36_5_fu_640_p2[16]),
        .O(\sub_ln38_3_reg_1198[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    \sub_ln38_3_reg_1198[26]_i_3 
       (.I0(shl_ln36_5_fu_640_p2[12]),
        .I1(\sub_ln38_3_reg_1198[26]_i_11_n_0 ),
        .I2(shl_ln36_5_fu_640_p2[25]),
        .I3(shl_ln36_5_fu_640_p2[21]),
        .I4(shl_ln36_5_fu_640_p2[15]),
        .O(\sub_ln38_3_reg_1198[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    \sub_ln38_3_reg_1198[26]_i_4 
       (.I0(shl_ln36_5_fu_640_p2[11]),
        .I1(\sub_ln38_3_reg_1198[26]_i_12_n_0 ),
        .I2(shl_ln36_5_fu_640_p2[24]),
        .I3(shl_ln36_5_fu_640_p2[20]),
        .I4(shl_ln36_5_fu_640_p2[14]),
        .O(\sub_ln38_3_reg_1198[26]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    \sub_ln38_3_reg_1198[26]_i_5 
       (.I0(shl_ln36_5_fu_640_p2[10]),
        .I1(\sub_ln38_3_reg_1198[26]_i_13_n_0 ),
        .I2(shl_ln36_5_fu_640_p2[23]),
        .I3(shl_ln36_5_fu_640_p2[19]),
        .I4(shl_ln36_5_fu_640_p2[13]),
        .O(\sub_ln38_3_reg_1198[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    \sub_ln38_3_reg_1198[26]_i_6 
       (.I0(\sub_ln38_3_reg_1198[26]_i_2_n_0 ),
        .I1(\sub_ln38_3_reg_1198[30]_i_13_n_0 ),
        .I2(shl_ln36_5_fu_640_p2[14]),
        .I3(shl_ln36_5_fu_640_p2[17]),
        .I4(shl_ln36_5_fu_640_p2[23]),
        .I5(shl_ln36_5_fu_640_p2[27]),
        .O(\sub_ln38_3_reg_1198[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    \sub_ln38_3_reg_1198[26]_i_7 
       (.I0(\sub_ln38_3_reg_1198[26]_i_3_n_0 ),
        .I1(\sub_ln38_3_reg_1198[26]_i_10_n_0 ),
        .I2(shl_ln36_5_fu_640_p2[13]),
        .I3(shl_ln36_5_fu_640_p2[16]),
        .I4(shl_ln36_5_fu_640_p2[22]),
        .I5(shl_ln36_5_fu_640_p2[26]),
        .O(\sub_ln38_3_reg_1198[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    \sub_ln38_3_reg_1198[26]_i_8 
       (.I0(\sub_ln38_3_reg_1198[26]_i_4_n_0 ),
        .I1(\sub_ln38_3_reg_1198[26]_i_11_n_0 ),
        .I2(shl_ln36_5_fu_640_p2[12]),
        .I3(shl_ln36_5_fu_640_p2[15]),
        .I4(shl_ln36_5_fu_640_p2[21]),
        .I5(shl_ln36_5_fu_640_p2[25]),
        .O(\sub_ln38_3_reg_1198[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    \sub_ln38_3_reg_1198[26]_i_9 
       (.I0(\sub_ln38_3_reg_1198[26]_i_5_n_0 ),
        .I1(\sub_ln38_3_reg_1198[26]_i_12_n_0 ),
        .I2(shl_ln36_5_fu_640_p2[11]),
        .I3(shl_ln36_5_fu_640_p2[14]),
        .I4(shl_ln36_5_fu_640_p2[20]),
        .I5(shl_ln36_5_fu_640_p2[24]),
        .O(\sub_ln38_3_reg_1198[26]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \sub_ln38_3_reg_1198[30]_i_10 
       (.I0(shl_ln36_5_fu_640_p2[31]),
        .I1(shl_ln36_5_fu_640_p2[21]),
        .I2(shl_ln36_5_fu_640_p2[27]),
        .O(\sub_ln38_3_reg_1198[30]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \sub_ln38_3_reg_1198[30]_i_11 
       (.I0(shl_ln36_5_fu_640_p2[30]),
        .I1(shl_ln36_5_fu_640_p2[20]),
        .I2(shl_ln36_5_fu_640_p2[26]),
        .O(\sub_ln38_3_reg_1198[30]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \sub_ln38_3_reg_1198[30]_i_12 
       (.I0(shl_ln36_5_fu_640_p2[29]),
        .I1(shl_ln36_5_fu_640_p2[19]),
        .I2(shl_ln36_5_fu_640_p2[25]),
        .O(\sub_ln38_3_reg_1198[30]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \sub_ln38_3_reg_1198[30]_i_13 
       (.I0(shl_ln36_5_fu_640_p2[28]),
        .I1(shl_ln36_5_fu_640_p2[18]),
        .I2(shl_ln36_5_fu_640_p2[24]),
        .O(\sub_ln38_3_reg_1198[30]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \sub_ln38_3_reg_1198[30]_i_14 
       (.I0(\p_r_data_1_reg_1002_pp0_iter2_reg_reg_n_0_[28] ),
        .I1(shl_ln36_5_fu_640_p2[22]),
        .I2(shl_ln36_5_fu_640_p2[28]),
        .O(\sub_ln38_3_reg_1198[30]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    \sub_ln38_3_reg_1198[30]_i_2 
       (.I0(shl_ln36_5_fu_640_p2[17]),
        .I1(\sub_ln38_3_reg_1198[30]_i_10_n_0 ),
        .I2(shl_ln36_5_fu_640_p2[30]),
        .I3(shl_ln36_5_fu_640_p2[26]),
        .I4(shl_ln36_5_fu_640_p2[20]),
        .O(\sub_ln38_3_reg_1198[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    \sub_ln38_3_reg_1198[30]_i_3 
       (.I0(shl_ln36_5_fu_640_p2[16]),
        .I1(\sub_ln38_3_reg_1198[30]_i_11_n_0 ),
        .I2(shl_ln36_5_fu_640_p2[29]),
        .I3(shl_ln36_5_fu_640_p2[25]),
        .I4(shl_ln36_5_fu_640_p2[19]),
        .O(\sub_ln38_3_reg_1198[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    \sub_ln38_3_reg_1198[30]_i_4 
       (.I0(shl_ln36_5_fu_640_p2[15]),
        .I1(\sub_ln38_3_reg_1198[30]_i_12_n_0 ),
        .I2(shl_ln36_5_fu_640_p2[28]),
        .I3(shl_ln36_5_fu_640_p2[24]),
        .I4(shl_ln36_5_fu_640_p2[18]),
        .O(\sub_ln38_3_reg_1198[30]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    \sub_ln38_3_reg_1198[30]_i_5 
       (.I0(shl_ln36_5_fu_640_p2[14]),
        .I1(\sub_ln38_3_reg_1198[30]_i_13_n_0 ),
        .I2(shl_ln36_5_fu_640_p2[27]),
        .I3(shl_ln36_5_fu_640_p2[23]),
        .I4(shl_ln36_5_fu_640_p2[17]),
        .O(\sub_ln38_3_reg_1198[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    \sub_ln38_3_reg_1198[30]_i_6 
       (.I0(\sub_ln38_3_reg_1198[30]_i_2_n_0 ),
        .I1(\sub_ln38_3_reg_1198[30]_i_14_n_0 ),
        .I2(shl_ln36_5_fu_640_p2[18]),
        .I3(shl_ln36_5_fu_640_p2[21]),
        .I4(shl_ln36_5_fu_640_p2[27]),
        .I5(shl_ln36_5_fu_640_p2[31]),
        .O(\sub_ln38_3_reg_1198[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    \sub_ln38_3_reg_1198[30]_i_7 
       (.I0(\sub_ln38_3_reg_1198[30]_i_3_n_0 ),
        .I1(\sub_ln38_3_reg_1198[30]_i_10_n_0 ),
        .I2(shl_ln36_5_fu_640_p2[17]),
        .I3(shl_ln36_5_fu_640_p2[20]),
        .I4(shl_ln36_5_fu_640_p2[26]),
        .I5(shl_ln36_5_fu_640_p2[30]),
        .O(\sub_ln38_3_reg_1198[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    \sub_ln38_3_reg_1198[30]_i_8 
       (.I0(\sub_ln38_3_reg_1198[30]_i_4_n_0 ),
        .I1(\sub_ln38_3_reg_1198[30]_i_11_n_0 ),
        .I2(shl_ln36_5_fu_640_p2[16]),
        .I3(shl_ln36_5_fu_640_p2[19]),
        .I4(shl_ln36_5_fu_640_p2[25]),
        .I5(shl_ln36_5_fu_640_p2[29]),
        .O(\sub_ln38_3_reg_1198[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    \sub_ln38_3_reg_1198[30]_i_9 
       (.I0(\sub_ln38_3_reg_1198[30]_i_5_n_0 ),
        .I1(\sub_ln38_3_reg_1198[30]_i_12_n_0 ),
        .I2(shl_ln36_5_fu_640_p2[15]),
        .I3(shl_ln36_5_fu_640_p2[18]),
        .I4(shl_ln36_5_fu_640_p2[24]),
        .I5(shl_ln36_5_fu_640_p2[28]),
        .O(\sub_ln38_3_reg_1198[30]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h1E87781E87E11E87)) 
    \sub_ln38_3_reg_1198[31]_i_2 
       (.I0(\sub_ln38_3_reg_1198[31]_i_3_n_0 ),
        .I1(shl_ln36_5_fu_640_p2[18]),
        .I2(\sub_ln38_3_reg_1198[31]_i_4_n_0 ),
        .I3(shl_ln36_5_fu_640_p2[22]),
        .I4(shl_ln36_5_fu_640_p2[28]),
        .I5(\p_r_data_1_reg_1002_pp0_iter2_reg_reg_n_0_[28] ),
        .O(\sub_ln38_3_reg_1198[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h4D)) 
    \sub_ln38_3_reg_1198[31]_i_3 
       (.I0(shl_ln36_5_fu_640_p2[21]),
        .I1(shl_ln36_5_fu_640_p2[27]),
        .I2(shl_ln36_5_fu_640_p2[31]),
        .O(\sub_ln38_3_reg_1198[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sub_ln38_3_reg_1198[31]_i_4 
       (.I0(shl_ln36_5_fu_640_p2[29]),
        .I1(shl_ln36_5_fu_640_p2[23]),
        .I2(\p_r_data_1_reg_1002_pp0_iter2_reg_reg_n_0_[29] ),
        .I3(shl_ln36_5_fu_640_p2[19]),
        .O(\sub_ln38_3_reg_1198[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln38_3_reg_1198[6]_i_2 
       (.I0(shl_ln36_1_reg_1128_pp0_iter2_reg[12]),
        .O(p_1_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln38_3_reg_1198[6]_i_3 
       (.I0(shl_ln36_5_fu_640_p2[7]),
        .O(p_1_in[5]));
  LUT3 #(
    .INIT(8'h69)) 
    \sub_ln38_3_reg_1198[6]_i_4 
       (.I0(shl_ln36_5_fu_640_p2[7]),
        .I1(shl_ln36_1_reg_1128_pp0_iter2_reg[12]),
        .I2(shl_ln36_5_fu_640_p2[8]),
        .O(\sub_ln38_3_reg_1198[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln38_3_reg_1198[6]_i_5 
       (.I0(shl_ln36_5_fu_640_p2[6]),
        .I1(shl_ln36_5_fu_640_p2[7]),
        .O(\sub_ln38_3_reg_1198[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln38_3_reg_1198[6]_i_6 
       (.I0(shl_ln36_1_reg_1128_pp0_iter2_reg[13]),
        .I1(shl_ln36_5_fu_640_p2[6]),
        .O(\sub_ln38_3_reg_1198[6]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln38_3_reg_1198[6]_i_7 
       (.I0(shl_ln36_1_reg_1128_pp0_iter2_reg[13]),
        .O(p_1_in[3]));
  FDRE \sub_ln38_3_reg_1198_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln38_3_fu_739_p20_out[10]),
        .Q(sub_ln38_3_reg_1198[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln38_3_reg_1198_reg[10]_i_1 
       (.CI(\sub_ln38_3_reg_1198_reg[6]_i_1_n_0 ),
        .CO({\sub_ln38_3_reg_1198_reg[10]_i_1_n_0 ,\sub_ln38_3_reg_1198_reg[10]_i_1_n_1 ,\sub_ln38_3_reg_1198_reg[10]_i_1_n_2 ,\sub_ln38_3_reg_1198_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln38_3_reg_1198[10]_i_2_n_0 ,\sub_ln38_3_reg_1198[10]_i_3_n_0 ,\sub_ln38_3_reg_1198[10]_i_4_n_0 ,\sub_ln38_3_reg_1198[10]_i_5_n_0 }),
        .O(sub_ln38_3_fu_739_p20_out[10:7]),
        .S({\sub_ln38_3_reg_1198[10]_i_6_n_0 ,\sub_ln38_3_reg_1198[10]_i_7_n_0 ,\sub_ln38_3_reg_1198[10]_i_8_n_0 ,\sub_ln38_3_reg_1198[10]_i_9_n_0 }));
  FDRE \sub_ln38_3_reg_1198_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln38_3_fu_739_p20_out[11]),
        .Q(sub_ln38_3_reg_1198[11]),
        .R(1'b0));
  FDRE \sub_ln38_3_reg_1198_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln38_3_fu_739_p20_out[12]),
        .Q(sub_ln38_3_reg_1198[12]),
        .R(1'b0));
  FDRE \sub_ln38_3_reg_1198_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln38_3_fu_739_p20_out[13]),
        .Q(sub_ln38_3_reg_1198[13]),
        .R(1'b0));
  FDRE \sub_ln38_3_reg_1198_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln38_3_fu_739_p20_out[14]),
        .Q(sub_ln38_3_reg_1198[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln38_3_reg_1198_reg[14]_i_1 
       (.CI(\sub_ln38_3_reg_1198_reg[10]_i_1_n_0 ),
        .CO({\sub_ln38_3_reg_1198_reg[14]_i_1_n_0 ,\sub_ln38_3_reg_1198_reg[14]_i_1_n_1 ,\sub_ln38_3_reg_1198_reg[14]_i_1_n_2 ,\sub_ln38_3_reg_1198_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln38_3_reg_1198[14]_i_2_n_0 ,\sub_ln38_3_reg_1198[14]_i_3_n_0 ,\sub_ln38_3_reg_1198[14]_i_4_n_0 ,\sub_ln38_3_reg_1198[14]_i_5_n_0 }),
        .O(sub_ln38_3_fu_739_p20_out[14:11]),
        .S({\sub_ln38_3_reg_1198[14]_i_6_n_0 ,\sub_ln38_3_reg_1198[14]_i_7_n_0 ,\sub_ln38_3_reg_1198[14]_i_8_n_0 ,\sub_ln38_3_reg_1198[14]_i_9_n_0 }));
  FDRE \sub_ln38_3_reg_1198_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln38_3_fu_739_p20_out[15]),
        .Q(sub_ln38_3_reg_1198[15]),
        .R(1'b0));
  FDRE \sub_ln38_3_reg_1198_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln38_3_fu_739_p20_out[16]),
        .Q(sub_ln38_3_reg_1198[16]),
        .R(1'b0));
  FDRE \sub_ln38_3_reg_1198_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln38_3_fu_739_p20_out[17]),
        .Q(sub_ln38_3_reg_1198[17]),
        .R(1'b0));
  FDRE \sub_ln38_3_reg_1198_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln38_3_fu_739_p20_out[18]),
        .Q(sub_ln38_3_reg_1198[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln38_3_reg_1198_reg[18]_i_1 
       (.CI(\sub_ln38_3_reg_1198_reg[14]_i_1_n_0 ),
        .CO({\sub_ln38_3_reg_1198_reg[18]_i_1_n_0 ,\sub_ln38_3_reg_1198_reg[18]_i_1_n_1 ,\sub_ln38_3_reg_1198_reg[18]_i_1_n_2 ,\sub_ln38_3_reg_1198_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln38_3_reg_1198[18]_i_2_n_0 ,\sub_ln38_3_reg_1198[18]_i_3_n_0 ,\sub_ln38_3_reg_1198[18]_i_4_n_0 ,\sub_ln38_3_reg_1198[18]_i_5_n_0 }),
        .O(sub_ln38_3_fu_739_p20_out[18:15]),
        .S({\sub_ln38_3_reg_1198[18]_i_6_n_0 ,\sub_ln38_3_reg_1198[18]_i_7_n_0 ,\sub_ln38_3_reg_1198[18]_i_8_n_0 ,\sub_ln38_3_reg_1198[18]_i_9_n_0 }));
  FDRE \sub_ln38_3_reg_1198_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln38_3_fu_739_p20_out[19]),
        .Q(sub_ln38_3_reg_1198[19]),
        .R(1'b0));
  FDRE \sub_ln38_3_reg_1198_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln38_3_fu_739_p20_out[20]),
        .Q(sub_ln38_3_reg_1198[20]),
        .R(1'b0));
  FDRE \sub_ln38_3_reg_1198_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln38_3_fu_739_p20_out[21]),
        .Q(sub_ln38_3_reg_1198[21]),
        .R(1'b0));
  FDRE \sub_ln38_3_reg_1198_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln38_3_fu_739_p20_out[22]),
        .Q(sub_ln38_3_reg_1198[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln38_3_reg_1198_reg[22]_i_1 
       (.CI(\sub_ln38_3_reg_1198_reg[18]_i_1_n_0 ),
        .CO({\sub_ln38_3_reg_1198_reg[22]_i_1_n_0 ,\sub_ln38_3_reg_1198_reg[22]_i_1_n_1 ,\sub_ln38_3_reg_1198_reg[22]_i_1_n_2 ,\sub_ln38_3_reg_1198_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln38_3_reg_1198[22]_i_2_n_0 ,\sub_ln38_3_reg_1198[22]_i_3_n_0 ,\sub_ln38_3_reg_1198[22]_i_4_n_0 ,\sub_ln38_3_reg_1198[22]_i_5_n_0 }),
        .O(sub_ln38_3_fu_739_p20_out[22:19]),
        .S({\sub_ln38_3_reg_1198[22]_i_6_n_0 ,\sub_ln38_3_reg_1198[22]_i_7_n_0 ,\sub_ln38_3_reg_1198[22]_i_8_n_0 ,\sub_ln38_3_reg_1198[22]_i_9_n_0 }));
  FDRE \sub_ln38_3_reg_1198_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln38_3_fu_739_p20_out[23]),
        .Q(sub_ln38_3_reg_1198[23]),
        .R(1'b0));
  FDRE \sub_ln38_3_reg_1198_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln38_3_fu_739_p20_out[24]),
        .Q(sub_ln38_3_reg_1198[24]),
        .R(1'b0));
  FDRE \sub_ln38_3_reg_1198_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln38_3_fu_739_p20_out[25]),
        .Q(sub_ln38_3_reg_1198[25]),
        .R(1'b0));
  FDRE \sub_ln38_3_reg_1198_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln38_3_fu_739_p20_out[26]),
        .Q(sub_ln38_3_reg_1198[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln38_3_reg_1198_reg[26]_i_1 
       (.CI(\sub_ln38_3_reg_1198_reg[22]_i_1_n_0 ),
        .CO({\sub_ln38_3_reg_1198_reg[26]_i_1_n_0 ,\sub_ln38_3_reg_1198_reg[26]_i_1_n_1 ,\sub_ln38_3_reg_1198_reg[26]_i_1_n_2 ,\sub_ln38_3_reg_1198_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln38_3_reg_1198[26]_i_2_n_0 ,\sub_ln38_3_reg_1198[26]_i_3_n_0 ,\sub_ln38_3_reg_1198[26]_i_4_n_0 ,\sub_ln38_3_reg_1198[26]_i_5_n_0 }),
        .O(sub_ln38_3_fu_739_p20_out[26:23]),
        .S({\sub_ln38_3_reg_1198[26]_i_6_n_0 ,\sub_ln38_3_reg_1198[26]_i_7_n_0 ,\sub_ln38_3_reg_1198[26]_i_8_n_0 ,\sub_ln38_3_reg_1198[26]_i_9_n_0 }));
  FDRE \sub_ln38_3_reg_1198_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln38_3_fu_739_p20_out[27]),
        .Q(sub_ln38_3_reg_1198[27]),
        .R(1'b0));
  FDRE \sub_ln38_3_reg_1198_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln38_3_fu_739_p20_out[28]),
        .Q(sub_ln38_3_reg_1198[28]),
        .R(1'b0));
  FDRE \sub_ln38_3_reg_1198_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln38_3_fu_739_p20_out[29]),
        .Q(sub_ln38_3_reg_1198[29]),
        .R(1'b0));
  FDRE \sub_ln38_3_reg_1198_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(shl_ln36_1_reg_1128_pp0_iter2_reg[12]),
        .Q(sub_ln38_3_reg_1198[2]),
        .R(1'b0));
  FDRE \sub_ln38_3_reg_1198_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln38_3_fu_739_p20_out[30]),
        .Q(sub_ln38_3_reg_1198[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln38_3_reg_1198_reg[30]_i_1 
       (.CI(\sub_ln38_3_reg_1198_reg[26]_i_1_n_0 ),
        .CO({\sub_ln38_3_reg_1198_reg[30]_i_1_n_0 ,\sub_ln38_3_reg_1198_reg[30]_i_1_n_1 ,\sub_ln38_3_reg_1198_reg[30]_i_1_n_2 ,\sub_ln38_3_reg_1198_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sub_ln38_3_reg_1198[30]_i_2_n_0 ,\sub_ln38_3_reg_1198[30]_i_3_n_0 ,\sub_ln38_3_reg_1198[30]_i_4_n_0 ,\sub_ln38_3_reg_1198[30]_i_5_n_0 }),
        .O(sub_ln38_3_fu_739_p20_out[30:27]),
        .S({\sub_ln38_3_reg_1198[30]_i_6_n_0 ,\sub_ln38_3_reg_1198[30]_i_7_n_0 ,\sub_ln38_3_reg_1198[30]_i_8_n_0 ,\sub_ln38_3_reg_1198[30]_i_9_n_0 }));
  FDRE \sub_ln38_3_reg_1198_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln38_3_fu_739_p20_out[31]),
        .Q(sub_ln38_3_reg_1198[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln38_3_reg_1198_reg[31]_i_1 
       (.CI(\sub_ln38_3_reg_1198_reg[30]_i_1_n_0 ),
        .CO(\NLW_sub_ln38_3_reg_1198_reg[31]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sub_ln38_3_reg_1198_reg[31]_i_1_O_UNCONNECTED [3:1],sub_ln38_3_fu_739_p20_out[31]}),
        .S({1'b0,1'b0,1'b0,\sub_ln38_3_reg_1198[31]_i_2_n_0 }));
  FDRE \sub_ln38_3_reg_1198_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln38_3_fu_739_p20_out[3]),
        .Q(sub_ln38_3_reg_1198[3]),
        .R(1'b0));
  FDRE \sub_ln38_3_reg_1198_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln38_3_fu_739_p20_out[4]),
        .Q(sub_ln38_3_reg_1198[4]),
        .R(1'b0));
  FDRE \sub_ln38_3_reg_1198_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln38_3_fu_739_p20_out[5]),
        .Q(sub_ln38_3_reg_1198[5]),
        .R(1'b0));
  FDRE \sub_ln38_3_reg_1198_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln38_3_fu_739_p20_out[6]),
        .Q(sub_ln38_3_reg_1198[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln38_3_reg_1198_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln38_3_reg_1198_reg[6]_i_1_n_0 ,\sub_ln38_3_reg_1198_reg[6]_i_1_n_1 ,\sub_ln38_3_reg_1198_reg[6]_i_1_n_2 ,\sub_ln38_3_reg_1198_reg[6]_i_1_n_3 }),
        .CYINIT(p_1_in[2]),
        .DI({p_1_in[5],shl_ln36_5_fu_640_p2[7:6],1'b1}),
        .O(sub_ln38_3_fu_739_p20_out[6:3]),
        .S({\sub_ln38_3_reg_1198[6]_i_4_n_0 ,\sub_ln38_3_reg_1198[6]_i_5_n_0 ,\sub_ln38_3_reg_1198[6]_i_6_n_0 ,p_1_in[3]}));
  FDRE \sub_ln38_3_reg_1198_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln38_3_fu_739_p20_out[7]),
        .Q(sub_ln38_3_reg_1198[7]),
        .R(1'b0));
  FDRE \sub_ln38_3_reg_1198_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln38_3_fu_739_p20_out[8]),
        .Q(sub_ln38_3_reg_1198[8]),
        .R(1'b0));
  FDRE \sub_ln38_3_reg_1198_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln38_3_fu_739_p20_out[9]),
        .Q(sub_ln38_3_reg_1198[9]),
        .R(1'b0));
  FDRE \tmp_1_cast1_reg_1267_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg[64]),
        .Q(tmp_1_cast1_reg_1267),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/tmp_1_reg_1229_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/tmp_1_reg_1229_pp0_iter5_reg_reg[0]_srl2 " *) 
  SRL16E \tmp_1_reg_1229_pp0_iter5_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln37_1_fu_766_p2),
        .Q(\tmp_1_reg_1229_pp0_iter5_reg_reg[0]_srl2_n_0 ));
  FDRE \tmp_1_reg_1229_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_1_reg_1229_pp0_iter5_reg_reg[0]_srl2_n_0 ),
        .Q(tmp_1_reg_1229_pp0_iter6_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/tmp_2_reg_1240_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/tmp_2_reg_1240_pp0_iter5_reg_reg[0]_srl2 " *) 
  SRL16E \tmp_2_reg_1240_pp0_iter5_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln38_1_fu_783_p2),
        .Q(\tmp_2_reg_1240_pp0_iter5_reg_reg[0]_srl2_n_0 ));
  FDRE \tmp_2_reg_1240_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_2_reg_1240_pp0_iter5_reg_reg[0]_srl2_n_0 ),
        .Q(tmp_2_reg_1240_pp0_iter6_reg),
        .R(1'b0));
  FDRE \tmp_3_cast2_reg_1278_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_0[64]),
        .Q(tmp_3_cast2_reg_1278),
        .R(1'b0));
  FDRE \tmp_5_cast3_reg_1289_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(buff0_reg_1[64]),
        .Q(tmp_5_cast3_reg_1289),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/tmp_reg_1218_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\\grp_toyuv_Pipeline_VITIS_LOOP_24_1_fu_150/tmp_reg_1218_pp0_iter5_reg_reg[0]_srl2 " *) 
  SRL16E \tmp_reg_1218_pp0_iter5_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln36_1_fu_749_p2),
        .Q(\tmp_reg_1218_pp0_iter5_reg_reg[0]_srl2_n_0 ));
  FDRE \tmp_reg_1218_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_reg_1218_pp0_iter5_reg_reg[0]_srl2_n_0 ),
        .Q(tmp_reg_1218_pp0_iter6_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \u_reg_1299[0]_i_1 
       (.I0(sub_ln37_fu_885_p2[49]),
        .I1(mul_ln37_2_reg_1272[49]),
        .I2(tmp_1_reg_1229_pp0_iter6_reg),
        .O(u_fu_926_p3[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_10 
       (.I0(mul_ln37_2_reg_1272[46]),
        .O(\u_reg_1299[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_11 
       (.I0(mul_ln37_2_reg_1272[45]),
        .O(\u_reg_1299[0]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_12 
       (.I0(mul_ln37_2_reg_1272[44]),
        .O(\u_reg_1299[0]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_14 
       (.I0(mul_ln37_2_reg_1272[43]),
        .O(\u_reg_1299[0]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_15 
       (.I0(mul_ln37_2_reg_1272[42]),
        .O(\u_reg_1299[0]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_16 
       (.I0(mul_ln37_2_reg_1272[41]),
        .O(\u_reg_1299[0]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_17 
       (.I0(mul_ln37_2_reg_1272[40]),
        .O(\u_reg_1299[0]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_19 
       (.I0(mul_ln37_2_reg_1272[39]),
        .O(\u_reg_1299[0]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_20 
       (.I0(mul_ln37_2_reg_1272[38]),
        .O(\u_reg_1299[0]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_21 
       (.I0(mul_ln37_2_reg_1272[37]),
        .O(\u_reg_1299[0]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_22 
       (.I0(mul_ln37_2_reg_1272[36]),
        .O(\u_reg_1299[0]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_24 
       (.I0(mul_ln37_2_reg_1272[35]),
        .O(\u_reg_1299[0]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_25 
       (.I0(mul_ln37_2_reg_1272[34]),
        .O(\u_reg_1299[0]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_26 
       (.I0(mul_ln37_2_reg_1272[33]),
        .O(\u_reg_1299[0]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_27 
       (.I0(mul_ln37_2_reg_1272[32]),
        .O(\u_reg_1299[0]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_29 
       (.I0(mul_ln37_2_reg_1272[31]),
        .O(\u_reg_1299[0]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_30 
       (.I0(mul_ln37_2_reg_1272[30]),
        .O(\u_reg_1299[0]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_31 
       (.I0(mul_ln37_2_reg_1272[29]),
        .O(\u_reg_1299[0]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_32 
       (.I0(mul_ln37_2_reg_1272[28]),
        .O(\u_reg_1299[0]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_34 
       (.I0(mul_ln37_2_reg_1272[27]),
        .O(\u_reg_1299[0]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_35 
       (.I0(mul_ln37_2_reg_1272[26]),
        .O(\u_reg_1299[0]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_36 
       (.I0(mul_ln37_2_reg_1272[25]),
        .O(\u_reg_1299[0]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_37 
       (.I0(mul_ln37_2_reg_1272[24]),
        .O(\u_reg_1299[0]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_39 
       (.I0(mul_ln37_2_reg_1272[23]),
        .O(\u_reg_1299[0]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_4 
       (.I0(mul_ln37_2_reg_1272[51]),
        .O(\u_reg_1299[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_40 
       (.I0(mul_ln37_2_reg_1272[22]),
        .O(\u_reg_1299[0]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_41 
       (.I0(mul_ln37_2_reg_1272[21]),
        .O(\u_reg_1299[0]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_42 
       (.I0(mul_ln37_2_reg_1272[20]),
        .O(\u_reg_1299[0]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_44 
       (.I0(mul_ln37_2_reg_1272[19]),
        .O(\u_reg_1299[0]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_45 
       (.I0(mul_ln37_2_reg_1272[18]),
        .O(\u_reg_1299[0]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_46 
       (.I0(mul_ln37_2_reg_1272[17]),
        .O(\u_reg_1299[0]_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_47 
       (.I0(mul_ln37_2_reg_1272[16]),
        .O(\u_reg_1299[0]_i_47_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_49 
       (.I0(mul_ln37_2_reg_1272[15]),
        .O(\u_reg_1299[0]_i_49_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_5 
       (.I0(mul_ln37_2_reg_1272[50]),
        .O(\u_reg_1299[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_50 
       (.I0(mul_ln37_2_reg_1272[14]),
        .O(\u_reg_1299[0]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_51 
       (.I0(mul_ln37_2_reg_1272[13]),
        .O(\u_reg_1299[0]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_52 
       (.I0(mul_ln37_2_reg_1272[12]),
        .O(\u_reg_1299[0]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_54 
       (.I0(mul_ln37_2_reg_1272[11]),
        .O(\u_reg_1299[0]_i_54_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_55 
       (.I0(mul_ln37_2_reg_1272[10]),
        .O(\u_reg_1299[0]_i_55_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_56 
       (.I0(mul_ln37_2_reg_1272[9]),
        .O(\u_reg_1299[0]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_57 
       (.I0(mul_ln37_2_reg_1272[8]),
        .O(\u_reg_1299[0]_i_57_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_59 
       (.I0(mul_ln37_2_reg_1272[7]),
        .O(\u_reg_1299[0]_i_59_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_6 
       (.I0(mul_ln37_2_reg_1272[49]),
        .O(\u_reg_1299[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_60 
       (.I0(mul_ln37_2_reg_1272[6]),
        .O(\u_reg_1299[0]_i_60_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_61 
       (.I0(mul_ln37_2_reg_1272[5]),
        .O(\u_reg_1299[0]_i_61_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_62 
       (.I0(mul_ln37_2_reg_1272[4]),
        .O(\u_reg_1299[0]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_63 
       (.I0(mul_ln37_2_reg_1272[3]),
        .O(\u_reg_1299[0]_i_63_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_64 
       (.I0(mul_ln37_2_reg_1272[2]),
        .O(\u_reg_1299[0]_i_64_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_65 
       (.I0(mul_ln37_2_reg_1272[1]),
        .O(\u_reg_1299[0]_i_65_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_7 
       (.I0(mul_ln37_2_reg_1272[48]),
        .O(\u_reg_1299[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[0]_i_9 
       (.I0(mul_ln37_2_reg_1272[47]),
        .O(\u_reg_1299[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \u_reg_1299[10]_i_1 
       (.I0(sub_ln37_1_fu_920_p2[10]),
        .I1(mul_ln37_2_reg_1272[59]),
        .I2(tmp_1_reg_1229_pp0_iter6_reg),
        .O(u_fu_926_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \u_reg_1299[11]_i_1 
       (.I0(sub_ln37_1_fu_920_p2[11]),
        .I1(mul_ln37_2_reg_1272[60]),
        .I2(tmp_1_reg_1229_pp0_iter6_reg),
        .O(u_fu_926_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \u_reg_1299[12]_i_1 
       (.I0(sub_ln37_1_fu_920_p2[12]),
        .I1(mul_ln37_2_reg_1272[61]),
        .I2(tmp_1_reg_1229_pp0_iter6_reg),
        .O(u_fu_926_p3[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[12]_i_10 
       (.I0(mul_ln37_2_reg_1272[57]),
        .O(\u_reg_1299[12]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[12]_i_11 
       (.I0(mul_ln37_2_reg_1272[56]),
        .O(\u_reg_1299[12]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[12]_i_3 
       (.I0(sub_ln37_fu_885_p2[61]),
        .O(\u_reg_1299[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[12]_i_4 
       (.I0(sub_ln37_fu_885_p2[60]),
        .O(\u_reg_1299[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[12]_i_5 
       (.I0(sub_ln37_fu_885_p2[59]),
        .O(\u_reg_1299[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[12]_i_6 
       (.I0(sub_ln37_fu_885_p2[58]),
        .O(\u_reg_1299[12]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[12]_i_8 
       (.I0(mul_ln37_2_reg_1272[59]),
        .O(\u_reg_1299[12]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[12]_i_9 
       (.I0(mul_ln37_2_reg_1272[58]),
        .O(\u_reg_1299[12]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \u_reg_1299[13]_i_1 
       (.I0(sub_ln37_1_fu_920_p2[13]),
        .I1(mul_ln37_2_reg_1272[62]),
        .I2(tmp_1_reg_1229_pp0_iter6_reg),
        .O(u_fu_926_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \u_reg_1299[14]_i_1 
       (.I0(sub_ln37_1_fu_920_p2[14]),
        .I1(mul_ln37_2_reg_1272[63]),
        .I2(tmp_1_reg_1229_pp0_iter6_reg),
        .O(u_fu_926_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    \u_reg_1299[15]_i_1 
       (.I0(\u_reg_1299_reg[15]_i_2_n_1 ),
        .I1(tmp_3_cast2_reg_1278),
        .I2(tmp_1_reg_1229_pp0_iter6_reg),
        .O(u_fu_926_p3[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[15]_i_3 
       (.I0(sub_ln37_fu_885_p2[63]),
        .O(\u_reg_1299[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[15]_i_4 
       (.I0(sub_ln37_fu_885_p2[62]),
        .O(\u_reg_1299[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[15]_i_6 
       (.I0(mul_ln37_2_reg_1272[63]),
        .O(\u_reg_1299[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[15]_i_7 
       (.I0(mul_ln37_2_reg_1272[62]),
        .O(\u_reg_1299[15]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[15]_i_8 
       (.I0(mul_ln37_2_reg_1272[61]),
        .O(\u_reg_1299[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[15]_i_9 
       (.I0(mul_ln37_2_reg_1272[60]),
        .O(\u_reg_1299[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \u_reg_1299[1]_i_1 
       (.I0(sub_ln37_1_fu_920_p2[1]),
        .I1(mul_ln37_2_reg_1272[50]),
        .I2(tmp_1_reg_1229_pp0_iter6_reg),
        .O(u_fu_926_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \u_reg_1299[2]_i_1 
       (.I0(sub_ln37_1_fu_920_p2[2]),
        .I1(mul_ln37_2_reg_1272[51]),
        .I2(tmp_1_reg_1229_pp0_iter6_reg),
        .O(u_fu_926_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \u_reg_1299[3]_i_1 
       (.I0(sub_ln37_1_fu_920_p2[3]),
        .I1(mul_ln37_2_reg_1272[52]),
        .I2(tmp_1_reg_1229_pp0_iter6_reg),
        .O(u_fu_926_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \u_reg_1299[4]_i_1 
       (.I0(sub_ln37_1_fu_920_p2[4]),
        .I1(mul_ln37_2_reg_1272[53]),
        .I2(tmp_1_reg_1229_pp0_iter6_reg),
        .O(u_fu_926_p3[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[4]_i_3 
       (.I0(sub_ln37_fu_885_p2[49]),
        .O(\u_reg_1299[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[4]_i_4 
       (.I0(sub_ln37_fu_885_p2[53]),
        .O(\u_reg_1299[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[4]_i_5 
       (.I0(sub_ln37_fu_885_p2[52]),
        .O(\u_reg_1299[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[4]_i_6 
       (.I0(sub_ln37_fu_885_p2[51]),
        .O(\u_reg_1299[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[4]_i_7 
       (.I0(sub_ln37_fu_885_p2[50]),
        .O(\u_reg_1299[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \u_reg_1299[5]_i_1 
       (.I0(sub_ln37_1_fu_920_p2[5]),
        .I1(mul_ln37_2_reg_1272[54]),
        .I2(tmp_1_reg_1229_pp0_iter6_reg),
        .O(u_fu_926_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \u_reg_1299[6]_i_1 
       (.I0(sub_ln37_1_fu_920_p2[6]),
        .I1(mul_ln37_2_reg_1272[55]),
        .I2(tmp_1_reg_1229_pp0_iter6_reg),
        .O(u_fu_926_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \u_reg_1299[7]_i_1 
       (.I0(sub_ln37_1_fu_920_p2[7]),
        .I1(mul_ln37_2_reg_1272[56]),
        .I2(tmp_1_reg_1229_pp0_iter6_reg),
        .O(u_fu_926_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \u_reg_1299[8]_i_1 
       (.I0(sub_ln37_1_fu_920_p2[8]),
        .I1(mul_ln37_2_reg_1272[57]),
        .I2(tmp_1_reg_1229_pp0_iter6_reg),
        .O(u_fu_926_p3[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[8]_i_10 
       (.I0(mul_ln37_2_reg_1272[53]),
        .O(\u_reg_1299[8]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[8]_i_11 
       (.I0(mul_ln37_2_reg_1272[52]),
        .O(\u_reg_1299[8]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[8]_i_3 
       (.I0(sub_ln37_fu_885_p2[57]),
        .O(\u_reg_1299[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[8]_i_4 
       (.I0(sub_ln37_fu_885_p2[56]),
        .O(\u_reg_1299[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[8]_i_5 
       (.I0(sub_ln37_fu_885_p2[55]),
        .O(\u_reg_1299[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[8]_i_6 
       (.I0(sub_ln37_fu_885_p2[54]),
        .O(\u_reg_1299[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[8]_i_8 
       (.I0(mul_ln37_2_reg_1272[55]),
        .O(\u_reg_1299[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \u_reg_1299[8]_i_9 
       (.I0(mul_ln37_2_reg_1272[54]),
        .O(\u_reg_1299[8]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \u_reg_1299[9]_i_1 
       (.I0(sub_ln37_1_fu_920_p2[9]),
        .I1(mul_ln37_2_reg_1272[58]),
        .I2(tmp_1_reg_1229_pp0_iter6_reg),
        .O(u_fu_926_p3[9]));
  FDRE \u_reg_1299_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(u_fu_926_p3[0]),
        .Q(\u_reg_1299_reg[15]_0 [0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \u_reg_1299_reg[0]_i_13 
       (.CI(\u_reg_1299_reg[0]_i_18_n_0 ),
        .CO({\u_reg_1299_reg[0]_i_13_n_0 ,\u_reg_1299_reg[0]_i_13_n_1 ,\u_reg_1299_reg[0]_i_13_n_2 ,\u_reg_1299_reg[0]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_u_reg_1299_reg[0]_i_13_O_UNCONNECTED [3:0]),
        .S({\u_reg_1299[0]_i_19_n_0 ,\u_reg_1299[0]_i_20_n_0 ,\u_reg_1299[0]_i_21_n_0 ,\u_reg_1299[0]_i_22_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \u_reg_1299_reg[0]_i_18 
       (.CI(\u_reg_1299_reg[0]_i_23_n_0 ),
        .CO({\u_reg_1299_reg[0]_i_18_n_0 ,\u_reg_1299_reg[0]_i_18_n_1 ,\u_reg_1299_reg[0]_i_18_n_2 ,\u_reg_1299_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_u_reg_1299_reg[0]_i_18_O_UNCONNECTED [3:0]),
        .S({\u_reg_1299[0]_i_24_n_0 ,\u_reg_1299[0]_i_25_n_0 ,\u_reg_1299[0]_i_26_n_0 ,\u_reg_1299[0]_i_27_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \u_reg_1299_reg[0]_i_2 
       (.CI(\u_reg_1299_reg[0]_i_3_n_0 ),
        .CO({\u_reg_1299_reg[0]_i_2_n_0 ,\u_reg_1299_reg[0]_i_2_n_1 ,\u_reg_1299_reg[0]_i_2_n_2 ,\u_reg_1299_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_ln37_fu_885_p2[51:49],\NLW_u_reg_1299_reg[0]_i_2_O_UNCONNECTED [0]}),
        .S({\u_reg_1299[0]_i_4_n_0 ,\u_reg_1299[0]_i_5_n_0 ,\u_reg_1299[0]_i_6_n_0 ,\u_reg_1299[0]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \u_reg_1299_reg[0]_i_23 
       (.CI(\u_reg_1299_reg[0]_i_28_n_0 ),
        .CO({\u_reg_1299_reg[0]_i_23_n_0 ,\u_reg_1299_reg[0]_i_23_n_1 ,\u_reg_1299_reg[0]_i_23_n_2 ,\u_reg_1299_reg[0]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_u_reg_1299_reg[0]_i_23_O_UNCONNECTED [3:0]),
        .S({\u_reg_1299[0]_i_29_n_0 ,\u_reg_1299[0]_i_30_n_0 ,\u_reg_1299[0]_i_31_n_0 ,\u_reg_1299[0]_i_32_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \u_reg_1299_reg[0]_i_28 
       (.CI(\u_reg_1299_reg[0]_i_33_n_0 ),
        .CO({\u_reg_1299_reg[0]_i_28_n_0 ,\u_reg_1299_reg[0]_i_28_n_1 ,\u_reg_1299_reg[0]_i_28_n_2 ,\u_reg_1299_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_u_reg_1299_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S({\u_reg_1299[0]_i_34_n_0 ,\u_reg_1299[0]_i_35_n_0 ,\u_reg_1299[0]_i_36_n_0 ,\u_reg_1299[0]_i_37_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \u_reg_1299_reg[0]_i_3 
       (.CI(\u_reg_1299_reg[0]_i_8_n_0 ),
        .CO({\u_reg_1299_reg[0]_i_3_n_0 ,\u_reg_1299_reg[0]_i_3_n_1 ,\u_reg_1299_reg[0]_i_3_n_2 ,\u_reg_1299_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_u_reg_1299_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\u_reg_1299[0]_i_9_n_0 ,\u_reg_1299[0]_i_10_n_0 ,\u_reg_1299[0]_i_11_n_0 ,\u_reg_1299[0]_i_12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \u_reg_1299_reg[0]_i_33 
       (.CI(\u_reg_1299_reg[0]_i_38_n_0 ),
        .CO({\u_reg_1299_reg[0]_i_33_n_0 ,\u_reg_1299_reg[0]_i_33_n_1 ,\u_reg_1299_reg[0]_i_33_n_2 ,\u_reg_1299_reg[0]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_u_reg_1299_reg[0]_i_33_O_UNCONNECTED [3:0]),
        .S({\u_reg_1299[0]_i_39_n_0 ,\u_reg_1299[0]_i_40_n_0 ,\u_reg_1299[0]_i_41_n_0 ,\u_reg_1299[0]_i_42_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \u_reg_1299_reg[0]_i_38 
       (.CI(\u_reg_1299_reg[0]_i_43_n_0 ),
        .CO({\u_reg_1299_reg[0]_i_38_n_0 ,\u_reg_1299_reg[0]_i_38_n_1 ,\u_reg_1299_reg[0]_i_38_n_2 ,\u_reg_1299_reg[0]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_u_reg_1299_reg[0]_i_38_O_UNCONNECTED [3:0]),
        .S({\u_reg_1299[0]_i_44_n_0 ,\u_reg_1299[0]_i_45_n_0 ,\u_reg_1299[0]_i_46_n_0 ,\u_reg_1299[0]_i_47_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \u_reg_1299_reg[0]_i_43 
       (.CI(\u_reg_1299_reg[0]_i_48_n_0 ),
        .CO({\u_reg_1299_reg[0]_i_43_n_0 ,\u_reg_1299_reg[0]_i_43_n_1 ,\u_reg_1299_reg[0]_i_43_n_2 ,\u_reg_1299_reg[0]_i_43_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_u_reg_1299_reg[0]_i_43_O_UNCONNECTED [3:0]),
        .S({\u_reg_1299[0]_i_49_n_0 ,\u_reg_1299[0]_i_50_n_0 ,\u_reg_1299[0]_i_51_n_0 ,\u_reg_1299[0]_i_52_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \u_reg_1299_reg[0]_i_48 
       (.CI(\u_reg_1299_reg[0]_i_53_n_0 ),
        .CO({\u_reg_1299_reg[0]_i_48_n_0 ,\u_reg_1299_reg[0]_i_48_n_1 ,\u_reg_1299_reg[0]_i_48_n_2 ,\u_reg_1299_reg[0]_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_u_reg_1299_reg[0]_i_48_O_UNCONNECTED [3:0]),
        .S({\u_reg_1299[0]_i_54_n_0 ,\u_reg_1299[0]_i_55_n_0 ,\u_reg_1299[0]_i_56_n_0 ,\u_reg_1299[0]_i_57_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \u_reg_1299_reg[0]_i_53 
       (.CI(\u_reg_1299_reg[0]_i_58_n_0 ),
        .CO({\u_reg_1299_reg[0]_i_53_n_0 ,\u_reg_1299_reg[0]_i_53_n_1 ,\u_reg_1299_reg[0]_i_53_n_2 ,\u_reg_1299_reg[0]_i_53_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_u_reg_1299_reg[0]_i_53_O_UNCONNECTED [3:0]),
        .S({\u_reg_1299[0]_i_59_n_0 ,\u_reg_1299[0]_i_60_n_0 ,\u_reg_1299[0]_i_61_n_0 ,\u_reg_1299[0]_i_62_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \u_reg_1299_reg[0]_i_58 
       (.CI(1'b0),
        .CO({\u_reg_1299_reg[0]_i_58_n_0 ,\u_reg_1299_reg[0]_i_58_n_1 ,\u_reg_1299_reg[0]_i_58_n_2 ,\u_reg_1299_reg[0]_i_58_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_u_reg_1299_reg[0]_i_58_O_UNCONNECTED [3:0]),
        .S({\u_reg_1299[0]_i_63_n_0 ,\u_reg_1299[0]_i_64_n_0 ,\u_reg_1299[0]_i_65_n_0 ,mul_ln37_2_reg_1272[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \u_reg_1299_reg[0]_i_8 
       (.CI(\u_reg_1299_reg[0]_i_13_n_0 ),
        .CO({\u_reg_1299_reg[0]_i_8_n_0 ,\u_reg_1299_reg[0]_i_8_n_1 ,\u_reg_1299_reg[0]_i_8_n_2 ,\u_reg_1299_reg[0]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_u_reg_1299_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\u_reg_1299[0]_i_14_n_0 ,\u_reg_1299[0]_i_15_n_0 ,\u_reg_1299[0]_i_16_n_0 ,\u_reg_1299[0]_i_17_n_0 }));
  FDRE \u_reg_1299_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(u_fu_926_p3[10]),
        .Q(\u_reg_1299_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \u_reg_1299_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(u_fu_926_p3[11]),
        .Q(\u_reg_1299_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \u_reg_1299_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(u_fu_926_p3[12]),
        .Q(\u_reg_1299_reg[15]_0 [12]),
        .R(1'b0));
  CARRY4 \u_reg_1299_reg[12]_i_2 
       (.CI(\u_reg_1299_reg[8]_i_2_n_0 ),
        .CO({\u_reg_1299_reg[12]_i_2_n_0 ,\u_reg_1299_reg[12]_i_2_n_1 ,\u_reg_1299_reg[12]_i_2_n_2 ,\u_reg_1299_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln37_1_fu_920_p2[12:9]),
        .S({\u_reg_1299[12]_i_3_n_0 ,\u_reg_1299[12]_i_4_n_0 ,\u_reg_1299[12]_i_5_n_0 ,\u_reg_1299[12]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \u_reg_1299_reg[12]_i_7 
       (.CI(\u_reg_1299_reg[8]_i_7_n_0 ),
        .CO({\u_reg_1299_reg[12]_i_7_n_0 ,\u_reg_1299_reg[12]_i_7_n_1 ,\u_reg_1299_reg[12]_i_7_n_2 ,\u_reg_1299_reg[12]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln37_fu_885_p2[59:56]),
        .S({\u_reg_1299[12]_i_8_n_0 ,\u_reg_1299[12]_i_9_n_0 ,\u_reg_1299[12]_i_10_n_0 ,\u_reg_1299[12]_i_11_n_0 }));
  FDRE \u_reg_1299_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(u_fu_926_p3[13]),
        .Q(\u_reg_1299_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \u_reg_1299_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(u_fu_926_p3[14]),
        .Q(\u_reg_1299_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \u_reg_1299_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(u_fu_926_p3[15]),
        .Q(\u_reg_1299_reg[15]_0 [15]),
        .R(1'b0));
  CARRY4 \u_reg_1299_reg[15]_i_2 
       (.CI(\u_reg_1299_reg[12]_i_2_n_0 ),
        .CO({\NLW_u_reg_1299_reg[15]_i_2_CO_UNCONNECTED [3],\u_reg_1299_reg[15]_i_2_n_1 ,\NLW_u_reg_1299_reg[15]_i_2_CO_UNCONNECTED [1],\u_reg_1299_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_u_reg_1299_reg[15]_i_2_O_UNCONNECTED [3:2],sub_ln37_1_fu_920_p2[14:13]}),
        .S({1'b0,1'b1,\u_reg_1299[15]_i_3_n_0 ,\u_reg_1299[15]_i_4_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \u_reg_1299_reg[15]_i_5 
       (.CI(\u_reg_1299_reg[12]_i_7_n_0 ),
        .CO({\NLW_u_reg_1299_reg[15]_i_5_CO_UNCONNECTED [3],\u_reg_1299_reg[15]_i_5_n_1 ,\u_reg_1299_reg[15]_i_5_n_2 ,\u_reg_1299_reg[15]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln37_fu_885_p2[63:60]),
        .S({\u_reg_1299[15]_i_6_n_0 ,\u_reg_1299[15]_i_7_n_0 ,\u_reg_1299[15]_i_8_n_0 ,\u_reg_1299[15]_i_9_n_0 }));
  FDRE \u_reg_1299_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(u_fu_926_p3[1]),
        .Q(\u_reg_1299_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \u_reg_1299_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(u_fu_926_p3[2]),
        .Q(\u_reg_1299_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \u_reg_1299_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(u_fu_926_p3[3]),
        .Q(\u_reg_1299_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \u_reg_1299_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(u_fu_926_p3[4]),
        .Q(\u_reg_1299_reg[15]_0 [4]),
        .R(1'b0));
  CARRY4 \u_reg_1299_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\u_reg_1299_reg[4]_i_2_n_0 ,\u_reg_1299_reg[4]_i_2_n_1 ,\u_reg_1299_reg[4]_i_2_n_2 ,\u_reg_1299_reg[4]_i_2_n_3 }),
        .CYINIT(\u_reg_1299[4]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln37_1_fu_920_p2[4:1]),
        .S({\u_reg_1299[4]_i_4_n_0 ,\u_reg_1299[4]_i_5_n_0 ,\u_reg_1299[4]_i_6_n_0 ,\u_reg_1299[4]_i_7_n_0 }));
  FDRE \u_reg_1299_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(u_fu_926_p3[5]),
        .Q(\u_reg_1299_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \u_reg_1299_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(u_fu_926_p3[6]),
        .Q(\u_reg_1299_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \u_reg_1299_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(u_fu_926_p3[7]),
        .Q(\u_reg_1299_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \u_reg_1299_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(u_fu_926_p3[8]),
        .Q(\u_reg_1299_reg[15]_0 [8]),
        .R(1'b0));
  CARRY4 \u_reg_1299_reg[8]_i_2 
       (.CI(\u_reg_1299_reg[4]_i_2_n_0 ),
        .CO({\u_reg_1299_reg[8]_i_2_n_0 ,\u_reg_1299_reg[8]_i_2_n_1 ,\u_reg_1299_reg[8]_i_2_n_2 ,\u_reg_1299_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln37_1_fu_920_p2[8:5]),
        .S({\u_reg_1299[8]_i_3_n_0 ,\u_reg_1299[8]_i_4_n_0 ,\u_reg_1299[8]_i_5_n_0 ,\u_reg_1299[8]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \u_reg_1299_reg[8]_i_7 
       (.CI(\u_reg_1299_reg[0]_i_2_n_0 ),
        .CO({\u_reg_1299_reg[8]_i_7_n_0 ,\u_reg_1299_reg[8]_i_7_n_1 ,\u_reg_1299_reg[8]_i_7_n_2 ,\u_reg_1299_reg[8]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln37_fu_885_p2[55:52]),
        .S({\u_reg_1299[8]_i_8_n_0 ,\u_reg_1299[8]_i_9_n_0 ,\u_reg_1299[8]_i_10_n_0 ,\u_reg_1299[8]_i_11_n_0 }));
  FDRE \u_reg_1299_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(u_fu_926_p3[9]),
        .Q(\u_reg_1299_reg[15]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \v_reg_1304[0]_i_1 
       (.I0(sub_ln38_fu_932_p2[49]),
        .I1(mul_ln38_2_reg_1283[49]),
        .I2(tmp_2_reg_1240_pp0_iter6_reg),
        .O(v_fu_973_p3[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_10 
       (.I0(mul_ln38_2_reg_1283[46]),
        .O(\v_reg_1304[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_11 
       (.I0(mul_ln38_2_reg_1283[45]),
        .O(\v_reg_1304[0]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_12 
       (.I0(mul_ln38_2_reg_1283[44]),
        .O(\v_reg_1304[0]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_14 
       (.I0(mul_ln38_2_reg_1283[43]),
        .O(\v_reg_1304[0]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_15 
       (.I0(mul_ln38_2_reg_1283[42]),
        .O(\v_reg_1304[0]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_16 
       (.I0(mul_ln38_2_reg_1283[41]),
        .O(\v_reg_1304[0]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_17 
       (.I0(mul_ln38_2_reg_1283[40]),
        .O(\v_reg_1304[0]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_19 
       (.I0(mul_ln38_2_reg_1283[39]),
        .O(\v_reg_1304[0]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_20 
       (.I0(mul_ln38_2_reg_1283[38]),
        .O(\v_reg_1304[0]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_21 
       (.I0(mul_ln38_2_reg_1283[37]),
        .O(\v_reg_1304[0]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_22 
       (.I0(mul_ln38_2_reg_1283[36]),
        .O(\v_reg_1304[0]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_24 
       (.I0(mul_ln38_2_reg_1283[35]),
        .O(\v_reg_1304[0]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_25 
       (.I0(mul_ln38_2_reg_1283[34]),
        .O(\v_reg_1304[0]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_26 
       (.I0(mul_ln38_2_reg_1283[33]),
        .O(\v_reg_1304[0]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_27 
       (.I0(mul_ln38_2_reg_1283[32]),
        .O(\v_reg_1304[0]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_29 
       (.I0(mul_ln38_2_reg_1283[31]),
        .O(\v_reg_1304[0]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_30 
       (.I0(mul_ln38_2_reg_1283[30]),
        .O(\v_reg_1304[0]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_31 
       (.I0(mul_ln38_2_reg_1283[29]),
        .O(\v_reg_1304[0]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_32 
       (.I0(mul_ln38_2_reg_1283[28]),
        .O(\v_reg_1304[0]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_34 
       (.I0(mul_ln38_2_reg_1283[27]),
        .O(\v_reg_1304[0]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_35 
       (.I0(mul_ln38_2_reg_1283[26]),
        .O(\v_reg_1304[0]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_36 
       (.I0(mul_ln38_2_reg_1283[25]),
        .O(\v_reg_1304[0]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_37 
       (.I0(mul_ln38_2_reg_1283[24]),
        .O(\v_reg_1304[0]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_39 
       (.I0(mul_ln38_2_reg_1283[23]),
        .O(\v_reg_1304[0]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_4 
       (.I0(mul_ln38_2_reg_1283[51]),
        .O(\v_reg_1304[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_40 
       (.I0(mul_ln38_2_reg_1283[22]),
        .O(\v_reg_1304[0]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_41 
       (.I0(mul_ln38_2_reg_1283[21]),
        .O(\v_reg_1304[0]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_42 
       (.I0(mul_ln38_2_reg_1283[20]),
        .O(\v_reg_1304[0]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_44 
       (.I0(mul_ln38_2_reg_1283[19]),
        .O(\v_reg_1304[0]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_45 
       (.I0(mul_ln38_2_reg_1283[18]),
        .O(\v_reg_1304[0]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_46 
       (.I0(mul_ln38_2_reg_1283[17]),
        .O(\v_reg_1304[0]_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_47 
       (.I0(mul_ln38_2_reg_1283[16]),
        .O(\v_reg_1304[0]_i_47_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_49 
       (.I0(mul_ln38_2_reg_1283[15]),
        .O(\v_reg_1304[0]_i_49_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_5 
       (.I0(mul_ln38_2_reg_1283[50]),
        .O(\v_reg_1304[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_50 
       (.I0(mul_ln38_2_reg_1283[14]),
        .O(\v_reg_1304[0]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_51 
       (.I0(mul_ln38_2_reg_1283[13]),
        .O(\v_reg_1304[0]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_52 
       (.I0(mul_ln38_2_reg_1283[12]),
        .O(\v_reg_1304[0]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_54 
       (.I0(mul_ln38_2_reg_1283[11]),
        .O(\v_reg_1304[0]_i_54_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_55 
       (.I0(mul_ln38_2_reg_1283[10]),
        .O(\v_reg_1304[0]_i_55_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_56 
       (.I0(mul_ln38_2_reg_1283[9]),
        .O(\v_reg_1304[0]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_57 
       (.I0(mul_ln38_2_reg_1283[8]),
        .O(\v_reg_1304[0]_i_57_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_59 
       (.I0(mul_ln38_2_reg_1283[7]),
        .O(\v_reg_1304[0]_i_59_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_6 
       (.I0(mul_ln38_2_reg_1283[49]),
        .O(\v_reg_1304[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_60 
       (.I0(mul_ln38_2_reg_1283[6]),
        .O(\v_reg_1304[0]_i_60_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_61 
       (.I0(mul_ln38_2_reg_1283[5]),
        .O(\v_reg_1304[0]_i_61_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_62 
       (.I0(mul_ln38_2_reg_1283[4]),
        .O(\v_reg_1304[0]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_63 
       (.I0(mul_ln38_2_reg_1283[3]),
        .O(\v_reg_1304[0]_i_63_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_64 
       (.I0(mul_ln38_2_reg_1283[2]),
        .O(\v_reg_1304[0]_i_64_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_65 
       (.I0(mul_ln38_2_reg_1283[1]),
        .O(\v_reg_1304[0]_i_65_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_7 
       (.I0(mul_ln38_2_reg_1283[48]),
        .O(\v_reg_1304[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[0]_i_9 
       (.I0(mul_ln38_2_reg_1283[47]),
        .O(\v_reg_1304[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \v_reg_1304[10]_i_1 
       (.I0(sub_ln38_1_fu_967_p2[10]),
        .I1(mul_ln38_2_reg_1283[59]),
        .I2(tmp_2_reg_1240_pp0_iter6_reg),
        .O(v_fu_973_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \v_reg_1304[11]_i_1 
       (.I0(sub_ln38_1_fu_967_p2[11]),
        .I1(mul_ln38_2_reg_1283[60]),
        .I2(tmp_2_reg_1240_pp0_iter6_reg),
        .O(v_fu_973_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \v_reg_1304[12]_i_1 
       (.I0(sub_ln38_1_fu_967_p2[12]),
        .I1(mul_ln38_2_reg_1283[61]),
        .I2(tmp_2_reg_1240_pp0_iter6_reg),
        .O(v_fu_973_p3[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[12]_i_10 
       (.I0(mul_ln38_2_reg_1283[57]),
        .O(\v_reg_1304[12]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[12]_i_11 
       (.I0(mul_ln38_2_reg_1283[56]),
        .O(\v_reg_1304[12]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[12]_i_3 
       (.I0(sub_ln38_fu_932_p2[61]),
        .O(\v_reg_1304[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[12]_i_4 
       (.I0(sub_ln38_fu_932_p2[60]),
        .O(\v_reg_1304[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[12]_i_5 
       (.I0(sub_ln38_fu_932_p2[59]),
        .O(\v_reg_1304[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[12]_i_6 
       (.I0(sub_ln38_fu_932_p2[58]),
        .O(\v_reg_1304[12]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[12]_i_8 
       (.I0(mul_ln38_2_reg_1283[59]),
        .O(\v_reg_1304[12]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[12]_i_9 
       (.I0(mul_ln38_2_reg_1283[58]),
        .O(\v_reg_1304[12]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \v_reg_1304[13]_i_1 
       (.I0(sub_ln38_1_fu_967_p2[13]),
        .I1(mul_ln38_2_reg_1283[62]),
        .I2(tmp_2_reg_1240_pp0_iter6_reg),
        .O(v_fu_973_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \v_reg_1304[14]_i_1 
       (.I0(sub_ln38_1_fu_967_p2[14]),
        .I1(mul_ln38_2_reg_1283[63]),
        .I2(tmp_2_reg_1240_pp0_iter6_reg),
        .O(v_fu_973_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    \v_reg_1304[15]_i_1 
       (.I0(\v_reg_1304_reg[15]_i_2_n_1 ),
        .I1(tmp_5_cast3_reg_1289),
        .I2(tmp_2_reg_1240_pp0_iter6_reg),
        .O(v_fu_973_p3[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[15]_i_3 
       (.I0(sub_ln38_fu_932_p2[63]),
        .O(\v_reg_1304[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[15]_i_4 
       (.I0(sub_ln38_fu_932_p2[62]),
        .O(\v_reg_1304[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[15]_i_6 
       (.I0(mul_ln38_2_reg_1283[63]),
        .O(\v_reg_1304[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[15]_i_7 
       (.I0(mul_ln38_2_reg_1283[62]),
        .O(\v_reg_1304[15]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[15]_i_8 
       (.I0(mul_ln38_2_reg_1283[61]),
        .O(\v_reg_1304[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[15]_i_9 
       (.I0(mul_ln38_2_reg_1283[60]),
        .O(\v_reg_1304[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \v_reg_1304[1]_i_1 
       (.I0(sub_ln38_1_fu_967_p2[1]),
        .I1(mul_ln38_2_reg_1283[50]),
        .I2(tmp_2_reg_1240_pp0_iter6_reg),
        .O(v_fu_973_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \v_reg_1304[2]_i_1 
       (.I0(sub_ln38_1_fu_967_p2[2]),
        .I1(mul_ln38_2_reg_1283[51]),
        .I2(tmp_2_reg_1240_pp0_iter6_reg),
        .O(v_fu_973_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \v_reg_1304[3]_i_1 
       (.I0(sub_ln38_1_fu_967_p2[3]),
        .I1(mul_ln38_2_reg_1283[52]),
        .I2(tmp_2_reg_1240_pp0_iter6_reg),
        .O(v_fu_973_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \v_reg_1304[4]_i_1 
       (.I0(sub_ln38_1_fu_967_p2[4]),
        .I1(mul_ln38_2_reg_1283[53]),
        .I2(tmp_2_reg_1240_pp0_iter6_reg),
        .O(v_fu_973_p3[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[4]_i_3 
       (.I0(sub_ln38_fu_932_p2[49]),
        .O(\v_reg_1304[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[4]_i_4 
       (.I0(sub_ln38_fu_932_p2[53]),
        .O(\v_reg_1304[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[4]_i_5 
       (.I0(sub_ln38_fu_932_p2[52]),
        .O(\v_reg_1304[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[4]_i_6 
       (.I0(sub_ln38_fu_932_p2[51]),
        .O(\v_reg_1304[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[4]_i_7 
       (.I0(sub_ln38_fu_932_p2[50]),
        .O(\v_reg_1304[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \v_reg_1304[5]_i_1 
       (.I0(sub_ln38_1_fu_967_p2[5]),
        .I1(mul_ln38_2_reg_1283[54]),
        .I2(tmp_2_reg_1240_pp0_iter6_reg),
        .O(v_fu_973_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \v_reg_1304[6]_i_1 
       (.I0(sub_ln38_1_fu_967_p2[6]),
        .I1(mul_ln38_2_reg_1283[55]),
        .I2(tmp_2_reg_1240_pp0_iter6_reg),
        .O(v_fu_973_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \v_reg_1304[7]_i_1 
       (.I0(sub_ln38_1_fu_967_p2[7]),
        .I1(mul_ln38_2_reg_1283[56]),
        .I2(tmp_2_reg_1240_pp0_iter6_reg),
        .O(v_fu_973_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \v_reg_1304[8]_i_1 
       (.I0(sub_ln38_1_fu_967_p2[8]),
        .I1(mul_ln38_2_reg_1283[57]),
        .I2(tmp_2_reg_1240_pp0_iter6_reg),
        .O(v_fu_973_p3[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[8]_i_10 
       (.I0(mul_ln38_2_reg_1283[53]),
        .O(\v_reg_1304[8]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[8]_i_11 
       (.I0(mul_ln38_2_reg_1283[52]),
        .O(\v_reg_1304[8]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[8]_i_3 
       (.I0(sub_ln38_fu_932_p2[57]),
        .O(\v_reg_1304[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[8]_i_4 
       (.I0(sub_ln38_fu_932_p2[56]),
        .O(\v_reg_1304[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[8]_i_5 
       (.I0(sub_ln38_fu_932_p2[55]),
        .O(\v_reg_1304[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[8]_i_6 
       (.I0(sub_ln38_fu_932_p2[54]),
        .O(\v_reg_1304[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[8]_i_8 
       (.I0(mul_ln38_2_reg_1283[55]),
        .O(\v_reg_1304[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \v_reg_1304[8]_i_9 
       (.I0(mul_ln38_2_reg_1283[54]),
        .O(\v_reg_1304[8]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \v_reg_1304[9]_i_1 
       (.I0(sub_ln38_1_fu_967_p2[9]),
        .I1(mul_ln38_2_reg_1283[58]),
        .I2(tmp_2_reg_1240_pp0_iter6_reg),
        .O(v_fu_973_p3[9]));
  FDRE \v_reg_1304_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(v_fu_973_p3[0]),
        .Q(\v_reg_1304_reg[15]_0 [0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \v_reg_1304_reg[0]_i_13 
       (.CI(\v_reg_1304_reg[0]_i_18_n_0 ),
        .CO({\v_reg_1304_reg[0]_i_13_n_0 ,\v_reg_1304_reg[0]_i_13_n_1 ,\v_reg_1304_reg[0]_i_13_n_2 ,\v_reg_1304_reg[0]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_v_reg_1304_reg[0]_i_13_O_UNCONNECTED [3:0]),
        .S({\v_reg_1304[0]_i_19_n_0 ,\v_reg_1304[0]_i_20_n_0 ,\v_reg_1304[0]_i_21_n_0 ,\v_reg_1304[0]_i_22_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \v_reg_1304_reg[0]_i_18 
       (.CI(\v_reg_1304_reg[0]_i_23_n_0 ),
        .CO({\v_reg_1304_reg[0]_i_18_n_0 ,\v_reg_1304_reg[0]_i_18_n_1 ,\v_reg_1304_reg[0]_i_18_n_2 ,\v_reg_1304_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_v_reg_1304_reg[0]_i_18_O_UNCONNECTED [3:0]),
        .S({\v_reg_1304[0]_i_24_n_0 ,\v_reg_1304[0]_i_25_n_0 ,\v_reg_1304[0]_i_26_n_0 ,\v_reg_1304[0]_i_27_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \v_reg_1304_reg[0]_i_2 
       (.CI(\v_reg_1304_reg[0]_i_3_n_0 ),
        .CO({\v_reg_1304_reg[0]_i_2_n_0 ,\v_reg_1304_reg[0]_i_2_n_1 ,\v_reg_1304_reg[0]_i_2_n_2 ,\v_reg_1304_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_ln38_fu_932_p2[51:49],\NLW_v_reg_1304_reg[0]_i_2_O_UNCONNECTED [0]}),
        .S({\v_reg_1304[0]_i_4_n_0 ,\v_reg_1304[0]_i_5_n_0 ,\v_reg_1304[0]_i_6_n_0 ,\v_reg_1304[0]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \v_reg_1304_reg[0]_i_23 
       (.CI(\v_reg_1304_reg[0]_i_28_n_0 ),
        .CO({\v_reg_1304_reg[0]_i_23_n_0 ,\v_reg_1304_reg[0]_i_23_n_1 ,\v_reg_1304_reg[0]_i_23_n_2 ,\v_reg_1304_reg[0]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_v_reg_1304_reg[0]_i_23_O_UNCONNECTED [3:0]),
        .S({\v_reg_1304[0]_i_29_n_0 ,\v_reg_1304[0]_i_30_n_0 ,\v_reg_1304[0]_i_31_n_0 ,\v_reg_1304[0]_i_32_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \v_reg_1304_reg[0]_i_28 
       (.CI(\v_reg_1304_reg[0]_i_33_n_0 ),
        .CO({\v_reg_1304_reg[0]_i_28_n_0 ,\v_reg_1304_reg[0]_i_28_n_1 ,\v_reg_1304_reg[0]_i_28_n_2 ,\v_reg_1304_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_v_reg_1304_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S({\v_reg_1304[0]_i_34_n_0 ,\v_reg_1304[0]_i_35_n_0 ,\v_reg_1304[0]_i_36_n_0 ,\v_reg_1304[0]_i_37_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \v_reg_1304_reg[0]_i_3 
       (.CI(\v_reg_1304_reg[0]_i_8_n_0 ),
        .CO({\v_reg_1304_reg[0]_i_3_n_0 ,\v_reg_1304_reg[0]_i_3_n_1 ,\v_reg_1304_reg[0]_i_3_n_2 ,\v_reg_1304_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_v_reg_1304_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\v_reg_1304[0]_i_9_n_0 ,\v_reg_1304[0]_i_10_n_0 ,\v_reg_1304[0]_i_11_n_0 ,\v_reg_1304[0]_i_12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \v_reg_1304_reg[0]_i_33 
       (.CI(\v_reg_1304_reg[0]_i_38_n_0 ),
        .CO({\v_reg_1304_reg[0]_i_33_n_0 ,\v_reg_1304_reg[0]_i_33_n_1 ,\v_reg_1304_reg[0]_i_33_n_2 ,\v_reg_1304_reg[0]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_v_reg_1304_reg[0]_i_33_O_UNCONNECTED [3:0]),
        .S({\v_reg_1304[0]_i_39_n_0 ,\v_reg_1304[0]_i_40_n_0 ,\v_reg_1304[0]_i_41_n_0 ,\v_reg_1304[0]_i_42_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \v_reg_1304_reg[0]_i_38 
       (.CI(\v_reg_1304_reg[0]_i_43_n_0 ),
        .CO({\v_reg_1304_reg[0]_i_38_n_0 ,\v_reg_1304_reg[0]_i_38_n_1 ,\v_reg_1304_reg[0]_i_38_n_2 ,\v_reg_1304_reg[0]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_v_reg_1304_reg[0]_i_38_O_UNCONNECTED [3:0]),
        .S({\v_reg_1304[0]_i_44_n_0 ,\v_reg_1304[0]_i_45_n_0 ,\v_reg_1304[0]_i_46_n_0 ,\v_reg_1304[0]_i_47_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \v_reg_1304_reg[0]_i_43 
       (.CI(\v_reg_1304_reg[0]_i_48_n_0 ),
        .CO({\v_reg_1304_reg[0]_i_43_n_0 ,\v_reg_1304_reg[0]_i_43_n_1 ,\v_reg_1304_reg[0]_i_43_n_2 ,\v_reg_1304_reg[0]_i_43_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_v_reg_1304_reg[0]_i_43_O_UNCONNECTED [3:0]),
        .S({\v_reg_1304[0]_i_49_n_0 ,\v_reg_1304[0]_i_50_n_0 ,\v_reg_1304[0]_i_51_n_0 ,\v_reg_1304[0]_i_52_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \v_reg_1304_reg[0]_i_48 
       (.CI(\v_reg_1304_reg[0]_i_53_n_0 ),
        .CO({\v_reg_1304_reg[0]_i_48_n_0 ,\v_reg_1304_reg[0]_i_48_n_1 ,\v_reg_1304_reg[0]_i_48_n_2 ,\v_reg_1304_reg[0]_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_v_reg_1304_reg[0]_i_48_O_UNCONNECTED [3:0]),
        .S({\v_reg_1304[0]_i_54_n_0 ,\v_reg_1304[0]_i_55_n_0 ,\v_reg_1304[0]_i_56_n_0 ,\v_reg_1304[0]_i_57_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \v_reg_1304_reg[0]_i_53 
       (.CI(\v_reg_1304_reg[0]_i_58_n_0 ),
        .CO({\v_reg_1304_reg[0]_i_53_n_0 ,\v_reg_1304_reg[0]_i_53_n_1 ,\v_reg_1304_reg[0]_i_53_n_2 ,\v_reg_1304_reg[0]_i_53_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_v_reg_1304_reg[0]_i_53_O_UNCONNECTED [3:0]),
        .S({\v_reg_1304[0]_i_59_n_0 ,\v_reg_1304[0]_i_60_n_0 ,\v_reg_1304[0]_i_61_n_0 ,\v_reg_1304[0]_i_62_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \v_reg_1304_reg[0]_i_58 
       (.CI(1'b0),
        .CO({\v_reg_1304_reg[0]_i_58_n_0 ,\v_reg_1304_reg[0]_i_58_n_1 ,\v_reg_1304_reg[0]_i_58_n_2 ,\v_reg_1304_reg[0]_i_58_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_v_reg_1304_reg[0]_i_58_O_UNCONNECTED [3:0]),
        .S({\v_reg_1304[0]_i_63_n_0 ,\v_reg_1304[0]_i_64_n_0 ,\v_reg_1304[0]_i_65_n_0 ,mul_ln38_2_reg_1283[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \v_reg_1304_reg[0]_i_8 
       (.CI(\v_reg_1304_reg[0]_i_13_n_0 ),
        .CO({\v_reg_1304_reg[0]_i_8_n_0 ,\v_reg_1304_reg[0]_i_8_n_1 ,\v_reg_1304_reg[0]_i_8_n_2 ,\v_reg_1304_reg[0]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_v_reg_1304_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\v_reg_1304[0]_i_14_n_0 ,\v_reg_1304[0]_i_15_n_0 ,\v_reg_1304[0]_i_16_n_0 ,\v_reg_1304[0]_i_17_n_0 }));
  FDRE \v_reg_1304_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(v_fu_973_p3[10]),
        .Q(\v_reg_1304_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \v_reg_1304_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(v_fu_973_p3[11]),
        .Q(\v_reg_1304_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \v_reg_1304_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(v_fu_973_p3[12]),
        .Q(\v_reg_1304_reg[15]_0 [12]),
        .R(1'b0));
  CARRY4 \v_reg_1304_reg[12]_i_2 
       (.CI(\v_reg_1304_reg[8]_i_2_n_0 ),
        .CO({\v_reg_1304_reg[12]_i_2_n_0 ,\v_reg_1304_reg[12]_i_2_n_1 ,\v_reg_1304_reg[12]_i_2_n_2 ,\v_reg_1304_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln38_1_fu_967_p2[12:9]),
        .S({\v_reg_1304[12]_i_3_n_0 ,\v_reg_1304[12]_i_4_n_0 ,\v_reg_1304[12]_i_5_n_0 ,\v_reg_1304[12]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \v_reg_1304_reg[12]_i_7 
       (.CI(\v_reg_1304_reg[8]_i_7_n_0 ),
        .CO({\v_reg_1304_reg[12]_i_7_n_0 ,\v_reg_1304_reg[12]_i_7_n_1 ,\v_reg_1304_reg[12]_i_7_n_2 ,\v_reg_1304_reg[12]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln38_fu_932_p2[59:56]),
        .S({\v_reg_1304[12]_i_8_n_0 ,\v_reg_1304[12]_i_9_n_0 ,\v_reg_1304[12]_i_10_n_0 ,\v_reg_1304[12]_i_11_n_0 }));
  FDRE \v_reg_1304_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(v_fu_973_p3[13]),
        .Q(\v_reg_1304_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \v_reg_1304_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(v_fu_973_p3[14]),
        .Q(\v_reg_1304_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \v_reg_1304_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(v_fu_973_p3[15]),
        .Q(\v_reg_1304_reg[15]_0 [15]),
        .R(1'b0));
  CARRY4 \v_reg_1304_reg[15]_i_2 
       (.CI(\v_reg_1304_reg[12]_i_2_n_0 ),
        .CO({\NLW_v_reg_1304_reg[15]_i_2_CO_UNCONNECTED [3],\v_reg_1304_reg[15]_i_2_n_1 ,\NLW_v_reg_1304_reg[15]_i_2_CO_UNCONNECTED [1],\v_reg_1304_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_v_reg_1304_reg[15]_i_2_O_UNCONNECTED [3:2],sub_ln38_1_fu_967_p2[14:13]}),
        .S({1'b0,1'b1,\v_reg_1304[15]_i_3_n_0 ,\v_reg_1304[15]_i_4_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \v_reg_1304_reg[15]_i_5 
       (.CI(\v_reg_1304_reg[12]_i_7_n_0 ),
        .CO({\NLW_v_reg_1304_reg[15]_i_5_CO_UNCONNECTED [3],\v_reg_1304_reg[15]_i_5_n_1 ,\v_reg_1304_reg[15]_i_5_n_2 ,\v_reg_1304_reg[15]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln38_fu_932_p2[63:60]),
        .S({\v_reg_1304[15]_i_6_n_0 ,\v_reg_1304[15]_i_7_n_0 ,\v_reg_1304[15]_i_8_n_0 ,\v_reg_1304[15]_i_9_n_0 }));
  FDRE \v_reg_1304_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(v_fu_973_p3[1]),
        .Q(\v_reg_1304_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \v_reg_1304_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(v_fu_973_p3[2]),
        .Q(\v_reg_1304_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \v_reg_1304_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(v_fu_973_p3[3]),
        .Q(\v_reg_1304_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \v_reg_1304_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(v_fu_973_p3[4]),
        .Q(\v_reg_1304_reg[15]_0 [4]),
        .R(1'b0));
  CARRY4 \v_reg_1304_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\v_reg_1304_reg[4]_i_2_n_0 ,\v_reg_1304_reg[4]_i_2_n_1 ,\v_reg_1304_reg[4]_i_2_n_2 ,\v_reg_1304_reg[4]_i_2_n_3 }),
        .CYINIT(\v_reg_1304[4]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln38_1_fu_967_p2[4:1]),
        .S({\v_reg_1304[4]_i_4_n_0 ,\v_reg_1304[4]_i_5_n_0 ,\v_reg_1304[4]_i_6_n_0 ,\v_reg_1304[4]_i_7_n_0 }));
  FDRE \v_reg_1304_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(v_fu_973_p3[5]),
        .Q(\v_reg_1304_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \v_reg_1304_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(v_fu_973_p3[6]),
        .Q(\v_reg_1304_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \v_reg_1304_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(v_fu_973_p3[7]),
        .Q(\v_reg_1304_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \v_reg_1304_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(v_fu_973_p3[8]),
        .Q(\v_reg_1304_reg[15]_0 [8]),
        .R(1'b0));
  CARRY4 \v_reg_1304_reg[8]_i_2 
       (.CI(\v_reg_1304_reg[4]_i_2_n_0 ),
        .CO({\v_reg_1304_reg[8]_i_2_n_0 ,\v_reg_1304_reg[8]_i_2_n_1 ,\v_reg_1304_reg[8]_i_2_n_2 ,\v_reg_1304_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln38_1_fu_967_p2[8:5]),
        .S({\v_reg_1304[8]_i_3_n_0 ,\v_reg_1304[8]_i_4_n_0 ,\v_reg_1304[8]_i_5_n_0 ,\v_reg_1304[8]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \v_reg_1304_reg[8]_i_7 
       (.CI(\v_reg_1304_reg[0]_i_2_n_0 ),
        .CO({\v_reg_1304_reg[8]_i_7_n_0 ,\v_reg_1304_reg[8]_i_7_n_1 ,\v_reg_1304_reg[8]_i_7_n_2 ,\v_reg_1304_reg[8]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln38_fu_932_p2[55:52]),
        .S({\v_reg_1304[8]_i_8_n_0 ,\v_reg_1304[8]_i_9_n_0 ,\v_reg_1304[8]_i_10_n_0 ,\v_reg_1304[8]_i_11_n_0 }));
  FDRE \v_reg_1304_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(v_fu_973_p3[9]),
        .Q(\v_reg_1304_reg[15]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_reg_1294[0]_i_1 
       (.I0(sub_ln36_fu_838_p2[49]),
        .I1(mul_ln36_reg_1261[49]),
        .I2(tmp_reg_1218_pp0_iter6_reg),
        .O(y_fu_879_p3[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_10 
       (.I0(mul_ln36_reg_1261[46]),
        .O(\y_reg_1294[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_11 
       (.I0(mul_ln36_reg_1261[45]),
        .O(\y_reg_1294[0]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_12 
       (.I0(mul_ln36_reg_1261[44]),
        .O(\y_reg_1294[0]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_14 
       (.I0(mul_ln36_reg_1261[43]),
        .O(\y_reg_1294[0]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_15 
       (.I0(mul_ln36_reg_1261[42]),
        .O(\y_reg_1294[0]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_16 
       (.I0(mul_ln36_reg_1261[41]),
        .O(\y_reg_1294[0]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_17 
       (.I0(mul_ln36_reg_1261[40]),
        .O(\y_reg_1294[0]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_19 
       (.I0(mul_ln36_reg_1261[39]),
        .O(\y_reg_1294[0]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_20 
       (.I0(mul_ln36_reg_1261[38]),
        .O(\y_reg_1294[0]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_21 
       (.I0(mul_ln36_reg_1261[37]),
        .O(\y_reg_1294[0]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_22 
       (.I0(mul_ln36_reg_1261[36]),
        .O(\y_reg_1294[0]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_24 
       (.I0(mul_ln36_reg_1261[35]),
        .O(\y_reg_1294[0]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_25 
       (.I0(mul_ln36_reg_1261[34]),
        .O(\y_reg_1294[0]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_26 
       (.I0(mul_ln36_reg_1261[33]),
        .O(\y_reg_1294[0]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_27 
       (.I0(mul_ln36_reg_1261[32]),
        .O(\y_reg_1294[0]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_29 
       (.I0(mul_ln36_reg_1261[31]),
        .O(\y_reg_1294[0]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_30 
       (.I0(mul_ln36_reg_1261[30]),
        .O(\y_reg_1294[0]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_31 
       (.I0(mul_ln36_reg_1261[29]),
        .O(\y_reg_1294[0]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_32 
       (.I0(mul_ln36_reg_1261[28]),
        .O(\y_reg_1294[0]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_34 
       (.I0(mul_ln36_reg_1261[27]),
        .O(\y_reg_1294[0]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_35 
       (.I0(mul_ln36_reg_1261[26]),
        .O(\y_reg_1294[0]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_36 
       (.I0(mul_ln36_reg_1261[25]),
        .O(\y_reg_1294[0]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_37 
       (.I0(mul_ln36_reg_1261[24]),
        .O(\y_reg_1294[0]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_39 
       (.I0(mul_ln36_reg_1261[23]),
        .O(\y_reg_1294[0]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_4 
       (.I0(mul_ln36_reg_1261[51]),
        .O(\y_reg_1294[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_40 
       (.I0(mul_ln36_reg_1261[22]),
        .O(\y_reg_1294[0]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_41 
       (.I0(mul_ln36_reg_1261[21]),
        .O(\y_reg_1294[0]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_42 
       (.I0(mul_ln36_reg_1261[20]),
        .O(\y_reg_1294[0]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_44 
       (.I0(mul_ln36_reg_1261[19]),
        .O(\y_reg_1294[0]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_45 
       (.I0(mul_ln36_reg_1261[18]),
        .O(\y_reg_1294[0]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_46 
       (.I0(mul_ln36_reg_1261[17]),
        .O(\y_reg_1294[0]_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_47 
       (.I0(mul_ln36_reg_1261[16]),
        .O(\y_reg_1294[0]_i_47_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_49 
       (.I0(mul_ln36_reg_1261[15]),
        .O(\y_reg_1294[0]_i_49_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_5 
       (.I0(mul_ln36_reg_1261[50]),
        .O(\y_reg_1294[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_50 
       (.I0(mul_ln36_reg_1261[14]),
        .O(\y_reg_1294[0]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_51 
       (.I0(mul_ln36_reg_1261[13]),
        .O(\y_reg_1294[0]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_52 
       (.I0(mul_ln36_reg_1261[12]),
        .O(\y_reg_1294[0]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_54 
       (.I0(mul_ln36_reg_1261[11]),
        .O(\y_reg_1294[0]_i_54_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_55 
       (.I0(mul_ln36_reg_1261[10]),
        .O(\y_reg_1294[0]_i_55_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_56 
       (.I0(mul_ln36_reg_1261[9]),
        .O(\y_reg_1294[0]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_57 
       (.I0(mul_ln36_reg_1261[8]),
        .O(\y_reg_1294[0]_i_57_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_59 
       (.I0(mul_ln36_reg_1261[7]),
        .O(\y_reg_1294[0]_i_59_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_6 
       (.I0(mul_ln36_reg_1261[49]),
        .O(\y_reg_1294[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_60 
       (.I0(mul_ln36_reg_1261[6]),
        .O(\y_reg_1294[0]_i_60_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_61 
       (.I0(mul_ln36_reg_1261[5]),
        .O(\y_reg_1294[0]_i_61_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_62 
       (.I0(mul_ln36_reg_1261[4]),
        .O(\y_reg_1294[0]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_63 
       (.I0(mul_ln36_reg_1261[3]),
        .O(\y_reg_1294[0]_i_63_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_64 
       (.I0(mul_ln36_reg_1261[2]),
        .O(\y_reg_1294[0]_i_64_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_65 
       (.I0(mul_ln36_reg_1261[1]),
        .O(\y_reg_1294[0]_i_65_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_7 
       (.I0(mul_ln36_reg_1261[48]),
        .O(\y_reg_1294[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[0]_i_9 
       (.I0(mul_ln36_reg_1261[47]),
        .O(\y_reg_1294[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_reg_1294[10]_i_1 
       (.I0(sub_ln36_1_fu_873_p2[10]),
        .I1(mul_ln36_reg_1261[59]),
        .I2(tmp_reg_1218_pp0_iter6_reg),
        .O(y_fu_879_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_reg_1294[11]_i_1 
       (.I0(sub_ln36_1_fu_873_p2[11]),
        .I1(mul_ln36_reg_1261[60]),
        .I2(tmp_reg_1218_pp0_iter6_reg),
        .O(y_fu_879_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_reg_1294[12]_i_1 
       (.I0(sub_ln36_1_fu_873_p2[12]),
        .I1(mul_ln36_reg_1261[61]),
        .I2(tmp_reg_1218_pp0_iter6_reg),
        .O(y_fu_879_p3[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[12]_i_10 
       (.I0(mul_ln36_reg_1261[57]),
        .O(\y_reg_1294[12]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[12]_i_11 
       (.I0(mul_ln36_reg_1261[56]),
        .O(\y_reg_1294[12]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[12]_i_3 
       (.I0(sub_ln36_fu_838_p2[61]),
        .O(\y_reg_1294[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[12]_i_4 
       (.I0(sub_ln36_fu_838_p2[60]),
        .O(\y_reg_1294[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[12]_i_5 
       (.I0(sub_ln36_fu_838_p2[59]),
        .O(\y_reg_1294[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[12]_i_6 
       (.I0(sub_ln36_fu_838_p2[58]),
        .O(\y_reg_1294[12]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[12]_i_8 
       (.I0(mul_ln36_reg_1261[59]),
        .O(\y_reg_1294[12]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[12]_i_9 
       (.I0(mul_ln36_reg_1261[58]),
        .O(\y_reg_1294[12]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_reg_1294[13]_i_1 
       (.I0(sub_ln36_1_fu_873_p2[13]),
        .I1(mul_ln36_reg_1261[62]),
        .I2(tmp_reg_1218_pp0_iter6_reg),
        .O(y_fu_879_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_reg_1294[14]_i_1 
       (.I0(sub_ln36_1_fu_873_p2[14]),
        .I1(mul_ln36_reg_1261[63]),
        .I2(tmp_reg_1218_pp0_iter6_reg),
        .O(y_fu_879_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    \y_reg_1294[15]_i_1 
       (.I0(\y_reg_1294_reg[15]_i_2_n_1 ),
        .I1(tmp_1_cast1_reg_1267),
        .I2(tmp_reg_1218_pp0_iter6_reg),
        .O(y_fu_879_p3[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[15]_i_3 
       (.I0(sub_ln36_fu_838_p2[63]),
        .O(\y_reg_1294[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[15]_i_4 
       (.I0(sub_ln36_fu_838_p2[62]),
        .O(\y_reg_1294[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[15]_i_6 
       (.I0(mul_ln36_reg_1261[63]),
        .O(\y_reg_1294[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[15]_i_7 
       (.I0(mul_ln36_reg_1261[62]),
        .O(\y_reg_1294[15]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[15]_i_8 
       (.I0(mul_ln36_reg_1261[61]),
        .O(\y_reg_1294[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[15]_i_9 
       (.I0(mul_ln36_reg_1261[60]),
        .O(\y_reg_1294[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_reg_1294[1]_i_1 
       (.I0(sub_ln36_1_fu_873_p2[1]),
        .I1(mul_ln36_reg_1261[50]),
        .I2(tmp_reg_1218_pp0_iter6_reg),
        .O(y_fu_879_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_reg_1294[2]_i_1 
       (.I0(sub_ln36_1_fu_873_p2[2]),
        .I1(mul_ln36_reg_1261[51]),
        .I2(tmp_reg_1218_pp0_iter6_reg),
        .O(y_fu_879_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_reg_1294[3]_i_1 
       (.I0(sub_ln36_1_fu_873_p2[3]),
        .I1(mul_ln36_reg_1261[52]),
        .I2(tmp_reg_1218_pp0_iter6_reg),
        .O(y_fu_879_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_reg_1294[4]_i_1 
       (.I0(sub_ln36_1_fu_873_p2[4]),
        .I1(mul_ln36_reg_1261[53]),
        .I2(tmp_reg_1218_pp0_iter6_reg),
        .O(y_fu_879_p3[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[4]_i_3 
       (.I0(sub_ln36_fu_838_p2[49]),
        .O(\y_reg_1294[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[4]_i_4 
       (.I0(sub_ln36_fu_838_p2[53]),
        .O(\y_reg_1294[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[4]_i_5 
       (.I0(sub_ln36_fu_838_p2[52]),
        .O(\y_reg_1294[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[4]_i_6 
       (.I0(sub_ln36_fu_838_p2[51]),
        .O(\y_reg_1294[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[4]_i_7 
       (.I0(sub_ln36_fu_838_p2[50]),
        .O(\y_reg_1294[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_reg_1294[5]_i_1 
       (.I0(sub_ln36_1_fu_873_p2[5]),
        .I1(mul_ln36_reg_1261[54]),
        .I2(tmp_reg_1218_pp0_iter6_reg),
        .O(y_fu_879_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_reg_1294[6]_i_1 
       (.I0(sub_ln36_1_fu_873_p2[6]),
        .I1(mul_ln36_reg_1261[55]),
        .I2(tmp_reg_1218_pp0_iter6_reg),
        .O(y_fu_879_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_reg_1294[7]_i_1 
       (.I0(sub_ln36_1_fu_873_p2[7]),
        .I1(mul_ln36_reg_1261[56]),
        .I2(tmp_reg_1218_pp0_iter6_reg),
        .O(y_fu_879_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_reg_1294[8]_i_1 
       (.I0(sub_ln36_1_fu_873_p2[8]),
        .I1(mul_ln36_reg_1261[57]),
        .I2(tmp_reg_1218_pp0_iter6_reg),
        .O(y_fu_879_p3[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[8]_i_10 
       (.I0(mul_ln36_reg_1261[53]),
        .O(\y_reg_1294[8]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[8]_i_11 
       (.I0(mul_ln36_reg_1261[52]),
        .O(\y_reg_1294[8]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[8]_i_3 
       (.I0(sub_ln36_fu_838_p2[57]),
        .O(\y_reg_1294[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[8]_i_4 
       (.I0(sub_ln36_fu_838_p2[56]),
        .O(\y_reg_1294[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[8]_i_5 
       (.I0(sub_ln36_fu_838_p2[55]),
        .O(\y_reg_1294[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[8]_i_6 
       (.I0(sub_ln36_fu_838_p2[54]),
        .O(\y_reg_1294[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[8]_i_8 
       (.I0(mul_ln36_reg_1261[55]),
        .O(\y_reg_1294[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1294[8]_i_9 
       (.I0(mul_ln36_reg_1261[54]),
        .O(\y_reg_1294[8]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \y_reg_1294[9]_i_1 
       (.I0(sub_ln36_1_fu_873_p2[9]),
        .I1(mul_ln36_reg_1261[58]),
        .I2(tmp_reg_1218_pp0_iter6_reg),
        .O(y_fu_879_p3[9]));
  FDRE \y_reg_1294_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(y_fu_879_p3[0]),
        .Q(\y_reg_1294_reg[15]_0 [0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_reg_1294_reg[0]_i_13 
       (.CI(\y_reg_1294_reg[0]_i_18_n_0 ),
        .CO({\y_reg_1294_reg[0]_i_13_n_0 ,\y_reg_1294_reg[0]_i_13_n_1 ,\y_reg_1294_reg[0]_i_13_n_2 ,\y_reg_1294_reg[0]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_y_reg_1294_reg[0]_i_13_O_UNCONNECTED [3:0]),
        .S({\y_reg_1294[0]_i_19_n_0 ,\y_reg_1294[0]_i_20_n_0 ,\y_reg_1294[0]_i_21_n_0 ,\y_reg_1294[0]_i_22_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_reg_1294_reg[0]_i_18 
       (.CI(\y_reg_1294_reg[0]_i_23_n_0 ),
        .CO({\y_reg_1294_reg[0]_i_18_n_0 ,\y_reg_1294_reg[0]_i_18_n_1 ,\y_reg_1294_reg[0]_i_18_n_2 ,\y_reg_1294_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_y_reg_1294_reg[0]_i_18_O_UNCONNECTED [3:0]),
        .S({\y_reg_1294[0]_i_24_n_0 ,\y_reg_1294[0]_i_25_n_0 ,\y_reg_1294[0]_i_26_n_0 ,\y_reg_1294[0]_i_27_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_reg_1294_reg[0]_i_2 
       (.CI(\y_reg_1294_reg[0]_i_3_n_0 ),
        .CO({\y_reg_1294_reg[0]_i_2_n_0 ,\y_reg_1294_reg[0]_i_2_n_1 ,\y_reg_1294_reg[0]_i_2_n_2 ,\y_reg_1294_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sub_ln36_fu_838_p2[51:49],\NLW_y_reg_1294_reg[0]_i_2_O_UNCONNECTED [0]}),
        .S({\y_reg_1294[0]_i_4_n_0 ,\y_reg_1294[0]_i_5_n_0 ,\y_reg_1294[0]_i_6_n_0 ,\y_reg_1294[0]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_reg_1294_reg[0]_i_23 
       (.CI(\y_reg_1294_reg[0]_i_28_n_0 ),
        .CO({\y_reg_1294_reg[0]_i_23_n_0 ,\y_reg_1294_reg[0]_i_23_n_1 ,\y_reg_1294_reg[0]_i_23_n_2 ,\y_reg_1294_reg[0]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_y_reg_1294_reg[0]_i_23_O_UNCONNECTED [3:0]),
        .S({\y_reg_1294[0]_i_29_n_0 ,\y_reg_1294[0]_i_30_n_0 ,\y_reg_1294[0]_i_31_n_0 ,\y_reg_1294[0]_i_32_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_reg_1294_reg[0]_i_28 
       (.CI(\y_reg_1294_reg[0]_i_33_n_0 ),
        .CO({\y_reg_1294_reg[0]_i_28_n_0 ,\y_reg_1294_reg[0]_i_28_n_1 ,\y_reg_1294_reg[0]_i_28_n_2 ,\y_reg_1294_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_y_reg_1294_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S({\y_reg_1294[0]_i_34_n_0 ,\y_reg_1294[0]_i_35_n_0 ,\y_reg_1294[0]_i_36_n_0 ,\y_reg_1294[0]_i_37_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_reg_1294_reg[0]_i_3 
       (.CI(\y_reg_1294_reg[0]_i_8_n_0 ),
        .CO({\y_reg_1294_reg[0]_i_3_n_0 ,\y_reg_1294_reg[0]_i_3_n_1 ,\y_reg_1294_reg[0]_i_3_n_2 ,\y_reg_1294_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_y_reg_1294_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\y_reg_1294[0]_i_9_n_0 ,\y_reg_1294[0]_i_10_n_0 ,\y_reg_1294[0]_i_11_n_0 ,\y_reg_1294[0]_i_12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_reg_1294_reg[0]_i_33 
       (.CI(\y_reg_1294_reg[0]_i_38_n_0 ),
        .CO({\y_reg_1294_reg[0]_i_33_n_0 ,\y_reg_1294_reg[0]_i_33_n_1 ,\y_reg_1294_reg[0]_i_33_n_2 ,\y_reg_1294_reg[0]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_y_reg_1294_reg[0]_i_33_O_UNCONNECTED [3:0]),
        .S({\y_reg_1294[0]_i_39_n_0 ,\y_reg_1294[0]_i_40_n_0 ,\y_reg_1294[0]_i_41_n_0 ,\y_reg_1294[0]_i_42_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_reg_1294_reg[0]_i_38 
       (.CI(\y_reg_1294_reg[0]_i_43_n_0 ),
        .CO({\y_reg_1294_reg[0]_i_38_n_0 ,\y_reg_1294_reg[0]_i_38_n_1 ,\y_reg_1294_reg[0]_i_38_n_2 ,\y_reg_1294_reg[0]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_y_reg_1294_reg[0]_i_38_O_UNCONNECTED [3:0]),
        .S({\y_reg_1294[0]_i_44_n_0 ,\y_reg_1294[0]_i_45_n_0 ,\y_reg_1294[0]_i_46_n_0 ,\y_reg_1294[0]_i_47_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_reg_1294_reg[0]_i_43 
       (.CI(\y_reg_1294_reg[0]_i_48_n_0 ),
        .CO({\y_reg_1294_reg[0]_i_43_n_0 ,\y_reg_1294_reg[0]_i_43_n_1 ,\y_reg_1294_reg[0]_i_43_n_2 ,\y_reg_1294_reg[0]_i_43_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_y_reg_1294_reg[0]_i_43_O_UNCONNECTED [3:0]),
        .S({\y_reg_1294[0]_i_49_n_0 ,\y_reg_1294[0]_i_50_n_0 ,\y_reg_1294[0]_i_51_n_0 ,\y_reg_1294[0]_i_52_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_reg_1294_reg[0]_i_48 
       (.CI(\y_reg_1294_reg[0]_i_53_n_0 ),
        .CO({\y_reg_1294_reg[0]_i_48_n_0 ,\y_reg_1294_reg[0]_i_48_n_1 ,\y_reg_1294_reg[0]_i_48_n_2 ,\y_reg_1294_reg[0]_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_y_reg_1294_reg[0]_i_48_O_UNCONNECTED [3:0]),
        .S({\y_reg_1294[0]_i_54_n_0 ,\y_reg_1294[0]_i_55_n_0 ,\y_reg_1294[0]_i_56_n_0 ,\y_reg_1294[0]_i_57_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_reg_1294_reg[0]_i_53 
       (.CI(\y_reg_1294_reg[0]_i_58_n_0 ),
        .CO({\y_reg_1294_reg[0]_i_53_n_0 ,\y_reg_1294_reg[0]_i_53_n_1 ,\y_reg_1294_reg[0]_i_53_n_2 ,\y_reg_1294_reg[0]_i_53_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_y_reg_1294_reg[0]_i_53_O_UNCONNECTED [3:0]),
        .S({\y_reg_1294[0]_i_59_n_0 ,\y_reg_1294[0]_i_60_n_0 ,\y_reg_1294[0]_i_61_n_0 ,\y_reg_1294[0]_i_62_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_reg_1294_reg[0]_i_58 
       (.CI(1'b0),
        .CO({\y_reg_1294_reg[0]_i_58_n_0 ,\y_reg_1294_reg[0]_i_58_n_1 ,\y_reg_1294_reg[0]_i_58_n_2 ,\y_reg_1294_reg[0]_i_58_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_y_reg_1294_reg[0]_i_58_O_UNCONNECTED [3:0]),
        .S({\y_reg_1294[0]_i_63_n_0 ,\y_reg_1294[0]_i_64_n_0 ,\y_reg_1294[0]_i_65_n_0 ,mul_ln36_reg_1261[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_reg_1294_reg[0]_i_8 
       (.CI(\y_reg_1294_reg[0]_i_13_n_0 ),
        .CO({\y_reg_1294_reg[0]_i_8_n_0 ,\y_reg_1294_reg[0]_i_8_n_1 ,\y_reg_1294_reg[0]_i_8_n_2 ,\y_reg_1294_reg[0]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_y_reg_1294_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\y_reg_1294[0]_i_14_n_0 ,\y_reg_1294[0]_i_15_n_0 ,\y_reg_1294[0]_i_16_n_0 ,\y_reg_1294[0]_i_17_n_0 }));
  FDRE \y_reg_1294_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(y_fu_879_p3[10]),
        .Q(\y_reg_1294_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \y_reg_1294_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(y_fu_879_p3[11]),
        .Q(\y_reg_1294_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \y_reg_1294_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(y_fu_879_p3[12]),
        .Q(\y_reg_1294_reg[15]_0 [12]),
        .R(1'b0));
  CARRY4 \y_reg_1294_reg[12]_i_2 
       (.CI(\y_reg_1294_reg[8]_i_2_n_0 ),
        .CO({\y_reg_1294_reg[12]_i_2_n_0 ,\y_reg_1294_reg[12]_i_2_n_1 ,\y_reg_1294_reg[12]_i_2_n_2 ,\y_reg_1294_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln36_1_fu_873_p2[12:9]),
        .S({\y_reg_1294[12]_i_3_n_0 ,\y_reg_1294[12]_i_4_n_0 ,\y_reg_1294[12]_i_5_n_0 ,\y_reg_1294[12]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_reg_1294_reg[12]_i_7 
       (.CI(\y_reg_1294_reg[8]_i_7_n_0 ),
        .CO({\y_reg_1294_reg[12]_i_7_n_0 ,\y_reg_1294_reg[12]_i_7_n_1 ,\y_reg_1294_reg[12]_i_7_n_2 ,\y_reg_1294_reg[12]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln36_fu_838_p2[59:56]),
        .S({\y_reg_1294[12]_i_8_n_0 ,\y_reg_1294[12]_i_9_n_0 ,\y_reg_1294[12]_i_10_n_0 ,\y_reg_1294[12]_i_11_n_0 }));
  FDRE \y_reg_1294_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(y_fu_879_p3[13]),
        .Q(\y_reg_1294_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \y_reg_1294_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(y_fu_879_p3[14]),
        .Q(\y_reg_1294_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \y_reg_1294_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(y_fu_879_p3[15]),
        .Q(\y_reg_1294_reg[15]_0 [15]),
        .R(1'b0));
  CARRY4 \y_reg_1294_reg[15]_i_2 
       (.CI(\y_reg_1294_reg[12]_i_2_n_0 ),
        .CO({\NLW_y_reg_1294_reg[15]_i_2_CO_UNCONNECTED [3],\y_reg_1294_reg[15]_i_2_n_1 ,\NLW_y_reg_1294_reg[15]_i_2_CO_UNCONNECTED [1],\y_reg_1294_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_reg_1294_reg[15]_i_2_O_UNCONNECTED [3:2],sub_ln36_1_fu_873_p2[14:13]}),
        .S({1'b0,1'b1,\y_reg_1294[15]_i_3_n_0 ,\y_reg_1294[15]_i_4_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_reg_1294_reg[15]_i_5 
       (.CI(\y_reg_1294_reg[12]_i_7_n_0 ),
        .CO({\NLW_y_reg_1294_reg[15]_i_5_CO_UNCONNECTED [3],\y_reg_1294_reg[15]_i_5_n_1 ,\y_reg_1294_reg[15]_i_5_n_2 ,\y_reg_1294_reg[15]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln36_fu_838_p2[63:60]),
        .S({\y_reg_1294[15]_i_6_n_0 ,\y_reg_1294[15]_i_7_n_0 ,\y_reg_1294[15]_i_8_n_0 ,\y_reg_1294[15]_i_9_n_0 }));
  FDRE \y_reg_1294_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(y_fu_879_p3[1]),
        .Q(\y_reg_1294_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \y_reg_1294_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(y_fu_879_p3[2]),
        .Q(\y_reg_1294_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \y_reg_1294_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(y_fu_879_p3[3]),
        .Q(\y_reg_1294_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \y_reg_1294_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(y_fu_879_p3[4]),
        .Q(\y_reg_1294_reg[15]_0 [4]),
        .R(1'b0));
  CARRY4 \y_reg_1294_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\y_reg_1294_reg[4]_i_2_n_0 ,\y_reg_1294_reg[4]_i_2_n_1 ,\y_reg_1294_reg[4]_i_2_n_2 ,\y_reg_1294_reg[4]_i_2_n_3 }),
        .CYINIT(\y_reg_1294[4]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln36_1_fu_873_p2[4:1]),
        .S({\y_reg_1294[4]_i_4_n_0 ,\y_reg_1294[4]_i_5_n_0 ,\y_reg_1294[4]_i_6_n_0 ,\y_reg_1294[4]_i_7_n_0 }));
  FDRE \y_reg_1294_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(y_fu_879_p3[5]),
        .Q(\y_reg_1294_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \y_reg_1294_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(y_fu_879_p3[6]),
        .Q(\y_reg_1294_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \y_reg_1294_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(y_fu_879_p3[7]),
        .Q(\y_reg_1294_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \y_reg_1294_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(y_fu_879_p3[8]),
        .Q(\y_reg_1294_reg[15]_0 [8]),
        .R(1'b0));
  CARRY4 \y_reg_1294_reg[8]_i_2 
       (.CI(\y_reg_1294_reg[4]_i_2_n_0 ),
        .CO({\y_reg_1294_reg[8]_i_2_n_0 ,\y_reg_1294_reg[8]_i_2_n_1 ,\y_reg_1294_reg[8]_i_2_n_2 ,\y_reg_1294_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln36_1_fu_873_p2[8:5]),
        .S({\y_reg_1294[8]_i_3_n_0 ,\y_reg_1294[8]_i_4_n_0 ,\y_reg_1294[8]_i_5_n_0 ,\y_reg_1294[8]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \y_reg_1294_reg[8]_i_7 
       (.CI(\y_reg_1294_reg[0]_i_2_n_0 ),
        .CO({\y_reg_1294_reg[8]_i_7_n_0 ,\y_reg_1294_reg[8]_i_7_n_1 ,\y_reg_1294_reg[8]_i_7_n_2 ,\y_reg_1294_reg[8]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln36_fu_838_p2[55:52]),
        .S({\y_reg_1294[8]_i_8_n_0 ,\y_reg_1294[8]_i_9_n_0 ,\y_reg_1294[8]_i_10_n_0 ,\y_reg_1294[8]_i_11_n_0 }));
  FDRE \y_reg_1294_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(y_fu_879_p3[9]),
        .Q(\y_reg_1294_reg[15]_0 [9]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
