../RTL/APB_Controller.v +define+INLINE_SVA ../sva/APB_FSM_Controller_sva.sv  -o /home/ghonim/Fall_2023/ECE560/project/560_FinalProject/run/vcst_rtdb/.internal/design/simv  -Mdir=/home/ghonim/Fall_2023/ECE560/project/560_FinalProject/run/vcst_rtdb/.internal/design/csrc -top APB_FSM_Controller -sverilog -scm /home/ghonim/Fall_2023/ECE560/project/560_FinalProject/run/vcst_rtdb/.internal/design/APB_FSM_Controller.xml -Xpartialdesign  -libfile_opt  -Xvcstatic_extns=0x40000  -XVSILangChk=/home/ghonim/Fall_2023/ECE560/project/560_FinalProject/run/vcst_rtdb/.internal/design/.read_log/readlog_0.log   +define+SYNTHESIS -timescale=1ns/1ns  -Xmonet  -skip_translate_body  -cm assert  -Xvcstatic_extns=0x4000  -q  -error=noMPD  -Xsampada=0x100 -Xmarkh=0x400  -Xvcstatic_extns=0x4  -Xvcstatic_extns=0x1000  -Xverdi_elab_opts=-Xprefer_tech_lib  -Xvcstatic_extns=1 