// Seed: 3431202241
module module_0;
  logic id_1;
  wire  id_2;
  assign id_2 = id_2;
  assign module_2.id_5 = 0;
  wire id_3;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    output uwire id_2,
    input tri id_3#(.id_6(-1)),
    output wand id_4
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri0 id_0,
    input  tri  id_1,
    input  tri0 id_2,
    output tri  id_3,
    input  tri0 id_4,
    input  tri0 id_5,
    output tri0 id_6,
    input  tri  id_7
);
  module_0 modCall_1 ();
endmodule
