# do RIPPLE_CARRY_ADDER_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/eyantra/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/eyantra/Documents/Eyantra_Stage_1/Task_0/RIPPLE_CARRY_ADDER {/home/eyantra/Documents/Eyantra_Stage_1/Task_0/RIPPLE_CARRY_ADDER/full_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:34:26 on Sep 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/eyantra/Documents/Eyantra_Stage_1/Task_0/RIPPLE_CARRY_ADDER" /home/eyantra/Documents/Eyantra_Stage_1/Task_0/RIPPLE_CARRY_ADDER/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 00:34:26 on Sep 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/eyantra/Documents/Eyantra_Stage_1/Task_0/RIPPLE_CARRY_ADDER {/home/eyantra/Documents/Eyantra_Stage_1/Task_0/RIPPLE_CARRY_ADDER/ripple_carry_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:34:26 on Sep 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/eyantra/Documents/Eyantra_Stage_1/Task_0/RIPPLE_CARRY_ADDER" /home/eyantra/Documents/Eyantra_Stage_1/Task_0/RIPPLE_CARRY_ADDER/ripple_carry_adder.v 
# -- Compiling module ripple_carry_adder
# 
# Top level modules:
# 	ripple_carry_adder
# End time: 00:34:26 on Sep 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/eyantra/Documents/Eyantra_Stage_1/Task_0/RIPPLE_CARRY_ADDER {/home/eyantra/Documents/Eyantra_Stage_1/Task_0/RIPPLE_CARRY_ADDER/ripple_carry_adder_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:34:26 on Sep 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/eyantra/Documents/Eyantra_Stage_1/Task_0/RIPPLE_CARRY_ADDER" /home/eyantra/Documents/Eyantra_Stage_1/Task_0/RIPPLE_CARRY_ADDER/ripple_carry_adder_tb.v 
# -- Compiling module ripple_carry_adder_tb
# 
# Top level modules:
# 	ripple_carry_adder_tb
# End time: 00:34:26 on Sep 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  ripple_carry_adder_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" ripple_carry_adder_tb 
# Start time: 00:34:26 on Sep 17,2024
# Loading work.ripple_carry_adder_tb
# Loading work.ripple_carry_adder
# Loading work.full_adder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 
# stdin: <EOF>
vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" work.ripple_carry_adder_tb
# End time: 00:36:08 on Sep 17,2024, Elapsed time: 0:01:42
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" work.ripple_carry_adder_tb 
# Start time: 00:36:08 on Sep 17,2024
# Loading work.ripple_carry_adder_tb
# Loading work.ripple_carry_adder
# Loading work.full_adder
add wave  \
sim:/ripple_carry_adder_tb/A
add wave  \
sim:/ripple_carry_adder_tb/B
add wave  \
sim:/ripple_carry_adder_tb/C_in
# couldn't load file "/home/eyantra/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: wrong ELF class: ELFCLASS64
add wave  \
sim:/ripple_carry_adder_tb/Sum
# couldn't load file "/home/eyantra/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: wrong ELF class: ELFCLASS64
add wave  \
sim:/ripple_carry_adder_tb/C_out
run -all
# End time: 00:40:05 on Sep 17,2024, Elapsed time: 0:03:57
# Errors: 0, Warnings: 0
