INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/synchro_t/synchro_t.srcs/sources_1/new/synchro_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchro_t
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/synchro_t/synchro_t.srcs/sim_1/new/synchro_t_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchro_t_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/synchro_t/synchro_t.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
