{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698183770762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698183770762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 00:42:50 2023 " "Processing started: Wed Oct 25 00:42:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698183770762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1698183770762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RAM -c RAM --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off RAM -c RAM --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1698183770762 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1698183771371 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1698183771371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698183779916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698183779916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_tb " "Found entity 1: ram_tb" {  } { { "ram_tb.v" "" { Text "D:/CPU/RAM2/ram_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698183779931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698183779931 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ram_tb " "Elaborating entity \"ram_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1698183779947 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk ram_tb.v(34) " "Verilog HDL warning at ram_tb.v(34): assignments to clk create a combinational loop" {  } { { "ram_tb.v" "" { Text "D:/CPU/RAM2/ram_tb.v" 34 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1698183779947 "|ram_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "ram_tb.v(81) " "Verilog HDL warning at ram_tb.v(81): ignoring unsupported system task" {  } { { "ram_tb.v" "" { Text "D:/CPU/RAM2/ram_tb.v" 81 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1698183779947 "|ram_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "ram_tb.v(86) " "Verilog HDL warning at ram_tb.v(86): ignoring unsupported system task" {  } { { "ram_tb.v" "" { Text "D:/CPU/RAM2/ram_tb.v" 86 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1698183779947 "|ram_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:ram " "Elaborating entity \"RAM\" for hierarchy \"RAM:ram\"" {  } { { "ram_tb.v" "ram" { Text "D:/CPU/RAM2/ram_tb.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1698183779947 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error RAM.v(15) " "Verilog HDL or VHDL warning at RAM.v(15): object \"error\" assigned a value but never read" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1698183779947 "|ram_tb|RAM:ram"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i RAM.v(17) " "Verilog HDL Always Construct warning at RAM.v(17): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1698183779963 "|ram_tb|RAM:ram"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out RAM.v(17) " "Verilog HDL Always Construct warning at RAM.v(17): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1698183779963 "|ram_tb|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] RAM.v(17) " "Inferred latch for \"data_out\[0\]\" at RAM.v(17)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779978 "|ram_tb|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] RAM.v(17) " "Inferred latch for \"data_out\[1\]\" at RAM.v(17)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779978 "|ram_tb|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] RAM.v(17) " "Inferred latch for \"data_out\[2\]\" at RAM.v(17)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779978 "|ram_tb|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] RAM.v(17) " "Inferred latch for \"data_out\[3\]\" at RAM.v(17)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779978 "|ram_tb|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] RAM.v(17) " "Inferred latch for \"data_out\[4\]\" at RAM.v(17)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779978 "|ram_tb|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] RAM.v(17) " "Inferred latch for \"data_out\[5\]\" at RAM.v(17)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779978 "|ram_tb|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] RAM.v(17) " "Inferred latch for \"data_out\[6\]\" at RAM.v(17)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779978 "|ram_tb|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] RAM.v(17) " "Inferred latch for \"data_out\[7\]\" at RAM.v(17)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779978 "|ram_tb|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] RAM.v(17) " "Inferred latch for \"data_out\[8\]\" at RAM.v(17)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779978 "|ram_tb|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] RAM.v(17) " "Inferred latch for \"data_out\[9\]\" at RAM.v(17)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779978 "|ram_tb|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] RAM.v(17) " "Inferred latch for \"data_out\[10\]\" at RAM.v(17)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779978 "|ram_tb|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] RAM.v(17) " "Inferred latch for \"data_out\[11\]\" at RAM.v(17)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779978 "|ram_tb|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] RAM.v(17) " "Inferred latch for \"data_out\[12\]\" at RAM.v(17)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779978 "|ram_tb|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] RAM.v(17) " "Inferred latch for \"data_out\[13\]\" at RAM.v(17)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779978 "|ram_tb|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] RAM.v(17) " "Inferred latch for \"data_out\[14\]\" at RAM.v(17)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779978 "|ram_tb|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] RAM.v(17) " "Inferred latch for \"data_out\[15\]\" at RAM.v(17)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779978 "|ram_tb|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[16\] RAM.v(17) " "Inferred latch for \"data_out\[16\]\" at RAM.v(17)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779978 "|ram_tb|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[17\] RAM.v(17) " "Inferred latch for \"data_out\[17\]\" at RAM.v(17)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779978 "|ram_tb|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[18\] RAM.v(17) " "Inferred latch for \"data_out\[18\]\" at RAM.v(17)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779978 "|ram_tb|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[19\] RAM.v(17) " "Inferred latch for \"data_out\[19\]\" at RAM.v(17)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779978 "|ram_tb|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[20\] RAM.v(17) " "Inferred latch for \"data_out\[20\]\" at RAM.v(17)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779978 "|ram_tb|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[21\] RAM.v(17) " "Inferred latch for \"data_out\[21\]\" at RAM.v(17)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779978 "|ram_tb|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[22\] RAM.v(17) " "Inferred latch for \"data_out\[22\]\" at RAM.v(17)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779978 "|ram_tb|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[23\] RAM.v(17) " "Inferred latch for \"data_out\[23\]\" at RAM.v(17)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779978 "|ram_tb|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[24\] RAM.v(17) " "Inferred latch for \"data_out\[24\]\" at RAM.v(17)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779978 "|ram_tb|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[25\] RAM.v(17) " "Inferred latch for \"data_out\[25\]\" at RAM.v(17)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779978 "|ram_tb|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[26\] RAM.v(17) " "Inferred latch for \"data_out\[26\]\" at RAM.v(17)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779978 "|ram_tb|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[27\] RAM.v(17) " "Inferred latch for \"data_out\[27\]\" at RAM.v(17)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779978 "|ram_tb|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[28\] RAM.v(17) " "Inferred latch for \"data_out\[28\]\" at RAM.v(17)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779978 "|ram_tb|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[29\] RAM.v(17) " "Inferred latch for \"data_out\[29\]\" at RAM.v(17)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779978 "|ram_tb|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[30\] RAM.v(17) " "Inferred latch for \"data_out\[30\]\" at RAM.v(17)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779978 "|ram_tb|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[31\] RAM.v(17) " "Inferred latch for \"data_out\[31\]\" at RAM.v(17)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779978 "|ram_tb|RAM:ram"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[31\] RAM.v(32) " "Can't resolve multiple constant drivers for net \"data_out\[31\]\" at RAM.v(32)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 32 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779994 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "RAM.v(17) " "Constant driver at RAM.v(17)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 17 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Design Software" 0 -1 1698183779994 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[30\] RAM.v(32) " "Can't resolve multiple constant drivers for net \"data_out\[30\]\" at RAM.v(32)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 32 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779994 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[29\] RAM.v(32) " "Can't resolve multiple constant drivers for net \"data_out\[29\]\" at RAM.v(32)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 32 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779994 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[28\] RAM.v(32) " "Can't resolve multiple constant drivers for net \"data_out\[28\]\" at RAM.v(32)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 32 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779994 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[27\] RAM.v(32) " "Can't resolve multiple constant drivers for net \"data_out\[27\]\" at RAM.v(32)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 32 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779994 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[26\] RAM.v(32) " "Can't resolve multiple constant drivers for net \"data_out\[26\]\" at RAM.v(32)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 32 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779994 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[25\] RAM.v(32) " "Can't resolve multiple constant drivers for net \"data_out\[25\]\" at RAM.v(32)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 32 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779994 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[24\] RAM.v(32) " "Can't resolve multiple constant drivers for net \"data_out\[24\]\" at RAM.v(32)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 32 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779994 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[23\] RAM.v(32) " "Can't resolve multiple constant drivers for net \"data_out\[23\]\" at RAM.v(32)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 32 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779994 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[22\] RAM.v(32) " "Can't resolve multiple constant drivers for net \"data_out\[22\]\" at RAM.v(32)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 32 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779994 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[21\] RAM.v(32) " "Can't resolve multiple constant drivers for net \"data_out\[21\]\" at RAM.v(32)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 32 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779994 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[20\] RAM.v(32) " "Can't resolve multiple constant drivers for net \"data_out\[20\]\" at RAM.v(32)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 32 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779994 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[19\] RAM.v(32) " "Can't resolve multiple constant drivers for net \"data_out\[19\]\" at RAM.v(32)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 32 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779994 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[18\] RAM.v(32) " "Can't resolve multiple constant drivers for net \"data_out\[18\]\" at RAM.v(32)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 32 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779994 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[17\] RAM.v(32) " "Can't resolve multiple constant drivers for net \"data_out\[17\]\" at RAM.v(32)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 32 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779994 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[16\] RAM.v(32) " "Can't resolve multiple constant drivers for net \"data_out\[16\]\" at RAM.v(32)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 32 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779994 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[15\] RAM.v(32) " "Can't resolve multiple constant drivers for net \"data_out\[15\]\" at RAM.v(32)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 32 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779994 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "data_out\[14\] RAM.v(32) " "Can't resolve multiple constant drivers for net \"data_out\[14\]\" at RAM.v(32)" {  } { { "RAM.v" "" { Text "D:/CPU/RAM2/RAM.v" 32 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1698183779994 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "RAM:ram " "Can't elaborate user hierarchy \"RAM:ram\"" {  } { { "ram_tb.v" "ram" { Text "D:/CPU/RAM2/ram_tb.v" 30 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1698183780009 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 20 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 20 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698183780025 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 25 00:43:00 2023 " "Processing ended: Wed Oct 25 00:43:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698183780025 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698183780025 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698183780025 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1698183780025 ""}
