$date
	Fri Mar 18 13:43:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module q5_tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " CLK $end
$var reg 1 # clr $end
$var reg 4 $ in [3:0] $end
$scope module PIPO $end
$var wire 1 % clk $end
$var wire 4 & in [3:0] $end
$var wire 1 ' reset $end
$var reg 4 ( out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
0'
b0 &
0%
b0 $
0#
0"
bx !
$end
#1
b0 (
b0 !
1"
1%
#2
1#
1'
0"
0%
#3
b1 $
b1 &
1"
1%
#4
0"
0%
#5
b1 (
b1 !
0#
0'
1"
1%
#6
b10 $
b10 &
0"
0%
#7
b10 (
b10 !
1"
1%
#8
1#
1'
0"
0%
#9
b100 (
b100 !
0#
0'
b100 $
b100 &
1"
1%
#10
1#
1'
0"
0%
#11
b0 (
b0 !
b1001 $
b1001 &
1"
1%
#12
0#
0'
0"
0%
#13
b1001 (
b1001 !
1"
1%
#14
b1111 $
b1111 &
0"
0%
#15
