\section{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def Struct Reference}
\label{structADC__Common__TypeDef}\index{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}}


{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+SR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+DR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


Definition at line \textbf{ 330} of file \textbf{ stm32f4xx.\+h}.



\subsection{Member Data Documentation}
\mbox{\label{structADC__Common__TypeDef_a5e1322e27c40bf91d172f9673f205c97}} 
\index{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}!C\+CR@{C\+CR}}
\index{C\+CR@{C\+CR}!A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}}
\subsubsection{C\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+CR}

A\+DC common control register, Address offset\+: A\+D\+C1 base address + 0x304 

Definition at line \textbf{ 333} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structADC__Common__TypeDef_a760f86a1a18dffffda54fc15a977979f}} 
\index{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}!C\+DR@{C\+DR}}
\index{C\+DR@{C\+DR}!A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}}
\subsubsection{C\+DR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+DR}

A\+DC common regular data register for dual A\+ND triple modes, Address offset\+: A\+D\+C1 base address + 0x308 

Definition at line \textbf{ 334} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structADC__Common__TypeDef_a876dd0a8546697065f406b7543e27af2}} 
\index{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}!C\+SR@{C\+SR}}
\index{C\+SR@{C\+SR}!A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}}
\subsubsection{C\+SR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+SR}

A\+DC Common status register, Address offset\+: A\+D\+C1 base address + 0x300 

Definition at line \textbf{ 332} of file \textbf{ stm32f4xx.\+h}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f4xx.\+h}\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f429xx.\+h}\end{DoxyCompactItemize}
