{
  "author": {
    "id": "yerry262",
    "display_name": "Yerry",
    "avatar_url": "https://avatars.githubusercontent.com/u/46946504?u=b9b575ad5d0df984571bcbaba30a6dea6b178dce&v=4"
  },
  "marketplaces": [
    {
      "name": "arm-reference",
      "version": null,
      "description": "ARM architecture reference -- 23 tools covering registers, instructions, calling conventions, exception levels, security models, page tables, memory attributes, extensions, assembly patterns, barriers, core/IP reference, NEON intrinsics, SME tiles, optimization, system registers, PMU events, and x86-to-ARM translation for AArch32 and AArch64.",
      "repo_full_name": "yerry262/arm-reference-mcp",
      "repo_url": "https://github.com/yerry262/arm-reference-mcp",
      "repo_description": "ARM architecture MCP toolkit — 44 tools across 4 servers: register reference, documentation search,   x86-to-ARM cloud migration, and TinyML/edge AI deployment for AArch32 and AArch64",
      "signals": {
        "stars": 0,
        "forks": 0,
        "pushed_at": "2026-02-21T18:47:39Z"
      },
      "files": {
        ".claude-plugin/marketplace.json": "{\n  \"name\": \"arm-reference\",\n  \"owner\": {\n    \"name\": \"yerry262\"\n  },\n  \"plugins\": [\n    {\n      \"name\": \"arm-reference-mcp\",\n      \"description\": \"ARM architecture reference -- 23 tools covering registers, instructions, calling conventions, exception levels, security models, page tables, memory attributes, extensions, assembly patterns, barriers, core/IP reference, NEON intrinsics, SME tiles, optimization, system registers, PMU events, and x86-to-ARM translation for AArch32 and AArch64.\",\n      \"source\": \"./\"\n    },\n    {\n      \"name\": \"arm-docs-rag-mcp\",\n      \"description\": \"ARM documentation RAG -- 7 tools for searching curated ARM manual snippets, explaining architecture concepts, locating register documentation, retrieving core errata, comparing features across architecture versions, browsing documentation catalogs, and instruction encoding reference.\",\n      \"source\": \"./\"\n    },\n    {\n      \"name\": \"arm-cloud-migration-mcp\",\n      \"description\": \"ARM cloud migration advisor -- 7 tools for scanning x86 dependencies, recommending ARM cloud instances (AWS Graviton, Azure Cobalt, GCP Axion, Oracle Ampere), checking Docker arm64 support, generating cross-arch CI configs, estimating migration effort, generating multi-arch Dockerfiles, and comparing ARM vs x86 performance.\",\n      \"source\": \"./\"\n    },\n    {\n      \"name\": \"arm-tinyml-mcp\",\n      \"description\": \"ARM TinyML / edge AI deployment -- 7 tools for analyzing model operator compatibility (Ethos-U, CMSIS-NN, ARM NN), recommending quantization strategies, estimating inference performance, generating deployment code, comparing edge targets, suggesting model architectures for hardware constraints, and explaining TinyML frameworks.\",\n      \"source\": \"./\"\n    }\n  ]\n}\n",
        ".claude-plugin/plugin.json": "{\n  \"name\": \"arm-reference-mcp\",\n  \"description\": \"ARM architecture MCP toolkit — 44 tools across 4 servers: register reference (23 tools), documentation RAG (7 tools), cloud migration advisor (7 tools), and TinyML/edge AI deployment (7 tools) for AArch32 and AArch64.\",\n  \"version\": \"0.4.0\"\n}\n",
        "README.md": "# ARM Reference MCP Suite\n\nA collection of [Model Context Protocol](https://modelcontextprotocol.io/) (MCP) servers that give AI assistants instant access to ARM architecture reference data, cloud migration guidance, documentation search, and edge AI deployment planning.\n\nThe suite includes **4 MCP servers** with **44 tools** total:\n\n| MCP Server | Tools | Description |\n|------------|-------|-------------|\n| **ARM Register Reference** | 23 | Core architecture reference: registers, instructions, calling conventions, exception levels, security, page tables, NEON/SME, optimization, and more |\n| **ARM Documentation RAG** | 7 | Search and explain ARM architecture documentation, errata, manual references, and instruction encodings |\n| **ARM Cloud Migration Advisor** | 7 | Analyze dependencies, Docker images, Dockerfiles, benchmarks, and infrastructure for x86-to-ARM cloud migration |\n| **ARM TinyML & Edge AI** | 7 | Plan and optimize ML model deployment on Cortex-M, Cortex-A, Ethos NPU, and edge AI accelerators |\n\nBuilt in Python. Works with any MCP-compatible client over stdio transport.\n\n**[Documentation](https://yerry262.github.io/arm-reference-mcp/)**\n\n---\n\n## Installation\n\n### Prerequisites\n\nPython 3.10+ and either [uv](https://docs.astral.sh/uv/) (recommended) or pip. Distributed via GitHub (not PyPI).\n\n### Claude Code (CLI)\n\n**Route 1: Add as standalone MCP servers**\n\nUsing `uvx` (no permanent install required):\n\n```bash\n# ARM Register Reference (23 tools)\nclaude mcp add --transport stdio arm-reference -- uvx --from \"git+https://github.com/yerry262/arm-reference-mcp.git\" arm-reference-mcp\n\n# ARM Documentation RAG (7 tools)\nclaude mcp add --transport stdio arm-docs-rag -- uvx --from \"git+https://github.com/yerry262/arm-reference-mcp.git\" arm-docs-rag-mcp\n\n# ARM Cloud Migration Advisor (7 tools)\nclaude mcp add --transport stdio arm-cloud-migration -- uvx --from \"git+https://github.com/yerry262/arm-reference-mcp.git\" arm-cloud-migration-mcp\n\n# ARM TinyML & Edge AI (7 tools)\nclaude mcp add --transport stdio arm-tinyml -- uvx --from \"git+https://github.com/yerry262/arm-reference-mcp.git\" arm-tinyml-mcp\n```\n\nOr install with pip first, then add:\n\n```bash\npip install \"git+https://github.com/yerry262/arm-reference-mcp.git\"\nclaude mcp add --transport stdio arm-reference -- arm-reference-mcp\nclaude mcp add --transport stdio arm-docs-rag -- arm-docs-rag-mcp\nclaude mcp add --transport stdio arm-cloud-migration -- arm-cloud-migration-mcp\nclaude mcp add --transport stdio arm-tinyml -- arm-tinyml-mcp\n```\n\n**Route 2: Add as a plugin via Claude Code marketplace**\n\n```\n/plugin marketplace add yerry262/arm-reference-mcp\n/plugin install arm-reference-mcp\n```\n\nThis auto-configures all MCP servers based on `.mcp.json` and `.claude-plugin/plugin.json`.\n\n### VS Code (GitHub Copilot / Continue.dev)\n\nCreate or edit `.vscode/mcp.json` in your workspace root:\n\n```json\n{\n  \"mcpServers\": {\n    \"arm-reference\": {\n      \"type\": \"stdio\",\n      \"command\": \"uvx\",\n      \"args\": [\"--from\", \"git+https://github.com/yerry262/arm-reference-mcp.git\", \"arm-reference-mcp\"]\n    }\n  }\n}\n```\n\nOr add to your VS Code user `settings.json`:\n\n```json\n{\n  \"mcp\": {\n    \"servers\": {\n      \"arm-reference\": {\n        \"type\": \"stdio\",\n        \"command\": \"uvx\",\n        \"args\": [\"--from\", \"git+https://github.com/yerry262/arm-reference-mcp.git\", \"arm-reference-mcp\"]\n      }\n    }\n  }\n}\n```\n\n### Cursor\n\nAdd to `.cursor/mcp.json` in your project root:\n\n```json\n{\n  \"mcpServers\": {\n    \"arm-reference\": {\n      \"command\": \"uvx\",\n      \"args\": [\"--from\", \"git+https://github.com/yerry262/arm-reference-mcp.git\", \"arm-reference-mcp\"]\n    }\n  }\n}\n```\n\n### Windsurf\n\nAdd to `~/.codeium/windsurf/mcp_config.json`:\n\n```json\n{\n  \"mcpServers\": {\n    \"arm-reference\": {\n      \"command\": \"uvx\",\n      \"args\": [\"--from\", \"git+https://github.com/yerry262/arm-reference-mcp.git\", \"arm-reference-mcp\"]\n    }\n  }\n}\n```\n\n### OpenAI Codex CLI\n\nAdd to your Codex MCP config (see [Codex CLI docs](https://github.com/openai/codex) for the config file location):\n\n```json\n{\n  \"mcpServers\": {\n    \"arm-reference\": {\n      \"type\": \"stdio\",\n      \"command\": \"uvx\",\n      \"args\": [\"--from\", \"git+https://github.com/yerry262/arm-reference-mcp.git\", \"arm-reference-mcp\"]\n    }\n  }\n}\n```\n\n### Generic / Other MCP Clients\n\nAny MCP-compatible client can connect over **stdio** transport:\n\n```bash\nuvx --from \"git+https://github.com/yerry262/arm-reference-mcp.git\" arm-reference-mcp\n```\n\nOr install and run directly:\n\n```bash\npip install \"git+https://github.com/yerry262/arm-reference-mcp.git\"\narm-reference-mcp\n```\n\nNo HTTP server or port configuration needed.\n\n---\n\n## ARM Register Reference MCP\n\nThe primary MCP server providing **23 tools** for ARM architecture reference, organized into six categories.\n\n### Register tools\n\n| Tool | Description | Example Input |\n|------|-------------|---------------|\n| `lookup_register` | Detailed info on a specific register by name or alias | `lookup_register(\"CPSR\")`, `lookup_register(\"X0\", architecture=\"aarch64\")` |\n| `list_registers` | Browse registers by architecture and optional category | `list_registers(\"aarch64\", category=\"system\")` |\n| `search_registers` | Keyword search across all register data | `search_registers(\"cache\")`, `search_registers(\"stack\", architecture=\"aarch32\")` |\n| `decode_register_value` | Decode a hex value against a register's named bit fields | `decode_register_value(\"CPSR\", \"0x600001D3\")` |\n\n### Instruction & convention tools\n\n| Tool | Description | Example Input |\n|------|-------------|---------------|\n| `decode_instruction` | Decode a 32-bit AArch32 instruction from hex encoding | `decode_instruction(\"0xE3A01005\")` |\n| `explain_condition_code` | Explain an ARM condition code suffix (EQ, NE, GT, etc.) | `explain_condition_code(\"GE\")` |\n| `explain_calling_convention` | Full AAPCS32/AAPCS64 calling convention reference | `explain_calling_convention(\"aarch64\")` |\n\n### System architecture tools\n\n| Tool | Description | Example Input |\n|------|-------------|---------------|\n| `explain_exception_levels` | EL0-EL3 exception levels (AArch64) or processor modes (AArch32) | `explain_exception_levels(\"aarch64\")` |\n| `explain_security_model` | TrustZone, RME, Arm CCA security model reference | `explain_security_model(\"aarch64\")` |\n| `explain_page_table_format` | AArch64 page table translation for a given granule/VA size | `explain_page_table_format(\"4KB\", va_bits=48)` |\n| `explain_memory_attributes` | Memory attributes: cacheability, shareability, permissions | `explain_memory_attributes(\"device\")` |\n\n### Architecture & extensions tools\n\n| Tool | Description | Example Input |\n|------|-------------|---------------|\n| `explain_extension` | Detailed reference for an ARM architecture extension | `explain_extension(\"SVE\")`, `explain_extension(\"MTE\")` |\n| `compare_architecture_versions` | Features for an ARMv8/v9 version, or compare two versions | `compare_architecture_versions(\"armv9.0\", compare_to=\"armv8.0\")` |\n\n### Core/IP & programming tools\n\n| Tool | Description | Example Input |\n|------|-------------|---------------|\n| `lookup_core` | ARM core/IP reference card (Cortex-A/R/M/X, Neoverse) | `lookup_core(\"Cortex-A78\")`, `lookup_core(\"N2\")` |\n| `compare_cores` | Side-by-side comparison of two ARM cores | `compare_cores(\"Cortex-A78\", \"Cortex-X4\")` |\n| `show_assembly_pattern` | Annotated assembly for common ARM patterns | `show_assembly_pattern(\"spinlock_acquire\", architecture=\"aarch64\")` |\n| `explain_barrier` | Memory barrier and synchronization instruction reference | `explain_barrier(\"DMB\")`, `explain_barrier(\"LDAR\")` |\n\n### SIMD, optimization & porting tools\n\n| Tool | Description | Example Input |\n|------|-------------|---------------|\n| `explain_neon_intrinsic` | NEON/ASIMD intrinsic reference with instruction, types, latency, and usage example | `explain_neon_intrinsic(\"vfmaq_f32\")`, `explain_neon_intrinsic(\"vld1q_f32\")` |\n| `explain_sme_tile` | SME tile operations, ZA storage, streaming SVE mode, outer products | `explain_sme_tile(\"outer_product\")`, `explain_sme_tile(\"za_storage\")` |\n| `suggest_optimization` | ARM-specific optimization suggestions for code patterns | `suggest_optimization(\"matrix_multiply\", target_core=\"cortex-a78\")` |\n| `lookup_system_register` | Full AArch64 system register reference (beyond the basic set) | `lookup_system_register(\"TCR_EL1\")`, `lookup_system_register(\"list\", el=\"EL1\")` |\n| `explain_performance_counter` | ARM PMU performance counter event reference | `explain_performance_counter(\"L1D_CACHE_REFILL\")`, `explain_performance_counter(\"topdown\")` |\n| `translate_intrinsic` | Translate between x86 SSE/AVX and ARM NEON/SVE intrinsics | `translate_intrinsic(\"_mm_add_ps\", \"x86\", \"neon\")` |\n\n---\n\n## ARM Documentation RAG MCP\n\nSearch and explain ARM architecture documentation, errata, and manual references. Provides **7 tools**.\n\n| Tool | Description | Example Input |\n|------|-------------|---------------|\n| `search_arm_docs` | Search ARM documentation entries by keyword across manuals, guides, and specs | `search_arm_docs(\"NEON\")`, `search_arm_docs(\"page tables\", doc_scope=\"architecture\")` |\n| `explain_arm_concept` | Explain an ARM architecture concept in detail | `explain_arm_concept(\"trustzone\")`, `explain_arm_concept(\"cache_coherency\")` |\n| `find_register_in_manual` | Find which ARM manual section documents a specific system register | `find_register_in_manual(\"SCTLR_EL1\")`, `find_register_in_manual(\"TCR_EL1\", context=\"memory\")` |\n| `get_errata` | Get known errata for an ARM core with severity, workarounds, and impact | `get_errata(\"cortex-a72\")`, `get_errata(\"cortex-a53\", category=\"functional\")` |\n| `compare_manual_sections` | Compare how a topic is covered across different ARM architecture versions | `compare_manual_sections(\"memory_management\")`, `compare_manual_sections(\"exception_handling\")` |\n| `list_arm_documents` | Browse the ARM documentation catalog, optionally filtered by scope or architecture | `list_arm_documents()`, `list_arm_documents(doc_scope=\"architecture\", architecture=\"aarch64\")` |\n| `explain_instruction_encoding` | Explain A64, T32, or A32 instruction set encoding format in detail | `explain_instruction_encoding(\"a64\")`, `explain_instruction_encoding(\"thumb\")` |\n\n---\n\n## ARM Cloud Migration Advisor MCP\n\nAnalyze codebases, dependencies, and infrastructure for x86-to-ARM cloud migration readiness. Provides **7 tools**.\n\n| Tool | Description | Example Input |\n|------|-------------|---------------|\n| `scan_x86_dependencies` | Scan dependencies for x86-only packages and ARM compatibility | `scan_x86_dependencies(\"python\", \"numpy,scipy,intel-mkl,tensorflow\")` |\n| `suggest_arm_cloud_instance` | Map a workload type to recommended ARM instances across providers | `suggest_arm_cloud_instance(\"web_server\")`, `suggest_arm_cloud_instance(\"database\", provider=\"aws\")` |\n| `check_docker_arm_support` | Check whether a Docker base image supports arm64/aarch64 | `check_docker_arm_support(\"postgres\")`, `check_docker_arm_support(\"node\")` |\n| `generate_ci_matrix` | Generate cross-architecture CI config for building on x86 and ARM | `generate_ci_matrix(\"github_actions\", language=\"python\")` |\n| `estimate_migration_effort` | Estimate effort and complexity of migrating a codebase from x86 to ARM | `estimate_migration_effort(\"python_web\")`, `estimate_migration_effort(\"java_enterprise\")` |\n| `generate_arm_dockerfile` | Generate a multi-stage ARM-optimized Dockerfile for a given language | `generate_arm_dockerfile(\"python\")`, `generate_arm_dockerfile(\"go\")` |\n| `compare_arm_vs_x86_perf` | Compare ARM vs x86 performance benchmarks for a workload type | `compare_arm_vs_x86_perf(\"web_server\")`, `compare_arm_vs_x86_perf(\"database\")` |\n\n---\n\n## ARM TinyML & Edge AI MCP\n\nPlan and optimize ML model deployment on ARM Cortex-M, Cortex-A, Ethos NPU, and edge AI accelerators. Provides **7 tools**.\n\n| Tool | Description | Example Input |\n|------|-------------|---------------|\n| `check_operator_support` | Check ML operator compatibility on an ARM accelerator or runtime | `check_operator_support(\"ethos-u55\", \"conv2d,relu,lstm,softmax,gelu\")` |\n| `suggest_quantization` | Suggest a quantization strategy for deploying an ML model on an ARM target | `suggest_quantization(\"image_classification\", \"ethos-u55\")` |\n| `estimate_inference` | Estimate inference time and memory requirements for a model on an ARM target | `estimate_inference(\"mobilenetv2_1.0_224\", \"cortex-m55_cmsis_nn\")` |\n| `compare_tinyml_targets` | Compare two ARM TinyML hardware targets side by side | `compare_tinyml_targets(\"cortex-m55\", \"ethos-u55\")` |\n| `generate_deployment_config` | Generate deployment configuration for an ARM edge AI framework | `generate_deployment_config(\"vela\")`, `generate_deployment_config(\"tflite_micro_cmsis\")` |\n| `suggest_model_architecture` | Suggest ML model architectures that fit given SRAM/Flash constraints | `suggest_model_architecture(\"image_classification\", sram_kb=256, flash_kb=512)` |\n| `explain_tinyml_framework` | Explain a TinyML/edge AI framework in detail | `explain_tinyml_framework(\"cmsis_nn\")`, `explain_tinyml_framework(\"vela\")` |\n\n---\n\n## Example Usage\n\nOnce connected, ask your AI assistant natural-language questions about ARM and it will call the tools automatically. Here are a few representative examples.\n\n### lookup_register\n\n**Prompt:** \"Tell me about the X0 register\"\n\n```\n## X0 (aliases: W0)\nArchitecture: aarch64  |  64-bit  |  Category: general_purpose\n\nGeneral-purpose register. First argument and return value in AAPCS64.\n\nUsage: Caller-saved. W0 is the lower 32 bits. Writing W0 zero-extends into X0.\n```\n\n### decode_register_value\n\n**Prompt:** \"My debugger shows CPSR = 0x600001D3. What does that mean?\"\n\n```\n# CPSR  [aarch32  |  32-bit]\nRaw value : 0x600001D3\nBinary    : 0110 0000 0000 0000 0000 0001 1101 0011\n\n### Bit Field Decode\n  Field         Bits     Hex    Dec  Bin           Description\n  --------------------------------------------------------------------------------\n  N          [   31]  0x00      0  0             Negative flag\n  Z          [   30]  0x01      1  1             Zero flag\n  C          [   29]  0x01      1  1             Carry flag\n  V          [   28]  0x00      0  0             Overflow flag\n  Q          [   27]  0x00      0  0             Sticky overflow (saturating arithmetic)\n  J          [   24]  0x00      0  0             Jazelle state bit\n  E          [    9]  0x00      0  0             Endianness (0=little, 1=big)\n  A          [    8]  0x01      1  1             Asynchronous abort mask\n  I          [    7]  0x01      1  1             IRQ mask\n  F          [    6]  0x01      1  1             FIQ mask\n  T          [    5]  0x00      0  0             Thumb state bit (0=ARM, 1=Thumb)\n  M          [  4:0]  0x13     19  10011         Processor mode (e.g. 0x10=User, 0x13=SVC, ...)\n```\n\n### explain_exception_levels\n\n**Prompt:** \"Explain AArch64 exception levels\"\n\n```\n# AArch64 Exception Levels (EL0-EL3)\n\n## EL0 — User / Application\n  Privilege: Unprivileged (lowest)\n  What runs here: User-space applications, unprivileged library code\n\n## EL1 — OS Kernel\n  Privilege: Privileged (OS level)\n  What runs here: Operating system kernels (Linux, Windows, etc.)\n  Key registers: SCTLR_EL1, TTBR0_EL1, VBAR_EL1, ESR_EL1, ELR_EL1, SPSR_EL1\n\n## EL2 — Hypervisor\n  What runs here: Hypervisors / VMMs (KVM, Xen, Hyper-V)\n  Key registers: HCR_EL2, VTTBR_EL2\n\n## EL3 — Secure Monitor\n  Privilege: Highest privilege (firmware level)\n  What runs here: ARM Trusted Firmware (TF-A / BL31), SMC dispatcher\n  Key registers: SCR_EL3 (NS bit controls Secure/Non-secure world)\n\n## Security States\n  Non-secure: SCR_EL3.NS=1       — normal world\n  Secure:     SCR_EL3.NS=0       — TrustZone secure world\n  Realm:      SCR_EL3.NS=1,NSE=1 — ARMv9 RME confidential VMs\n  Root:       SCR_EL3.NS=0,NSE=1 — EL3 firmware (ARMv9 RME)\n```\n\n### translate_intrinsic\n\n**Prompt:** \"What's the ARM equivalent of _mm256_fmadd_ps?\"\n\n```\n# Intrinsic Translation: _mm256_fmadd_ps -> 2x vfmaq_f32\n\n## x86 (FMA/AVX2)\n  Intrinsic: _mm256_fmadd_ps\n  Instruction: VFMADD132PS / VFMADD213PS / VFMADD231PS (ymm)\n\n## ARM NEON Equivalent\n  Intrinsic: 2x vfmaq_f32 (split into high/low)\n  Instruction: FMLA Vd.4S, Vn.4S, Vm.4S (x2)\n\n## ARM SVE Equivalent\n  Intrinsic: svmla_f32_x(pg, acc, a, b)\n  Instruction: FMLA Zd.S, Pg/M, Zn.S, Zm.S\n\n## Gotchas\nOperand order differs! x86 FMA: fmadd(a,b,c) = a*b+c.\nNEON FMA: vfmaq_f32(acc,a,b) = acc+a*b. Accumulator is FIRST in NEON.\n```\n\n### scan_x86_dependencies\n\n**Prompt:** \"Check if my Python deps work on ARM\"\n\n```\n# x86 Dependency Scan: python (5 packages)\n\n## Compatible (4)\n  numpy, scipy, tensorflow, pandas — all have arm64 wheels\n\n## x86-Only (1)\n  intel-mkl — Alternatives: OpenBLAS, ArmPL, BLIS\n\nMigration Readiness: 80/100 (HIGH)\n```\n\n### suggest_model_architecture\n\n**Prompt:** \"What ML models fit in 256 KB SRAM and 512 KB Flash?\"\n\n```\n# Model Recommendations: image_classification\nConstraints: 256 KB SRAM, 512 KB Flash\n\n## Recommended Models\n  1. MobileNetV2 0.35 (96x96) — 0.4M params, ~200 KB SRAM, ~400 KB Flash\n  2. MCUNet (64x64) — 0.7M params, ~180 KB SRAM, ~350 KB Flash\n\nModels filtered by hardware constraints. Headroom percentages shown.\n```\n\n---\n\n## Development\n\n### Project structure\n\n```\narm-reference-mcp/\n  src/arm_reference_mcp/\n    __init__.py\n    server.py                  # ARM Register Reference MCP (23 tools)\n    data.py                    # Register definitions for AArch32 and AArch64\n    docs_rag_server.py         # ARM Documentation RAG MCP (7 tools)\n    cloud_migration_server.py  # ARM Cloud Migration Advisor MCP (7 tools)\n    tinyml_server.py           # ARM TinyML & Edge AI MCP (7 tools)\n  tests/\n    test_tools.py              # 128 tests for ARM Register Reference\n    test_docs_rag.py           # 69 tests for ARM Documentation RAG\n    test_cloud_migration.py    # 44 tests for ARM Cloud Migration Advisor\n    test_tinyml.py             # 73 tests for ARM TinyML & Edge AI\n  .claude-plugin/\n    plugin.json                # Claude Code plugin metadata\n    marketplace.json           # Plugin marketplace manifest\n  .mcp.json                    # Default MCP server config (used by plugins)\n  pyproject.toml               # Package metadata and build config\n```\n\n### Running locally\n\n```bash\ngit clone https://github.com/yerry262/arm-reference-mcp.git\ncd arm-reference-mcp\npip install -e .\n\n# Run any server directly\narm-reference-mcp\npython -m arm_reference_mcp.docs_rag_server\npython -m arm_reference_mcp.cloud_migration_server\npython -m arm_reference_mcp.tinyml_server\n```\n\n### Running tests\n\n```bash\n# Individual test suites (each has a built-in runner)\npython tests/test_tools.py\npython tests/test_docs_rag.py\npython tests/test_cloud_migration.py\npython tests/test_tinyml.py\n\n# Or run everything with pytest\npython -m pytest tests/ -v\n```\n\n### Dependencies\n\n- Python >= 3.10\n- `mcp[cli]` >= 1.0.0 (the Model Context Protocol SDK)\n\n---\n\n## License\n\nMIT\n"
      },
      "plugins": [
        {
          "name": "arm-reference-mcp",
          "description": "ARM architecture reference -- 23 tools covering registers, instructions, calling conventions, exception levels, security models, page tables, memory attributes, extensions, assembly patterns, barriers, core/IP reference, NEON intrinsics, SME tiles, optimization, system registers, PMU events, and x86-to-ARM translation for AArch32 and AArch64.",
          "source": "./",
          "categories": [],
          "install_commands": [
            "/plugin marketplace add yerry262/arm-reference-mcp",
            "/plugin install arm-reference-mcp@arm-reference"
          ]
        },
        {
          "name": "arm-docs-rag-mcp",
          "description": "ARM documentation RAG -- 7 tools for searching curated ARM manual snippets, explaining architecture concepts, locating register documentation, retrieving core errata, comparing features across architecture versions, browsing documentation catalogs, and instruction encoding reference.",
          "source": "./",
          "categories": [],
          "install_commands": [
            "/plugin marketplace add yerry262/arm-reference-mcp",
            "/plugin install arm-docs-rag-mcp@arm-reference"
          ]
        },
        {
          "name": "arm-cloud-migration-mcp",
          "description": "ARM cloud migration advisor -- 7 tools for scanning x86 dependencies, recommending ARM cloud instances (AWS Graviton, Azure Cobalt, GCP Axion, Oracle Ampere), checking Docker arm64 support, generating cross-arch CI configs, estimating migration effort, generating multi-arch Dockerfiles, and comparing ARM vs x86 performance.",
          "source": "./",
          "categories": [],
          "install_commands": [
            "/plugin marketplace add yerry262/arm-reference-mcp",
            "/plugin install arm-cloud-migration-mcp@arm-reference"
          ]
        },
        {
          "name": "arm-tinyml-mcp",
          "description": "ARM TinyML / edge AI deployment -- 7 tools for analyzing model operator compatibility (Ethos-U, CMSIS-NN, ARM NN), recommending quantization strategies, estimating inference performance, generating deployment code, comparing edge targets, suggesting model architectures for hardware constraints, and explaining TinyML frameworks.",
          "source": "./",
          "categories": [],
          "install_commands": [
            "/plugin marketplace add yerry262/arm-reference-mcp",
            "/plugin install arm-tinyml-mcp@arm-reference"
          ]
        }
      ]
    }
  ]
}