/// Auto-generated bit field definitions for USBHS
/// Device: ATSAMV71N21B
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::samv71::atsamv71n21b::usbhs {

using namespace alloy::hal::bitfields;

// ============================================================================
// USBHS Bit Field Definitions
// ============================================================================

/// DEVCTRL - Device General Control Register
namespace devctrl {
    /// USB Address
    /// Position: 0, Width: 7
    using UADD = BitField<0, 7>;
    constexpr uint32_t UADD_Pos = 0;
    constexpr uint32_t UADD_Msk = UADD::mask;

    /// Address Enable
    /// Position: 7, Width: 1
    using ADDEN = BitField<7, 1>;
    constexpr uint32_t ADDEN_Pos = 7;
    constexpr uint32_t ADDEN_Msk = ADDEN::mask;

    /// Detach
    /// Position: 8, Width: 1
    using DETACH = BitField<8, 1>;
    constexpr uint32_t DETACH_Pos = 8;
    constexpr uint32_t DETACH_Msk = DETACH::mask;

    /// Remote Wake-Up
    /// Position: 9, Width: 1
    using RMWKUP = BitField<9, 1>;
    constexpr uint32_t RMWKUP_Pos = 9;
    constexpr uint32_t RMWKUP_Msk = RMWKUP::mask;

    /// Mode Configuration
    /// Position: 10, Width: 2
    using SPDCONF = BitField<10, 2>;
    constexpr uint32_t SPDCONF_Pos = 10;
    constexpr uint32_t SPDCONF_Msk = SPDCONF::mask;
    /// Enumerated values for SPDCONF
    namespace spdconf {
        constexpr uint32_t NORMAL = 0;
        constexpr uint32_t LOW_POWER = 1;
        constexpr uint32_t HIGH_SPEED = 2;
        constexpr uint32_t FORCED_FS = 3;
    }

    /// Low-Speed Mode Force
    /// Position: 12, Width: 1
    using LS = BitField<12, 1>;
    constexpr uint32_t LS_Pos = 12;
    constexpr uint32_t LS_Msk = LS::mask;

    /// Test mode J
    /// Position: 13, Width: 1
    using TSTJ = BitField<13, 1>;
    constexpr uint32_t TSTJ_Pos = 13;
    constexpr uint32_t TSTJ_Msk = TSTJ::mask;

    /// Test mode K
    /// Position: 14, Width: 1
    using TSTK = BitField<14, 1>;
    constexpr uint32_t TSTK_Pos = 14;
    constexpr uint32_t TSTK_Msk = TSTK::mask;

    /// Test packet mode
    /// Position: 15, Width: 1
    using TSTPCKT = BitField<15, 1>;
    constexpr uint32_t TSTPCKT_Pos = 15;
    constexpr uint32_t TSTPCKT_Msk = TSTPCKT::mask;

    /// Specific Operational mode
    /// Position: 16, Width: 1
    using OPMODE2 = BitField<16, 1>;
    constexpr uint32_t OPMODE2_Pos = 16;
    constexpr uint32_t OPMODE2_Msk = OPMODE2::mask;

}  // namespace devctrl

/// DEVDMANXTDSC - Device DMA Channel Next Descriptor Address Register
namespace devdmanxtdsc {
    /// Next Descriptor Address
    /// Position: 0, Width: 32
    using NXT_DSC_ADD = BitField<0, 32>;
    constexpr uint32_t NXT_DSC_ADD_Pos = 0;
    constexpr uint32_t NXT_DSC_ADD_Msk = NXT_DSC_ADD::mask;

}  // namespace devdmanxtdsc

/// HSTDMANXTDSC - Host DMA Channel Next Descriptor Address Register
namespace hstdmanxtdsc {
    /// Next Descriptor Address
    /// Position: 0, Width: 32
    using NXT_DSC_ADD = BitField<0, 32>;
    constexpr uint32_t NXT_DSC_ADD_Pos = 0;
    constexpr uint32_t NXT_DSC_ADD_Msk = NXT_DSC_ADD::mask;

}  // namespace hstdmanxtdsc

/// DEVISR - Device Global Interrupt Status Register
namespace devisr {
    /// Suspend Interrupt
    /// Position: 0, Width: 1
    using SUSP = BitField<0, 1>;
    constexpr uint32_t SUSP_Pos = 0;
    constexpr uint32_t SUSP_Msk = SUSP::mask;

    /// Micro Start of Frame Interrupt
    /// Position: 1, Width: 1
    using MSOF = BitField<1, 1>;
    constexpr uint32_t MSOF_Pos = 1;
    constexpr uint32_t MSOF_Msk = MSOF::mask;

    /// Start of Frame Interrupt
    /// Position: 2, Width: 1
    using SOF = BitField<2, 1>;
    constexpr uint32_t SOF_Pos = 2;
    constexpr uint32_t SOF_Msk = SOF::mask;

    /// End of Reset Interrupt
    /// Position: 3, Width: 1
    using EORST = BitField<3, 1>;
    constexpr uint32_t EORST_Pos = 3;
    constexpr uint32_t EORST_Msk = EORST::mask;

    /// Wake-Up Interrupt
    /// Position: 4, Width: 1
    using WAKEUP = BitField<4, 1>;
    constexpr uint32_t WAKEUP_Pos = 4;
    constexpr uint32_t WAKEUP_Msk = WAKEUP::mask;

    /// End of Resume Interrupt
    /// Position: 5, Width: 1
    using EORSM = BitField<5, 1>;
    constexpr uint32_t EORSM_Pos = 5;
    constexpr uint32_t EORSM_Msk = EORSM::mask;

    /// Upstream Resume Interrupt
    /// Position: 6, Width: 1
    using UPRSM = BitField<6, 1>;
    constexpr uint32_t UPRSM_Pos = 6;
    constexpr uint32_t UPRSM_Msk = UPRSM::mask;

    /// Endpoint 0 Interrupt
    /// Position: 12, Width: 1
    using PEP_0 = BitField<12, 1>;
    constexpr uint32_t PEP_0_Pos = 12;
    constexpr uint32_t PEP_0_Msk = PEP_0::mask;

    /// Endpoint 1 Interrupt
    /// Position: 13, Width: 1
    using PEP_1 = BitField<13, 1>;
    constexpr uint32_t PEP_1_Pos = 13;
    constexpr uint32_t PEP_1_Msk = PEP_1::mask;

    /// Endpoint 2 Interrupt
    /// Position: 14, Width: 1
    using PEP_2 = BitField<14, 1>;
    constexpr uint32_t PEP_2_Pos = 14;
    constexpr uint32_t PEP_2_Msk = PEP_2::mask;

    /// Endpoint 3 Interrupt
    /// Position: 15, Width: 1
    using PEP_3 = BitField<15, 1>;
    constexpr uint32_t PEP_3_Pos = 15;
    constexpr uint32_t PEP_3_Msk = PEP_3::mask;

    /// Endpoint 4 Interrupt
    /// Position: 16, Width: 1
    using PEP_4 = BitField<16, 1>;
    constexpr uint32_t PEP_4_Pos = 16;
    constexpr uint32_t PEP_4_Msk = PEP_4::mask;

    /// Endpoint 5 Interrupt
    /// Position: 17, Width: 1
    using PEP_5 = BitField<17, 1>;
    constexpr uint32_t PEP_5_Pos = 17;
    constexpr uint32_t PEP_5_Msk = PEP_5::mask;

    /// Endpoint 6 Interrupt
    /// Position: 18, Width: 1
    using PEP_6 = BitField<18, 1>;
    constexpr uint32_t PEP_6_Pos = 18;
    constexpr uint32_t PEP_6_Msk = PEP_6::mask;

    /// Endpoint 7 Interrupt
    /// Position: 19, Width: 1
    using PEP_7 = BitField<19, 1>;
    constexpr uint32_t PEP_7_Pos = 19;
    constexpr uint32_t PEP_7_Msk = PEP_7::mask;

    /// Endpoint 8 Interrupt
    /// Position: 20, Width: 1
    using PEP_8 = BitField<20, 1>;
    constexpr uint32_t PEP_8_Pos = 20;
    constexpr uint32_t PEP_8_Msk = PEP_8::mask;

    /// Endpoint 9 Interrupt
    /// Position: 21, Width: 1
    using PEP_9 = BitField<21, 1>;
    constexpr uint32_t PEP_9_Pos = 21;
    constexpr uint32_t PEP_9_Msk = PEP_9::mask;

    /// DMA Channel 1 Interrupt
    /// Position: 25, Width: 1
    using DMA_1 = BitField<25, 1>;
    constexpr uint32_t DMA_1_Pos = 25;
    constexpr uint32_t DMA_1_Msk = DMA_1::mask;

    /// DMA Channel 2 Interrupt
    /// Position: 26, Width: 1
    using DMA_2 = BitField<26, 1>;
    constexpr uint32_t DMA_2_Pos = 26;
    constexpr uint32_t DMA_2_Msk = DMA_2::mask;

    /// DMA Channel 3 Interrupt
    /// Position: 27, Width: 1
    using DMA_3 = BitField<27, 1>;
    constexpr uint32_t DMA_3_Pos = 27;
    constexpr uint32_t DMA_3_Msk = DMA_3::mask;

    /// DMA Channel 4 Interrupt
    /// Position: 28, Width: 1
    using DMA_4 = BitField<28, 1>;
    constexpr uint32_t DMA_4_Pos = 28;
    constexpr uint32_t DMA_4_Msk = DMA_4::mask;

    /// DMA Channel 5 Interrupt
    /// Position: 29, Width: 1
    using DMA_5 = BitField<29, 1>;
    constexpr uint32_t DMA_5_Pos = 29;
    constexpr uint32_t DMA_5_Msk = DMA_5::mask;

    /// DMA Channel 6 Interrupt
    /// Position: 30, Width: 1
    using DMA_6 = BitField<30, 1>;
    constexpr uint32_t DMA_6_Pos = 30;
    constexpr uint32_t DMA_6_Msk = DMA_6::mask;

    /// DMA Channel 7 Interrupt
    /// Position: 31, Width: 1
    using DMA_7 = BitField<31, 1>;
    constexpr uint32_t DMA_7_Pos = 31;
    constexpr uint32_t DMA_7_Msk = DMA_7::mask;

}  // namespace devisr

/// DEVDMAADDRESS - Device DMA Channel Address Register
namespace devdmaaddress {
    /// Buffer Address
    /// Position: 0, Width: 32
    using BUFF_ADD = BitField<0, 32>;
    constexpr uint32_t BUFF_ADD_Pos = 0;
    constexpr uint32_t BUFF_ADD_Msk = BUFF_ADD::mask;

}  // namespace devdmaaddress

/// HSTDMAADDRESS - Host DMA Channel Address Register
namespace hstdmaaddress {
    /// Buffer Address
    /// Position: 0, Width: 32
    using BUFF_ADD = BitField<0, 32>;
    constexpr uint32_t BUFF_ADD_Pos = 0;
    constexpr uint32_t BUFF_ADD_Msk = BUFF_ADD::mask;

}  // namespace hstdmaaddress

/// DEVICR - Device Global Interrupt Clear Register
namespace devicr {
    /// Suspend Interrupt Clear
    /// Position: 0, Width: 1
    using SUSPC = BitField<0, 1>;
    constexpr uint32_t SUSPC_Pos = 0;
    constexpr uint32_t SUSPC_Msk = SUSPC::mask;

    /// Micro Start of Frame Interrupt Clear
    /// Position: 1, Width: 1
    using MSOFC = BitField<1, 1>;
    constexpr uint32_t MSOFC_Pos = 1;
    constexpr uint32_t MSOFC_Msk = MSOFC::mask;

    /// Start of Frame Interrupt Clear
    /// Position: 2, Width: 1
    using SOFC = BitField<2, 1>;
    constexpr uint32_t SOFC_Pos = 2;
    constexpr uint32_t SOFC_Msk = SOFC::mask;

    /// End of Reset Interrupt Clear
    /// Position: 3, Width: 1
    using EORSTC = BitField<3, 1>;
    constexpr uint32_t EORSTC_Pos = 3;
    constexpr uint32_t EORSTC_Msk = EORSTC::mask;

    /// Wake-Up Interrupt Clear
    /// Position: 4, Width: 1
    using WAKEUPC = BitField<4, 1>;
    constexpr uint32_t WAKEUPC_Pos = 4;
    constexpr uint32_t WAKEUPC_Msk = WAKEUPC::mask;

    /// End of Resume Interrupt Clear
    /// Position: 5, Width: 1
    using EORSMC = BitField<5, 1>;
    constexpr uint32_t EORSMC_Pos = 5;
    constexpr uint32_t EORSMC_Msk = EORSMC::mask;

    /// Upstream Resume Interrupt Clear
    /// Position: 6, Width: 1
    using UPRSMC = BitField<6, 1>;
    constexpr uint32_t UPRSMC_Pos = 6;
    constexpr uint32_t UPRSMC_Msk = UPRSMC::mask;

}  // namespace devicr

/// DEVDMACONTROL - Device DMA Channel Control Register
namespace devdmacontrol {
    /// Channel Enable Command
    /// Position: 0, Width: 1
    using CHANN_ENB = BitField<0, 1>;
    constexpr uint32_t CHANN_ENB_Pos = 0;
    constexpr uint32_t CHANN_ENB_Msk = CHANN_ENB::mask;

    /// Load Next Channel Transfer Descriptor Enable Command
    /// Position: 1, Width: 1
    using LDNXT_DSC = BitField<1, 1>;
    constexpr uint32_t LDNXT_DSC_Pos = 1;
    constexpr uint32_t LDNXT_DSC_Msk = LDNXT_DSC::mask;

    /// End of Transfer Enable Control (OUT transfers only)
    /// Position: 2, Width: 1
    using END_TR_EN = BitField<2, 1>;
    constexpr uint32_t END_TR_EN_Pos = 2;
    constexpr uint32_t END_TR_EN_Msk = END_TR_EN::mask;

    /// End of Buffer Enable Control
    /// Position: 3, Width: 1
    using END_B_EN = BitField<3, 1>;
    constexpr uint32_t END_B_EN_Pos = 3;
    constexpr uint32_t END_B_EN_Msk = END_B_EN::mask;

    /// End of Transfer Interrupt Enable
    /// Position: 4, Width: 1
    using END_TR_IT = BitField<4, 1>;
    constexpr uint32_t END_TR_IT_Pos = 4;
    constexpr uint32_t END_TR_IT_Msk = END_TR_IT::mask;

    /// End of Buffer Interrupt Enable
    /// Position: 5, Width: 1
    using END_BUFFIT = BitField<5, 1>;
    constexpr uint32_t END_BUFFIT_Pos = 5;
    constexpr uint32_t END_BUFFIT_Msk = END_BUFFIT::mask;

    /// Descriptor Loaded Interrupt Enable
    /// Position: 6, Width: 1
    using DESC_LD_IT = BitField<6, 1>;
    constexpr uint32_t DESC_LD_IT_Pos = 6;
    constexpr uint32_t DESC_LD_IT_Msk = DESC_LD_IT::mask;

    /// Burst Lock Enable
    /// Position: 7, Width: 1
    using BURST_LCK = BitField<7, 1>;
    constexpr uint32_t BURST_LCK_Pos = 7;
    constexpr uint32_t BURST_LCK_Msk = BURST_LCK::mask;

    /// Buffer Byte Length (Write-only)
    /// Position: 16, Width: 16
    using BUFF_LENGTH = BitField<16, 16>;
    constexpr uint32_t BUFF_LENGTH_Pos = 16;
    constexpr uint32_t BUFF_LENGTH_Msk = BUFF_LENGTH::mask;

}  // namespace devdmacontrol

/// HSTDMACONTROL - Host DMA Channel Control Register
namespace hstdmacontrol {
    /// Channel Enable Command
    /// Position: 0, Width: 1
    using CHANN_ENB = BitField<0, 1>;
    constexpr uint32_t CHANN_ENB_Pos = 0;
    constexpr uint32_t CHANN_ENB_Msk = CHANN_ENB::mask;

    /// Load Next Channel Transfer Descriptor Enable Command
    /// Position: 1, Width: 1
    using LDNXT_DSC = BitField<1, 1>;
    constexpr uint32_t LDNXT_DSC_Pos = 1;
    constexpr uint32_t LDNXT_DSC_Msk = LDNXT_DSC::mask;

    /// End of Transfer Enable Control (OUT transfers only)
    /// Position: 2, Width: 1
    using END_TR_EN = BitField<2, 1>;
    constexpr uint32_t END_TR_EN_Pos = 2;
    constexpr uint32_t END_TR_EN_Msk = END_TR_EN::mask;

    /// End of Buffer Enable Control
    /// Position: 3, Width: 1
    using END_B_EN = BitField<3, 1>;
    constexpr uint32_t END_B_EN_Pos = 3;
    constexpr uint32_t END_B_EN_Msk = END_B_EN::mask;

    /// End of Transfer Interrupt Enable
    /// Position: 4, Width: 1
    using END_TR_IT = BitField<4, 1>;
    constexpr uint32_t END_TR_IT_Pos = 4;
    constexpr uint32_t END_TR_IT_Msk = END_TR_IT::mask;

    /// End of Buffer Interrupt Enable
    /// Position: 5, Width: 1
    using END_BUFFIT = BitField<5, 1>;
    constexpr uint32_t END_BUFFIT_Pos = 5;
    constexpr uint32_t END_BUFFIT_Msk = END_BUFFIT::mask;

    /// Descriptor Loaded Interrupt Enable
    /// Position: 6, Width: 1
    using DESC_LD_IT = BitField<6, 1>;
    constexpr uint32_t DESC_LD_IT_Pos = 6;
    constexpr uint32_t DESC_LD_IT_Msk = DESC_LD_IT::mask;

    /// Burst Lock Enable
    /// Position: 7, Width: 1
    using BURST_LCK = BitField<7, 1>;
    constexpr uint32_t BURST_LCK_Pos = 7;
    constexpr uint32_t BURST_LCK_Msk = BURST_LCK::mask;

    /// Buffer Byte Length (Write-only)
    /// Position: 16, Width: 16
    using BUFF_LENGTH = BitField<16, 16>;
    constexpr uint32_t BUFF_LENGTH_Pos = 16;
    constexpr uint32_t BUFF_LENGTH_Msk = BUFF_LENGTH::mask;

}  // namespace hstdmacontrol

/// DEVIFR - Device Global Interrupt Set Register
namespace devifr {
    /// Suspend Interrupt Set
    /// Position: 0, Width: 1
    using SUSPS = BitField<0, 1>;
    constexpr uint32_t SUSPS_Pos = 0;
    constexpr uint32_t SUSPS_Msk = SUSPS::mask;

    /// Micro Start of Frame Interrupt Set
    /// Position: 1, Width: 1
    using MSOFS = BitField<1, 1>;
    constexpr uint32_t MSOFS_Pos = 1;
    constexpr uint32_t MSOFS_Msk = MSOFS::mask;

    /// Start of Frame Interrupt Set
    /// Position: 2, Width: 1
    using SOFS = BitField<2, 1>;
    constexpr uint32_t SOFS_Pos = 2;
    constexpr uint32_t SOFS_Msk = SOFS::mask;

    /// End of Reset Interrupt Set
    /// Position: 3, Width: 1
    using EORSTS = BitField<3, 1>;
    constexpr uint32_t EORSTS_Pos = 3;
    constexpr uint32_t EORSTS_Msk = EORSTS::mask;

    /// Wake-Up Interrupt Set
    /// Position: 4, Width: 1
    using WAKEUPS = BitField<4, 1>;
    constexpr uint32_t WAKEUPS_Pos = 4;
    constexpr uint32_t WAKEUPS_Msk = WAKEUPS::mask;

    /// End of Resume Interrupt Set
    /// Position: 5, Width: 1
    using EORSMS = BitField<5, 1>;
    constexpr uint32_t EORSMS_Pos = 5;
    constexpr uint32_t EORSMS_Msk = EORSMS::mask;

    /// Upstream Resume Interrupt Set
    /// Position: 6, Width: 1
    using UPRSMS = BitField<6, 1>;
    constexpr uint32_t UPRSMS_Pos = 6;
    constexpr uint32_t UPRSMS_Msk = UPRSMS::mask;

    /// DMA Channel 1 Interrupt Set
    /// Position: 25, Width: 1
    using DMA_1 = BitField<25, 1>;
    constexpr uint32_t DMA_1_Pos = 25;
    constexpr uint32_t DMA_1_Msk = DMA_1::mask;

    /// DMA Channel 2 Interrupt Set
    /// Position: 26, Width: 1
    using DMA_2 = BitField<26, 1>;
    constexpr uint32_t DMA_2_Pos = 26;
    constexpr uint32_t DMA_2_Msk = DMA_2::mask;

    /// DMA Channel 3 Interrupt Set
    /// Position: 27, Width: 1
    using DMA_3 = BitField<27, 1>;
    constexpr uint32_t DMA_3_Pos = 27;
    constexpr uint32_t DMA_3_Msk = DMA_3::mask;

    /// DMA Channel 4 Interrupt Set
    /// Position: 28, Width: 1
    using DMA_4 = BitField<28, 1>;
    constexpr uint32_t DMA_4_Pos = 28;
    constexpr uint32_t DMA_4_Msk = DMA_4::mask;

    /// DMA Channel 5 Interrupt Set
    /// Position: 29, Width: 1
    using DMA_5 = BitField<29, 1>;
    constexpr uint32_t DMA_5_Pos = 29;
    constexpr uint32_t DMA_5_Msk = DMA_5::mask;

    /// DMA Channel 6 Interrupt Set
    /// Position: 30, Width: 1
    using DMA_6 = BitField<30, 1>;
    constexpr uint32_t DMA_6_Pos = 30;
    constexpr uint32_t DMA_6_Msk = DMA_6::mask;

    /// DMA Channel 7 Interrupt Set
    /// Position: 31, Width: 1
    using DMA_7 = BitField<31, 1>;
    constexpr uint32_t DMA_7_Pos = 31;
    constexpr uint32_t DMA_7_Msk = DMA_7::mask;

}  // namespace devifr

/// DEVDMASTATUS - Device DMA Channel Status Register
namespace devdmastatus {
    /// Channel Enable Status
    /// Position: 0, Width: 1
    using CHANN_ENB = BitField<0, 1>;
    constexpr uint32_t CHANN_ENB_Pos = 0;
    constexpr uint32_t CHANN_ENB_Msk = CHANN_ENB::mask;

    /// Channel Active Status
    /// Position: 1, Width: 1
    using CHANN_ACT = BitField<1, 1>;
    constexpr uint32_t CHANN_ACT_Pos = 1;
    constexpr uint32_t CHANN_ACT_Msk = CHANN_ACT::mask;

    /// End of Channel Transfer Status
    /// Position: 4, Width: 1
    using END_TR_ST = BitField<4, 1>;
    constexpr uint32_t END_TR_ST_Pos = 4;
    constexpr uint32_t END_TR_ST_Msk = END_TR_ST::mask;

    /// End of Channel Buffer Status
    /// Position: 5, Width: 1
    using END_BF_ST = BitField<5, 1>;
    constexpr uint32_t END_BF_ST_Pos = 5;
    constexpr uint32_t END_BF_ST_Msk = END_BF_ST::mask;

    /// Descriptor Loaded Status
    /// Position: 6, Width: 1
    using DESC_LDST = BitField<6, 1>;
    constexpr uint32_t DESC_LDST_Pos = 6;
    constexpr uint32_t DESC_LDST_Msk = DESC_LDST::mask;

    /// Buffer Byte Count
    /// Position: 16, Width: 16
    using BUFF_COUNT = BitField<16, 16>;
    constexpr uint32_t BUFF_COUNT_Pos = 16;
    constexpr uint32_t BUFF_COUNT_Msk = BUFF_COUNT::mask;

}  // namespace devdmastatus

/// HSTDMASTATUS - Host DMA Channel Status Register
namespace hstdmastatus {
    /// Channel Enable Status
    /// Position: 0, Width: 1
    using CHANN_ENB = BitField<0, 1>;
    constexpr uint32_t CHANN_ENB_Pos = 0;
    constexpr uint32_t CHANN_ENB_Msk = CHANN_ENB::mask;

    /// Channel Active Status
    /// Position: 1, Width: 1
    using CHANN_ACT = BitField<1, 1>;
    constexpr uint32_t CHANN_ACT_Pos = 1;
    constexpr uint32_t CHANN_ACT_Msk = CHANN_ACT::mask;

    /// End of Channel Transfer Status
    /// Position: 4, Width: 1
    using END_TR_ST = BitField<4, 1>;
    constexpr uint32_t END_TR_ST_Pos = 4;
    constexpr uint32_t END_TR_ST_Msk = END_TR_ST::mask;

    /// End of Channel Buffer Status
    /// Position: 5, Width: 1
    using END_BF_ST = BitField<5, 1>;
    constexpr uint32_t END_BF_ST_Pos = 5;
    constexpr uint32_t END_BF_ST_Msk = END_BF_ST::mask;

    /// Descriptor Loaded Status
    /// Position: 6, Width: 1
    using DESC_LDST = BitField<6, 1>;
    constexpr uint32_t DESC_LDST_Pos = 6;
    constexpr uint32_t DESC_LDST_Msk = DESC_LDST::mask;

    /// Buffer Byte Count
    /// Position: 16, Width: 16
    using BUFF_COUNT = BitField<16, 16>;
    constexpr uint32_t BUFF_COUNT_Pos = 16;
    constexpr uint32_t BUFF_COUNT_Msk = BUFF_COUNT::mask;

}  // namespace hstdmastatus

/// DEVIMR - Device Global Interrupt Mask Register
namespace devimr {
    /// Suspend Interrupt Mask
    /// Position: 0, Width: 1
    using SUSPE = BitField<0, 1>;
    constexpr uint32_t SUSPE_Pos = 0;
    constexpr uint32_t SUSPE_Msk = SUSPE::mask;

    /// Micro Start of Frame Interrupt Mask
    /// Position: 1, Width: 1
    using MSOFE = BitField<1, 1>;
    constexpr uint32_t MSOFE_Pos = 1;
    constexpr uint32_t MSOFE_Msk = MSOFE::mask;

    /// Start of Frame Interrupt Mask
    /// Position: 2, Width: 1
    using SOFE = BitField<2, 1>;
    constexpr uint32_t SOFE_Pos = 2;
    constexpr uint32_t SOFE_Msk = SOFE::mask;

    /// End of Reset Interrupt Mask
    /// Position: 3, Width: 1
    using EORSTE = BitField<3, 1>;
    constexpr uint32_t EORSTE_Pos = 3;
    constexpr uint32_t EORSTE_Msk = EORSTE::mask;

    /// Wake-Up Interrupt Mask
    /// Position: 4, Width: 1
    using WAKEUPE = BitField<4, 1>;
    constexpr uint32_t WAKEUPE_Pos = 4;
    constexpr uint32_t WAKEUPE_Msk = WAKEUPE::mask;

    /// End of Resume Interrupt Mask
    /// Position: 5, Width: 1
    using EORSME = BitField<5, 1>;
    constexpr uint32_t EORSME_Pos = 5;
    constexpr uint32_t EORSME_Msk = EORSME::mask;

    /// Upstream Resume Interrupt Mask
    /// Position: 6, Width: 1
    using UPRSME = BitField<6, 1>;
    constexpr uint32_t UPRSME_Pos = 6;
    constexpr uint32_t UPRSME_Msk = UPRSME::mask;

    /// Endpoint 0 Interrupt Mask
    /// Position: 12, Width: 1
    using PEP_0 = BitField<12, 1>;
    constexpr uint32_t PEP_0_Pos = 12;
    constexpr uint32_t PEP_0_Msk = PEP_0::mask;

    /// Endpoint 1 Interrupt Mask
    /// Position: 13, Width: 1
    using PEP_1 = BitField<13, 1>;
    constexpr uint32_t PEP_1_Pos = 13;
    constexpr uint32_t PEP_1_Msk = PEP_1::mask;

    /// Endpoint 2 Interrupt Mask
    /// Position: 14, Width: 1
    using PEP_2 = BitField<14, 1>;
    constexpr uint32_t PEP_2_Pos = 14;
    constexpr uint32_t PEP_2_Msk = PEP_2::mask;

    /// Endpoint 3 Interrupt Mask
    /// Position: 15, Width: 1
    using PEP_3 = BitField<15, 1>;
    constexpr uint32_t PEP_3_Pos = 15;
    constexpr uint32_t PEP_3_Msk = PEP_3::mask;

    /// Endpoint 4 Interrupt Mask
    /// Position: 16, Width: 1
    using PEP_4 = BitField<16, 1>;
    constexpr uint32_t PEP_4_Pos = 16;
    constexpr uint32_t PEP_4_Msk = PEP_4::mask;

    /// Endpoint 5 Interrupt Mask
    /// Position: 17, Width: 1
    using PEP_5 = BitField<17, 1>;
    constexpr uint32_t PEP_5_Pos = 17;
    constexpr uint32_t PEP_5_Msk = PEP_5::mask;

    /// Endpoint 6 Interrupt Mask
    /// Position: 18, Width: 1
    using PEP_6 = BitField<18, 1>;
    constexpr uint32_t PEP_6_Pos = 18;
    constexpr uint32_t PEP_6_Msk = PEP_6::mask;

    /// Endpoint 7 Interrupt Mask
    /// Position: 19, Width: 1
    using PEP_7 = BitField<19, 1>;
    constexpr uint32_t PEP_7_Pos = 19;
    constexpr uint32_t PEP_7_Msk = PEP_7::mask;

    /// Endpoint 8 Interrupt Mask
    /// Position: 20, Width: 1
    using PEP_8 = BitField<20, 1>;
    constexpr uint32_t PEP_8_Pos = 20;
    constexpr uint32_t PEP_8_Msk = PEP_8::mask;

    /// Endpoint 9 Interrupt Mask
    /// Position: 21, Width: 1
    using PEP_9 = BitField<21, 1>;
    constexpr uint32_t PEP_9_Pos = 21;
    constexpr uint32_t PEP_9_Msk = PEP_9::mask;

    /// DMA Channel 1 Interrupt Mask
    /// Position: 25, Width: 1
    using DMA_1 = BitField<25, 1>;
    constexpr uint32_t DMA_1_Pos = 25;
    constexpr uint32_t DMA_1_Msk = DMA_1::mask;

    /// DMA Channel 2 Interrupt Mask
    /// Position: 26, Width: 1
    using DMA_2 = BitField<26, 1>;
    constexpr uint32_t DMA_2_Pos = 26;
    constexpr uint32_t DMA_2_Msk = DMA_2::mask;

    /// DMA Channel 3 Interrupt Mask
    /// Position: 27, Width: 1
    using DMA_3 = BitField<27, 1>;
    constexpr uint32_t DMA_3_Pos = 27;
    constexpr uint32_t DMA_3_Msk = DMA_3::mask;

    /// DMA Channel 4 Interrupt Mask
    /// Position: 28, Width: 1
    using DMA_4 = BitField<28, 1>;
    constexpr uint32_t DMA_4_Pos = 28;
    constexpr uint32_t DMA_4_Msk = DMA_4::mask;

    /// DMA Channel 5 Interrupt Mask
    /// Position: 29, Width: 1
    using DMA_5 = BitField<29, 1>;
    constexpr uint32_t DMA_5_Pos = 29;
    constexpr uint32_t DMA_5_Msk = DMA_5::mask;

    /// DMA Channel 6 Interrupt Mask
    /// Position: 30, Width: 1
    using DMA_6 = BitField<30, 1>;
    constexpr uint32_t DMA_6_Pos = 30;
    constexpr uint32_t DMA_6_Msk = DMA_6::mask;

    /// DMA Channel 7 Interrupt Mask
    /// Position: 31, Width: 1
    using DMA_7 = BitField<31, 1>;
    constexpr uint32_t DMA_7_Pos = 31;
    constexpr uint32_t DMA_7_Msk = DMA_7::mask;

}  // namespace devimr

/// DEVIDR - Device Global Interrupt Disable Register
namespace devidr {
    /// Suspend Interrupt Disable
    /// Position: 0, Width: 1
    using SUSPEC = BitField<0, 1>;
    constexpr uint32_t SUSPEC_Pos = 0;
    constexpr uint32_t SUSPEC_Msk = SUSPEC::mask;

    /// Micro Start of Frame Interrupt Disable
    /// Position: 1, Width: 1
    using MSOFEC = BitField<1, 1>;
    constexpr uint32_t MSOFEC_Pos = 1;
    constexpr uint32_t MSOFEC_Msk = MSOFEC::mask;

    /// Start of Frame Interrupt Disable
    /// Position: 2, Width: 1
    using SOFEC = BitField<2, 1>;
    constexpr uint32_t SOFEC_Pos = 2;
    constexpr uint32_t SOFEC_Msk = SOFEC::mask;

    /// End of Reset Interrupt Disable
    /// Position: 3, Width: 1
    using EORSTEC = BitField<3, 1>;
    constexpr uint32_t EORSTEC_Pos = 3;
    constexpr uint32_t EORSTEC_Msk = EORSTEC::mask;

    /// Wake-Up Interrupt Disable
    /// Position: 4, Width: 1
    using WAKEUPEC = BitField<4, 1>;
    constexpr uint32_t WAKEUPEC_Pos = 4;
    constexpr uint32_t WAKEUPEC_Msk = WAKEUPEC::mask;

    /// End of Resume Interrupt Disable
    /// Position: 5, Width: 1
    using EORSMEC = BitField<5, 1>;
    constexpr uint32_t EORSMEC_Pos = 5;
    constexpr uint32_t EORSMEC_Msk = EORSMEC::mask;

    /// Upstream Resume Interrupt Disable
    /// Position: 6, Width: 1
    using UPRSMEC = BitField<6, 1>;
    constexpr uint32_t UPRSMEC_Pos = 6;
    constexpr uint32_t UPRSMEC_Msk = UPRSMEC::mask;

    /// Endpoint 0 Interrupt Disable
    /// Position: 12, Width: 1
    using PEP_0 = BitField<12, 1>;
    constexpr uint32_t PEP_0_Pos = 12;
    constexpr uint32_t PEP_0_Msk = PEP_0::mask;

    /// Endpoint 1 Interrupt Disable
    /// Position: 13, Width: 1
    using PEP_1 = BitField<13, 1>;
    constexpr uint32_t PEP_1_Pos = 13;
    constexpr uint32_t PEP_1_Msk = PEP_1::mask;

    /// Endpoint 2 Interrupt Disable
    /// Position: 14, Width: 1
    using PEP_2 = BitField<14, 1>;
    constexpr uint32_t PEP_2_Pos = 14;
    constexpr uint32_t PEP_2_Msk = PEP_2::mask;

    /// Endpoint 3 Interrupt Disable
    /// Position: 15, Width: 1
    using PEP_3 = BitField<15, 1>;
    constexpr uint32_t PEP_3_Pos = 15;
    constexpr uint32_t PEP_3_Msk = PEP_3::mask;

    /// Endpoint 4 Interrupt Disable
    /// Position: 16, Width: 1
    using PEP_4 = BitField<16, 1>;
    constexpr uint32_t PEP_4_Pos = 16;
    constexpr uint32_t PEP_4_Msk = PEP_4::mask;

    /// Endpoint 5 Interrupt Disable
    /// Position: 17, Width: 1
    using PEP_5 = BitField<17, 1>;
    constexpr uint32_t PEP_5_Pos = 17;
    constexpr uint32_t PEP_5_Msk = PEP_5::mask;

    /// Endpoint 6 Interrupt Disable
    /// Position: 18, Width: 1
    using PEP_6 = BitField<18, 1>;
    constexpr uint32_t PEP_6_Pos = 18;
    constexpr uint32_t PEP_6_Msk = PEP_6::mask;

    /// Endpoint 7 Interrupt Disable
    /// Position: 19, Width: 1
    using PEP_7 = BitField<19, 1>;
    constexpr uint32_t PEP_7_Pos = 19;
    constexpr uint32_t PEP_7_Msk = PEP_7::mask;

    /// Endpoint 8 Interrupt Disable
    /// Position: 20, Width: 1
    using PEP_8 = BitField<20, 1>;
    constexpr uint32_t PEP_8_Pos = 20;
    constexpr uint32_t PEP_8_Msk = PEP_8::mask;

    /// Endpoint 9 Interrupt Disable
    /// Position: 21, Width: 1
    using PEP_9 = BitField<21, 1>;
    constexpr uint32_t PEP_9_Pos = 21;
    constexpr uint32_t PEP_9_Msk = PEP_9::mask;

    /// DMA Channel 1 Interrupt Disable
    /// Position: 25, Width: 1
    using DMA_1 = BitField<25, 1>;
    constexpr uint32_t DMA_1_Pos = 25;
    constexpr uint32_t DMA_1_Msk = DMA_1::mask;

    /// DMA Channel 2 Interrupt Disable
    /// Position: 26, Width: 1
    using DMA_2 = BitField<26, 1>;
    constexpr uint32_t DMA_2_Pos = 26;
    constexpr uint32_t DMA_2_Msk = DMA_2::mask;

    /// DMA Channel 3 Interrupt Disable
    /// Position: 27, Width: 1
    using DMA_3 = BitField<27, 1>;
    constexpr uint32_t DMA_3_Pos = 27;
    constexpr uint32_t DMA_3_Msk = DMA_3::mask;

    /// DMA Channel 4 Interrupt Disable
    /// Position: 28, Width: 1
    using DMA_4 = BitField<28, 1>;
    constexpr uint32_t DMA_4_Pos = 28;
    constexpr uint32_t DMA_4_Msk = DMA_4::mask;

    /// DMA Channel 5 Interrupt Disable
    /// Position: 29, Width: 1
    using DMA_5 = BitField<29, 1>;
    constexpr uint32_t DMA_5_Pos = 29;
    constexpr uint32_t DMA_5_Msk = DMA_5::mask;

    /// DMA Channel 6 Interrupt Disable
    /// Position: 30, Width: 1
    using DMA_6 = BitField<30, 1>;
    constexpr uint32_t DMA_6_Pos = 30;
    constexpr uint32_t DMA_6_Msk = DMA_6::mask;

    /// DMA Channel 7 Interrupt Disable
    /// Position: 31, Width: 1
    using DMA_7 = BitField<31, 1>;
    constexpr uint32_t DMA_7_Pos = 31;
    constexpr uint32_t DMA_7_Msk = DMA_7::mask;

}  // namespace devidr

/// DEVIER - Device Global Interrupt Enable Register
namespace devier {
    /// Suspend Interrupt Enable
    /// Position: 0, Width: 1
    using SUSPES = BitField<0, 1>;
    constexpr uint32_t SUSPES_Pos = 0;
    constexpr uint32_t SUSPES_Msk = SUSPES::mask;

    /// Micro Start of Frame Interrupt Enable
    /// Position: 1, Width: 1
    using MSOFES = BitField<1, 1>;
    constexpr uint32_t MSOFES_Pos = 1;
    constexpr uint32_t MSOFES_Msk = MSOFES::mask;

    /// Start of Frame Interrupt Enable
    /// Position: 2, Width: 1
    using SOFES = BitField<2, 1>;
    constexpr uint32_t SOFES_Pos = 2;
    constexpr uint32_t SOFES_Msk = SOFES::mask;

    /// End of Reset Interrupt Enable
    /// Position: 3, Width: 1
    using EORSTES = BitField<3, 1>;
    constexpr uint32_t EORSTES_Pos = 3;
    constexpr uint32_t EORSTES_Msk = EORSTES::mask;

    /// Wake-Up Interrupt Enable
    /// Position: 4, Width: 1
    using WAKEUPES = BitField<4, 1>;
    constexpr uint32_t WAKEUPES_Pos = 4;
    constexpr uint32_t WAKEUPES_Msk = WAKEUPES::mask;

    /// End of Resume Interrupt Enable
    /// Position: 5, Width: 1
    using EORSMES = BitField<5, 1>;
    constexpr uint32_t EORSMES_Pos = 5;
    constexpr uint32_t EORSMES_Msk = EORSMES::mask;

    /// Upstream Resume Interrupt Enable
    /// Position: 6, Width: 1
    using UPRSMES = BitField<6, 1>;
    constexpr uint32_t UPRSMES_Pos = 6;
    constexpr uint32_t UPRSMES_Msk = UPRSMES::mask;

    /// Endpoint 0 Interrupt Enable
    /// Position: 12, Width: 1
    using PEP_0 = BitField<12, 1>;
    constexpr uint32_t PEP_0_Pos = 12;
    constexpr uint32_t PEP_0_Msk = PEP_0::mask;

    /// Endpoint 1 Interrupt Enable
    /// Position: 13, Width: 1
    using PEP_1 = BitField<13, 1>;
    constexpr uint32_t PEP_1_Pos = 13;
    constexpr uint32_t PEP_1_Msk = PEP_1::mask;

    /// Endpoint 2 Interrupt Enable
    /// Position: 14, Width: 1
    using PEP_2 = BitField<14, 1>;
    constexpr uint32_t PEP_2_Pos = 14;
    constexpr uint32_t PEP_2_Msk = PEP_2::mask;

    /// Endpoint 3 Interrupt Enable
    /// Position: 15, Width: 1
    using PEP_3 = BitField<15, 1>;
    constexpr uint32_t PEP_3_Pos = 15;
    constexpr uint32_t PEP_3_Msk = PEP_3::mask;

    /// Endpoint 4 Interrupt Enable
    /// Position: 16, Width: 1
    using PEP_4 = BitField<16, 1>;
    constexpr uint32_t PEP_4_Pos = 16;
    constexpr uint32_t PEP_4_Msk = PEP_4::mask;

    /// Endpoint 5 Interrupt Enable
    /// Position: 17, Width: 1
    using PEP_5 = BitField<17, 1>;
    constexpr uint32_t PEP_5_Pos = 17;
    constexpr uint32_t PEP_5_Msk = PEP_5::mask;

    /// Endpoint 6 Interrupt Enable
    /// Position: 18, Width: 1
    using PEP_6 = BitField<18, 1>;
    constexpr uint32_t PEP_6_Pos = 18;
    constexpr uint32_t PEP_6_Msk = PEP_6::mask;

    /// Endpoint 7 Interrupt Enable
    /// Position: 19, Width: 1
    using PEP_7 = BitField<19, 1>;
    constexpr uint32_t PEP_7_Pos = 19;
    constexpr uint32_t PEP_7_Msk = PEP_7::mask;

    /// Endpoint 8 Interrupt Enable
    /// Position: 20, Width: 1
    using PEP_8 = BitField<20, 1>;
    constexpr uint32_t PEP_8_Pos = 20;
    constexpr uint32_t PEP_8_Msk = PEP_8::mask;

    /// Endpoint 9 Interrupt Enable
    /// Position: 21, Width: 1
    using PEP_9 = BitField<21, 1>;
    constexpr uint32_t PEP_9_Pos = 21;
    constexpr uint32_t PEP_9_Msk = PEP_9::mask;

    /// DMA Channel 1 Interrupt Enable
    /// Position: 25, Width: 1
    using DMA_1 = BitField<25, 1>;
    constexpr uint32_t DMA_1_Pos = 25;
    constexpr uint32_t DMA_1_Msk = DMA_1::mask;

    /// DMA Channel 2 Interrupt Enable
    /// Position: 26, Width: 1
    using DMA_2 = BitField<26, 1>;
    constexpr uint32_t DMA_2_Pos = 26;
    constexpr uint32_t DMA_2_Msk = DMA_2::mask;

    /// DMA Channel 3 Interrupt Enable
    /// Position: 27, Width: 1
    using DMA_3 = BitField<27, 1>;
    constexpr uint32_t DMA_3_Pos = 27;
    constexpr uint32_t DMA_3_Msk = DMA_3::mask;

    /// DMA Channel 4 Interrupt Enable
    /// Position: 28, Width: 1
    using DMA_4 = BitField<28, 1>;
    constexpr uint32_t DMA_4_Pos = 28;
    constexpr uint32_t DMA_4_Msk = DMA_4::mask;

    /// DMA Channel 5 Interrupt Enable
    /// Position: 29, Width: 1
    using DMA_5 = BitField<29, 1>;
    constexpr uint32_t DMA_5_Pos = 29;
    constexpr uint32_t DMA_5_Msk = DMA_5::mask;

    /// DMA Channel 6 Interrupt Enable
    /// Position: 30, Width: 1
    using DMA_6 = BitField<30, 1>;
    constexpr uint32_t DMA_6_Pos = 30;
    constexpr uint32_t DMA_6_Msk = DMA_6::mask;

    /// DMA Channel 7 Interrupt Enable
    /// Position: 31, Width: 1
    using DMA_7 = BitField<31, 1>;
    constexpr uint32_t DMA_7_Pos = 31;
    constexpr uint32_t DMA_7_Msk = DMA_7::mask;

}  // namespace devier

/// DEVEPT - Device Endpoint Register
namespace devept {
    /// Endpoint 0 Enable
    /// Position: 0, Width: 1
    using EPEN0 = BitField<0, 1>;
    constexpr uint32_t EPEN0_Pos = 0;
    constexpr uint32_t EPEN0_Msk = EPEN0::mask;

    /// Endpoint 1 Enable
    /// Position: 1, Width: 1
    using EPEN1 = BitField<1, 1>;
    constexpr uint32_t EPEN1_Pos = 1;
    constexpr uint32_t EPEN1_Msk = EPEN1::mask;

    /// Endpoint 2 Enable
    /// Position: 2, Width: 1
    using EPEN2 = BitField<2, 1>;
    constexpr uint32_t EPEN2_Pos = 2;
    constexpr uint32_t EPEN2_Msk = EPEN2::mask;

    /// Endpoint 3 Enable
    /// Position: 3, Width: 1
    using EPEN3 = BitField<3, 1>;
    constexpr uint32_t EPEN3_Pos = 3;
    constexpr uint32_t EPEN3_Msk = EPEN3::mask;

    /// Endpoint 4 Enable
    /// Position: 4, Width: 1
    using EPEN4 = BitField<4, 1>;
    constexpr uint32_t EPEN4_Pos = 4;
    constexpr uint32_t EPEN4_Msk = EPEN4::mask;

    /// Endpoint 5 Enable
    /// Position: 5, Width: 1
    using EPEN5 = BitField<5, 1>;
    constexpr uint32_t EPEN5_Pos = 5;
    constexpr uint32_t EPEN5_Msk = EPEN5::mask;

    /// Endpoint 6 Enable
    /// Position: 6, Width: 1
    using EPEN6 = BitField<6, 1>;
    constexpr uint32_t EPEN6_Pos = 6;
    constexpr uint32_t EPEN6_Msk = EPEN6::mask;

    /// Endpoint 7 Enable
    /// Position: 7, Width: 1
    using EPEN7 = BitField<7, 1>;
    constexpr uint32_t EPEN7_Pos = 7;
    constexpr uint32_t EPEN7_Msk = EPEN7::mask;

    /// Endpoint 8 Enable
    /// Position: 8, Width: 1
    using EPEN8 = BitField<8, 1>;
    constexpr uint32_t EPEN8_Pos = 8;
    constexpr uint32_t EPEN8_Msk = EPEN8::mask;

    /// Endpoint 9 Enable
    /// Position: 9, Width: 1
    using EPEN9 = BitField<9, 1>;
    constexpr uint32_t EPEN9_Pos = 9;
    constexpr uint32_t EPEN9_Msk = EPEN9::mask;

    /// Endpoint 0 Reset
    /// Position: 16, Width: 1
    using EPRST0 = BitField<16, 1>;
    constexpr uint32_t EPRST0_Pos = 16;
    constexpr uint32_t EPRST0_Msk = EPRST0::mask;

    /// Endpoint 1 Reset
    /// Position: 17, Width: 1
    using EPRST1 = BitField<17, 1>;
    constexpr uint32_t EPRST1_Pos = 17;
    constexpr uint32_t EPRST1_Msk = EPRST1::mask;

    /// Endpoint 2 Reset
    /// Position: 18, Width: 1
    using EPRST2 = BitField<18, 1>;
    constexpr uint32_t EPRST2_Pos = 18;
    constexpr uint32_t EPRST2_Msk = EPRST2::mask;

    /// Endpoint 3 Reset
    /// Position: 19, Width: 1
    using EPRST3 = BitField<19, 1>;
    constexpr uint32_t EPRST3_Pos = 19;
    constexpr uint32_t EPRST3_Msk = EPRST3::mask;

    /// Endpoint 4 Reset
    /// Position: 20, Width: 1
    using EPRST4 = BitField<20, 1>;
    constexpr uint32_t EPRST4_Pos = 20;
    constexpr uint32_t EPRST4_Msk = EPRST4::mask;

    /// Endpoint 5 Reset
    /// Position: 21, Width: 1
    using EPRST5 = BitField<21, 1>;
    constexpr uint32_t EPRST5_Pos = 21;
    constexpr uint32_t EPRST5_Msk = EPRST5::mask;

    /// Endpoint 6 Reset
    /// Position: 22, Width: 1
    using EPRST6 = BitField<22, 1>;
    constexpr uint32_t EPRST6_Pos = 22;
    constexpr uint32_t EPRST6_Msk = EPRST6::mask;

    /// Endpoint 7 Reset
    /// Position: 23, Width: 1
    using EPRST7 = BitField<23, 1>;
    constexpr uint32_t EPRST7_Pos = 23;
    constexpr uint32_t EPRST7_Msk = EPRST7::mask;

    /// Endpoint 8 Reset
    /// Position: 24, Width: 1
    using EPRST8 = BitField<24, 1>;
    constexpr uint32_t EPRST8_Pos = 24;
    constexpr uint32_t EPRST8_Msk = EPRST8::mask;

    /// Endpoint 9 Reset
    /// Position: 25, Width: 1
    using EPRST9 = BitField<25, 1>;
    constexpr uint32_t EPRST9_Pos = 25;
    constexpr uint32_t EPRST9_Msk = EPRST9::mask;

}  // namespace devept

/// DEVFNUM - Device Frame Number Register
namespace devfnum {
    /// Micro Frame Number
    /// Position: 0, Width: 3
    using MFNUM = BitField<0, 3>;
    constexpr uint32_t MFNUM_Pos = 0;
    constexpr uint32_t MFNUM_Msk = MFNUM::mask;

    /// Frame Number
    /// Position: 3, Width: 11
    using FNUM = BitField<3, 11>;
    constexpr uint32_t FNUM_Pos = 3;
    constexpr uint32_t FNUM_Msk = FNUM::mask;

    /// Frame Number CRC Error
    /// Position: 15, Width: 1
    using FNCERR = BitField<15, 1>;
    constexpr uint32_t FNCERR_Pos = 15;
    constexpr uint32_t FNCERR_Msk = FNCERR::mask;

}  // namespace devfnum

/// DEVEPTCFG[10] - Device Endpoint Configuration Register
namespace deveptcfg[10] {
    /// Endpoint Memory Allocate
    /// Position: 1, Width: 1
    using ALLOC = BitField<1, 1>;
    constexpr uint32_t ALLOC_Pos = 1;
    constexpr uint32_t ALLOC_Msk = ALLOC::mask;

    /// Endpoint Banks
    /// Position: 2, Width: 2
    using EPBK = BitField<2, 2>;
    constexpr uint32_t EPBK_Pos = 2;
    constexpr uint32_t EPBK_Msk = EPBK::mask;
    /// Enumerated values for EPBK
    namespace epbk {
        constexpr uint32_t 1_BANK = 0;
        constexpr uint32_t 2_BANK = 1;
        constexpr uint32_t 3_BANK = 2;
    }

    /// Endpoint Size
    /// Position: 4, Width: 3
    using EPSIZE = BitField<4, 3>;
    constexpr uint32_t EPSIZE_Pos = 4;
    constexpr uint32_t EPSIZE_Msk = EPSIZE::mask;
    /// Enumerated values for EPSIZE
    namespace epsize {
        constexpr uint32_t 8_BYTE = 0;
        constexpr uint32_t 16_BYTE = 1;
        constexpr uint32_t 32_BYTE = 2;
        constexpr uint32_t 64_BYTE = 3;
        constexpr uint32_t 128_BYTE = 4;
        constexpr uint32_t 256_BYTE = 5;
        constexpr uint32_t 512_BYTE = 6;
        constexpr uint32_t 1024_BYTE = 7;
    }

    /// Endpoint Direction
    /// Position: 8, Width: 1
    using EPDIR = BitField<8, 1>;
    constexpr uint32_t EPDIR_Pos = 8;
    constexpr uint32_t EPDIR_Msk = EPDIR::mask;
    /// Enumerated values for EPDIR
    namespace epdir {
        constexpr uint32_t OUT = 0;
        constexpr uint32_t IN = 1;
    }

    /// Automatic Switch
    /// Position: 9, Width: 1
    using AUTOSW = BitField<9, 1>;
    constexpr uint32_t AUTOSW_Pos = 9;
    constexpr uint32_t AUTOSW_Msk = AUTOSW::mask;

    /// Endpoint Type
    /// Position: 11, Width: 2
    using EPTYPE = BitField<11, 2>;
    constexpr uint32_t EPTYPE_Pos = 11;
    constexpr uint32_t EPTYPE_Msk = EPTYPE::mask;
    /// Enumerated values for EPTYPE
    namespace eptype {
        constexpr uint32_t CTRL = 0;
        constexpr uint32_t ISO = 1;
        constexpr uint32_t BLK = 2;
        constexpr uint32_t INTRPT = 3;
    }

    /// Number of transactions per microframe for isochronous endpoint
    /// Position: 13, Width: 2
    using NBTRANS = BitField<13, 2>;
    constexpr uint32_t NBTRANS_Pos = 13;
    constexpr uint32_t NBTRANS_Msk = NBTRANS::mask;
    /// Enumerated values for NBTRANS
    namespace nbtrans {
        constexpr uint32_t _0_TRANS = 0;
        constexpr uint32_t _1_TRANS = 1;
        constexpr uint32_t _2_TRANS = 2;
        constexpr uint32_t _3_TRANS = 3;
    }

}  // namespace deveptcfg[10]

/// DEVEPTISR_CTRL_MODE[10] - Device Endpoint Interrupt Status Register
namespace deveptisr_ctrl_mode[10] {
    /// Transmitted IN Data Interrupt
    /// Position: 0, Width: 1
    using TXINI = BitField<0, 1>;
    constexpr uint32_t TXINI_Pos = 0;
    constexpr uint32_t TXINI_Msk = TXINI::mask;

    /// Received OUT Data Interrupt
    /// Position: 1, Width: 1
    using RXOUTI = BitField<1, 1>;
    constexpr uint32_t RXOUTI_Pos = 1;
    constexpr uint32_t RXOUTI_Msk = RXOUTI::mask;

    /// Received SETUP Interrupt
    /// Position: 2, Width: 1
    using RXSTPI = BitField<2, 1>;
    constexpr uint32_t RXSTPI_Pos = 2;
    constexpr uint32_t RXSTPI_Msk = RXSTPI::mask;

    /// NAKed OUT Interrupt
    /// Position: 3, Width: 1
    using NAKOUTI = BitField<3, 1>;
    constexpr uint32_t NAKOUTI_Pos = 3;
    constexpr uint32_t NAKOUTI_Msk = NAKOUTI::mask;

    /// NAKed IN Interrupt
    /// Position: 4, Width: 1
    using NAKINI = BitField<4, 1>;
    constexpr uint32_t NAKINI_Pos = 4;
    constexpr uint32_t NAKINI_Msk = NAKINI::mask;

    /// Overflow Interrupt
    /// Position: 5, Width: 1
    using OVERFI = BitField<5, 1>;
    constexpr uint32_t OVERFI_Pos = 5;
    constexpr uint32_t OVERFI_Msk = OVERFI::mask;

    /// STALLed Interrupt
    /// Position: 6, Width: 1
    using STALLEDI = BitField<6, 1>;
    constexpr uint32_t STALLEDI_Pos = 6;
    constexpr uint32_t STALLEDI_Msk = STALLEDI::mask;

    /// Short Packet Interrupt
    /// Position: 7, Width: 1
    using SHORTPACKET = BitField<7, 1>;
    constexpr uint32_t SHORTPACKET_Pos = 7;
    constexpr uint32_t SHORTPACKET_Msk = SHORTPACKET::mask;

    /// Data Toggle Sequence
    /// Position: 8, Width: 2
    using DTSEQ = BitField<8, 2>;
    constexpr uint32_t DTSEQ_Pos = 8;
    constexpr uint32_t DTSEQ_Msk = DTSEQ::mask;
    /// Enumerated values for DTSEQ
    namespace dtseq {
        constexpr uint32_t DATA0 = 0;
        constexpr uint32_t DATA1 = 1;
        constexpr uint32_t DATA2 = 2;
        constexpr uint32_t MDATA = 3;
    }

    /// Number of Busy Banks
    /// Position: 12, Width: 2
    using NBUSYBK = BitField<12, 2>;
    constexpr uint32_t NBUSYBK_Pos = 12;
    constexpr uint32_t NBUSYBK_Msk = NBUSYBK::mask;
    /// Enumerated values for NBUSYBK
    namespace nbusybk {
        constexpr uint32_t _0_BUSY = 0;
        constexpr uint32_t _1_BUSY = 1;
        constexpr uint32_t _2_BUSY = 2;
        constexpr uint32_t _3_BUSY = 3;
    }

    /// Current Bank
    /// Position: 14, Width: 2
    using CURRBK = BitField<14, 2>;
    constexpr uint32_t CURRBK_Pos = 14;
    constexpr uint32_t CURRBK_Msk = CURRBK::mask;
    /// Enumerated values for CURRBK
    namespace currbk {
        constexpr uint32_t BANK0 = 0;
        constexpr uint32_t BANK1 = 1;
        constexpr uint32_t BANK2 = 2;
    }

    /// Read/Write Allowed
    /// Position: 16, Width: 1
    using RWALL = BitField<16, 1>;
    constexpr uint32_t RWALL_Pos = 16;
    constexpr uint32_t RWALL_Msk = RWALL::mask;

    /// Control Direction
    /// Position: 17, Width: 1
    using CTRLDIR = BitField<17, 1>;
    constexpr uint32_t CTRLDIR_Pos = 17;
    constexpr uint32_t CTRLDIR_Msk = CTRLDIR::mask;

    /// Configuration OK Status
    /// Position: 18, Width: 1
    using CFGOK = BitField<18, 1>;
    constexpr uint32_t CFGOK_Pos = 18;
    constexpr uint32_t CFGOK_Msk = CFGOK::mask;

    /// Byte Count
    /// Position: 20, Width: 11
    using BYCT = BitField<20, 11>;
    constexpr uint32_t BYCT_Pos = 20;
    constexpr uint32_t BYCT_Msk = BYCT::mask;

}  // namespace deveptisr_ctrl_mode[10]

/// DEVEPTISR_ISO_MODE[10] - Device Endpoint Interrupt Status Register
namespace deveptisr_iso_mode[10] {
    /// Transmitted IN Data Interrupt
    /// Position: 0, Width: 1
    using TXINI = BitField<0, 1>;
    constexpr uint32_t TXINI_Pos = 0;
    constexpr uint32_t TXINI_Msk = TXINI::mask;

    /// Received OUT Data Interrupt
    /// Position: 1, Width: 1
    using RXOUTI = BitField<1, 1>;
    constexpr uint32_t RXOUTI_Pos = 1;
    constexpr uint32_t RXOUTI_Msk = RXOUTI::mask;

    /// Underflow Interrupt
    /// Position: 2, Width: 1
    using UNDERFI = BitField<2, 1>;
    constexpr uint32_t UNDERFI_Pos = 2;
    constexpr uint32_t UNDERFI_Msk = UNDERFI::mask;

    /// High Bandwidth Isochronous IN Underflow Error Interrupt
    /// Position: 3, Width: 1
    using HBISOINERRI = BitField<3, 1>;
    constexpr uint32_t HBISOINERRI_Pos = 3;
    constexpr uint32_t HBISOINERRI_Msk = HBISOINERRI::mask;

    /// High Bandwidth Isochronous IN Flush Interrupt
    /// Position: 4, Width: 1
    using HBISOFLUSHI = BitField<4, 1>;
    constexpr uint32_t HBISOFLUSHI_Pos = 4;
    constexpr uint32_t HBISOFLUSHI_Msk = HBISOFLUSHI::mask;

    /// Overflow Interrupt
    /// Position: 5, Width: 1
    using OVERFI = BitField<5, 1>;
    constexpr uint32_t OVERFI_Pos = 5;
    constexpr uint32_t OVERFI_Msk = OVERFI::mask;

    /// CRC Error Interrupt
    /// Position: 6, Width: 1
    using CRCERRI = BitField<6, 1>;
    constexpr uint32_t CRCERRI_Pos = 6;
    constexpr uint32_t CRCERRI_Msk = CRCERRI::mask;

    /// Short Packet Interrupt
    /// Position: 7, Width: 1
    using SHORTPACKET = BitField<7, 1>;
    constexpr uint32_t SHORTPACKET_Pos = 7;
    constexpr uint32_t SHORTPACKET_Msk = SHORTPACKET::mask;

    /// Data Toggle Sequence
    /// Position: 8, Width: 2
    using DTSEQ = BitField<8, 2>;
    constexpr uint32_t DTSEQ_Pos = 8;
    constexpr uint32_t DTSEQ_Msk = DTSEQ::mask;
    /// Enumerated values for DTSEQ
    namespace dtseq {
        constexpr uint32_t DATA0 = 0;
        constexpr uint32_t DATA1 = 1;
        constexpr uint32_t DATA2 = 2;
        constexpr uint32_t MDATA = 3;
    }

    /// High-bandwidth Isochronous OUT Endpoint Transaction Error Interrupt
    /// Position: 10, Width: 1
    using ERRORTRANS = BitField<10, 1>;
    constexpr uint32_t ERRORTRANS_Pos = 10;
    constexpr uint32_t ERRORTRANS_Msk = ERRORTRANS::mask;

    /// Number of Busy Banks
    /// Position: 12, Width: 2
    using NBUSYBK = BitField<12, 2>;
    constexpr uint32_t NBUSYBK_Pos = 12;
    constexpr uint32_t NBUSYBK_Msk = NBUSYBK::mask;
    /// Enumerated values for NBUSYBK
    namespace nbusybk {
        constexpr uint32_t _0_BUSY = 0;
        constexpr uint32_t _1_BUSY = 1;
        constexpr uint32_t _2_BUSY = 2;
        constexpr uint32_t _3_BUSY = 3;
    }

    /// Current Bank
    /// Position: 14, Width: 2
    using CURRBK = BitField<14, 2>;
    constexpr uint32_t CURRBK_Pos = 14;
    constexpr uint32_t CURRBK_Msk = CURRBK::mask;
    /// Enumerated values for CURRBK
    namespace currbk {
        constexpr uint32_t BANK0 = 0;
        constexpr uint32_t BANK1 = 1;
        constexpr uint32_t BANK2 = 2;
    }

    /// Read/Write Allowed
    /// Position: 16, Width: 1
    using RWALL = BitField<16, 1>;
    constexpr uint32_t RWALL_Pos = 16;
    constexpr uint32_t RWALL_Msk = RWALL::mask;

    /// Configuration OK Status
    /// Position: 18, Width: 1
    using CFGOK = BitField<18, 1>;
    constexpr uint32_t CFGOK_Pos = 18;
    constexpr uint32_t CFGOK_Msk = CFGOK::mask;

    /// Byte Count
    /// Position: 20, Width: 11
    using BYCT = BitField<20, 11>;
    constexpr uint32_t BYCT_Pos = 20;
    constexpr uint32_t BYCT_Msk = BYCT::mask;

}  // namespace deveptisr_iso_mode[10]

/// DEVEPTISR_BLK_MODE[10] - Device Endpoint Interrupt Status Register
namespace deveptisr_blk_mode[10] {
    /// Transmitted IN Data Interrupt
    /// Position: 0, Width: 1
    using TXINI = BitField<0, 1>;
    constexpr uint32_t TXINI_Pos = 0;
    constexpr uint32_t TXINI_Msk = TXINI::mask;

    /// Received OUT Data Interrupt
    /// Position: 1, Width: 1
    using RXOUTI = BitField<1, 1>;
    constexpr uint32_t RXOUTI_Pos = 1;
    constexpr uint32_t RXOUTI_Msk = RXOUTI::mask;

    /// Received SETUP Interrupt
    /// Position: 2, Width: 1
    using RXSTPI = BitField<2, 1>;
    constexpr uint32_t RXSTPI_Pos = 2;
    constexpr uint32_t RXSTPI_Msk = RXSTPI::mask;

    /// NAKed OUT Interrupt
    /// Position: 3, Width: 1
    using NAKOUTI = BitField<3, 1>;
    constexpr uint32_t NAKOUTI_Pos = 3;
    constexpr uint32_t NAKOUTI_Msk = NAKOUTI::mask;

    /// NAKed IN Interrupt
    /// Position: 4, Width: 1
    using NAKINI = BitField<4, 1>;
    constexpr uint32_t NAKINI_Pos = 4;
    constexpr uint32_t NAKINI_Msk = NAKINI::mask;

    /// Overflow Interrupt
    /// Position: 5, Width: 1
    using OVERFI = BitField<5, 1>;
    constexpr uint32_t OVERFI_Pos = 5;
    constexpr uint32_t OVERFI_Msk = OVERFI::mask;

    /// STALLed Interrupt
    /// Position: 6, Width: 1
    using STALLEDI = BitField<6, 1>;
    constexpr uint32_t STALLEDI_Pos = 6;
    constexpr uint32_t STALLEDI_Msk = STALLEDI::mask;

    /// Short Packet Interrupt
    /// Position: 7, Width: 1
    using SHORTPACKET = BitField<7, 1>;
    constexpr uint32_t SHORTPACKET_Pos = 7;
    constexpr uint32_t SHORTPACKET_Msk = SHORTPACKET::mask;

    /// Data Toggle Sequence
    /// Position: 8, Width: 2
    using DTSEQ = BitField<8, 2>;
    constexpr uint32_t DTSEQ_Pos = 8;
    constexpr uint32_t DTSEQ_Msk = DTSEQ::mask;
    /// Enumerated values for DTSEQ
    namespace dtseq {
        constexpr uint32_t DATA0 = 0;
        constexpr uint32_t DATA1 = 1;
        constexpr uint32_t DATA2 = 2;
        constexpr uint32_t MDATA = 3;
    }

    /// Number of Busy Banks
    /// Position: 12, Width: 2
    using NBUSYBK = BitField<12, 2>;
    constexpr uint32_t NBUSYBK_Pos = 12;
    constexpr uint32_t NBUSYBK_Msk = NBUSYBK::mask;
    /// Enumerated values for NBUSYBK
    namespace nbusybk {
        constexpr uint32_t _0_BUSY = 0;
        constexpr uint32_t _1_BUSY = 1;
        constexpr uint32_t _2_BUSY = 2;
        constexpr uint32_t _3_BUSY = 3;
    }

    /// Current Bank
    /// Position: 14, Width: 2
    using CURRBK = BitField<14, 2>;
    constexpr uint32_t CURRBK_Pos = 14;
    constexpr uint32_t CURRBK_Msk = CURRBK::mask;
    /// Enumerated values for CURRBK
    namespace currbk {
        constexpr uint32_t BANK0 = 0;
        constexpr uint32_t BANK1 = 1;
        constexpr uint32_t BANK2 = 2;
    }

    /// Read/Write Allowed
    /// Position: 16, Width: 1
    using RWALL = BitField<16, 1>;
    constexpr uint32_t RWALL_Pos = 16;
    constexpr uint32_t RWALL_Msk = RWALL::mask;

    /// Control Direction
    /// Position: 17, Width: 1
    using CTRLDIR = BitField<17, 1>;
    constexpr uint32_t CTRLDIR_Pos = 17;
    constexpr uint32_t CTRLDIR_Msk = CTRLDIR::mask;

    /// Configuration OK Status
    /// Position: 18, Width: 1
    using CFGOK = BitField<18, 1>;
    constexpr uint32_t CFGOK_Pos = 18;
    constexpr uint32_t CFGOK_Msk = CFGOK::mask;

    /// Byte Count
    /// Position: 20, Width: 11
    using BYCT = BitField<20, 11>;
    constexpr uint32_t BYCT_Pos = 20;
    constexpr uint32_t BYCT_Msk = BYCT::mask;

}  // namespace deveptisr_blk_mode[10]

/// DEVEPTISR_INTRPT_MODE[10] - Device Endpoint Interrupt Status Register
namespace deveptisr_intrpt_mode[10] {
    /// Transmitted IN Data Interrupt
    /// Position: 0, Width: 1
    using TXINI = BitField<0, 1>;
    constexpr uint32_t TXINI_Pos = 0;
    constexpr uint32_t TXINI_Msk = TXINI::mask;

    /// Received OUT Data Interrupt
    /// Position: 1, Width: 1
    using RXOUTI = BitField<1, 1>;
    constexpr uint32_t RXOUTI_Pos = 1;
    constexpr uint32_t RXOUTI_Msk = RXOUTI::mask;

    /// Received SETUP Interrupt
    /// Position: 2, Width: 1
    using RXSTPI = BitField<2, 1>;
    constexpr uint32_t RXSTPI_Pos = 2;
    constexpr uint32_t RXSTPI_Msk = RXSTPI::mask;

    /// NAKed OUT Interrupt
    /// Position: 3, Width: 1
    using NAKOUTI = BitField<3, 1>;
    constexpr uint32_t NAKOUTI_Pos = 3;
    constexpr uint32_t NAKOUTI_Msk = NAKOUTI::mask;

    /// NAKed IN Interrupt
    /// Position: 4, Width: 1
    using NAKINI = BitField<4, 1>;
    constexpr uint32_t NAKINI_Pos = 4;
    constexpr uint32_t NAKINI_Msk = NAKINI::mask;

    /// Overflow Interrupt
    /// Position: 5, Width: 1
    using OVERFI = BitField<5, 1>;
    constexpr uint32_t OVERFI_Pos = 5;
    constexpr uint32_t OVERFI_Msk = OVERFI::mask;

    /// STALLed Interrupt
    /// Position: 6, Width: 1
    using STALLEDI = BitField<6, 1>;
    constexpr uint32_t STALLEDI_Pos = 6;
    constexpr uint32_t STALLEDI_Msk = STALLEDI::mask;

    /// Short Packet Interrupt
    /// Position: 7, Width: 1
    using SHORTPACKET = BitField<7, 1>;
    constexpr uint32_t SHORTPACKET_Pos = 7;
    constexpr uint32_t SHORTPACKET_Msk = SHORTPACKET::mask;

    /// Data Toggle Sequence
    /// Position: 8, Width: 2
    using DTSEQ = BitField<8, 2>;
    constexpr uint32_t DTSEQ_Pos = 8;
    constexpr uint32_t DTSEQ_Msk = DTSEQ::mask;
    /// Enumerated values for DTSEQ
    namespace dtseq {
        constexpr uint32_t DATA0 = 0;
        constexpr uint32_t DATA1 = 1;
        constexpr uint32_t DATA2 = 2;
        constexpr uint32_t MDATA = 3;
    }

    /// Number of Busy Banks
    /// Position: 12, Width: 2
    using NBUSYBK = BitField<12, 2>;
    constexpr uint32_t NBUSYBK_Pos = 12;
    constexpr uint32_t NBUSYBK_Msk = NBUSYBK::mask;
    /// Enumerated values for NBUSYBK
    namespace nbusybk {
        constexpr uint32_t _0_BUSY = 0;
        constexpr uint32_t _1_BUSY = 1;
        constexpr uint32_t _2_BUSY = 2;
        constexpr uint32_t _3_BUSY = 3;
    }

    /// Current Bank
    /// Position: 14, Width: 2
    using CURRBK = BitField<14, 2>;
    constexpr uint32_t CURRBK_Pos = 14;
    constexpr uint32_t CURRBK_Msk = CURRBK::mask;
    /// Enumerated values for CURRBK
    namespace currbk {
        constexpr uint32_t BANK0 = 0;
        constexpr uint32_t BANK1 = 1;
        constexpr uint32_t BANK2 = 2;
    }

    /// Read/Write Allowed
    /// Position: 16, Width: 1
    using RWALL = BitField<16, 1>;
    constexpr uint32_t RWALL_Pos = 16;
    constexpr uint32_t RWALL_Msk = RWALL::mask;

    /// Control Direction
    /// Position: 17, Width: 1
    using CTRLDIR = BitField<17, 1>;
    constexpr uint32_t CTRLDIR_Pos = 17;
    constexpr uint32_t CTRLDIR_Msk = CTRLDIR::mask;

    /// Configuration OK Status
    /// Position: 18, Width: 1
    using CFGOK = BitField<18, 1>;
    constexpr uint32_t CFGOK_Pos = 18;
    constexpr uint32_t CFGOK_Msk = CFGOK::mask;

    /// Byte Count
    /// Position: 20, Width: 11
    using BYCT = BitField<20, 11>;
    constexpr uint32_t BYCT_Pos = 20;
    constexpr uint32_t BYCT_Msk = BYCT::mask;

}  // namespace deveptisr_intrpt_mode[10]

/// DEVEPTICR_CTRL_MODE[10] - Device Endpoint Interrupt Clear Register
namespace devepticr_ctrl_mode[10] {
    /// Transmitted IN Data Interrupt Clear
    /// Position: 0, Width: 1
    using TXINIC = BitField<0, 1>;
    constexpr uint32_t TXINIC_Pos = 0;
    constexpr uint32_t TXINIC_Msk = TXINIC::mask;

    /// Received OUT Data Interrupt Clear
    /// Position: 1, Width: 1
    using RXOUTIC = BitField<1, 1>;
    constexpr uint32_t RXOUTIC_Pos = 1;
    constexpr uint32_t RXOUTIC_Msk = RXOUTIC::mask;

    /// Received SETUP Interrupt Clear
    /// Position: 2, Width: 1
    using RXSTPIC = BitField<2, 1>;
    constexpr uint32_t RXSTPIC_Pos = 2;
    constexpr uint32_t RXSTPIC_Msk = RXSTPIC::mask;

    /// NAKed OUT Interrupt Clear
    /// Position: 3, Width: 1
    using NAKOUTIC = BitField<3, 1>;
    constexpr uint32_t NAKOUTIC_Pos = 3;
    constexpr uint32_t NAKOUTIC_Msk = NAKOUTIC::mask;

    /// NAKed IN Interrupt Clear
    /// Position: 4, Width: 1
    using NAKINIC = BitField<4, 1>;
    constexpr uint32_t NAKINIC_Pos = 4;
    constexpr uint32_t NAKINIC_Msk = NAKINIC::mask;

    /// Overflow Interrupt Clear
    /// Position: 5, Width: 1
    using OVERFIC = BitField<5, 1>;
    constexpr uint32_t OVERFIC_Pos = 5;
    constexpr uint32_t OVERFIC_Msk = OVERFIC::mask;

    /// STALLed Interrupt Clear
    /// Position: 6, Width: 1
    using STALLEDIC = BitField<6, 1>;
    constexpr uint32_t STALLEDIC_Pos = 6;
    constexpr uint32_t STALLEDIC_Msk = STALLEDIC::mask;

    /// Short Packet Interrupt Clear
    /// Position: 7, Width: 1
    using SHORTPACKETC = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETC_Pos = 7;
    constexpr uint32_t SHORTPACKETC_Msk = SHORTPACKETC::mask;

}  // namespace devepticr_ctrl_mode[10]

/// DEVEPTICR_ISO_MODE[10] - Device Endpoint Interrupt Clear Register
namespace devepticr_iso_mode[10] {
    /// Transmitted IN Data Interrupt Clear
    /// Position: 0, Width: 1
    using TXINIC = BitField<0, 1>;
    constexpr uint32_t TXINIC_Pos = 0;
    constexpr uint32_t TXINIC_Msk = TXINIC::mask;

    /// Received OUT Data Interrupt Clear
    /// Position: 1, Width: 1
    using RXOUTIC = BitField<1, 1>;
    constexpr uint32_t RXOUTIC_Pos = 1;
    constexpr uint32_t RXOUTIC_Msk = RXOUTIC::mask;

    /// Underflow Interrupt Clear
    /// Position: 2, Width: 1
    using UNDERFIC = BitField<2, 1>;
    constexpr uint32_t UNDERFIC_Pos = 2;
    constexpr uint32_t UNDERFIC_Msk = UNDERFIC::mask;

    /// High Bandwidth Isochronous IN Underflow Error Interrupt Clear
    /// Position: 3, Width: 1
    using HBISOINERRIC = BitField<3, 1>;
    constexpr uint32_t HBISOINERRIC_Pos = 3;
    constexpr uint32_t HBISOINERRIC_Msk = HBISOINERRIC::mask;

    /// High Bandwidth Isochronous IN Flush Interrupt Clear
    /// Position: 4, Width: 1
    using HBISOFLUSHIC = BitField<4, 1>;
    constexpr uint32_t HBISOFLUSHIC_Pos = 4;
    constexpr uint32_t HBISOFLUSHIC_Msk = HBISOFLUSHIC::mask;

    /// Overflow Interrupt Clear
    /// Position: 5, Width: 1
    using OVERFIC = BitField<5, 1>;
    constexpr uint32_t OVERFIC_Pos = 5;
    constexpr uint32_t OVERFIC_Msk = OVERFIC::mask;

    /// CRC Error Interrupt Clear
    /// Position: 6, Width: 1
    using CRCERRIC = BitField<6, 1>;
    constexpr uint32_t CRCERRIC_Pos = 6;
    constexpr uint32_t CRCERRIC_Msk = CRCERRIC::mask;

    /// Short Packet Interrupt Clear
    /// Position: 7, Width: 1
    using SHORTPACKETC = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETC_Pos = 7;
    constexpr uint32_t SHORTPACKETC_Msk = SHORTPACKETC::mask;

}  // namespace devepticr_iso_mode[10]

/// DEVEPTICR_BLK_MODE[10] - Device Endpoint Interrupt Clear Register
namespace devepticr_blk_mode[10] {
    /// Transmitted IN Data Interrupt Clear
    /// Position: 0, Width: 1
    using TXINIC = BitField<0, 1>;
    constexpr uint32_t TXINIC_Pos = 0;
    constexpr uint32_t TXINIC_Msk = TXINIC::mask;

    /// Received OUT Data Interrupt Clear
    /// Position: 1, Width: 1
    using RXOUTIC = BitField<1, 1>;
    constexpr uint32_t RXOUTIC_Pos = 1;
    constexpr uint32_t RXOUTIC_Msk = RXOUTIC::mask;

    /// Received SETUP Interrupt Clear
    /// Position: 2, Width: 1
    using RXSTPIC = BitField<2, 1>;
    constexpr uint32_t RXSTPIC_Pos = 2;
    constexpr uint32_t RXSTPIC_Msk = RXSTPIC::mask;

    /// NAKed OUT Interrupt Clear
    /// Position: 3, Width: 1
    using NAKOUTIC = BitField<3, 1>;
    constexpr uint32_t NAKOUTIC_Pos = 3;
    constexpr uint32_t NAKOUTIC_Msk = NAKOUTIC::mask;

    /// NAKed IN Interrupt Clear
    /// Position: 4, Width: 1
    using NAKINIC = BitField<4, 1>;
    constexpr uint32_t NAKINIC_Pos = 4;
    constexpr uint32_t NAKINIC_Msk = NAKINIC::mask;

    /// Overflow Interrupt Clear
    /// Position: 5, Width: 1
    using OVERFIC = BitField<5, 1>;
    constexpr uint32_t OVERFIC_Pos = 5;
    constexpr uint32_t OVERFIC_Msk = OVERFIC::mask;

    /// STALLed Interrupt Clear
    /// Position: 6, Width: 1
    using STALLEDIC = BitField<6, 1>;
    constexpr uint32_t STALLEDIC_Pos = 6;
    constexpr uint32_t STALLEDIC_Msk = STALLEDIC::mask;

    /// Short Packet Interrupt Clear
    /// Position: 7, Width: 1
    using SHORTPACKETC = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETC_Pos = 7;
    constexpr uint32_t SHORTPACKETC_Msk = SHORTPACKETC::mask;

}  // namespace devepticr_blk_mode[10]

/// DEVEPTICR_INTRPT_MODE[10] - Device Endpoint Interrupt Clear Register
namespace devepticr_intrpt_mode[10] {
    /// Transmitted IN Data Interrupt Clear
    /// Position: 0, Width: 1
    using TXINIC = BitField<0, 1>;
    constexpr uint32_t TXINIC_Pos = 0;
    constexpr uint32_t TXINIC_Msk = TXINIC::mask;

    /// Received OUT Data Interrupt Clear
    /// Position: 1, Width: 1
    using RXOUTIC = BitField<1, 1>;
    constexpr uint32_t RXOUTIC_Pos = 1;
    constexpr uint32_t RXOUTIC_Msk = RXOUTIC::mask;

    /// Received SETUP Interrupt Clear
    /// Position: 2, Width: 1
    using RXSTPIC = BitField<2, 1>;
    constexpr uint32_t RXSTPIC_Pos = 2;
    constexpr uint32_t RXSTPIC_Msk = RXSTPIC::mask;

    /// NAKed OUT Interrupt Clear
    /// Position: 3, Width: 1
    using NAKOUTIC = BitField<3, 1>;
    constexpr uint32_t NAKOUTIC_Pos = 3;
    constexpr uint32_t NAKOUTIC_Msk = NAKOUTIC::mask;

    /// NAKed IN Interrupt Clear
    /// Position: 4, Width: 1
    using NAKINIC = BitField<4, 1>;
    constexpr uint32_t NAKINIC_Pos = 4;
    constexpr uint32_t NAKINIC_Msk = NAKINIC::mask;

    /// Overflow Interrupt Clear
    /// Position: 5, Width: 1
    using OVERFIC = BitField<5, 1>;
    constexpr uint32_t OVERFIC_Pos = 5;
    constexpr uint32_t OVERFIC_Msk = OVERFIC::mask;

    /// STALLed Interrupt Clear
    /// Position: 6, Width: 1
    using STALLEDIC = BitField<6, 1>;
    constexpr uint32_t STALLEDIC_Pos = 6;
    constexpr uint32_t STALLEDIC_Msk = STALLEDIC::mask;

    /// Short Packet Interrupt Clear
    /// Position: 7, Width: 1
    using SHORTPACKETC = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETC_Pos = 7;
    constexpr uint32_t SHORTPACKETC_Msk = SHORTPACKETC::mask;

}  // namespace devepticr_intrpt_mode[10]

/// DEVEPTIFR_CTRL_MODE[10] - Device Endpoint Interrupt Set Register
namespace deveptifr_ctrl_mode[10] {
    /// Transmitted IN Data Interrupt Set
    /// Position: 0, Width: 1
    using TXINIS = BitField<0, 1>;
    constexpr uint32_t TXINIS_Pos = 0;
    constexpr uint32_t TXINIS_Msk = TXINIS::mask;

    /// Received OUT Data Interrupt Set
    /// Position: 1, Width: 1
    using RXOUTIS = BitField<1, 1>;
    constexpr uint32_t RXOUTIS_Pos = 1;
    constexpr uint32_t RXOUTIS_Msk = RXOUTIS::mask;

    /// Received SETUP Interrupt Set
    /// Position: 2, Width: 1
    using RXSTPIS = BitField<2, 1>;
    constexpr uint32_t RXSTPIS_Pos = 2;
    constexpr uint32_t RXSTPIS_Msk = RXSTPIS::mask;

    /// NAKed OUT Interrupt Set
    /// Position: 3, Width: 1
    using NAKOUTIS = BitField<3, 1>;
    constexpr uint32_t NAKOUTIS_Pos = 3;
    constexpr uint32_t NAKOUTIS_Msk = NAKOUTIS::mask;

    /// NAKed IN Interrupt Set
    /// Position: 4, Width: 1
    using NAKINIS = BitField<4, 1>;
    constexpr uint32_t NAKINIS_Pos = 4;
    constexpr uint32_t NAKINIS_Msk = NAKINIS::mask;

    /// Overflow Interrupt Set
    /// Position: 5, Width: 1
    using OVERFIS = BitField<5, 1>;
    constexpr uint32_t OVERFIS_Pos = 5;
    constexpr uint32_t OVERFIS_Msk = OVERFIS::mask;

    /// STALLed Interrupt Set
    /// Position: 6, Width: 1
    using STALLEDIS = BitField<6, 1>;
    constexpr uint32_t STALLEDIS_Pos = 6;
    constexpr uint32_t STALLEDIS_Msk = STALLEDIS::mask;

    /// Short Packet Interrupt Set
    /// Position: 7, Width: 1
    using SHORTPACKETS = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETS_Pos = 7;
    constexpr uint32_t SHORTPACKETS_Msk = SHORTPACKETS::mask;

    /// Number of Busy Banks Interrupt Set
    /// Position: 12, Width: 1
    using NBUSYBKS = BitField<12, 1>;
    constexpr uint32_t NBUSYBKS_Pos = 12;
    constexpr uint32_t NBUSYBKS_Msk = NBUSYBKS::mask;

}  // namespace deveptifr_ctrl_mode[10]

/// DEVEPTIFR_ISO_MODE[10] - Device Endpoint Interrupt Set Register
namespace deveptifr_iso_mode[10] {
    /// Transmitted IN Data Interrupt Set
    /// Position: 0, Width: 1
    using TXINIS = BitField<0, 1>;
    constexpr uint32_t TXINIS_Pos = 0;
    constexpr uint32_t TXINIS_Msk = TXINIS::mask;

    /// Received OUT Data Interrupt Set
    /// Position: 1, Width: 1
    using RXOUTIS = BitField<1, 1>;
    constexpr uint32_t RXOUTIS_Pos = 1;
    constexpr uint32_t RXOUTIS_Msk = RXOUTIS::mask;

    /// Underflow Interrupt Set
    /// Position: 2, Width: 1
    using UNDERFIS = BitField<2, 1>;
    constexpr uint32_t UNDERFIS_Pos = 2;
    constexpr uint32_t UNDERFIS_Msk = UNDERFIS::mask;

    /// High Bandwidth Isochronous IN Underflow Error Interrupt Set
    /// Position: 3, Width: 1
    using HBISOINERRIS = BitField<3, 1>;
    constexpr uint32_t HBISOINERRIS_Pos = 3;
    constexpr uint32_t HBISOINERRIS_Msk = HBISOINERRIS::mask;

    /// High Bandwidth Isochronous IN Flush Interrupt Set
    /// Position: 4, Width: 1
    using HBISOFLUSHIS = BitField<4, 1>;
    constexpr uint32_t HBISOFLUSHIS_Pos = 4;
    constexpr uint32_t HBISOFLUSHIS_Msk = HBISOFLUSHIS::mask;

    /// Overflow Interrupt Set
    /// Position: 5, Width: 1
    using OVERFIS = BitField<5, 1>;
    constexpr uint32_t OVERFIS_Pos = 5;
    constexpr uint32_t OVERFIS_Msk = OVERFIS::mask;

    /// CRC Error Interrupt Set
    /// Position: 6, Width: 1
    using CRCERRIS = BitField<6, 1>;
    constexpr uint32_t CRCERRIS_Pos = 6;
    constexpr uint32_t CRCERRIS_Msk = CRCERRIS::mask;

    /// Short Packet Interrupt Set
    /// Position: 7, Width: 1
    using SHORTPACKETS = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETS_Pos = 7;
    constexpr uint32_t SHORTPACKETS_Msk = SHORTPACKETS::mask;

    /// Number of Busy Banks Interrupt Set
    /// Position: 12, Width: 1
    using NBUSYBKS = BitField<12, 1>;
    constexpr uint32_t NBUSYBKS_Pos = 12;
    constexpr uint32_t NBUSYBKS_Msk = NBUSYBKS::mask;

}  // namespace deveptifr_iso_mode[10]

/// DEVEPTIFR_BLK_MODE[10] - Device Endpoint Interrupt Set Register
namespace deveptifr_blk_mode[10] {
    /// Transmitted IN Data Interrupt Set
    /// Position: 0, Width: 1
    using TXINIS = BitField<0, 1>;
    constexpr uint32_t TXINIS_Pos = 0;
    constexpr uint32_t TXINIS_Msk = TXINIS::mask;

    /// Received OUT Data Interrupt Set
    /// Position: 1, Width: 1
    using RXOUTIS = BitField<1, 1>;
    constexpr uint32_t RXOUTIS_Pos = 1;
    constexpr uint32_t RXOUTIS_Msk = RXOUTIS::mask;

    /// Received SETUP Interrupt Set
    /// Position: 2, Width: 1
    using RXSTPIS = BitField<2, 1>;
    constexpr uint32_t RXSTPIS_Pos = 2;
    constexpr uint32_t RXSTPIS_Msk = RXSTPIS::mask;

    /// NAKed OUT Interrupt Set
    /// Position: 3, Width: 1
    using NAKOUTIS = BitField<3, 1>;
    constexpr uint32_t NAKOUTIS_Pos = 3;
    constexpr uint32_t NAKOUTIS_Msk = NAKOUTIS::mask;

    /// NAKed IN Interrupt Set
    /// Position: 4, Width: 1
    using NAKINIS = BitField<4, 1>;
    constexpr uint32_t NAKINIS_Pos = 4;
    constexpr uint32_t NAKINIS_Msk = NAKINIS::mask;

    /// Overflow Interrupt Set
    /// Position: 5, Width: 1
    using OVERFIS = BitField<5, 1>;
    constexpr uint32_t OVERFIS_Pos = 5;
    constexpr uint32_t OVERFIS_Msk = OVERFIS::mask;

    /// STALLed Interrupt Set
    /// Position: 6, Width: 1
    using STALLEDIS = BitField<6, 1>;
    constexpr uint32_t STALLEDIS_Pos = 6;
    constexpr uint32_t STALLEDIS_Msk = STALLEDIS::mask;

    /// Short Packet Interrupt Set
    /// Position: 7, Width: 1
    using SHORTPACKETS = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETS_Pos = 7;
    constexpr uint32_t SHORTPACKETS_Msk = SHORTPACKETS::mask;

    /// Number of Busy Banks Interrupt Set
    /// Position: 12, Width: 1
    using NBUSYBKS = BitField<12, 1>;
    constexpr uint32_t NBUSYBKS_Pos = 12;
    constexpr uint32_t NBUSYBKS_Msk = NBUSYBKS::mask;

}  // namespace deveptifr_blk_mode[10]

/// DEVEPTIFR_INTRPT_MODE[10] - Device Endpoint Interrupt Set Register
namespace deveptifr_intrpt_mode[10] {
    /// Transmitted IN Data Interrupt Set
    /// Position: 0, Width: 1
    using TXINIS = BitField<0, 1>;
    constexpr uint32_t TXINIS_Pos = 0;
    constexpr uint32_t TXINIS_Msk = TXINIS::mask;

    /// Received OUT Data Interrupt Set
    /// Position: 1, Width: 1
    using RXOUTIS = BitField<1, 1>;
    constexpr uint32_t RXOUTIS_Pos = 1;
    constexpr uint32_t RXOUTIS_Msk = RXOUTIS::mask;

    /// Received SETUP Interrupt Set
    /// Position: 2, Width: 1
    using RXSTPIS = BitField<2, 1>;
    constexpr uint32_t RXSTPIS_Pos = 2;
    constexpr uint32_t RXSTPIS_Msk = RXSTPIS::mask;

    /// NAKed OUT Interrupt Set
    /// Position: 3, Width: 1
    using NAKOUTIS = BitField<3, 1>;
    constexpr uint32_t NAKOUTIS_Pos = 3;
    constexpr uint32_t NAKOUTIS_Msk = NAKOUTIS::mask;

    /// NAKed IN Interrupt Set
    /// Position: 4, Width: 1
    using NAKINIS = BitField<4, 1>;
    constexpr uint32_t NAKINIS_Pos = 4;
    constexpr uint32_t NAKINIS_Msk = NAKINIS::mask;

    /// Overflow Interrupt Set
    /// Position: 5, Width: 1
    using OVERFIS = BitField<5, 1>;
    constexpr uint32_t OVERFIS_Pos = 5;
    constexpr uint32_t OVERFIS_Msk = OVERFIS::mask;

    /// STALLed Interrupt Set
    /// Position: 6, Width: 1
    using STALLEDIS = BitField<6, 1>;
    constexpr uint32_t STALLEDIS_Pos = 6;
    constexpr uint32_t STALLEDIS_Msk = STALLEDIS::mask;

    /// Short Packet Interrupt Set
    /// Position: 7, Width: 1
    using SHORTPACKETS = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETS_Pos = 7;
    constexpr uint32_t SHORTPACKETS_Msk = SHORTPACKETS::mask;

    /// Number of Busy Banks Interrupt Set
    /// Position: 12, Width: 1
    using NBUSYBKS = BitField<12, 1>;
    constexpr uint32_t NBUSYBKS_Pos = 12;
    constexpr uint32_t NBUSYBKS_Msk = NBUSYBKS::mask;

}  // namespace deveptifr_intrpt_mode[10]

/// DEVEPTIMR_CTRL_MODE[10] - Device Endpoint Interrupt Mask Register
namespace deveptimr_ctrl_mode[10] {
    /// Transmitted IN Data Interrupt
    /// Position: 0, Width: 1
    using TXINE = BitField<0, 1>;
    constexpr uint32_t TXINE_Pos = 0;
    constexpr uint32_t TXINE_Msk = TXINE::mask;

    /// Received OUT Data Interrupt
    /// Position: 1, Width: 1
    using RXOUTE = BitField<1, 1>;
    constexpr uint32_t RXOUTE_Pos = 1;
    constexpr uint32_t RXOUTE_Msk = RXOUTE::mask;

    /// Received SETUP Interrupt
    /// Position: 2, Width: 1
    using RXSTPE = BitField<2, 1>;
    constexpr uint32_t RXSTPE_Pos = 2;
    constexpr uint32_t RXSTPE_Msk = RXSTPE::mask;

    /// NAKed OUT Interrupt
    /// Position: 3, Width: 1
    using NAKOUTE = BitField<3, 1>;
    constexpr uint32_t NAKOUTE_Pos = 3;
    constexpr uint32_t NAKOUTE_Msk = NAKOUTE::mask;

    /// NAKed IN Interrupt
    /// Position: 4, Width: 1
    using NAKINE = BitField<4, 1>;
    constexpr uint32_t NAKINE_Pos = 4;
    constexpr uint32_t NAKINE_Msk = NAKINE::mask;

    /// Overflow Interrupt
    /// Position: 5, Width: 1
    using OVERFE = BitField<5, 1>;
    constexpr uint32_t OVERFE_Pos = 5;
    constexpr uint32_t OVERFE_Msk = OVERFE::mask;

    /// STALLed Interrupt
    /// Position: 6, Width: 1
    using STALLEDE = BitField<6, 1>;
    constexpr uint32_t STALLEDE_Pos = 6;
    constexpr uint32_t STALLEDE_Msk = STALLEDE::mask;

    /// Short Packet Interrupt
    /// Position: 7, Width: 1
    using SHORTPACKETE = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETE_Pos = 7;
    constexpr uint32_t SHORTPACKETE_Msk = SHORTPACKETE::mask;

    /// Number of Busy Banks Interrupt
    /// Position: 12, Width: 1
    using NBUSYBKE = BitField<12, 1>;
    constexpr uint32_t NBUSYBKE_Pos = 12;
    constexpr uint32_t NBUSYBKE_Msk = NBUSYBKE::mask;

    /// Kill IN Bank
    /// Position: 13, Width: 1
    using KILLBK = BitField<13, 1>;
    constexpr uint32_t KILLBK_Pos = 13;
    constexpr uint32_t KILLBK_Msk = KILLBK::mask;

    /// FIFO Control
    /// Position: 14, Width: 1
    using FIFOCON = BitField<14, 1>;
    constexpr uint32_t FIFOCON_Pos = 14;
    constexpr uint32_t FIFOCON_Msk = FIFOCON::mask;

    /// Endpoint Interrupts Disable HDMA Request
    /// Position: 16, Width: 1
    using EPDISHDMA = BitField<16, 1>;
    constexpr uint32_t EPDISHDMA_Pos = 16;
    constexpr uint32_t EPDISHDMA_Msk = EPDISHDMA::mask;

    /// NYET Token Disable
    /// Position: 17, Width: 1
    using NYETDIS = BitField<17, 1>;
    constexpr uint32_t NYETDIS_Pos = 17;
    constexpr uint32_t NYETDIS_Msk = NYETDIS::mask;

    /// Reset Data Toggle
    /// Position: 18, Width: 1
    using RSTDT = BitField<18, 1>;
    constexpr uint32_t RSTDT_Pos = 18;
    constexpr uint32_t RSTDT_Msk = RSTDT::mask;

    /// STALL Request
    /// Position: 19, Width: 1
    using STALLRQ = BitField<19, 1>;
    constexpr uint32_t STALLRQ_Pos = 19;
    constexpr uint32_t STALLRQ_Msk = STALLRQ::mask;

}  // namespace deveptimr_ctrl_mode[10]

/// DEVEPTIMR_ISO_MODE[10] - Device Endpoint Interrupt Mask Register
namespace deveptimr_iso_mode[10] {
    /// Transmitted IN Data Interrupt
    /// Position: 0, Width: 1
    using TXINE = BitField<0, 1>;
    constexpr uint32_t TXINE_Pos = 0;
    constexpr uint32_t TXINE_Msk = TXINE::mask;

    /// Received OUT Data Interrupt
    /// Position: 1, Width: 1
    using RXOUTE = BitField<1, 1>;
    constexpr uint32_t RXOUTE_Pos = 1;
    constexpr uint32_t RXOUTE_Msk = RXOUTE::mask;

    /// Underflow Interrupt
    /// Position: 2, Width: 1
    using UNDERFE = BitField<2, 1>;
    constexpr uint32_t UNDERFE_Pos = 2;
    constexpr uint32_t UNDERFE_Msk = UNDERFE::mask;

    /// High Bandwidth Isochronous IN Underflow Error Interrupt
    /// Position: 3, Width: 1
    using HBISOINERRE = BitField<3, 1>;
    constexpr uint32_t HBISOINERRE_Pos = 3;
    constexpr uint32_t HBISOINERRE_Msk = HBISOINERRE::mask;

    /// High Bandwidth Isochronous IN Flush Interrupt
    /// Position: 4, Width: 1
    using HBISOFLUSHE = BitField<4, 1>;
    constexpr uint32_t HBISOFLUSHE_Pos = 4;
    constexpr uint32_t HBISOFLUSHE_Msk = HBISOFLUSHE::mask;

    /// Overflow Interrupt
    /// Position: 5, Width: 1
    using OVERFE = BitField<5, 1>;
    constexpr uint32_t OVERFE_Pos = 5;
    constexpr uint32_t OVERFE_Msk = OVERFE::mask;

    /// CRC Error Interrupt
    /// Position: 6, Width: 1
    using CRCERRE = BitField<6, 1>;
    constexpr uint32_t CRCERRE_Pos = 6;
    constexpr uint32_t CRCERRE_Msk = CRCERRE::mask;

    /// Short Packet Interrupt
    /// Position: 7, Width: 1
    using SHORTPACKETE = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETE_Pos = 7;
    constexpr uint32_t SHORTPACKETE_Msk = SHORTPACKETE::mask;

    /// MData Interrupt
    /// Position: 8, Width: 1
    using MDATAE = BitField<8, 1>;
    constexpr uint32_t MDATAE_Pos = 8;
    constexpr uint32_t MDATAE_Msk = MDATAE::mask;

    /// DataX Interrupt
    /// Position: 9, Width: 1
    using DATAXE = BitField<9, 1>;
    constexpr uint32_t DATAXE_Pos = 9;
    constexpr uint32_t DATAXE_Msk = DATAXE::mask;

    /// Transaction Error Interrupt
    /// Position: 10, Width: 1
    using ERRORTRANSE = BitField<10, 1>;
    constexpr uint32_t ERRORTRANSE_Pos = 10;
    constexpr uint32_t ERRORTRANSE_Msk = ERRORTRANSE::mask;

    /// Number of Busy Banks Interrupt
    /// Position: 12, Width: 1
    using NBUSYBKE = BitField<12, 1>;
    constexpr uint32_t NBUSYBKE_Pos = 12;
    constexpr uint32_t NBUSYBKE_Msk = NBUSYBKE::mask;

    /// Kill IN Bank
    /// Position: 13, Width: 1
    using KILLBK = BitField<13, 1>;
    constexpr uint32_t KILLBK_Pos = 13;
    constexpr uint32_t KILLBK_Msk = KILLBK::mask;

    /// FIFO Control
    /// Position: 14, Width: 1
    using FIFOCON = BitField<14, 1>;
    constexpr uint32_t FIFOCON_Pos = 14;
    constexpr uint32_t FIFOCON_Msk = FIFOCON::mask;

    /// Endpoint Interrupts Disable HDMA Request
    /// Position: 16, Width: 1
    using EPDISHDMA = BitField<16, 1>;
    constexpr uint32_t EPDISHDMA_Pos = 16;
    constexpr uint32_t EPDISHDMA_Msk = EPDISHDMA::mask;

    /// Reset Data Toggle
    /// Position: 18, Width: 1
    using RSTDT = BitField<18, 1>;
    constexpr uint32_t RSTDT_Pos = 18;
    constexpr uint32_t RSTDT_Msk = RSTDT::mask;

}  // namespace deveptimr_iso_mode[10]

/// DEVEPTIMR_BLK_MODE[10] - Device Endpoint Interrupt Mask Register
namespace deveptimr_blk_mode[10] {
    /// Transmitted IN Data Interrupt
    /// Position: 0, Width: 1
    using TXINE = BitField<0, 1>;
    constexpr uint32_t TXINE_Pos = 0;
    constexpr uint32_t TXINE_Msk = TXINE::mask;

    /// Received OUT Data Interrupt
    /// Position: 1, Width: 1
    using RXOUTE = BitField<1, 1>;
    constexpr uint32_t RXOUTE_Pos = 1;
    constexpr uint32_t RXOUTE_Msk = RXOUTE::mask;

    /// Received SETUP Interrupt
    /// Position: 2, Width: 1
    using RXSTPE = BitField<2, 1>;
    constexpr uint32_t RXSTPE_Pos = 2;
    constexpr uint32_t RXSTPE_Msk = RXSTPE::mask;

    /// NAKed OUT Interrupt
    /// Position: 3, Width: 1
    using NAKOUTE = BitField<3, 1>;
    constexpr uint32_t NAKOUTE_Pos = 3;
    constexpr uint32_t NAKOUTE_Msk = NAKOUTE::mask;

    /// NAKed IN Interrupt
    /// Position: 4, Width: 1
    using NAKINE = BitField<4, 1>;
    constexpr uint32_t NAKINE_Pos = 4;
    constexpr uint32_t NAKINE_Msk = NAKINE::mask;

    /// Overflow Interrupt
    /// Position: 5, Width: 1
    using OVERFE = BitField<5, 1>;
    constexpr uint32_t OVERFE_Pos = 5;
    constexpr uint32_t OVERFE_Msk = OVERFE::mask;

    /// STALLed Interrupt
    /// Position: 6, Width: 1
    using STALLEDE = BitField<6, 1>;
    constexpr uint32_t STALLEDE_Pos = 6;
    constexpr uint32_t STALLEDE_Msk = STALLEDE::mask;

    /// Short Packet Interrupt
    /// Position: 7, Width: 1
    using SHORTPACKETE = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETE_Pos = 7;
    constexpr uint32_t SHORTPACKETE_Msk = SHORTPACKETE::mask;

    /// Number of Busy Banks Interrupt
    /// Position: 12, Width: 1
    using NBUSYBKE = BitField<12, 1>;
    constexpr uint32_t NBUSYBKE_Pos = 12;
    constexpr uint32_t NBUSYBKE_Msk = NBUSYBKE::mask;

    /// Kill IN Bank
    /// Position: 13, Width: 1
    using KILLBK = BitField<13, 1>;
    constexpr uint32_t KILLBK_Pos = 13;
    constexpr uint32_t KILLBK_Msk = KILLBK::mask;

    /// FIFO Control
    /// Position: 14, Width: 1
    using FIFOCON = BitField<14, 1>;
    constexpr uint32_t FIFOCON_Pos = 14;
    constexpr uint32_t FIFOCON_Msk = FIFOCON::mask;

    /// Endpoint Interrupts Disable HDMA Request
    /// Position: 16, Width: 1
    using EPDISHDMA = BitField<16, 1>;
    constexpr uint32_t EPDISHDMA_Pos = 16;
    constexpr uint32_t EPDISHDMA_Msk = EPDISHDMA::mask;

    /// NYET Token Disable
    /// Position: 17, Width: 1
    using NYETDIS = BitField<17, 1>;
    constexpr uint32_t NYETDIS_Pos = 17;
    constexpr uint32_t NYETDIS_Msk = NYETDIS::mask;

    /// Reset Data Toggle
    /// Position: 18, Width: 1
    using RSTDT = BitField<18, 1>;
    constexpr uint32_t RSTDT_Pos = 18;
    constexpr uint32_t RSTDT_Msk = RSTDT::mask;

    /// STALL Request
    /// Position: 19, Width: 1
    using STALLRQ = BitField<19, 1>;
    constexpr uint32_t STALLRQ_Pos = 19;
    constexpr uint32_t STALLRQ_Msk = STALLRQ::mask;

}  // namespace deveptimr_blk_mode[10]

/// DEVEPTIMR_INTRPT_MODE[10] - Device Endpoint Interrupt Mask Register
namespace deveptimr_intrpt_mode[10] {
    /// Transmitted IN Data Interrupt
    /// Position: 0, Width: 1
    using TXINE = BitField<0, 1>;
    constexpr uint32_t TXINE_Pos = 0;
    constexpr uint32_t TXINE_Msk = TXINE::mask;

    /// Received OUT Data Interrupt
    /// Position: 1, Width: 1
    using RXOUTE = BitField<1, 1>;
    constexpr uint32_t RXOUTE_Pos = 1;
    constexpr uint32_t RXOUTE_Msk = RXOUTE::mask;

    /// Received SETUP Interrupt
    /// Position: 2, Width: 1
    using RXSTPE = BitField<2, 1>;
    constexpr uint32_t RXSTPE_Pos = 2;
    constexpr uint32_t RXSTPE_Msk = RXSTPE::mask;

    /// NAKed OUT Interrupt
    /// Position: 3, Width: 1
    using NAKOUTE = BitField<3, 1>;
    constexpr uint32_t NAKOUTE_Pos = 3;
    constexpr uint32_t NAKOUTE_Msk = NAKOUTE::mask;

    /// NAKed IN Interrupt
    /// Position: 4, Width: 1
    using NAKINE = BitField<4, 1>;
    constexpr uint32_t NAKINE_Pos = 4;
    constexpr uint32_t NAKINE_Msk = NAKINE::mask;

    /// Overflow Interrupt
    /// Position: 5, Width: 1
    using OVERFE = BitField<5, 1>;
    constexpr uint32_t OVERFE_Pos = 5;
    constexpr uint32_t OVERFE_Msk = OVERFE::mask;

    /// STALLed Interrupt
    /// Position: 6, Width: 1
    using STALLEDE = BitField<6, 1>;
    constexpr uint32_t STALLEDE_Pos = 6;
    constexpr uint32_t STALLEDE_Msk = STALLEDE::mask;

    /// Short Packet Interrupt
    /// Position: 7, Width: 1
    using SHORTPACKETE = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETE_Pos = 7;
    constexpr uint32_t SHORTPACKETE_Msk = SHORTPACKETE::mask;

    /// Number of Busy Banks Interrupt
    /// Position: 12, Width: 1
    using NBUSYBKE = BitField<12, 1>;
    constexpr uint32_t NBUSYBKE_Pos = 12;
    constexpr uint32_t NBUSYBKE_Msk = NBUSYBKE::mask;

    /// Kill IN Bank
    /// Position: 13, Width: 1
    using KILLBK = BitField<13, 1>;
    constexpr uint32_t KILLBK_Pos = 13;
    constexpr uint32_t KILLBK_Msk = KILLBK::mask;

    /// FIFO Control
    /// Position: 14, Width: 1
    using FIFOCON = BitField<14, 1>;
    constexpr uint32_t FIFOCON_Pos = 14;
    constexpr uint32_t FIFOCON_Msk = FIFOCON::mask;

    /// Endpoint Interrupts Disable HDMA Request
    /// Position: 16, Width: 1
    using EPDISHDMA = BitField<16, 1>;
    constexpr uint32_t EPDISHDMA_Pos = 16;
    constexpr uint32_t EPDISHDMA_Msk = EPDISHDMA::mask;

    /// NYET Token Disable
    /// Position: 17, Width: 1
    using NYETDIS = BitField<17, 1>;
    constexpr uint32_t NYETDIS_Pos = 17;
    constexpr uint32_t NYETDIS_Msk = NYETDIS::mask;

    /// Reset Data Toggle
    /// Position: 18, Width: 1
    using RSTDT = BitField<18, 1>;
    constexpr uint32_t RSTDT_Pos = 18;
    constexpr uint32_t RSTDT_Msk = RSTDT::mask;

    /// STALL Request
    /// Position: 19, Width: 1
    using STALLRQ = BitField<19, 1>;
    constexpr uint32_t STALLRQ_Pos = 19;
    constexpr uint32_t STALLRQ_Msk = STALLRQ::mask;

}  // namespace deveptimr_intrpt_mode[10]

/// DEVEPTIER_CTRL_MODE[10] - Device Endpoint Interrupt Enable Register
namespace deveptier_ctrl_mode[10] {
    /// Transmitted IN Data Interrupt Enable
    /// Position: 0, Width: 1
    using TXINES = BitField<0, 1>;
    constexpr uint32_t TXINES_Pos = 0;
    constexpr uint32_t TXINES_Msk = TXINES::mask;

    /// Received OUT Data Interrupt Enable
    /// Position: 1, Width: 1
    using RXOUTES = BitField<1, 1>;
    constexpr uint32_t RXOUTES_Pos = 1;
    constexpr uint32_t RXOUTES_Msk = RXOUTES::mask;

    /// Received SETUP Interrupt Enable
    /// Position: 2, Width: 1
    using RXSTPES = BitField<2, 1>;
    constexpr uint32_t RXSTPES_Pos = 2;
    constexpr uint32_t RXSTPES_Msk = RXSTPES::mask;

    /// NAKed OUT Interrupt Enable
    /// Position: 3, Width: 1
    using NAKOUTES = BitField<3, 1>;
    constexpr uint32_t NAKOUTES_Pos = 3;
    constexpr uint32_t NAKOUTES_Msk = NAKOUTES::mask;

    /// NAKed IN Interrupt Enable
    /// Position: 4, Width: 1
    using NAKINES = BitField<4, 1>;
    constexpr uint32_t NAKINES_Pos = 4;
    constexpr uint32_t NAKINES_Msk = NAKINES::mask;

    /// Overflow Interrupt Enable
    /// Position: 5, Width: 1
    using OVERFES = BitField<5, 1>;
    constexpr uint32_t OVERFES_Pos = 5;
    constexpr uint32_t OVERFES_Msk = OVERFES::mask;

    /// STALLed Interrupt Enable
    /// Position: 6, Width: 1
    using STALLEDES = BitField<6, 1>;
    constexpr uint32_t STALLEDES_Pos = 6;
    constexpr uint32_t STALLEDES_Msk = STALLEDES::mask;

    /// Short Packet Interrupt Enable
    /// Position: 7, Width: 1
    using SHORTPACKETES = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETES_Pos = 7;
    constexpr uint32_t SHORTPACKETES_Msk = SHORTPACKETES::mask;

    /// Number of Busy Banks Interrupt Enable
    /// Position: 12, Width: 1
    using NBUSYBKES = BitField<12, 1>;
    constexpr uint32_t NBUSYBKES_Pos = 12;
    constexpr uint32_t NBUSYBKES_Msk = NBUSYBKES::mask;

    /// Kill IN Bank
    /// Position: 13, Width: 1
    using KILLBKS = BitField<13, 1>;
    constexpr uint32_t KILLBKS_Pos = 13;
    constexpr uint32_t KILLBKS_Msk = KILLBKS::mask;

    /// FIFO Control
    /// Position: 14, Width: 1
    using FIFOCONS = BitField<14, 1>;
    constexpr uint32_t FIFOCONS_Pos = 14;
    constexpr uint32_t FIFOCONS_Msk = FIFOCONS::mask;

    /// Endpoint Interrupts Disable HDMA Request Enable
    /// Position: 16, Width: 1
    using EPDISHDMAS = BitField<16, 1>;
    constexpr uint32_t EPDISHDMAS_Pos = 16;
    constexpr uint32_t EPDISHDMAS_Msk = EPDISHDMAS::mask;

    /// NYET Token Disable Enable
    /// Position: 17, Width: 1
    using NYETDISS = BitField<17, 1>;
    constexpr uint32_t NYETDISS_Pos = 17;
    constexpr uint32_t NYETDISS_Msk = NYETDISS::mask;

    /// Reset Data Toggle Enable
    /// Position: 18, Width: 1
    using RSTDTS = BitField<18, 1>;
    constexpr uint32_t RSTDTS_Pos = 18;
    constexpr uint32_t RSTDTS_Msk = RSTDTS::mask;

    /// STALL Request Enable
    /// Position: 19, Width: 1
    using STALLRQS = BitField<19, 1>;
    constexpr uint32_t STALLRQS_Pos = 19;
    constexpr uint32_t STALLRQS_Msk = STALLRQS::mask;

}  // namespace deveptier_ctrl_mode[10]

/// DEVEPTIER_ISO_MODE[10] - Device Endpoint Interrupt Enable Register
namespace deveptier_iso_mode[10] {
    /// Transmitted IN Data Interrupt Enable
    /// Position: 0, Width: 1
    using TXINES = BitField<0, 1>;
    constexpr uint32_t TXINES_Pos = 0;
    constexpr uint32_t TXINES_Msk = TXINES::mask;

    /// Received OUT Data Interrupt Enable
    /// Position: 1, Width: 1
    using RXOUTES = BitField<1, 1>;
    constexpr uint32_t RXOUTES_Pos = 1;
    constexpr uint32_t RXOUTES_Msk = RXOUTES::mask;

    /// Underflow Interrupt Enable
    /// Position: 2, Width: 1
    using UNDERFES = BitField<2, 1>;
    constexpr uint32_t UNDERFES_Pos = 2;
    constexpr uint32_t UNDERFES_Msk = UNDERFES::mask;

    /// High Bandwidth Isochronous IN Underflow Error Interrupt Enable
    /// Position: 3, Width: 1
    using HBISOINERRES = BitField<3, 1>;
    constexpr uint32_t HBISOINERRES_Pos = 3;
    constexpr uint32_t HBISOINERRES_Msk = HBISOINERRES::mask;

    /// High Bandwidth Isochronous IN Flush Interrupt Enable
    /// Position: 4, Width: 1
    using HBISOFLUSHES = BitField<4, 1>;
    constexpr uint32_t HBISOFLUSHES_Pos = 4;
    constexpr uint32_t HBISOFLUSHES_Msk = HBISOFLUSHES::mask;

    /// Overflow Interrupt Enable
    /// Position: 5, Width: 1
    using OVERFES = BitField<5, 1>;
    constexpr uint32_t OVERFES_Pos = 5;
    constexpr uint32_t OVERFES_Msk = OVERFES::mask;

    /// CRC Error Interrupt Enable
    /// Position: 6, Width: 1
    using CRCERRES = BitField<6, 1>;
    constexpr uint32_t CRCERRES_Pos = 6;
    constexpr uint32_t CRCERRES_Msk = CRCERRES::mask;

    /// Short Packet Interrupt Enable
    /// Position: 7, Width: 1
    using SHORTPACKETES = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETES_Pos = 7;
    constexpr uint32_t SHORTPACKETES_Msk = SHORTPACKETES::mask;

    /// MData Interrupt Enable
    /// Position: 8, Width: 1
    using MDATAES = BitField<8, 1>;
    constexpr uint32_t MDATAES_Pos = 8;
    constexpr uint32_t MDATAES_Msk = MDATAES::mask;

    /// DataX Interrupt Enable
    /// Position: 9, Width: 1
    using DATAXES = BitField<9, 1>;
    constexpr uint32_t DATAXES_Pos = 9;
    constexpr uint32_t DATAXES_Msk = DATAXES::mask;

    /// Transaction Error Interrupt Enable
    /// Position: 10, Width: 1
    using ERRORTRANSES = BitField<10, 1>;
    constexpr uint32_t ERRORTRANSES_Pos = 10;
    constexpr uint32_t ERRORTRANSES_Msk = ERRORTRANSES::mask;

    /// Number of Busy Banks Interrupt Enable
    /// Position: 12, Width: 1
    using NBUSYBKES = BitField<12, 1>;
    constexpr uint32_t NBUSYBKES_Pos = 12;
    constexpr uint32_t NBUSYBKES_Msk = NBUSYBKES::mask;

    /// Kill IN Bank
    /// Position: 13, Width: 1
    using KILLBKS = BitField<13, 1>;
    constexpr uint32_t KILLBKS_Pos = 13;
    constexpr uint32_t KILLBKS_Msk = KILLBKS::mask;

    /// FIFO Control
    /// Position: 14, Width: 1
    using FIFOCONS = BitField<14, 1>;
    constexpr uint32_t FIFOCONS_Pos = 14;
    constexpr uint32_t FIFOCONS_Msk = FIFOCONS::mask;

    /// Endpoint Interrupts Disable HDMA Request Enable
    /// Position: 16, Width: 1
    using EPDISHDMAS = BitField<16, 1>;
    constexpr uint32_t EPDISHDMAS_Pos = 16;
    constexpr uint32_t EPDISHDMAS_Msk = EPDISHDMAS::mask;

    /// Reset Data Toggle Enable
    /// Position: 18, Width: 1
    using RSTDTS = BitField<18, 1>;
    constexpr uint32_t RSTDTS_Pos = 18;
    constexpr uint32_t RSTDTS_Msk = RSTDTS::mask;

}  // namespace deveptier_iso_mode[10]

/// DEVEPTIER_BLK_MODE[10] - Device Endpoint Interrupt Enable Register
namespace deveptier_blk_mode[10] {
    /// Transmitted IN Data Interrupt Enable
    /// Position: 0, Width: 1
    using TXINES = BitField<0, 1>;
    constexpr uint32_t TXINES_Pos = 0;
    constexpr uint32_t TXINES_Msk = TXINES::mask;

    /// Received OUT Data Interrupt Enable
    /// Position: 1, Width: 1
    using RXOUTES = BitField<1, 1>;
    constexpr uint32_t RXOUTES_Pos = 1;
    constexpr uint32_t RXOUTES_Msk = RXOUTES::mask;

    /// Received SETUP Interrupt Enable
    /// Position: 2, Width: 1
    using RXSTPES = BitField<2, 1>;
    constexpr uint32_t RXSTPES_Pos = 2;
    constexpr uint32_t RXSTPES_Msk = RXSTPES::mask;

    /// NAKed OUT Interrupt Enable
    /// Position: 3, Width: 1
    using NAKOUTES = BitField<3, 1>;
    constexpr uint32_t NAKOUTES_Pos = 3;
    constexpr uint32_t NAKOUTES_Msk = NAKOUTES::mask;

    /// NAKed IN Interrupt Enable
    /// Position: 4, Width: 1
    using NAKINES = BitField<4, 1>;
    constexpr uint32_t NAKINES_Pos = 4;
    constexpr uint32_t NAKINES_Msk = NAKINES::mask;

    /// Overflow Interrupt Enable
    /// Position: 5, Width: 1
    using OVERFES = BitField<5, 1>;
    constexpr uint32_t OVERFES_Pos = 5;
    constexpr uint32_t OVERFES_Msk = OVERFES::mask;

    /// STALLed Interrupt Enable
    /// Position: 6, Width: 1
    using STALLEDES = BitField<6, 1>;
    constexpr uint32_t STALLEDES_Pos = 6;
    constexpr uint32_t STALLEDES_Msk = STALLEDES::mask;

    /// Short Packet Interrupt Enable
    /// Position: 7, Width: 1
    using SHORTPACKETES = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETES_Pos = 7;
    constexpr uint32_t SHORTPACKETES_Msk = SHORTPACKETES::mask;

    /// Number of Busy Banks Interrupt Enable
    /// Position: 12, Width: 1
    using NBUSYBKES = BitField<12, 1>;
    constexpr uint32_t NBUSYBKES_Pos = 12;
    constexpr uint32_t NBUSYBKES_Msk = NBUSYBKES::mask;

    /// Kill IN Bank
    /// Position: 13, Width: 1
    using KILLBKS = BitField<13, 1>;
    constexpr uint32_t KILLBKS_Pos = 13;
    constexpr uint32_t KILLBKS_Msk = KILLBKS::mask;

    /// FIFO Control
    /// Position: 14, Width: 1
    using FIFOCONS = BitField<14, 1>;
    constexpr uint32_t FIFOCONS_Pos = 14;
    constexpr uint32_t FIFOCONS_Msk = FIFOCONS::mask;

    /// Endpoint Interrupts Disable HDMA Request Enable
    /// Position: 16, Width: 1
    using EPDISHDMAS = BitField<16, 1>;
    constexpr uint32_t EPDISHDMAS_Pos = 16;
    constexpr uint32_t EPDISHDMAS_Msk = EPDISHDMAS::mask;

    /// NYET Token Disable Enable
    /// Position: 17, Width: 1
    using NYETDISS = BitField<17, 1>;
    constexpr uint32_t NYETDISS_Pos = 17;
    constexpr uint32_t NYETDISS_Msk = NYETDISS::mask;

    /// Reset Data Toggle Enable
    /// Position: 18, Width: 1
    using RSTDTS = BitField<18, 1>;
    constexpr uint32_t RSTDTS_Pos = 18;
    constexpr uint32_t RSTDTS_Msk = RSTDTS::mask;

    /// STALL Request Enable
    /// Position: 19, Width: 1
    using STALLRQS = BitField<19, 1>;
    constexpr uint32_t STALLRQS_Pos = 19;
    constexpr uint32_t STALLRQS_Msk = STALLRQS::mask;

}  // namespace deveptier_blk_mode[10]

/// DEVEPTIER_INTRPT_MODE[10] - Device Endpoint Interrupt Enable Register
namespace deveptier_intrpt_mode[10] {
    /// Transmitted IN Data Interrupt Enable
    /// Position: 0, Width: 1
    using TXINES = BitField<0, 1>;
    constexpr uint32_t TXINES_Pos = 0;
    constexpr uint32_t TXINES_Msk = TXINES::mask;

    /// Received OUT Data Interrupt Enable
    /// Position: 1, Width: 1
    using RXOUTES = BitField<1, 1>;
    constexpr uint32_t RXOUTES_Pos = 1;
    constexpr uint32_t RXOUTES_Msk = RXOUTES::mask;

    /// Received SETUP Interrupt Enable
    /// Position: 2, Width: 1
    using RXSTPES = BitField<2, 1>;
    constexpr uint32_t RXSTPES_Pos = 2;
    constexpr uint32_t RXSTPES_Msk = RXSTPES::mask;

    /// NAKed OUT Interrupt Enable
    /// Position: 3, Width: 1
    using NAKOUTES = BitField<3, 1>;
    constexpr uint32_t NAKOUTES_Pos = 3;
    constexpr uint32_t NAKOUTES_Msk = NAKOUTES::mask;

    /// NAKed IN Interrupt Enable
    /// Position: 4, Width: 1
    using NAKINES = BitField<4, 1>;
    constexpr uint32_t NAKINES_Pos = 4;
    constexpr uint32_t NAKINES_Msk = NAKINES::mask;

    /// Overflow Interrupt Enable
    /// Position: 5, Width: 1
    using OVERFES = BitField<5, 1>;
    constexpr uint32_t OVERFES_Pos = 5;
    constexpr uint32_t OVERFES_Msk = OVERFES::mask;

    /// STALLed Interrupt Enable
    /// Position: 6, Width: 1
    using STALLEDES = BitField<6, 1>;
    constexpr uint32_t STALLEDES_Pos = 6;
    constexpr uint32_t STALLEDES_Msk = STALLEDES::mask;

    /// Short Packet Interrupt Enable
    /// Position: 7, Width: 1
    using SHORTPACKETES = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETES_Pos = 7;
    constexpr uint32_t SHORTPACKETES_Msk = SHORTPACKETES::mask;

    /// Number of Busy Banks Interrupt Enable
    /// Position: 12, Width: 1
    using NBUSYBKES = BitField<12, 1>;
    constexpr uint32_t NBUSYBKES_Pos = 12;
    constexpr uint32_t NBUSYBKES_Msk = NBUSYBKES::mask;

    /// Kill IN Bank
    /// Position: 13, Width: 1
    using KILLBKS = BitField<13, 1>;
    constexpr uint32_t KILLBKS_Pos = 13;
    constexpr uint32_t KILLBKS_Msk = KILLBKS::mask;

    /// FIFO Control
    /// Position: 14, Width: 1
    using FIFOCONS = BitField<14, 1>;
    constexpr uint32_t FIFOCONS_Pos = 14;
    constexpr uint32_t FIFOCONS_Msk = FIFOCONS::mask;

    /// Endpoint Interrupts Disable HDMA Request Enable
    /// Position: 16, Width: 1
    using EPDISHDMAS = BitField<16, 1>;
    constexpr uint32_t EPDISHDMAS_Pos = 16;
    constexpr uint32_t EPDISHDMAS_Msk = EPDISHDMAS::mask;

    /// NYET Token Disable Enable
    /// Position: 17, Width: 1
    using NYETDISS = BitField<17, 1>;
    constexpr uint32_t NYETDISS_Pos = 17;
    constexpr uint32_t NYETDISS_Msk = NYETDISS::mask;

    /// Reset Data Toggle Enable
    /// Position: 18, Width: 1
    using RSTDTS = BitField<18, 1>;
    constexpr uint32_t RSTDTS_Pos = 18;
    constexpr uint32_t RSTDTS_Msk = RSTDTS::mask;

    /// STALL Request Enable
    /// Position: 19, Width: 1
    using STALLRQS = BitField<19, 1>;
    constexpr uint32_t STALLRQS_Pos = 19;
    constexpr uint32_t STALLRQS_Msk = STALLRQS::mask;

}  // namespace deveptier_intrpt_mode[10]

/// DEVEPTIDR_CTRL_MODE[10] - Device Endpoint Interrupt Disable Register
namespace deveptidr_ctrl_mode[10] {
    /// Transmitted IN Interrupt Clear
    /// Position: 0, Width: 1
    using TXINEC = BitField<0, 1>;
    constexpr uint32_t TXINEC_Pos = 0;
    constexpr uint32_t TXINEC_Msk = TXINEC::mask;

    /// Received OUT Data Interrupt Clear
    /// Position: 1, Width: 1
    using RXOUTEC = BitField<1, 1>;
    constexpr uint32_t RXOUTEC_Pos = 1;
    constexpr uint32_t RXOUTEC_Msk = RXOUTEC::mask;

    /// Received SETUP Interrupt Clear
    /// Position: 2, Width: 1
    using RXSTPEC = BitField<2, 1>;
    constexpr uint32_t RXSTPEC_Pos = 2;
    constexpr uint32_t RXSTPEC_Msk = RXSTPEC::mask;

    /// NAKed OUT Interrupt Clear
    /// Position: 3, Width: 1
    using NAKOUTEC = BitField<3, 1>;
    constexpr uint32_t NAKOUTEC_Pos = 3;
    constexpr uint32_t NAKOUTEC_Msk = NAKOUTEC::mask;

    /// NAKed IN Interrupt Clear
    /// Position: 4, Width: 1
    using NAKINEC = BitField<4, 1>;
    constexpr uint32_t NAKINEC_Pos = 4;
    constexpr uint32_t NAKINEC_Msk = NAKINEC::mask;

    /// Overflow Interrupt Clear
    /// Position: 5, Width: 1
    using OVERFEC = BitField<5, 1>;
    constexpr uint32_t OVERFEC_Pos = 5;
    constexpr uint32_t OVERFEC_Msk = OVERFEC::mask;

    /// STALLed Interrupt Clear
    /// Position: 6, Width: 1
    using STALLEDEC = BitField<6, 1>;
    constexpr uint32_t STALLEDEC_Pos = 6;
    constexpr uint32_t STALLEDEC_Msk = STALLEDEC::mask;

    /// Shortpacket Interrupt Clear
    /// Position: 7, Width: 1
    using SHORTPACKETEC = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETEC_Pos = 7;
    constexpr uint32_t SHORTPACKETEC_Msk = SHORTPACKETEC::mask;

    /// Number of Busy Banks Interrupt Clear
    /// Position: 12, Width: 1
    using NBUSYBKEC = BitField<12, 1>;
    constexpr uint32_t NBUSYBKEC_Pos = 12;
    constexpr uint32_t NBUSYBKEC_Msk = NBUSYBKEC::mask;

    /// FIFO Control Clear
    /// Position: 14, Width: 1
    using FIFOCONC = BitField<14, 1>;
    constexpr uint32_t FIFOCONC_Pos = 14;
    constexpr uint32_t FIFOCONC_Msk = FIFOCONC::mask;

    /// Endpoint Interrupts Disable HDMA Request Clear
    /// Position: 16, Width: 1
    using EPDISHDMAC = BitField<16, 1>;
    constexpr uint32_t EPDISHDMAC_Pos = 16;
    constexpr uint32_t EPDISHDMAC_Msk = EPDISHDMAC::mask;

    /// NYET Token Disable Clear
    /// Position: 17, Width: 1
    using NYETDISC = BitField<17, 1>;
    constexpr uint32_t NYETDISC_Pos = 17;
    constexpr uint32_t NYETDISC_Msk = NYETDISC::mask;

    /// STALL Request Clear
    /// Position: 19, Width: 1
    using STALLRQC = BitField<19, 1>;
    constexpr uint32_t STALLRQC_Pos = 19;
    constexpr uint32_t STALLRQC_Msk = STALLRQC::mask;

}  // namespace deveptidr_ctrl_mode[10]

/// DEVEPTIDR_ISO_MODE[10] - Device Endpoint Interrupt Disable Register
namespace deveptidr_iso_mode[10] {
    /// Transmitted IN Interrupt Clear
    /// Position: 0, Width: 1
    using TXINEC = BitField<0, 1>;
    constexpr uint32_t TXINEC_Pos = 0;
    constexpr uint32_t TXINEC_Msk = TXINEC::mask;

    /// Received OUT Data Interrupt Clear
    /// Position: 1, Width: 1
    using RXOUTEC = BitField<1, 1>;
    constexpr uint32_t RXOUTEC_Pos = 1;
    constexpr uint32_t RXOUTEC_Msk = RXOUTEC::mask;

    /// Underflow Interrupt Clear
    /// Position: 2, Width: 1
    using UNDERFEC = BitField<2, 1>;
    constexpr uint32_t UNDERFEC_Pos = 2;
    constexpr uint32_t UNDERFEC_Msk = UNDERFEC::mask;

    /// High Bandwidth Isochronous IN Underflow Error Interrupt Clear
    /// Position: 3, Width: 1
    using HBISOINERREC = BitField<3, 1>;
    constexpr uint32_t HBISOINERREC_Pos = 3;
    constexpr uint32_t HBISOINERREC_Msk = HBISOINERREC::mask;

    /// High Bandwidth Isochronous IN Flush Interrupt Clear
    /// Position: 4, Width: 1
    using HBISOFLUSHEC = BitField<4, 1>;
    constexpr uint32_t HBISOFLUSHEC_Pos = 4;
    constexpr uint32_t HBISOFLUSHEC_Msk = HBISOFLUSHEC::mask;

    /// Overflow Interrupt Clear
    /// Position: 5, Width: 1
    using OVERFEC = BitField<5, 1>;
    constexpr uint32_t OVERFEC_Pos = 5;
    constexpr uint32_t OVERFEC_Msk = OVERFEC::mask;

    /// Shortpacket Interrupt Clear
    /// Position: 7, Width: 1
    using SHORTPACKETEC = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETEC_Pos = 7;
    constexpr uint32_t SHORTPACKETEC_Msk = SHORTPACKETEC::mask;

    /// MData Interrupt Clear
    /// Position: 8, Width: 1
    using MDATAEC = BitField<8, 1>;
    constexpr uint32_t MDATAEC_Pos = 8;
    constexpr uint32_t MDATAEC_Msk = MDATAEC::mask;

    /// DataX Interrupt Clear
    /// Position: 9, Width: 1
    using DATAXEC = BitField<9, 1>;
    constexpr uint32_t DATAXEC_Pos = 9;
    constexpr uint32_t DATAXEC_Msk = DATAXEC::mask;

    /// Transaction Error Interrupt Clear
    /// Position: 10, Width: 1
    using ERRORTRANSEC = BitField<10, 1>;
    constexpr uint32_t ERRORTRANSEC_Pos = 10;
    constexpr uint32_t ERRORTRANSEC_Msk = ERRORTRANSEC::mask;

    /// Number of Busy Banks Interrupt Clear
    /// Position: 12, Width: 1
    using NBUSYBKEC = BitField<12, 1>;
    constexpr uint32_t NBUSYBKEC_Pos = 12;
    constexpr uint32_t NBUSYBKEC_Msk = NBUSYBKEC::mask;

    /// FIFO Control Clear
    /// Position: 14, Width: 1
    using FIFOCONC = BitField<14, 1>;
    constexpr uint32_t FIFOCONC_Pos = 14;
    constexpr uint32_t FIFOCONC_Msk = FIFOCONC::mask;

    /// Endpoint Interrupts Disable HDMA Request Clear
    /// Position: 16, Width: 1
    using EPDISHDMAC = BitField<16, 1>;
    constexpr uint32_t EPDISHDMAC_Pos = 16;
    constexpr uint32_t EPDISHDMAC_Msk = EPDISHDMAC::mask;

}  // namespace deveptidr_iso_mode[10]

/// DEVEPTIDR_BLK_MODE[10] - Device Endpoint Interrupt Disable Register
namespace deveptidr_blk_mode[10] {
    /// Transmitted IN Interrupt Clear
    /// Position: 0, Width: 1
    using TXINEC = BitField<0, 1>;
    constexpr uint32_t TXINEC_Pos = 0;
    constexpr uint32_t TXINEC_Msk = TXINEC::mask;

    /// Received OUT Data Interrupt Clear
    /// Position: 1, Width: 1
    using RXOUTEC = BitField<1, 1>;
    constexpr uint32_t RXOUTEC_Pos = 1;
    constexpr uint32_t RXOUTEC_Msk = RXOUTEC::mask;

    /// Received SETUP Interrupt Clear
    /// Position: 2, Width: 1
    using RXSTPEC = BitField<2, 1>;
    constexpr uint32_t RXSTPEC_Pos = 2;
    constexpr uint32_t RXSTPEC_Msk = RXSTPEC::mask;

    /// NAKed OUT Interrupt Clear
    /// Position: 3, Width: 1
    using NAKOUTEC = BitField<3, 1>;
    constexpr uint32_t NAKOUTEC_Pos = 3;
    constexpr uint32_t NAKOUTEC_Msk = NAKOUTEC::mask;

    /// NAKed IN Interrupt Clear
    /// Position: 4, Width: 1
    using NAKINEC = BitField<4, 1>;
    constexpr uint32_t NAKINEC_Pos = 4;
    constexpr uint32_t NAKINEC_Msk = NAKINEC::mask;

    /// Overflow Interrupt Clear
    /// Position: 5, Width: 1
    using OVERFEC = BitField<5, 1>;
    constexpr uint32_t OVERFEC_Pos = 5;
    constexpr uint32_t OVERFEC_Msk = OVERFEC::mask;

    /// STALLed Interrupt Clear
    /// Position: 6, Width: 1
    using STALLEDEC = BitField<6, 1>;
    constexpr uint32_t STALLEDEC_Pos = 6;
    constexpr uint32_t STALLEDEC_Msk = STALLEDEC::mask;

    /// Shortpacket Interrupt Clear
    /// Position: 7, Width: 1
    using SHORTPACKETEC = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETEC_Pos = 7;
    constexpr uint32_t SHORTPACKETEC_Msk = SHORTPACKETEC::mask;

    /// Number of Busy Banks Interrupt Clear
    /// Position: 12, Width: 1
    using NBUSYBKEC = BitField<12, 1>;
    constexpr uint32_t NBUSYBKEC_Pos = 12;
    constexpr uint32_t NBUSYBKEC_Msk = NBUSYBKEC::mask;

    /// FIFO Control Clear
    /// Position: 14, Width: 1
    using FIFOCONC = BitField<14, 1>;
    constexpr uint32_t FIFOCONC_Pos = 14;
    constexpr uint32_t FIFOCONC_Msk = FIFOCONC::mask;

    /// Endpoint Interrupts Disable HDMA Request Clear
    /// Position: 16, Width: 1
    using EPDISHDMAC = BitField<16, 1>;
    constexpr uint32_t EPDISHDMAC_Pos = 16;
    constexpr uint32_t EPDISHDMAC_Msk = EPDISHDMAC::mask;

    /// NYET Token Disable Clear
    /// Position: 17, Width: 1
    using NYETDISC = BitField<17, 1>;
    constexpr uint32_t NYETDISC_Pos = 17;
    constexpr uint32_t NYETDISC_Msk = NYETDISC::mask;

    /// STALL Request Clear
    /// Position: 19, Width: 1
    using STALLRQC = BitField<19, 1>;
    constexpr uint32_t STALLRQC_Pos = 19;
    constexpr uint32_t STALLRQC_Msk = STALLRQC::mask;

}  // namespace deveptidr_blk_mode[10]

/// DEVEPTIDR_INTRPT_MODE[10] - Device Endpoint Interrupt Disable Register
namespace deveptidr_intrpt_mode[10] {
    /// Transmitted IN Interrupt Clear
    /// Position: 0, Width: 1
    using TXINEC = BitField<0, 1>;
    constexpr uint32_t TXINEC_Pos = 0;
    constexpr uint32_t TXINEC_Msk = TXINEC::mask;

    /// Received OUT Data Interrupt Clear
    /// Position: 1, Width: 1
    using RXOUTEC = BitField<1, 1>;
    constexpr uint32_t RXOUTEC_Pos = 1;
    constexpr uint32_t RXOUTEC_Msk = RXOUTEC::mask;

    /// Received SETUP Interrupt Clear
    /// Position: 2, Width: 1
    using RXSTPEC = BitField<2, 1>;
    constexpr uint32_t RXSTPEC_Pos = 2;
    constexpr uint32_t RXSTPEC_Msk = RXSTPEC::mask;

    /// NAKed OUT Interrupt Clear
    /// Position: 3, Width: 1
    using NAKOUTEC = BitField<3, 1>;
    constexpr uint32_t NAKOUTEC_Pos = 3;
    constexpr uint32_t NAKOUTEC_Msk = NAKOUTEC::mask;

    /// NAKed IN Interrupt Clear
    /// Position: 4, Width: 1
    using NAKINEC = BitField<4, 1>;
    constexpr uint32_t NAKINEC_Pos = 4;
    constexpr uint32_t NAKINEC_Msk = NAKINEC::mask;

    /// Overflow Interrupt Clear
    /// Position: 5, Width: 1
    using OVERFEC = BitField<5, 1>;
    constexpr uint32_t OVERFEC_Pos = 5;
    constexpr uint32_t OVERFEC_Msk = OVERFEC::mask;

    /// STALLed Interrupt Clear
    /// Position: 6, Width: 1
    using STALLEDEC = BitField<6, 1>;
    constexpr uint32_t STALLEDEC_Pos = 6;
    constexpr uint32_t STALLEDEC_Msk = STALLEDEC::mask;

    /// Shortpacket Interrupt Clear
    /// Position: 7, Width: 1
    using SHORTPACKETEC = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETEC_Pos = 7;
    constexpr uint32_t SHORTPACKETEC_Msk = SHORTPACKETEC::mask;

    /// Number of Busy Banks Interrupt Clear
    /// Position: 12, Width: 1
    using NBUSYBKEC = BitField<12, 1>;
    constexpr uint32_t NBUSYBKEC_Pos = 12;
    constexpr uint32_t NBUSYBKEC_Msk = NBUSYBKEC::mask;

    /// FIFO Control Clear
    /// Position: 14, Width: 1
    using FIFOCONC = BitField<14, 1>;
    constexpr uint32_t FIFOCONC_Pos = 14;
    constexpr uint32_t FIFOCONC_Msk = FIFOCONC::mask;

    /// Endpoint Interrupts Disable HDMA Request Clear
    /// Position: 16, Width: 1
    using EPDISHDMAC = BitField<16, 1>;
    constexpr uint32_t EPDISHDMAC_Pos = 16;
    constexpr uint32_t EPDISHDMAC_Msk = EPDISHDMAC::mask;

    /// NYET Token Disable Clear
    /// Position: 17, Width: 1
    using NYETDISC = BitField<17, 1>;
    constexpr uint32_t NYETDISC_Pos = 17;
    constexpr uint32_t NYETDISC_Msk = NYETDISC::mask;

    /// STALL Request Clear
    /// Position: 19, Width: 1
    using STALLRQC = BitField<19, 1>;
    constexpr uint32_t STALLRQC_Pos = 19;
    constexpr uint32_t STALLRQC_Msk = STALLRQC::mask;

}  // namespace deveptidr_intrpt_mode[10]

/// HSTCTRL - Host General Control Register
namespace hstctrl {
    /// Start of Frame Generation Enable
    /// Position: 8, Width: 1
    using SOFE = BitField<8, 1>;
    constexpr uint32_t SOFE_Pos = 8;
    constexpr uint32_t SOFE_Msk = SOFE::mask;

    /// Send USB Reset
    /// Position: 9, Width: 1
    using RESET = BitField<9, 1>;
    constexpr uint32_t RESET_Pos = 9;
    constexpr uint32_t RESET_Msk = RESET::mask;

    /// Send USB Resume
    /// Position: 10, Width: 1
    using RESUME = BitField<10, 1>;
    constexpr uint32_t RESUME_Pos = 10;
    constexpr uint32_t RESUME_Msk = RESUME::mask;

    /// Mode Configuration
    /// Position: 12, Width: 2
    using SPDCONF = BitField<12, 2>;
    constexpr uint32_t SPDCONF_Pos = 12;
    constexpr uint32_t SPDCONF_Msk = SPDCONF::mask;
    /// Enumerated values for SPDCONF
    namespace spdconf {
        constexpr uint32_t NORMAL = 0;
        constexpr uint32_t LOW_POWER = 1;
        constexpr uint32_t HIGH_SPEED = 2;
        constexpr uint32_t FORCED_FS = 3;
    }

}  // namespace hstctrl

/// HSTISR - Host Global Interrupt Status Register
namespace hstisr {
    /// Device Connection Interrupt
    /// Position: 0, Width: 1
    using DCONNI = BitField<0, 1>;
    constexpr uint32_t DCONNI_Pos = 0;
    constexpr uint32_t DCONNI_Msk = DCONNI::mask;

    /// Device Disconnection Interrupt
    /// Position: 1, Width: 1
    using DDISCI = BitField<1, 1>;
    constexpr uint32_t DDISCI_Pos = 1;
    constexpr uint32_t DDISCI_Msk = DDISCI::mask;

    /// USB Reset Sent Interrupt
    /// Position: 2, Width: 1
    using RSTI = BitField<2, 1>;
    constexpr uint32_t RSTI_Pos = 2;
    constexpr uint32_t RSTI_Msk = RSTI::mask;

    /// Downstream Resume Sent Interrupt
    /// Position: 3, Width: 1
    using RSMEDI = BitField<3, 1>;
    constexpr uint32_t RSMEDI_Pos = 3;
    constexpr uint32_t RSMEDI_Msk = RSMEDI::mask;

    /// Upstream Resume Received Interrupt
    /// Position: 4, Width: 1
    using RXRSMI = BitField<4, 1>;
    constexpr uint32_t RXRSMI_Pos = 4;
    constexpr uint32_t RXRSMI_Msk = RXRSMI::mask;

    /// Host Start of Frame Interrupt
    /// Position: 5, Width: 1
    using HSOFI = BitField<5, 1>;
    constexpr uint32_t HSOFI_Pos = 5;
    constexpr uint32_t HSOFI_Msk = HSOFI::mask;

    /// Host Wake-Up Interrupt
    /// Position: 6, Width: 1
    using HWUPI = BitField<6, 1>;
    constexpr uint32_t HWUPI_Pos = 6;
    constexpr uint32_t HWUPI_Msk = HWUPI::mask;

    /// Pipe 0 Interrupt
    /// Position: 8, Width: 1
    using PEP_0 = BitField<8, 1>;
    constexpr uint32_t PEP_0_Pos = 8;
    constexpr uint32_t PEP_0_Msk = PEP_0::mask;

    /// Pipe 1 Interrupt
    /// Position: 9, Width: 1
    using PEP_1 = BitField<9, 1>;
    constexpr uint32_t PEP_1_Pos = 9;
    constexpr uint32_t PEP_1_Msk = PEP_1::mask;

    /// Pipe 2 Interrupt
    /// Position: 10, Width: 1
    using PEP_2 = BitField<10, 1>;
    constexpr uint32_t PEP_2_Pos = 10;
    constexpr uint32_t PEP_2_Msk = PEP_2::mask;

    /// Pipe 3 Interrupt
    /// Position: 11, Width: 1
    using PEP_3 = BitField<11, 1>;
    constexpr uint32_t PEP_3_Pos = 11;
    constexpr uint32_t PEP_3_Msk = PEP_3::mask;

    /// Pipe 4 Interrupt
    /// Position: 12, Width: 1
    using PEP_4 = BitField<12, 1>;
    constexpr uint32_t PEP_4_Pos = 12;
    constexpr uint32_t PEP_4_Msk = PEP_4::mask;

    /// Pipe 5 Interrupt
    /// Position: 13, Width: 1
    using PEP_5 = BitField<13, 1>;
    constexpr uint32_t PEP_5_Pos = 13;
    constexpr uint32_t PEP_5_Msk = PEP_5::mask;

    /// Pipe 6 Interrupt
    /// Position: 14, Width: 1
    using PEP_6 = BitField<14, 1>;
    constexpr uint32_t PEP_6_Pos = 14;
    constexpr uint32_t PEP_6_Msk = PEP_6::mask;

    /// Pipe 7 Interrupt
    /// Position: 15, Width: 1
    using PEP_7 = BitField<15, 1>;
    constexpr uint32_t PEP_7_Pos = 15;
    constexpr uint32_t PEP_7_Msk = PEP_7::mask;

    /// Pipe 8 Interrupt
    /// Position: 16, Width: 1
    using PEP_8 = BitField<16, 1>;
    constexpr uint32_t PEP_8_Pos = 16;
    constexpr uint32_t PEP_8_Msk = PEP_8::mask;

    /// Pipe 9 Interrupt
    /// Position: 17, Width: 1
    using PEP_9 = BitField<17, 1>;
    constexpr uint32_t PEP_9_Pos = 17;
    constexpr uint32_t PEP_9_Msk = PEP_9::mask;

    /// DMA Channel 0 Interrupt
    /// Position: 25, Width: 1
    using DMA_1 = BitField<25, 1>;
    constexpr uint32_t DMA_1_Pos = 25;
    constexpr uint32_t DMA_1_Msk = DMA_1::mask;

    /// DMA Channel 1 Interrupt
    /// Position: 26, Width: 1
    using DMA_2 = BitField<26, 1>;
    constexpr uint32_t DMA_2_Pos = 26;
    constexpr uint32_t DMA_2_Msk = DMA_2::mask;

    /// DMA Channel 2 Interrupt
    /// Position: 27, Width: 1
    using DMA_3 = BitField<27, 1>;
    constexpr uint32_t DMA_3_Pos = 27;
    constexpr uint32_t DMA_3_Msk = DMA_3::mask;

    /// DMA Channel 3 Interrupt
    /// Position: 28, Width: 1
    using DMA_4 = BitField<28, 1>;
    constexpr uint32_t DMA_4_Pos = 28;
    constexpr uint32_t DMA_4_Msk = DMA_4::mask;

    /// DMA Channel 4 Interrupt
    /// Position: 29, Width: 1
    using DMA_5 = BitField<29, 1>;
    constexpr uint32_t DMA_5_Pos = 29;
    constexpr uint32_t DMA_5_Msk = DMA_5::mask;

    /// DMA Channel 5 Interrupt
    /// Position: 30, Width: 1
    using DMA_6 = BitField<30, 1>;
    constexpr uint32_t DMA_6_Pos = 30;
    constexpr uint32_t DMA_6_Msk = DMA_6::mask;

    /// DMA Channel 6 Interrupt
    /// Position: 31, Width: 1
    using DMA_7 = BitField<31, 1>;
    constexpr uint32_t DMA_7_Pos = 31;
    constexpr uint32_t DMA_7_Msk = DMA_7::mask;

}  // namespace hstisr

/// HSTICR - Host Global Interrupt Clear Register
namespace hsticr {
    /// Device Connection Interrupt Clear
    /// Position: 0, Width: 1
    using DCONNIC = BitField<0, 1>;
    constexpr uint32_t DCONNIC_Pos = 0;
    constexpr uint32_t DCONNIC_Msk = DCONNIC::mask;

    /// Device Disconnection Interrupt Clear
    /// Position: 1, Width: 1
    using DDISCIC = BitField<1, 1>;
    constexpr uint32_t DDISCIC_Pos = 1;
    constexpr uint32_t DDISCIC_Msk = DDISCIC::mask;

    /// USB Reset Sent Interrupt Clear
    /// Position: 2, Width: 1
    using RSTIC = BitField<2, 1>;
    constexpr uint32_t RSTIC_Pos = 2;
    constexpr uint32_t RSTIC_Msk = RSTIC::mask;

    /// Downstream Resume Sent Interrupt Clear
    /// Position: 3, Width: 1
    using RSMEDIC = BitField<3, 1>;
    constexpr uint32_t RSMEDIC_Pos = 3;
    constexpr uint32_t RSMEDIC_Msk = RSMEDIC::mask;

    /// Upstream Resume Received Interrupt Clear
    /// Position: 4, Width: 1
    using RXRSMIC = BitField<4, 1>;
    constexpr uint32_t RXRSMIC_Pos = 4;
    constexpr uint32_t RXRSMIC_Msk = RXRSMIC::mask;

    /// Host Start of Frame Interrupt Clear
    /// Position: 5, Width: 1
    using HSOFIC = BitField<5, 1>;
    constexpr uint32_t HSOFIC_Pos = 5;
    constexpr uint32_t HSOFIC_Msk = HSOFIC::mask;

    /// Host Wake-Up Interrupt Clear
    /// Position: 6, Width: 1
    using HWUPIC = BitField<6, 1>;
    constexpr uint32_t HWUPIC_Pos = 6;
    constexpr uint32_t HWUPIC_Msk = HWUPIC::mask;

}  // namespace hsticr

/// HSTIFR - Host Global Interrupt Set Register
namespace hstifr {
    /// Device Connection Interrupt Set
    /// Position: 0, Width: 1
    using DCONNIS = BitField<0, 1>;
    constexpr uint32_t DCONNIS_Pos = 0;
    constexpr uint32_t DCONNIS_Msk = DCONNIS::mask;

    /// Device Disconnection Interrupt Set
    /// Position: 1, Width: 1
    using DDISCIS = BitField<1, 1>;
    constexpr uint32_t DDISCIS_Pos = 1;
    constexpr uint32_t DDISCIS_Msk = DDISCIS::mask;

    /// USB Reset Sent Interrupt Set
    /// Position: 2, Width: 1
    using RSTIS = BitField<2, 1>;
    constexpr uint32_t RSTIS_Pos = 2;
    constexpr uint32_t RSTIS_Msk = RSTIS::mask;

    /// Downstream Resume Sent Interrupt Set
    /// Position: 3, Width: 1
    using RSMEDIS = BitField<3, 1>;
    constexpr uint32_t RSMEDIS_Pos = 3;
    constexpr uint32_t RSMEDIS_Msk = RSMEDIS::mask;

    /// Upstream Resume Received Interrupt Set
    /// Position: 4, Width: 1
    using RXRSMIS = BitField<4, 1>;
    constexpr uint32_t RXRSMIS_Pos = 4;
    constexpr uint32_t RXRSMIS_Msk = RXRSMIS::mask;

    /// Host Start of Frame Interrupt Set
    /// Position: 5, Width: 1
    using HSOFIS = BitField<5, 1>;
    constexpr uint32_t HSOFIS_Pos = 5;
    constexpr uint32_t HSOFIS_Msk = HSOFIS::mask;

    /// Host Wake-Up Interrupt Set
    /// Position: 6, Width: 1
    using HWUPIS = BitField<6, 1>;
    constexpr uint32_t HWUPIS_Pos = 6;
    constexpr uint32_t HWUPIS_Msk = HWUPIS::mask;

    /// DMA Channel 0 Interrupt Set
    /// Position: 25, Width: 1
    using DMA_1 = BitField<25, 1>;
    constexpr uint32_t DMA_1_Pos = 25;
    constexpr uint32_t DMA_1_Msk = DMA_1::mask;

    /// DMA Channel 1 Interrupt Set
    /// Position: 26, Width: 1
    using DMA_2 = BitField<26, 1>;
    constexpr uint32_t DMA_2_Pos = 26;
    constexpr uint32_t DMA_2_Msk = DMA_2::mask;

    /// DMA Channel 2 Interrupt Set
    /// Position: 27, Width: 1
    using DMA_3 = BitField<27, 1>;
    constexpr uint32_t DMA_3_Pos = 27;
    constexpr uint32_t DMA_3_Msk = DMA_3::mask;

    /// DMA Channel 3 Interrupt Set
    /// Position: 28, Width: 1
    using DMA_4 = BitField<28, 1>;
    constexpr uint32_t DMA_4_Pos = 28;
    constexpr uint32_t DMA_4_Msk = DMA_4::mask;

    /// DMA Channel 4 Interrupt Set
    /// Position: 29, Width: 1
    using DMA_5 = BitField<29, 1>;
    constexpr uint32_t DMA_5_Pos = 29;
    constexpr uint32_t DMA_5_Msk = DMA_5::mask;

    /// DMA Channel 5 Interrupt Set
    /// Position: 30, Width: 1
    using DMA_6 = BitField<30, 1>;
    constexpr uint32_t DMA_6_Pos = 30;
    constexpr uint32_t DMA_6_Msk = DMA_6::mask;

    /// DMA Channel 6 Interrupt Set
    /// Position: 31, Width: 1
    using DMA_7 = BitField<31, 1>;
    constexpr uint32_t DMA_7_Pos = 31;
    constexpr uint32_t DMA_7_Msk = DMA_7::mask;

}  // namespace hstifr

/// HSTIMR - Host Global Interrupt Mask Register
namespace hstimr {
    /// Device Connection Interrupt Enable
    /// Position: 0, Width: 1
    using DCONNIE = BitField<0, 1>;
    constexpr uint32_t DCONNIE_Pos = 0;
    constexpr uint32_t DCONNIE_Msk = DCONNIE::mask;

    /// Device Disconnection Interrupt Enable
    /// Position: 1, Width: 1
    using DDISCIE = BitField<1, 1>;
    constexpr uint32_t DDISCIE_Pos = 1;
    constexpr uint32_t DDISCIE_Msk = DDISCIE::mask;

    /// USB Reset Sent Interrupt Enable
    /// Position: 2, Width: 1
    using RSTIE = BitField<2, 1>;
    constexpr uint32_t RSTIE_Pos = 2;
    constexpr uint32_t RSTIE_Msk = RSTIE::mask;

    /// Downstream Resume Sent Interrupt Enable
    /// Position: 3, Width: 1
    using RSMEDIE = BitField<3, 1>;
    constexpr uint32_t RSMEDIE_Pos = 3;
    constexpr uint32_t RSMEDIE_Msk = RSMEDIE::mask;

    /// Upstream Resume Received Interrupt Enable
    /// Position: 4, Width: 1
    using RXRSMIE = BitField<4, 1>;
    constexpr uint32_t RXRSMIE_Pos = 4;
    constexpr uint32_t RXRSMIE_Msk = RXRSMIE::mask;

    /// Host Start of Frame Interrupt Enable
    /// Position: 5, Width: 1
    using HSOFIE = BitField<5, 1>;
    constexpr uint32_t HSOFIE_Pos = 5;
    constexpr uint32_t HSOFIE_Msk = HSOFIE::mask;

    /// Host Wake-Up Interrupt Enable
    /// Position: 6, Width: 1
    using HWUPIE = BitField<6, 1>;
    constexpr uint32_t HWUPIE_Pos = 6;
    constexpr uint32_t HWUPIE_Msk = HWUPIE::mask;

    /// Pipe 0 Interrupt Enable
    /// Position: 8, Width: 1
    using PEP_0 = BitField<8, 1>;
    constexpr uint32_t PEP_0_Pos = 8;
    constexpr uint32_t PEP_0_Msk = PEP_0::mask;

    /// Pipe 1 Interrupt Enable
    /// Position: 9, Width: 1
    using PEP_1 = BitField<9, 1>;
    constexpr uint32_t PEP_1_Pos = 9;
    constexpr uint32_t PEP_1_Msk = PEP_1::mask;

    /// Pipe 2 Interrupt Enable
    /// Position: 10, Width: 1
    using PEP_2 = BitField<10, 1>;
    constexpr uint32_t PEP_2_Pos = 10;
    constexpr uint32_t PEP_2_Msk = PEP_2::mask;

    /// Pipe 3 Interrupt Enable
    /// Position: 11, Width: 1
    using PEP_3 = BitField<11, 1>;
    constexpr uint32_t PEP_3_Pos = 11;
    constexpr uint32_t PEP_3_Msk = PEP_3::mask;

    /// Pipe 4 Interrupt Enable
    /// Position: 12, Width: 1
    using PEP_4 = BitField<12, 1>;
    constexpr uint32_t PEP_4_Pos = 12;
    constexpr uint32_t PEP_4_Msk = PEP_4::mask;

    /// Pipe 5 Interrupt Enable
    /// Position: 13, Width: 1
    using PEP_5 = BitField<13, 1>;
    constexpr uint32_t PEP_5_Pos = 13;
    constexpr uint32_t PEP_5_Msk = PEP_5::mask;

    /// Pipe 6 Interrupt Enable
    /// Position: 14, Width: 1
    using PEP_6 = BitField<14, 1>;
    constexpr uint32_t PEP_6_Pos = 14;
    constexpr uint32_t PEP_6_Msk = PEP_6::mask;

    /// Pipe 7 Interrupt Enable
    /// Position: 15, Width: 1
    using PEP_7 = BitField<15, 1>;
    constexpr uint32_t PEP_7_Pos = 15;
    constexpr uint32_t PEP_7_Msk = PEP_7::mask;

    /// Pipe 8 Interrupt Enable
    /// Position: 16, Width: 1
    using PEP_8 = BitField<16, 1>;
    constexpr uint32_t PEP_8_Pos = 16;
    constexpr uint32_t PEP_8_Msk = PEP_8::mask;

    /// Pipe 9 Interrupt Enable
    /// Position: 17, Width: 1
    using PEP_9 = BitField<17, 1>;
    constexpr uint32_t PEP_9_Pos = 17;
    constexpr uint32_t PEP_9_Msk = PEP_9::mask;

    /// DMA Channel 0 Interrupt Enable
    /// Position: 25, Width: 1
    using DMA_1 = BitField<25, 1>;
    constexpr uint32_t DMA_1_Pos = 25;
    constexpr uint32_t DMA_1_Msk = DMA_1::mask;

    /// DMA Channel 1 Interrupt Enable
    /// Position: 26, Width: 1
    using DMA_2 = BitField<26, 1>;
    constexpr uint32_t DMA_2_Pos = 26;
    constexpr uint32_t DMA_2_Msk = DMA_2::mask;

    /// DMA Channel 2 Interrupt Enable
    /// Position: 27, Width: 1
    using DMA_3 = BitField<27, 1>;
    constexpr uint32_t DMA_3_Pos = 27;
    constexpr uint32_t DMA_3_Msk = DMA_3::mask;

    /// DMA Channel 3 Interrupt Enable
    /// Position: 28, Width: 1
    using DMA_4 = BitField<28, 1>;
    constexpr uint32_t DMA_4_Pos = 28;
    constexpr uint32_t DMA_4_Msk = DMA_4::mask;

    /// DMA Channel 4 Interrupt Enable
    /// Position: 29, Width: 1
    using DMA_5 = BitField<29, 1>;
    constexpr uint32_t DMA_5_Pos = 29;
    constexpr uint32_t DMA_5_Msk = DMA_5::mask;

    /// DMA Channel 5 Interrupt Enable
    /// Position: 30, Width: 1
    using DMA_6 = BitField<30, 1>;
    constexpr uint32_t DMA_6_Pos = 30;
    constexpr uint32_t DMA_6_Msk = DMA_6::mask;

    /// DMA Channel 6 Interrupt Enable
    /// Position: 31, Width: 1
    using DMA_7 = BitField<31, 1>;
    constexpr uint32_t DMA_7_Pos = 31;
    constexpr uint32_t DMA_7_Msk = DMA_7::mask;

}  // namespace hstimr

/// HSTIDR - Host Global Interrupt Disable Register
namespace hstidr {
    /// Device Connection Interrupt Disable
    /// Position: 0, Width: 1
    using DCONNIEC = BitField<0, 1>;
    constexpr uint32_t DCONNIEC_Pos = 0;
    constexpr uint32_t DCONNIEC_Msk = DCONNIEC::mask;

    /// Device Disconnection Interrupt Disable
    /// Position: 1, Width: 1
    using DDISCIEC = BitField<1, 1>;
    constexpr uint32_t DDISCIEC_Pos = 1;
    constexpr uint32_t DDISCIEC_Msk = DDISCIEC::mask;

    /// USB Reset Sent Interrupt Disable
    /// Position: 2, Width: 1
    using RSTIEC = BitField<2, 1>;
    constexpr uint32_t RSTIEC_Pos = 2;
    constexpr uint32_t RSTIEC_Msk = RSTIEC::mask;

    /// Downstream Resume Sent Interrupt Disable
    /// Position: 3, Width: 1
    using RSMEDIEC = BitField<3, 1>;
    constexpr uint32_t RSMEDIEC_Pos = 3;
    constexpr uint32_t RSMEDIEC_Msk = RSMEDIEC::mask;

    /// Upstream Resume Received Interrupt Disable
    /// Position: 4, Width: 1
    using RXRSMIEC = BitField<4, 1>;
    constexpr uint32_t RXRSMIEC_Pos = 4;
    constexpr uint32_t RXRSMIEC_Msk = RXRSMIEC::mask;

    /// Host Start of Frame Interrupt Disable
    /// Position: 5, Width: 1
    using HSOFIEC = BitField<5, 1>;
    constexpr uint32_t HSOFIEC_Pos = 5;
    constexpr uint32_t HSOFIEC_Msk = HSOFIEC::mask;

    /// Host Wake-Up Interrupt Disable
    /// Position: 6, Width: 1
    using HWUPIEC = BitField<6, 1>;
    constexpr uint32_t HWUPIEC_Pos = 6;
    constexpr uint32_t HWUPIEC_Msk = HWUPIEC::mask;

    /// Pipe 0 Interrupt Disable
    /// Position: 8, Width: 1
    using PEP_0 = BitField<8, 1>;
    constexpr uint32_t PEP_0_Pos = 8;
    constexpr uint32_t PEP_0_Msk = PEP_0::mask;

    /// Pipe 1 Interrupt Disable
    /// Position: 9, Width: 1
    using PEP_1 = BitField<9, 1>;
    constexpr uint32_t PEP_1_Pos = 9;
    constexpr uint32_t PEP_1_Msk = PEP_1::mask;

    /// Pipe 2 Interrupt Disable
    /// Position: 10, Width: 1
    using PEP_2 = BitField<10, 1>;
    constexpr uint32_t PEP_2_Pos = 10;
    constexpr uint32_t PEP_2_Msk = PEP_2::mask;

    /// Pipe 3 Interrupt Disable
    /// Position: 11, Width: 1
    using PEP_3 = BitField<11, 1>;
    constexpr uint32_t PEP_3_Pos = 11;
    constexpr uint32_t PEP_3_Msk = PEP_3::mask;

    /// Pipe 4 Interrupt Disable
    /// Position: 12, Width: 1
    using PEP_4 = BitField<12, 1>;
    constexpr uint32_t PEP_4_Pos = 12;
    constexpr uint32_t PEP_4_Msk = PEP_4::mask;

    /// Pipe 5 Interrupt Disable
    /// Position: 13, Width: 1
    using PEP_5 = BitField<13, 1>;
    constexpr uint32_t PEP_5_Pos = 13;
    constexpr uint32_t PEP_5_Msk = PEP_5::mask;

    /// Pipe 6 Interrupt Disable
    /// Position: 14, Width: 1
    using PEP_6 = BitField<14, 1>;
    constexpr uint32_t PEP_6_Pos = 14;
    constexpr uint32_t PEP_6_Msk = PEP_6::mask;

    /// Pipe 7 Interrupt Disable
    /// Position: 15, Width: 1
    using PEP_7 = BitField<15, 1>;
    constexpr uint32_t PEP_7_Pos = 15;
    constexpr uint32_t PEP_7_Msk = PEP_7::mask;

    /// Pipe 8 Interrupt Disable
    /// Position: 16, Width: 1
    using PEP_8 = BitField<16, 1>;
    constexpr uint32_t PEP_8_Pos = 16;
    constexpr uint32_t PEP_8_Msk = PEP_8::mask;

    /// Pipe 9 Interrupt Disable
    /// Position: 17, Width: 1
    using PEP_9 = BitField<17, 1>;
    constexpr uint32_t PEP_9_Pos = 17;
    constexpr uint32_t PEP_9_Msk = PEP_9::mask;

    /// DMA Channel 0 Interrupt Disable
    /// Position: 25, Width: 1
    using DMA_1 = BitField<25, 1>;
    constexpr uint32_t DMA_1_Pos = 25;
    constexpr uint32_t DMA_1_Msk = DMA_1::mask;

    /// DMA Channel 1 Interrupt Disable
    /// Position: 26, Width: 1
    using DMA_2 = BitField<26, 1>;
    constexpr uint32_t DMA_2_Pos = 26;
    constexpr uint32_t DMA_2_Msk = DMA_2::mask;

    /// DMA Channel 2 Interrupt Disable
    /// Position: 27, Width: 1
    using DMA_3 = BitField<27, 1>;
    constexpr uint32_t DMA_3_Pos = 27;
    constexpr uint32_t DMA_3_Msk = DMA_3::mask;

    /// DMA Channel 3 Interrupt Disable
    /// Position: 28, Width: 1
    using DMA_4 = BitField<28, 1>;
    constexpr uint32_t DMA_4_Pos = 28;
    constexpr uint32_t DMA_4_Msk = DMA_4::mask;

    /// DMA Channel 4 Interrupt Disable
    /// Position: 29, Width: 1
    using DMA_5 = BitField<29, 1>;
    constexpr uint32_t DMA_5_Pos = 29;
    constexpr uint32_t DMA_5_Msk = DMA_5::mask;

    /// DMA Channel 5 Interrupt Disable
    /// Position: 30, Width: 1
    using DMA_6 = BitField<30, 1>;
    constexpr uint32_t DMA_6_Pos = 30;
    constexpr uint32_t DMA_6_Msk = DMA_6::mask;

    /// DMA Channel 6 Interrupt Disable
    /// Position: 31, Width: 1
    using DMA_7 = BitField<31, 1>;
    constexpr uint32_t DMA_7_Pos = 31;
    constexpr uint32_t DMA_7_Msk = DMA_7::mask;

}  // namespace hstidr

/// HSTIER - Host Global Interrupt Enable Register
namespace hstier {
    /// Device Connection Interrupt Enable
    /// Position: 0, Width: 1
    using DCONNIES = BitField<0, 1>;
    constexpr uint32_t DCONNIES_Pos = 0;
    constexpr uint32_t DCONNIES_Msk = DCONNIES::mask;

    /// Device Disconnection Interrupt Enable
    /// Position: 1, Width: 1
    using DDISCIES = BitField<1, 1>;
    constexpr uint32_t DDISCIES_Pos = 1;
    constexpr uint32_t DDISCIES_Msk = DDISCIES::mask;

    /// USB Reset Sent Interrupt Enable
    /// Position: 2, Width: 1
    using RSTIES = BitField<2, 1>;
    constexpr uint32_t RSTIES_Pos = 2;
    constexpr uint32_t RSTIES_Msk = RSTIES::mask;

    /// Downstream Resume Sent Interrupt Enable
    /// Position: 3, Width: 1
    using RSMEDIES = BitField<3, 1>;
    constexpr uint32_t RSMEDIES_Pos = 3;
    constexpr uint32_t RSMEDIES_Msk = RSMEDIES::mask;

    /// Upstream Resume Received Interrupt Enable
    /// Position: 4, Width: 1
    using RXRSMIES = BitField<4, 1>;
    constexpr uint32_t RXRSMIES_Pos = 4;
    constexpr uint32_t RXRSMIES_Msk = RXRSMIES::mask;

    /// Host Start of Frame Interrupt Enable
    /// Position: 5, Width: 1
    using HSOFIES = BitField<5, 1>;
    constexpr uint32_t HSOFIES_Pos = 5;
    constexpr uint32_t HSOFIES_Msk = HSOFIES::mask;

    /// Host Wake-Up Interrupt Enable
    /// Position: 6, Width: 1
    using HWUPIES = BitField<6, 1>;
    constexpr uint32_t HWUPIES_Pos = 6;
    constexpr uint32_t HWUPIES_Msk = HWUPIES::mask;

    /// Pipe 0 Interrupt Enable
    /// Position: 8, Width: 1
    using PEP_0 = BitField<8, 1>;
    constexpr uint32_t PEP_0_Pos = 8;
    constexpr uint32_t PEP_0_Msk = PEP_0::mask;

    /// Pipe 1 Interrupt Enable
    /// Position: 9, Width: 1
    using PEP_1 = BitField<9, 1>;
    constexpr uint32_t PEP_1_Pos = 9;
    constexpr uint32_t PEP_1_Msk = PEP_1::mask;

    /// Pipe 2 Interrupt Enable
    /// Position: 10, Width: 1
    using PEP_2 = BitField<10, 1>;
    constexpr uint32_t PEP_2_Pos = 10;
    constexpr uint32_t PEP_2_Msk = PEP_2::mask;

    /// Pipe 3 Interrupt Enable
    /// Position: 11, Width: 1
    using PEP_3 = BitField<11, 1>;
    constexpr uint32_t PEP_3_Pos = 11;
    constexpr uint32_t PEP_3_Msk = PEP_3::mask;

    /// Pipe 4 Interrupt Enable
    /// Position: 12, Width: 1
    using PEP_4 = BitField<12, 1>;
    constexpr uint32_t PEP_4_Pos = 12;
    constexpr uint32_t PEP_4_Msk = PEP_4::mask;

    /// Pipe 5 Interrupt Enable
    /// Position: 13, Width: 1
    using PEP_5 = BitField<13, 1>;
    constexpr uint32_t PEP_5_Pos = 13;
    constexpr uint32_t PEP_5_Msk = PEP_5::mask;

    /// Pipe 6 Interrupt Enable
    /// Position: 14, Width: 1
    using PEP_6 = BitField<14, 1>;
    constexpr uint32_t PEP_6_Pos = 14;
    constexpr uint32_t PEP_6_Msk = PEP_6::mask;

    /// Pipe 7 Interrupt Enable
    /// Position: 15, Width: 1
    using PEP_7 = BitField<15, 1>;
    constexpr uint32_t PEP_7_Pos = 15;
    constexpr uint32_t PEP_7_Msk = PEP_7::mask;

    /// Pipe 8 Interrupt Enable
    /// Position: 16, Width: 1
    using PEP_8 = BitField<16, 1>;
    constexpr uint32_t PEP_8_Pos = 16;
    constexpr uint32_t PEP_8_Msk = PEP_8::mask;

    /// Pipe 9 Interrupt Enable
    /// Position: 17, Width: 1
    using PEP_9 = BitField<17, 1>;
    constexpr uint32_t PEP_9_Pos = 17;
    constexpr uint32_t PEP_9_Msk = PEP_9::mask;

    /// DMA Channel 0 Interrupt Enable
    /// Position: 25, Width: 1
    using DMA_1 = BitField<25, 1>;
    constexpr uint32_t DMA_1_Pos = 25;
    constexpr uint32_t DMA_1_Msk = DMA_1::mask;

    /// DMA Channel 1 Interrupt Enable
    /// Position: 26, Width: 1
    using DMA_2 = BitField<26, 1>;
    constexpr uint32_t DMA_2_Pos = 26;
    constexpr uint32_t DMA_2_Msk = DMA_2::mask;

    /// DMA Channel 2 Interrupt Enable
    /// Position: 27, Width: 1
    using DMA_3 = BitField<27, 1>;
    constexpr uint32_t DMA_3_Pos = 27;
    constexpr uint32_t DMA_3_Msk = DMA_3::mask;

    /// DMA Channel 3 Interrupt Enable
    /// Position: 28, Width: 1
    using DMA_4 = BitField<28, 1>;
    constexpr uint32_t DMA_4_Pos = 28;
    constexpr uint32_t DMA_4_Msk = DMA_4::mask;

    /// DMA Channel 4 Interrupt Enable
    /// Position: 29, Width: 1
    using DMA_5 = BitField<29, 1>;
    constexpr uint32_t DMA_5_Pos = 29;
    constexpr uint32_t DMA_5_Msk = DMA_5::mask;

    /// DMA Channel 5 Interrupt Enable
    /// Position: 30, Width: 1
    using DMA_6 = BitField<30, 1>;
    constexpr uint32_t DMA_6_Pos = 30;
    constexpr uint32_t DMA_6_Msk = DMA_6::mask;

    /// DMA Channel 6 Interrupt Enable
    /// Position: 31, Width: 1
    using DMA_7 = BitField<31, 1>;
    constexpr uint32_t DMA_7_Pos = 31;
    constexpr uint32_t DMA_7_Msk = DMA_7::mask;

}  // namespace hstier

/// HSTPIP - Host Pipe Register
namespace hstpip {
    /// Pipe 0 Enable
    /// Position: 0, Width: 1
    using PEN0 = BitField<0, 1>;
    constexpr uint32_t PEN0_Pos = 0;
    constexpr uint32_t PEN0_Msk = PEN0::mask;

    /// Pipe 1 Enable
    /// Position: 1, Width: 1
    using PEN1 = BitField<1, 1>;
    constexpr uint32_t PEN1_Pos = 1;
    constexpr uint32_t PEN1_Msk = PEN1::mask;

    /// Pipe 2 Enable
    /// Position: 2, Width: 1
    using PEN2 = BitField<2, 1>;
    constexpr uint32_t PEN2_Pos = 2;
    constexpr uint32_t PEN2_Msk = PEN2::mask;

    /// Pipe 3 Enable
    /// Position: 3, Width: 1
    using PEN3 = BitField<3, 1>;
    constexpr uint32_t PEN3_Pos = 3;
    constexpr uint32_t PEN3_Msk = PEN3::mask;

    /// Pipe 4 Enable
    /// Position: 4, Width: 1
    using PEN4 = BitField<4, 1>;
    constexpr uint32_t PEN4_Pos = 4;
    constexpr uint32_t PEN4_Msk = PEN4::mask;

    /// Pipe 5 Enable
    /// Position: 5, Width: 1
    using PEN5 = BitField<5, 1>;
    constexpr uint32_t PEN5_Pos = 5;
    constexpr uint32_t PEN5_Msk = PEN5::mask;

    /// Pipe 6 Enable
    /// Position: 6, Width: 1
    using PEN6 = BitField<6, 1>;
    constexpr uint32_t PEN6_Pos = 6;
    constexpr uint32_t PEN6_Msk = PEN6::mask;

    /// Pipe 7 Enable
    /// Position: 7, Width: 1
    using PEN7 = BitField<7, 1>;
    constexpr uint32_t PEN7_Pos = 7;
    constexpr uint32_t PEN7_Msk = PEN7::mask;

    /// Pipe 8 Enable
    /// Position: 8, Width: 1
    using PEN8 = BitField<8, 1>;
    constexpr uint32_t PEN8_Pos = 8;
    constexpr uint32_t PEN8_Msk = PEN8::mask;

    /// Pipe 0 Reset
    /// Position: 16, Width: 1
    using PRST0 = BitField<16, 1>;
    constexpr uint32_t PRST0_Pos = 16;
    constexpr uint32_t PRST0_Msk = PRST0::mask;

    /// Pipe 1 Reset
    /// Position: 17, Width: 1
    using PRST1 = BitField<17, 1>;
    constexpr uint32_t PRST1_Pos = 17;
    constexpr uint32_t PRST1_Msk = PRST1::mask;

    /// Pipe 2 Reset
    /// Position: 18, Width: 1
    using PRST2 = BitField<18, 1>;
    constexpr uint32_t PRST2_Pos = 18;
    constexpr uint32_t PRST2_Msk = PRST2::mask;

    /// Pipe 3 Reset
    /// Position: 19, Width: 1
    using PRST3 = BitField<19, 1>;
    constexpr uint32_t PRST3_Pos = 19;
    constexpr uint32_t PRST3_Msk = PRST3::mask;

    /// Pipe 4 Reset
    /// Position: 20, Width: 1
    using PRST4 = BitField<20, 1>;
    constexpr uint32_t PRST4_Pos = 20;
    constexpr uint32_t PRST4_Msk = PRST4::mask;

    /// Pipe 5 Reset
    /// Position: 21, Width: 1
    using PRST5 = BitField<21, 1>;
    constexpr uint32_t PRST5_Pos = 21;
    constexpr uint32_t PRST5_Msk = PRST5::mask;

    /// Pipe 6 Reset
    /// Position: 22, Width: 1
    using PRST6 = BitField<22, 1>;
    constexpr uint32_t PRST6_Pos = 22;
    constexpr uint32_t PRST6_Msk = PRST6::mask;

    /// Pipe 7 Reset
    /// Position: 23, Width: 1
    using PRST7 = BitField<23, 1>;
    constexpr uint32_t PRST7_Pos = 23;
    constexpr uint32_t PRST7_Msk = PRST7::mask;

    /// Pipe 8 Reset
    /// Position: 24, Width: 1
    using PRST8 = BitField<24, 1>;
    constexpr uint32_t PRST8_Pos = 24;
    constexpr uint32_t PRST8_Msk = PRST8::mask;

}  // namespace hstpip

/// HSTFNUM - Host Frame Number Register
namespace hstfnum {
    /// Micro Frame Number
    /// Position: 0, Width: 3
    using MFNUM = BitField<0, 3>;
    constexpr uint32_t MFNUM_Pos = 0;
    constexpr uint32_t MFNUM_Msk = MFNUM::mask;

    /// Frame Number
    /// Position: 3, Width: 11
    using FNUM = BitField<3, 11>;
    constexpr uint32_t FNUM_Pos = 3;
    constexpr uint32_t FNUM_Msk = FNUM::mask;

    /// Frame Length
    /// Position: 16, Width: 8
    using FLENHIGH = BitField<16, 8>;
    constexpr uint32_t FLENHIGH_Pos = 16;
    constexpr uint32_t FLENHIGH_Msk = FLENHIGH::mask;

}  // namespace hstfnum

/// HSTADDR1 - Host Address 1 Register
namespace hstaddr1 {
    /// USB Host Address
    /// Position: 0, Width: 7
    using HSTADDRP0 = BitField<0, 7>;
    constexpr uint32_t HSTADDRP0_Pos = 0;
    constexpr uint32_t HSTADDRP0_Msk = HSTADDRP0::mask;

    /// USB Host Address
    /// Position: 8, Width: 7
    using HSTADDRP1 = BitField<8, 7>;
    constexpr uint32_t HSTADDRP1_Pos = 8;
    constexpr uint32_t HSTADDRP1_Msk = HSTADDRP1::mask;

    /// USB Host Address
    /// Position: 16, Width: 7
    using HSTADDRP2 = BitField<16, 7>;
    constexpr uint32_t HSTADDRP2_Pos = 16;
    constexpr uint32_t HSTADDRP2_Msk = HSTADDRP2::mask;

    /// USB Host Address
    /// Position: 24, Width: 7
    using HSTADDRP3 = BitField<24, 7>;
    constexpr uint32_t HSTADDRP3_Pos = 24;
    constexpr uint32_t HSTADDRP3_Msk = HSTADDRP3::mask;

}  // namespace hstaddr1

/// HSTADDR2 - Host Address 2 Register
namespace hstaddr2 {
    /// USB Host Address
    /// Position: 0, Width: 7
    using HSTADDRP4 = BitField<0, 7>;
    constexpr uint32_t HSTADDRP4_Pos = 0;
    constexpr uint32_t HSTADDRP4_Msk = HSTADDRP4::mask;

    /// USB Host Address
    /// Position: 8, Width: 7
    using HSTADDRP5 = BitField<8, 7>;
    constexpr uint32_t HSTADDRP5_Pos = 8;
    constexpr uint32_t HSTADDRP5_Msk = HSTADDRP5::mask;

    /// USB Host Address
    /// Position: 16, Width: 7
    using HSTADDRP6 = BitField<16, 7>;
    constexpr uint32_t HSTADDRP6_Pos = 16;
    constexpr uint32_t HSTADDRP6_Msk = HSTADDRP6::mask;

    /// USB Host Address
    /// Position: 24, Width: 7
    using HSTADDRP7 = BitField<24, 7>;
    constexpr uint32_t HSTADDRP7_Pos = 24;
    constexpr uint32_t HSTADDRP7_Msk = HSTADDRP7::mask;

}  // namespace hstaddr2

/// HSTADDR3 - Host Address 3 Register
namespace hstaddr3 {
    /// USB Host Address
    /// Position: 0, Width: 7
    using HSTADDRP8 = BitField<0, 7>;
    constexpr uint32_t HSTADDRP8_Pos = 0;
    constexpr uint32_t HSTADDRP8_Msk = HSTADDRP8::mask;

    /// USB Host Address
    /// Position: 8, Width: 7
    using HSTADDRP9 = BitField<8, 7>;
    constexpr uint32_t HSTADDRP9_Pos = 8;
    constexpr uint32_t HSTADDRP9_Msk = HSTADDRP9::mask;

}  // namespace hstaddr3

/// HSTPIPCFG[10] - Host Pipe Configuration Register
namespace hstpipcfg[10] {
    /// Pipe Memory Allocate
    /// Position: 1, Width: 1
    using ALLOC = BitField<1, 1>;
    constexpr uint32_t ALLOC_Pos = 1;
    constexpr uint32_t ALLOC_Msk = ALLOC::mask;

    /// Pipe Banks
    /// Position: 2, Width: 2
    using PBK = BitField<2, 2>;
    constexpr uint32_t PBK_Pos = 2;
    constexpr uint32_t PBK_Msk = PBK::mask;
    /// Enumerated values for PBK
    namespace pbk {
        constexpr uint32_t _1_BANK = 0;
        constexpr uint32_t _2_BANK = 1;
        constexpr uint32_t _3_BANK = 2;
    }

    /// Pipe Size
    /// Position: 4, Width: 3
    using PSIZE = BitField<4, 3>;
    constexpr uint32_t PSIZE_Pos = 4;
    constexpr uint32_t PSIZE_Msk = PSIZE::mask;
    /// Enumerated values for PSIZE
    namespace psize {
        constexpr uint32_t _8_BYTE = 0;
        constexpr uint32_t _16_BYTE = 1;
        constexpr uint32_t _32_BYTE = 2;
        constexpr uint32_t _64_BYTE = 3;
        constexpr uint32_t _128_BYTE = 4;
        constexpr uint32_t _256_BYTE = 5;
        constexpr uint32_t _512_BYTE = 6;
        constexpr uint32_t _1024_BYTE = 7;
    }

    /// Pipe Token
    /// Position: 8, Width: 2
    using PTOKEN = BitField<8, 2>;
    constexpr uint32_t PTOKEN_Pos = 8;
    constexpr uint32_t PTOKEN_Msk = PTOKEN::mask;
    /// Enumerated values for PTOKEN
    namespace ptoken {
        constexpr uint32_t SETUP = 0;
        constexpr uint32_t IN = 1;
        constexpr uint32_t OUT = 2;
    }

    /// Automatic Switch
    /// Position: 10, Width: 1
    using AUTOSW = BitField<10, 1>;
    constexpr uint32_t AUTOSW_Pos = 10;
    constexpr uint32_t AUTOSW_Msk = AUTOSW::mask;

    /// Pipe Type
    /// Position: 12, Width: 2
    using PTYPE = BitField<12, 2>;
    constexpr uint32_t PTYPE_Pos = 12;
    constexpr uint32_t PTYPE_Msk = PTYPE::mask;
    /// Enumerated values for PTYPE
    namespace ptype {
        constexpr uint32_t CTRL = 0;
        constexpr uint32_t ISO = 1;
        constexpr uint32_t BLK = 2;
        constexpr uint32_t INTRPT = 3;
    }

    /// Pipe Endpoint Number
    /// Position: 16, Width: 4
    using PEPNUM = BitField<16, 4>;
    constexpr uint32_t PEPNUM_Pos = 16;
    constexpr uint32_t PEPNUM_Msk = PEPNUM::mask;

    /// Pipe Interrupt Request Frequency
    /// Position: 24, Width: 8
    using INTFRQ = BitField<24, 8>;
    constexpr uint32_t INTFRQ_Pos = 24;
    constexpr uint32_t INTFRQ_Msk = INTFRQ::mask;

}  // namespace hstpipcfg[10]

/// HSTPIPCFG_CTRL_BULK_MODE[10] - Host Pipe Configuration Register
namespace hstpipcfg_ctrl_bulk_mode[10] {
    /// Pipe Memory Allocate
    /// Position: 1, Width: 1
    using ALLOC = BitField<1, 1>;
    constexpr uint32_t ALLOC_Pos = 1;
    constexpr uint32_t ALLOC_Msk = ALLOC::mask;

    /// Pipe Banks
    /// Position: 2, Width: 2
    using PBK = BitField<2, 2>;
    constexpr uint32_t PBK_Pos = 2;
    constexpr uint32_t PBK_Msk = PBK::mask;
    /// Enumerated values for PBK
    namespace pbk {
        constexpr uint32_t _1_BANK = 0;
        constexpr uint32_t _2_BANK = 1;
        constexpr uint32_t _3_BANK = 2;
    }

    /// Pipe Size
    /// Position: 4, Width: 3
    using PSIZE = BitField<4, 3>;
    constexpr uint32_t PSIZE_Pos = 4;
    constexpr uint32_t PSIZE_Msk = PSIZE::mask;
    /// Enumerated values for PSIZE
    namespace psize {
        constexpr uint32_t _8_BYTE = 0;
        constexpr uint32_t _16_BYTE = 1;
        constexpr uint32_t _32_BYTE = 2;
        constexpr uint32_t _64_BYTE = 3;
        constexpr uint32_t _128_BYTE = 4;
        constexpr uint32_t _256_BYTE = 5;
        constexpr uint32_t _512_BYTE = 6;
        constexpr uint32_t _1024_BYTE = 7;
    }

    /// Pipe Token
    /// Position: 8, Width: 2
    using PTOKEN = BitField<8, 2>;
    constexpr uint32_t PTOKEN_Pos = 8;
    constexpr uint32_t PTOKEN_Msk = PTOKEN::mask;
    /// Enumerated values for PTOKEN
    namespace ptoken {
        constexpr uint32_t SETUP = 0;
        constexpr uint32_t IN = 1;
        constexpr uint32_t OUT = 2;
    }

    /// Automatic Switch
    /// Position: 10, Width: 1
    using AUTOSW = BitField<10, 1>;
    constexpr uint32_t AUTOSW_Pos = 10;
    constexpr uint32_t AUTOSW_Msk = AUTOSW::mask;

    /// Pipe Type
    /// Position: 12, Width: 2
    using PTYPE = BitField<12, 2>;
    constexpr uint32_t PTYPE_Pos = 12;
    constexpr uint32_t PTYPE_Msk = PTYPE::mask;
    /// Enumerated values for PTYPE
    namespace ptype {
        constexpr uint32_t CTRL = 0;
        constexpr uint32_t ISO = 1;
        constexpr uint32_t BLK = 2;
        constexpr uint32_t INTRPT = 3;
    }

    /// Pipe Endpoint Number
    /// Position: 16, Width: 4
    using PEPNUM = BitField<16, 4>;
    constexpr uint32_t PEPNUM_Pos = 16;
    constexpr uint32_t PEPNUM_Msk = PEPNUM::mask;

    /// Ping Enable
    /// Position: 20, Width: 1
    using PINGEN = BitField<20, 1>;
    constexpr uint32_t PINGEN_Pos = 20;
    constexpr uint32_t PINGEN_Msk = PINGEN::mask;

    /// bInterval Parameter for the Bulk-Out/Ping Transaction
    /// Position: 24, Width: 8
    using BINTERVAL = BitField<24, 8>;
    constexpr uint32_t BINTERVAL_Pos = 24;
    constexpr uint32_t BINTERVAL_Msk = BINTERVAL::mask;

}  // namespace hstpipcfg_ctrl_bulk_mode[10]

/// HSTPIPISR_CTRL_MODE[10] - Host Pipe Status Register
namespace hstpipisr_ctrl_mode[10] {
    /// Received IN Data Interrupt
    /// Position: 0, Width: 1
    using RXINI = BitField<0, 1>;
    constexpr uint32_t RXINI_Pos = 0;
    constexpr uint32_t RXINI_Msk = RXINI::mask;

    /// Transmitted OUT Data Interrupt
    /// Position: 1, Width: 1
    using TXOUTI = BitField<1, 1>;
    constexpr uint32_t TXOUTI_Pos = 1;
    constexpr uint32_t TXOUTI_Msk = TXOUTI::mask;

    /// Transmitted SETUP Interrupt
    /// Position: 2, Width: 1
    using TXSTPI = BitField<2, 1>;
    constexpr uint32_t TXSTPI_Pos = 2;
    constexpr uint32_t TXSTPI_Msk = TXSTPI::mask;

    /// Pipe Error Interrupt
    /// Position: 3, Width: 1
    using PERRI = BitField<3, 1>;
    constexpr uint32_t PERRI_Pos = 3;
    constexpr uint32_t PERRI_Msk = PERRI::mask;

    /// NAKed Interrupt
    /// Position: 4, Width: 1
    using NAKEDI = BitField<4, 1>;
    constexpr uint32_t NAKEDI_Pos = 4;
    constexpr uint32_t NAKEDI_Msk = NAKEDI::mask;

    /// Overflow Interrupt
    /// Position: 5, Width: 1
    using OVERFI = BitField<5, 1>;
    constexpr uint32_t OVERFI_Pos = 5;
    constexpr uint32_t OVERFI_Msk = OVERFI::mask;

    /// Received STALLed Interrupt
    /// Position: 6, Width: 1
    using RXSTALLDI = BitField<6, 1>;
    constexpr uint32_t RXSTALLDI_Pos = 6;
    constexpr uint32_t RXSTALLDI_Msk = RXSTALLDI::mask;

    /// Short Packet Interrupt
    /// Position: 7, Width: 1
    using SHORTPACKETI = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETI_Pos = 7;
    constexpr uint32_t SHORTPACKETI_Msk = SHORTPACKETI::mask;

    /// Data Toggle Sequence
    /// Position: 8, Width: 2
    using DTSEQ = BitField<8, 2>;
    constexpr uint32_t DTSEQ_Pos = 8;
    constexpr uint32_t DTSEQ_Msk = DTSEQ::mask;
    /// Enumerated values for DTSEQ
    namespace dtseq {
        constexpr uint32_t DATA0 = 0;
        constexpr uint32_t DATA1 = 1;
    }

    /// Number of Busy Banks
    /// Position: 12, Width: 2
    using NBUSYBK = BitField<12, 2>;
    constexpr uint32_t NBUSYBK_Pos = 12;
    constexpr uint32_t NBUSYBK_Msk = NBUSYBK::mask;
    /// Enumerated values for NBUSYBK
    namespace nbusybk {
        constexpr uint32_t _0_BUSY = 0;
        constexpr uint32_t _1_BUSY = 1;
        constexpr uint32_t _2_BUSY = 2;
        constexpr uint32_t _3_BUSY = 3;
    }

    /// Current Bank
    /// Position: 14, Width: 2
    using CURRBK = BitField<14, 2>;
    constexpr uint32_t CURRBK_Pos = 14;
    constexpr uint32_t CURRBK_Msk = CURRBK::mask;
    /// Enumerated values for CURRBK
    namespace currbk {
        constexpr uint32_t BANK0 = 0;
        constexpr uint32_t BANK1 = 1;
        constexpr uint32_t BANK2 = 2;
    }

    /// Read/Write Allowed
    /// Position: 16, Width: 1
    using RWALL = BitField<16, 1>;
    constexpr uint32_t RWALL_Pos = 16;
    constexpr uint32_t RWALL_Msk = RWALL::mask;

    /// Configuration OK Status
    /// Position: 18, Width: 1
    using CFGOK = BitField<18, 1>;
    constexpr uint32_t CFGOK_Pos = 18;
    constexpr uint32_t CFGOK_Msk = CFGOK::mask;

    /// Pipe Byte Count
    /// Position: 20, Width: 11
    using PBYCT = BitField<20, 11>;
    constexpr uint32_t PBYCT_Pos = 20;
    constexpr uint32_t PBYCT_Msk = PBYCT::mask;

}  // namespace hstpipisr_ctrl_mode[10]

/// HSTPIPISR_ISO_MODE[10] - Host Pipe Status Register
namespace hstpipisr_iso_mode[10] {
    /// Received IN Data Interrupt
    /// Position: 0, Width: 1
    using RXINI = BitField<0, 1>;
    constexpr uint32_t RXINI_Pos = 0;
    constexpr uint32_t RXINI_Msk = RXINI::mask;

    /// Transmitted OUT Data Interrupt
    /// Position: 1, Width: 1
    using TXOUTI = BitField<1, 1>;
    constexpr uint32_t TXOUTI_Pos = 1;
    constexpr uint32_t TXOUTI_Msk = TXOUTI::mask;

    /// Underflow Interrupt
    /// Position: 2, Width: 1
    using UNDERFI = BitField<2, 1>;
    constexpr uint32_t UNDERFI_Pos = 2;
    constexpr uint32_t UNDERFI_Msk = UNDERFI::mask;

    /// Pipe Error Interrupt
    /// Position: 3, Width: 1
    using PERRI = BitField<3, 1>;
    constexpr uint32_t PERRI_Pos = 3;
    constexpr uint32_t PERRI_Msk = PERRI::mask;

    /// NAKed Interrupt
    /// Position: 4, Width: 1
    using NAKEDI = BitField<4, 1>;
    constexpr uint32_t NAKEDI_Pos = 4;
    constexpr uint32_t NAKEDI_Msk = NAKEDI::mask;

    /// Overflow Interrupt
    /// Position: 5, Width: 1
    using OVERFI = BitField<5, 1>;
    constexpr uint32_t OVERFI_Pos = 5;
    constexpr uint32_t OVERFI_Msk = OVERFI::mask;

    /// CRC Error Interrupt
    /// Position: 6, Width: 1
    using CRCERRI = BitField<6, 1>;
    constexpr uint32_t CRCERRI_Pos = 6;
    constexpr uint32_t CRCERRI_Msk = CRCERRI::mask;

    /// Short Packet Interrupt
    /// Position: 7, Width: 1
    using SHORTPACKETI = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETI_Pos = 7;
    constexpr uint32_t SHORTPACKETI_Msk = SHORTPACKETI::mask;

    /// Data Toggle Sequence
    /// Position: 8, Width: 2
    using DTSEQ = BitField<8, 2>;
    constexpr uint32_t DTSEQ_Pos = 8;
    constexpr uint32_t DTSEQ_Msk = DTSEQ::mask;
    /// Enumerated values for DTSEQ
    namespace dtseq {
        constexpr uint32_t DATA0 = 0;
        constexpr uint32_t DATA1 = 1;
    }

    /// Number of Busy Banks
    /// Position: 12, Width: 2
    using NBUSYBK = BitField<12, 2>;
    constexpr uint32_t NBUSYBK_Pos = 12;
    constexpr uint32_t NBUSYBK_Msk = NBUSYBK::mask;
    /// Enumerated values for NBUSYBK
    namespace nbusybk {
        constexpr uint32_t _0_BUSY = 0;
        constexpr uint32_t _1_BUSY = 1;
        constexpr uint32_t _2_BUSY = 2;
        constexpr uint32_t _3_BUSY = 3;
    }

    /// Current Bank
    /// Position: 14, Width: 2
    using CURRBK = BitField<14, 2>;
    constexpr uint32_t CURRBK_Pos = 14;
    constexpr uint32_t CURRBK_Msk = CURRBK::mask;
    /// Enumerated values for CURRBK
    namespace currbk {
        constexpr uint32_t BANK0 = 0;
        constexpr uint32_t BANK1 = 1;
        constexpr uint32_t BANK2 = 2;
    }

    /// Read/Write Allowed
    /// Position: 16, Width: 1
    using RWALL = BitField<16, 1>;
    constexpr uint32_t RWALL_Pos = 16;
    constexpr uint32_t RWALL_Msk = RWALL::mask;

    /// Configuration OK Status
    /// Position: 18, Width: 1
    using CFGOK = BitField<18, 1>;
    constexpr uint32_t CFGOK_Pos = 18;
    constexpr uint32_t CFGOK_Msk = CFGOK::mask;

    /// Pipe Byte Count
    /// Position: 20, Width: 11
    using PBYCT = BitField<20, 11>;
    constexpr uint32_t PBYCT_Pos = 20;
    constexpr uint32_t PBYCT_Msk = PBYCT::mask;

}  // namespace hstpipisr_iso_mode[10]

/// HSTPIPISR_BLK_MODE[10] - Host Pipe Status Register
namespace hstpipisr_blk_mode[10] {
    /// Received IN Data Interrupt
    /// Position: 0, Width: 1
    using RXINI = BitField<0, 1>;
    constexpr uint32_t RXINI_Pos = 0;
    constexpr uint32_t RXINI_Msk = RXINI::mask;

    /// Transmitted OUT Data Interrupt
    /// Position: 1, Width: 1
    using TXOUTI = BitField<1, 1>;
    constexpr uint32_t TXOUTI_Pos = 1;
    constexpr uint32_t TXOUTI_Msk = TXOUTI::mask;

    /// Transmitted SETUP Interrupt
    /// Position: 2, Width: 1
    using TXSTPI = BitField<2, 1>;
    constexpr uint32_t TXSTPI_Pos = 2;
    constexpr uint32_t TXSTPI_Msk = TXSTPI::mask;

    /// Pipe Error Interrupt
    /// Position: 3, Width: 1
    using PERRI = BitField<3, 1>;
    constexpr uint32_t PERRI_Pos = 3;
    constexpr uint32_t PERRI_Msk = PERRI::mask;

    /// NAKed Interrupt
    /// Position: 4, Width: 1
    using NAKEDI = BitField<4, 1>;
    constexpr uint32_t NAKEDI_Pos = 4;
    constexpr uint32_t NAKEDI_Msk = NAKEDI::mask;

    /// Overflow Interrupt
    /// Position: 5, Width: 1
    using OVERFI = BitField<5, 1>;
    constexpr uint32_t OVERFI_Pos = 5;
    constexpr uint32_t OVERFI_Msk = OVERFI::mask;

    /// Received STALLed Interrupt
    /// Position: 6, Width: 1
    using RXSTALLDI = BitField<6, 1>;
    constexpr uint32_t RXSTALLDI_Pos = 6;
    constexpr uint32_t RXSTALLDI_Msk = RXSTALLDI::mask;

    /// Short Packet Interrupt
    /// Position: 7, Width: 1
    using SHORTPACKETI = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETI_Pos = 7;
    constexpr uint32_t SHORTPACKETI_Msk = SHORTPACKETI::mask;

    /// Data Toggle Sequence
    /// Position: 8, Width: 2
    using DTSEQ = BitField<8, 2>;
    constexpr uint32_t DTSEQ_Pos = 8;
    constexpr uint32_t DTSEQ_Msk = DTSEQ::mask;
    /// Enumerated values for DTSEQ
    namespace dtseq {
        constexpr uint32_t DATA0 = 0;
        constexpr uint32_t DATA1 = 1;
    }

    /// Number of Busy Banks
    /// Position: 12, Width: 2
    using NBUSYBK = BitField<12, 2>;
    constexpr uint32_t NBUSYBK_Pos = 12;
    constexpr uint32_t NBUSYBK_Msk = NBUSYBK::mask;
    /// Enumerated values for NBUSYBK
    namespace nbusybk {
        constexpr uint32_t _0_BUSY = 0;
        constexpr uint32_t _1_BUSY = 1;
        constexpr uint32_t _2_BUSY = 2;
        constexpr uint32_t _3_BUSY = 3;
    }

    /// Current Bank
    /// Position: 14, Width: 2
    using CURRBK = BitField<14, 2>;
    constexpr uint32_t CURRBK_Pos = 14;
    constexpr uint32_t CURRBK_Msk = CURRBK::mask;
    /// Enumerated values for CURRBK
    namespace currbk {
        constexpr uint32_t BANK0 = 0;
        constexpr uint32_t BANK1 = 1;
        constexpr uint32_t BANK2 = 2;
    }

    /// Read/Write Allowed
    /// Position: 16, Width: 1
    using RWALL = BitField<16, 1>;
    constexpr uint32_t RWALL_Pos = 16;
    constexpr uint32_t RWALL_Msk = RWALL::mask;

    /// Configuration OK Status
    /// Position: 18, Width: 1
    using CFGOK = BitField<18, 1>;
    constexpr uint32_t CFGOK_Pos = 18;
    constexpr uint32_t CFGOK_Msk = CFGOK::mask;

    /// Pipe Byte Count
    /// Position: 20, Width: 11
    using PBYCT = BitField<20, 11>;
    constexpr uint32_t PBYCT_Pos = 20;
    constexpr uint32_t PBYCT_Msk = PBYCT::mask;

}  // namespace hstpipisr_blk_mode[10]

/// HSTPIPISR_INTRPT_MODE[10] - Host Pipe Status Register
namespace hstpipisr_intrpt_mode[10] {
    /// Received IN Data Interrupt
    /// Position: 0, Width: 1
    using RXINI = BitField<0, 1>;
    constexpr uint32_t RXINI_Pos = 0;
    constexpr uint32_t RXINI_Msk = RXINI::mask;

    /// Transmitted OUT Data Interrupt
    /// Position: 1, Width: 1
    using TXOUTI = BitField<1, 1>;
    constexpr uint32_t TXOUTI_Pos = 1;
    constexpr uint32_t TXOUTI_Msk = TXOUTI::mask;

    /// Underflow Interrupt
    /// Position: 2, Width: 1
    using UNDERFI = BitField<2, 1>;
    constexpr uint32_t UNDERFI_Pos = 2;
    constexpr uint32_t UNDERFI_Msk = UNDERFI::mask;

    /// Pipe Error Interrupt
    /// Position: 3, Width: 1
    using PERRI = BitField<3, 1>;
    constexpr uint32_t PERRI_Pos = 3;
    constexpr uint32_t PERRI_Msk = PERRI::mask;

    /// NAKed Interrupt
    /// Position: 4, Width: 1
    using NAKEDI = BitField<4, 1>;
    constexpr uint32_t NAKEDI_Pos = 4;
    constexpr uint32_t NAKEDI_Msk = NAKEDI::mask;

    /// Overflow Interrupt
    /// Position: 5, Width: 1
    using OVERFI = BitField<5, 1>;
    constexpr uint32_t OVERFI_Pos = 5;
    constexpr uint32_t OVERFI_Msk = OVERFI::mask;

    /// Received STALLed Interrupt
    /// Position: 6, Width: 1
    using RXSTALLDI = BitField<6, 1>;
    constexpr uint32_t RXSTALLDI_Pos = 6;
    constexpr uint32_t RXSTALLDI_Msk = RXSTALLDI::mask;

    /// Short Packet Interrupt
    /// Position: 7, Width: 1
    using SHORTPACKETI = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETI_Pos = 7;
    constexpr uint32_t SHORTPACKETI_Msk = SHORTPACKETI::mask;

    /// Data Toggle Sequence
    /// Position: 8, Width: 2
    using DTSEQ = BitField<8, 2>;
    constexpr uint32_t DTSEQ_Pos = 8;
    constexpr uint32_t DTSEQ_Msk = DTSEQ::mask;
    /// Enumerated values for DTSEQ
    namespace dtseq {
        constexpr uint32_t DATA0 = 0;
        constexpr uint32_t DATA1 = 1;
    }

    /// Number of Busy Banks
    /// Position: 12, Width: 2
    using NBUSYBK = BitField<12, 2>;
    constexpr uint32_t NBUSYBK_Pos = 12;
    constexpr uint32_t NBUSYBK_Msk = NBUSYBK::mask;
    /// Enumerated values for NBUSYBK
    namespace nbusybk {
        constexpr uint32_t _0_BUSY = 0;
        constexpr uint32_t _1_BUSY = 1;
        constexpr uint32_t _2_BUSY = 2;
        constexpr uint32_t _3_BUSY = 3;
    }

    /// Current Bank
    /// Position: 14, Width: 2
    using CURRBK = BitField<14, 2>;
    constexpr uint32_t CURRBK_Pos = 14;
    constexpr uint32_t CURRBK_Msk = CURRBK::mask;
    /// Enumerated values for CURRBK
    namespace currbk {
        constexpr uint32_t BANK0 = 0;
        constexpr uint32_t BANK1 = 1;
        constexpr uint32_t BANK2 = 2;
    }

    /// Read/Write Allowed
    /// Position: 16, Width: 1
    using RWALL = BitField<16, 1>;
    constexpr uint32_t RWALL_Pos = 16;
    constexpr uint32_t RWALL_Msk = RWALL::mask;

    /// Configuration OK Status
    /// Position: 18, Width: 1
    using CFGOK = BitField<18, 1>;
    constexpr uint32_t CFGOK_Pos = 18;
    constexpr uint32_t CFGOK_Msk = CFGOK::mask;

    /// Pipe Byte Count
    /// Position: 20, Width: 11
    using PBYCT = BitField<20, 11>;
    constexpr uint32_t PBYCT_Pos = 20;
    constexpr uint32_t PBYCT_Msk = PBYCT::mask;

}  // namespace hstpipisr_intrpt_mode[10]

/// HSTPIPICR_CTRL_MODE[10] - Host Pipe Clear Register
namespace hstpipicr_ctrl_mode[10] {
    /// Received IN Data Interrupt Clear
    /// Position: 0, Width: 1
    using RXINIC = BitField<0, 1>;
    constexpr uint32_t RXINIC_Pos = 0;
    constexpr uint32_t RXINIC_Msk = RXINIC::mask;

    /// Transmitted OUT Data Interrupt Clear
    /// Position: 1, Width: 1
    using TXOUTIC = BitField<1, 1>;
    constexpr uint32_t TXOUTIC_Pos = 1;
    constexpr uint32_t TXOUTIC_Msk = TXOUTIC::mask;

    /// Transmitted SETUP Interrupt Clear
    /// Position: 2, Width: 1
    using TXSTPIC = BitField<2, 1>;
    constexpr uint32_t TXSTPIC_Pos = 2;
    constexpr uint32_t TXSTPIC_Msk = TXSTPIC::mask;

    /// NAKed Interrupt Clear
    /// Position: 4, Width: 1
    using NAKEDIC = BitField<4, 1>;
    constexpr uint32_t NAKEDIC_Pos = 4;
    constexpr uint32_t NAKEDIC_Msk = NAKEDIC::mask;

    /// Overflow Interrupt Clear
    /// Position: 5, Width: 1
    using OVERFIC = BitField<5, 1>;
    constexpr uint32_t OVERFIC_Pos = 5;
    constexpr uint32_t OVERFIC_Msk = OVERFIC::mask;

    /// Received STALLed Interrupt Clear
    /// Position: 6, Width: 1
    using RXSTALLDIC = BitField<6, 1>;
    constexpr uint32_t RXSTALLDIC_Pos = 6;
    constexpr uint32_t RXSTALLDIC_Msk = RXSTALLDIC::mask;

    /// Short Packet Interrupt Clear
    /// Position: 7, Width: 1
    using SHORTPACKETIC = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIC_Pos = 7;
    constexpr uint32_t SHORTPACKETIC_Msk = SHORTPACKETIC::mask;

}  // namespace hstpipicr_ctrl_mode[10]

/// HSTPIPICR_ISO_MODE[10] - Host Pipe Clear Register
namespace hstpipicr_iso_mode[10] {
    /// Received IN Data Interrupt Clear
    /// Position: 0, Width: 1
    using RXINIC = BitField<0, 1>;
    constexpr uint32_t RXINIC_Pos = 0;
    constexpr uint32_t RXINIC_Msk = RXINIC::mask;

    /// Transmitted OUT Data Interrupt Clear
    /// Position: 1, Width: 1
    using TXOUTIC = BitField<1, 1>;
    constexpr uint32_t TXOUTIC_Pos = 1;
    constexpr uint32_t TXOUTIC_Msk = TXOUTIC::mask;

    /// Underflow Interrupt Clear
    /// Position: 2, Width: 1
    using UNDERFIC = BitField<2, 1>;
    constexpr uint32_t UNDERFIC_Pos = 2;
    constexpr uint32_t UNDERFIC_Msk = UNDERFIC::mask;

    /// NAKed Interrupt Clear
    /// Position: 4, Width: 1
    using NAKEDIC = BitField<4, 1>;
    constexpr uint32_t NAKEDIC_Pos = 4;
    constexpr uint32_t NAKEDIC_Msk = NAKEDIC::mask;

    /// Overflow Interrupt Clear
    /// Position: 5, Width: 1
    using OVERFIC = BitField<5, 1>;
    constexpr uint32_t OVERFIC_Pos = 5;
    constexpr uint32_t OVERFIC_Msk = OVERFIC::mask;

    /// CRC Error Interrupt Clear
    /// Position: 6, Width: 1
    using CRCERRIC = BitField<6, 1>;
    constexpr uint32_t CRCERRIC_Pos = 6;
    constexpr uint32_t CRCERRIC_Msk = CRCERRIC::mask;

    /// Short Packet Interrupt Clear
    /// Position: 7, Width: 1
    using SHORTPACKETIC = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIC_Pos = 7;
    constexpr uint32_t SHORTPACKETIC_Msk = SHORTPACKETIC::mask;

}  // namespace hstpipicr_iso_mode[10]

/// HSTPIPICR_BLK_MODE[10] - Host Pipe Clear Register
namespace hstpipicr_blk_mode[10] {
    /// Received IN Data Interrupt Clear
    /// Position: 0, Width: 1
    using RXINIC = BitField<0, 1>;
    constexpr uint32_t RXINIC_Pos = 0;
    constexpr uint32_t RXINIC_Msk = RXINIC::mask;

    /// Transmitted OUT Data Interrupt Clear
    /// Position: 1, Width: 1
    using TXOUTIC = BitField<1, 1>;
    constexpr uint32_t TXOUTIC_Pos = 1;
    constexpr uint32_t TXOUTIC_Msk = TXOUTIC::mask;

    /// Transmitted SETUP Interrupt Clear
    /// Position: 2, Width: 1
    using TXSTPIC = BitField<2, 1>;
    constexpr uint32_t TXSTPIC_Pos = 2;
    constexpr uint32_t TXSTPIC_Msk = TXSTPIC::mask;

    /// NAKed Interrupt Clear
    /// Position: 4, Width: 1
    using NAKEDIC = BitField<4, 1>;
    constexpr uint32_t NAKEDIC_Pos = 4;
    constexpr uint32_t NAKEDIC_Msk = NAKEDIC::mask;

    /// Overflow Interrupt Clear
    /// Position: 5, Width: 1
    using OVERFIC = BitField<5, 1>;
    constexpr uint32_t OVERFIC_Pos = 5;
    constexpr uint32_t OVERFIC_Msk = OVERFIC::mask;

    /// Received STALLed Interrupt Clear
    /// Position: 6, Width: 1
    using RXSTALLDIC = BitField<6, 1>;
    constexpr uint32_t RXSTALLDIC_Pos = 6;
    constexpr uint32_t RXSTALLDIC_Msk = RXSTALLDIC::mask;

    /// Short Packet Interrupt Clear
    /// Position: 7, Width: 1
    using SHORTPACKETIC = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIC_Pos = 7;
    constexpr uint32_t SHORTPACKETIC_Msk = SHORTPACKETIC::mask;

}  // namespace hstpipicr_blk_mode[10]

/// HSTPIPICR_INTRPT_MODE[10] - Host Pipe Clear Register
namespace hstpipicr_intrpt_mode[10] {
    /// Received IN Data Interrupt Clear
    /// Position: 0, Width: 1
    using RXINIC = BitField<0, 1>;
    constexpr uint32_t RXINIC_Pos = 0;
    constexpr uint32_t RXINIC_Msk = RXINIC::mask;

    /// Transmitted OUT Data Interrupt Clear
    /// Position: 1, Width: 1
    using TXOUTIC = BitField<1, 1>;
    constexpr uint32_t TXOUTIC_Pos = 1;
    constexpr uint32_t TXOUTIC_Msk = TXOUTIC::mask;

    /// Underflow Interrupt Clear
    /// Position: 2, Width: 1
    using UNDERFIC = BitField<2, 1>;
    constexpr uint32_t UNDERFIC_Pos = 2;
    constexpr uint32_t UNDERFIC_Msk = UNDERFIC::mask;

    /// NAKed Interrupt Clear
    /// Position: 4, Width: 1
    using NAKEDIC = BitField<4, 1>;
    constexpr uint32_t NAKEDIC_Pos = 4;
    constexpr uint32_t NAKEDIC_Msk = NAKEDIC::mask;

    /// Overflow Interrupt Clear
    /// Position: 5, Width: 1
    using OVERFIC = BitField<5, 1>;
    constexpr uint32_t OVERFIC_Pos = 5;
    constexpr uint32_t OVERFIC_Msk = OVERFIC::mask;

    /// Received STALLed Interrupt Clear
    /// Position: 6, Width: 1
    using RXSTALLDIC = BitField<6, 1>;
    constexpr uint32_t RXSTALLDIC_Pos = 6;
    constexpr uint32_t RXSTALLDIC_Msk = RXSTALLDIC::mask;

    /// Short Packet Interrupt Clear
    /// Position: 7, Width: 1
    using SHORTPACKETIC = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIC_Pos = 7;
    constexpr uint32_t SHORTPACKETIC_Msk = SHORTPACKETIC::mask;

}  // namespace hstpipicr_intrpt_mode[10]

/// HSTPIPIFR_CTRL_MODE[10] - Host Pipe Set Register
namespace hstpipifr_ctrl_mode[10] {
    /// Received IN Data Interrupt Set
    /// Position: 0, Width: 1
    using RXINIS = BitField<0, 1>;
    constexpr uint32_t RXINIS_Pos = 0;
    constexpr uint32_t RXINIS_Msk = RXINIS::mask;

    /// Transmitted OUT Data Interrupt Set
    /// Position: 1, Width: 1
    using TXOUTIS = BitField<1, 1>;
    constexpr uint32_t TXOUTIS_Pos = 1;
    constexpr uint32_t TXOUTIS_Msk = TXOUTIS::mask;

    /// Transmitted SETUP Interrupt Set
    /// Position: 2, Width: 1
    using TXSTPIS = BitField<2, 1>;
    constexpr uint32_t TXSTPIS_Pos = 2;
    constexpr uint32_t TXSTPIS_Msk = TXSTPIS::mask;

    /// Pipe Error Interrupt Set
    /// Position: 3, Width: 1
    using PERRIS = BitField<3, 1>;
    constexpr uint32_t PERRIS_Pos = 3;
    constexpr uint32_t PERRIS_Msk = PERRIS::mask;

    /// NAKed Interrupt Set
    /// Position: 4, Width: 1
    using NAKEDIS = BitField<4, 1>;
    constexpr uint32_t NAKEDIS_Pos = 4;
    constexpr uint32_t NAKEDIS_Msk = NAKEDIS::mask;

    /// Overflow Interrupt Set
    /// Position: 5, Width: 1
    using OVERFIS = BitField<5, 1>;
    constexpr uint32_t OVERFIS_Pos = 5;
    constexpr uint32_t OVERFIS_Msk = OVERFIS::mask;

    /// Received STALLed Interrupt Set
    /// Position: 6, Width: 1
    using RXSTALLDIS = BitField<6, 1>;
    constexpr uint32_t RXSTALLDIS_Pos = 6;
    constexpr uint32_t RXSTALLDIS_Msk = RXSTALLDIS::mask;

    /// Short Packet Interrupt Set
    /// Position: 7, Width: 1
    using SHORTPACKETIS = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIS_Pos = 7;
    constexpr uint32_t SHORTPACKETIS_Msk = SHORTPACKETIS::mask;

    /// Number of Busy Banks Set
    /// Position: 12, Width: 1
    using NBUSYBKS = BitField<12, 1>;
    constexpr uint32_t NBUSYBKS_Pos = 12;
    constexpr uint32_t NBUSYBKS_Msk = NBUSYBKS::mask;

}  // namespace hstpipifr_ctrl_mode[10]

/// HSTPIPIFR_ISO_MODE[10] - Host Pipe Set Register
namespace hstpipifr_iso_mode[10] {
    /// Received IN Data Interrupt Set
    /// Position: 0, Width: 1
    using RXINIS = BitField<0, 1>;
    constexpr uint32_t RXINIS_Pos = 0;
    constexpr uint32_t RXINIS_Msk = RXINIS::mask;

    /// Transmitted OUT Data Interrupt Set
    /// Position: 1, Width: 1
    using TXOUTIS = BitField<1, 1>;
    constexpr uint32_t TXOUTIS_Pos = 1;
    constexpr uint32_t TXOUTIS_Msk = TXOUTIS::mask;

    /// Underflow Interrupt Set
    /// Position: 2, Width: 1
    using UNDERFIS = BitField<2, 1>;
    constexpr uint32_t UNDERFIS_Pos = 2;
    constexpr uint32_t UNDERFIS_Msk = UNDERFIS::mask;

    /// Pipe Error Interrupt Set
    /// Position: 3, Width: 1
    using PERRIS = BitField<3, 1>;
    constexpr uint32_t PERRIS_Pos = 3;
    constexpr uint32_t PERRIS_Msk = PERRIS::mask;

    /// NAKed Interrupt Set
    /// Position: 4, Width: 1
    using NAKEDIS = BitField<4, 1>;
    constexpr uint32_t NAKEDIS_Pos = 4;
    constexpr uint32_t NAKEDIS_Msk = NAKEDIS::mask;

    /// Overflow Interrupt Set
    /// Position: 5, Width: 1
    using OVERFIS = BitField<5, 1>;
    constexpr uint32_t OVERFIS_Pos = 5;
    constexpr uint32_t OVERFIS_Msk = OVERFIS::mask;

    /// CRC Error Interrupt Set
    /// Position: 6, Width: 1
    using CRCERRIS = BitField<6, 1>;
    constexpr uint32_t CRCERRIS_Pos = 6;
    constexpr uint32_t CRCERRIS_Msk = CRCERRIS::mask;

    /// Short Packet Interrupt Set
    /// Position: 7, Width: 1
    using SHORTPACKETIS = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIS_Pos = 7;
    constexpr uint32_t SHORTPACKETIS_Msk = SHORTPACKETIS::mask;

    /// Number of Busy Banks Set
    /// Position: 12, Width: 1
    using NBUSYBKS = BitField<12, 1>;
    constexpr uint32_t NBUSYBKS_Pos = 12;
    constexpr uint32_t NBUSYBKS_Msk = NBUSYBKS::mask;

}  // namespace hstpipifr_iso_mode[10]

/// HSTPIPIFR_BLK_MODE[10] - Host Pipe Set Register
namespace hstpipifr_blk_mode[10] {
    /// Received IN Data Interrupt Set
    /// Position: 0, Width: 1
    using RXINIS = BitField<0, 1>;
    constexpr uint32_t RXINIS_Pos = 0;
    constexpr uint32_t RXINIS_Msk = RXINIS::mask;

    /// Transmitted OUT Data Interrupt Set
    /// Position: 1, Width: 1
    using TXOUTIS = BitField<1, 1>;
    constexpr uint32_t TXOUTIS_Pos = 1;
    constexpr uint32_t TXOUTIS_Msk = TXOUTIS::mask;

    /// Transmitted SETUP Interrupt Set
    /// Position: 2, Width: 1
    using TXSTPIS = BitField<2, 1>;
    constexpr uint32_t TXSTPIS_Pos = 2;
    constexpr uint32_t TXSTPIS_Msk = TXSTPIS::mask;

    /// Pipe Error Interrupt Set
    /// Position: 3, Width: 1
    using PERRIS = BitField<3, 1>;
    constexpr uint32_t PERRIS_Pos = 3;
    constexpr uint32_t PERRIS_Msk = PERRIS::mask;

    /// NAKed Interrupt Set
    /// Position: 4, Width: 1
    using NAKEDIS = BitField<4, 1>;
    constexpr uint32_t NAKEDIS_Pos = 4;
    constexpr uint32_t NAKEDIS_Msk = NAKEDIS::mask;

    /// Overflow Interrupt Set
    /// Position: 5, Width: 1
    using OVERFIS = BitField<5, 1>;
    constexpr uint32_t OVERFIS_Pos = 5;
    constexpr uint32_t OVERFIS_Msk = OVERFIS::mask;

    /// Received STALLed Interrupt Set
    /// Position: 6, Width: 1
    using RXSTALLDIS = BitField<6, 1>;
    constexpr uint32_t RXSTALLDIS_Pos = 6;
    constexpr uint32_t RXSTALLDIS_Msk = RXSTALLDIS::mask;

    /// Short Packet Interrupt Set
    /// Position: 7, Width: 1
    using SHORTPACKETIS = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIS_Pos = 7;
    constexpr uint32_t SHORTPACKETIS_Msk = SHORTPACKETIS::mask;

    /// Number of Busy Banks Set
    /// Position: 12, Width: 1
    using NBUSYBKS = BitField<12, 1>;
    constexpr uint32_t NBUSYBKS_Pos = 12;
    constexpr uint32_t NBUSYBKS_Msk = NBUSYBKS::mask;

}  // namespace hstpipifr_blk_mode[10]

/// HSTPIPIFR_INTRPT_MODE[10] - Host Pipe Set Register
namespace hstpipifr_intrpt_mode[10] {
    /// Received IN Data Interrupt Set
    /// Position: 0, Width: 1
    using RXINIS = BitField<0, 1>;
    constexpr uint32_t RXINIS_Pos = 0;
    constexpr uint32_t RXINIS_Msk = RXINIS::mask;

    /// Transmitted OUT Data Interrupt Set
    /// Position: 1, Width: 1
    using TXOUTIS = BitField<1, 1>;
    constexpr uint32_t TXOUTIS_Pos = 1;
    constexpr uint32_t TXOUTIS_Msk = TXOUTIS::mask;

    /// Underflow Interrupt Set
    /// Position: 2, Width: 1
    using UNDERFIS = BitField<2, 1>;
    constexpr uint32_t UNDERFIS_Pos = 2;
    constexpr uint32_t UNDERFIS_Msk = UNDERFIS::mask;

    /// Pipe Error Interrupt Set
    /// Position: 3, Width: 1
    using PERRIS = BitField<3, 1>;
    constexpr uint32_t PERRIS_Pos = 3;
    constexpr uint32_t PERRIS_Msk = PERRIS::mask;

    /// NAKed Interrupt Set
    /// Position: 4, Width: 1
    using NAKEDIS = BitField<4, 1>;
    constexpr uint32_t NAKEDIS_Pos = 4;
    constexpr uint32_t NAKEDIS_Msk = NAKEDIS::mask;

    /// Overflow Interrupt Set
    /// Position: 5, Width: 1
    using OVERFIS = BitField<5, 1>;
    constexpr uint32_t OVERFIS_Pos = 5;
    constexpr uint32_t OVERFIS_Msk = OVERFIS::mask;

    /// Received STALLed Interrupt Set
    /// Position: 6, Width: 1
    using RXSTALLDIS = BitField<6, 1>;
    constexpr uint32_t RXSTALLDIS_Pos = 6;
    constexpr uint32_t RXSTALLDIS_Msk = RXSTALLDIS::mask;

    /// Short Packet Interrupt Set
    /// Position: 7, Width: 1
    using SHORTPACKETIS = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIS_Pos = 7;
    constexpr uint32_t SHORTPACKETIS_Msk = SHORTPACKETIS::mask;

    /// Number of Busy Banks Set
    /// Position: 12, Width: 1
    using NBUSYBKS = BitField<12, 1>;
    constexpr uint32_t NBUSYBKS_Pos = 12;
    constexpr uint32_t NBUSYBKS_Msk = NBUSYBKS::mask;

}  // namespace hstpipifr_intrpt_mode[10]

/// HSTPIPIMR_CTRL_MODE[10] - Host Pipe Mask Register
namespace hstpipimr_ctrl_mode[10] {
    /// Received IN Data Interrupt Enable
    /// Position: 0, Width: 1
    using RXINE = BitField<0, 1>;
    constexpr uint32_t RXINE_Pos = 0;
    constexpr uint32_t RXINE_Msk = RXINE::mask;

    /// Transmitted OUT Data Interrupt Enable
    /// Position: 1, Width: 1
    using TXOUTE = BitField<1, 1>;
    constexpr uint32_t TXOUTE_Pos = 1;
    constexpr uint32_t TXOUTE_Msk = TXOUTE::mask;

    /// Transmitted SETUP Interrupt Enable
    /// Position: 2, Width: 1
    using TXSTPE = BitField<2, 1>;
    constexpr uint32_t TXSTPE_Pos = 2;
    constexpr uint32_t TXSTPE_Msk = TXSTPE::mask;

    /// Pipe Error Interrupt Enable
    /// Position: 3, Width: 1
    using PERRE = BitField<3, 1>;
    constexpr uint32_t PERRE_Pos = 3;
    constexpr uint32_t PERRE_Msk = PERRE::mask;

    /// NAKed Interrupt Enable
    /// Position: 4, Width: 1
    using NAKEDE = BitField<4, 1>;
    constexpr uint32_t NAKEDE_Pos = 4;
    constexpr uint32_t NAKEDE_Msk = NAKEDE::mask;

    /// Overflow Interrupt Enable
    /// Position: 5, Width: 1
    using OVERFIE = BitField<5, 1>;
    constexpr uint32_t OVERFIE_Pos = 5;
    constexpr uint32_t OVERFIE_Msk = OVERFIE::mask;

    /// Received STALLed Interrupt Enable
    /// Position: 6, Width: 1
    using RXSTALLDE = BitField<6, 1>;
    constexpr uint32_t RXSTALLDE_Pos = 6;
    constexpr uint32_t RXSTALLDE_Msk = RXSTALLDE::mask;

    /// Short Packet Interrupt Enable
    /// Position: 7, Width: 1
    using SHORTPACKETIE = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIE_Pos = 7;
    constexpr uint32_t SHORTPACKETIE_Msk = SHORTPACKETIE::mask;

    /// Number of Busy Banks Interrupt Enable
    /// Position: 12, Width: 1
    using NBUSYBKE = BitField<12, 1>;
    constexpr uint32_t NBUSYBKE_Pos = 12;
    constexpr uint32_t NBUSYBKE_Msk = NBUSYBKE::mask;

    /// FIFO Control
    /// Position: 14, Width: 1
    using FIFOCON = BitField<14, 1>;
    constexpr uint32_t FIFOCON_Pos = 14;
    constexpr uint32_t FIFOCON_Msk = FIFOCON::mask;

    /// Pipe Interrupts Disable HDMA Request Enable
    /// Position: 16, Width: 1
    using PDISHDMA = BitField<16, 1>;
    constexpr uint32_t PDISHDMA_Pos = 16;
    constexpr uint32_t PDISHDMA_Msk = PDISHDMA::mask;

    /// Pipe Freeze
    /// Position: 17, Width: 1
    using PFREEZE = BitField<17, 1>;
    constexpr uint32_t PFREEZE_Pos = 17;
    constexpr uint32_t PFREEZE_Msk = PFREEZE::mask;

    /// Reset Data Toggle
    /// Position: 18, Width: 1
    using RSTDT = BitField<18, 1>;
    constexpr uint32_t RSTDT_Pos = 18;
    constexpr uint32_t RSTDT_Msk = RSTDT::mask;

}  // namespace hstpipimr_ctrl_mode[10]

/// HSTPIPIMR_ISO_MODE[10] - Host Pipe Mask Register
namespace hstpipimr_iso_mode[10] {
    /// Received IN Data Interrupt Enable
    /// Position: 0, Width: 1
    using RXINE = BitField<0, 1>;
    constexpr uint32_t RXINE_Pos = 0;
    constexpr uint32_t RXINE_Msk = RXINE::mask;

    /// Transmitted OUT Data Interrupt Enable
    /// Position: 1, Width: 1
    using TXOUTE = BitField<1, 1>;
    constexpr uint32_t TXOUTE_Pos = 1;
    constexpr uint32_t TXOUTE_Msk = TXOUTE::mask;

    /// Underflow Interrupt Enable
    /// Position: 2, Width: 1
    using UNDERFIE = BitField<2, 1>;
    constexpr uint32_t UNDERFIE_Pos = 2;
    constexpr uint32_t UNDERFIE_Msk = UNDERFIE::mask;

    /// Pipe Error Interrupt Enable
    /// Position: 3, Width: 1
    using PERRE = BitField<3, 1>;
    constexpr uint32_t PERRE_Pos = 3;
    constexpr uint32_t PERRE_Msk = PERRE::mask;

    /// NAKed Interrupt Enable
    /// Position: 4, Width: 1
    using NAKEDE = BitField<4, 1>;
    constexpr uint32_t NAKEDE_Pos = 4;
    constexpr uint32_t NAKEDE_Msk = NAKEDE::mask;

    /// Overflow Interrupt Enable
    /// Position: 5, Width: 1
    using OVERFIE = BitField<5, 1>;
    constexpr uint32_t OVERFIE_Pos = 5;
    constexpr uint32_t OVERFIE_Msk = OVERFIE::mask;

    /// CRC Error Interrupt Enable
    /// Position: 6, Width: 1
    using CRCERRE = BitField<6, 1>;
    constexpr uint32_t CRCERRE_Pos = 6;
    constexpr uint32_t CRCERRE_Msk = CRCERRE::mask;

    /// Short Packet Interrupt Enable
    /// Position: 7, Width: 1
    using SHORTPACKETIE = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIE_Pos = 7;
    constexpr uint32_t SHORTPACKETIE_Msk = SHORTPACKETIE::mask;

    /// Number of Busy Banks Interrupt Enable
    /// Position: 12, Width: 1
    using NBUSYBKE = BitField<12, 1>;
    constexpr uint32_t NBUSYBKE_Pos = 12;
    constexpr uint32_t NBUSYBKE_Msk = NBUSYBKE::mask;

    /// FIFO Control
    /// Position: 14, Width: 1
    using FIFOCON = BitField<14, 1>;
    constexpr uint32_t FIFOCON_Pos = 14;
    constexpr uint32_t FIFOCON_Msk = FIFOCON::mask;

    /// Pipe Interrupts Disable HDMA Request Enable
    /// Position: 16, Width: 1
    using PDISHDMA = BitField<16, 1>;
    constexpr uint32_t PDISHDMA_Pos = 16;
    constexpr uint32_t PDISHDMA_Msk = PDISHDMA::mask;

    /// Pipe Freeze
    /// Position: 17, Width: 1
    using PFREEZE = BitField<17, 1>;
    constexpr uint32_t PFREEZE_Pos = 17;
    constexpr uint32_t PFREEZE_Msk = PFREEZE::mask;

    /// Reset Data Toggle
    /// Position: 18, Width: 1
    using RSTDT = BitField<18, 1>;
    constexpr uint32_t RSTDT_Pos = 18;
    constexpr uint32_t RSTDT_Msk = RSTDT::mask;

}  // namespace hstpipimr_iso_mode[10]

/// HSTPIPIMR_BLK_MODE[10] - Host Pipe Mask Register
namespace hstpipimr_blk_mode[10] {
    /// Received IN Data Interrupt Enable
    /// Position: 0, Width: 1
    using RXINE = BitField<0, 1>;
    constexpr uint32_t RXINE_Pos = 0;
    constexpr uint32_t RXINE_Msk = RXINE::mask;

    /// Transmitted OUT Data Interrupt Enable
    /// Position: 1, Width: 1
    using TXOUTE = BitField<1, 1>;
    constexpr uint32_t TXOUTE_Pos = 1;
    constexpr uint32_t TXOUTE_Msk = TXOUTE::mask;

    /// Transmitted SETUP Interrupt Enable
    /// Position: 2, Width: 1
    using TXSTPE = BitField<2, 1>;
    constexpr uint32_t TXSTPE_Pos = 2;
    constexpr uint32_t TXSTPE_Msk = TXSTPE::mask;

    /// Pipe Error Interrupt Enable
    /// Position: 3, Width: 1
    using PERRE = BitField<3, 1>;
    constexpr uint32_t PERRE_Pos = 3;
    constexpr uint32_t PERRE_Msk = PERRE::mask;

    /// NAKed Interrupt Enable
    /// Position: 4, Width: 1
    using NAKEDE = BitField<4, 1>;
    constexpr uint32_t NAKEDE_Pos = 4;
    constexpr uint32_t NAKEDE_Msk = NAKEDE::mask;

    /// Overflow Interrupt Enable
    /// Position: 5, Width: 1
    using OVERFIE = BitField<5, 1>;
    constexpr uint32_t OVERFIE_Pos = 5;
    constexpr uint32_t OVERFIE_Msk = OVERFIE::mask;

    /// Received STALLed Interrupt Enable
    /// Position: 6, Width: 1
    using RXSTALLDE = BitField<6, 1>;
    constexpr uint32_t RXSTALLDE_Pos = 6;
    constexpr uint32_t RXSTALLDE_Msk = RXSTALLDE::mask;

    /// Short Packet Interrupt Enable
    /// Position: 7, Width: 1
    using SHORTPACKETIE = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIE_Pos = 7;
    constexpr uint32_t SHORTPACKETIE_Msk = SHORTPACKETIE::mask;

    /// Number of Busy Banks Interrupt Enable
    /// Position: 12, Width: 1
    using NBUSYBKE = BitField<12, 1>;
    constexpr uint32_t NBUSYBKE_Pos = 12;
    constexpr uint32_t NBUSYBKE_Msk = NBUSYBKE::mask;

    /// FIFO Control
    /// Position: 14, Width: 1
    using FIFOCON = BitField<14, 1>;
    constexpr uint32_t FIFOCON_Pos = 14;
    constexpr uint32_t FIFOCON_Msk = FIFOCON::mask;

    /// Pipe Interrupts Disable HDMA Request Enable
    /// Position: 16, Width: 1
    using PDISHDMA = BitField<16, 1>;
    constexpr uint32_t PDISHDMA_Pos = 16;
    constexpr uint32_t PDISHDMA_Msk = PDISHDMA::mask;

    /// Pipe Freeze
    /// Position: 17, Width: 1
    using PFREEZE = BitField<17, 1>;
    constexpr uint32_t PFREEZE_Pos = 17;
    constexpr uint32_t PFREEZE_Msk = PFREEZE::mask;

    /// Reset Data Toggle
    /// Position: 18, Width: 1
    using RSTDT = BitField<18, 1>;
    constexpr uint32_t RSTDT_Pos = 18;
    constexpr uint32_t RSTDT_Msk = RSTDT::mask;

}  // namespace hstpipimr_blk_mode[10]

/// HSTPIPIMR_INTRPT_MODE[10] - Host Pipe Mask Register
namespace hstpipimr_intrpt_mode[10] {
    /// Received IN Data Interrupt Enable
    /// Position: 0, Width: 1
    using RXINE = BitField<0, 1>;
    constexpr uint32_t RXINE_Pos = 0;
    constexpr uint32_t RXINE_Msk = RXINE::mask;

    /// Transmitted OUT Data Interrupt Enable
    /// Position: 1, Width: 1
    using TXOUTE = BitField<1, 1>;
    constexpr uint32_t TXOUTE_Pos = 1;
    constexpr uint32_t TXOUTE_Msk = TXOUTE::mask;

    /// Underflow Interrupt Enable
    /// Position: 2, Width: 1
    using UNDERFIE = BitField<2, 1>;
    constexpr uint32_t UNDERFIE_Pos = 2;
    constexpr uint32_t UNDERFIE_Msk = UNDERFIE::mask;

    /// Pipe Error Interrupt Enable
    /// Position: 3, Width: 1
    using PERRE = BitField<3, 1>;
    constexpr uint32_t PERRE_Pos = 3;
    constexpr uint32_t PERRE_Msk = PERRE::mask;

    /// NAKed Interrupt Enable
    /// Position: 4, Width: 1
    using NAKEDE = BitField<4, 1>;
    constexpr uint32_t NAKEDE_Pos = 4;
    constexpr uint32_t NAKEDE_Msk = NAKEDE::mask;

    /// Overflow Interrupt Enable
    /// Position: 5, Width: 1
    using OVERFIE = BitField<5, 1>;
    constexpr uint32_t OVERFIE_Pos = 5;
    constexpr uint32_t OVERFIE_Msk = OVERFIE::mask;

    /// Received STALLed Interrupt Enable
    /// Position: 6, Width: 1
    using RXSTALLDE = BitField<6, 1>;
    constexpr uint32_t RXSTALLDE_Pos = 6;
    constexpr uint32_t RXSTALLDE_Msk = RXSTALLDE::mask;

    /// Short Packet Interrupt Enable
    /// Position: 7, Width: 1
    using SHORTPACKETIE = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIE_Pos = 7;
    constexpr uint32_t SHORTPACKETIE_Msk = SHORTPACKETIE::mask;

    /// Number of Busy Banks Interrupt Enable
    /// Position: 12, Width: 1
    using NBUSYBKE = BitField<12, 1>;
    constexpr uint32_t NBUSYBKE_Pos = 12;
    constexpr uint32_t NBUSYBKE_Msk = NBUSYBKE::mask;

    /// FIFO Control
    /// Position: 14, Width: 1
    using FIFOCON = BitField<14, 1>;
    constexpr uint32_t FIFOCON_Pos = 14;
    constexpr uint32_t FIFOCON_Msk = FIFOCON::mask;

    /// Pipe Interrupts Disable HDMA Request Enable
    /// Position: 16, Width: 1
    using PDISHDMA = BitField<16, 1>;
    constexpr uint32_t PDISHDMA_Pos = 16;
    constexpr uint32_t PDISHDMA_Msk = PDISHDMA::mask;

    /// Pipe Freeze
    /// Position: 17, Width: 1
    using PFREEZE = BitField<17, 1>;
    constexpr uint32_t PFREEZE_Pos = 17;
    constexpr uint32_t PFREEZE_Msk = PFREEZE::mask;

    /// Reset Data Toggle
    /// Position: 18, Width: 1
    using RSTDT = BitField<18, 1>;
    constexpr uint32_t RSTDT_Pos = 18;
    constexpr uint32_t RSTDT_Msk = RSTDT::mask;

}  // namespace hstpipimr_intrpt_mode[10]

/// HSTPIPIER_CTRL_MODE[10] - Host Pipe Enable Register
namespace hstpipier_ctrl_mode[10] {
    /// Received IN Data Interrupt Enable
    /// Position: 0, Width: 1
    using RXINES = BitField<0, 1>;
    constexpr uint32_t RXINES_Pos = 0;
    constexpr uint32_t RXINES_Msk = RXINES::mask;

    /// Transmitted OUT Data Interrupt Enable
    /// Position: 1, Width: 1
    using TXOUTES = BitField<1, 1>;
    constexpr uint32_t TXOUTES_Pos = 1;
    constexpr uint32_t TXOUTES_Msk = TXOUTES::mask;

    /// Transmitted SETUP Interrupt Enable
    /// Position: 2, Width: 1
    using TXSTPES = BitField<2, 1>;
    constexpr uint32_t TXSTPES_Pos = 2;
    constexpr uint32_t TXSTPES_Msk = TXSTPES::mask;

    /// Pipe Error Interrupt Enable
    /// Position: 3, Width: 1
    using PERRES = BitField<3, 1>;
    constexpr uint32_t PERRES_Pos = 3;
    constexpr uint32_t PERRES_Msk = PERRES::mask;

    /// NAKed Interrupt Enable
    /// Position: 4, Width: 1
    using NAKEDES = BitField<4, 1>;
    constexpr uint32_t NAKEDES_Pos = 4;
    constexpr uint32_t NAKEDES_Msk = NAKEDES::mask;

    /// Overflow Interrupt Enable
    /// Position: 5, Width: 1
    using OVERFIES = BitField<5, 1>;
    constexpr uint32_t OVERFIES_Pos = 5;
    constexpr uint32_t OVERFIES_Msk = OVERFIES::mask;

    /// Received STALLed Interrupt Enable
    /// Position: 6, Width: 1
    using RXSTALLDES = BitField<6, 1>;
    constexpr uint32_t RXSTALLDES_Pos = 6;
    constexpr uint32_t RXSTALLDES_Msk = RXSTALLDES::mask;

    /// Short Packet Interrupt Enable
    /// Position: 7, Width: 1
    using SHORTPACKETIES = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIES_Pos = 7;
    constexpr uint32_t SHORTPACKETIES_Msk = SHORTPACKETIES::mask;

    /// Number of Busy Banks Enable
    /// Position: 12, Width: 1
    using NBUSYBKES = BitField<12, 1>;
    constexpr uint32_t NBUSYBKES_Pos = 12;
    constexpr uint32_t NBUSYBKES_Msk = NBUSYBKES::mask;

    /// Pipe Interrupts Disable HDMA Request Enable
    /// Position: 16, Width: 1
    using PDISHDMAS = BitField<16, 1>;
    constexpr uint32_t PDISHDMAS_Pos = 16;
    constexpr uint32_t PDISHDMAS_Msk = PDISHDMAS::mask;

    /// Pipe Freeze Enable
    /// Position: 17, Width: 1
    using PFREEZES = BitField<17, 1>;
    constexpr uint32_t PFREEZES_Pos = 17;
    constexpr uint32_t PFREEZES_Msk = PFREEZES::mask;

    /// Reset Data Toggle Enable
    /// Position: 18, Width: 1
    using RSTDTS = BitField<18, 1>;
    constexpr uint32_t RSTDTS_Pos = 18;
    constexpr uint32_t RSTDTS_Msk = RSTDTS::mask;

}  // namespace hstpipier_ctrl_mode[10]

/// HSTPIPIER_ISO_MODE[10] - Host Pipe Enable Register
namespace hstpipier_iso_mode[10] {
    /// Received IN Data Interrupt Enable
    /// Position: 0, Width: 1
    using RXINES = BitField<0, 1>;
    constexpr uint32_t RXINES_Pos = 0;
    constexpr uint32_t RXINES_Msk = RXINES::mask;

    /// Transmitted OUT Data Interrupt Enable
    /// Position: 1, Width: 1
    using TXOUTES = BitField<1, 1>;
    constexpr uint32_t TXOUTES_Pos = 1;
    constexpr uint32_t TXOUTES_Msk = TXOUTES::mask;

    /// Underflow Interrupt Enable
    /// Position: 2, Width: 1
    using UNDERFIES = BitField<2, 1>;
    constexpr uint32_t UNDERFIES_Pos = 2;
    constexpr uint32_t UNDERFIES_Msk = UNDERFIES::mask;

    /// Pipe Error Interrupt Enable
    /// Position: 3, Width: 1
    using PERRES = BitField<3, 1>;
    constexpr uint32_t PERRES_Pos = 3;
    constexpr uint32_t PERRES_Msk = PERRES::mask;

    /// NAKed Interrupt Enable
    /// Position: 4, Width: 1
    using NAKEDES = BitField<4, 1>;
    constexpr uint32_t NAKEDES_Pos = 4;
    constexpr uint32_t NAKEDES_Msk = NAKEDES::mask;

    /// Overflow Interrupt Enable
    /// Position: 5, Width: 1
    using OVERFIES = BitField<5, 1>;
    constexpr uint32_t OVERFIES_Pos = 5;
    constexpr uint32_t OVERFIES_Msk = OVERFIES::mask;

    /// CRC Error Interrupt Enable
    /// Position: 6, Width: 1
    using CRCERRES = BitField<6, 1>;
    constexpr uint32_t CRCERRES_Pos = 6;
    constexpr uint32_t CRCERRES_Msk = CRCERRES::mask;

    /// Short Packet Interrupt Enable
    /// Position: 7, Width: 1
    using SHORTPACKETIES = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIES_Pos = 7;
    constexpr uint32_t SHORTPACKETIES_Msk = SHORTPACKETIES::mask;

    /// Number of Busy Banks Enable
    /// Position: 12, Width: 1
    using NBUSYBKES = BitField<12, 1>;
    constexpr uint32_t NBUSYBKES_Pos = 12;
    constexpr uint32_t NBUSYBKES_Msk = NBUSYBKES::mask;

    /// Pipe Interrupts Disable HDMA Request Enable
    /// Position: 16, Width: 1
    using PDISHDMAS = BitField<16, 1>;
    constexpr uint32_t PDISHDMAS_Pos = 16;
    constexpr uint32_t PDISHDMAS_Msk = PDISHDMAS::mask;

    /// Pipe Freeze Enable
    /// Position: 17, Width: 1
    using PFREEZES = BitField<17, 1>;
    constexpr uint32_t PFREEZES_Pos = 17;
    constexpr uint32_t PFREEZES_Msk = PFREEZES::mask;

    /// Reset Data Toggle Enable
    /// Position: 18, Width: 1
    using RSTDTS = BitField<18, 1>;
    constexpr uint32_t RSTDTS_Pos = 18;
    constexpr uint32_t RSTDTS_Msk = RSTDTS::mask;

}  // namespace hstpipier_iso_mode[10]

/// HSTPIPIER_BLK_MODE[10] - Host Pipe Enable Register
namespace hstpipier_blk_mode[10] {
    /// Received IN Data Interrupt Enable
    /// Position: 0, Width: 1
    using RXINES = BitField<0, 1>;
    constexpr uint32_t RXINES_Pos = 0;
    constexpr uint32_t RXINES_Msk = RXINES::mask;

    /// Transmitted OUT Data Interrupt Enable
    /// Position: 1, Width: 1
    using TXOUTES = BitField<1, 1>;
    constexpr uint32_t TXOUTES_Pos = 1;
    constexpr uint32_t TXOUTES_Msk = TXOUTES::mask;

    /// Transmitted SETUP Interrupt Enable
    /// Position: 2, Width: 1
    using TXSTPES = BitField<2, 1>;
    constexpr uint32_t TXSTPES_Pos = 2;
    constexpr uint32_t TXSTPES_Msk = TXSTPES::mask;

    /// Pipe Error Interrupt Enable
    /// Position: 3, Width: 1
    using PERRES = BitField<3, 1>;
    constexpr uint32_t PERRES_Pos = 3;
    constexpr uint32_t PERRES_Msk = PERRES::mask;

    /// NAKed Interrupt Enable
    /// Position: 4, Width: 1
    using NAKEDES = BitField<4, 1>;
    constexpr uint32_t NAKEDES_Pos = 4;
    constexpr uint32_t NAKEDES_Msk = NAKEDES::mask;

    /// Overflow Interrupt Enable
    /// Position: 5, Width: 1
    using OVERFIES = BitField<5, 1>;
    constexpr uint32_t OVERFIES_Pos = 5;
    constexpr uint32_t OVERFIES_Msk = OVERFIES::mask;

    /// Received STALLed Interrupt Enable
    /// Position: 6, Width: 1
    using RXSTALLDES = BitField<6, 1>;
    constexpr uint32_t RXSTALLDES_Pos = 6;
    constexpr uint32_t RXSTALLDES_Msk = RXSTALLDES::mask;

    /// Short Packet Interrupt Enable
    /// Position: 7, Width: 1
    using SHORTPACKETIES = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIES_Pos = 7;
    constexpr uint32_t SHORTPACKETIES_Msk = SHORTPACKETIES::mask;

    /// Number of Busy Banks Enable
    /// Position: 12, Width: 1
    using NBUSYBKES = BitField<12, 1>;
    constexpr uint32_t NBUSYBKES_Pos = 12;
    constexpr uint32_t NBUSYBKES_Msk = NBUSYBKES::mask;

    /// Pipe Interrupts Disable HDMA Request Enable
    /// Position: 16, Width: 1
    using PDISHDMAS = BitField<16, 1>;
    constexpr uint32_t PDISHDMAS_Pos = 16;
    constexpr uint32_t PDISHDMAS_Msk = PDISHDMAS::mask;

    /// Pipe Freeze Enable
    /// Position: 17, Width: 1
    using PFREEZES = BitField<17, 1>;
    constexpr uint32_t PFREEZES_Pos = 17;
    constexpr uint32_t PFREEZES_Msk = PFREEZES::mask;

    /// Reset Data Toggle Enable
    /// Position: 18, Width: 1
    using RSTDTS = BitField<18, 1>;
    constexpr uint32_t RSTDTS_Pos = 18;
    constexpr uint32_t RSTDTS_Msk = RSTDTS::mask;

}  // namespace hstpipier_blk_mode[10]

/// HSTPIPIER_INTRPT_MODE[10] - Host Pipe Enable Register
namespace hstpipier_intrpt_mode[10] {
    /// Received IN Data Interrupt Enable
    /// Position: 0, Width: 1
    using RXINES = BitField<0, 1>;
    constexpr uint32_t RXINES_Pos = 0;
    constexpr uint32_t RXINES_Msk = RXINES::mask;

    /// Transmitted OUT Data Interrupt Enable
    /// Position: 1, Width: 1
    using TXOUTES = BitField<1, 1>;
    constexpr uint32_t TXOUTES_Pos = 1;
    constexpr uint32_t TXOUTES_Msk = TXOUTES::mask;

    /// Underflow Interrupt Enable
    /// Position: 2, Width: 1
    using UNDERFIES = BitField<2, 1>;
    constexpr uint32_t UNDERFIES_Pos = 2;
    constexpr uint32_t UNDERFIES_Msk = UNDERFIES::mask;

    /// Pipe Error Interrupt Enable
    /// Position: 3, Width: 1
    using PERRES = BitField<3, 1>;
    constexpr uint32_t PERRES_Pos = 3;
    constexpr uint32_t PERRES_Msk = PERRES::mask;

    /// NAKed Interrupt Enable
    /// Position: 4, Width: 1
    using NAKEDES = BitField<4, 1>;
    constexpr uint32_t NAKEDES_Pos = 4;
    constexpr uint32_t NAKEDES_Msk = NAKEDES::mask;

    /// Overflow Interrupt Enable
    /// Position: 5, Width: 1
    using OVERFIES = BitField<5, 1>;
    constexpr uint32_t OVERFIES_Pos = 5;
    constexpr uint32_t OVERFIES_Msk = OVERFIES::mask;

    /// Received STALLed Interrupt Enable
    /// Position: 6, Width: 1
    using RXSTALLDES = BitField<6, 1>;
    constexpr uint32_t RXSTALLDES_Pos = 6;
    constexpr uint32_t RXSTALLDES_Msk = RXSTALLDES::mask;

    /// Short Packet Interrupt Enable
    /// Position: 7, Width: 1
    using SHORTPACKETIES = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIES_Pos = 7;
    constexpr uint32_t SHORTPACKETIES_Msk = SHORTPACKETIES::mask;

    /// Number of Busy Banks Enable
    /// Position: 12, Width: 1
    using NBUSYBKES = BitField<12, 1>;
    constexpr uint32_t NBUSYBKES_Pos = 12;
    constexpr uint32_t NBUSYBKES_Msk = NBUSYBKES::mask;

    /// Pipe Interrupts Disable HDMA Request Enable
    /// Position: 16, Width: 1
    using PDISHDMAS = BitField<16, 1>;
    constexpr uint32_t PDISHDMAS_Pos = 16;
    constexpr uint32_t PDISHDMAS_Msk = PDISHDMAS::mask;

    /// Pipe Freeze Enable
    /// Position: 17, Width: 1
    using PFREEZES = BitField<17, 1>;
    constexpr uint32_t PFREEZES_Pos = 17;
    constexpr uint32_t PFREEZES_Msk = PFREEZES::mask;

    /// Reset Data Toggle Enable
    /// Position: 18, Width: 1
    using RSTDTS = BitField<18, 1>;
    constexpr uint32_t RSTDTS_Pos = 18;
    constexpr uint32_t RSTDTS_Msk = RSTDTS::mask;

}  // namespace hstpipier_intrpt_mode[10]

/// HSTPIPIDR_CTRL_MODE[10] - Host Pipe Disable Register
namespace hstpipidr_ctrl_mode[10] {
    /// Received IN Data Interrupt Disable
    /// Position: 0, Width: 1
    using RXINEC = BitField<0, 1>;
    constexpr uint32_t RXINEC_Pos = 0;
    constexpr uint32_t RXINEC_Msk = RXINEC::mask;

    /// Transmitted OUT Data Interrupt Disable
    /// Position: 1, Width: 1
    using TXOUTEC = BitField<1, 1>;
    constexpr uint32_t TXOUTEC_Pos = 1;
    constexpr uint32_t TXOUTEC_Msk = TXOUTEC::mask;

    /// Transmitted SETUP Interrupt Disable
    /// Position: 2, Width: 1
    using TXSTPEC = BitField<2, 1>;
    constexpr uint32_t TXSTPEC_Pos = 2;
    constexpr uint32_t TXSTPEC_Msk = TXSTPEC::mask;

    /// Pipe Error Interrupt Disable
    /// Position: 3, Width: 1
    using PERREC = BitField<3, 1>;
    constexpr uint32_t PERREC_Pos = 3;
    constexpr uint32_t PERREC_Msk = PERREC::mask;

    /// NAKed Interrupt Disable
    /// Position: 4, Width: 1
    using NAKEDEC = BitField<4, 1>;
    constexpr uint32_t NAKEDEC_Pos = 4;
    constexpr uint32_t NAKEDEC_Msk = NAKEDEC::mask;

    /// Overflow Interrupt Disable
    /// Position: 5, Width: 1
    using OVERFIEC = BitField<5, 1>;
    constexpr uint32_t OVERFIEC_Pos = 5;
    constexpr uint32_t OVERFIEC_Msk = OVERFIEC::mask;

    /// Received STALLed Interrupt Disable
    /// Position: 6, Width: 1
    using RXSTALLDEC = BitField<6, 1>;
    constexpr uint32_t RXSTALLDEC_Pos = 6;
    constexpr uint32_t RXSTALLDEC_Msk = RXSTALLDEC::mask;

    /// Short Packet Interrupt Disable
    /// Position: 7, Width: 1
    using SHORTPACKETIEC = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIEC_Pos = 7;
    constexpr uint32_t SHORTPACKETIEC_Msk = SHORTPACKETIEC::mask;

    /// Number of Busy Banks Disable
    /// Position: 12, Width: 1
    using NBUSYBKEC = BitField<12, 1>;
    constexpr uint32_t NBUSYBKEC_Pos = 12;
    constexpr uint32_t NBUSYBKEC_Msk = NBUSYBKEC::mask;

    /// FIFO Control Disable
    /// Position: 14, Width: 1
    using FIFOCONC = BitField<14, 1>;
    constexpr uint32_t FIFOCONC_Pos = 14;
    constexpr uint32_t FIFOCONC_Msk = FIFOCONC::mask;

    /// Pipe Interrupts Disable HDMA Request Disable
    /// Position: 16, Width: 1
    using PDISHDMAC = BitField<16, 1>;
    constexpr uint32_t PDISHDMAC_Pos = 16;
    constexpr uint32_t PDISHDMAC_Msk = PDISHDMAC::mask;

    /// Pipe Freeze Disable
    /// Position: 17, Width: 1
    using PFREEZEC = BitField<17, 1>;
    constexpr uint32_t PFREEZEC_Pos = 17;
    constexpr uint32_t PFREEZEC_Msk = PFREEZEC::mask;

}  // namespace hstpipidr_ctrl_mode[10]

/// HSTPIPIDR_ISO_MODE[10] - Host Pipe Disable Register
namespace hstpipidr_iso_mode[10] {
    /// Received IN Data Interrupt Disable
    /// Position: 0, Width: 1
    using RXINEC = BitField<0, 1>;
    constexpr uint32_t RXINEC_Pos = 0;
    constexpr uint32_t RXINEC_Msk = RXINEC::mask;

    /// Transmitted OUT Data Interrupt Disable
    /// Position: 1, Width: 1
    using TXOUTEC = BitField<1, 1>;
    constexpr uint32_t TXOUTEC_Pos = 1;
    constexpr uint32_t TXOUTEC_Msk = TXOUTEC::mask;

    /// Underflow Interrupt Disable
    /// Position: 2, Width: 1
    using UNDERFIEC = BitField<2, 1>;
    constexpr uint32_t UNDERFIEC_Pos = 2;
    constexpr uint32_t UNDERFIEC_Msk = UNDERFIEC::mask;

    /// Pipe Error Interrupt Disable
    /// Position: 3, Width: 1
    using PERREC = BitField<3, 1>;
    constexpr uint32_t PERREC_Pos = 3;
    constexpr uint32_t PERREC_Msk = PERREC::mask;

    /// NAKed Interrupt Disable
    /// Position: 4, Width: 1
    using NAKEDEC = BitField<4, 1>;
    constexpr uint32_t NAKEDEC_Pos = 4;
    constexpr uint32_t NAKEDEC_Msk = NAKEDEC::mask;

    /// Overflow Interrupt Disable
    /// Position: 5, Width: 1
    using OVERFIEC = BitField<5, 1>;
    constexpr uint32_t OVERFIEC_Pos = 5;
    constexpr uint32_t OVERFIEC_Msk = OVERFIEC::mask;

    /// CRC Error Interrupt Disable
    /// Position: 6, Width: 1
    using CRCERREC = BitField<6, 1>;
    constexpr uint32_t CRCERREC_Pos = 6;
    constexpr uint32_t CRCERREC_Msk = CRCERREC::mask;

    /// Short Packet Interrupt Disable
    /// Position: 7, Width: 1
    using SHORTPACKETIEC = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIEC_Pos = 7;
    constexpr uint32_t SHORTPACKETIEC_Msk = SHORTPACKETIEC::mask;

    /// Number of Busy Banks Disable
    /// Position: 12, Width: 1
    using NBUSYBKEC = BitField<12, 1>;
    constexpr uint32_t NBUSYBKEC_Pos = 12;
    constexpr uint32_t NBUSYBKEC_Msk = NBUSYBKEC::mask;

    /// FIFO Control Disable
    /// Position: 14, Width: 1
    using FIFOCONC = BitField<14, 1>;
    constexpr uint32_t FIFOCONC_Pos = 14;
    constexpr uint32_t FIFOCONC_Msk = FIFOCONC::mask;

    /// Pipe Interrupts Disable HDMA Request Disable
    /// Position: 16, Width: 1
    using PDISHDMAC = BitField<16, 1>;
    constexpr uint32_t PDISHDMAC_Pos = 16;
    constexpr uint32_t PDISHDMAC_Msk = PDISHDMAC::mask;

    /// Pipe Freeze Disable
    /// Position: 17, Width: 1
    using PFREEZEC = BitField<17, 1>;
    constexpr uint32_t PFREEZEC_Pos = 17;
    constexpr uint32_t PFREEZEC_Msk = PFREEZEC::mask;

}  // namespace hstpipidr_iso_mode[10]

/// HSTPIPIDR_BLK_MODE[10] - Host Pipe Disable Register
namespace hstpipidr_blk_mode[10] {
    /// Received IN Data Interrupt Disable
    /// Position: 0, Width: 1
    using RXINEC = BitField<0, 1>;
    constexpr uint32_t RXINEC_Pos = 0;
    constexpr uint32_t RXINEC_Msk = RXINEC::mask;

    /// Transmitted OUT Data Interrupt Disable
    /// Position: 1, Width: 1
    using TXOUTEC = BitField<1, 1>;
    constexpr uint32_t TXOUTEC_Pos = 1;
    constexpr uint32_t TXOUTEC_Msk = TXOUTEC::mask;

    /// Transmitted SETUP Interrupt Disable
    /// Position: 2, Width: 1
    using TXSTPEC = BitField<2, 1>;
    constexpr uint32_t TXSTPEC_Pos = 2;
    constexpr uint32_t TXSTPEC_Msk = TXSTPEC::mask;

    /// Pipe Error Interrupt Disable
    /// Position: 3, Width: 1
    using PERREC = BitField<3, 1>;
    constexpr uint32_t PERREC_Pos = 3;
    constexpr uint32_t PERREC_Msk = PERREC::mask;

    /// NAKed Interrupt Disable
    /// Position: 4, Width: 1
    using NAKEDEC = BitField<4, 1>;
    constexpr uint32_t NAKEDEC_Pos = 4;
    constexpr uint32_t NAKEDEC_Msk = NAKEDEC::mask;

    /// Overflow Interrupt Disable
    /// Position: 5, Width: 1
    using OVERFIEC = BitField<5, 1>;
    constexpr uint32_t OVERFIEC_Pos = 5;
    constexpr uint32_t OVERFIEC_Msk = OVERFIEC::mask;

    /// Received STALLed Interrupt Disable
    /// Position: 6, Width: 1
    using RXSTALLDEC = BitField<6, 1>;
    constexpr uint32_t RXSTALLDEC_Pos = 6;
    constexpr uint32_t RXSTALLDEC_Msk = RXSTALLDEC::mask;

    /// Short Packet Interrupt Disable
    /// Position: 7, Width: 1
    using SHORTPACKETIEC = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIEC_Pos = 7;
    constexpr uint32_t SHORTPACKETIEC_Msk = SHORTPACKETIEC::mask;

    /// Number of Busy Banks Disable
    /// Position: 12, Width: 1
    using NBUSYBKEC = BitField<12, 1>;
    constexpr uint32_t NBUSYBKEC_Pos = 12;
    constexpr uint32_t NBUSYBKEC_Msk = NBUSYBKEC::mask;

    /// FIFO Control Disable
    /// Position: 14, Width: 1
    using FIFOCONC = BitField<14, 1>;
    constexpr uint32_t FIFOCONC_Pos = 14;
    constexpr uint32_t FIFOCONC_Msk = FIFOCONC::mask;

    /// Pipe Interrupts Disable HDMA Request Disable
    /// Position: 16, Width: 1
    using PDISHDMAC = BitField<16, 1>;
    constexpr uint32_t PDISHDMAC_Pos = 16;
    constexpr uint32_t PDISHDMAC_Msk = PDISHDMAC::mask;

    /// Pipe Freeze Disable
    /// Position: 17, Width: 1
    using PFREEZEC = BitField<17, 1>;
    constexpr uint32_t PFREEZEC_Pos = 17;
    constexpr uint32_t PFREEZEC_Msk = PFREEZEC::mask;

}  // namespace hstpipidr_blk_mode[10]

/// HSTPIPIDR_INTRPT_MODE[10] - Host Pipe Disable Register
namespace hstpipidr_intrpt_mode[10] {
    /// Received IN Data Interrupt Disable
    /// Position: 0, Width: 1
    using RXINEC = BitField<0, 1>;
    constexpr uint32_t RXINEC_Pos = 0;
    constexpr uint32_t RXINEC_Msk = RXINEC::mask;

    /// Transmitted OUT Data Interrupt Disable
    /// Position: 1, Width: 1
    using TXOUTEC = BitField<1, 1>;
    constexpr uint32_t TXOUTEC_Pos = 1;
    constexpr uint32_t TXOUTEC_Msk = TXOUTEC::mask;

    /// Underflow Interrupt Disable
    /// Position: 2, Width: 1
    using UNDERFIEC = BitField<2, 1>;
    constexpr uint32_t UNDERFIEC_Pos = 2;
    constexpr uint32_t UNDERFIEC_Msk = UNDERFIEC::mask;

    /// Pipe Error Interrupt Disable
    /// Position: 3, Width: 1
    using PERREC = BitField<3, 1>;
    constexpr uint32_t PERREC_Pos = 3;
    constexpr uint32_t PERREC_Msk = PERREC::mask;

    /// NAKed Interrupt Disable
    /// Position: 4, Width: 1
    using NAKEDEC = BitField<4, 1>;
    constexpr uint32_t NAKEDEC_Pos = 4;
    constexpr uint32_t NAKEDEC_Msk = NAKEDEC::mask;

    /// Overflow Interrupt Disable
    /// Position: 5, Width: 1
    using OVERFIEC = BitField<5, 1>;
    constexpr uint32_t OVERFIEC_Pos = 5;
    constexpr uint32_t OVERFIEC_Msk = OVERFIEC::mask;

    /// Received STALLed Interrupt Disable
    /// Position: 6, Width: 1
    using RXSTALLDEC = BitField<6, 1>;
    constexpr uint32_t RXSTALLDEC_Pos = 6;
    constexpr uint32_t RXSTALLDEC_Msk = RXSTALLDEC::mask;

    /// Short Packet Interrupt Disable
    /// Position: 7, Width: 1
    using SHORTPACKETIEC = BitField<7, 1>;
    constexpr uint32_t SHORTPACKETIEC_Pos = 7;
    constexpr uint32_t SHORTPACKETIEC_Msk = SHORTPACKETIEC::mask;

    /// Number of Busy Banks Disable
    /// Position: 12, Width: 1
    using NBUSYBKEC = BitField<12, 1>;
    constexpr uint32_t NBUSYBKEC_Pos = 12;
    constexpr uint32_t NBUSYBKEC_Msk = NBUSYBKEC::mask;

    /// FIFO Control Disable
    /// Position: 14, Width: 1
    using FIFOCONC = BitField<14, 1>;
    constexpr uint32_t FIFOCONC_Pos = 14;
    constexpr uint32_t FIFOCONC_Msk = FIFOCONC::mask;

    /// Pipe Interrupts Disable HDMA Request Disable
    /// Position: 16, Width: 1
    using PDISHDMAC = BitField<16, 1>;
    constexpr uint32_t PDISHDMAC_Pos = 16;
    constexpr uint32_t PDISHDMAC_Msk = PDISHDMAC::mask;

    /// Pipe Freeze Disable
    /// Position: 17, Width: 1
    using PFREEZEC = BitField<17, 1>;
    constexpr uint32_t PFREEZEC_Pos = 17;
    constexpr uint32_t PFREEZEC_Msk = PFREEZEC::mask;

}  // namespace hstpipidr_intrpt_mode[10]

/// HSTPIPINRQ[10] - Host Pipe IN Request Register
namespace hstpipinrq[10] {
    /// IN Request Number before Freeze
    /// Position: 0, Width: 8
    using INRQ = BitField<0, 8>;
    constexpr uint32_t INRQ_Pos = 0;
    constexpr uint32_t INRQ_Msk = INRQ::mask;

    /// IN Request Mode
    /// Position: 8, Width: 1
    using INMODE = BitField<8, 1>;
    constexpr uint32_t INMODE_Pos = 8;
    constexpr uint32_t INMODE_Msk = INMODE::mask;

}  // namespace hstpipinrq[10]

/// HSTPIPERR[10] - Host Pipe Error Register
namespace hstpiperr[10] {
    /// Data Toggle Error
    /// Position: 0, Width: 1
    using DATATGL = BitField<0, 1>;
    constexpr uint32_t DATATGL_Pos = 0;
    constexpr uint32_t DATATGL_Msk = DATATGL::mask;

    /// Data PID Error
    /// Position: 1, Width: 1
    using DATAPID = BitField<1, 1>;
    constexpr uint32_t DATAPID_Pos = 1;
    constexpr uint32_t DATAPID_Msk = DATAPID::mask;

    /// Data PID Error
    /// Position: 2, Width: 1
    using PID = BitField<2, 1>;
    constexpr uint32_t PID_Pos = 2;
    constexpr uint32_t PID_Msk = PID::mask;

    /// Time-Out Error
    /// Position: 3, Width: 1
    using TIMEOUT = BitField<3, 1>;
    constexpr uint32_t TIMEOUT_Pos = 3;
    constexpr uint32_t TIMEOUT_Msk = TIMEOUT::mask;

    /// CRC16 Error
    /// Position: 4, Width: 1
    using CRC16 = BitField<4, 1>;
    constexpr uint32_t CRC16_Pos = 4;
    constexpr uint32_t CRC16_Msk = CRC16::mask;

    /// Error Counter
    /// Position: 5, Width: 2
    using COUNTER = BitField<5, 2>;
    constexpr uint32_t COUNTER_Pos = 5;
    constexpr uint32_t COUNTER_Msk = COUNTER::mask;

}  // namespace hstpiperr[10]

/// CTRL - General Control Register
namespace ctrl {
    /// Remote Device Connection Error Interrupt Enable
    /// Position: 4, Width: 1
    using RDERRE = BitField<4, 1>;
    constexpr uint32_t RDERRE_Pos = 4;
    constexpr uint32_t RDERRE_Msk = RDERRE::mask;

    /// VBUS Hardware Control
    /// Position: 8, Width: 1
    using VBUSHWC = BitField<8, 1>;
    constexpr uint32_t VBUSHWC_Pos = 8;
    constexpr uint32_t VBUSHWC_Msk = VBUSHWC::mask;

    /// Freeze USB Clock
    /// Position: 14, Width: 1
    using FRZCLK = BitField<14, 1>;
    constexpr uint32_t FRZCLK_Pos = 14;
    constexpr uint32_t FRZCLK_Msk = FRZCLK::mask;

    /// USBHS Enable
    /// Position: 15, Width: 1
    using USBE = BitField<15, 1>;
    constexpr uint32_t USBE_Pos = 15;
    constexpr uint32_t USBE_Msk = USBE::mask;

    /// UID Pin Enable
    /// Position: 24, Width: 1
    using UID = BitField<24, 1>;
    constexpr uint32_t UID_Pos = 24;
    constexpr uint32_t UID_Msk = UID::mask;

    /// USBHS Mode
    /// Position: 25, Width: 1
    using UIMOD = BitField<25, 1>;
    constexpr uint32_t UIMOD_Pos = 25;
    constexpr uint32_t UIMOD_Msk = UIMOD::mask;
    /// Enumerated values for UIMOD
    namespace uimod {
        constexpr uint32_t HOST = 0;
        constexpr uint32_t DEVICE = 1;
    }

}  // namespace ctrl

/// SR - General Status Register
namespace sr {
    /// Remote Device Connection Error Interrupt (Host mode only)
    /// Position: 4, Width: 1
    using RDERRI = BitField<4, 1>;
    constexpr uint32_t RDERRI_Pos = 4;
    constexpr uint32_t RDERRI_Msk = RDERRI::mask;

    /// Speed Status (Device mode only)
    /// Position: 12, Width: 2
    using SPEED = BitField<12, 2>;
    constexpr uint32_t SPEED_Pos = 12;
    constexpr uint32_t SPEED_Msk = SPEED::mask;
    /// Enumerated values for SPEED
    namespace speed {
        constexpr uint32_t FULL_SPEED = 0;
        constexpr uint32_t HIGH_SPEED = 1;
        constexpr uint32_t LOW_SPEED = 2;
    }

    /// UTMI Clock Usable
    /// Position: 14, Width: 1
    using CLKUSABLE = BitField<14, 1>;
    constexpr uint32_t CLKUSABLE_Pos = 14;
    constexpr uint32_t CLKUSABLE_Msk = CLKUSABLE::mask;

}  // namespace sr

/// SCR - General Status Clear Register
namespace scr {
    /// Remote Device Connection Error Interrupt Clear
    /// Position: 4, Width: 1
    using RDERRIC = BitField<4, 1>;
    constexpr uint32_t RDERRIC_Pos = 4;
    constexpr uint32_t RDERRIC_Msk = RDERRIC::mask;

}  // namespace scr

/// SFR - General Status Set Register
namespace sfr {
    /// Remote Device Connection Error Interrupt Set
    /// Position: 4, Width: 1
    using RDERRIS = BitField<4, 1>;
    constexpr uint32_t RDERRIS_Pos = 4;
    constexpr uint32_t RDERRIS_Msk = RDERRIS::mask;

    /// VBUS Request Set
    /// Position: 9, Width: 1
    using VBUSRQS = BitField<9, 1>;
    constexpr uint32_t VBUSRQS_Pos = 9;
    constexpr uint32_t VBUSRQS_Msk = VBUSRQS::mask;

}  // namespace sfr

}  // namespace alloy::hal::atmel::samv71::atsamv71n21b::usbhs
