

================================================================
== Synthesis Summary Report of 'FIR8'
================================================================
+ General Information: 
    * Date:           Sat Oct 18 17:03:32 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        FIR8
    * Solution:       hls_component (Vivado IP Flow Target)
    * Product family: aartix7
    * Target device:  xa7a100t-csg324-2I
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------+------+--------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |            Modules            | Issue|        |       Latency       | Iteration|         | Trip |          |      |         |           |           |     |
    |            & Loops            | Type |  Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +-------------------------------+------+--------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ FIR8                         |     -|  725.43|       27|  2.700e+04|         -|       28|     -|        no|     -|  1 (~0%)|  143 (~0%)|  284 (~0%)|    -|
    | + FIR8_Pipeline_SHIFTER_LOOP  |     -|  725.43|       10|  1.000e+04|         -|        9|     -|    rewind|     -|        -|   12 (~0%)|   90 (~0%)|    -|
    |  o SHIFTER_LOOP               |     -|  730.00|        8|  8.000e+03|         2|        1|     8|       yes|     -|        -|          -|          -|    -|
    | + FIR8_Pipeline_MACC_LOOP     |     -|  725.86|       13|  1.300e+04|         -|        9|     -|    rewind|     -|  1 (~0%)|  100 (~0%)|  115 (~0%)|    -|
    |  o MACC_LOOP                  |     -|  730.00|       11|  1.100e+04|         5|        1|     8|       yes|     -|        -|          -|          -|    -|
    +-------------------------------+------+--------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+------+---------+-----------+----------+
| Port | Mode    | Direction | Bitwidth |
+------+---------+-----------+----------+
| x    | ap_none | in        | 8        |
| y    | ap_vld  | out       | 16       |
+------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-----------------+
| Argument | Direction | Datatype        |
+----------+-----------+-----------------+
| y        | out       | unsigned short* |
| x        | in        | unsigned char   |
+----------+-----------+-----------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| y        | y            | port    |
| y        | y_ap_vld     | port    |
| x        | x            | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+-------------+-------+-----------+---------+
| Name                                 | DSP | Pragma | Variable    | Op    | Impl      | Latency |
+--------------------------------------+-----+--------+-------------+-------+-----------+---------+
| + FIR8                               | 1   |        |             |       |           |         |
|  + FIR8_Pipeline_SHIFTER_LOOP        | 0   |        |             |       |           |         |
|    icmp_ln53_fu_98_p2                |     |        | icmp_ln53   | seteq | auto      | 0       |
|    add_ln56_fu_104_p2                |     |        | add_ln56    | add   | fabric    | 0       |
|    add_ln51_fu_115_p2                |     |        | add_ln51    | add   | fabric    | 0       |
|  + FIR8_Pipeline_MACC_LOOP           | 1   |        |             |       |           |         |
|    icmp_ln61_fu_90_p2                |     |        | icmp_ln61   | seteq | auto      | 0       |
|    add_ln61_fu_96_p2                 |     |        | add_ln61    | add   | fabric    | 0       |
|    mac_muladd_8ns_6ns_16ns_16_4_1_U3 | 1   |        | mul_ln62    | mul   | dsp_slice | 3       |
|    mac_muladd_8ns_6ns_16ns_16_4_1_U3 | 1   |        | zext_ln62_2 | zext  | dsp_slice | 3       |
|    mac_muladd_8ns_6ns_16ns_16_4_1_U3 | 1   |        | acc_1       | add   | dsp_slice | 3       |
+--------------------------------------+-----+--------+-------------+-------+-----------+---------+


================================================================
== Storage Report
================================================================
+----------------------------+---------+------+------+------+--------+-------------+------+---------+------------------+
| Name                       | Usage   | Type | BRAM | URAM | Pragma | Variable    | Impl | Latency | Bitwidth, Depth, |
|                            |         |      |      |      |        |             |      |         | Banks            |
+----------------------------+---------+------+------+------+--------+-------------+------+---------+------------------+
| + FIR8                     |         |      | 0    | 0    |        |             |      |         |                  |
|   shift_reg_U              | ram_t2p |      |      |      |        | shift_reg   | auto | 1       | 8, 8, 1          |
|  + FIR8_Pipeline_MACC_LOOP |         |      | 0    | 0    |        |             |      |         |                  |
|    filter_taps_U           | rom_1p  |      |      |      |        | filter_taps | auto | 1       | 6, 8, 1          |
+----------------------------+---------+------+------+------+--------+-------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

