Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jun 25 18:28:19 2018
| Host         : DESKTOP-II8OTGJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Testing_IP_timing_summary_routed.rpt -pb Testing_IP_timing_summary_routed.pb -rpx Testing_IP_timing_summary_routed.rpx -warn_on_violation
| Design       : Testing_IP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: Simon_DUT/lfsr_change_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 21 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.138        0.000                      0                  103        0.113        0.000                      0                  103        3.020        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.138        0.000                      0                   88        0.113        0.000                      0                   88        3.020        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.141        0.000                      0                   15        0.511        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 0.821ns (24.508%)  route 2.529ns (75.492%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.740     5.408    Simon_DUT/clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456     5.864 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=15, routed)          1.042     6.906    Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/out[1]
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.124     7.030 r  Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value[1]_i_5/O
                         net (fo=3, routed)           0.679     7.709    Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/lopt_2
    SLICE_X37Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.833 f  Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/xlnx_opt_LUT_cnt_internal_value_reg[0]_CE_cooolgate_en_gate_2/O
                         net (fo=1, routed)           0.474     8.307    Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/xlnx_opt_cnt_internal_value_reg[0]_CE_cooolgate_en_sig_2_1
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.117     8.424 r  Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/xlnx_opt_LUT_cnt_internal_value_reg[0]_CE_cooolgate_en_gate_2_2/O
                         net (fo=2, routed)           0.334     8.758    Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[0]_CE_cooolgate_en_sig_2
    SLICE_X37Y53         FDCE                                         r  Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.562    12.953    Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/clk_IBUF_BUFG
    SLICE_X37Y53         FDCE                                         r  Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X37Y53         FDCE (Setup_fdce_C_CE)      -0.413    12.896    Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         12.896    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 0.821ns (24.508%)  route 2.529ns (75.492%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.740     5.408    Simon_DUT/clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456     5.864 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=15, routed)          1.042     6.906    Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/out[1]
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.124     7.030 r  Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value[1]_i_5/O
                         net (fo=3, routed)           0.679     7.709    Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/lopt_2
    SLICE_X37Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.833 f  Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/xlnx_opt_LUT_cnt_internal_value_reg[0]_CE_cooolgate_en_gate_2/O
                         net (fo=1, routed)           0.474     8.307    Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/xlnx_opt_cnt_internal_value_reg[0]_CE_cooolgate_en_sig_2_1
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.117     8.424 r  Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/xlnx_opt_LUT_cnt_internal_value_reg[0]_CE_cooolgate_en_gate_2_2/O
                         net (fo=2, routed)           0.334     8.758    Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[0]_CE_cooolgate_en_sig_2
    SLICE_X37Y53         FDCE                                         r  Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.562    12.953    Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/clk_IBUF_BUFG
    SLICE_X37Y53         FDCE                                         r  Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X37Y53         FDCE (Setup_fdce_C_CE)      -0.413    12.896    Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         12.896    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 INST_CNT/cnt_internal_value_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_KEY_REG/temp_reg_reg[96]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.704ns (19.581%)  route 2.891ns (80.419%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.741     5.409    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.456     5.865 r  INST_CNT/cnt_internal_value_reg[6]/Q
                         net (fo=8, routed)           1.758     7.623    INST_CNT/cnt_out_W[6]
    SLICE_X40Y54         LUT4 (Prop_lut4_I1_O)        0.124     7.747 r  INST_CNT/temp_reg_reg[96]_srl32_i_3/O
                         net (fo=1, routed)           0.804     8.551    Simon_DUT/INST_KEY_REG/cnt_internal_value_reg[2]
    SLICE_X39Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.675 r  Simon_DUT/INST_KEY_REG/xlnx_opt_LUT_temp_reg_reg[96]_srl32_i_1_5/O
                         net (fo=1, routed)           0.330     9.005    Simon_DUT/INST_KEY_REG/KEY_INPUT_MUX_OUT
    SLICE_X38Y54         SRLC32E                                      r  Simon_DUT/INST_KEY_REG/temp_reg_reg[96]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.562    12.953    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y54         SRLC32E                                      r  Simon_DUT/INST_KEY_REG/temp_reg_reg[96]_srl32/CLK
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X38Y54         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    13.468    Simon_DUT/INST_KEY_REG/temp_reg_reg[96]_srl32
  -------------------------------------------------------------------
                         required time                         13.468    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[121]_srl5/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.608ns (22.587%)  route 2.084ns (77.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.740     5.408    Simon_DUT/clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.864 r  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=25, routed)          1.517     7.382    Simon_DUT/INST_lfsr/out[0]
    SLICE_X40Y54         LUT4 (Prop_lut4_I2_O)        0.152     7.534 r  Simon_DUT/INST_lfsr/temp_reg[127]_i_1/O
                         net (fo=13, routed)          0.567     8.100    Simon_DUT/INST_IS_SHIFTREG/IS_ce
    SLICE_X38Y53         SRL16E                                       r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[121]_srl5/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.562    12.953    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X38Y53         SRL16E                                       r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[121]_srl5/CLK
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X38Y53         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.725    12.584    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[121]_srl5
  -------------------------------------------------------------------
                         required time                         12.584    
                         arrival time                          -8.100    
  -------------------------------------------------------------------
                         slack                                  4.484    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[57]_srl5/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.608ns (22.587%)  route 2.084ns (77.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.740     5.408    Simon_DUT/clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.864 r  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=25, routed)          1.517     7.382    Simon_DUT/INST_lfsr/out[0]
    SLICE_X40Y54         LUT4 (Prop_lut4_I2_O)        0.152     7.534 r  Simon_DUT/INST_lfsr/temp_reg[127]_i_1/O
                         net (fo=13, routed)          0.567     8.100    Simon_DUT/INST_IS_SHIFTREG/IS_ce
    SLICE_X38Y53         SRL16E                                       r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[57]_srl5/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.562    12.953    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X38Y53         SRL16E                                       r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[57]_srl5/CLK
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X38Y53         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.725    12.584    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[57]_srl5
  -------------------------------------------------------------------
                         required time                         12.584    
                         arrival time                          -8.100    
  -------------------------------------------------------------------
                         slack                                  4.484    

Slack (MET) :             4.527ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl23/CE
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 0.699ns (26.361%)  route 1.953ns (73.639%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.738     5.406    Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/clk_IBUF_BUFG
    SLICE_X37Y53         FDCE                                         r  Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDCE (Prop_fdce_C_Q)         0.456     5.862 r  Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[0]/Q
                         net (fo=3, routed)           0.817     6.679    Simon_DUT/INST_lfsr/cnt_internal_value_reg[1][0]
    SLICE_X37Y54         LUT6 (Prop_lut6_I5_O)        0.124     6.803 r  Simon_DUT/INST_lfsr/FSM_sequential_current_state[0]_i_3/O
                         net (fo=2, routed)           0.638     7.441    Simon_DUT/INST_lfsr/FSM_sequential_current_state[0]_i_3_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I0_O)        0.119     7.560 r  Simon_DUT/INST_lfsr/temp_reg[127]_i_1/O
                         net (fo=13, routed)          0.498     8.058    Simon_DUT/INST_IS_SHIFTREG/IS_ce
    SLICE_X42Y53         SRLC32E                                      r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl23/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563    12.954    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X42Y53         SRLC32E                                      r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl23/CLK
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X42Y53         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.725    12.585    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl23
  -------------------------------------------------------------------
                         required time                         12.585    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  4.527    

Slack (MET) :             4.527ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[24]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 0.699ns (26.361%)  route 1.953ns (73.639%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.738     5.406    Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/clk_IBUF_BUFG
    SLICE_X37Y53         FDCE                                         r  Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDCE (Prop_fdce_C_Q)         0.456     5.862 r  Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[0]/Q
                         net (fo=3, routed)           0.817     6.679    Simon_DUT/INST_lfsr/cnt_internal_value_reg[1][0]
    SLICE_X37Y54         LUT6 (Prop_lut6_I5_O)        0.124     6.803 r  Simon_DUT/INST_lfsr/FSM_sequential_current_state[0]_i_3/O
                         net (fo=2, routed)           0.638     7.441    Simon_DUT/INST_lfsr/FSM_sequential_current_state[0]_i_3_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I0_O)        0.119     7.560 r  Simon_DUT/INST_lfsr/temp_reg[127]_i_1/O
                         net (fo=13, routed)          0.498     8.058    Simon_DUT/INST_IS_SHIFTREG/IS_ce
    SLICE_X42Y53         SRLC32E                                      r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[24]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563    12.954    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X42Y53         SRLC32E                                      r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[24]_srl32/CLK
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X42Y53         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.725    12.585    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[24]_srl32
  -------------------------------------------------------------------
                         required time                         12.585    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  4.527    

Slack (MET) :             4.527ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[64]_srl24/CE
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 0.699ns (26.361%)  route 1.953ns (73.639%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.738     5.406    Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/clk_IBUF_BUFG
    SLICE_X37Y53         FDCE                                         r  Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDCE (Prop_fdce_C_Q)         0.456     5.862 r  Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[0]/Q
                         net (fo=3, routed)           0.817     6.679    Simon_DUT/INST_lfsr/cnt_internal_value_reg[1][0]
    SLICE_X37Y54         LUT6 (Prop_lut6_I5_O)        0.124     6.803 r  Simon_DUT/INST_lfsr/FSM_sequential_current_state[0]_i_3/O
                         net (fo=2, routed)           0.638     7.441    Simon_DUT/INST_lfsr/FSM_sequential_current_state[0]_i_3_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I0_O)        0.119     7.560 r  Simon_DUT/INST_lfsr/temp_reg[127]_i_1/O
                         net (fo=13, routed)          0.498     8.058    Simon_DUT/INST_IS_SHIFTREG/IS_ce
    SLICE_X42Y53         SRLC32E                                      r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[64]_srl24/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563    12.954    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X42Y53         SRLC32E                                      r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[64]_srl24/CLK
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X42Y53         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.725    12.585    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[64]_srl24
  -------------------------------------------------------------------
                         required time                         12.585    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  4.527    

Slack (MET) :             4.527ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[88]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 0.699ns (26.361%)  route 1.953ns (73.639%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.738     5.406    Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/clk_IBUF_BUFG
    SLICE_X37Y53         FDCE                                         r  Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDCE (Prop_fdce_C_Q)         0.456     5.862 r  Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[0]/Q
                         net (fo=3, routed)           0.817     6.679    Simon_DUT/INST_lfsr/cnt_internal_value_reg[1][0]
    SLICE_X37Y54         LUT6 (Prop_lut6_I5_O)        0.124     6.803 r  Simon_DUT/INST_lfsr/FSM_sequential_current_state[0]_i_3/O
                         net (fo=2, routed)           0.638     7.441    Simon_DUT/INST_lfsr/FSM_sequential_current_state[0]_i_3_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I0_O)        0.119     7.560 r  Simon_DUT/INST_lfsr/temp_reg[127]_i_1/O
                         net (fo=13, routed)          0.498     8.058    Simon_DUT/INST_IS_SHIFTREG/IS_ce
    SLICE_X42Y53         SRLC32E                                      r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[88]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563    12.954    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X42Y53         SRLC32E                                      r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[88]_srl32/CLK
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X42Y53         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.725    12.585    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[88]_srl32
  -------------------------------------------------------------------
                         required time                         12.585    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                  4.527    

Slack (MET) :             4.533ns  (required time - arrival time)
  Source:                 INST_CNT/cnt_internal_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_current_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.828ns (24.094%)  route 2.609ns (75.906%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.741     5.409    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.456     5.865 r  INST_CNT/cnt_internal_value_reg[0]/Q
                         net (fo=18, routed)          1.192     7.057    INST_CNT/cnt_out_W[0]
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.181 r  INST_CNT/FSM_onehot_current_state[3]_i_2/O
                         net (fo=3, routed)           0.998     8.179    INST_CNT/FSM_onehot_current_state[3]_i_2_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.303 r  INST_CNT/FSM_onehot_current_state[6]_i_4/O
                         net (fo=3, routed)           0.419     8.722    INST_CNT/FSM_onehot_current_state_reg[6]_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I4_O)        0.124     8.846 r  INST_CNT/FSM_onehot_current_state[6]_i_1/O
                         net (fo=1, routed)           0.000     8.846    INST_CNT_n_2
    SLICE_X41Y54         FDRE                                         r  FSM_onehot_current_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.563    12.954    clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X41Y54         FDRE (Setup_fdre_C_D)        0.031    13.379    FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         13.379    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  4.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_KEY_REG/temp_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_KEY_REG/temp_reg_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.586     1.498    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X39Y54         FDRE                                         r  Simon_DUT/INST_KEY_REG/temp_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Simon_DUT/INST_KEY_REG/temp_reg_reg[3]/Q
                         net (fo=3, routed)           0.127     1.766    Simon_DUT/INST_KEY_REG/Q[0]
    SLICE_X42Y54         SRL16E                                       r  Simon_DUT/INST_KEY_REG/temp_reg_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.858     2.017    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X42Y54         SRL16E                                       r  Simon_DUT/INST_KEY_REG/temp_reg_reg[1]_srl2/CLK
                         clock pessimism             -0.481     1.536    
    SLICE_X42Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.653    Simon_DUT/INST_KEY_REG/temp_reg_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[121]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.869%)  route 0.188ns (57.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.500    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[126]/Q
                         net (fo=2, routed)           0.188     1.829    Simon_DUT/INST_IS_SHIFTREG/IS_2n2_out
    SLICE_X38Y53         SRL16E                                       r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[121]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     2.015    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X38Y53         SRL16E                                       r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[121]_srl5/CLK
                         clock pessimism             -0.481     1.534    
    SLICE_X38Y53         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.651    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[121]_srl5
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.850%)  route 0.153ns (45.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  FSM_onehot_current_state_reg[5]/Q
                         net (fo=4, routed)           0.153     1.794    Simon_DUT/INST_IS_SHIFTREG/out[3]
    SLICE_X42Y55         LUT5 (Prop_lut5_I2_O)        0.045     1.839 r  Simon_DUT/INST_IS_SHIFTREG/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.839    Simon_DUT_n_3
    SLICE_X42Y55         FDSE                                         r  FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.858     2.017    clk_IBUF_BUFG
    SLICE_X42Y55         FDSE                                         r  FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X42Y55         FDSE (Hold_fdse_C_D)         0.120     1.636    FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 INST_CNT/cnt_internal_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.857%)  route 0.125ns (40.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.589     1.501    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.141     1.642 r  INST_CNT/cnt_internal_value_reg[1]/Q
                         net (fo=17, routed)          0.125     1.767    INST_CNT/cnt_out_W[1]
    SLICE_X41Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.812 r  INST_CNT/cnt_internal_value[5]_i_1/O
                         net (fo=1, routed)           0.000     1.812    INST_CNT/cnt_internal_value[5]_i_1_n_0
    SLICE_X41Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.859     2.018    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[5]/C
                         clock pessimism             -0.504     1.514    
    SLICE_X41Y52         FDCE (Hold_fdce_C_D)         0.092     1.606    INST_CNT/cnt_internal_value_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_KEY_REG/temp_reg_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_KEY_REG/temp_reg_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.586     1.498    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y54         FDRE                                         r  Simon_DUT/INST_KEY_REG/temp_reg_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  Simon_DUT/INST_KEY_REG/temp_reg_reg[68]/Q
                         net (fo=2, routed)           0.128     1.789    Simon_DUT/INST_KEY_REG/KEY_REG_n4_out
    SLICE_X39Y54         FDRE                                         r  Simon_DUT/INST_KEY_REG/temp_reg_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     2.015    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X39Y54         FDRE                                         r  Simon_DUT/INST_KEY_REG/temp_reg_reg[67]/C
                         clock pessimism             -0.504     1.511    
    SLICE_X39Y54         FDRE (Hold_fdre_C_D)         0.066     1.577    Simon_DUT/INST_KEY_REG/temp_reg_reg[67]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.435%)  route 0.132ns (41.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  FSM_onehot_current_state_reg[3]/Q
                         net (fo=5, routed)           0.132     1.773    Simon_DUT/out[3]
    SLICE_X40Y55         LUT3 (Prop_lut3_I1_O)        0.045     1.818 r  Simon_DUT/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.818    Simon_DUT/nx_state[1]
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.858     2.017    Simon_DUT/clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.504     1.513    
    SLICE_X40Y55         FDRE (Hold_fdre_C_D)         0.091     1.604    Simon_DUT/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_KEY_REG/temp_reg_reg[35]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_KEY_REG/temp_reg_reg[5]_srl30/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.586     1.498    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y54         SRLC32E                                      r  Simon_DUT/INST_KEY_REG/temp_reg_reg[35]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.830 r  Simon_DUT/INST_KEY_REG/temp_reg_reg[35]_srl32/Q31
                         net (fo=1, routed)           0.000     1.830    Simon_DUT/INST_KEY_REG/temp_reg_reg[35]_srl32_n_1
    SLICE_X38Y54         SRLC32E                                      r  Simon_DUT/INST_KEY_REG/temp_reg_reg[5]_srl30/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     2.015    Simon_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y54         SRLC32E                                      r  Simon_DUT/INST_KEY_REG/temp_reg_reg[5]_srl30/CLK
                         clock pessimism             -0.517     1.498    
    SLICE_X38Y54         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.615    Simon_DUT/INST_KEY_REG/temp_reg_reg[5]_srl30
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[24]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl23/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.500    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X42Y53         SRLC32E                                      r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[24]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.832 r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[24]_srl32/Q31
                         net (fo=1, routed)           0.000     1.832    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[24]_srl32_n_1
    SLICE_X42Y53         SRLC32E                                      r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl23/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.858     2.017    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X42Y53         SRLC32E                                      r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl23/CLK
                         clock pessimism             -0.517     1.500    
    SLICE_X42Y53         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.617    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl23
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.337%)  route 0.171ns (53.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.586     1.498    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.148     1.646 r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[56]/Q
                         net (fo=2, routed)           0.171     1.817    Simon_DUT/INST_IS_SHIFTREG/IS_n8_out
    SLICE_X42Y53         SRLC32E                                      r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.858     2.017    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X42Y53         SRLC32E                                      r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[24]_srl32/CLK
                         clock pessimism             -0.481     1.536    
    SLICE_X42Y53         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.061     1.597    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[57]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.424%)  route 0.189ns (59.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.500    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[62]/Q
                         net (fo=2, routed)           0.189     1.816    Simon_DUT/INST_IS_SHIFTREG/IS_n2_out
    SLICE_X38Y53         SRL16E                                       r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[57]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     2.015    Simon_DUT/INST_IS_SHIFTREG/clk_IBUF_BUFG
    SLICE_X38Y53         SRL16E                                       r  Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[57]_srl5/CLK
                         clock pessimism             -0.481     1.534    
    SLICE_X38Y53         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.596    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[57]_srl5
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C       n/a            1.000         8.000       7.000      SLICE_X42Y55    FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X42Y55    FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X42Y55    FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X41Y55    FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X41Y54    FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X41Y54    FSM_onehot_current_state_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X41Y54    FSM_onehot_current_state_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X40Y52    INST_CNT/cnt_internal_value_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X40Y52    INST_CNT/cnt_internal_value_reg[1]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y53    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl23/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y53    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[24]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y53    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[64]_srl24/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y53    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[88]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X42Y54    Simon_DUT/INST_KEY_REG/temp_reg_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y53    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[121]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y53    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[57]_srl5/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y54    Simon_DUT/INST_KEY_REG/temp_reg_reg[35]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y54    Simon_DUT/INST_KEY_REG/temp_reg_reg[5]_srl30/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y54    Simon_DUT/INST_KEY_REG/temp_reg_reg[69]_srl27/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y53    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[121]_srl5/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y53    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[1]_srl23/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y53    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[24]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y53    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[57]_srl5/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y53    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[64]_srl24/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y53    Simon_DUT/INST_IS_SHIFTREG/temp_reg_reg[88]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X42Y54    Simon_DUT/INST_KEY_REG/temp_reg_reg[1]_srl2/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y54    Simon_DUT/INST_KEY_REG/temp_reg_reg[35]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y54    Simon_DUT/INST_KEY_REG/temp_reg_reg[5]_srl30/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y54    Simon_DUT/INST_KEY_REG/temp_reg_reg[69]_srl27/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.580ns (24.627%)  route 1.775ns (75.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.740     5.408    Simon_DUT/clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=25, routed)          1.388     7.252    Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/out[0]
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.124     7.376 f  Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value[1]_i_3/O
                         net (fo=2, routed)           0.387     7.763    Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/end_cnt_rst
    SLICE_X37Y53         FDCE                                         f  Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.562    12.953    Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/clk_IBUF_BUFG
    SLICE_X37Y53         FDCE                                         r  Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X37Y53         FDCE (Recov_fdce_C_CLR)     -0.405    12.904    Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         12.904    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.580ns (24.627%)  route 1.775ns (75.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.740     5.408    Simon_DUT/clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=25, routed)          1.388     7.252    Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/out[0]
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.124     7.376 f  Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value[1]_i_3/O
                         net (fo=2, routed)           0.387     7.763    Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/end_cnt_rst
    SLICE_X37Y53         FDCE                                         f  Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.562    12.953    Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/clk_IBUF_BUFG
    SLICE_X37Y53         FDCE                                         r  Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X37Y53         FDCE (Recov_fdce_C_CLR)     -0.405    12.904    Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         12.904    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.580ns (28.928%)  route 1.425ns (71.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.709     6.574    INST_CNT/out[5]
    SLICE_X41Y54         LUT3 (Prop_lut3_I1_O)        0.124     6.698 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.716     7.413    INST_CNT/cnt_rst_W
    SLICE_X40Y52         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.564    12.955    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X40Y52         FDCE (Recov_fdce_C_CLR)     -0.405    12.944    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         12.944    
                         arrival time                          -7.413    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.580ns (28.928%)  route 1.425ns (71.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.709     6.574    INST_CNT/out[5]
    SLICE_X41Y54         LUT3 (Prop_lut3_I1_O)        0.124     6.698 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.716     7.413    INST_CNT/cnt_rst_W
    SLICE_X40Y52         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.564    12.955    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X40Y52         FDCE (Recov_fdce_C_CLR)     -0.405    12.944    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         12.944    
                         arrival time                          -7.413    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.580ns (28.928%)  route 1.425ns (71.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.709     6.574    INST_CNT/out[5]
    SLICE_X41Y54         LUT3 (Prop_lut3_I1_O)        0.124     6.698 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.716     7.413    INST_CNT/cnt_rst_W
    SLICE_X40Y52         FDCE                                         f  INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.564    12.955    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X40Y52         FDCE (Recov_fdce_C_CLR)     -0.405    12.944    INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         12.944    
                         arrival time                          -7.413    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.580ns (28.991%)  route 1.421ns (71.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.709     6.574    INST_CNT/out[5]
    SLICE_X41Y54         LUT3 (Prop_lut3_I1_O)        0.124     6.698 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.711     7.409    INST_CNT/cnt_rst_W
    SLICE_X41Y52         FDCE                                         f  INST_CNT/cnt_internal_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.564    12.955    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[3]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X41Y52         FDCE (Recov_fdce_C_CLR)     -0.405    12.944    INST_CNT/cnt_internal_value_reg[3]
  -------------------------------------------------------------------
                         required time                         12.944    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.580ns (28.991%)  route 1.421ns (71.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.709     6.574    INST_CNT/out[5]
    SLICE_X41Y54         LUT3 (Prop_lut3_I1_O)        0.124     6.698 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.711     7.409    INST_CNT/cnt_rst_W
    SLICE_X41Y52         FDCE                                         f  INST_CNT/cnt_internal_value_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.564    12.955    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[4]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X41Y52         FDCE (Recov_fdce_C_CLR)     -0.405    12.944    INST_CNT/cnt_internal_value_reg[4]
  -------------------------------------------------------------------
                         required time                         12.944    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.580ns (28.991%)  route 1.421ns (71.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.709     6.574    INST_CNT/out[5]
    SLICE_X41Y54         LUT3 (Prop_lut3_I1_O)        0.124     6.698 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.711     7.409    INST_CNT/cnt_rst_W
    SLICE_X41Y52         FDCE                                         f  INST_CNT/cnt_internal_value_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.564    12.955    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[5]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X41Y52         FDCE (Recov_fdce_C_CLR)     -0.405    12.944    INST_CNT/cnt_internal_value_reg[5]
  -------------------------------------------------------------------
                         required time                         12.944    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.580ns (28.991%)  route 1.421ns (71.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.709     6.574    INST_CNT/out[5]
    SLICE_X41Y54         LUT3 (Prop_lut3_I1_O)        0.124     6.698 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.711     7.409    INST_CNT/cnt_rst_W
    SLICE_X41Y52         FDCE                                         f  INST_CNT/cnt_internal_value_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.564    12.955    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[6]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X41Y52         FDCE (Recov_fdce_C_CLR)     -0.405    12.944    INST_CNT/cnt_internal_value_reg[6]
  -------------------------------------------------------------------
                         required time                         12.944    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             6.238ns  (required time - arrival time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.456ns (36.248%)  route 0.802ns (63.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.740     5.408    Simon_DUT/clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=25, routed)          0.802     6.666    Simon_DUT/INST_SERIAL_CNT/FSM_sequential_current_state_reg[1][0]
    SLICE_X39Y53         FDCE                                         f  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.562    12.953    Simon_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X39Y53         FDCE                                         r  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X39Y53         FDCE (Recov_fdce_C_CLR)     -0.405    12.904    Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         12.904    
                         arrival time                          -6.666    
  -------------------------------------------------------------------
                         slack                                  6.238    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.125%)  route 0.312ns (68.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.500    Simon_DUT/clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=25, routed)          0.312     1.953    Simon_DUT/INST_SERIAL_CNT/FSM_sequential_current_state_reg[1][0]
    SLICE_X39Y53         FDCE                                         f  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     2.015    Simon_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X39Y53         FDCE                                         r  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism             -0.481     1.534    
    SLICE_X39Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.442    Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.125%)  route 0.312ns (68.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.500    Simon_DUT/clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=25, routed)          0.312     1.953    Simon_DUT/INST_SERIAL_CNT/FSM_sequential_current_state_reg[1][0]
    SLICE_X39Y53         FDCE                                         f  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     2.015    Simon_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X39Y53         FDCE                                         r  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism             -0.481     1.534    
    SLICE_X39Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.442    Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.125%)  route 0.312ns (68.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.500    Simon_DUT/clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=25, routed)          0.312     1.953    Simon_DUT/INST_SERIAL_CNT/FSM_sequential_current_state_reg[1][0]
    SLICE_X39Y53         FDCE                                         f  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     2.015    Simon_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X39Y53         FDCE                                         r  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism             -0.481     1.534    
    SLICE_X39Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.442    Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.125%)  route 0.312ns (68.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.500    Simon_DUT/clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=25, routed)          0.312     1.953    Simon_DUT/INST_SERIAL_CNT/FSM_sequential_current_state_reg[1][0]
    SLICE_X39Y53         FDCE                                         f  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     2.015    Simon_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X39Y53         FDCE                                         r  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[3]/C
                         clock pessimism             -0.481     1.534    
    SLICE_X39Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.442    Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.125%)  route 0.312ns (68.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.500    Simon_DUT/clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=25, routed)          0.312     1.953    Simon_DUT/INST_SERIAL_CNT/FSM_sequential_current_state_reg[1][0]
    SLICE_X39Y53         FDCE                                         f  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     2.015    Simon_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X39Y53         FDCE                                         r  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[4]/C
                         clock pessimism             -0.481     1.534    
    SLICE_X39Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.442    Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.125%)  route 0.312ns (68.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.500    Simon_DUT/clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  Simon_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=25, routed)          0.312     1.953    Simon_DUT/INST_SERIAL_CNT/FSM_sequential_current_state_reg[1][0]
    SLICE_X39Y53         FDCE                                         f  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     2.015    Simon_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X39Y53         FDCE                                         r  Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[5]/C
                         clock pessimism             -0.481     1.534    
    SLICE_X39Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.442    Simon_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.084%)  route 0.476ns (71.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.500    Simon_DUT/clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=15, routed)          0.357     1.998    Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/out[1]
    SLICE_X37Y53         LUT2 (Prop_lut2_I1_O)        0.045     2.043 f  Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value[1]_i_3/O
                         net (fo=2, routed)           0.119     2.162    Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/end_cnt_rst
    SLICE_X37Y53         FDCE                                         f  Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     2.015    Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/clk_IBUF_BUFG
    SLICE_X37Y53         FDCE                                         r  Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism             -0.481     1.534    
    SLICE_X37Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.442    Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 Simon_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.084%)  route 0.476ns (71.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.500    Simon_DUT/clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  Simon_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  Simon_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=15, routed)          0.357     1.998    Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/out[1]
    SLICE_X37Y53         LUT2 (Prop_lut2_I1_O)        0.045     2.043 f  Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value[1]_i_3/O
                         net (fo=2, routed)           0.119     2.162    Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/end_cnt_rst
    SLICE_X37Y53         FDCE                                         f  Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.856     2.015    Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/clk_IBUF_BUFG
    SLICE_X37Y53         FDCE                                         r  Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism             -0.481     1.534    
    SLICE_X37Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.442    Simon_DUT/INST_END_ENCRYPT_2Bit_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.461%)  route 0.468ns (71.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  FSM_onehot_current_state_reg[4]/Q
                         net (fo=3, routed)           0.211     1.852    INST_CNT/out[3]
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.045     1.897 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.256     2.153    INST_CNT/cnt_rst_W
    SLICE_X41Y52         FDCE                                         f  INST_CNT/cnt_internal_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.859     2.018    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[3]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X41Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.425    INST_CNT/cnt_internal_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.461%)  route 0.468ns (71.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  FSM_onehot_current_state_reg[4]/Q
                         net (fo=3, routed)           0.211     1.852    INST_CNT/out[3]
    SLICE_X41Y54         LUT3 (Prop_lut3_I0_O)        0.045     1.897 f  INST_CNT/cnt_internal_value[6]_i_3/O
                         net (fo=7, routed)           0.256     2.153    INST_CNT/cnt_rst_W
    SLICE_X41Y52         FDCE                                         f  INST_CNT/cnt_internal_value_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.859     2.018    INST_CNT/clk_IBUF_BUFG
    SLICE_X41Y52         FDCE                                         r  INST_CNT/cnt_internal_value_reg[4]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X41Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.425    INST_CNT/cnt_internal_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.729    





