
PruebaRTC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005fdc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000300  08006170  08006170  00016170  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006470  08006470  00016470  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006478  08006478  00016478  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800647c  0800647c  0001647c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000704  20000000  08006480  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020704  2**0
                  CONTENTS
  8 .bss          000000f4  20000704  20000704  00020704  2**2
                  ALLOC
  9 ._user_heap_stack 00000400  200007f8  200007f8  00020704  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020704  2**0
                  CONTENTS, READONLY
 11 .debug_info   00006073  00000000  00000000  00020734  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00001403  00000000  00000000  000267a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000780  00000000  00000000  00027bb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000006b8  00000000  00000000  00028330  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00002e5a  00000000  00000000  000289e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00002c7c  00000000  00000000  0002b842  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0002e4be  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000028e0  00000000  00000000  0002e53c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000704 	.word	0x20000704
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006154 	.word	0x08006154

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000708 	.word	0x20000708
 80001cc:	08006154 	.word	0x08006154

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f000 b97a 	b.w	8000eac <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	468c      	mov	ip, r1
 8000bd6:	460d      	mov	r5, r1
 8000bd8:	4604      	mov	r4, r0
 8000bda:	9e08      	ldr	r6, [sp, #32]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d151      	bne.n	8000c84 <__udivmoddi4+0xb4>
 8000be0:	428a      	cmp	r2, r1
 8000be2:	4617      	mov	r7, r2
 8000be4:	d96d      	bls.n	8000cc2 <__udivmoddi4+0xf2>
 8000be6:	fab2 fe82 	clz	lr, r2
 8000bea:	f1be 0f00 	cmp.w	lr, #0
 8000bee:	d00b      	beq.n	8000c08 <__udivmoddi4+0x38>
 8000bf0:	f1ce 0c20 	rsb	ip, lr, #32
 8000bf4:	fa01 f50e 	lsl.w	r5, r1, lr
 8000bf8:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000bfc:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c00:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c04:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c08:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c0c:	0c25      	lsrs	r5, r4, #16
 8000c0e:	fbbc f8fa 	udiv	r8, ip, sl
 8000c12:	fa1f f987 	uxth.w	r9, r7
 8000c16:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c1a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c1e:	fb08 f309 	mul.w	r3, r8, r9
 8000c22:	42ab      	cmp	r3, r5
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x6c>
 8000c26:	19ed      	adds	r5, r5, r7
 8000c28:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c2c:	f080 8123 	bcs.w	8000e76 <__udivmoddi4+0x2a6>
 8000c30:	42ab      	cmp	r3, r5
 8000c32:	f240 8120 	bls.w	8000e76 <__udivmoddi4+0x2a6>
 8000c36:	f1a8 0802 	sub.w	r8, r8, #2
 8000c3a:	443d      	add	r5, r7
 8000c3c:	1aed      	subs	r5, r5, r3
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c44:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c48:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c4c:	fb00 f909 	mul.w	r9, r0, r9
 8000c50:	45a1      	cmp	r9, r4
 8000c52:	d909      	bls.n	8000c68 <__udivmoddi4+0x98>
 8000c54:	19e4      	adds	r4, r4, r7
 8000c56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5a:	f080 810a 	bcs.w	8000e72 <__udivmoddi4+0x2a2>
 8000c5e:	45a1      	cmp	r9, r4
 8000c60:	f240 8107 	bls.w	8000e72 <__udivmoddi4+0x2a2>
 8000c64:	3802      	subs	r0, #2
 8000c66:	443c      	add	r4, r7
 8000c68:	eba4 0409 	sub.w	r4, r4, r9
 8000c6c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c70:	2100      	movs	r1, #0
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	d061      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000c76:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	6034      	str	r4, [r6, #0]
 8000c7e:	6073      	str	r3, [r6, #4]
 8000c80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c84:	428b      	cmp	r3, r1
 8000c86:	d907      	bls.n	8000c98 <__udivmoddi4+0xc8>
 8000c88:	2e00      	cmp	r6, #0
 8000c8a:	d054      	beq.n	8000d36 <__udivmoddi4+0x166>
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000c92:	4608      	mov	r0, r1
 8000c94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c98:	fab3 f183 	clz	r1, r3
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	f040 808e 	bne.w	8000dbe <__udivmoddi4+0x1ee>
 8000ca2:	42ab      	cmp	r3, r5
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xdc>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80fa 	bhi.w	8000ea0 <__udivmoddi4+0x2d0>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb65 0503 	sbc.w	r5, r5, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	46ac      	mov	ip, r5
 8000cb6:	2e00      	cmp	r6, #0
 8000cb8:	d03f      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000cba:	e886 1010 	stmia.w	r6, {r4, ip}
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	b912      	cbnz	r2, 8000cca <__udivmoddi4+0xfa>
 8000cc4:	2701      	movs	r7, #1
 8000cc6:	fbb7 f7f2 	udiv	r7, r7, r2
 8000cca:	fab7 fe87 	clz	lr, r7
 8000cce:	f1be 0f00 	cmp.w	lr, #0
 8000cd2:	d134      	bne.n	8000d3e <__udivmoddi4+0x16e>
 8000cd4:	1beb      	subs	r3, r5, r7
 8000cd6:	0c3a      	lsrs	r2, r7, #16
 8000cd8:	fa1f fc87 	uxth.w	ip, r7
 8000cdc:	2101      	movs	r1, #1
 8000cde:	fbb3 f8f2 	udiv	r8, r3, r2
 8000ce2:	0c25      	lsrs	r5, r4, #16
 8000ce4:	fb02 3318 	mls	r3, r2, r8, r3
 8000ce8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000cec:	fb0c f308 	mul.w	r3, ip, r8
 8000cf0:	42ab      	cmp	r3, r5
 8000cf2:	d907      	bls.n	8000d04 <__udivmoddi4+0x134>
 8000cf4:	19ed      	adds	r5, r5, r7
 8000cf6:	f108 30ff 	add.w	r0, r8, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x132>
 8000cfc:	42ab      	cmp	r3, r5
 8000cfe:	f200 80d1 	bhi.w	8000ea4 <__udivmoddi4+0x2d4>
 8000d02:	4680      	mov	r8, r0
 8000d04:	1aed      	subs	r5, r5, r3
 8000d06:	b2a3      	uxth	r3, r4
 8000d08:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d0c:	fb02 5510 	mls	r5, r2, r0, r5
 8000d10:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d14:	fb0c fc00 	mul.w	ip, ip, r0
 8000d18:	45a4      	cmp	ip, r4
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x15c>
 8000d1c:	19e4      	adds	r4, r4, r7
 8000d1e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x15a>
 8000d24:	45a4      	cmp	ip, r4
 8000d26:	f200 80b8 	bhi.w	8000e9a <__udivmoddi4+0x2ca>
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	eba4 040c 	sub.w	r4, r4, ip
 8000d30:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d34:	e79d      	b.n	8000c72 <__udivmoddi4+0xa2>
 8000d36:	4631      	mov	r1, r6
 8000d38:	4630      	mov	r0, r6
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	f1ce 0420 	rsb	r4, lr, #32
 8000d42:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d46:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d4a:	fa20 f804 	lsr.w	r8, r0, r4
 8000d4e:	0c3a      	lsrs	r2, r7, #16
 8000d50:	fa25 f404 	lsr.w	r4, r5, r4
 8000d54:	ea48 0803 	orr.w	r8, r8, r3
 8000d58:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d5c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000d60:	fb02 4411 	mls	r4, r2, r1, r4
 8000d64:	fa1f fc87 	uxth.w	ip, r7
 8000d68:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000d6c:	fb01 f30c 	mul.w	r3, r1, ip
 8000d70:	42ab      	cmp	r3, r5
 8000d72:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d76:	d909      	bls.n	8000d8c <__udivmoddi4+0x1bc>
 8000d78:	19ed      	adds	r5, r5, r7
 8000d7a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d7e:	f080 808a 	bcs.w	8000e96 <__udivmoddi4+0x2c6>
 8000d82:	42ab      	cmp	r3, r5
 8000d84:	f240 8087 	bls.w	8000e96 <__udivmoddi4+0x2c6>
 8000d88:	3902      	subs	r1, #2
 8000d8a:	443d      	add	r5, r7
 8000d8c:	1aeb      	subs	r3, r5, r3
 8000d8e:	fa1f f588 	uxth.w	r5, r8
 8000d92:	fbb3 f0f2 	udiv	r0, r3, r2
 8000d96:	fb02 3310 	mls	r3, r2, r0, r3
 8000d9a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d9e:	fb00 f30c 	mul.w	r3, r0, ip
 8000da2:	42ab      	cmp	r3, r5
 8000da4:	d907      	bls.n	8000db6 <__udivmoddi4+0x1e6>
 8000da6:	19ed      	adds	r5, r5, r7
 8000da8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dac:	d26f      	bcs.n	8000e8e <__udivmoddi4+0x2be>
 8000dae:	42ab      	cmp	r3, r5
 8000db0:	d96d      	bls.n	8000e8e <__udivmoddi4+0x2be>
 8000db2:	3802      	subs	r0, #2
 8000db4:	443d      	add	r5, r7
 8000db6:	1aeb      	subs	r3, r5, r3
 8000db8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dbc:	e78f      	b.n	8000cde <__udivmoddi4+0x10e>
 8000dbe:	f1c1 0720 	rsb	r7, r1, #32
 8000dc2:	fa22 f807 	lsr.w	r8, r2, r7
 8000dc6:	408b      	lsls	r3, r1
 8000dc8:	fa05 f401 	lsl.w	r4, r5, r1
 8000dcc:	ea48 0303 	orr.w	r3, r8, r3
 8000dd0:	fa20 fe07 	lsr.w	lr, r0, r7
 8000dd4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	ea4e 0e04 	orr.w	lr, lr, r4
 8000dde:	fbb5 f9fc 	udiv	r9, r5, ip
 8000de2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000de6:	fb0c 5519 	mls	r5, ip, r9, r5
 8000dea:	fa1f f883 	uxth.w	r8, r3
 8000dee:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000df2:	fb09 f408 	mul.w	r4, r9, r8
 8000df6:	42ac      	cmp	r4, r5
 8000df8:	fa02 f201 	lsl.w	r2, r2, r1
 8000dfc:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e00:	d908      	bls.n	8000e14 <__udivmoddi4+0x244>
 8000e02:	18ed      	adds	r5, r5, r3
 8000e04:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e08:	d243      	bcs.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0a:	42ac      	cmp	r4, r5
 8000e0c:	d941      	bls.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0e:	f1a9 0902 	sub.w	r9, r9, #2
 8000e12:	441d      	add	r5, r3
 8000e14:	1b2d      	subs	r5, r5, r4
 8000e16:	fa1f fe8e 	uxth.w	lr, lr
 8000e1a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e1e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e22:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e26:	fb00 f808 	mul.w	r8, r0, r8
 8000e2a:	45a0      	cmp	r8, r4
 8000e2c:	d907      	bls.n	8000e3e <__udivmoddi4+0x26e>
 8000e2e:	18e4      	adds	r4, r4, r3
 8000e30:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e34:	d229      	bcs.n	8000e8a <__udivmoddi4+0x2ba>
 8000e36:	45a0      	cmp	r8, r4
 8000e38:	d927      	bls.n	8000e8a <__udivmoddi4+0x2ba>
 8000e3a:	3802      	subs	r0, #2
 8000e3c:	441c      	add	r4, r3
 8000e3e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e42:	eba4 0408 	sub.w	r4, r4, r8
 8000e46:	fba0 8902 	umull	r8, r9, r0, r2
 8000e4a:	454c      	cmp	r4, r9
 8000e4c:	46c6      	mov	lr, r8
 8000e4e:	464d      	mov	r5, r9
 8000e50:	d315      	bcc.n	8000e7e <__udivmoddi4+0x2ae>
 8000e52:	d012      	beq.n	8000e7a <__udivmoddi4+0x2aa>
 8000e54:	b156      	cbz	r6, 8000e6c <__udivmoddi4+0x29c>
 8000e56:	ebba 030e 	subs.w	r3, sl, lr
 8000e5a:	eb64 0405 	sbc.w	r4, r4, r5
 8000e5e:	fa04 f707 	lsl.w	r7, r4, r7
 8000e62:	40cb      	lsrs	r3, r1
 8000e64:	431f      	orrs	r7, r3
 8000e66:	40cc      	lsrs	r4, r1
 8000e68:	6037      	str	r7, [r6, #0]
 8000e6a:	6074      	str	r4, [r6, #4]
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	4618      	mov	r0, r3
 8000e74:	e6f8      	b.n	8000c68 <__udivmoddi4+0x98>
 8000e76:	4690      	mov	r8, r2
 8000e78:	e6e0      	b.n	8000c3c <__udivmoddi4+0x6c>
 8000e7a:	45c2      	cmp	sl, r8
 8000e7c:	d2ea      	bcs.n	8000e54 <__udivmoddi4+0x284>
 8000e7e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e82:	eb69 0503 	sbc.w	r5, r9, r3
 8000e86:	3801      	subs	r0, #1
 8000e88:	e7e4      	b.n	8000e54 <__udivmoddi4+0x284>
 8000e8a:	4628      	mov	r0, r5
 8000e8c:	e7d7      	b.n	8000e3e <__udivmoddi4+0x26e>
 8000e8e:	4640      	mov	r0, r8
 8000e90:	e791      	b.n	8000db6 <__udivmoddi4+0x1e6>
 8000e92:	4681      	mov	r9, r0
 8000e94:	e7be      	b.n	8000e14 <__udivmoddi4+0x244>
 8000e96:	4601      	mov	r1, r0
 8000e98:	e778      	b.n	8000d8c <__udivmoddi4+0x1bc>
 8000e9a:	3802      	subs	r0, #2
 8000e9c:	443c      	add	r4, r7
 8000e9e:	e745      	b.n	8000d2c <__udivmoddi4+0x15c>
 8000ea0:	4608      	mov	r0, r1
 8000ea2:	e708      	b.n	8000cb6 <__udivmoddi4+0xe6>
 8000ea4:	f1a8 0802 	sub.w	r8, r8, #2
 8000ea8:	443d      	add	r5, r7
 8000eaa:	e72b      	b.n	8000d04 <__udivmoddi4+0x134>

08000eac <__aeabi_idiv0>:
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b083      	sub	sp, #12
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8000eb8:	4a06      	ldr	r2, [pc, #24]	; (8000ed4 <NVIC_PriorityGroupConfig+0x24>)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ec0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ec4:	60d3      	str	r3, [r2, #12]
}
 8000ec6:	bf00      	nop
 8000ec8:	370c      	adds	r7, #12
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop
 8000ed4:	e000ed00 	.word	0xe000ed00

08000ed8 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	b085      	sub	sp, #20
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	73fb      	strb	r3, [r7, #15]
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	73bb      	strb	r3, [r7, #14]
 8000ee8:	230f      	movs	r3, #15
 8000eea:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	78db      	ldrb	r3, [r3, #3]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d039      	beq.n	8000f68 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000ef4:	4b27      	ldr	r3, [pc, #156]	; (8000f94 <NVIC_Init+0xbc>)
 8000ef6:	68db      	ldr	r3, [r3, #12]
 8000ef8:	43db      	mvns	r3, r3
 8000efa:	0a1b      	lsrs	r3, r3, #8
 8000efc:	b2db      	uxtb	r3, r3
 8000efe:	f003 0307 	and.w	r3, r3, #7
 8000f02:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000f04:	7bfb      	ldrb	r3, [r7, #15]
 8000f06:	f1c3 0304 	rsb	r3, r3, #4
 8000f0a:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000f0c:	7b7a      	ldrb	r2, [r7, #13]
 8000f0e:	7bfb      	ldrb	r3, [r7, #15]
 8000f10:	fa42 f303 	asr.w	r3, r2, r3
 8000f14:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	785b      	ldrb	r3, [r3, #1]
 8000f1a:	461a      	mov	r2, r3
 8000f1c:	7bbb      	ldrb	r3, [r7, #14]
 8000f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f22:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	789a      	ldrb	r2, [r3, #2]
 8000f28:	7b7b      	ldrb	r3, [r7, #13]
 8000f2a:	4013      	ands	r3, r2
 8000f2c:	b2da      	uxtb	r2, r3
 8000f2e:	7bfb      	ldrb	r3, [r7, #15]
 8000f30:	4313      	orrs	r3, r2
 8000f32:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000f34:	7bfb      	ldrb	r3, [r7, #15]
 8000f36:	011b      	lsls	r3, r3, #4
 8000f38:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000f3a:	4a17      	ldr	r2, [pc, #92]	; (8000f98 <NVIC_Init+0xc0>)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	4413      	add	r3, r2
 8000f42:	7bfa      	ldrb	r2, [r7, #15]
 8000f44:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000f48:	4a13      	ldr	r2, [pc, #76]	; (8000f98 <NVIC_Init+0xc0>)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	095b      	lsrs	r3, r3, #5
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	f003 031f 	and.w	r3, r3, #31
 8000f5c:	2101      	movs	r1, #1
 8000f5e:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000f62:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000f66:	e00f      	b.n	8000f88 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000f68:	490b      	ldr	r1, [pc, #44]	; (8000f98 <NVIC_Init+0xc0>)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	095b      	lsrs	r3, r3, #5
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	f003 031f 	and.w	r3, r3, #31
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000f80:	f100 0320 	add.w	r3, r0, #32
 8000f84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000f88:	bf00      	nop
 8000f8a:	3714      	adds	r7, #20
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr
 8000f94:	e000ed00 	.word	0xe000ed00
 8000f98:	e000e100 	.word	0xe000e100

08000f9c <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b085      	sub	sp, #20
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8000fa8:	4b34      	ldr	r3, [pc, #208]	; (800107c <EXTI_Init+0xe0>)
 8000faa:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	799b      	ldrb	r3, [r3, #6]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d04f      	beq.n	8001054 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8000fb4:	4931      	ldr	r1, [pc, #196]	; (800107c <EXTI_Init+0xe0>)
 8000fb6:	4b31      	ldr	r3, [pc, #196]	; (800107c <EXTI_Init+0xe0>)
 8000fb8:	681a      	ldr	r2, [r3, #0]
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	43db      	mvns	r3, r3
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8000fc4:	492d      	ldr	r1, [pc, #180]	; (800107c <EXTI_Init+0xe0>)
 8000fc6:	4b2d      	ldr	r3, [pc, #180]	; (800107c <EXTI_Init+0xe0>)
 8000fc8:	685a      	ldr	r2, [r3, #4]
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	43db      	mvns	r3, r3
 8000fd0:	4013      	ands	r3, r2
 8000fd2:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	791b      	ldrb	r3, [r3, #4]
 8000fd8:	461a      	mov	r2, r3
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	4413      	add	r3, r2
 8000fde:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	68fa      	ldr	r2, [r7, #12]
 8000fe4:	6811      	ldr	r1, [r2, #0]
 8000fe6:	687a      	ldr	r2, [r7, #4]
 8000fe8:	6812      	ldr	r2, [r2, #0]
 8000fea:	430a      	orrs	r2, r1
 8000fec:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000fee:	4923      	ldr	r1, [pc, #140]	; (800107c <EXTI_Init+0xe0>)
 8000ff0:	4b22      	ldr	r3, [pc, #136]	; (800107c <EXTI_Init+0xe0>)
 8000ff2:	689a      	ldr	r2, [r3, #8]
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	43db      	mvns	r3, r3
 8000ffa:	4013      	ands	r3, r2
 8000ffc:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000ffe:	491f      	ldr	r1, [pc, #124]	; (800107c <EXTI_Init+0xe0>)
 8001000:	4b1e      	ldr	r3, [pc, #120]	; (800107c <EXTI_Init+0xe0>)
 8001002:	68da      	ldr	r2, [r3, #12]
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	43db      	mvns	r3, r3
 800100a:	4013      	ands	r3, r2
 800100c:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	795b      	ldrb	r3, [r3, #5]
 8001012:	2b10      	cmp	r3, #16
 8001014:	d10e      	bne.n	8001034 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8001016:	4919      	ldr	r1, [pc, #100]	; (800107c <EXTI_Init+0xe0>)
 8001018:	4b18      	ldr	r3, [pc, #96]	; (800107c <EXTI_Init+0xe0>)
 800101a:	689a      	ldr	r2, [r3, #8]
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4313      	orrs	r3, r2
 8001022:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8001024:	4915      	ldr	r1, [pc, #84]	; (800107c <EXTI_Init+0xe0>)
 8001026:	4b15      	ldr	r3, [pc, #84]	; (800107c <EXTI_Init+0xe0>)
 8001028:	68da      	ldr	r2, [r3, #12]
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	4313      	orrs	r3, r2
 8001030:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8001032:	e01d      	b.n	8001070 <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
 8001034:	4b11      	ldr	r3, [pc, #68]	; (800107c <EXTI_Init+0xe0>)
 8001036:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	795b      	ldrb	r3, [r3, #5]
 800103c:	461a      	mov	r2, r3
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	4413      	add	r3, r2
 8001042:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	68fa      	ldr	r2, [r7, #12]
 8001048:	6811      	ldr	r1, [r2, #0]
 800104a:	687a      	ldr	r2, [r7, #4]
 800104c:	6812      	ldr	r2, [r2, #0]
 800104e:	430a      	orrs	r2, r1
 8001050:	601a      	str	r2, [r3, #0]
}
 8001052:	e00d      	b.n	8001070 <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	791b      	ldrb	r3, [r3, #4]
 8001058:	461a      	mov	r2, r3
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	4413      	add	r3, r2
 800105e:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	68fa      	ldr	r2, [r7, #12]
 8001064:	6811      	ldr	r1, [r2, #0]
 8001066:	687a      	ldr	r2, [r7, #4]
 8001068:	6812      	ldr	r2, [r2, #0]
 800106a:	43d2      	mvns	r2, r2
 800106c:	400a      	ands	r2, r1
 800106e:	601a      	str	r2, [r3, #0]
}
 8001070:	bf00      	nop
 8001072:	3714      	adds	r7, #20
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	40013c00 	.word	0x40013c00

08001080 <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *          This parameter can be EXTI_Linex where x can be(0..22)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8001080:	b480      	push	{r7}
 8001082:	b085      	sub	sp, #20
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 8001088:	2300      	movs	r3, #0
 800108a:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 800108c:	2300      	movs	r3, #0
 800108e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 8001090:	4b0c      	ldr	r3, [pc, #48]	; (80010c4 <EXTI_GetITStatus+0x44>)
 8001092:	681a      	ldr	r2, [r3, #0]
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	4013      	ands	r3, r2
 8001098:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 800109a:	4b0a      	ldr	r3, [pc, #40]	; (80010c4 <EXTI_GetITStatus+0x44>)
 800109c:	695a      	ldr	r2, [r3, #20]
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	4013      	ands	r3, r2
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d005      	beq.n	80010b2 <EXTI_GetITStatus+0x32>
 80010a6:	68bb      	ldr	r3, [r7, #8]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d002      	beq.n	80010b2 <EXTI_GetITStatus+0x32>
  {
    bitstatus = SET;
 80010ac:	2301      	movs	r3, #1
 80010ae:	73fb      	strb	r3, [r7, #15]
 80010b0:	e001      	b.n	80010b6 <EXTI_GetITStatus+0x36>
  }
  else
  {
    bitstatus = RESET;
 80010b2:	2300      	movs	r3, #0
 80010b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80010b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80010b8:	4618      	mov	r0, r3
 80010ba:	3714      	adds	r7, #20
 80010bc:	46bd      	mov	sp, r7
 80010be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c2:	4770      	bx	lr
 80010c4:	40013c00 	.word	0x40013c00

080010c8 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b083      	sub	sp, #12
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 80010d0:	4a04      	ldr	r2, [pc, #16]	; (80010e4 <EXTI_ClearITPendingBit+0x1c>)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	6153      	str	r3, [r2, #20]
}
 80010d6:	bf00      	nop
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop
 80010e4:	40013c00 	.word	0x40013c00

080010e8 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b087      	sub	sp, #28
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
 80010f0:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80010f2:	2300      	movs	r3, #0
 80010f4:	617b      	str	r3, [r7, #20]
 80010f6:	2300      	movs	r3, #0
 80010f8:	613b      	str	r3, [r7, #16]
 80010fa:	2300      	movs	r3, #0
 80010fc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80010fe:	2300      	movs	r3, #0
 8001100:	617b      	str	r3, [r7, #20]
 8001102:	e076      	b.n	80011f2 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8001104:	2201      	movs	r2, #1
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	fa02 f303 	lsl.w	r3, r2, r3
 800110c:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	693b      	ldr	r3, [r7, #16]
 8001114:	4013      	ands	r3, r2
 8001116:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8001118:	68fa      	ldr	r2, [r7, #12]
 800111a:	693b      	ldr	r3, [r7, #16]
 800111c:	429a      	cmp	r2, r3
 800111e:	d165      	bne.n	80011ec <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681a      	ldr	r2, [r3, #0]
 8001124:	697b      	ldr	r3, [r7, #20]
 8001126:	005b      	lsls	r3, r3, #1
 8001128:	2103      	movs	r1, #3
 800112a:	fa01 f303 	lsl.w	r3, r1, r3
 800112e:	43db      	mvns	r3, r3
 8001130:	401a      	ands	r2, r3
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681a      	ldr	r2, [r3, #0]
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	791b      	ldrb	r3, [r3, #4]
 800113e:	4619      	mov	r1, r3
 8001140:	697b      	ldr	r3, [r7, #20]
 8001142:	005b      	lsls	r3, r3, #1
 8001144:	fa01 f303 	lsl.w	r3, r1, r3
 8001148:	431a      	orrs	r2, r3
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	791b      	ldrb	r3, [r3, #4]
 8001152:	2b01      	cmp	r3, #1
 8001154:	d003      	beq.n	800115e <GPIO_Init+0x76>
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	791b      	ldrb	r3, [r3, #4]
 800115a:	2b02      	cmp	r3, #2
 800115c:	d12e      	bne.n	80011bc <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	689a      	ldr	r2, [r3, #8]
 8001162:	697b      	ldr	r3, [r7, #20]
 8001164:	005b      	lsls	r3, r3, #1
 8001166:	2103      	movs	r1, #3
 8001168:	fa01 f303 	lsl.w	r3, r1, r3
 800116c:	43db      	mvns	r3, r3
 800116e:	401a      	ands	r2, r3
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	689a      	ldr	r2, [r3, #8]
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	795b      	ldrb	r3, [r3, #5]
 800117c:	4619      	mov	r1, r3
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	005b      	lsls	r3, r3, #1
 8001182:	fa01 f303 	lsl.w	r3, r1, r3
 8001186:	431a      	orrs	r2, r3
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	685a      	ldr	r2, [r3, #4]
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	b29b      	uxth	r3, r3
 8001194:	4619      	mov	r1, r3
 8001196:	2301      	movs	r3, #1
 8001198:	408b      	lsls	r3, r1
 800119a:	43db      	mvns	r3, r3
 800119c:	401a      	ands	r2, r3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	683a      	ldr	r2, [r7, #0]
 80011a8:	7992      	ldrb	r2, [r2, #6]
 80011aa:	4611      	mov	r1, r2
 80011ac:	697a      	ldr	r2, [r7, #20]
 80011ae:	b292      	uxth	r2, r2
 80011b0:	fa01 f202 	lsl.w	r2, r1, r2
 80011b4:	b292      	uxth	r2, r2
 80011b6:	431a      	orrs	r2, r3
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	68da      	ldr	r2, [r3, #12]
 80011c0:	697b      	ldr	r3, [r7, #20]
 80011c2:	b29b      	uxth	r3, r3
 80011c4:	005b      	lsls	r3, r3, #1
 80011c6:	2103      	movs	r1, #3
 80011c8:	fa01 f303 	lsl.w	r3, r1, r3
 80011cc:	43db      	mvns	r3, r3
 80011ce:	401a      	ands	r2, r3
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	68da      	ldr	r2, [r3, #12]
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	79db      	ldrb	r3, [r3, #7]
 80011dc:	4619      	mov	r1, r3
 80011de:	697b      	ldr	r3, [r7, #20]
 80011e0:	005b      	lsls	r3, r3, #1
 80011e2:	fa01 f303 	lsl.w	r3, r1, r3
 80011e6:	431a      	orrs	r2, r3
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	3301      	adds	r3, #1
 80011f0:	617b      	str	r3, [r7, #20]
 80011f2:	697b      	ldr	r3, [r7, #20]
 80011f4:	2b0f      	cmp	r3, #15
 80011f6:	d985      	bls.n	8001104 <GPIO_Init+0x1c>
    }
  }
}
 80011f8:	bf00      	nop
 80011fa:	371c      	adds	r7, #28
 80011fc:	46bd      	mov	sp, r7
 80011fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001202:	4770      	bx	lr

08001204 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001204:	b480      	push	{r7}
 8001206:	b085      	sub	sp, #20
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
 800120c:	460b      	mov	r3, r1
 800120e:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8001210:	2300      	movs	r3, #0
 8001212:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	691a      	ldr	r2, [r3, #16]
 8001218:	887b      	ldrh	r3, [r7, #2]
 800121a:	4013      	ands	r3, r2
 800121c:	2b00      	cmp	r3, #0
 800121e:	d002      	beq.n	8001226 <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8001220:	2301      	movs	r3, #1
 8001222:	73fb      	strb	r3, [r7, #15]
 8001224:	e001      	b.n	800122a <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8001226:	2300      	movs	r3, #0
 8001228:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800122a:	7bfb      	ldrb	r3, [r7, #15]
}
 800122c:	4618      	mov	r0, r3
 800122e:	3714      	adds	r7, #20
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr

08001238 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001238:	b480      	push	{r7}
 800123a:	b083      	sub	sp, #12
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
 8001240:	460b      	mov	r3, r1
 8001242:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	887a      	ldrh	r2, [r7, #2]
 8001248:	831a      	strh	r2, [r3, #24]
}
 800124a:	bf00      	nop
 800124c:	370c      	adds	r7, #12
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr

08001256 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001256:	b480      	push	{r7}
 8001258:	b083      	sub	sp, #12
 800125a:	af00      	add	r7, sp, #0
 800125c:	6078      	str	r0, [r7, #4]
 800125e:	460b      	mov	r3, r1
 8001260:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	887a      	ldrh	r2, [r7, #2]
 8001266:	835a      	strh	r2, [r3, #26]
}
 8001268:	bf00      	nop
 800126a:	370c      	adds	r7, #12
 800126c:	46bd      	mov	sp, r7
 800126e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001272:	4770      	bx	lr

08001274 <PWR_BackupAccessCmd>:
  * @param  NewState: new state of the access to the backup domain.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void PWR_BackupAccessCmd(FunctionalState NewState)
{
 8001274:	b480      	push	{r7}
 8001276:	b083      	sub	sp, #12
 8001278:	af00      	add	r7, sp, #0
 800127a:	4603      	mov	r3, r0
 800127c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
 800127e:	4a04      	ldr	r2, [pc, #16]	; (8001290 <PWR_BackupAccessCmd+0x1c>)
 8001280:	79fb      	ldrb	r3, [r7, #7]
 8001282:	6013      	str	r3, [r2, #0]
}
 8001284:	bf00      	nop
 8001286:	370c      	adds	r7, #12
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr
 8001290:	420e0020 	.word	0x420e0020

08001294 <RCC_LSEConfig>:
  *            @arg RCC_LSE_ON: turn ON the LSE oscillator
  *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_LSEConfig(uint8_t RCC_LSE)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	4603      	mov	r3, r0
 800129c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 800129e:	4b0d      	ldr	r3, [pc, #52]	; (80012d4 <RCC_LSEConfig+0x40>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 80012a4:	4b0b      	ldr	r3, [pc, #44]	; (80012d4 <RCC_LSEConfig+0x40>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 80012aa:	79fb      	ldrb	r3, [r7, #7]
 80012ac:	2b01      	cmp	r3, #1
 80012ae:	d002      	beq.n	80012b6 <RCC_LSEConfig+0x22>
 80012b0:	2b04      	cmp	r3, #4
 80012b2:	d004      	beq.n	80012be <RCC_LSEConfig+0x2a>
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
      break;
    default:
      break;
 80012b4:	e007      	b.n	80012c6 <RCC_LSEConfig+0x32>
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 80012b6:	4b07      	ldr	r3, [pc, #28]	; (80012d4 <RCC_LSEConfig+0x40>)
 80012b8:	2201      	movs	r2, #1
 80012ba:	701a      	strb	r2, [r3, #0]
      break;
 80012bc:	e003      	b.n	80012c6 <RCC_LSEConfig+0x32>
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 80012be:	4b05      	ldr	r3, [pc, #20]	; (80012d4 <RCC_LSEConfig+0x40>)
 80012c0:	2205      	movs	r2, #5
 80012c2:	701a      	strb	r2, [r3, #0]
      break;
 80012c4:	bf00      	nop
  }
}
 80012c6:	bf00      	nop
 80012c8:	370c      	adds	r7, #12
 80012ca:	46bd      	mov	sp, r7
 80012cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d0:	4770      	bx	lr
 80012d2:	bf00      	nop
 80012d4:	40023870 	.word	0x40023870

080012d8 <RCC_LSICmd>:
  * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
  *         clock cycles. 
  * @retval None
  */
void RCC_LSICmd(FunctionalState NewState)
{
 80012d8:	b480      	push	{r7}
 80012da:	b083      	sub	sp, #12
 80012dc:	af00      	add	r7, sp, #0
 80012de:	4603      	mov	r3, r0
 80012e0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 80012e2:	4a04      	ldr	r2, [pc, #16]	; (80012f4 <RCC_LSICmd+0x1c>)
 80012e4:	79fb      	ldrb	r3, [r7, #7]
 80012e6:	6013      	str	r3, [r2, #0]
}
 80012e8:	bf00      	nop
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr
 80012f4:	42470e80 	.word	0x42470e80

080012f8 <RCC_RTCCLKConfig>:
  *         RTC clock source).
  *  
  * @retval None
  */
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b085      	sub	sp, #20
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001300:	2300      	movs	r3, #0
 8001302:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800130a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800130e:	d111      	bne.n	8001334 <RCC_RTCCLKConfig+0x3c>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 8001310:	4b0f      	ldr	r3, [pc, #60]	; (8001350 <RCC_RTCCLKConfig+0x58>)
 8001312:	689b      	ldr	r3, [r3, #8]
 8001314:	60fb      	str	r3, [r7, #12]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800131c:	60fb      	str	r3, [r7, #12]

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001324:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001328:	68fa      	ldr	r2, [r7, #12]
 800132a:	4313      	orrs	r3, r2
 800132c:	60fb      	str	r3, [r7, #12]

    /* Store the new value */
    RCC->CFGR = tmpreg;
 800132e:	4a08      	ldr	r2, [pc, #32]	; (8001350 <RCC_RTCCLKConfig+0x58>)
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	6093      	str	r3, [r2, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 8001334:	4906      	ldr	r1, [pc, #24]	; (8001350 <RCC_RTCCLKConfig+0x58>)
 8001336:	4b06      	ldr	r3, [pc, #24]	; (8001350 <RCC_RTCCLKConfig+0x58>)
 8001338:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001340:	4313      	orrs	r3, r2
 8001342:	670b      	str	r3, [r1, #112]	; 0x70
}
 8001344:	bf00      	nop
 8001346:	3714      	adds	r7, #20
 8001348:	46bd      	mov	sp, r7
 800134a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134e:	4770      	bx	lr
 8001350:	40023800 	.word	0x40023800

08001354 <RCC_RTCCLKCmd>:
  *         using the RCC_RTCCLKConfig function.
  * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
 8001354:	b480      	push	{r7}
 8001356:	b083      	sub	sp, #12
 8001358:	af00      	add	r7, sp, #0
 800135a:	4603      	mov	r3, r0
 800135c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 800135e:	4a04      	ldr	r2, [pc, #16]	; (8001370 <RCC_RTCCLKCmd+0x1c>)
 8001360:	79fb      	ldrb	r3, [r7, #7]
 8001362:	6013      	str	r3, [r2, #0]
}
 8001364:	bf00      	nop
 8001366:	370c      	adds	r7, #12
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr
 8001370:	42470e3c 	.word	0x42470e3c

08001374 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
 800137c:	460b      	mov	r3, r1
 800137e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001380:	78fb      	ldrb	r3, [r7, #3]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d006      	beq.n	8001394 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8001386:	490a      	ldr	r1, [pc, #40]	; (80013b0 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001388:	4b09      	ldr	r3, [pc, #36]	; (80013b0 <RCC_AHB1PeriphClockCmd+0x3c>)
 800138a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	4313      	orrs	r3, r2
 8001390:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8001392:	e006      	b.n	80013a2 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8001394:	4906      	ldr	r1, [pc, #24]	; (80013b0 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001396:	4b06      	ldr	r3, [pc, #24]	; (80013b0 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001398:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	43db      	mvns	r3, r3
 800139e:	4013      	ands	r3, r2
 80013a0:	630b      	str	r3, [r1, #48]	; 0x30
}
 80013a2:	bf00      	nop
 80013a4:	370c      	adds	r7, #12
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	40023800 	.word	0x40023800

080013b4 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
 80013bc:	460b      	mov	r3, r1
 80013be:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80013c0:	78fb      	ldrb	r3, [r7, #3]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d006      	beq.n	80013d4 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80013c6:	490a      	ldr	r1, [pc, #40]	; (80013f0 <RCC_APB1PeriphClockCmd+0x3c>)
 80013c8:	4b09      	ldr	r3, [pc, #36]	; (80013f0 <RCC_APB1PeriphClockCmd+0x3c>)
 80013ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	4313      	orrs	r3, r2
 80013d0:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80013d2:	e006      	b.n	80013e2 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80013d4:	4906      	ldr	r1, [pc, #24]	; (80013f0 <RCC_APB1PeriphClockCmd+0x3c>)
 80013d6:	4b06      	ldr	r3, [pc, #24]	; (80013f0 <RCC_APB1PeriphClockCmd+0x3c>)
 80013d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	43db      	mvns	r3, r3
 80013de:	4013      	ands	r3, r2
 80013e0:	640b      	str	r3, [r1, #64]	; 0x40
}
 80013e2:	bf00      	nop
 80013e4:	370c      	adds	r7, #12
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr
 80013ee:	bf00      	nop
 80013f0:	40023800 	.word	0x40023800

080013f4 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b083      	sub	sp, #12
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
 80013fc:	460b      	mov	r3, r1
 80013fe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001400:	78fb      	ldrb	r3, [r7, #3]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d006      	beq.n	8001414 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001406:	490a      	ldr	r1, [pc, #40]	; (8001430 <RCC_APB2PeriphClockCmd+0x3c>)
 8001408:	4b09      	ldr	r3, [pc, #36]	; (8001430 <RCC_APB2PeriphClockCmd+0x3c>)
 800140a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	4313      	orrs	r3, r2
 8001410:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8001412:	e006      	b.n	8001422 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001414:	4906      	ldr	r1, [pc, #24]	; (8001430 <RCC_APB2PeriphClockCmd+0x3c>)
 8001416:	4b06      	ldr	r3, [pc, #24]	; (8001430 <RCC_APB2PeriphClockCmd+0x3c>)
 8001418:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	43db      	mvns	r3, r3
 800141e:	4013      	ands	r3, r2
 8001420:	644b      	str	r3, [r1, #68]	; 0x44
}
 8001422:	bf00      	nop
 8001424:	370c      	adds	r7, #12
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr
 800142e:	bf00      	nop
 8001430:	40023800 	.word	0x40023800

08001434 <RCC_GetFlagStatus>:
  *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *            @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 8001434:	b480      	push	{r7}
 8001436:	b087      	sub	sp, #28
 8001438:	af00      	add	r7, sp, #0
 800143a:	4603      	mov	r3, r0
 800143c:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 800143e:	2300      	movs	r3, #0
 8001440:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 8001442:	2300      	movs	r3, #0
 8001444:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 8001446:	2300      	movs	r3, #0
 8001448:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 800144a:	79fb      	ldrb	r3, [r7, #7]
 800144c:	095b      	lsrs	r3, r3, #5
 800144e:	b2db      	uxtb	r3, r3
 8001450:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	2b01      	cmp	r3, #1
 8001456:	d103      	bne.n	8001460 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 8001458:	4b12      	ldr	r3, [pc, #72]	; (80014a4 <RCC_GetFlagStatus+0x70>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	617b      	str	r3, [r7, #20]
 800145e:	e009      	b.n	8001474 <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	2b02      	cmp	r3, #2
 8001464:	d103      	bne.n	800146e <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 8001466:	4b0f      	ldr	r3, [pc, #60]	; (80014a4 <RCC_GetFlagStatus+0x70>)
 8001468:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800146a:	617b      	str	r3, [r7, #20]
 800146c:	e002      	b.n	8001474 <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 800146e:	4b0d      	ldr	r3, [pc, #52]	; (80014a4 <RCC_GetFlagStatus+0x70>)
 8001470:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001472:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 8001474:	79fb      	ldrb	r3, [r7, #7]
 8001476:	f003 031f 	and.w	r3, r3, #31
 800147a:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 800147c:	697a      	ldr	r2, [r7, #20]
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	fa22 f303 	lsr.w	r3, r2, r3
 8001484:	f003 0301 	and.w	r3, r3, #1
 8001488:	2b00      	cmp	r3, #0
 800148a:	d002      	beq.n	8001492 <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 800148c:	2301      	movs	r3, #1
 800148e:	74fb      	strb	r3, [r7, #19]
 8001490:	e001      	b.n	8001496 <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 8001492:	2300      	movs	r3, #0
 8001494:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 8001496:	7cfb      	ldrb	r3, [r7, #19]
}
 8001498:	4618      	mov	r0, r3
 800149a:	371c      	adds	r7, #28
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr
 80014a4:	40023800 	.word	0x40023800

080014a8 <RTC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are initialized
  *          - ERROR: RTC registers are not initialized  
  */
ErrorStatus RTC_Init(RTC_InitTypeDef* RTC_InitStruct)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b084      	sub	sp, #16
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  ErrorStatus status = ERROR;
 80014b0:	2300      	movs	r3, #0
 80014b2:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RTC_HOUR_FORMAT(RTC_InitStruct->RTC_HourFormat));
  assert_param(IS_RTC_ASYNCH_PREDIV(RTC_InitStruct->RTC_AsynchPrediv));
  assert_param(IS_RTC_SYNCH_PREDIV(RTC_InitStruct->RTC_SynchPrediv));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80014b4:	4b19      	ldr	r3, [pc, #100]	; (800151c <RTC_Init+0x74>)
 80014b6:	22ca      	movs	r2, #202	; 0xca
 80014b8:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 80014ba:	4b18      	ldr	r3, [pc, #96]	; (800151c <RTC_Init+0x74>)
 80014bc:	2253      	movs	r2, #83	; 0x53
 80014be:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 80014c0:	f000 f848 	bl	8001554 <RTC_EnterInitMode>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d102      	bne.n	80014d0 <RTC_Init+0x28>
  {
    status = ERROR;
 80014ca:	2300      	movs	r3, #0
 80014cc:	73fb      	strb	r3, [r7, #15]
 80014ce:	e01c      	b.n	800150a <RTC_Init+0x62>
  } 
  else
  {
    /* Clear RTC CR FMT Bit */
    RTC->CR &= ((uint32_t)~(RTC_CR_FMT));
 80014d0:	4a12      	ldr	r2, [pc, #72]	; (800151c <RTC_Init+0x74>)
 80014d2:	4b12      	ldr	r3, [pc, #72]	; (800151c <RTC_Init+0x74>)
 80014d4:	689b      	ldr	r3, [r3, #8]
 80014d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80014da:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    RTC->CR |=  ((uint32_t)(RTC_InitStruct->RTC_HourFormat));
 80014dc:	490f      	ldr	r1, [pc, #60]	; (800151c <RTC_Init+0x74>)
 80014de:	4b0f      	ldr	r3, [pc, #60]	; (800151c <RTC_Init+0x74>)
 80014e0:	689a      	ldr	r2, [r3, #8]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	4313      	orrs	r3, r2
 80014e8:	608b      	str	r3, [r1, #8]
  
    /* Configure the RTC PRER */
    RTC->PRER = (uint32_t)(RTC_InitStruct->RTC_SynchPrediv);
 80014ea:	4a0c      	ldr	r2, [pc, #48]	; (800151c <RTC_Init+0x74>)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	689b      	ldr	r3, [r3, #8]
 80014f0:	6113      	str	r3, [r2, #16]
    RTC->PRER |= (uint32_t)(RTC_InitStruct->RTC_AsynchPrediv << 16);
 80014f2:	490a      	ldr	r1, [pc, #40]	; (800151c <RTC_Init+0x74>)
 80014f4:	4b09      	ldr	r3, [pc, #36]	; (800151c <RTC_Init+0x74>)
 80014f6:	691a      	ldr	r2, [r3, #16]
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	041b      	lsls	r3, r3, #16
 80014fe:	4313      	orrs	r3, r2
 8001500:	610b      	str	r3, [r1, #16]

    /* Exit Initialization mode */
    RTC_ExitInitMode();
 8001502:	f000 f861 	bl	80015c8 <RTC_ExitInitMode>

    status = SUCCESS;    
 8001506:	2301      	movs	r3, #1
 8001508:	73fb      	strb	r3, [r7, #15]
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 800150a:	4b04      	ldr	r3, [pc, #16]	; (800151c <RTC_Init+0x74>)
 800150c:	22ff      	movs	r2, #255	; 0xff
 800150e:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
 8001510:	7bfb      	ldrb	r3, [r7, #15]
}
 8001512:	4618      	mov	r0, r3
 8001514:	3710      	adds	r7, #16
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	40002800 	.word	0x40002800

08001520 <RTC_WriteProtectionCmd>:
  * @param  NewState: new state of the write protection.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RTC_WriteProtectionCmd(FunctionalState NewState)
{
 8001520:	b480      	push	{r7}
 8001522:	b083      	sub	sp, #12
 8001524:	af00      	add	r7, sp, #0
 8001526:	4603      	mov	r3, r0
 8001528:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 800152a:	79fb      	ldrb	r3, [r7, #7]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d003      	beq.n	8001538 <RTC_WriteProtectionCmd+0x18>
  {
    /* Enable the write protection for RTC registers */
    RTC->WPR = 0xFF;   
 8001530:	4b07      	ldr	r3, [pc, #28]	; (8001550 <RTC_WriteProtectionCmd+0x30>)
 8001532:	22ff      	movs	r2, #255	; 0xff
 8001534:	625a      	str	r2, [r3, #36]	; 0x24
  {
    /* Disable the write protection for RTC registers */
    RTC->WPR = 0xCA;
    RTC->WPR = 0x53;    
  }
}
 8001536:	e005      	b.n	8001544 <RTC_WriteProtectionCmd+0x24>
    RTC->WPR = 0xCA;
 8001538:	4b05      	ldr	r3, [pc, #20]	; (8001550 <RTC_WriteProtectionCmd+0x30>)
 800153a:	22ca      	movs	r2, #202	; 0xca
 800153c:	625a      	str	r2, [r3, #36]	; 0x24
    RTC->WPR = 0x53;    
 800153e:	4b04      	ldr	r3, [pc, #16]	; (8001550 <RTC_WriteProtectionCmd+0x30>)
 8001540:	2253      	movs	r2, #83	; 0x53
 8001542:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001544:	bf00      	nop
 8001546:	370c      	adds	r7, #12
 8001548:	46bd      	mov	sp, r7
 800154a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154e:	4770      	bx	lr
 8001550:	40002800 	.word	0x40002800

08001554 <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC is in Init mode
  *          - ERROR: RTC is not in Init mode  
  */
ErrorStatus RTC_EnterInitMode(void)
{
 8001554:	b480      	push	{r7}
 8001556:	b085      	sub	sp, #20
 8001558:	af00      	add	r7, sp, #0
  __IO uint32_t initcounter = 0x00;
 800155a:	2300      	movs	r3, #0
 800155c:	607b      	str	r3, [r7, #4]
  ErrorStatus status = ERROR;
 800155e:	2300      	movs	r3, #0
 8001560:	73fb      	strb	r3, [r7, #15]
  uint32_t initstatus = 0x00;
 8001562:	2300      	movs	r3, #0
 8001564:	60bb      	str	r3, [r7, #8]
     
  /* Check if the Initialization mode is set */
  if ((RTC->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8001566:	4b17      	ldr	r3, [pc, #92]	; (80015c4 <RTC_EnterInitMode+0x70>)
 8001568:	68db      	ldr	r3, [r3, #12]
 800156a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800156e:	2b00      	cmp	r3, #0
 8001570:	d11e      	bne.n	80015b0 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    RTC->ISR = (uint32_t)RTC_INIT_MASK;
 8001572:	4b14      	ldr	r3, [pc, #80]	; (80015c4 <RTC_EnterInitMode+0x70>)
 8001574:	f04f 32ff 	mov.w	r2, #4294967295
 8001578:	60da      	str	r2, [r3, #12]
    
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    do
    {
      initstatus = RTC->ISR & RTC_ISR_INITF;
 800157a:	4b12      	ldr	r3, [pc, #72]	; (80015c4 <RTC_EnterInitMode+0x70>)
 800157c:	68db      	ldr	r3, [r3, #12]
 800157e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001582:	60bb      	str	r3, [r7, #8]
      initcounter++;  
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	3301      	adds	r3, #1
 8001588:	607b      	str	r3, [r7, #4]
    } while((initcounter != INITMODE_TIMEOUT) && (initstatus == 0x00));
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001590:	d002      	beq.n	8001598 <RTC_EnterInitMode+0x44>
 8001592:	68bb      	ldr	r3, [r7, #8]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d0f0      	beq.n	800157a <RTC_EnterInitMode+0x26>
    
    if ((RTC->ISR & RTC_ISR_INITF) != RESET)
 8001598:	4b0a      	ldr	r3, [pc, #40]	; (80015c4 <RTC_EnterInitMode+0x70>)
 800159a:	68db      	ldr	r3, [r3, #12]
 800159c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d002      	beq.n	80015aa <RTC_EnterInitMode+0x56>
    {
      status = SUCCESS;
 80015a4:	2301      	movs	r3, #1
 80015a6:	73fb      	strb	r3, [r7, #15]
 80015a8:	e004      	b.n	80015b4 <RTC_EnterInitMode+0x60>
    }
    else
    {
      status = ERROR;
 80015aa:	2300      	movs	r3, #0
 80015ac:	73fb      	strb	r3, [r7, #15]
 80015ae:	e001      	b.n	80015b4 <RTC_EnterInitMode+0x60>
    }        
  }
  else
  {
    status = SUCCESS;  
 80015b0:	2301      	movs	r3, #1
 80015b2:	73fb      	strb	r3, [r7, #15]
  } 
    
  return (status);  
 80015b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3714      	adds	r7, #20
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr
 80015c2:	bf00      	nop
 80015c4:	40002800 	.word	0x40002800

080015c8 <RTC_ExitInitMode>:
  *         RTC_WriteProtectionCmd(DISABLE) before calling this function.      
  * @param  None
  * @retval None
  */
void RTC_ExitInitMode(void)
{ 
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0
  /* Exit Initialization mode */
  RTC->ISR &= (uint32_t)~RTC_ISR_INIT;  
 80015cc:	4a05      	ldr	r2, [pc, #20]	; (80015e4 <RTC_ExitInitMode+0x1c>)
 80015ce:	4b05      	ldr	r3, [pc, #20]	; (80015e4 <RTC_ExitInitMode+0x1c>)
 80015d0:	68db      	ldr	r3, [r3, #12]
 80015d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80015d6:	60d3      	str	r3, [r2, #12]
}
 80015d8:	bf00      	nop
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr
 80015e2:	bf00      	nop
 80015e4:	40002800 	.word	0x40002800

080015e8 <RTC_WaitForSynchro>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are synchronised
  *          - ERROR: RTC registers are not synchronised
  */
ErrorStatus RTC_WaitForSynchro(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b085      	sub	sp, #20
 80015ec:	af00      	add	r7, sp, #0
  __IO uint32_t synchrocounter = 0;
 80015ee:	2300      	movs	r3, #0
 80015f0:	607b      	str	r3, [r7, #4]
  ErrorStatus status = ERROR;
 80015f2:	2300      	movs	r3, #0
 80015f4:	73fb      	strb	r3, [r7, #15]
  uint32_t synchrostatus = 0x00;
 80015f6:	2300      	movs	r3, #0
 80015f8:	60bb      	str	r3, [r7, #8]

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80015fa:	4b18      	ldr	r3, [pc, #96]	; (800165c <RTC_WaitForSynchro+0x74>)
 80015fc:	22ca      	movs	r2, #202	; 0xca
 80015fe:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001600:	4b16      	ldr	r3, [pc, #88]	; (800165c <RTC_WaitForSynchro+0x74>)
 8001602:	2253      	movs	r2, #83	; 0x53
 8001604:	625a      	str	r2, [r3, #36]	; 0x24
    
  /* Clear RSF flag */
  RTC->ISR &= (uint32_t)RTC_RSF_MASK;
 8001606:	4a15      	ldr	r2, [pc, #84]	; (800165c <RTC_WaitForSynchro+0x74>)
 8001608:	4b14      	ldr	r3, [pc, #80]	; (800165c <RTC_WaitForSynchro+0x74>)
 800160a:	68db      	ldr	r3, [r3, #12]
 800160c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001610:	60d3      	str	r3, [r2, #12]
    
  /* Wait the registers to be synchronised */
  do
  {
    synchrostatus = RTC->ISR & RTC_ISR_RSF;
 8001612:	4b12      	ldr	r3, [pc, #72]	; (800165c <RTC_WaitForSynchro+0x74>)
 8001614:	68db      	ldr	r3, [r3, #12]
 8001616:	f003 0320 	and.w	r3, r3, #32
 800161a:	60bb      	str	r3, [r7, #8]
    synchrocounter++;  
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	3301      	adds	r3, #1
 8001620:	607b      	str	r3, [r7, #4]
  } while((synchrocounter != SYNCHRO_TIMEOUT) && (synchrostatus == 0x00));
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001628:	d002      	beq.n	8001630 <RTC_WaitForSynchro+0x48>
 800162a:	68bb      	ldr	r3, [r7, #8]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d0f0      	beq.n	8001612 <RTC_WaitForSynchro+0x2a>
    
  if ((RTC->ISR & RTC_ISR_RSF) != RESET)
 8001630:	4b0a      	ldr	r3, [pc, #40]	; (800165c <RTC_WaitForSynchro+0x74>)
 8001632:	68db      	ldr	r3, [r3, #12]
 8001634:	f003 0320 	and.w	r3, r3, #32
 8001638:	2b00      	cmp	r3, #0
 800163a:	d002      	beq.n	8001642 <RTC_WaitForSynchro+0x5a>
  {
    status = SUCCESS;
 800163c:	2301      	movs	r3, #1
 800163e:	73fb      	strb	r3, [r7, #15]
 8001640:	e001      	b.n	8001646 <RTC_WaitForSynchro+0x5e>
  }
  else
  {
    status = ERROR;
 8001642:	2300      	movs	r3, #0
 8001644:	73fb      	strb	r3, [r7, #15]
  }        

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8001646:	4b05      	ldr	r3, [pc, #20]	; (800165c <RTC_WaitForSynchro+0x74>)
 8001648:	22ff      	movs	r2, #255	; 0xff
 800164a:	625a      	str	r2, [r3, #36]	; 0x24
    
  return (status); 
 800164c:	7bfb      	ldrb	r3, [r7, #15]
}
 800164e:	4618      	mov	r0, r3
 8001650:	3714      	adds	r7, #20
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr
 800165a:	bf00      	nop
 800165c:	40002800 	.word	0x40002800

08001660 <RTC_SetTime>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Time register is configured
  *          - ERROR: RTC Time register is not configured
  */
ErrorStatus RTC_SetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
{
 8001660:	b590      	push	{r4, r7, lr}
 8001662:	b085      	sub	sp, #20
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
 8001668:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800166a:	2300      	movs	r3, #0
 800166c:	60fb      	str	r3, [r7, #12]
  ErrorStatus status = ERROR;
 800166e:	2300      	movs	r3, #0
 8001670:	72fb      	strb	r3, [r7, #11]
    
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));
  
  if (RTC_Format == RTC_Format_BIN)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d109      	bne.n	800168c <RTC_SetTime+0x2c>
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001678:	4b3d      	ldr	r3, [pc, #244]	; (8001770 <RTC_SetTime+0x110>)
 800167a:	689b      	ldr	r3, [r3, #8]
 800167c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001680:	2b00      	cmp	r3, #0
 8001682:	d114      	bne.n	80016ae <RTC_SetTime+0x4e>
      assert_param(IS_RTC_HOUR12(RTC_TimeStruct->RTC_Hours));
      assert_param(IS_RTC_H12(RTC_TimeStruct->RTC_H12));
    } 
    else
    {
      RTC_TimeStruct->RTC_H12 = 0x00;
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	2200      	movs	r2, #0
 8001688:	70da      	strb	r2, [r3, #3]
 800168a:	e010      	b.n	80016ae <RTC_SetTime+0x4e>
    assert_param(IS_RTC_MINUTES(RTC_TimeStruct->RTC_Minutes));
    assert_param(IS_RTC_SECONDS(RTC_TimeStruct->RTC_Seconds));
  }
  else
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800168c:	4b38      	ldr	r3, [pc, #224]	; (8001770 <RTC_SetTime+0x110>)
 800168e:	689b      	ldr	r3, [r3, #8]
 8001690:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001694:	2b00      	cmp	r3, #0
 8001696:	d007      	beq.n	80016a8 <RTC_SetTime+0x48>
    {
      tmpreg = RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Hours);
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	4618      	mov	r0, r3
 800169e:	f000 fafc 	bl	8001c9a <RTC_Bcd2ToByte>
 80016a2:	4603      	mov	r3, r0
 80016a4:	60fb      	str	r3, [r7, #12]
 80016a6:	e002      	b.n	80016ae <RTC_SetTime+0x4e>
      assert_param(IS_RTC_HOUR12(tmpreg));
      assert_param(IS_RTC_H12(RTC_TimeStruct->RTC_H12)); 
    } 
    else
    {
      RTC_TimeStruct->RTC_H12 = 0x00;
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	2200      	movs	r2, #0
 80016ac:	70da      	strb	r2, [r3, #3]
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Seconds)));
  }
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d00f      	beq.n	80016d4 <RTC_SetTime+0x74>
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	041a      	lsls	r2, r3, #16
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	785b      	ldrb	r3, [r3, #1]
 80016be:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 80016c0:	4313      	orrs	r3, r2
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
 80016c2:	683a      	ldr	r2, [r7, #0]
 80016c4:	7892      	ldrb	r2, [r2, #2]
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 80016c6:	431a      	orrs	r2, r3
             ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	78db      	ldrb	r3, [r3, #3]
 80016cc:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 80016ce:	4313      	orrs	r3, r2
 80016d0:	60fb      	str	r3, [r7, #12]
 80016d2:	e01b      	b.n	800170c <RTC_SetTime+0xac>
  }  
  else
  {
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	4618      	mov	r0, r3
 80016da:	f000 fac1 	bl	8001c60 <RTC_ByteToBcd2>
 80016de:	4603      	mov	r3, r0
 80016e0:	041c      	lsls	r4, r3, #16
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	785b      	ldrb	r3, [r3, #1]
 80016e6:	4618      	mov	r0, r3
 80016e8:	f000 faba 	bl	8001c60 <RTC_ByteToBcd2>
 80016ec:	4603      	mov	r3, r0
 80016ee:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 80016f0:	431c      	orrs	r4, r3
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Seconds)) | \
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	789b      	ldrb	r3, [r3, #2]
 80016f6:	4618      	mov	r0, r3
 80016f8:	f000 fab2 	bl	8001c60 <RTC_ByteToBcd2>
 80016fc:	4603      	mov	r3, r0
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 80016fe:	ea44 0203 	orr.w	r2, r4, r3
                   (((uint32_t)RTC_TimeStruct->RTC_H12) << 16));
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	78db      	ldrb	r3, [r3, #3]
 8001706:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 8001708:	4313      	orrs	r3, r2
 800170a:	60fb      	str	r3, [r7, #12]
  }  

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 800170c:	4b18      	ldr	r3, [pc, #96]	; (8001770 <RTC_SetTime+0x110>)
 800170e:	22ca      	movs	r2, #202	; 0xca
 8001710:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001712:	4b17      	ldr	r3, [pc, #92]	; (8001770 <RTC_SetTime+0x110>)
 8001714:	2253      	movs	r2, #83	; 0x53
 8001716:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8001718:	f7ff ff1c 	bl	8001554 <RTC_EnterInitMode>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d102      	bne.n	8001728 <RTC_SetTime+0xc8>
  {
    status = ERROR;
 8001722:	2300      	movs	r3, #0
 8001724:	72fb      	strb	r3, [r7, #11]
 8001726:	e01b      	b.n	8001760 <RTC_SetTime+0x100>
  } 
  else
  {
    /* Set the RTC_TR register */
    RTC->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8001728:	4a11      	ldr	r2, [pc, #68]	; (8001770 <RTC_SetTime+0x110>)
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8001730:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8001734:	6013      	str	r3, [r2, #0]

    /* Exit Initialization mode */
    RTC_ExitInitMode(); 
 8001736:	f7ff ff47 	bl	80015c8 <RTC_ExitInitMode>

    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((RTC->CR & RTC_CR_BYPSHAD) == RESET)
 800173a:	4b0d      	ldr	r3, [pc, #52]	; (8001770 <RTC_SetTime+0x110>)
 800173c:	689b      	ldr	r3, [r3, #8]
 800173e:	f003 0320 	and.w	r3, r3, #32
 8001742:	2b00      	cmp	r3, #0
 8001744:	d10a      	bne.n	800175c <RTC_SetTime+0xfc>
    {
    if(RTC_WaitForSynchro() == ERROR)
 8001746:	f7ff ff4f 	bl	80015e8 <RTC_WaitForSynchro>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d102      	bne.n	8001756 <RTC_SetTime+0xf6>
    {
      status = ERROR;
 8001750:	2300      	movs	r3, #0
 8001752:	72fb      	strb	r3, [r7, #11]
 8001754:	e004      	b.n	8001760 <RTC_SetTime+0x100>
    }
    else
    {
      status = SUCCESS;
 8001756:	2301      	movs	r3, #1
 8001758:	72fb      	strb	r3, [r7, #11]
 800175a:	e001      	b.n	8001760 <RTC_SetTime+0x100>
    }
  }
    else
    {
      status = SUCCESS;
 800175c:	2301      	movs	r3, #1
 800175e:	72fb      	strb	r3, [r7, #11]
    }
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8001760:	4b03      	ldr	r3, [pc, #12]	; (8001770 <RTC_SetTime+0x110>)
 8001762:	22ff      	movs	r2, #255	; 0xff
 8001764:	625a      	str	r2, [r3, #36]	; 0x24
    
  return status;
 8001766:	7afb      	ldrb	r3, [r7, #11]
}
 8001768:	4618      	mov	r0, r3
 800176a:	3714      	adds	r7, #20
 800176c:	46bd      	mov	sp, r7
 800176e:	bd90      	pop	{r4, r7, pc}
 8001770:	40002800 	.word	0x40002800

08001774 <RTC_GetTime>:
  * @param  RTC_TimeStruct: pointer to a RTC_TimeTypeDef structure that will 
  *                        contain the returned current time configuration.     
  * @retval None
  */
void RTC_GetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
 800177c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800177e:	2300      	movs	r3, #0
 8001780:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));

  /* Get the RTC_TR register */
  tmpreg = (uint32_t)(RTC->TR & RTC_TR_RESERVED_MASK); 
 8001782:	4b24      	ldr	r3, [pc, #144]	; (8001814 <RTC_GetTime+0xa0>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800178a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800178e:	60fb      	str	r3, [r7, #12]
  
  /* Fill the structure fields with the read parameters */
  RTC_TimeStruct->RTC_Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16);
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	0c1b      	lsrs	r3, r3, #16
 8001794:	b2db      	uxtb	r3, r3
 8001796:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800179a:	b2da      	uxtb	r2, r3
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	701a      	strb	r2, [r3, #0]
  RTC_TimeStruct->RTC_Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8);
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	0a1b      	lsrs	r3, r3, #8
 80017a4:	b2db      	uxtb	r3, r3
 80017a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80017aa:	b2da      	uxtb	r2, r3
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	705a      	strb	r2, [r3, #1]
  RTC_TimeStruct->RTC_Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	b2db      	uxtb	r3, r3
 80017b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80017b8:	b2da      	uxtb	r2, r3
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	709a      	strb	r2, [r3, #2]
  RTC_TimeStruct->RTC_H12 = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16);  
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	0c1b      	lsrs	r3, r3, #16
 80017c2:	b2db      	uxtb	r3, r3
 80017c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017c8:	b2da      	uxtb	r2, r3
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (RTC_Format == RTC_Format_BIN)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d11a      	bne.n	800180a <RTC_GetTime+0x96>
  {
    /* Convert the structure parameters to Binary format */
    RTC_TimeStruct->RTC_Hours = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Hours);
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	4618      	mov	r0, r3
 80017da:	f000 fa5e 	bl	8001c9a <RTC_Bcd2ToByte>
 80017de:	4603      	mov	r3, r0
 80017e0:	461a      	mov	r2, r3
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	701a      	strb	r2, [r3, #0]
    RTC_TimeStruct->RTC_Minutes = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Minutes);
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	785b      	ldrb	r3, [r3, #1]
 80017ea:	4618      	mov	r0, r3
 80017ec:	f000 fa55 	bl	8001c9a <RTC_Bcd2ToByte>
 80017f0:	4603      	mov	r3, r0
 80017f2:	461a      	mov	r2, r3
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	705a      	strb	r2, [r3, #1]
    RTC_TimeStruct->RTC_Seconds = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Seconds);   
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	789b      	ldrb	r3, [r3, #2]
 80017fc:	4618      	mov	r0, r3
 80017fe:	f000 fa4c 	bl	8001c9a <RTC_Bcd2ToByte>
 8001802:	4603      	mov	r3, r0
 8001804:	461a      	mov	r2, r3
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	709a      	strb	r2, [r3, #2]
  }
}
 800180a:	bf00      	nop
 800180c:	3710      	adds	r7, #16
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	40002800 	.word	0x40002800

08001818 <RTC_SetDate>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Date register is configured
  *          - ERROR: RTC Date register is not configured
  */
ErrorStatus RTC_SetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)
{
 8001818:	b590      	push	{r4, r7, lr}
 800181a:	b085      	sub	sp, #20
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
 8001820:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8001822:	2300      	movs	r3, #0
 8001824:	60fb      	str	r3, [r7, #12]
  ErrorStatus status = ERROR;
 8001826:	2300      	movs	r3, #0
 8001828:	72fb      	strb	r3, [r7, #11]
  
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));

  if ((RTC_Format == RTC_Format_BIN) && ((RTC_DateStruct->RTC_Month & 0x10) == 0x10))
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d10e      	bne.n	800184e <RTC_SetDate+0x36>
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	785b      	ldrb	r3, [r3, #1]
 8001834:	f003 0310 	and.w	r3, r3, #16
 8001838:	2b00      	cmp	r3, #0
 800183a:	d008      	beq.n	800184e <RTC_SetDate+0x36>
  {
    RTC_DateStruct->RTC_Month = (RTC_DateStruct->RTC_Month & (uint32_t)~(0x10)) + 0x0A;
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	785b      	ldrb	r3, [r3, #1]
 8001840:	f023 0310 	bic.w	r3, r3, #16
 8001844:	b2db      	uxtb	r3, r3
 8001846:	330a      	adds	r3, #10
 8001848:	b2da      	uxtb	r2, r3
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	705a      	strb	r2, [r3, #1]
  }  
  if (RTC_Format == RTC_Format_BIN)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d00d      	beq.n	8001870 <RTC_SetDate+0x58>
    assert_param(IS_RTC_DATE(RTC_DateStruct->RTC_Date));
  }
  else
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(RTC_DateStruct->RTC_Year)));
    tmpreg = RTC_Bcd2ToByte(RTC_DateStruct->RTC_Month);
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	785b      	ldrb	r3, [r3, #1]
 8001858:	4618      	mov	r0, r3
 800185a:	f000 fa1e 	bl	8001c9a <RTC_Bcd2ToByte>
 800185e:	4603      	mov	r3, r0
 8001860:	60fb      	str	r3, [r7, #12]
    assert_param(IS_RTC_MONTH(tmpreg));
    tmpreg = RTC_Bcd2ToByte(RTC_DateStruct->RTC_Date);
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	789b      	ldrb	r3, [r3, #2]
 8001866:	4618      	mov	r0, r3
 8001868:	f000 fa17 	bl	8001c9a <RTC_Bcd2ToByte>
 800186c:	4603      	mov	r3, r0
 800186e:	60fb      	str	r3, [r7, #12]
    assert_param(IS_RTC_DATE(tmpreg));
  }
  assert_param(IS_RTC_WEEKDAY(RTC_DateStruct->RTC_WeekDay));

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d00f      	beq.n	8001896 <RTC_SetDate+0x7e>
  {
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	78db      	ldrb	r3, [r3, #3]
 800187a:	041a      	lsls	r2, r3, #16
              (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	785b      	ldrb	r3, [r3, #1]
 8001880:	021b      	lsls	r3, r3, #8
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 8001882:	4313      	orrs	r3, r2
              ((uint32_t)RTC_DateStruct->RTC_Date) | \
 8001884:	683a      	ldr	r2, [r7, #0]
 8001886:	7892      	ldrb	r2, [r2, #2]
              (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
 8001888:	431a      	orrs	r2, r3
              (((uint32_t)RTC_DateStruct->RTC_WeekDay) << 13)); 
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	035b      	lsls	r3, r3, #13
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 8001890:	4313      	orrs	r3, r2
 8001892:	60fb      	str	r3, [r7, #12]
 8001894:	e01b      	b.n	80018ce <RTC_SetDate+0xb6>
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	78db      	ldrb	r3, [r3, #3]
 800189a:	4618      	mov	r0, r3
 800189c:	f000 f9e0 	bl	8001c60 <RTC_ByteToBcd2>
 80018a0:	4603      	mov	r3, r0
 80018a2:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Month) << 8) | \
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	785b      	ldrb	r3, [r3, #1]
 80018a8:	4618      	mov	r0, r3
 80018aa:	f000 f9d9 	bl	8001c60 <RTC_ByteToBcd2>
 80018ae:	4603      	mov	r3, r0
 80018b0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 80018b2:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Date)) | \
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	789b      	ldrb	r3, [r3, #2]
 80018b8:	4618      	mov	r0, r3
 80018ba:	f000 f9d1 	bl	8001c60 <RTC_ByteToBcd2>
 80018be:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Month) << 8) | \
 80018c0:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)RTC_DateStruct->RTC_WeekDay << 13));
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	035b      	lsls	r3, r3, #13
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 80018ca:	4313      	orrs	r3, r2
 80018cc:	60fb      	str	r3, [r7, #12]
  }

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80018ce:	4b19      	ldr	r3, [pc, #100]	; (8001934 <RTC_SetDate+0x11c>)
 80018d0:	22ca      	movs	r2, #202	; 0xca
 80018d2:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 80018d4:	4b17      	ldr	r3, [pc, #92]	; (8001934 <RTC_SetDate+0x11c>)
 80018d6:	2253      	movs	r2, #83	; 0x53
 80018d8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 80018da:	f7ff fe3b 	bl	8001554 <RTC_EnterInitMode>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d102      	bne.n	80018ea <RTC_SetDate+0xd2>
  {
    status = ERROR;
 80018e4:	2300      	movs	r3, #0
 80018e6:	72fb      	strb	r3, [r7, #11]
 80018e8:	e01b      	b.n	8001922 <RTC_SetDate+0x10a>
  } 
  else
  {
    /* Set the RTC_DR register */
    RTC->DR = (uint32_t)(tmpreg & RTC_DR_RESERVED_MASK);
 80018ea:	4a12      	ldr	r2, [pc, #72]	; (8001934 <RTC_SetDate+0x11c>)
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80018f2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80018f6:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    RTC_ExitInitMode(); 
 80018f8:	f7ff fe66 	bl	80015c8 <RTC_ExitInitMode>

    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((RTC->CR & RTC_CR_BYPSHAD) == RESET)
 80018fc:	4b0d      	ldr	r3, [pc, #52]	; (8001934 <RTC_SetDate+0x11c>)
 80018fe:	689b      	ldr	r3, [r3, #8]
 8001900:	f003 0320 	and.w	r3, r3, #32
 8001904:	2b00      	cmp	r3, #0
 8001906:	d10a      	bne.n	800191e <RTC_SetDate+0x106>
    {
    if(RTC_WaitForSynchro() == ERROR)
 8001908:	f7ff fe6e 	bl	80015e8 <RTC_WaitForSynchro>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	d102      	bne.n	8001918 <RTC_SetDate+0x100>
    {
      status = ERROR;
 8001912:	2300      	movs	r3, #0
 8001914:	72fb      	strb	r3, [r7, #11]
 8001916:	e004      	b.n	8001922 <RTC_SetDate+0x10a>
    }
    else
    {
      status = SUCCESS;
 8001918:	2301      	movs	r3, #1
 800191a:	72fb      	strb	r3, [r7, #11]
 800191c:	e001      	b.n	8001922 <RTC_SetDate+0x10a>
    }
  }
    else
    {
      status = SUCCESS;
 800191e:	2301      	movs	r3, #1
 8001920:	72fb      	strb	r3, [r7, #11]
    }
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;   
 8001922:	4b04      	ldr	r3, [pc, #16]	; (8001934 <RTC_SetDate+0x11c>)
 8001924:	22ff      	movs	r2, #255	; 0xff
 8001926:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
 8001928:	7afb      	ldrb	r3, [r7, #11]
}
 800192a:	4618      	mov	r0, r3
 800192c:	3714      	adds	r7, #20
 800192e:	46bd      	mov	sp, r7
 8001930:	bd90      	pop	{r4, r7, pc}
 8001932:	bf00      	nop
 8001934:	40002800 	.word	0x40002800

08001938 <RTC_GetDate>:
  * @param RTC_DateStruct: pointer to a RTC_DateTypeDef structure that will 
  *                        contain the returned current date configuration.     
  * @retval None
  */
void RTC_GetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b084      	sub	sp, #16
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
 8001940:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8001942:	2300      	movs	r3, #0
 8001944:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));
  
  /* Get the RTC_TR register */
  tmpreg = (uint32_t)(RTC->DR & RTC_DR_RESERVED_MASK); 
 8001946:	4b22      	ldr	r3, [pc, #136]	; (80019d0 <RTC_GetDate+0x98>)
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800194e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001952:	60fb      	str	r3, [r7, #12]

  /* Fill the structure fields with the read parameters */
  RTC_DateStruct->RTC_Year = (uint8_t)((tmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16);
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	0c1b      	lsrs	r3, r3, #16
 8001958:	b2da      	uxtb	r2, r3
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	70da      	strb	r2, [r3, #3]
  RTC_DateStruct->RTC_Month = (uint8_t)((tmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8);
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	0a1b      	lsrs	r3, r3, #8
 8001962:	b2db      	uxtb	r3, r3
 8001964:	f003 031f 	and.w	r3, r3, #31
 8001968:	b2da      	uxtb	r2, r3
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	705a      	strb	r2, [r3, #1]
  RTC_DateStruct->RTC_Date = (uint8_t)(tmpreg & (RTC_DR_DT | RTC_DR_DU));
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	b2db      	uxtb	r3, r3
 8001972:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001976:	b2da      	uxtb	r2, r3
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	709a      	strb	r2, [r3, #2]
  RTC_DateStruct->RTC_WeekDay = (uint8_t)((tmpreg & (RTC_DR_WDU)) >> 13);
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	0b5b      	lsrs	r3, r3, #13
 8001980:	b2db      	uxtb	r3, r3
 8001982:	f003 0307 	and.w	r3, r3, #7
 8001986:	b2da      	uxtb	r2, r3
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (RTC_Format == RTC_Format_BIN)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2b00      	cmp	r3, #0
 8001990:	d11a      	bne.n	80019c8 <RTC_GetDate+0x90>
  {
    /* Convert the structure parameters to Binary format */
    RTC_DateStruct->RTC_Year = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Year);
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	78db      	ldrb	r3, [r3, #3]
 8001996:	4618      	mov	r0, r3
 8001998:	f000 f97f 	bl	8001c9a <RTC_Bcd2ToByte>
 800199c:	4603      	mov	r3, r0
 800199e:	461a      	mov	r2, r3
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	70da      	strb	r2, [r3, #3]
    RTC_DateStruct->RTC_Month = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Month);
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	785b      	ldrb	r3, [r3, #1]
 80019a8:	4618      	mov	r0, r3
 80019aa:	f000 f976 	bl	8001c9a <RTC_Bcd2ToByte>
 80019ae:	4603      	mov	r3, r0
 80019b0:	461a      	mov	r2, r3
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	705a      	strb	r2, [r3, #1]
    RTC_DateStruct->RTC_Date = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Date);
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	789b      	ldrb	r3, [r3, #2]
 80019ba:	4618      	mov	r0, r3
 80019bc:	f000 f96d 	bl	8001c9a <RTC_Bcd2ToByte>
 80019c0:	4603      	mov	r3, r0
 80019c2:	461a      	mov	r2, r3
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	709a      	strb	r2, [r3, #2]
  }
}
 80019c8:	bf00      	nop
 80019ca:	3710      	adds	r7, #16
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	40002800 	.word	0x40002800

080019d4 <RTC_WakeUpClockConfig>:
  *            @arg RTC_WakeUpClock_CK_SPRE_16bits: RTC Wakeup Counter Clock = CK_SPRE
  *            @arg RTC_WakeUpClock_CK_SPRE_17bits: RTC Wakeup Counter Clock = CK_SPRE
  * @retval None
  */
void RTC_WakeUpClockConfig(uint32_t RTC_WakeUpClock)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(RTC_WakeUpClock));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80019dc:	4b0d      	ldr	r3, [pc, #52]	; (8001a14 <RTC_WakeUpClockConfig+0x40>)
 80019de:	22ca      	movs	r2, #202	; 0xca
 80019e0:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 80019e2:	4b0c      	ldr	r3, [pc, #48]	; (8001a14 <RTC_WakeUpClockConfig+0x40>)
 80019e4:	2253      	movs	r2, #83	; 0x53
 80019e6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear the Wakeup Timer clock source bits in CR register */
  RTC->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 80019e8:	4a0a      	ldr	r2, [pc, #40]	; (8001a14 <RTC_WakeUpClockConfig+0x40>)
 80019ea:	4b0a      	ldr	r3, [pc, #40]	; (8001a14 <RTC_WakeUpClockConfig+0x40>)
 80019ec:	689b      	ldr	r3, [r3, #8]
 80019ee:	f023 0307 	bic.w	r3, r3, #7
 80019f2:	6093      	str	r3, [r2, #8]

  /* Configure the clock source */
  RTC->CR |= (uint32_t)RTC_WakeUpClock;
 80019f4:	4907      	ldr	r1, [pc, #28]	; (8001a14 <RTC_WakeUpClockConfig+0x40>)
 80019f6:	4b07      	ldr	r3, [pc, #28]	; (8001a14 <RTC_WakeUpClockConfig+0x40>)
 80019f8:	689a      	ldr	r2, [r3, #8]
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	4313      	orrs	r3, r2
 80019fe:	608b      	str	r3, [r1, #8]
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8001a00:	4b04      	ldr	r3, [pc, #16]	; (8001a14 <RTC_WakeUpClockConfig+0x40>)
 8001a02:	22ff      	movs	r2, #255	; 0xff
 8001a04:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001a06:	bf00      	nop
 8001a08:	370c      	adds	r7, #12
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr
 8001a12:	bf00      	nop
 8001a14:	40002800 	.word	0x40002800

08001a18 <RTC_SetWakeUpCounter>:
  * @param  RTC_WakeUpCounter: specifies the WakeUp counter.
  *          This parameter can be a value from 0x0000 to 0xFFFF. 
  * @retval None
  */
void RTC_SetWakeUpCounter(uint32_t RTC_WakeUpCounter)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_COUNTER(RTC_WakeUpCounter));
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001a20:	4b08      	ldr	r3, [pc, #32]	; (8001a44 <RTC_SetWakeUpCounter+0x2c>)
 8001a22:	22ca      	movs	r2, #202	; 0xca
 8001a24:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001a26:	4b07      	ldr	r3, [pc, #28]	; (8001a44 <RTC_SetWakeUpCounter+0x2c>)
 8001a28:	2253      	movs	r2, #83	; 0x53
 8001a2a:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Configure the Wakeup Timer counter */
  RTC->WUTR = (uint32_t)RTC_WakeUpCounter;
 8001a2c:	4a05      	ldr	r2, [pc, #20]	; (8001a44 <RTC_SetWakeUpCounter+0x2c>)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6153      	str	r3, [r2, #20]
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8001a32:	4b04      	ldr	r3, [pc, #16]	; (8001a44 <RTC_SetWakeUpCounter+0x2c>)
 8001a34:	22ff      	movs	r2, #255	; 0xff
 8001a36:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001a38:	bf00      	nop
 8001a3a:	370c      	adds	r7, #12
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr
 8001a44:	40002800 	.word	0x40002800

08001a48 <RTC_WakeUpCmd>:
  * @param  NewState: new state of the WakeUp timer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
ErrorStatus RTC_WakeUpCmd(FunctionalState NewState)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b087      	sub	sp, #28
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	4603      	mov	r3, r0
 8001a50:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t wutcounter = 0x00;
 8001a52:	2300      	movs	r3, #0
 8001a54:	60fb      	str	r3, [r7, #12]
  uint32_t wutwfstatus = 0x00;
 8001a56:	2300      	movs	r3, #0
 8001a58:	613b      	str	r3, [r7, #16]
  ErrorStatus status = ERROR;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001a5e:	4b1e      	ldr	r3, [pc, #120]	; (8001ad8 <RTC_WakeUpCmd+0x90>)
 8001a60:	22ca      	movs	r2, #202	; 0xca
 8001a62:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001a64:	4b1c      	ldr	r3, [pc, #112]	; (8001ad8 <RTC_WakeUpCmd+0x90>)
 8001a66:	2253      	movs	r2, #83	; 0x53
 8001a68:	625a      	str	r2, [r3, #36]	; 0x24

  if (NewState != DISABLE)
 8001a6a:	79fb      	ldrb	r3, [r7, #7]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d008      	beq.n	8001a82 <RTC_WakeUpCmd+0x3a>
  {
    /* Enable the Wakeup Timer */
    RTC->CR |= (uint32_t)RTC_CR_WUTE;
 8001a70:	4a19      	ldr	r2, [pc, #100]	; (8001ad8 <RTC_WakeUpCmd+0x90>)
 8001a72:	4b19      	ldr	r3, [pc, #100]	; (8001ad8 <RTC_WakeUpCmd+0x90>)
 8001a74:	689b      	ldr	r3, [r3, #8]
 8001a76:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a7a:	6093      	str	r3, [r2, #8]
    status = SUCCESS;    
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	75fb      	strb	r3, [r7, #23]
 8001a80:	e01f      	b.n	8001ac2 <RTC_WakeUpCmd+0x7a>
  }
  else
  {
    /* Disable the Wakeup Timer */
    RTC->CR &= (uint32_t)~RTC_CR_WUTE;
 8001a82:	4a15      	ldr	r2, [pc, #84]	; (8001ad8 <RTC_WakeUpCmd+0x90>)
 8001a84:	4b14      	ldr	r3, [pc, #80]	; (8001ad8 <RTC_WakeUpCmd+0x90>)
 8001a86:	689b      	ldr	r3, [r3, #8]
 8001a88:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001a8c:	6093      	str	r3, [r2, #8]
    /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
    do
    {
      wutwfstatus = RTC->ISR & RTC_ISR_WUTWF;
 8001a8e:	4b12      	ldr	r3, [pc, #72]	; (8001ad8 <RTC_WakeUpCmd+0x90>)
 8001a90:	68db      	ldr	r3, [r3, #12]
 8001a92:	f003 0304 	and.w	r3, r3, #4
 8001a96:	613b      	str	r3, [r7, #16]
      wutcounter++;  
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	3301      	adds	r3, #1
 8001a9c:	60fb      	str	r3, [r7, #12]
    } while((wutcounter != INITMODE_TIMEOUT) && (wutwfstatus == 0x00));
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001aa4:	d002      	beq.n	8001aac <RTC_WakeUpCmd+0x64>
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d0f0      	beq.n	8001a8e <RTC_WakeUpCmd+0x46>
    
    if ((RTC->ISR & RTC_ISR_WUTWF) == RESET)
 8001aac:	4b0a      	ldr	r3, [pc, #40]	; (8001ad8 <RTC_WakeUpCmd+0x90>)
 8001aae:	68db      	ldr	r3, [r3, #12]
 8001ab0:	f003 0304 	and.w	r3, r3, #4
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d102      	bne.n	8001abe <RTC_WakeUpCmd+0x76>
    {
      status = ERROR;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	75fb      	strb	r3, [r7, #23]
 8001abc:	e001      	b.n	8001ac2 <RTC_WakeUpCmd+0x7a>
    }
    else
    {
      status = SUCCESS;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	75fb      	strb	r3, [r7, #23]
    }    
  }

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8001ac2:	4b05      	ldr	r3, [pc, #20]	; (8001ad8 <RTC_WakeUpCmd+0x90>)
 8001ac4:	22ff      	movs	r2, #255	; 0xff
 8001ac6:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
 8001ac8:	7dfb      	ldrb	r3, [r7, #23]
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	371c      	adds	r7, #28
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr
 8001ad6:	bf00      	nop
 8001ad8:	40002800 	.word	0x40002800

08001adc <RTC_WriteBackupRegister>:
  *                          specify the register.
  * @param  Data: Data to be written in the specified RTC Backup data register.                     
  * @retval None
  */
void RTC_WriteBackupRegister(uint32_t RTC_BKP_DR, uint32_t Data)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b085      	sub	sp, #20
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
 8001ae4:	6039      	str	r1, [r7, #0]
  __IO uint32_t tmp = 0;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RTC_BKP(RTC_BKP_DR));

  tmp = RTC_BASE + 0x50;
 8001aea:	4b08      	ldr	r3, [pc, #32]	; (8001b0c <RTC_WriteBackupRegister+0x30>)
 8001aec:	60fb      	str	r3, [r7, #12]
  tmp += (RTC_BKP_DR * 4);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	009a      	lsls	r2, r3, #2
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	4413      	add	r3, r2
 8001af6:	60fb      	str	r3, [r7, #12]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	461a      	mov	r2, r3
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	6013      	str	r3, [r2, #0]
}
 8001b00:	bf00      	nop
 8001b02:	3714      	adds	r7, #20
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr
 8001b0c:	40002850 	.word	0x40002850

08001b10 <RTC_ReadBackupRegister>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to 
  *                          specify the register.                   
  * @retval None
  */
uint32_t RTC_ReadBackupRegister(uint32_t RTC_BKP_DR)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b085      	sub	sp, #20
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmp = 0;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RTC_BKP(RTC_BKP_DR));

  tmp = RTC_BASE + 0x50;
 8001b1c:	4b07      	ldr	r3, [pc, #28]	; (8001b3c <RTC_ReadBackupRegister+0x2c>)
 8001b1e:	60fb      	str	r3, [r7, #12]
  tmp += (RTC_BKP_DR * 4);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	009a      	lsls	r2, r3, #2
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	4413      	add	r3, r2
 8001b28:	60fb      	str	r3, [r7, #12]
  
  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	681b      	ldr	r3, [r3, #0]
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3714      	adds	r7, #20
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr
 8001b3a:	bf00      	nop
 8001b3c:	40002850 	.word	0x40002850

08001b40 <RTC_ITConfig>:
  * @param  NewState: new state of the specified RTC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RTC_ITConfig(uint32_t RTC_IT, FunctionalState NewState)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b083      	sub	sp, #12
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
 8001b48:	460b      	mov	r3, r1
 8001b4a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RTC_CONFIG_IT(RTC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8001b4c:	4b1a      	ldr	r3, [pc, #104]	; (8001bb8 <RTC_ITConfig+0x78>)
 8001b4e:	22ca      	movs	r2, #202	; 0xca
 8001b50:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8001b52:	4b19      	ldr	r3, [pc, #100]	; (8001bb8 <RTC_ITConfig+0x78>)
 8001b54:	2253      	movs	r2, #83	; 0x53
 8001b56:	625a      	str	r2, [r3, #36]	; 0x24

  if (NewState != DISABLE)
 8001b58:	78fb      	ldrb	r3, [r7, #3]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d010      	beq.n	8001b80 <RTC_ITConfig+0x40>
  {
    /* Configure the Interrupts in the RTC_CR register */
    RTC->CR |= (uint32_t)(RTC_IT & ~RTC_TAFCR_TAMPIE);
 8001b5e:	4916      	ldr	r1, [pc, #88]	; (8001bb8 <RTC_ITConfig+0x78>)
 8001b60:	4b15      	ldr	r3, [pc, #84]	; (8001bb8 <RTC_ITConfig+0x78>)
 8001b62:	689a      	ldr	r2, [r3, #8]
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	f023 0304 	bic.w	r3, r3, #4
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	608b      	str	r3, [r1, #8]
    /* Configure the Tamper Interrupt in the RTC_TAFCR */
    RTC->TAFCR |= (uint32_t)(RTC_IT & RTC_TAFCR_TAMPIE);
 8001b6e:	4912      	ldr	r1, [pc, #72]	; (8001bb8 <RTC_ITConfig+0x78>)
 8001b70:	4b11      	ldr	r3, [pc, #68]	; (8001bb8 <RTC_ITConfig+0x78>)
 8001b72:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	f003 0304 	and.w	r3, r3, #4
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	640b      	str	r3, [r1, #64]	; 0x40
 8001b7e:	e011      	b.n	8001ba4 <RTC_ITConfig+0x64>
  }
  else
  {
    /* Configure the Interrupts in the RTC_CR register */
    RTC->CR &= (uint32_t)~(RTC_IT & (uint32_t)~RTC_TAFCR_TAMPIE);
 8001b80:	490d      	ldr	r1, [pc, #52]	; (8001bb8 <RTC_ITConfig+0x78>)
 8001b82:	4b0d      	ldr	r3, [pc, #52]	; (8001bb8 <RTC_ITConfig+0x78>)
 8001b84:	689a      	ldr	r2, [r3, #8]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	f023 0304 	bic.w	r3, r3, #4
 8001b8c:	43db      	mvns	r3, r3
 8001b8e:	4013      	ands	r3, r2
 8001b90:	608b      	str	r3, [r1, #8]
    /* Configure the Tamper Interrupt in the RTC_TAFCR */
    RTC->TAFCR &= (uint32_t)~(RTC_IT & RTC_TAFCR_TAMPIE);
 8001b92:	4909      	ldr	r1, [pc, #36]	; (8001bb8 <RTC_ITConfig+0x78>)
 8001b94:	4b08      	ldr	r3, [pc, #32]	; (8001bb8 <RTC_ITConfig+0x78>)
 8001b96:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	f003 0304 	and.w	r3, r3, #4
 8001b9e:	43db      	mvns	r3, r3
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	640b      	str	r3, [r1, #64]	; 0x40
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8001ba4:	4b04      	ldr	r3, [pc, #16]	; (8001bb8 <RTC_ITConfig+0x78>)
 8001ba6:	22ff      	movs	r2, #255	; 0xff
 8001ba8:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001baa:	bf00      	nop
 8001bac:	370c      	adds	r7, #12
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	40002800 	.word	0x40002800

08001bbc <RTC_GetITStatus>:
  *            @arg RTC_IT_ALRA: Alarm A interrupt 
  *            @arg RTC_IT_TAMP1: Tamper 1 event interrupt 
  * @retval The new state of RTC_IT (SET or RESET).
  */
ITStatus RTC_GetITStatus(uint32_t RTC_IT)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b087      	sub	sp, #28
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpreg = 0, enablestatus = 0;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	613b      	str	r3, [r7, #16]
 8001bcc:	2300      	movs	r3, #0
 8001bce:	60fb      	str	r3, [r7, #12]
 
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT));
  
  /* Get the TAMPER Interrupt enable bit and pending bit */
  tmpreg = (uint32_t)(RTC->TAFCR & (RTC_TAFCR_TAMPIE));
 8001bd0:	4b13      	ldr	r3, [pc, #76]	; (8001c20 <RTC_GetITStatus+0x64>)
 8001bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd4:	f003 0304 	and.w	r3, r3, #4
 8001bd8:	613b      	str	r3, [r7, #16]
 
  /* Get the Interrupt enable Status */
  enablestatus = (uint32_t)((RTC->CR & RTC_IT) | (tmpreg & (RTC_IT >> 15)));
 8001bda:	4b11      	ldr	r3, [pc, #68]	; (8001c20 <RTC_GetITStatus+0x64>)
 8001bdc:	689a      	ldr	r2, [r3, #8]
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	401a      	ands	r2, r3
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	0bd9      	lsrs	r1, r3, #15
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	400b      	ands	r3, r1
 8001bea:	4313      	orrs	r3, r2
 8001bec:	60fb      	str	r3, [r7, #12]
  
  /* Get the Interrupt pending bit */
  tmpreg = (uint32_t)((RTC->ISR & (uint32_t)(RTC_IT >> 4)));
 8001bee:	4b0c      	ldr	r3, [pc, #48]	; (8001c20 <RTC_GetITStatus+0x64>)
 8001bf0:	68da      	ldr	r2, [r3, #12]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	091b      	lsrs	r3, r3, #4
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	613b      	str	r3, [r7, #16]
  
  /* Get the status of the Interrupt */
  if ((enablestatus != (uint32_t)RESET) && ((tmpreg & 0x0000FFFF) != (uint32_t)RESET))
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d006      	beq.n	8001c0e <RTC_GetITStatus+0x52>
 8001c00:	693b      	ldr	r3, [r7, #16]
 8001c02:	b29b      	uxth	r3, r3
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d002      	beq.n	8001c0e <RTC_GetITStatus+0x52>
  {
    bitstatus = SET;
 8001c08:	2301      	movs	r3, #1
 8001c0a:	75fb      	strb	r3, [r7, #23]
 8001c0c:	e001      	b.n	8001c12 <RTC_GetITStatus+0x56>
  }
  else
  {
    bitstatus = RESET;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	75fb      	strb	r3, [r7, #23]
  }
  return bitstatus;
 8001c12:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	371c      	adds	r7, #28
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr
 8001c20:	40002800 	.word	0x40002800

08001c24 <RTC_ClearITPendingBit>:
  *            @arg RTC_IT_ALRA: Alarm A interrupt 
  *            @arg RTC_IT_TAMP1: Tamper 1 event interrupt 
  * @retval None
  */
void RTC_ClearITPendingBit(uint32_t RTC_IT)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b085      	sub	sp, #20
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_CLEAR_IT(RTC_IT));

  /* Get the RTC_ISR Interrupt pending bits mask */
  tmpreg = (uint32_t)(RTC_IT >> 4);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	091b      	lsrs	r3, r3, #4
 8001c34:	60fb      	str	r3, [r7, #12]

  /* Clear the interrupt pending bits in the RTC_ISR register */
  RTC->ISR = (uint32_t)((uint32_t)(~((tmpreg | RTC_ISR_INIT)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT))); 
 8001c36:	4909      	ldr	r1, [pc, #36]	; (8001c5c <RTC_ClearITPendingBit+0x38>)
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	b29b      	uxth	r3, r3
 8001c3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c40:	43da      	mvns	r2, r3
 8001c42:	4b06      	ldr	r3, [pc, #24]	; (8001c5c <RTC_ClearITPendingBit+0x38>)
 8001c44:	68db      	ldr	r3, [r3, #12]
 8001c46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c4a:	4313      	orrs	r3, r2
 8001c4c:	60cb      	str	r3, [r1, #12]
}
 8001c4e:	bf00      	nop
 8001c50:	3714      	adds	r7, #20
 8001c52:	46bd      	mov	sp, r7
 8001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c58:	4770      	bx	lr
 8001c5a:	bf00      	nop
 8001c5c:	40002800 	.word	0x40002800

08001c60 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted.
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b085      	sub	sp, #20
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	4603      	mov	r3, r0
 8001c68:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	73fb      	strb	r3, [r7, #15]
  
  while (Value >= 10)
 8001c6e:	e005      	b.n	8001c7c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8001c70:	7bfb      	ldrb	r3, [r7, #15]
 8001c72:	3301      	adds	r3, #1
 8001c74:	73fb      	strb	r3, [r7, #15]
    Value -= 10;
 8001c76:	79fb      	ldrb	r3, [r7, #7]
 8001c78:	3b0a      	subs	r3, #10
 8001c7a:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10)
 8001c7c:	79fb      	ldrb	r3, [r7, #7]
 8001c7e:	2b09      	cmp	r3, #9
 8001c80:	d8f6      	bhi.n	8001c70 <RTC_ByteToBcd2+0x10>
  }
  
  return  ((uint8_t)(bcdhigh << 4) | Value);
 8001c82:	7bfb      	ldrb	r3, [r7, #15]
 8001c84:	011b      	lsls	r3, r3, #4
 8001c86:	b2da      	uxtb	r2, r3
 8001c88:	79fb      	ldrb	r3, [r7, #7]
 8001c8a:	4313      	orrs	r3, r2
 8001c8c:	b2db      	uxtb	r3, r3
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	3714      	adds	r7, #20
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr

08001c9a <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted.
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8001c9a:	b480      	push	{r7}
 8001c9c:	b085      	sub	sp, #20
 8001c9e:	af00      	add	r7, sp, #0
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8001ca8:	79fb      	ldrb	r3, [r7, #7]
 8001caa:	091b      	lsrs	r3, r3, #4
 8001cac:	b2db      	uxtb	r3, r3
 8001cae:	461a      	mov	r2, r3
 8001cb0:	0092      	lsls	r2, r2, #2
 8001cb2:	4413      	add	r3, r2
 8001cb4:	005b      	lsls	r3, r3, #1
 8001cb6:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & (uint8_t)0x0F));
 8001cb8:	79fb      	ldrb	r3, [r7, #7]
 8001cba:	f003 030f 	and.w	r3, r3, #15
 8001cbe:	b2da      	uxtb	r2, r3
 8001cc0:	7bfb      	ldrb	r3, [r7, #15]
 8001cc2:	4413      	add	r3, r2
 8001cc4:	b2db      	uxtb	r3, r3
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	3714      	adds	r7, #20
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr
	...

08001cd4 <SYSCFG_EXTILineConfig>:
  *           and STM32F427x/STM32F437x devices. 
  *             
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 8001cd4:	b490      	push	{r4, r7}
 8001cd6:	b084      	sub	sp, #16
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	4603      	mov	r3, r0
 8001cdc:	460a      	mov	r2, r1
 8001cde:	71fb      	strb	r3, [r7, #7]
 8001ce0:	4613      	mov	r3, r2
 8001ce2:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 8001ce8:	79bb      	ldrb	r3, [r7, #6]
 8001cea:	f003 0303 	and.w	r3, r3, #3
 8001cee:	009b      	lsls	r3, r3, #2
 8001cf0:	220f      	movs	r2, #15
 8001cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf6:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 8001cf8:	4916      	ldr	r1, [pc, #88]	; (8001d54 <SYSCFG_EXTILineConfig+0x80>)
 8001cfa:	79bb      	ldrb	r3, [r7, #6]
 8001cfc:	089b      	lsrs	r3, r3, #2
 8001cfe:	b2db      	uxtb	r3, r3
 8001d00:	4618      	mov	r0, r3
 8001d02:	4a14      	ldr	r2, [pc, #80]	; (8001d54 <SYSCFG_EXTILineConfig+0x80>)
 8001d04:	79bb      	ldrb	r3, [r7, #6]
 8001d06:	089b      	lsrs	r3, r3, #2
 8001d08:	b2db      	uxtb	r3, r3
 8001d0a:	3302      	adds	r3, #2
 8001d0c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	43db      	mvns	r3, r3
 8001d14:	401a      	ands	r2, r3
 8001d16:	1c83      	adds	r3, r0, #2
 8001d18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 8001d1c:	480d      	ldr	r0, [pc, #52]	; (8001d54 <SYSCFG_EXTILineConfig+0x80>)
 8001d1e:	79bb      	ldrb	r3, [r7, #6]
 8001d20:	089b      	lsrs	r3, r3, #2
 8001d22:	b2db      	uxtb	r3, r3
 8001d24:	461c      	mov	r4, r3
 8001d26:	4a0b      	ldr	r2, [pc, #44]	; (8001d54 <SYSCFG_EXTILineConfig+0x80>)
 8001d28:	79bb      	ldrb	r3, [r7, #6]
 8001d2a:	089b      	lsrs	r3, r3, #2
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	3302      	adds	r3, #2
 8001d30:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001d34:	79f9      	ldrb	r1, [r7, #7]
 8001d36:	79bb      	ldrb	r3, [r7, #6]
 8001d38:	f003 0303 	and.w	r3, r3, #3
 8001d3c:	009b      	lsls	r3, r3, #2
 8001d3e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d42:	431a      	orrs	r2, r3
 8001d44:	1ca3      	adds	r3, r4, #2
 8001d46:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8001d4a:	bf00      	nop
 8001d4c:	3710      	adds	r7, #16
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bc90      	pop	{r4, r7}
 8001d52:	4770      	bx	lr
 8001d54:	40013800 	.word	0x40013800

08001d58 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 8001d58:	b5b0      	push	{r4, r5, r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af04      	add	r7, sp, #16

	SystemInit();
 8001d5e:	f000 fe25 	bl	80029ac <SystemInit>
  InicializarPines();
 8001d62:	f000 f857 	bl	8001e14 <InicializarPines>
  EXTILine6_Config();
 8001d66:	f000 f893 	bl	8001e90 <EXTILine6_Config>
  EXTILine8_Config();
 8001d6a:	f000 f8d5 	bl	8001f18 <EXTILine8_Config>
  UB_LCD_4x20_Init();
 8001d6e:	f000 fba1 	bl	80024b4 <UB_LCD_4x20_Init>
  while(!TM_RTC_Init(TM_RTC_ClockSource_Internal))
 8001d72:	e009      	b.n	8001d88 <main+0x30>
  {
	  UB_LCD_4x20_String(0,0,"Mala inicializacion");
 8001d74:	4a21      	ldr	r2, [pc, #132]	; (8001dfc <main+0xa4>)
 8001d76:	2100      	movs	r1, #0
 8001d78:	2000      	movs	r0, #0
 8001d7a:	f000 fbc4 	bl	8002506 <UB_LCD_4x20_String>
	  UB_LCD_4x20_String(0,1,"Reinicie Micro");
 8001d7e:	4a20      	ldr	r2, [pc, #128]	; (8001e00 <main+0xa8>)
 8001d80:	2101      	movs	r1, #1
 8001d82:	2000      	movs	r0, #0
 8001d84:	f000 fbbf 	bl	8002506 <UB_LCD_4x20_String>
  while(!TM_RTC_Init(TM_RTC_ClockSource_Internal))
 8001d88:	2000      	movs	r0, #0
 8001d8a:	f000 fec1 	bl	8002b10 <TM_RTC_Init>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d0ef      	beq.n	8001d74 <main+0x1c>
  }
  UB_LCD_4x20_Clear();
 8001d94:	f000 fbac 	bl	80024f0 <UB_LCD_4x20_Clear>
  InicializarHora();
 8001d98:	f000 f9d4 	bl	8002144 <InicializarHora>
  UB_LCD_4x20_Clear();
 8001d9c:	f000 fba8 	bl	80024f0 <UB_LCD_4x20_Clear>
  TM_RTC_Interrupts(TM_RTC_Int_1s);
 8001da0:	2007      	movs	r0, #7
 8001da2:	f001 f913 	bl	8002fcc <TM_RTC_Interrupts>
  while (1)
  {
	TM_RTC_GetDateTime(&DataTime,TM_RTC_Format_BIN);
 8001da6:	2100      	movs	r1, #0
 8001da8:	4816      	ldr	r0, [pc, #88]	; (8001e04 <main+0xac>)
 8001daa:	f001 f883 	bl	8002eb4 <TM_RTC_GetDateTime>
	sprintf(Reloj,"%02d/%02d/%02d %02d:%02d:%02d",DataTime.date,DataTime.month,DataTime.year,DataTime.hours,DataTime.minutes,DataTime.seconds);
 8001dae:	4b15      	ldr	r3, [pc, #84]	; (8001e04 <main+0xac>)
 8001db0:	79db      	ldrb	r3, [r3, #7]
 8001db2:	461c      	mov	r4, r3
 8001db4:	4b13      	ldr	r3, [pc, #76]	; (8001e04 <main+0xac>)
 8001db6:	7a1b      	ldrb	r3, [r3, #8]
 8001db8:	461d      	mov	r5, r3
 8001dba:	4b12      	ldr	r3, [pc, #72]	; (8001e04 <main+0xac>)
 8001dbc:	7a5b      	ldrb	r3, [r3, #9]
 8001dbe:	461a      	mov	r2, r3
 8001dc0:	4b10      	ldr	r3, [pc, #64]	; (8001e04 <main+0xac>)
 8001dc2:	795b      	ldrb	r3, [r3, #5]
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	4b0f      	ldr	r3, [pc, #60]	; (8001e04 <main+0xac>)
 8001dc8:	791b      	ldrb	r3, [r3, #4]
 8001dca:	4618      	mov	r0, r3
 8001dcc:	4b0d      	ldr	r3, [pc, #52]	; (8001e04 <main+0xac>)
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	9303      	str	r3, [sp, #12]
 8001dd2:	9002      	str	r0, [sp, #8]
 8001dd4:	9101      	str	r1, [sp, #4]
 8001dd6:	9200      	str	r2, [sp, #0]
 8001dd8:	462b      	mov	r3, r5
 8001dda:	4622      	mov	r2, r4
 8001ddc:	490a      	ldr	r1, [pc, #40]	; (8001e08 <main+0xb0>)
 8001dde:	480b      	ldr	r0, [pc, #44]	; (8001e0c <main+0xb4>)
 8001de0:	f001 fabc 	bl	800335c <sprintf>
	UB_LCD_4x20_String(0,0,Reloj);
 8001de4:	4a09      	ldr	r2, [pc, #36]	; (8001e0c <main+0xb4>)
 8001de6:	2100      	movs	r1, #0
 8001de8:	2000      	movs	r0, #0
 8001dea:	f000 fb8c 	bl	8002506 <UB_LCD_4x20_String>
	UB_LCD_4x20_String(0,2,Alarma);
 8001dee:	4a08      	ldr	r2, [pc, #32]	; (8001e10 <main+0xb8>)
 8001df0:	2102      	movs	r1, #2
 8001df2:	2000      	movs	r0, #0
 8001df4:	f000 fb87 	bl	8002506 <UB_LCD_4x20_String>
	TM_RTC_GetDateTime(&DataTime,TM_RTC_Format_BIN);
 8001df8:	e7d5      	b.n	8001da6 <main+0x4e>
 8001dfa:	bf00      	nop
 8001dfc:	08006170 	.word	0x08006170
 8001e00:	08006184 	.word	0x08006184
 8001e04:	20000788 	.word	0x20000788
 8001e08:	08006194 	.word	0x08006194
 8001e0c:	20000798 	.word	0x20000798
 8001e10:	20000774 	.word	0x20000774

08001e14 <InicializarPines>:
  }
}

void InicializarPines(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	//Salidas de la placa a la proto //

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8001e1a:	2101      	movs	r1, #1
 8001e1c:	2001      	movs	r0, #1
 8001e1e:	f7ff faa9 	bl	8001374 <RCC_AHB1PeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 ;
 8001e22:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e26:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8001e30:	2303      	movs	r3, #3
 8001e32:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 8001e34:	2302      	movs	r3, #2
 8001e36:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001e38:	463b      	mov	r3, r7
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	4812      	ldr	r0, [pc, #72]	; (8001e88 <InicializarPines+0x74>)
 8001e3e:	f7ff f953 	bl	80010e8 <GPIO_Init>

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8001e42:	2101      	movs	r1, #1
 8001e44:	2004      	movs	r0, #4
 8001e46:	f7ff fa95 	bl	8001374 <RCC_AHB1PeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 8001e4a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e4e:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001e50:	2301      	movs	r3, #1
 8001e52:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001e54:	2300      	movs	r3, #0
 8001e56:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8001e58:	2303      	movs	r3, #3
 8001e5a:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 8001e5c:	2302      	movs	r3, #2
 8001e5e:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8001e60:	463b      	mov	r3, r7
 8001e62:	4619      	mov	r1, r3
 8001e64:	4809      	ldr	r0, [pc, #36]	; (8001e8c <InicializarPines+0x78>)
 8001e66:	f7ff f93f 	bl	80010e8 <GPIO_Init>

	GPIO_SetBits(GPIOC, GPIO_Pin_9);
 8001e6a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e6e:	4807      	ldr	r0, [pc, #28]	; (8001e8c <InicializarPines+0x78>)
 8001e70:	f7ff f9e2 	bl	8001238 <GPIO_SetBits>
	GPIO_SetBits(GPIOA, GPIO_Pin_8);
 8001e74:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e78:	4803      	ldr	r0, [pc, #12]	; (8001e88 <InicializarPines+0x74>)
 8001e7a:	f7ff f9dd 	bl	8001238 <GPIO_SetBits>

}
 8001e7e:	bf00      	nop
 8001e80:	3708      	adds	r7, #8
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	40020000 	.word	0x40020000
 8001e8c:	40020800 	.word	0x40020800

08001e90 <EXTILine6_Config>:

void EXTILine6_Config(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b084      	sub	sp, #16
 8001e94:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef   GPIO_InitStructure;
	  NVIC_InitTypeDef   NVIC_InitStructure;

	  /* Enable GPIOC clock */
	  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8001e96:	2101      	movs	r1, #1
 8001e98:	2004      	movs	r0, #4
 8001e9a:	f7ff fa6b 	bl	8001374 <RCC_AHB1PeriphClockCmd>
	  /* Enable SYSCFG clock */
	  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8001e9e:	2101      	movs	r1, #1
 8001ea0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001ea4:	f7ff faa6 	bl	80013f4 <RCC_APB2PeriphClockCmd>

	  /* Configure PC6 pin as input floating */
	  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	733b      	strb	r3, [r7, #12]
	  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 8001eac:	2302      	movs	r3, #2
 8001eae:	73fb      	strb	r3, [r7, #15]
	  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6;
 8001eb0:	2340      	movs	r3, #64	; 0x40
 8001eb2:	60bb      	str	r3, [r7, #8]
	  GPIO_Init(GPIOC, &GPIO_InitStructure);
 8001eb4:	f107 0308 	add.w	r3, r7, #8
 8001eb8:	4619      	mov	r1, r3
 8001eba:	4815      	ldr	r0, [pc, #84]	; (8001f10 <EXTILine6_Config+0x80>)
 8001ebc:	f7ff f914 	bl	80010e8 <GPIO_Init>

	  /* Connect EXTI Line6 to PC6 pin */
	  SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOC, EXTI_PinSource6);
 8001ec0:	2106      	movs	r1, #6
 8001ec2:	2002      	movs	r0, #2
 8001ec4:	f7ff ff06 	bl	8001cd4 <SYSCFG_EXTILineConfig>

	  /* Configure EXTI Line6 */
	  EXTI_InitStructure.EXTI_Line = EXTI_Line6;
 8001ec8:	4b12      	ldr	r3, [pc, #72]	; (8001f14 <EXTILine6_Config+0x84>)
 8001eca:	2240      	movs	r2, #64	; 0x40
 8001ecc:	601a      	str	r2, [r3, #0]
	  EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 8001ece:	4b11      	ldr	r3, [pc, #68]	; (8001f14 <EXTILine6_Config+0x84>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	711a      	strb	r2, [r3, #4]
	  EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;
 8001ed4:	4b0f      	ldr	r3, [pc, #60]	; (8001f14 <EXTILine6_Config+0x84>)
 8001ed6:	2208      	movs	r2, #8
 8001ed8:	715a      	strb	r2, [r3, #5]
	  EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 8001eda:	4b0e      	ldr	r3, [pc, #56]	; (8001f14 <EXTILine6_Config+0x84>)
 8001edc:	2201      	movs	r2, #1
 8001ede:	719a      	strb	r2, [r3, #6]
	  EXTI_Init(&EXTI_InitStructure);
 8001ee0:	480c      	ldr	r0, [pc, #48]	; (8001f14 <EXTILine6_Config+0x84>)
 8001ee2:	f7ff f85b 	bl	8000f9c <EXTI_Init>

	  /* Enable and set EXTI Line1 Interrupt to the lower priority */
	  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 8001ee6:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8001eea:	f7fe ffe1 	bl	8000eb0 <NVIC_PriorityGroupConfig>
	  NVIC_InitStructure.NVIC_IRQChannel = EXTI9_5_IRQn;
 8001eee:	2317      	movs	r3, #23
 8001ef0:	713b      	strb	r3, [r7, #4]
	  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x03;
 8001ef2:	2303      	movs	r3, #3
 8001ef4:	717b      	strb	r3, [r7, #5]
	  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x03;
 8001ef6:	2303      	movs	r3, #3
 8001ef8:	71bb      	strb	r3, [r7, #6]
	  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001efa:	2301      	movs	r3, #1
 8001efc:	71fb      	strb	r3, [r7, #7]
	  NVIC_Init(&NVIC_InitStructure);
 8001efe:	1d3b      	adds	r3, r7, #4
 8001f00:	4618      	mov	r0, r3
 8001f02:	f7fe ffe9 	bl	8000ed8 <NVIC_Init>
}
 8001f06:	bf00      	nop
 8001f08:	3710      	adds	r7, #16
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	40020800 	.word	0x40020800
 8001f14:	200007c0 	.word	0x200007c0

08001f18 <EXTILine8_Config>:

void EXTILine8_Config(void)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b084      	sub	sp, #16
 8001f1c:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef   GPIO_InitStructure;
	  NVIC_InitTypeDef   NVIC_InitStructure;

	  /* Enable GPIOC clock */
	  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8001f1e:	2101      	movs	r1, #1
 8001f20:	2004      	movs	r0, #4
 8001f22:	f7ff fa27 	bl	8001374 <RCC_AHB1PeriphClockCmd>
	  /* Enable SYSCFG clock */
	  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8001f26:	2101      	movs	r1, #1
 8001f28:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001f2c:	f7ff fa62 	bl	80013f4 <RCC_APB2PeriphClockCmd>

	  /* Configure PC8 pin as input floating */
	  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8001f30:	2300      	movs	r3, #0
 8001f32:	733b      	strb	r3, [r7, #12]
	  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
 8001f34:	2302      	movs	r3, #2
 8001f36:	73fb      	strb	r3, [r7, #15]
	  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
 8001f38:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f3c:	60bb      	str	r3, [r7, #8]
	  GPIO_Init(GPIOC, &GPIO_InitStructure);
 8001f3e:	f107 0308 	add.w	r3, r7, #8
 8001f42:	4619      	mov	r1, r3
 8001f44:	4815      	ldr	r0, [pc, #84]	; (8001f9c <EXTILine8_Config+0x84>)
 8001f46:	f7ff f8cf 	bl	80010e8 <GPIO_Init>

	  /* Connect EXTI Line8 to PC8 pin */
	  SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOC, EXTI_PinSource8);
 8001f4a:	2108      	movs	r1, #8
 8001f4c:	2002      	movs	r0, #2
 8001f4e:	f7ff fec1 	bl	8001cd4 <SYSCFG_EXTILineConfig>

	  /* Configure EXTI Line8 */
	  EXTI_InitStructure.EXTI_Line = EXTI_Line8;
 8001f52:	4b13      	ldr	r3, [pc, #76]	; (8001fa0 <EXTILine8_Config+0x88>)
 8001f54:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f58:	601a      	str	r2, [r3, #0]
	  EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 8001f5a:	4b11      	ldr	r3, [pc, #68]	; (8001fa0 <EXTILine8_Config+0x88>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	711a      	strb	r2, [r3, #4]
	  EXTI_InitStructure.EXTI_Trigger =EXTI_Trigger_Rising;
 8001f60:	4b0f      	ldr	r3, [pc, #60]	; (8001fa0 <EXTILine8_Config+0x88>)
 8001f62:	2208      	movs	r2, #8
 8001f64:	715a      	strb	r2, [r3, #5]
	  EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 8001f66:	4b0e      	ldr	r3, [pc, #56]	; (8001fa0 <EXTILine8_Config+0x88>)
 8001f68:	2201      	movs	r2, #1
 8001f6a:	719a      	strb	r2, [r3, #6]
	  EXTI_Init(&EXTI_InitStructure);
 8001f6c:	480c      	ldr	r0, [pc, #48]	; (8001fa0 <EXTILine8_Config+0x88>)
 8001f6e:	f7ff f815 	bl	8000f9c <EXTI_Init>

	  /* Enable and set EXTI Line8 Interrupt to the lower priority */
	  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 8001f72:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8001f76:	f7fe ff9b 	bl	8000eb0 <NVIC_PriorityGroupConfig>
	  NVIC_InitStructure.NVIC_IRQChannel = EXTI9_5_IRQn;
 8001f7a:	2317      	movs	r3, #23
 8001f7c:	713b      	strb	r3, [r7, #4]
	  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x03;
 8001f7e:	2303      	movs	r3, #3
 8001f80:	717b      	strb	r3, [r7, #5]
	  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x03;
 8001f82:	2303      	movs	r3, #3
 8001f84:	71bb      	strb	r3, [r7, #6]
	  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001f86:	2301      	movs	r3, #1
 8001f88:	71fb      	strb	r3, [r7, #7]
	  NVIC_Init(&NVIC_InitStructure);
 8001f8a:	1d3b      	adds	r3, r7, #4
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f7fe ffa3 	bl	8000ed8 <NVIC_Init>
}
 8001f92:	bf00      	nop
 8001f94:	3710      	adds	r7, #16
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	40020800 	.word	0x40020800
 8001fa0:	200007c0 	.word	0x200007c0

08001fa4 <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
	if(EXTI_GetITStatus(EXTI_Line6) != RESET || EXTI_GetITStatus(EXTI_Line8) != RESET )
 8001fa8:	2040      	movs	r0, #64	; 0x40
 8001faa:	f7ff f869 	bl	8001080 <EXTI_GetITStatus>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d10d      	bne.n	8001fd0 <EXTI9_5_IRQHandler+0x2c>
 8001fb4:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001fb8:	f7ff f862 	bl	8001080 <EXTI_GetITStatus>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	f000 80ac 	beq.w	800211c <EXTI9_5_IRQHandler+0x178>
	{
		while(variable!=0)
 8001fc4:	e004      	b.n	8001fd0 <EXTI9_5_IRQHandler+0x2c>
		{
			variable--;
 8001fc6:	4b56      	ldr	r3, [pc, #344]	; (8002120 <EXTI9_5_IRQHandler+0x17c>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	3b01      	subs	r3, #1
 8001fcc:	4a54      	ldr	r2, [pc, #336]	; (8002120 <EXTI9_5_IRQHandler+0x17c>)
 8001fce:	6013      	str	r3, [r2, #0]
		while(variable!=0)
 8001fd0:	4b53      	ldr	r3, [pc, #332]	; (8002120 <EXTI9_5_IRQHandler+0x17c>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d1f6      	bne.n	8001fc6 <EXTI9_5_IRQHandler+0x22>
		}
		variable=100000;
 8001fd8:	4b51      	ldr	r3, [pc, #324]	; (8002120 <EXTI9_5_IRQHandler+0x17c>)
 8001fda:	4a52      	ldr	r2, [pc, #328]	; (8002124 <EXTI9_5_IRQHandler+0x180>)
 8001fdc:	601a      	str	r2, [r3, #0]
		GPIO_SetBits(GPIOC, GPIO_Pin_9);
 8001fde:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001fe2:	4851      	ldr	r0, [pc, #324]	; (8002128 <EXTI9_5_IRQHandler+0x184>)
 8001fe4:	f7ff f928 	bl	8001238 <GPIO_SetBits>
		GPIO_ResetBits(GPIOA, GPIO_Pin_8);
 8001fe8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001fec:	484f      	ldr	r0, [pc, #316]	; (800212c <EXTI9_5_IRQHandler+0x188>)
 8001fee:	f7ff f932 	bl	8001256 <GPIO_ResetBits>
		if (GPIO_ReadInputDataBit(GPIOC, GPIO_Pin_6))
 8001ff2:	2140      	movs	r1, #64	; 0x40
 8001ff4:	484c      	ldr	r0, [pc, #304]	; (8002128 <EXTI9_5_IRQHandler+0x184>)
 8001ff6:	f7ff f905 	bl	8001204 <GPIO_ReadInputDataBit>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d012      	beq.n	8002026 <EXTI9_5_IRQHandler+0x82>
		{
			boton=1;
 8002000:	4b4b      	ldr	r3, [pc, #300]	; (8002130 <EXTI9_5_IRQHandler+0x18c>)
 8002002:	2201      	movs	r2, #1
 8002004:	601a      	str	r2, [r3, #0]
			if(boton!=aux)
 8002006:	4b4a      	ldr	r3, [pc, #296]	; (8002130 <EXTI9_5_IRQHandler+0x18c>)
 8002008:	681a      	ldr	r2, [r3, #0]
 800200a:	4b4a      	ldr	r3, [pc, #296]	; (8002134 <EXTI9_5_IRQHandler+0x190>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	429a      	cmp	r2, r3
 8002010:	d004      	beq.n	800201c <EXTI9_5_IRQHandler+0x78>
			{
				flecha= flecha + 1;
 8002012:	4b49      	ldr	r3, [pc, #292]	; (8002138 <EXTI9_5_IRQHandler+0x194>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	3301      	adds	r3, #1
 8002018:	4a47      	ldr	r2, [pc, #284]	; (8002138 <EXTI9_5_IRQHandler+0x194>)
 800201a:	6013      	str	r3, [r2, #0]
			}
			aux=boton;
 800201c:	4b44      	ldr	r3, [pc, #272]	; (8002130 <EXTI9_5_IRQHandler+0x18c>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a44      	ldr	r2, [pc, #272]	; (8002134 <EXTI9_5_IRQHandler+0x190>)
 8002022:	6013      	str	r3, [r2, #0]
 8002024:	e019      	b.n	800205a <EXTI9_5_IRQHandler+0xb6>
		}
		else if (GPIO_ReadInputDataBit(GPIOC, GPIO_Pin_8))
 8002026:	f44f 7180 	mov.w	r1, #256	; 0x100
 800202a:	483f      	ldr	r0, [pc, #252]	; (8002128 <EXTI9_5_IRQHandler+0x184>)
 800202c:	f7ff f8ea 	bl	8001204 <GPIO_ReadInputDataBit>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d011      	beq.n	800205a <EXTI9_5_IRQHandler+0xb6>
		{
			boton=2;
 8002036:	4b3e      	ldr	r3, [pc, #248]	; (8002130 <EXTI9_5_IRQHandler+0x18c>)
 8002038:	2202      	movs	r2, #2
 800203a:	601a      	str	r2, [r3, #0]
			if(boton!=aux)
 800203c:	4b3c      	ldr	r3, [pc, #240]	; (8002130 <EXTI9_5_IRQHandler+0x18c>)
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	4b3c      	ldr	r3, [pc, #240]	; (8002134 <EXTI9_5_IRQHandler+0x190>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	429a      	cmp	r2, r3
 8002046:	d004      	beq.n	8002052 <EXTI9_5_IRQHandler+0xae>
			{
				enter= enter + 1;
 8002048:	4b3c      	ldr	r3, [pc, #240]	; (800213c <EXTI9_5_IRQHandler+0x198>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	3301      	adds	r3, #1
 800204e:	4a3b      	ldr	r2, [pc, #236]	; (800213c <EXTI9_5_IRQHandler+0x198>)
 8002050:	6013      	str	r3, [r2, #0]
			}
			aux=boton;
 8002052:	4b37      	ldr	r3, [pc, #220]	; (8002130 <EXTI9_5_IRQHandler+0x18c>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a37      	ldr	r2, [pc, #220]	; (8002134 <EXTI9_5_IRQHandler+0x190>)
 8002058:	6013      	str	r3, [r2, #0]
		}
		GPIO_SetBits(GPIOA, GPIO_Pin_8);
 800205a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800205e:	4833      	ldr	r0, [pc, #204]	; (800212c <EXTI9_5_IRQHandler+0x188>)
 8002060:	f7ff f8ea 	bl	8001238 <GPIO_SetBits>
		GPIO_ResetBits(GPIOC, GPIO_Pin_9);
 8002064:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002068:	482f      	ldr	r0, [pc, #188]	; (8002128 <EXTI9_5_IRQHandler+0x184>)
 800206a:	f7ff f8f4 	bl	8001256 <GPIO_ResetBits>
		if (GPIO_ReadInputDataBit(GPIOC, GPIO_Pin_6))
 800206e:	2140      	movs	r1, #64	; 0x40
 8002070:	482d      	ldr	r0, [pc, #180]	; (8002128 <EXTI9_5_IRQHandler+0x184>)
 8002072:	f7ff f8c7 	bl	8001204 <GPIO_ReadInputDataBit>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d012      	beq.n	80020a2 <EXTI9_5_IRQHandler+0xfe>
		{
			boton=3;
 800207c:	4b2c      	ldr	r3, [pc, #176]	; (8002130 <EXTI9_5_IRQHandler+0x18c>)
 800207e:	2203      	movs	r2, #3
 8002080:	601a      	str	r2, [r3, #0]
			if(boton!=aux)
 8002082:	4b2b      	ldr	r3, [pc, #172]	; (8002130 <EXTI9_5_IRQHandler+0x18c>)
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	4b2b      	ldr	r3, [pc, #172]	; (8002134 <EXTI9_5_IRQHandler+0x190>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	429a      	cmp	r2, r3
 800208c:	d004      	beq.n	8002098 <EXTI9_5_IRQHandler+0xf4>
			{
				flecha= flecha - 1;
 800208e:	4b2a      	ldr	r3, [pc, #168]	; (8002138 <EXTI9_5_IRQHandler+0x194>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	3b01      	subs	r3, #1
 8002094:	4a28      	ldr	r2, [pc, #160]	; (8002138 <EXTI9_5_IRQHandler+0x194>)
 8002096:	6013      	str	r3, [r2, #0]
			}
			aux=boton;
 8002098:	4b25      	ldr	r3, [pc, #148]	; (8002130 <EXTI9_5_IRQHandler+0x18c>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a25      	ldr	r2, [pc, #148]	; (8002134 <EXTI9_5_IRQHandler+0x190>)
 800209e:	6013      	str	r3, [r2, #0]
 80020a0:	e019      	b.n	80020d6 <EXTI9_5_IRQHandler+0x132>
		}
		else if (GPIO_ReadInputDataBit(GPIOC, GPIO_Pin_8))
 80020a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020a6:	4820      	ldr	r0, [pc, #128]	; (8002128 <EXTI9_5_IRQHandler+0x184>)
 80020a8:	f7ff f8ac 	bl	8001204 <GPIO_ReadInputDataBit>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d011      	beq.n	80020d6 <EXTI9_5_IRQHandler+0x132>
		{
			boton=4;
 80020b2:	4b1f      	ldr	r3, [pc, #124]	; (8002130 <EXTI9_5_IRQHandler+0x18c>)
 80020b4:	2204      	movs	r2, #4
 80020b6:	601a      	str	r2, [r3, #0]
			if(boton!=aux)
 80020b8:	4b1d      	ldr	r3, [pc, #116]	; (8002130 <EXTI9_5_IRQHandler+0x18c>)
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	4b1d      	ldr	r3, [pc, #116]	; (8002134 <EXTI9_5_IRQHandler+0x190>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	429a      	cmp	r2, r3
 80020c2:	d004      	beq.n	80020ce <EXTI9_5_IRQHandler+0x12a>
			{
				atras= atras + 1;
 80020c4:	4b1e      	ldr	r3, [pc, #120]	; (8002140 <EXTI9_5_IRQHandler+0x19c>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	3301      	adds	r3, #1
 80020ca:	4a1d      	ldr	r2, [pc, #116]	; (8002140 <EXTI9_5_IRQHandler+0x19c>)
 80020cc:	6013      	str	r3, [r2, #0]
			}
			aux=boton;
 80020ce:	4b18      	ldr	r3, [pc, #96]	; (8002130 <EXTI9_5_IRQHandler+0x18c>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	4a18      	ldr	r2, [pc, #96]	; (8002134 <EXTI9_5_IRQHandler+0x190>)
 80020d4:	6013      	str	r3, [r2, #0]
		}

		GPIO_SetBits(GPIOC, GPIO_Pin_9);
 80020d6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80020da:	4813      	ldr	r0, [pc, #76]	; (8002128 <EXTI9_5_IRQHandler+0x184>)
 80020dc:	f7ff f8ac 	bl	8001238 <GPIO_SetBits>
		GPIO_SetBits(GPIOA, GPIO_Pin_8);
 80020e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020e4:	4811      	ldr	r0, [pc, #68]	; (800212c <EXTI9_5_IRQHandler+0x188>)
 80020e6:	f7ff f8a7 	bl	8001238 <GPIO_SetBits>
		if (!(GPIO_ReadInputDataBit(GPIOC, GPIO_Pin_8)) || !(GPIO_ReadInputDataBit(GPIOC, GPIO_Pin_6)))
 80020ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020ee:	480e      	ldr	r0, [pc, #56]	; (8002128 <EXTI9_5_IRQHandler+0x184>)
 80020f0:	f7ff f888 	bl	8001204 <GPIO_ReadInputDataBit>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d006      	beq.n	8002108 <EXTI9_5_IRQHandler+0x164>
 80020fa:	2140      	movs	r1, #64	; 0x40
 80020fc:	480a      	ldr	r0, [pc, #40]	; (8002128 <EXTI9_5_IRQHandler+0x184>)
 80020fe:	f7ff f881 	bl	8001204 <GPIO_ReadInputDataBit>
 8002102:	4603      	mov	r3, r0
 8002104:	2b00      	cmp	r3, #0
 8002106:	d102      	bne.n	800210e <EXTI9_5_IRQHandler+0x16a>
		{
			aux=0;
 8002108:	4b0a      	ldr	r3, [pc, #40]	; (8002134 <EXTI9_5_IRQHandler+0x190>)
 800210a:	2200      	movs	r2, #0
 800210c:	601a      	str	r2, [r3, #0]
		}
		EXTI_ClearITPendingBit(EXTI_Line6);
 800210e:	2040      	movs	r0, #64	; 0x40
 8002110:	f7fe ffda 	bl	80010c8 <EXTI_ClearITPendingBit>
		EXTI_ClearITPendingBit(EXTI_Line8);
 8002114:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002118:	f7fe ffd6 	bl	80010c8 <EXTI_ClearITPendingBit>
	}

}
 800211c:	bf00      	nop
 800211e:	bd80      	pop	{r7, pc}
 8002120:	20000000 	.word	0x20000000
 8002124:	000186a0 	.word	0x000186a0
 8002128:	40020800 	.word	0x40020800
 800212c:	40020000 	.word	0x40020000
 8002130:	20000720 	.word	0x20000720
 8002134:	20000724 	.word	0x20000724
 8002138:	20000728 	.word	0x20000728
 800213c:	2000072c 	.word	0x2000072c
 8002140:	20000730 	.word	0x20000730

08002144 <InicializarHora>:

void InicializarHora(void)
{
 8002144:	b590      	push	{r4, r7, lr}
 8002146:	b085      	sub	sp, #20
 8002148:	af04      	add	r7, sp, #16
	flecha=0;
 800214a:	4b8a      	ldr	r3, [pc, #552]	; (8002374 <InicializarHora+0x230>)
 800214c:	2200      	movs	r2, #0
 800214e:	601a      	str	r2, [r3, #0]
	enter=0;
 8002150:	4b89      	ldr	r3, [pc, #548]	; (8002378 <InicializarHora+0x234>)
 8002152:	2200      	movs	r2, #0
 8002154:	601a      	str	r2, [r3, #0]
	atras=0;
 8002156:	4b89      	ldr	r3, [pc, #548]	; (800237c <InicializarHora+0x238>)
 8002158:	2200      	movs	r2, #0
 800215a:	601a      	str	r2, [r3, #0]

	while(enter!=1)
 800215c:	e020      	b.n	80021a0 <InicializarHora+0x5c>
	{
		sprintf(Fecha,"%d/%d/%d %d:%d",DataTime.date,DataTime.month,DataTime.year,DataTime.hours,DataTime.minutes);
 800215e:	4b88      	ldr	r3, [pc, #544]	; (8002380 <InicializarHora+0x23c>)
 8002160:	79db      	ldrb	r3, [r3, #7]
 8002162:	4618      	mov	r0, r3
 8002164:	4b86      	ldr	r3, [pc, #536]	; (8002380 <InicializarHora+0x23c>)
 8002166:	7a1b      	ldrb	r3, [r3, #8]
 8002168:	461c      	mov	r4, r3
 800216a:	4b85      	ldr	r3, [pc, #532]	; (8002380 <InicializarHora+0x23c>)
 800216c:	7a5b      	ldrb	r3, [r3, #9]
 800216e:	461a      	mov	r2, r3
 8002170:	4b83      	ldr	r3, [pc, #524]	; (8002380 <InicializarHora+0x23c>)
 8002172:	795b      	ldrb	r3, [r3, #5]
 8002174:	4619      	mov	r1, r3
 8002176:	4b82      	ldr	r3, [pc, #520]	; (8002380 <InicializarHora+0x23c>)
 8002178:	791b      	ldrb	r3, [r3, #4]
 800217a:	9302      	str	r3, [sp, #8]
 800217c:	9101      	str	r1, [sp, #4]
 800217e:	9200      	str	r2, [sp, #0]
 8002180:	4623      	mov	r3, r4
 8002182:	4602      	mov	r2, r0
 8002184:	497f      	ldr	r1, [pc, #508]	; (8002384 <InicializarHora+0x240>)
 8002186:	4880      	ldr	r0, [pc, #512]	; (8002388 <InicializarHora+0x244>)
 8002188:	f001 f8e8 	bl	800335c <sprintf>
		UB_LCD_4x20_String(0,0,Fecha);
 800218c:	4a7e      	ldr	r2, [pc, #504]	; (8002388 <InicializarHora+0x244>)
 800218e:	2100      	movs	r1, #0
 8002190:	2000      	movs	r0, #0
 8002192:	f000 f9b8 	bl	8002506 <UB_LCD_4x20_String>
		DataTime.date= flecha;
 8002196:	4b77      	ldr	r3, [pc, #476]	; (8002374 <InicializarHora+0x230>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	b2da      	uxtb	r2, r3
 800219c:	4b78      	ldr	r3, [pc, #480]	; (8002380 <InicializarHora+0x23c>)
 800219e:	71da      	strb	r2, [r3, #7]
	while(enter!=1)
 80021a0:	4b75      	ldr	r3, [pc, #468]	; (8002378 <InicializarHora+0x234>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	2b01      	cmp	r3, #1
 80021a6:	d1da      	bne.n	800215e <InicializarHora+0x1a>
	}
	flecha=0;
 80021a8:	4b72      	ldr	r3, [pc, #456]	; (8002374 <InicializarHora+0x230>)
 80021aa:	2200      	movs	r2, #0
 80021ac:	601a      	str	r2, [r3, #0]
	enter=0;
 80021ae:	4b72      	ldr	r3, [pc, #456]	; (8002378 <InicializarHora+0x234>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	601a      	str	r2, [r3, #0]

	while(enter!=1)
 80021b4:	e020      	b.n	80021f8 <InicializarHora+0xb4>
	{
		sprintf(Fecha,"%d/%d/%d %d:%d",DataTime.date,DataTime.month,DataTime.year,DataTime.hours,DataTime.minutes);
 80021b6:	4b72      	ldr	r3, [pc, #456]	; (8002380 <InicializarHora+0x23c>)
 80021b8:	79db      	ldrb	r3, [r3, #7]
 80021ba:	4618      	mov	r0, r3
 80021bc:	4b70      	ldr	r3, [pc, #448]	; (8002380 <InicializarHora+0x23c>)
 80021be:	7a1b      	ldrb	r3, [r3, #8]
 80021c0:	461c      	mov	r4, r3
 80021c2:	4b6f      	ldr	r3, [pc, #444]	; (8002380 <InicializarHora+0x23c>)
 80021c4:	7a5b      	ldrb	r3, [r3, #9]
 80021c6:	461a      	mov	r2, r3
 80021c8:	4b6d      	ldr	r3, [pc, #436]	; (8002380 <InicializarHora+0x23c>)
 80021ca:	795b      	ldrb	r3, [r3, #5]
 80021cc:	4619      	mov	r1, r3
 80021ce:	4b6c      	ldr	r3, [pc, #432]	; (8002380 <InicializarHora+0x23c>)
 80021d0:	791b      	ldrb	r3, [r3, #4]
 80021d2:	9302      	str	r3, [sp, #8]
 80021d4:	9101      	str	r1, [sp, #4]
 80021d6:	9200      	str	r2, [sp, #0]
 80021d8:	4623      	mov	r3, r4
 80021da:	4602      	mov	r2, r0
 80021dc:	4969      	ldr	r1, [pc, #420]	; (8002384 <InicializarHora+0x240>)
 80021de:	486a      	ldr	r0, [pc, #424]	; (8002388 <InicializarHora+0x244>)
 80021e0:	f001 f8bc 	bl	800335c <sprintf>
		UB_LCD_4x20_String(0,0,Fecha);
 80021e4:	4a68      	ldr	r2, [pc, #416]	; (8002388 <InicializarHora+0x244>)
 80021e6:	2100      	movs	r1, #0
 80021e8:	2000      	movs	r0, #0
 80021ea:	f000 f98c 	bl	8002506 <UB_LCD_4x20_String>
		DataTime.month= flecha;
 80021ee:	4b61      	ldr	r3, [pc, #388]	; (8002374 <InicializarHora+0x230>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	b2da      	uxtb	r2, r3
 80021f4:	4b62      	ldr	r3, [pc, #392]	; (8002380 <InicializarHora+0x23c>)
 80021f6:	721a      	strb	r2, [r3, #8]
	while(enter!=1)
 80021f8:	4b5f      	ldr	r3, [pc, #380]	; (8002378 <InicializarHora+0x234>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	2b01      	cmp	r3, #1
 80021fe:	d1da      	bne.n	80021b6 <InicializarHora+0x72>
	}
	flecha=0;
 8002200:	4b5c      	ldr	r3, [pc, #368]	; (8002374 <InicializarHora+0x230>)
 8002202:	2200      	movs	r2, #0
 8002204:	601a      	str	r2, [r3, #0]
	enter=0;
 8002206:	4b5c      	ldr	r3, [pc, #368]	; (8002378 <InicializarHora+0x234>)
 8002208:	2200      	movs	r2, #0
 800220a:	601a      	str	r2, [r3, #0]

	while(enter!=1)
 800220c:	e020      	b.n	8002250 <InicializarHora+0x10c>
	{
		sprintf(Fecha,"%d/%d/%d %d:%d",DataTime.date,DataTime.month,DataTime.year,DataTime.hours,DataTime.minutes);
 800220e:	4b5c      	ldr	r3, [pc, #368]	; (8002380 <InicializarHora+0x23c>)
 8002210:	79db      	ldrb	r3, [r3, #7]
 8002212:	4618      	mov	r0, r3
 8002214:	4b5a      	ldr	r3, [pc, #360]	; (8002380 <InicializarHora+0x23c>)
 8002216:	7a1b      	ldrb	r3, [r3, #8]
 8002218:	461c      	mov	r4, r3
 800221a:	4b59      	ldr	r3, [pc, #356]	; (8002380 <InicializarHora+0x23c>)
 800221c:	7a5b      	ldrb	r3, [r3, #9]
 800221e:	461a      	mov	r2, r3
 8002220:	4b57      	ldr	r3, [pc, #348]	; (8002380 <InicializarHora+0x23c>)
 8002222:	795b      	ldrb	r3, [r3, #5]
 8002224:	4619      	mov	r1, r3
 8002226:	4b56      	ldr	r3, [pc, #344]	; (8002380 <InicializarHora+0x23c>)
 8002228:	791b      	ldrb	r3, [r3, #4]
 800222a:	9302      	str	r3, [sp, #8]
 800222c:	9101      	str	r1, [sp, #4]
 800222e:	9200      	str	r2, [sp, #0]
 8002230:	4623      	mov	r3, r4
 8002232:	4602      	mov	r2, r0
 8002234:	4953      	ldr	r1, [pc, #332]	; (8002384 <InicializarHora+0x240>)
 8002236:	4854      	ldr	r0, [pc, #336]	; (8002388 <InicializarHora+0x244>)
 8002238:	f001 f890 	bl	800335c <sprintf>
		UB_LCD_4x20_String(0,0,Fecha);
 800223c:	4a52      	ldr	r2, [pc, #328]	; (8002388 <InicializarHora+0x244>)
 800223e:	2100      	movs	r1, #0
 8002240:	2000      	movs	r0, #0
 8002242:	f000 f960 	bl	8002506 <UB_LCD_4x20_String>
		DataTime.year= flecha;
 8002246:	4b4b      	ldr	r3, [pc, #300]	; (8002374 <InicializarHora+0x230>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	b2da      	uxtb	r2, r3
 800224c:	4b4c      	ldr	r3, [pc, #304]	; (8002380 <InicializarHora+0x23c>)
 800224e:	725a      	strb	r2, [r3, #9]
	while(enter!=1)
 8002250:	4b49      	ldr	r3, [pc, #292]	; (8002378 <InicializarHora+0x234>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	2b01      	cmp	r3, #1
 8002256:	d1da      	bne.n	800220e <InicializarHora+0xca>
	}
	flecha=0;
 8002258:	4b46      	ldr	r3, [pc, #280]	; (8002374 <InicializarHora+0x230>)
 800225a:	2200      	movs	r2, #0
 800225c:	601a      	str	r2, [r3, #0]
	enter=0;
 800225e:	4b46      	ldr	r3, [pc, #280]	; (8002378 <InicializarHora+0x234>)
 8002260:	2200      	movs	r2, #0
 8002262:	601a      	str	r2, [r3, #0]

	while(enter!=1)
 8002264:	e020      	b.n	80022a8 <InicializarHora+0x164>
	{
		sprintf(Fecha,"%d/%d/%d %d:%d",DataTime.date,DataTime.month,DataTime.year,DataTime.hours,DataTime.minutes);
 8002266:	4b46      	ldr	r3, [pc, #280]	; (8002380 <InicializarHora+0x23c>)
 8002268:	79db      	ldrb	r3, [r3, #7]
 800226a:	4618      	mov	r0, r3
 800226c:	4b44      	ldr	r3, [pc, #272]	; (8002380 <InicializarHora+0x23c>)
 800226e:	7a1b      	ldrb	r3, [r3, #8]
 8002270:	461c      	mov	r4, r3
 8002272:	4b43      	ldr	r3, [pc, #268]	; (8002380 <InicializarHora+0x23c>)
 8002274:	7a5b      	ldrb	r3, [r3, #9]
 8002276:	461a      	mov	r2, r3
 8002278:	4b41      	ldr	r3, [pc, #260]	; (8002380 <InicializarHora+0x23c>)
 800227a:	795b      	ldrb	r3, [r3, #5]
 800227c:	4619      	mov	r1, r3
 800227e:	4b40      	ldr	r3, [pc, #256]	; (8002380 <InicializarHora+0x23c>)
 8002280:	791b      	ldrb	r3, [r3, #4]
 8002282:	9302      	str	r3, [sp, #8]
 8002284:	9101      	str	r1, [sp, #4]
 8002286:	9200      	str	r2, [sp, #0]
 8002288:	4623      	mov	r3, r4
 800228a:	4602      	mov	r2, r0
 800228c:	493d      	ldr	r1, [pc, #244]	; (8002384 <InicializarHora+0x240>)
 800228e:	483e      	ldr	r0, [pc, #248]	; (8002388 <InicializarHora+0x244>)
 8002290:	f001 f864 	bl	800335c <sprintf>
		UB_LCD_4x20_String(0,0,Fecha);
 8002294:	4a3c      	ldr	r2, [pc, #240]	; (8002388 <InicializarHora+0x244>)
 8002296:	2100      	movs	r1, #0
 8002298:	2000      	movs	r0, #0
 800229a:	f000 f934 	bl	8002506 <UB_LCD_4x20_String>
		DataTime.hours= flecha;
 800229e:	4b35      	ldr	r3, [pc, #212]	; (8002374 <InicializarHora+0x230>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	b2da      	uxtb	r2, r3
 80022a4:	4b36      	ldr	r3, [pc, #216]	; (8002380 <InicializarHora+0x23c>)
 80022a6:	715a      	strb	r2, [r3, #5]
	while(enter!=1)
 80022a8:	4b33      	ldr	r3, [pc, #204]	; (8002378 <InicializarHora+0x234>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	2b01      	cmp	r3, #1
 80022ae:	d1da      	bne.n	8002266 <InicializarHora+0x122>
	}
	flecha=0;
 80022b0:	4b30      	ldr	r3, [pc, #192]	; (8002374 <InicializarHora+0x230>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	601a      	str	r2, [r3, #0]
	enter=0;
 80022b6:	4b30      	ldr	r3, [pc, #192]	; (8002378 <InicializarHora+0x234>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	601a      	str	r2, [r3, #0]

	while(enter!=1)
 80022bc:	e020      	b.n	8002300 <InicializarHora+0x1bc>
	{
		sprintf(Fecha,"%d/%d/%d %d:%d",DataTime.date,DataTime.month,DataTime.year,DataTime.hours,DataTime.minutes);
 80022be:	4b30      	ldr	r3, [pc, #192]	; (8002380 <InicializarHora+0x23c>)
 80022c0:	79db      	ldrb	r3, [r3, #7]
 80022c2:	4618      	mov	r0, r3
 80022c4:	4b2e      	ldr	r3, [pc, #184]	; (8002380 <InicializarHora+0x23c>)
 80022c6:	7a1b      	ldrb	r3, [r3, #8]
 80022c8:	461c      	mov	r4, r3
 80022ca:	4b2d      	ldr	r3, [pc, #180]	; (8002380 <InicializarHora+0x23c>)
 80022cc:	7a5b      	ldrb	r3, [r3, #9]
 80022ce:	461a      	mov	r2, r3
 80022d0:	4b2b      	ldr	r3, [pc, #172]	; (8002380 <InicializarHora+0x23c>)
 80022d2:	795b      	ldrb	r3, [r3, #5]
 80022d4:	4619      	mov	r1, r3
 80022d6:	4b2a      	ldr	r3, [pc, #168]	; (8002380 <InicializarHora+0x23c>)
 80022d8:	791b      	ldrb	r3, [r3, #4]
 80022da:	9302      	str	r3, [sp, #8]
 80022dc:	9101      	str	r1, [sp, #4]
 80022de:	9200      	str	r2, [sp, #0]
 80022e0:	4623      	mov	r3, r4
 80022e2:	4602      	mov	r2, r0
 80022e4:	4927      	ldr	r1, [pc, #156]	; (8002384 <InicializarHora+0x240>)
 80022e6:	4828      	ldr	r0, [pc, #160]	; (8002388 <InicializarHora+0x244>)
 80022e8:	f001 f838 	bl	800335c <sprintf>
		UB_LCD_4x20_String(0,0,Fecha);
 80022ec:	4a26      	ldr	r2, [pc, #152]	; (8002388 <InicializarHora+0x244>)
 80022ee:	2100      	movs	r1, #0
 80022f0:	2000      	movs	r0, #0
 80022f2:	f000 f908 	bl	8002506 <UB_LCD_4x20_String>
		DataTime.minutes = flecha;
 80022f6:	4b1f      	ldr	r3, [pc, #124]	; (8002374 <InicializarHora+0x230>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	b2da      	uxtb	r2, r3
 80022fc:	4b20      	ldr	r3, [pc, #128]	; (8002380 <InicializarHora+0x23c>)
 80022fe:	711a      	strb	r2, [r3, #4]
	while(enter!=1)
 8002300:	4b1d      	ldr	r3, [pc, #116]	; (8002378 <InicializarHora+0x234>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	2b01      	cmp	r3, #1
 8002306:	d1da      	bne.n	80022be <InicializarHora+0x17a>
	}
	flecha=0;
 8002308:	4b1a      	ldr	r3, [pc, #104]	; (8002374 <InicializarHora+0x230>)
 800230a:	2200      	movs	r2, #0
 800230c:	601a      	str	r2, [r3, #0]
	enter=0;
 800230e:	4b1a      	ldr	r3, [pc, #104]	; (8002378 <InicializarHora+0x234>)
 8002310:	2200      	movs	r2, #0
 8002312:	601a      	str	r2, [r3, #0]

	UB_LCD_4x20_Clear();
 8002314:	f000 f8ec 	bl	80024f0 <UB_LCD_4x20_Clear>
	while(enter!=1)
 8002318:	e01a      	b.n	8002350 <InicializarHora+0x20c>
	{
		sprintf(Fecha,"%d",DataTime.day);
 800231a:	4b19      	ldr	r3, [pc, #100]	; (8002380 <InicializarHora+0x23c>)
 800231c:	799b      	ldrb	r3, [r3, #6]
 800231e:	461a      	mov	r2, r3
 8002320:	491a      	ldr	r1, [pc, #104]	; (800238c <InicializarHora+0x248>)
 8002322:	4819      	ldr	r0, [pc, #100]	; (8002388 <InicializarHora+0x244>)
 8002324:	f001 f81a 	bl	800335c <sprintf>
		UB_LCD_4x20_String(0,0,"Ingrese dia de la");
 8002328:	4a19      	ldr	r2, [pc, #100]	; (8002390 <InicializarHora+0x24c>)
 800232a:	2100      	movs	r1, #0
 800232c:	2000      	movs	r0, #0
 800232e:	f000 f8ea 	bl	8002506 <UB_LCD_4x20_String>
		UB_LCD_4x20_String(0,1,"semana entre 1 y 7");
 8002332:	4a18      	ldr	r2, [pc, #96]	; (8002394 <InicializarHora+0x250>)
 8002334:	2101      	movs	r1, #1
 8002336:	2000      	movs	r0, #0
 8002338:	f000 f8e5 	bl	8002506 <UB_LCD_4x20_String>
		UB_LCD_4x20_String(0,2,Fecha);
 800233c:	4a12      	ldr	r2, [pc, #72]	; (8002388 <InicializarHora+0x244>)
 800233e:	2102      	movs	r1, #2
 8002340:	2000      	movs	r0, #0
 8002342:	f000 f8e0 	bl	8002506 <UB_LCD_4x20_String>
		DataTime.day= flecha;
 8002346:	4b0b      	ldr	r3, [pc, #44]	; (8002374 <InicializarHora+0x230>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	b2da      	uxtb	r2, r3
 800234c:	4b0c      	ldr	r3, [pc, #48]	; (8002380 <InicializarHora+0x23c>)
 800234e:	719a      	strb	r2, [r3, #6]
	while(enter!=1)
 8002350:	4b09      	ldr	r3, [pc, #36]	; (8002378 <InicializarHora+0x234>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	2b01      	cmp	r3, #1
 8002356:	d1e0      	bne.n	800231a <InicializarHora+0x1d6>
	}
	flecha=0;
 8002358:	4b06      	ldr	r3, [pc, #24]	; (8002374 <InicializarHora+0x230>)
 800235a:	2200      	movs	r2, #0
 800235c:	601a      	str	r2, [r3, #0]
	enter=0;
 800235e:	4b06      	ldr	r3, [pc, #24]	; (8002378 <InicializarHora+0x234>)
 8002360:	2200      	movs	r2, #0
 8002362:	601a      	str	r2, [r3, #0]
	TM_RTC_SetDateTime(&DataTime,TM_RTC_Format_BIN);
 8002364:	2100      	movs	r1, #0
 8002366:	4806      	ldr	r0, [pc, #24]	; (8002380 <InicializarHora+0x23c>)
 8002368:	f000 fc62 	bl	8002c30 <TM_RTC_SetDateTime>
}
 800236c:	bf00      	nop
 800236e:	3704      	adds	r7, #4
 8002370:	46bd      	mov	sp, r7
 8002372:	bd90      	pop	{r4, r7, pc}
 8002374:	20000728 	.word	0x20000728
 8002378:	2000072c 	.word	0x2000072c
 800237c:	20000730 	.word	0x20000730
 8002380:	20000788 	.word	0x20000788
 8002384:	080061b4 	.word	0x080061b4
 8002388:	200007ac 	.word	0x200007ac
 800238c:	080061c4 	.word	0x080061c4
 8002390:	080061c8 	.word	0x080061c8
 8002394:	080061dc 	.word	0x080061dc

08002398 <TM_RTC_RequestHandler>:

void TM_RTC_RequestHandler()
{
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
	TM_RTC_GetDateTime(&DataTime,TM_RTC_Format_BIN);
 800239c:	2100      	movs	r1, #0
 800239e:	482c      	ldr	r0, [pc, #176]	; (8002450 <TM_RTC_RequestHandler+0xb8>)
 80023a0:	f000 fd88 	bl	8002eb4 <TM_RTC_GetDateTime>
	/* If user needs this function, then they should be defined separatelly in your project */
	if(DataTime.minutes==0 && DataTime.seconds==0)
 80023a4:	4b2a      	ldr	r3, [pc, #168]	; (8002450 <TM_RTC_RequestHandler+0xb8>)
 80023a6:	791b      	ldrb	r3, [r3, #4]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d110      	bne.n	80023ce <TM_RTC_RequestHandler+0x36>
 80023ac:	4b28      	ldr	r3, [pc, #160]	; (8002450 <TM_RTC_RequestHandler+0xb8>)
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d10c      	bne.n	80023ce <TM_RTC_RequestHandler+0x36>
	{
		i=i+1;
 80023b4:	4b27      	ldr	r3, [pc, #156]	; (8002454 <TM_RTC_RequestHandler+0xbc>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	3301      	adds	r3, #1
 80023ba:	4a26      	ldr	r2, [pc, #152]	; (8002454 <TM_RTC_RequestHandler+0xbc>)
 80023bc:	6013      	str	r3, [r2, #0]
		sprintf(Alarma,"Alarma andando %d",i);
 80023be:	4b25      	ldr	r3, [pc, #148]	; (8002454 <TM_RTC_RequestHandler+0xbc>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	461a      	mov	r2, r3
 80023c4:	4924      	ldr	r1, [pc, #144]	; (8002458 <TM_RTC_RequestHandler+0xc0>)
 80023c6:	4825      	ldr	r0, [pc, #148]	; (800245c <TM_RTC_RequestHandler+0xc4>)
 80023c8:	f000 ffc8 	bl	800335c <sprintf>
 80023cc:	e03e      	b.n	800244c <TM_RTC_RequestHandler+0xb4>
	}
	else if(DataTime.minutes==15 && DataTime.seconds==0)
 80023ce:	4b20      	ldr	r3, [pc, #128]	; (8002450 <TM_RTC_RequestHandler+0xb8>)
 80023d0:	791b      	ldrb	r3, [r3, #4]
 80023d2:	2b0f      	cmp	r3, #15
 80023d4:	d110      	bne.n	80023f8 <TM_RTC_RequestHandler+0x60>
 80023d6:	4b1e      	ldr	r3, [pc, #120]	; (8002450 <TM_RTC_RequestHandler+0xb8>)
 80023d8:	781b      	ldrb	r3, [r3, #0]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d10c      	bne.n	80023f8 <TM_RTC_RequestHandler+0x60>
	{
		i=i+1;
 80023de:	4b1d      	ldr	r3, [pc, #116]	; (8002454 <TM_RTC_RequestHandler+0xbc>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	3301      	adds	r3, #1
 80023e4:	4a1b      	ldr	r2, [pc, #108]	; (8002454 <TM_RTC_RequestHandler+0xbc>)
 80023e6:	6013      	str	r3, [r2, #0]
		sprintf(Alarma,"Alarma andando %d",i);
 80023e8:	4b1a      	ldr	r3, [pc, #104]	; (8002454 <TM_RTC_RequestHandler+0xbc>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	461a      	mov	r2, r3
 80023ee:	491a      	ldr	r1, [pc, #104]	; (8002458 <TM_RTC_RequestHandler+0xc0>)
 80023f0:	481a      	ldr	r0, [pc, #104]	; (800245c <TM_RTC_RequestHandler+0xc4>)
 80023f2:	f000 ffb3 	bl	800335c <sprintf>
 80023f6:	e029      	b.n	800244c <TM_RTC_RequestHandler+0xb4>
	}
	else if(DataTime.minutes==30 && DataTime.seconds==0)
 80023f8:	4b15      	ldr	r3, [pc, #84]	; (8002450 <TM_RTC_RequestHandler+0xb8>)
 80023fa:	791b      	ldrb	r3, [r3, #4]
 80023fc:	2b1e      	cmp	r3, #30
 80023fe:	d110      	bne.n	8002422 <TM_RTC_RequestHandler+0x8a>
 8002400:	4b13      	ldr	r3, [pc, #76]	; (8002450 <TM_RTC_RequestHandler+0xb8>)
 8002402:	781b      	ldrb	r3, [r3, #0]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d10c      	bne.n	8002422 <TM_RTC_RequestHandler+0x8a>
	{
		i=i+1;
 8002408:	4b12      	ldr	r3, [pc, #72]	; (8002454 <TM_RTC_RequestHandler+0xbc>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	3301      	adds	r3, #1
 800240e:	4a11      	ldr	r2, [pc, #68]	; (8002454 <TM_RTC_RequestHandler+0xbc>)
 8002410:	6013      	str	r3, [r2, #0]
		sprintf(Alarma,"Alarma andando %d",i);
 8002412:	4b10      	ldr	r3, [pc, #64]	; (8002454 <TM_RTC_RequestHandler+0xbc>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	461a      	mov	r2, r3
 8002418:	490f      	ldr	r1, [pc, #60]	; (8002458 <TM_RTC_RequestHandler+0xc0>)
 800241a:	4810      	ldr	r0, [pc, #64]	; (800245c <TM_RTC_RequestHandler+0xc4>)
 800241c:	f000 ff9e 	bl	800335c <sprintf>
 8002420:	e014      	b.n	800244c <TM_RTC_RequestHandler+0xb4>
	}
	else if(DataTime.minutes==45 && DataTime.seconds==0)
 8002422:	4b0b      	ldr	r3, [pc, #44]	; (8002450 <TM_RTC_RequestHandler+0xb8>)
 8002424:	791b      	ldrb	r3, [r3, #4]
 8002426:	2b2d      	cmp	r3, #45	; 0x2d
 8002428:	d110      	bne.n	800244c <TM_RTC_RequestHandler+0xb4>
 800242a:	4b09      	ldr	r3, [pc, #36]	; (8002450 <TM_RTC_RequestHandler+0xb8>)
 800242c:	781b      	ldrb	r3, [r3, #0]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d10c      	bne.n	800244c <TM_RTC_RequestHandler+0xb4>
	{
		i=i+1;
 8002432:	4b08      	ldr	r3, [pc, #32]	; (8002454 <TM_RTC_RequestHandler+0xbc>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	3301      	adds	r3, #1
 8002438:	4a06      	ldr	r2, [pc, #24]	; (8002454 <TM_RTC_RequestHandler+0xbc>)
 800243a:	6013      	str	r3, [r2, #0]
		sprintf(Alarma,"Alarma andando %d",i);
 800243c:	4b05      	ldr	r3, [pc, #20]	; (8002454 <TM_RTC_RequestHandler+0xbc>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	461a      	mov	r2, r3
 8002442:	4905      	ldr	r1, [pc, #20]	; (8002458 <TM_RTC_RequestHandler+0xc0>)
 8002444:	4805      	ldr	r0, [pc, #20]	; (800245c <TM_RTC_RequestHandler+0xc4>)
 8002446:	f000 ff89 	bl	800335c <sprintf>
	}
}
 800244a:	e7ff      	b.n	800244c <TM_RTC_RequestHandler+0xb4>
 800244c:	bf00      	nop
 800244e:	bd80      	pop	{r7, pc}
 8002450:	20000788 	.word	0x20000788
 8002454:	20000734 	.word	0x20000734
 8002458:	080061f0 	.word	0x080061f0
 800245c:	20000774 	.word	0x20000774

08002460 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002460:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002498 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002464:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002466:	e003      	b.n	8002470 <LoopCopyDataInit>

08002468 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002468:	4b0c      	ldr	r3, [pc, #48]	; (800249c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800246a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800246c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800246e:	3104      	adds	r1, #4

08002470 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002470:	480b      	ldr	r0, [pc, #44]	; (80024a0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002472:	4b0c      	ldr	r3, [pc, #48]	; (80024a4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002474:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002476:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002478:	d3f6      	bcc.n	8002468 <CopyDataInit>
  ldr  r2, =_sbss
 800247a:	4a0b      	ldr	r2, [pc, #44]	; (80024a8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800247c:	e002      	b.n	8002484 <LoopFillZerobss>

0800247e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800247e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002480:	f842 3b04 	str.w	r3, [r2], #4

08002484 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002484:	4b09      	ldr	r3, [pc, #36]	; (80024ac <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002486:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002488:	d3f9      	bcc.n	800247e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800248a:	f000 fa8f 	bl	80029ac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800248e:	f000 ff41 	bl	8003314 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002492:	f7ff fc61 	bl	8001d58 <main>
  bx  lr    
 8002496:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002498:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800249c:	08006480 	.word	0x08006480
  ldr  r0, =_sdata
 80024a0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80024a4:	20000704 	.word	0x20000704
  ldr  r2, =_sbss
 80024a8:	20000704 	.word	0x20000704
  ldr  r3, = _ebss
 80024ac:	200007f8 	.word	0x200007f8

080024b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024b0:	e7fe      	b.n	80024b0 <ADC_IRQHandler>
	...

080024b4 <UB_LCD_4x20_Init>:

//--------------------------------------------------------------
// Init vom Text-LCDisplay
//--------------------------------------------------------------
void UB_LCD_4x20_Init(void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	af00      	add	r7, sp, #0
  // init aller IO-Pins
  P_LCD_4x20_InitIO();
 80024b8:	f000 f844 	bl	8002544 <P_LCD_4x20_InitIO>
  // kleine Pause
  P_LCD_4x20_Delay(TLCD_INIT_PAUSE);
 80024bc:	480b      	ldr	r0, [pc, #44]	; (80024ec <UB_LCD_4x20_Init+0x38>)
 80024be:	f000 fa36 	bl	800292e <P_LCD_4x20_Delay>
  // Init Sequenz starten
  P_LCD_4x20_InitSequenz();
 80024c2:	f000 f8e5 	bl	8002690 <P_LCD_4x20_InitSequenz>
  // LCD-Settings einstellen
  P_LCD_4x20_Cmd(TLCD_CMD_INIT_DISPLAY);
 80024c6:	2028      	movs	r0, #40	; 0x28
 80024c8:	f000 f916 	bl	80026f8 <P_LCD_4x20_Cmd>
  P_LCD_4x20_Cmd(TLCD_CMD_ENTRY_MODE);
 80024cc:	2006      	movs	r0, #6
 80024ce:	f000 f913 	bl	80026f8 <P_LCD_4x20_Cmd>
  // Display einschalten
  P_LCD_4x20_Cmd(TLCD_CMD_DISP_M1);
 80024d2:	200c      	movs	r0, #12
 80024d4:	f000 f910 	bl	80026f8 <P_LCD_4x20_Cmd>
  // Display lschen
  P_LCD_4x20_Cmd(TLCD_CMD_CLEAR);
 80024d8:	2001      	movs	r0, #1
 80024da:	f000 f90d 	bl	80026f8 <P_LCD_4x20_Cmd>
  // kleine Pause
  P_LCD_4x20_Delay(TLCD_PAUSE);
 80024de:	f24c 3050 	movw	r0, #50000	; 0xc350
 80024e2:	f000 fa24 	bl	800292e <P_LCD_4x20_Delay>
}
 80024e6:	bf00      	nop
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	000186a0 	.word	0x000186a0

080024f0 <UB_LCD_4x20_Clear>:

//--------------------------------------------------------------
// Lscht das Text-LCDisplay
//--------------------------------------------------------------
void UB_LCD_4x20_Clear(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	af00      	add	r7, sp, #0
  // Display lschen
  P_LCD_4x20_Cmd(TLCD_CMD_CLEAR);
 80024f4:	2001      	movs	r0, #1
 80024f6:	f000 f8ff 	bl	80026f8 <P_LCD_4x20_Cmd>
  // kleine Pause
  P_LCD_4x20_Delay(TLCD_PAUSE);
 80024fa:	f24c 3050 	movw	r0, #50000	; 0xc350
 80024fe:	f000 fa16 	bl	800292e <P_LCD_4x20_Delay>
}
 8002502:	bf00      	nop
 8002504:	bd80      	pop	{r7, pc}

08002506 <UB_LCD_4x20_String>:
// Ausgabe von einem String auf dem Display an x,y Position
// x : 0 bis 15
// y : 0 bis 1
//--------------------------------------------------------------
void UB_LCD_4x20_String(uint8_t x, uint8_t y, char *ptr)
{
 8002506:	b580      	push	{r7, lr}
 8002508:	b082      	sub	sp, #8
 800250a:	af00      	add	r7, sp, #0
 800250c:	4603      	mov	r3, r0
 800250e:	603a      	str	r2, [r7, #0]
 8002510:	71fb      	strb	r3, [r7, #7]
 8002512:	460b      	mov	r3, r1
 8002514:	71bb      	strb	r3, [r7, #6]
  // Cursor setzen
  P_LCD_4x20_Cursor(x,y);
 8002516:	79ba      	ldrb	r2, [r7, #6]
 8002518:	79fb      	ldrb	r3, [r7, #7]
 800251a:	4611      	mov	r1, r2
 800251c:	4618      	mov	r0, r3
 800251e:	f000 f9c9 	bl	80028b4 <P_LCD_4x20_Cursor>
  // kompletten String ausgeben
  while (*ptr != 0) {
 8002522:	e007      	b.n	8002534 <UB_LCD_4x20_String+0x2e>
    P_LCD_4x20_Data(*ptr);
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	781b      	ldrb	r3, [r3, #0]
 8002528:	4618      	mov	r0, r3
 800252a:	f000 f954 	bl	80027d6 <P_LCD_4x20_Data>
    ptr++;
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	3301      	adds	r3, #1
 8002532:	603b      	str	r3, [r7, #0]
  while (*ptr != 0) {
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d1f3      	bne.n	8002524 <UB_LCD_4x20_String+0x1e>
  }
}
 800253c:	bf00      	nop
 800253e:	3708      	adds	r7, #8
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}

08002544 <P_LCD_4x20_InitIO>:
//--------------------------------------------------------------
// interne Funktion
// init aller IO-Pins
//--------------------------------------------------------------
void P_LCD_4x20_InitIO(void)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b084      	sub	sp, #16
 8002548:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStructure;
  TLCD_NAME_t lcd_pin;
  
  for(lcd_pin=0;lcd_pin<TLCD_ANZ;lcd_pin++) {
 800254a:	2300      	movs	r3, #0
 800254c:	73fb      	strb	r3, [r7, #15]
 800254e:	e043      	b.n	80025d8 <P_LCD_4x20_InitIO+0x94>
    // Clock Enable
    RCC_AHB1PeriphClockCmd(LCD_4X20[lcd_pin].TLCD_CLK, ENABLE);
 8002550:	7bfa      	ldrb	r2, [r7, #15]
 8002552:	4925      	ldr	r1, [pc, #148]	; (80025e8 <P_LCD_4x20_InitIO+0xa4>)
 8002554:	4613      	mov	r3, r2
 8002556:	009b      	lsls	r3, r3, #2
 8002558:	4413      	add	r3, r2
 800255a:	009b      	lsls	r3, r3, #2
 800255c:	440b      	add	r3, r1
 800255e:	330c      	adds	r3, #12
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	2101      	movs	r1, #1
 8002564:	4618      	mov	r0, r3
 8002566:	f7fe ff05 	bl	8001374 <RCC_AHB1PeriphClockCmd>

    // Config als Digital-Ausgang
    GPIO_InitStructure.GPIO_Pin = LCD_4X20[lcd_pin].TLCD_PIN;
 800256a:	7bfa      	ldrb	r2, [r7, #15]
 800256c:	491e      	ldr	r1, [pc, #120]	; (80025e8 <P_LCD_4x20_InitIO+0xa4>)
 800256e:	4613      	mov	r3, r2
 8002570:	009b      	lsls	r3, r3, #2
 8002572:	4413      	add	r3, r2
 8002574:	009b      	lsls	r3, r3, #2
 8002576:	440b      	add	r3, r1
 8002578:	3308      	adds	r3, #8
 800257a:	881b      	ldrh	r3, [r3, #0]
 800257c:	607b      	str	r3, [r7, #4]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 800257e:	2301      	movs	r3, #1
 8002580:	723b      	strb	r3, [r7, #8]
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8002582:	2300      	movs	r3, #0
 8002584:	72bb      	strb	r3, [r7, #10]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8002586:	2301      	movs	r3, #1
 8002588:	72fb      	strb	r3, [r7, #11]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800258a:	2302      	movs	r3, #2
 800258c:	727b      	strb	r3, [r7, #9]
    GPIO_Init(LCD_4X20[lcd_pin].TLCD_PORT, &GPIO_InitStructure);
 800258e:	7bfa      	ldrb	r2, [r7, #15]
 8002590:	4915      	ldr	r1, [pc, #84]	; (80025e8 <P_LCD_4x20_InitIO+0xa4>)
 8002592:	4613      	mov	r3, r2
 8002594:	009b      	lsls	r3, r3, #2
 8002596:	4413      	add	r3, r2
 8002598:	009b      	lsls	r3, r3, #2
 800259a:	440b      	add	r3, r1
 800259c:	3304      	adds	r3, #4
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	1d3a      	adds	r2, r7, #4
 80025a2:	4611      	mov	r1, r2
 80025a4:	4618      	mov	r0, r3
 80025a6:	f7fe fd9f 	bl	80010e8 <GPIO_Init>

    // Default Wert einstellen
    if(LCD_4X20[lcd_pin].TLCD_INIT==Bit_RESET) {
 80025aa:	7bfa      	ldrb	r2, [r7, #15]
 80025ac:	490e      	ldr	r1, [pc, #56]	; (80025e8 <P_LCD_4x20_InitIO+0xa4>)
 80025ae:	4613      	mov	r3, r2
 80025b0:	009b      	lsls	r3, r3, #2
 80025b2:	4413      	add	r3, r2
 80025b4:	009b      	lsls	r3, r3, #2
 80025b6:	440b      	add	r3, r1
 80025b8:	3310      	adds	r3, #16
 80025ba:	781b      	ldrb	r3, [r3, #0]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d104      	bne.n	80025ca <P_LCD_4x20_InitIO+0x86>
      P_LCD_4x20_PinLo(lcd_pin);
 80025c0:	7bfb      	ldrb	r3, [r7, #15]
 80025c2:	4618      	mov	r0, r3
 80025c4:	f000 f812 	bl	80025ec <P_LCD_4x20_PinLo>
 80025c8:	e003      	b.n	80025d2 <P_LCD_4x20_InitIO+0x8e>
    }
    else {
      P_LCD_4x20_PinHi(lcd_pin);
 80025ca:	7bfb      	ldrb	r3, [r7, #15]
 80025cc:	4618      	mov	r0, r3
 80025ce:	f000 f82d 	bl	800262c <P_LCD_4x20_PinHi>
  for(lcd_pin=0;lcd_pin<TLCD_ANZ;lcd_pin++) {
 80025d2:	7bfb      	ldrb	r3, [r7, #15]
 80025d4:	3301      	adds	r3, #1
 80025d6:	73fb      	strb	r3, [r7, #15]
 80025d8:	7bfb      	ldrb	r3, [r7, #15]
 80025da:	2b05      	cmp	r3, #5
 80025dc:	d9b8      	bls.n	8002550 <P_LCD_4x20_InitIO+0xc>
    }
  }  
}
 80025de:	bf00      	nop
 80025e0:	3710      	adds	r7, #16
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	20000004 	.word	0x20000004

080025ec <P_LCD_4x20_PinLo>:
//--------------------------------------------------------------
// interne Funktion
// Pin auf Lo setzen
//--------------------------------------------------------------
void P_LCD_4x20_PinLo(TLCD_NAME_t lcd_pin)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	4603      	mov	r3, r0
 80025f4:	71fb      	strb	r3, [r7, #7]
  LCD_4X20[lcd_pin].TLCD_PORT->BSRRH = LCD_4X20[lcd_pin].TLCD_PIN;
 80025f6:	79fa      	ldrb	r2, [r7, #7]
 80025f8:	490b      	ldr	r1, [pc, #44]	; (8002628 <P_LCD_4x20_PinLo+0x3c>)
 80025fa:	4613      	mov	r3, r2
 80025fc:	009b      	lsls	r3, r3, #2
 80025fe:	4413      	add	r3, r2
 8002600:	009b      	lsls	r3, r3, #2
 8002602:	440b      	add	r3, r1
 8002604:	3304      	adds	r3, #4
 8002606:	6819      	ldr	r1, [r3, #0]
 8002608:	79fa      	ldrb	r2, [r7, #7]
 800260a:	4807      	ldr	r0, [pc, #28]	; (8002628 <P_LCD_4x20_PinLo+0x3c>)
 800260c:	4613      	mov	r3, r2
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	4413      	add	r3, r2
 8002612:	009b      	lsls	r3, r3, #2
 8002614:	4403      	add	r3, r0
 8002616:	3308      	adds	r3, #8
 8002618:	881b      	ldrh	r3, [r3, #0]
 800261a:	834b      	strh	r3, [r1, #26]
}
 800261c:	bf00      	nop
 800261e:	370c      	adds	r7, #12
 8002620:	46bd      	mov	sp, r7
 8002622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002626:	4770      	bx	lr
 8002628:	20000004 	.word	0x20000004

0800262c <P_LCD_4x20_PinHi>:
//--------------------------------------------------------------
// interne Funktion
// Pin auf Hi setzen
//--------------------------------------------------------------
void P_LCD_4x20_PinHi(TLCD_NAME_t lcd_pin)
{
 800262c:	b480      	push	{r7}
 800262e:	b083      	sub	sp, #12
 8002630:	af00      	add	r7, sp, #0
 8002632:	4603      	mov	r3, r0
 8002634:	71fb      	strb	r3, [r7, #7]
  LCD_4X20[lcd_pin].TLCD_PORT->BSRRL = LCD_4X20[lcd_pin].TLCD_PIN;
 8002636:	79fa      	ldrb	r2, [r7, #7]
 8002638:	490b      	ldr	r1, [pc, #44]	; (8002668 <P_LCD_4x20_PinHi+0x3c>)
 800263a:	4613      	mov	r3, r2
 800263c:	009b      	lsls	r3, r3, #2
 800263e:	4413      	add	r3, r2
 8002640:	009b      	lsls	r3, r3, #2
 8002642:	440b      	add	r3, r1
 8002644:	3304      	adds	r3, #4
 8002646:	6819      	ldr	r1, [r3, #0]
 8002648:	79fa      	ldrb	r2, [r7, #7]
 800264a:	4807      	ldr	r0, [pc, #28]	; (8002668 <P_LCD_4x20_PinHi+0x3c>)
 800264c:	4613      	mov	r3, r2
 800264e:	009b      	lsls	r3, r3, #2
 8002650:	4413      	add	r3, r2
 8002652:	009b      	lsls	r3, r3, #2
 8002654:	4403      	add	r3, r0
 8002656:	3308      	adds	r3, #8
 8002658:	881b      	ldrh	r3, [r3, #0]
 800265a:	830b      	strh	r3, [r1, #24]
}
 800265c:	bf00      	nop
 800265e:	370c      	adds	r7, #12
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr
 8002668:	20000004 	.word	0x20000004

0800266c <P_LCD_4x20_Clk>:
//--------------------------------------------------------------
// interne Funktion
// einen Clock Impuls ausgeben
//--------------------------------------------------------------
void P_LCD_4x20_Clk(void)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	af00      	add	r7, sp, #0
  // Pin-E auf Hi
  P_LCD_4x20_PinHi(TLCD_E);
 8002670:	2001      	movs	r0, #1
 8002672:	f7ff ffdb 	bl	800262c <P_LCD_4x20_PinHi>
  // kleine Pause
  P_LCD_4x20_Delay(TLCD_CLK_PAUSE);
 8002676:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800267a:	f000 f958 	bl	800292e <P_LCD_4x20_Delay>
  // Pin-E auf Lo
  P_LCD_4x20_PinLo(TLCD_E);
 800267e:	2001      	movs	r0, #1
 8002680:	f7ff ffb4 	bl	80025ec <P_LCD_4x20_PinLo>
  // kleine Pause
  P_LCD_4x20_Delay(TLCD_CLK_PAUSE);
 8002684:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002688:	f000 f951 	bl	800292e <P_LCD_4x20_Delay>
}
 800268c:	bf00      	nop
 800268e:	bd80      	pop	{r7, pc}

08002690 <P_LCD_4x20_InitSequenz>:
//--------------------------------------------------------------
// interne Funktion
// init Sequenz fr das Display
//--------------------------------------------------------------
void P_LCD_4x20_InitSequenz(void)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	af00      	add	r7, sp, #0
  // Init Sequenz
  P_LCD_4x20_PinHi(TLCD_D4);
 8002694:	2002      	movs	r0, #2
 8002696:	f7ff ffc9 	bl	800262c <P_LCD_4x20_PinHi>
  P_LCD_4x20_PinHi(TLCD_D5);
 800269a:	2003      	movs	r0, #3
 800269c:	f7ff ffc6 	bl	800262c <P_LCD_4x20_PinHi>
  P_LCD_4x20_PinLo(TLCD_D6);
 80026a0:	2004      	movs	r0, #4
 80026a2:	f7ff ffa3 	bl	80025ec <P_LCD_4x20_PinLo>
  P_LCD_4x20_PinLo(TLCD_D7);
 80026a6:	2005      	movs	r0, #5
 80026a8:	f7ff ffa0 	bl	80025ec <P_LCD_4x20_PinLo>
  // Erster Init Impuls
  P_LCD_4x20_Clk();
 80026ac:	f7ff ffde 	bl	800266c <P_LCD_4x20_Clk>
  P_LCD_4x20_Delay(TLCD_PAUSE);
 80026b0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80026b4:	f000 f93b 	bl	800292e <P_LCD_4x20_Delay>
  // Zweiter Init Impuls
  P_LCD_4x20_Clk();
 80026b8:	f7ff ffd8 	bl	800266c <P_LCD_4x20_Clk>
  P_LCD_4x20_Delay(TLCD_PAUSE);
 80026bc:	f24c 3050 	movw	r0, #50000	; 0xc350
 80026c0:	f000 f935 	bl	800292e <P_LCD_4x20_Delay>
  // Dritter Init Impuls
  P_LCD_4x20_Clk();
 80026c4:	f7ff ffd2 	bl	800266c <P_LCD_4x20_Clk>
  P_LCD_4x20_Delay(TLCD_PAUSE);
 80026c8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80026cc:	f000 f92f 	bl	800292e <P_LCD_4x20_Delay>
  // LCD-Modus einstellen (4Bit-Mode)
  P_LCD_4x20_PinLo(TLCD_D4);
 80026d0:	2002      	movs	r0, #2
 80026d2:	f7ff ff8b 	bl	80025ec <P_LCD_4x20_PinLo>
  P_LCD_4x20_PinHi(TLCD_D5);
 80026d6:	2003      	movs	r0, #3
 80026d8:	f7ff ffa8 	bl	800262c <P_LCD_4x20_PinHi>
  P_LCD_4x20_PinLo(TLCD_D6);
 80026dc:	2004      	movs	r0, #4
 80026de:	f7ff ff85 	bl	80025ec <P_LCD_4x20_PinLo>
  P_LCD_4x20_PinLo(TLCD_D7);
 80026e2:	2005      	movs	r0, #5
 80026e4:	f7ff ff82 	bl	80025ec <P_LCD_4x20_PinLo>
  P_LCD_4x20_Clk();
 80026e8:	f7ff ffc0 	bl	800266c <P_LCD_4x20_Clk>
  P_LCD_4x20_Delay(TLCD_PAUSE);
 80026ec:	f24c 3050 	movw	r0, #50000	; 0xc350
 80026f0:	f000 f91d 	bl	800292e <P_LCD_4x20_Delay>
}
 80026f4:	bf00      	nop
 80026f6:	bd80      	pop	{r7, pc}

080026f8 <P_LCD_4x20_Cmd>:
//--------------------------------------------------------------
// interne Funktion
// Kommando an das Display senden
//--------------------------------------------------------------
void P_LCD_4x20_Cmd(uint8_t wert)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b082      	sub	sp, #8
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	4603      	mov	r3, r0
 8002700:	71fb      	strb	r3, [r7, #7]
  // RS=Lo (Command)
  P_LCD_4x20_PinLo(TLCD_RS);
 8002702:	2000      	movs	r0, #0
 8002704:	f7ff ff72 	bl	80025ec <P_LCD_4x20_PinLo>
  // Hi-Nibble ausgeben         
  if((wert&0x80)!=0) P_LCD_4x20_PinHi(TLCD_D7); else P_LCD_4x20_PinLo(TLCD_D7);
 8002708:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800270c:	2b00      	cmp	r3, #0
 800270e:	da03      	bge.n	8002718 <P_LCD_4x20_Cmd+0x20>
 8002710:	2005      	movs	r0, #5
 8002712:	f7ff ff8b 	bl	800262c <P_LCD_4x20_PinHi>
 8002716:	e002      	b.n	800271e <P_LCD_4x20_Cmd+0x26>
 8002718:	2005      	movs	r0, #5
 800271a:	f7ff ff67 	bl	80025ec <P_LCD_4x20_PinLo>
  if((wert&0x40)!=0) P_LCD_4x20_PinHi(TLCD_D6); else P_LCD_4x20_PinLo(TLCD_D6);
 800271e:	79fb      	ldrb	r3, [r7, #7]
 8002720:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002724:	2b00      	cmp	r3, #0
 8002726:	d003      	beq.n	8002730 <P_LCD_4x20_Cmd+0x38>
 8002728:	2004      	movs	r0, #4
 800272a:	f7ff ff7f 	bl	800262c <P_LCD_4x20_PinHi>
 800272e:	e002      	b.n	8002736 <P_LCD_4x20_Cmd+0x3e>
 8002730:	2004      	movs	r0, #4
 8002732:	f7ff ff5b 	bl	80025ec <P_LCD_4x20_PinLo>
  if((wert&0x20)!=0) P_LCD_4x20_PinHi(TLCD_D5); else P_LCD_4x20_PinLo(TLCD_D5);
 8002736:	79fb      	ldrb	r3, [r7, #7]
 8002738:	f003 0320 	and.w	r3, r3, #32
 800273c:	2b00      	cmp	r3, #0
 800273e:	d003      	beq.n	8002748 <P_LCD_4x20_Cmd+0x50>
 8002740:	2003      	movs	r0, #3
 8002742:	f7ff ff73 	bl	800262c <P_LCD_4x20_PinHi>
 8002746:	e002      	b.n	800274e <P_LCD_4x20_Cmd+0x56>
 8002748:	2003      	movs	r0, #3
 800274a:	f7ff ff4f 	bl	80025ec <P_LCD_4x20_PinLo>
  if((wert&0x10)!=0) P_LCD_4x20_PinHi(TLCD_D4); else P_LCD_4x20_PinLo(TLCD_D4);
 800274e:	79fb      	ldrb	r3, [r7, #7]
 8002750:	f003 0310 	and.w	r3, r3, #16
 8002754:	2b00      	cmp	r3, #0
 8002756:	d003      	beq.n	8002760 <P_LCD_4x20_Cmd+0x68>
 8002758:	2002      	movs	r0, #2
 800275a:	f7ff ff67 	bl	800262c <P_LCD_4x20_PinHi>
 800275e:	e002      	b.n	8002766 <P_LCD_4x20_Cmd+0x6e>
 8002760:	2002      	movs	r0, #2
 8002762:	f7ff ff43 	bl	80025ec <P_LCD_4x20_PinLo>
  P_LCD_4x20_Clk();
 8002766:	f7ff ff81 	bl	800266c <P_LCD_4x20_Clk>
  // Lo-Nibble ausgeben         
  if((wert&0x08)!=0) P_LCD_4x20_PinHi(TLCD_D7); else P_LCD_4x20_PinLo(TLCD_D7);
 800276a:	79fb      	ldrb	r3, [r7, #7]
 800276c:	f003 0308 	and.w	r3, r3, #8
 8002770:	2b00      	cmp	r3, #0
 8002772:	d003      	beq.n	800277c <P_LCD_4x20_Cmd+0x84>
 8002774:	2005      	movs	r0, #5
 8002776:	f7ff ff59 	bl	800262c <P_LCD_4x20_PinHi>
 800277a:	e002      	b.n	8002782 <P_LCD_4x20_Cmd+0x8a>
 800277c:	2005      	movs	r0, #5
 800277e:	f7ff ff35 	bl	80025ec <P_LCD_4x20_PinLo>
  if((wert&0x04)!=0) P_LCD_4x20_PinHi(TLCD_D6); else P_LCD_4x20_PinLo(TLCD_D6);
 8002782:	79fb      	ldrb	r3, [r7, #7]
 8002784:	f003 0304 	and.w	r3, r3, #4
 8002788:	2b00      	cmp	r3, #0
 800278a:	d003      	beq.n	8002794 <P_LCD_4x20_Cmd+0x9c>
 800278c:	2004      	movs	r0, #4
 800278e:	f7ff ff4d 	bl	800262c <P_LCD_4x20_PinHi>
 8002792:	e002      	b.n	800279a <P_LCD_4x20_Cmd+0xa2>
 8002794:	2004      	movs	r0, #4
 8002796:	f7ff ff29 	bl	80025ec <P_LCD_4x20_PinLo>
  if((wert&0x02)!=0) P_LCD_4x20_PinHi(TLCD_D5); else P_LCD_4x20_PinLo(TLCD_D5);
 800279a:	79fb      	ldrb	r3, [r7, #7]
 800279c:	f003 0302 	and.w	r3, r3, #2
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d003      	beq.n	80027ac <P_LCD_4x20_Cmd+0xb4>
 80027a4:	2003      	movs	r0, #3
 80027a6:	f7ff ff41 	bl	800262c <P_LCD_4x20_PinHi>
 80027aa:	e002      	b.n	80027b2 <P_LCD_4x20_Cmd+0xba>
 80027ac:	2003      	movs	r0, #3
 80027ae:	f7ff ff1d 	bl	80025ec <P_LCD_4x20_PinLo>
  if((wert&0x01)!=0) P_LCD_4x20_PinHi(TLCD_D4); else P_LCD_4x20_PinLo(TLCD_D4);
 80027b2:	79fb      	ldrb	r3, [r7, #7]
 80027b4:	f003 0301 	and.w	r3, r3, #1
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d003      	beq.n	80027c4 <P_LCD_4x20_Cmd+0xcc>
 80027bc:	2002      	movs	r0, #2
 80027be:	f7ff ff35 	bl	800262c <P_LCD_4x20_PinHi>
 80027c2:	e002      	b.n	80027ca <P_LCD_4x20_Cmd+0xd2>
 80027c4:	2002      	movs	r0, #2
 80027c6:	f7ff ff11 	bl	80025ec <P_LCD_4x20_PinLo>
  P_LCD_4x20_Clk();
 80027ca:	f7ff ff4f 	bl	800266c <P_LCD_4x20_Clk>
}
 80027ce:	bf00      	nop
 80027d0:	3708      	adds	r7, #8
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}

080027d6 <P_LCD_4x20_Data>:
//--------------------------------------------------------------
// interne Funktion
// Daten an das Display senden
//--------------------------------------------------------------
void P_LCD_4x20_Data(uint8_t wert)
{
 80027d6:	b580      	push	{r7, lr}
 80027d8:	b082      	sub	sp, #8
 80027da:	af00      	add	r7, sp, #0
 80027dc:	4603      	mov	r3, r0
 80027de:	71fb      	strb	r3, [r7, #7]
  // RS=Hi (Data)
  P_LCD_4x20_PinHi(TLCD_RS);
 80027e0:	2000      	movs	r0, #0
 80027e2:	f7ff ff23 	bl	800262c <P_LCD_4x20_PinHi>
  // Hi-Nibble ausgeben          
  if((wert&0x80)!=0) P_LCD_4x20_PinHi(TLCD_D7); else P_LCD_4x20_PinLo(TLCD_D7);
 80027e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	da03      	bge.n	80027f6 <P_LCD_4x20_Data+0x20>
 80027ee:	2005      	movs	r0, #5
 80027f0:	f7ff ff1c 	bl	800262c <P_LCD_4x20_PinHi>
 80027f4:	e002      	b.n	80027fc <P_LCD_4x20_Data+0x26>
 80027f6:	2005      	movs	r0, #5
 80027f8:	f7ff fef8 	bl	80025ec <P_LCD_4x20_PinLo>
  if((wert&0x40)!=0) P_LCD_4x20_PinHi(TLCD_D6); else P_LCD_4x20_PinLo(TLCD_D6);
 80027fc:	79fb      	ldrb	r3, [r7, #7]
 80027fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002802:	2b00      	cmp	r3, #0
 8002804:	d003      	beq.n	800280e <P_LCD_4x20_Data+0x38>
 8002806:	2004      	movs	r0, #4
 8002808:	f7ff ff10 	bl	800262c <P_LCD_4x20_PinHi>
 800280c:	e002      	b.n	8002814 <P_LCD_4x20_Data+0x3e>
 800280e:	2004      	movs	r0, #4
 8002810:	f7ff feec 	bl	80025ec <P_LCD_4x20_PinLo>
  if((wert&0x20)!=0) P_LCD_4x20_PinHi(TLCD_D5); else P_LCD_4x20_PinLo(TLCD_D5);
 8002814:	79fb      	ldrb	r3, [r7, #7]
 8002816:	f003 0320 	and.w	r3, r3, #32
 800281a:	2b00      	cmp	r3, #0
 800281c:	d003      	beq.n	8002826 <P_LCD_4x20_Data+0x50>
 800281e:	2003      	movs	r0, #3
 8002820:	f7ff ff04 	bl	800262c <P_LCD_4x20_PinHi>
 8002824:	e002      	b.n	800282c <P_LCD_4x20_Data+0x56>
 8002826:	2003      	movs	r0, #3
 8002828:	f7ff fee0 	bl	80025ec <P_LCD_4x20_PinLo>
  if((wert&0x10)!=0) P_LCD_4x20_PinHi(TLCD_D4); else P_LCD_4x20_PinLo(TLCD_D4);
 800282c:	79fb      	ldrb	r3, [r7, #7]
 800282e:	f003 0310 	and.w	r3, r3, #16
 8002832:	2b00      	cmp	r3, #0
 8002834:	d003      	beq.n	800283e <P_LCD_4x20_Data+0x68>
 8002836:	2002      	movs	r0, #2
 8002838:	f7ff fef8 	bl	800262c <P_LCD_4x20_PinHi>
 800283c:	e002      	b.n	8002844 <P_LCD_4x20_Data+0x6e>
 800283e:	2002      	movs	r0, #2
 8002840:	f7ff fed4 	bl	80025ec <P_LCD_4x20_PinLo>
  P_LCD_4x20_Clk();
 8002844:	f7ff ff12 	bl	800266c <P_LCD_4x20_Clk>
  // Lo-Nibble ausgeben        
  if((wert&0x08)!=0) P_LCD_4x20_PinHi(TLCD_D7); else P_LCD_4x20_PinLo(TLCD_D7);
 8002848:	79fb      	ldrb	r3, [r7, #7]
 800284a:	f003 0308 	and.w	r3, r3, #8
 800284e:	2b00      	cmp	r3, #0
 8002850:	d003      	beq.n	800285a <P_LCD_4x20_Data+0x84>
 8002852:	2005      	movs	r0, #5
 8002854:	f7ff feea 	bl	800262c <P_LCD_4x20_PinHi>
 8002858:	e002      	b.n	8002860 <P_LCD_4x20_Data+0x8a>
 800285a:	2005      	movs	r0, #5
 800285c:	f7ff fec6 	bl	80025ec <P_LCD_4x20_PinLo>
  if((wert&0x04)!=0) P_LCD_4x20_PinHi(TLCD_D6); else P_LCD_4x20_PinLo(TLCD_D6);
 8002860:	79fb      	ldrb	r3, [r7, #7]
 8002862:	f003 0304 	and.w	r3, r3, #4
 8002866:	2b00      	cmp	r3, #0
 8002868:	d003      	beq.n	8002872 <P_LCD_4x20_Data+0x9c>
 800286a:	2004      	movs	r0, #4
 800286c:	f7ff fede 	bl	800262c <P_LCD_4x20_PinHi>
 8002870:	e002      	b.n	8002878 <P_LCD_4x20_Data+0xa2>
 8002872:	2004      	movs	r0, #4
 8002874:	f7ff feba 	bl	80025ec <P_LCD_4x20_PinLo>
  if((wert&0x02)!=0) P_LCD_4x20_PinHi(TLCD_D5); else P_LCD_4x20_PinLo(TLCD_D5);
 8002878:	79fb      	ldrb	r3, [r7, #7]
 800287a:	f003 0302 	and.w	r3, r3, #2
 800287e:	2b00      	cmp	r3, #0
 8002880:	d003      	beq.n	800288a <P_LCD_4x20_Data+0xb4>
 8002882:	2003      	movs	r0, #3
 8002884:	f7ff fed2 	bl	800262c <P_LCD_4x20_PinHi>
 8002888:	e002      	b.n	8002890 <P_LCD_4x20_Data+0xba>
 800288a:	2003      	movs	r0, #3
 800288c:	f7ff feae 	bl	80025ec <P_LCD_4x20_PinLo>
  if((wert&0x01)!=0) P_LCD_4x20_PinHi(TLCD_D4); else P_LCD_4x20_PinLo(TLCD_D4);
 8002890:	79fb      	ldrb	r3, [r7, #7]
 8002892:	f003 0301 	and.w	r3, r3, #1
 8002896:	2b00      	cmp	r3, #0
 8002898:	d003      	beq.n	80028a2 <P_LCD_4x20_Data+0xcc>
 800289a:	2002      	movs	r0, #2
 800289c:	f7ff fec6 	bl	800262c <P_LCD_4x20_PinHi>
 80028a0:	e002      	b.n	80028a8 <P_LCD_4x20_Data+0xd2>
 80028a2:	2002      	movs	r0, #2
 80028a4:	f7ff fea2 	bl	80025ec <P_LCD_4x20_PinLo>
  P_LCD_4x20_Clk();
 80028a8:	f7ff fee0 	bl	800266c <P_LCD_4x20_Clk>
}
 80028ac:	bf00      	nop
 80028ae:	3708      	adds	r7, #8
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}

080028b4 <P_LCD_4x20_Cursor>:
//--------------------------------------------------------------
// interne Funktion
// Cursor auf x,y stellen

void P_LCD_4x20_Cursor(uint8_t x, uint8_t y)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b082      	sub	sp, #8
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	4603      	mov	r3, r0
 80028bc:	460a      	mov	r2, r1
 80028be:	71fb      	strb	r3, [r7, #7]
 80028c0:	4613      	mov	r3, r2
 80028c2:	71bb      	strb	r3, [r7, #6]

if(x>=TLCD_MAXX) x=0;
 80028c4:	79fb      	ldrb	r3, [r7, #7]
 80028c6:	2b13      	cmp	r3, #19
 80028c8:	d901      	bls.n	80028ce <P_LCD_4x20_Cursor+0x1a>
 80028ca:	2300      	movs	r3, #0
 80028cc:	71fb      	strb	r3, [r7, #7]
if(y>=TLCD_MAXY) y=0;
 80028ce:	79bb      	ldrb	r3, [r7, #6]
 80028d0:	2b03      	cmp	r3, #3
 80028d2:	d901      	bls.n	80028d8 <P_LCD_4x20_Cursor+0x24>
 80028d4:	2300      	movs	r3, #0
 80028d6:	71bb      	strb	r3, [r7, #6]

if(y==0) P_LCD_4x20_Cmd( (1<<7) + x);
 80028d8:	79bb      	ldrb	r3, [r7, #6]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d106      	bne.n	80028ec <P_LCD_4x20_Cursor+0x38>
 80028de:	79fb      	ldrb	r3, [r7, #7]
 80028e0:	3b80      	subs	r3, #128	; 0x80
 80028e2:	b2db      	uxtb	r3, r3
 80028e4:	4618      	mov	r0, r3
 80028e6:	f7ff ff07 	bl	80026f8 <P_LCD_4x20_Cmd>
else if(y==1) P_LCD_4x20_Cmd( (1<<7) + 0x40 + x);
else if(y==2) P_LCD_4x20_Cmd( (1<<7) + 0x14 + x);
else if(y==3) P_LCD_4x20_Cmd( (1<<7) + 0x54 + x);
}
 80028ea:	e01c      	b.n	8002926 <P_LCD_4x20_Cursor+0x72>
else if(y==1) P_LCD_4x20_Cmd( (1<<7) + 0x40 + x);
 80028ec:	79bb      	ldrb	r3, [r7, #6]
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	d106      	bne.n	8002900 <P_LCD_4x20_Cursor+0x4c>
 80028f2:	79fb      	ldrb	r3, [r7, #7]
 80028f4:	3b40      	subs	r3, #64	; 0x40
 80028f6:	b2db      	uxtb	r3, r3
 80028f8:	4618      	mov	r0, r3
 80028fa:	f7ff fefd 	bl	80026f8 <P_LCD_4x20_Cmd>
}
 80028fe:	e012      	b.n	8002926 <P_LCD_4x20_Cursor+0x72>
else if(y==2) P_LCD_4x20_Cmd( (1<<7) + 0x14 + x);
 8002900:	79bb      	ldrb	r3, [r7, #6]
 8002902:	2b02      	cmp	r3, #2
 8002904:	d106      	bne.n	8002914 <P_LCD_4x20_Cursor+0x60>
 8002906:	79fb      	ldrb	r3, [r7, #7]
 8002908:	3b6c      	subs	r3, #108	; 0x6c
 800290a:	b2db      	uxtb	r3, r3
 800290c:	4618      	mov	r0, r3
 800290e:	f7ff fef3 	bl	80026f8 <P_LCD_4x20_Cmd>
}
 8002912:	e008      	b.n	8002926 <P_LCD_4x20_Cursor+0x72>
else if(y==3) P_LCD_4x20_Cmd( (1<<7) + 0x54 + x);
 8002914:	79bb      	ldrb	r3, [r7, #6]
 8002916:	2b03      	cmp	r3, #3
 8002918:	d105      	bne.n	8002926 <P_LCD_4x20_Cursor+0x72>
 800291a:	79fb      	ldrb	r3, [r7, #7]
 800291c:	3b2c      	subs	r3, #44	; 0x2c
 800291e:	b2db      	uxtb	r3, r3
 8002920:	4618      	mov	r0, r3
 8002922:	f7ff fee9 	bl	80026f8 <P_LCD_4x20_Cmd>
}
 8002926:	bf00      	nop
 8002928:	3708      	adds	r7, #8
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}

0800292e <P_LCD_4x20_Delay>:
//--------------------------------------------------------------
// kleine Pause (ohne Timer)
//--------------------------------------------------------------
void P_LCD_4x20_Delay(volatile uint32_t nCount)
{
 800292e:	b480      	push	{r7}
 8002930:	b083      	sub	sp, #12
 8002932:	af00      	add	r7, sp, #0
 8002934:	6078      	str	r0, [r7, #4]
  while(nCount--)
 8002936:	bf00      	nop
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	1e5a      	subs	r2, r3, #1
 800293c:	607a      	str	r2, [r7, #4]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d1fa      	bne.n	8002938 <P_LCD_4x20_Delay+0xa>
  {
  }
}
 8002942:	bf00      	nop
 8002944:	370c      	adds	r7, #12
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr

0800294e <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800294e:	b480      	push	{r7}
 8002950:	af00      	add	r7, sp, #0
}
 8002952:	bf00      	nop
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr

0800295c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800295c:	b480      	push	{r7}
 800295e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8002960:	e7fe      	b.n	8002960 <HardFault_Handler+0x4>

08002962 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8002962:	b480      	push	{r7}
 8002964:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8002966:	e7fe      	b.n	8002966 <MemManage_Handler+0x4>

08002968 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8002968:	b480      	push	{r7}
 800296a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 800296c:	e7fe      	b.n	800296c <BusFault_Handler+0x4>

0800296e <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800296e:	b480      	push	{r7}
 8002970:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8002972:	e7fe      	b.n	8002972 <UsageFault_Handler+0x4>

08002974 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8002974:	b480      	push	{r7}
 8002976:	af00      	add	r7, sp, #0
}
 8002978:	bf00      	nop
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr

08002982 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8002982:	b480      	push	{r7}
 8002984:	af00      	add	r7, sp, #0
}
 8002986:	bf00      	nop
 8002988:	46bd      	mov	sp, r7
 800298a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298e:	4770      	bx	lr

08002990 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8002990:	b480      	push	{r7}
 8002992:	af00      	add	r7, sp, #0
}
 8002994:	bf00      	nop
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr

0800299e <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800299e:	b480      	push	{r7}
 80029a0:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 80029a2:	bf00      	nop
 80029a4:	46bd      	mov	sp, r7
 80029a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029aa:	4770      	bx	lr

080029ac <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80029b0:	4a16      	ldr	r2, [pc, #88]	; (8002a0c <SystemInit+0x60>)
 80029b2:	4b16      	ldr	r3, [pc, #88]	; (8002a0c <SystemInit+0x60>)
 80029b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80029bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80029c0:	4a13      	ldr	r2, [pc, #76]	; (8002a10 <SystemInit+0x64>)
 80029c2:	4b13      	ldr	r3, [pc, #76]	; (8002a10 <SystemInit+0x64>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f043 0301 	orr.w	r3, r3, #1
 80029ca:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80029cc:	4b10      	ldr	r3, [pc, #64]	; (8002a10 <SystemInit+0x64>)
 80029ce:	2200      	movs	r2, #0
 80029d0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80029d2:	4a0f      	ldr	r2, [pc, #60]	; (8002a10 <SystemInit+0x64>)
 80029d4:	4b0e      	ldr	r3, [pc, #56]	; (8002a10 <SystemInit+0x64>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80029dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029e0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80029e2:	4b0b      	ldr	r3, [pc, #44]	; (8002a10 <SystemInit+0x64>)
 80029e4:	4a0b      	ldr	r2, [pc, #44]	; (8002a14 <SystemInit+0x68>)
 80029e6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80029e8:	4a09      	ldr	r2, [pc, #36]	; (8002a10 <SystemInit+0x64>)
 80029ea:	4b09      	ldr	r3, [pc, #36]	; (8002a10 <SystemInit+0x64>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029f2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80029f4:	4b06      	ldr	r3, [pc, #24]	; (8002a10 <SystemInit+0x64>)
 80029f6:	2200      	movs	r2, #0
 80029f8:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80029fa:	f000 f80d 	bl	8002a18 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80029fe:	4b03      	ldr	r3, [pc, #12]	; (8002a0c <SystemInit+0x60>)
 8002a00:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002a04:	609a      	str	r2, [r3, #8]
#endif
}
 8002a06:	bf00      	nop
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	e000ed00 	.word	0xe000ed00
 8002a10:	40023800 	.word	0x40023800
 8002a14:	24003010 	.word	0x24003010

08002a18 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b083      	sub	sp, #12
 8002a1c:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	607b      	str	r3, [r7, #4]
 8002a22:	2300      	movs	r3, #0
 8002a24:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8002a26:	4a36      	ldr	r2, [pc, #216]	; (8002b00 <SetSysClock+0xe8>)
 8002a28:	4b35      	ldr	r3, [pc, #212]	; (8002b00 <SetSysClock+0xe8>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a30:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8002a32:	4b33      	ldr	r3, [pc, #204]	; (8002b00 <SetSysClock+0xe8>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a3a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	3301      	adds	r3, #1
 8002a40:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d103      	bne.n	8002a50 <SetSysClock+0x38>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8002a4e:	d1f0      	bne.n	8002a32 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8002a50:	4b2b      	ldr	r3, [pc, #172]	; (8002b00 <SetSysClock+0xe8>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d002      	beq.n	8002a62 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	603b      	str	r3, [r7, #0]
 8002a60:	e001      	b.n	8002a66 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8002a62:	2300      	movs	r3, #0
 8002a64:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	2b01      	cmp	r3, #1
 8002a6a:	d142      	bne.n	8002af2 <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8002a6c:	4a24      	ldr	r2, [pc, #144]	; (8002b00 <SetSysClock+0xe8>)
 8002a6e:	4b24      	ldr	r3, [pc, #144]	; (8002b00 <SetSysClock+0xe8>)
 8002a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a76:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8002a78:	4a22      	ldr	r2, [pc, #136]	; (8002b04 <SetSysClock+0xec>)
 8002a7a:	4b22      	ldr	r3, [pc, #136]	; (8002b04 <SetSysClock+0xec>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002a82:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8002a84:	4a1e      	ldr	r2, [pc, #120]	; (8002b00 <SetSysClock+0xe8>)
 8002a86:	4b1e      	ldr	r3, [pc, #120]	; (8002b00 <SetSysClock+0xe8>)
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8002a8c:	4a1c      	ldr	r2, [pc, #112]	; (8002b00 <SetSysClock+0xe8>)
 8002a8e:	4b1c      	ldr	r3, [pc, #112]	; (8002b00 <SetSysClock+0xe8>)
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a96:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8002a98:	4a19      	ldr	r2, [pc, #100]	; (8002b00 <SetSysClock+0xe8>)
 8002a9a:	4b19      	ldr	r3, [pc, #100]	; (8002b00 <SetSysClock+0xe8>)
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8002aa2:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8002aa4:	4b16      	ldr	r3, [pc, #88]	; (8002b00 <SetSysClock+0xe8>)
 8002aa6:	4a18      	ldr	r2, [pc, #96]	; (8002b08 <SetSysClock+0xf0>)
 8002aa8:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8002aaa:	4a15      	ldr	r2, [pc, #84]	; (8002b00 <SetSysClock+0xe8>)
 8002aac:	4b14      	ldr	r3, [pc, #80]	; (8002b00 <SetSysClock+0xe8>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ab4:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8002ab6:	bf00      	nop
 8002ab8:	4b11      	ldr	r3, [pc, #68]	; (8002b00 <SetSysClock+0xe8>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d0f9      	beq.n	8002ab8 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8002ac4:	4b11      	ldr	r3, [pc, #68]	; (8002b0c <SetSysClock+0xf4>)
 8002ac6:	f240 6205 	movw	r2, #1541	; 0x605
 8002aca:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8002acc:	4a0c      	ldr	r2, [pc, #48]	; (8002b00 <SetSysClock+0xe8>)
 8002ace:	4b0c      	ldr	r3, [pc, #48]	; (8002b00 <SetSysClock+0xe8>)
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	f023 0303 	bic.w	r3, r3, #3
 8002ad6:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8002ad8:	4a09      	ldr	r2, [pc, #36]	; (8002b00 <SetSysClock+0xe8>)
 8002ada:	4b09      	ldr	r3, [pc, #36]	; (8002b00 <SetSysClock+0xe8>)
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	f043 0302 	orr.w	r3, r3, #2
 8002ae2:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8002ae4:	bf00      	nop
 8002ae6:	4b06      	ldr	r3, [pc, #24]	; (8002b00 <SetSysClock+0xe8>)
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	f003 030c 	and.w	r3, r3, #12
 8002aee:	2b08      	cmp	r3, #8
 8002af0:	d1f9      	bne.n	8002ae6 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8002af2:	bf00      	nop
 8002af4:	370c      	adds	r7, #12
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr
 8002afe:	bf00      	nop
 8002b00:	40023800 	.word	0x40023800
 8002b04:	40007000 	.word	0x40007000
 8002b08:	07405408 	.word	0x07405408
 8002b0c:	40023c00 	.word	0x40023c00

08002b10 <TM_RTC_Init>:
uint8_t TM_RTC_Months[2][12] = {
	{31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31},	/* Not leap year */
	{31, 29, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31}	/* Leap year */
};

uint32_t TM_RTC_Init(TM_RTC_ClockSource_t source) {
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b088      	sub	sp, #32
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	4603      	mov	r3, r0
 8002b18:	71fb      	strb	r3, [r7, #7]
	uint32_t status;
	uint8_t stat = 1;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	77fb      	strb	r3, [r7, #31]
	TM_RTC_t datatime;
	
	/* Enable PWR peripheral clock */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_PWR, ENABLE);
 8002b1e:	2101      	movs	r1, #1
 8002b20:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8002b24:	f7fe fc46 	bl	80013b4 <RCC_APB1PeriphClockCmd>

	/* Allow access to BKP Domain */
	PWR_BackupAccessCmd(ENABLE);
 8002b28:	2001      	movs	r0, #1
 8002b2a:	f7fe fba3 	bl	8001274 <PWR_BackupAccessCmd>
	
	/* Get RTC status */
	status = RTC_ReadBackupRegister(RTC_STATUS_REG);
 8002b2e:	2013      	movs	r0, #19
 8002b30:	f7fe ffee 	bl	8001b10 <RTC_ReadBackupRegister>
 8002b34:	61b8      	str	r0, [r7, #24]
	
	if (status == RTC_STATUS_TIME_OK) {
 8002b36:	69bb      	ldr	r3, [r7, #24]
 8002b38:	f244 3221 	movw	r2, #17185	; 0x4321
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d120      	bne.n	8002b82 <TM_RTC_Init+0x72>
		TM_RTC_Status = RTC_STATUS_TIME_OK;
 8002b40:	4b39      	ldr	r3, [pc, #228]	; (8002c28 <TM_RTC_Init+0x118>)
 8002b42:	f244 3221 	movw	r2, #17185	; 0x4321
 8002b46:	601a      	str	r2, [r3, #0]
		
		/* Start internal clock if we choose internal clock */
		if (source == TM_RTC_ClockSource_Internal) {
 8002b48:	79fb      	ldrb	r3, [r7, #7]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d102      	bne.n	8002b54 <TM_RTC_Init+0x44>
			TM_RTC_Config(TM_RTC_ClockSource_Internal);
 8002b4e:	2000      	movs	r0, #0
 8002b50:	f000 fa00 	bl	8002f54 <TM_RTC_Config>
		}
		
		/* Disable write protection */
		RTC_WriteProtectionCmd(DISABLE);
 8002b54:	2000      	movs	r0, #0
 8002b56:	f7fe fce3 	bl	8001520 <RTC_WriteProtectionCmd>

		/* Wait for RTC APB registers synchronisation (needed after start-up from Reset) */
		RTC_WaitForSynchro();
 8002b5a:	f7fe fd45 	bl	80015e8 <RTC_WaitForSynchro>

		/* Enable write protection */
		RTC_WriteProtectionCmd(ENABLE);
 8002b5e:	2001      	movs	r0, #1
 8002b60:	f7fe fcde 	bl	8001520 <RTC_WriteProtectionCmd>
		
		/* Clear interrupt flags */
		RTC_ClearITPendingBit(RTC_IT_WUT);
 8002b64:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002b68:	f7ff f85c 	bl	8001c24 <RTC_ClearITPendingBit>
		EXTI->PR = 0x00400000;
 8002b6c:	4b2f      	ldr	r3, [pc, #188]	; (8002c2c <TM_RTC_Init+0x11c>)
 8002b6e:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8002b72:	615a      	str	r2, [r3, #20]
		
		/* Get date and time */
		TM_RTC_GetDateTime(&datatime, TM_RTC_Format_BIN);
 8002b74:	f107 0308 	add.w	r3, r7, #8
 8002b78:	2100      	movs	r1, #0
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f000 f99a 	bl	8002eb4 <TM_RTC_GetDateTime>
 8002b80:	e046      	b.n	8002c10 <TM_RTC_Init+0x100>
	} else if (status == RTC_STATUS_INIT_OK) {
 8002b82:	69bb      	ldr	r3, [r7, #24]
 8002b84:	f241 2234 	movw	r2, #4660	; 0x1234
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d120      	bne.n	8002bce <TM_RTC_Init+0xbe>
		TM_RTC_Status = RTC_STATUS_INIT_OK;
 8002b8c:	4b26      	ldr	r3, [pc, #152]	; (8002c28 <TM_RTC_Init+0x118>)
 8002b8e:	f241 2234 	movw	r2, #4660	; 0x1234
 8002b92:	601a      	str	r2, [r3, #0]
		
		/* Start internal clock if we choose internal clock */
		if (source == TM_RTC_ClockSource_Internal) {
 8002b94:	79fb      	ldrb	r3, [r7, #7]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d102      	bne.n	8002ba0 <TM_RTC_Init+0x90>
			TM_RTC_Config(TM_RTC_ClockSource_Internal);
 8002b9a:	2000      	movs	r0, #0
 8002b9c:	f000 f9da 	bl	8002f54 <TM_RTC_Config>
		}
		
		/* Disable write protection */
		RTC_WriteProtectionCmd(DISABLE);
 8002ba0:	2000      	movs	r0, #0
 8002ba2:	f7fe fcbd 	bl	8001520 <RTC_WriteProtectionCmd>

		/* Wait for RTC APB registers synchronisation (needed after start-up from Reset) */
		RTC_WaitForSynchro();
 8002ba6:	f7fe fd1f 	bl	80015e8 <RTC_WaitForSynchro>

		/* Enable write protection */
		RTC_WriteProtectionCmd(ENABLE);
 8002baa:	2001      	movs	r0, #1
 8002bac:	f7fe fcb8 	bl	8001520 <RTC_WriteProtectionCmd>

		/* Clear interrupt flags */
		RTC_ClearITPendingBit(RTC_IT_WUT);
 8002bb0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002bb4:	f7ff f836 	bl	8001c24 <RTC_ClearITPendingBit>
		EXTI->PR = 0x00400000;
 8002bb8:	4b1c      	ldr	r3, [pc, #112]	; (8002c2c <TM_RTC_Init+0x11c>)
 8002bba:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8002bbe:	615a      	str	r2, [r3, #20]
		
		/* Get date and time */
		TM_RTC_GetDateTime(&datatime, TM_RTC_Format_BIN);
 8002bc0:	f107 0308 	add.w	r3, r7, #8
 8002bc4:	2100      	movs	r1, #0
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f000 f974 	bl	8002eb4 <TM_RTC_GetDateTime>
 8002bcc:	e020      	b.n	8002c10 <TM_RTC_Init+0x100>
	} else {
		TM_RTC_Status = RTC_STATUS_ZERO;
 8002bce:	4b16      	ldr	r3, [pc, #88]	; (8002c28 <TM_RTC_Init+0x118>)
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	601a      	str	r2, [r3, #0]
		/* Return status = 0 -> RTC Never initialized before */
		stat = RTC_STATUS_ZERO;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	77fb      	strb	r3, [r7, #31]
		/* Config RTC */
		TM_RTC_Config(source);
 8002bd8:	79fb      	ldrb	r3, [r7, #7]
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f000 f9ba 	bl	8002f54 <TM_RTC_Config>
		
		/* Set date and time */
		datatime.date = 1;
 8002be0:	2301      	movs	r3, #1
 8002be2:	73fb      	strb	r3, [r7, #15]
		datatime.day = 1;
 8002be4:	2301      	movs	r3, #1
 8002be6:	73bb      	strb	r3, [r7, #14]
		datatime.month = 1;
 8002be8:	2301      	movs	r3, #1
 8002bea:	743b      	strb	r3, [r7, #16]
		datatime.year = 0;
 8002bec:	2300      	movs	r3, #0
 8002bee:	747b      	strb	r3, [r7, #17]
		datatime.hours = 0;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	737b      	strb	r3, [r7, #13]
		datatime.minutes = 0;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	733b      	strb	r3, [r7, #12]
		datatime.seconds = 0;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	723b      	strb	r3, [r7, #8]
		
		/* Set date and time */
		TM_RTC_SetDateTime(&datatime, TM_RTC_Format_BIN);
 8002bfc:	f107 0308 	add.w	r3, r7, #8
 8002c00:	2100      	movs	r1, #0
 8002c02:	4618      	mov	r0, r3
 8002c04:	f000 f814 	bl	8002c30 <TM_RTC_SetDateTime>
		
		/* Initialized OK */
		TM_RTC_Status = RTC_STATUS_INIT_OK;
 8002c08:	4b07      	ldr	r3, [pc, #28]	; (8002c28 <TM_RTC_Init+0x118>)
 8002c0a:	f241 2234 	movw	r2, #4660	; 0x1234
 8002c0e:	601a      	str	r2, [r3, #0]
	}
	/* If first time initialized */
	if (stat == RTC_STATUS_ZERO) {
 8002c10:	7ffb      	ldrb	r3, [r7, #31]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d101      	bne.n	8002c1a <TM_RTC_Init+0x10a>
		return 0;
 8002c16:	2300      	movs	r3, #0
 8002c18:	e001      	b.n	8002c1e <TM_RTC_Init+0x10e>
	}
	return TM_RTC_Status;
 8002c1a:	4b03      	ldr	r3, [pc, #12]	; (8002c28 <TM_RTC_Init+0x118>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	3720      	adds	r7, #32
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	20000738 	.word	0x20000738
 8002c2c:	40013c00 	.word	0x40013c00

08002c30 <TM_RTC_SetDateTime>:

TM_RTC_Result_t TM_RTC_SetDateTime(TM_RTC_t* data, TM_RTC_Format_t format) {
 8002c30:	b590      	push	{r4, r7, lr}
 8002c32:	b087      	sub	sp, #28
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
 8002c38:	460b      	mov	r3, r1
 8002c3a:	70fb      	strb	r3, [r7, #3]
	TM_RTC_t tmp;
	
	/* Check date and time validation */
	if (format == TM_RTC_Format_BCD) {
 8002c3c:	78fb      	ldrb	r3, [r7, #3]
 8002c3e:	2b01      	cmp	r3, #1
 8002c40:	d177      	bne.n	8002d32 <TM_RTC_SetDateTime+0x102>
		tmp.date = RTC_BCD2BIN(data->date);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	79db      	ldrb	r3, [r3, #7]
 8002c46:	091b      	lsrs	r3, r3, #4
 8002c48:	b2db      	uxtb	r3, r3
 8002c4a:	461a      	mov	r2, r3
 8002c4c:	0092      	lsls	r2, r2, #2
 8002c4e:	4413      	add	r3, r2
 8002c50:	005b      	lsls	r3, r3, #1
 8002c52:	b2da      	uxtb	r2, r3
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	79db      	ldrb	r3, [r3, #7]
 8002c58:	f003 030f 	and.w	r3, r3, #15
 8002c5c:	b2db      	uxtb	r3, r3
 8002c5e:	4413      	add	r3, r2
 8002c60:	b2db      	uxtb	r3, r3
 8002c62:	73fb      	strb	r3, [r7, #15]
		tmp.month = RTC_BCD2BIN(data->month);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	7a1b      	ldrb	r3, [r3, #8]
 8002c68:	091b      	lsrs	r3, r3, #4
 8002c6a:	b2db      	uxtb	r3, r3
 8002c6c:	461a      	mov	r2, r3
 8002c6e:	0092      	lsls	r2, r2, #2
 8002c70:	4413      	add	r3, r2
 8002c72:	005b      	lsls	r3, r3, #1
 8002c74:	b2da      	uxtb	r2, r3
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	7a1b      	ldrb	r3, [r3, #8]
 8002c7a:	f003 030f 	and.w	r3, r3, #15
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	4413      	add	r3, r2
 8002c82:	b2db      	uxtb	r3, r3
 8002c84:	743b      	strb	r3, [r7, #16]
		tmp.year = RTC_BCD2BIN(data->year);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	7a5b      	ldrb	r3, [r3, #9]
 8002c8a:	091b      	lsrs	r3, r3, #4
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	461a      	mov	r2, r3
 8002c90:	0092      	lsls	r2, r2, #2
 8002c92:	4413      	add	r3, r2
 8002c94:	005b      	lsls	r3, r3, #1
 8002c96:	b2da      	uxtb	r2, r3
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	7a5b      	ldrb	r3, [r3, #9]
 8002c9c:	f003 030f 	and.w	r3, r3, #15
 8002ca0:	b2db      	uxtb	r3, r3
 8002ca2:	4413      	add	r3, r2
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	747b      	strb	r3, [r7, #17]
		tmp.hours = RTC_BCD2BIN(data->hours);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	795b      	ldrb	r3, [r3, #5]
 8002cac:	091b      	lsrs	r3, r3, #4
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	461a      	mov	r2, r3
 8002cb2:	0092      	lsls	r2, r2, #2
 8002cb4:	4413      	add	r3, r2
 8002cb6:	005b      	lsls	r3, r3, #1
 8002cb8:	b2da      	uxtb	r2, r3
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	795b      	ldrb	r3, [r3, #5]
 8002cbe:	f003 030f 	and.w	r3, r3, #15
 8002cc2:	b2db      	uxtb	r3, r3
 8002cc4:	4413      	add	r3, r2
 8002cc6:	b2db      	uxtb	r3, r3
 8002cc8:	737b      	strb	r3, [r7, #13]
		tmp.minutes = RTC_BCD2BIN(data->minutes);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	791b      	ldrb	r3, [r3, #4]
 8002cce:	091b      	lsrs	r3, r3, #4
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	461a      	mov	r2, r3
 8002cd4:	0092      	lsls	r2, r2, #2
 8002cd6:	4413      	add	r3, r2
 8002cd8:	005b      	lsls	r3, r3, #1
 8002cda:	b2da      	uxtb	r2, r3
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	791b      	ldrb	r3, [r3, #4]
 8002ce0:	f003 030f 	and.w	r3, r3, #15
 8002ce4:	b2db      	uxtb	r3, r3
 8002ce6:	4413      	add	r3, r2
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	733b      	strb	r3, [r7, #12]
		tmp.seconds = RTC_BCD2BIN(data->seconds);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	781b      	ldrb	r3, [r3, #0]
 8002cf0:	091b      	lsrs	r3, r3, #4
 8002cf2:	b2db      	uxtb	r3, r3
 8002cf4:	461a      	mov	r2, r3
 8002cf6:	0092      	lsls	r2, r2, #2
 8002cf8:	4413      	add	r3, r2
 8002cfa:	005b      	lsls	r3, r3, #1
 8002cfc:	b2da      	uxtb	r2, r3
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	781b      	ldrb	r3, [r3, #0]
 8002d02:	f003 030f 	and.w	r3, r3, #15
 8002d06:	b2db      	uxtb	r3, r3
 8002d08:	4413      	add	r3, r2
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	723b      	strb	r3, [r7, #8]
		tmp.day = RTC_BCD2BIN(data->day);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	799b      	ldrb	r3, [r3, #6]
 8002d12:	091b      	lsrs	r3, r3, #4
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	461a      	mov	r2, r3
 8002d18:	0092      	lsls	r2, r2, #2
 8002d1a:	4413      	add	r3, r2
 8002d1c:	005b      	lsls	r3, r3, #1
 8002d1e:	b2da      	uxtb	r2, r3
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	799b      	ldrb	r3, [r3, #6]
 8002d24:	f003 030f 	and.w	r3, r3, #15
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	4413      	add	r3, r2
 8002d2c:	b2db      	uxtb	r3, r3
 8002d2e:	73bb      	strb	r3, [r7, #14]
 8002d30:	e014      	b.n	8002d5c <TM_RTC_SetDateTime+0x12c>
	} else {
		tmp.date = data->date;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	79db      	ldrb	r3, [r3, #7]
 8002d36:	73fb      	strb	r3, [r7, #15]
		tmp.month = data->month;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	7a1b      	ldrb	r3, [r3, #8]
 8002d3c:	743b      	strb	r3, [r7, #16]
		tmp.year = data->year;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	7a5b      	ldrb	r3, [r3, #9]
 8002d42:	747b      	strb	r3, [r7, #17]
		tmp.hours = data->hours;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	795b      	ldrb	r3, [r3, #5]
 8002d48:	737b      	strb	r3, [r7, #13]
		tmp.minutes = data->minutes;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	791b      	ldrb	r3, [r3, #4]
 8002d4e:	733b      	strb	r3, [r7, #12]
		tmp.seconds = data->seconds;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	781b      	ldrb	r3, [r3, #0]
 8002d54:	723b      	strb	r3, [r7, #8]
		tmp.day = data->day;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	799b      	ldrb	r3, [r3, #6]
 8002d5a:	73bb      	strb	r3, [r7, #14]
	}
	
	/* Check year and month */
	if (
		tmp.year > 99 || 
 8002d5c:	7c7b      	ldrb	r3, [r7, #17]
	if (
 8002d5e:	2b63      	cmp	r3, #99	; 0x63
 8002d60:	d84b      	bhi.n	8002dfa <TM_RTC_SetDateTime+0x1ca>
		tmp.month == 0 || 
 8002d62:	7c3b      	ldrb	r3, [r7, #16]
		tmp.year > 99 || 
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d048      	beq.n	8002dfa <TM_RTC_SetDateTime+0x1ca>
		tmp.month > 12 ||
 8002d68:	7c3b      	ldrb	r3, [r7, #16]
		tmp.month == 0 || 
 8002d6a:	2b0c      	cmp	r3, #12
 8002d6c:	d845      	bhi.n	8002dfa <TM_RTC_SetDateTime+0x1ca>
		tmp.date == 0 ||
 8002d6e:	7bfb      	ldrb	r3, [r7, #15]
		tmp.month > 12 ||
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d042      	beq.n	8002dfa <TM_RTC_SetDateTime+0x1ca>
		tmp.date > TM_RTC_Months[RTC_LEAP_YEAR(2000 + tmp.year) ? 1 : 0][tmp.month - 1] ||
 8002d74:	7bf9      	ldrb	r1, [r7, #15]
 8002d76:	7c7b      	ldrb	r3, [r7, #17]
 8002d78:	f003 0303 	and.w	r3, r3, #3
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d10e      	bne.n	8002d9e <TM_RTC_SetDateTime+0x16e>
 8002d80:	7c7b      	ldrb	r3, [r7, #17]
 8002d82:	f503 62fa 	add.w	r2, r3, #2000	; 0x7d0
 8002d86:	4b45      	ldr	r3, [pc, #276]	; (8002e9c <TM_RTC_SetDateTime+0x26c>)
 8002d88:	fb83 0302 	smull	r0, r3, r3, r2
 8002d8c:	1158      	asrs	r0, r3, #5
 8002d8e:	17d3      	asrs	r3, r2, #31
 8002d90:	1ac3      	subs	r3, r0, r3
 8002d92:	2064      	movs	r0, #100	; 0x64
 8002d94:	fb00 f303 	mul.w	r3, r0, r3
 8002d98:	1ad3      	subs	r3, r2, r3
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d10f      	bne.n	8002dbe <TM_RTC_SetDateTime+0x18e>
 8002d9e:	7c7b      	ldrb	r3, [r7, #17]
 8002da0:	f503 62fa 	add.w	r2, r3, #2000	; 0x7d0
 8002da4:	4b3d      	ldr	r3, [pc, #244]	; (8002e9c <TM_RTC_SetDateTime+0x26c>)
 8002da6:	fb83 0302 	smull	r0, r3, r3, r2
 8002daa:	11d8      	asrs	r0, r3, #7
 8002dac:	17d3      	asrs	r3, r2, #31
 8002dae:	1ac3      	subs	r3, r0, r3
 8002db0:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8002db4:	fb00 f303 	mul.w	r3, r0, r3
 8002db8:	1ad3      	subs	r3, r2, r3
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d101      	bne.n	8002dc2 <TM_RTC_SetDateTime+0x192>
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	e000      	b.n	8002dc4 <TM_RTC_SetDateTime+0x194>
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	7c3b      	ldrb	r3, [r7, #16]
 8002dc6:	1e58      	subs	r0, r3, #1
 8002dc8:	4c35      	ldr	r4, [pc, #212]	; (8002ea0 <TM_RTC_SetDateTime+0x270>)
 8002dca:	4613      	mov	r3, r2
 8002dcc:	005b      	lsls	r3, r3, #1
 8002dce:	4413      	add	r3, r2
 8002dd0:	009b      	lsls	r3, r3, #2
 8002dd2:	4423      	add	r3, r4
 8002dd4:	4403      	add	r3, r0
 8002dd6:	781b      	ldrb	r3, [r3, #0]
		tmp.date == 0 ||
 8002dd8:	4299      	cmp	r1, r3
 8002dda:	d80e      	bhi.n	8002dfa <TM_RTC_SetDateTime+0x1ca>
		tmp.hours > 23 ||
 8002ddc:	7b7b      	ldrb	r3, [r7, #13]
		tmp.date > TM_RTC_Months[RTC_LEAP_YEAR(2000 + tmp.year) ? 1 : 0][tmp.month - 1] ||
 8002dde:	2b17      	cmp	r3, #23
 8002de0:	d80b      	bhi.n	8002dfa <TM_RTC_SetDateTime+0x1ca>
		tmp.minutes > 59 ||
 8002de2:	7b3b      	ldrb	r3, [r7, #12]
		tmp.hours > 23 ||
 8002de4:	2b3b      	cmp	r3, #59	; 0x3b
 8002de6:	d808      	bhi.n	8002dfa <TM_RTC_SetDateTime+0x1ca>
		tmp.seconds > 59 ||
 8002de8:	7a3b      	ldrb	r3, [r7, #8]
		tmp.minutes > 59 ||
 8002dea:	2b3b      	cmp	r3, #59	; 0x3b
 8002dec:	d805      	bhi.n	8002dfa <TM_RTC_SetDateTime+0x1ca>
		tmp.day == 0 ||
 8002dee:	7bbb      	ldrb	r3, [r7, #14]
		tmp.seconds > 59 ||
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d002      	beq.n	8002dfa <TM_RTC_SetDateTime+0x1ca>
		tmp.day > 7
 8002df4:	7bbb      	ldrb	r3, [r7, #14]
		tmp.day == 0 ||
 8002df6:	2b07      	cmp	r3, #7
 8002df8:	d901      	bls.n	8002dfe <TM_RTC_SetDateTime+0x1ce>
	) {
		/* Invalid date */
		return TM_RTC_Result_Error; 
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e04a      	b.n	8002e94 <TM_RTC_SetDateTime+0x264>
	}
	
	/* Fill time */
	RTC_TimeStruct.RTC_Hours = data->hours;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	795a      	ldrb	r2, [r3, #5]
 8002e02:	4b28      	ldr	r3, [pc, #160]	; (8002ea4 <TM_RTC_SetDateTime+0x274>)
 8002e04:	701a      	strb	r2, [r3, #0]
	RTC_TimeStruct.RTC_Minutes = data->minutes;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	791a      	ldrb	r2, [r3, #4]
 8002e0a:	4b26      	ldr	r3, [pc, #152]	; (8002ea4 <TM_RTC_SetDateTime+0x274>)
 8002e0c:	705a      	strb	r2, [r3, #1]
	RTC_TimeStruct.RTC_Seconds = data->seconds;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	781a      	ldrb	r2, [r3, #0]
 8002e12:	4b24      	ldr	r3, [pc, #144]	; (8002ea4 <TM_RTC_SetDateTime+0x274>)
 8002e14:	709a      	strb	r2, [r3, #2]
	/* Fill date */
	RTC_DateStruct.RTC_Date = data->date;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	79da      	ldrb	r2, [r3, #7]
 8002e1a:	4b23      	ldr	r3, [pc, #140]	; (8002ea8 <TM_RTC_SetDateTime+0x278>)
 8002e1c:	709a      	strb	r2, [r3, #2]
	RTC_DateStruct.RTC_Month = data->month;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	7a1a      	ldrb	r2, [r3, #8]
 8002e22:	4b21      	ldr	r3, [pc, #132]	; (8002ea8 <TM_RTC_SetDateTime+0x278>)
 8002e24:	705a      	strb	r2, [r3, #1]
	RTC_DateStruct.RTC_Year = data->year;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	7a5a      	ldrb	r2, [r3, #9]
 8002e2a:	4b1f      	ldr	r3, [pc, #124]	; (8002ea8 <TM_RTC_SetDateTime+0x278>)
 8002e2c:	70da      	strb	r2, [r3, #3]
	RTC_DateStruct.RTC_WeekDay = data->day;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	799a      	ldrb	r2, [r3, #6]
 8002e32:	4b1d      	ldr	r3, [pc, #116]	; (8002ea8 <TM_RTC_SetDateTime+0x278>)
 8002e34:	701a      	strb	r2, [r3, #0]
	
	/* Set the RTC time base to 1s and hours format to 24h */
	RTC_InitStruct.RTC_HourFormat = RTC_HourFormat_24;
 8002e36:	4b1d      	ldr	r3, [pc, #116]	; (8002eac <TM_RTC_SetDateTime+0x27c>)
 8002e38:	2200      	movs	r2, #0
 8002e3a:	601a      	str	r2, [r3, #0]
	RTC_InitStruct.RTC_AsynchPrediv = RTC_ASYNC_PREDIV;
 8002e3c:	4b1b      	ldr	r3, [pc, #108]	; (8002eac <TM_RTC_SetDateTime+0x27c>)
 8002e3e:	221f      	movs	r2, #31
 8002e40:	605a      	str	r2, [r3, #4]
	RTC_InitStruct.RTC_SynchPrediv = RTC_SYNC_PREDIV;
 8002e42:	4b1a      	ldr	r3, [pc, #104]	; (8002eac <TM_RTC_SetDateTime+0x27c>)
 8002e44:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8002e48:	609a      	str	r2, [r3, #8]
	RTC_Init(&RTC_InitStruct);
 8002e4a:	4818      	ldr	r0, [pc, #96]	; (8002eac <TM_RTC_SetDateTime+0x27c>)
 8002e4c:	f7fe fb2c 	bl	80014a8 <RTC_Init>

	/* Set time */
	if (format == TM_RTC_Format_BCD) {
 8002e50:	78fb      	ldrb	r3, [r7, #3]
 8002e52:	2b01      	cmp	r3, #1
 8002e54:	d104      	bne.n	8002e60 <TM_RTC_SetDateTime+0x230>
		RTC_SetTime(RTC_Format_BCD, &RTC_TimeStruct);
 8002e56:	4913      	ldr	r1, [pc, #76]	; (8002ea4 <TM_RTC_SetDateTime+0x274>)
 8002e58:	2001      	movs	r0, #1
 8002e5a:	f7fe fc01 	bl	8001660 <RTC_SetTime>
 8002e5e:	e003      	b.n	8002e68 <TM_RTC_SetDateTime+0x238>
	} else {
		RTC_SetTime(RTC_Format_BIN, &RTC_TimeStruct);
 8002e60:	4910      	ldr	r1, [pc, #64]	; (8002ea4 <TM_RTC_SetDateTime+0x274>)
 8002e62:	2000      	movs	r0, #0
 8002e64:	f7fe fbfc 	bl	8001660 <RTC_SetTime>
	}
	
	/* Set date */
	if (format == TM_RTC_Format_BCD) {
 8002e68:	78fb      	ldrb	r3, [r7, #3]
 8002e6a:	2b01      	cmp	r3, #1
 8002e6c:	d104      	bne.n	8002e78 <TM_RTC_SetDateTime+0x248>
		RTC_SetDate(RTC_Format_BCD, &RTC_DateStruct);
 8002e6e:	490e      	ldr	r1, [pc, #56]	; (8002ea8 <TM_RTC_SetDateTime+0x278>)
 8002e70:	2001      	movs	r0, #1
 8002e72:	f7fe fcd1 	bl	8001818 <RTC_SetDate>
 8002e76:	e003      	b.n	8002e80 <TM_RTC_SetDateTime+0x250>
	} else {
		RTC_SetDate(RTC_Format_BIN, &RTC_DateStruct);
 8002e78:	490b      	ldr	r1, [pc, #44]	; (8002ea8 <TM_RTC_SetDateTime+0x278>)
 8002e7a:	2000      	movs	r0, #0
 8002e7c:	f7fe fccc 	bl	8001818 <RTC_SetDate>
	}	
	
	if (TM_RTC_Status != RTC_STATUS_ZERO) {
 8002e80:	4b0b      	ldr	r3, [pc, #44]	; (8002eb0 <TM_RTC_SetDateTime+0x280>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d004      	beq.n	8002e92 <TM_RTC_SetDateTime+0x262>
		/* Write backup registers */
		RTC_WriteBackupRegister(RTC_STATUS_REG, RTC_STATUS_TIME_OK);
 8002e88:	f244 3121 	movw	r1, #17185	; 0x4321
 8002e8c:	2013      	movs	r0, #19
 8002e8e:	f7fe fe25 	bl	8001adc <RTC_WriteBackupRegister>
	}
	
	/* Return OK */
	return TM_RTC_Result_Ok;
 8002e92:	2300      	movs	r3, #0
}
 8002e94:	4618      	mov	r0, r3
 8002e96:	371c      	adds	r7, #28
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd90      	pop	{r4, r7, pc}
 8002e9c:	51eb851f 	.word	0x51eb851f
 8002ea0:	2000007c 	.word	0x2000007c
 8002ea4:	200007c8 	.word	0x200007c8
 8002ea8:	200007d8 	.word	0x200007d8
 8002eac:	200007cc 	.word	0x200007cc
 8002eb0:	20000738 	.word	0x20000738

08002eb4 <TM_RTC_GetDateTime>:
	
	/* Return status from set date time function */
	return TM_RTC_SetDateTime(&tmp, TM_RTC_Format_BIN);
}

void TM_RTC_GetDateTime(TM_RTC_t* data, TM_RTC_Format_t format) {
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b084      	sub	sp, #16
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
 8002ebc:	460b      	mov	r3, r1
 8002ebe:	70fb      	strb	r3, [r7, #3]
	uint32_t unix;

	/* Get time */
	if (format == TM_RTC_Format_BIN) {
 8002ec0:	78fb      	ldrb	r3, [r7, #3]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d104      	bne.n	8002ed0 <TM_RTC_GetDateTime+0x1c>
		RTC_GetTime(RTC_Format_BIN, &RTC_TimeStruct);
 8002ec6:	4920      	ldr	r1, [pc, #128]	; (8002f48 <TM_RTC_GetDateTime+0x94>)
 8002ec8:	2000      	movs	r0, #0
 8002eca:	f7fe fc53 	bl	8001774 <RTC_GetTime>
 8002ece:	e003      	b.n	8002ed8 <TM_RTC_GetDateTime+0x24>
	} else {
		RTC_GetTime(RTC_Format_BCD, &RTC_TimeStruct);
 8002ed0:	491d      	ldr	r1, [pc, #116]	; (8002f48 <TM_RTC_GetDateTime+0x94>)
 8002ed2:	2001      	movs	r0, #1
 8002ed4:	f7fe fc4e 	bl	8001774 <RTC_GetTime>
	}
	
	/* Format hours */
	data->hours = RTC_TimeStruct.RTC_Hours;
 8002ed8:	4b1b      	ldr	r3, [pc, #108]	; (8002f48 <TM_RTC_GetDateTime+0x94>)
 8002eda:	781a      	ldrb	r2, [r3, #0]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	715a      	strb	r2, [r3, #5]
	data->minutes = RTC_TimeStruct.RTC_Minutes;
 8002ee0:	4b19      	ldr	r3, [pc, #100]	; (8002f48 <TM_RTC_GetDateTime+0x94>)
 8002ee2:	785a      	ldrb	r2, [r3, #1]
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	711a      	strb	r2, [r3, #4]
	data->seconds = RTC_TimeStruct.RTC_Seconds;
 8002ee8:	4b17      	ldr	r3, [pc, #92]	; (8002f48 <TM_RTC_GetDateTime+0x94>)
 8002eea:	789a      	ldrb	r2, [r3, #2]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	701a      	strb	r2, [r3, #0]
	
	/* Get subseconds */
	data->subseconds = RTC->SSR;
 8002ef0:	4b16      	ldr	r3, [pc, #88]	; (8002f4c <TM_RTC_GetDateTime+0x98>)
 8002ef2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ef4:	b29a      	uxth	r2, r3
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	805a      	strh	r2, [r3, #2]
	
	/* Get date */
	if (format == TM_RTC_Format_BIN) {
 8002efa:	78fb      	ldrb	r3, [r7, #3]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d104      	bne.n	8002f0a <TM_RTC_GetDateTime+0x56>
		RTC_GetDate(RTC_Format_BIN, &RTC_DateStruct);
 8002f00:	4913      	ldr	r1, [pc, #76]	; (8002f50 <TM_RTC_GetDateTime+0x9c>)
 8002f02:	2000      	movs	r0, #0
 8002f04:	f7fe fd18 	bl	8001938 <RTC_GetDate>
 8002f08:	e003      	b.n	8002f12 <TM_RTC_GetDateTime+0x5e>
	} else {
		RTC_GetDate(RTC_Format_BCD, &RTC_DateStruct);
 8002f0a:	4911      	ldr	r1, [pc, #68]	; (8002f50 <TM_RTC_GetDateTime+0x9c>)
 8002f0c:	2001      	movs	r0, #1
 8002f0e:	f7fe fd13 	bl	8001938 <RTC_GetDate>
	}
	
	/* Format date */
	data->year = RTC_DateStruct.RTC_Year;
 8002f12:	4b0f      	ldr	r3, [pc, #60]	; (8002f50 <TM_RTC_GetDateTime+0x9c>)
 8002f14:	78da      	ldrb	r2, [r3, #3]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	725a      	strb	r2, [r3, #9]
	data->month = RTC_DateStruct.RTC_Month;
 8002f1a:	4b0d      	ldr	r3, [pc, #52]	; (8002f50 <TM_RTC_GetDateTime+0x9c>)
 8002f1c:	785a      	ldrb	r2, [r3, #1]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	721a      	strb	r2, [r3, #8]
	data->date = RTC_DateStruct.RTC_Date;
 8002f22:	4b0b      	ldr	r3, [pc, #44]	; (8002f50 <TM_RTC_GetDateTime+0x9c>)
 8002f24:	789a      	ldrb	r2, [r3, #2]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	71da      	strb	r2, [r3, #7]
	data->day = RTC_DateStruct.RTC_WeekDay;
 8002f2a:	4b09      	ldr	r3, [pc, #36]	; (8002f50 <TM_RTC_GetDateTime+0x9c>)
 8002f2c:	781a      	ldrb	r2, [r3, #0]
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	719a      	strb	r2, [r3, #6]
	
	/* Calculate unix offset */
	unix = TM_RTC_GetUnixTimeStamp(data);
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f000 f8ec 	bl	8003110 <TM_RTC_GetUnixTimeStamp>
 8002f38:	60f8      	str	r0, [r7, #12]
	data->unix = unix;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	68fa      	ldr	r2, [r7, #12]
 8002f3e:	60da      	str	r2, [r3, #12]
}
 8002f40:	bf00      	nop
 8002f42:	3710      	adds	r7, #16
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}
 8002f48:	200007c8 	.word	0x200007c8
 8002f4c:	40002800 	.word	0x40002800
 8002f50:	200007d8 	.word	0x200007d8

08002f54 <TM_RTC_Config>:
uint16_t TM_RTC_GetDaysInYear(uint8_t year) {
	/* Return days in year */
	return RTC_DAYS_IN_YEAR(2000 + year);
}

void TM_RTC_Config(TM_RTC_ClockSource_t source) {
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b082      	sub	sp, #8
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	71fb      	strb	r3, [r7, #7]
	if (source == TM_RTC_ClockSource_Internal) {
 8002f5e:	79fb      	ldrb	r3, [r7, #7]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d10e      	bne.n	8002f82 <TM_RTC_Config+0x2e>
		/* Enable the LSI OSC */
		RCC_LSICmd(ENABLE);
 8002f64:	2001      	movs	r0, #1
 8002f66:	f7fe f9b7 	bl	80012d8 <RCC_LSICmd>

		/* Wait till LSI is ready */
		while (RCC_GetFlagStatus(RCC_FLAG_LSIRDY) == RESET);
 8002f6a:	bf00      	nop
 8002f6c:	2061      	movs	r0, #97	; 0x61
 8002f6e:	f7fe fa61 	bl	8001434 <RCC_GetFlagStatus>
 8002f72:	4603      	mov	r3, r0
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d0f9      	beq.n	8002f6c <TM_RTC_Config+0x18>

		/* Select the RTC Clock Source */
		RCC_RTCCLKConfig(RCC_RTCCLKSource_LSI);
 8002f78:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002f7c:	f7fe f9bc 	bl	80012f8 <RCC_RTCCLKConfig>
 8002f80:	e010      	b.n	8002fa4 <TM_RTC_Config+0x50>
	} else if (source == TM_RTC_ClockSource_External) {
 8002f82:	79fb      	ldrb	r3, [r7, #7]
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d10d      	bne.n	8002fa4 <TM_RTC_Config+0x50>
		/* Enable the LSE OSC */
		RCC_LSEConfig(RCC_LSE_ON);
 8002f88:	2001      	movs	r0, #1
 8002f8a:	f7fe f983 	bl	8001294 <RCC_LSEConfig>

		/* Wait till LSE is ready */ 
		while (RCC_GetFlagStatus(RCC_FLAG_LSERDY) == RESET);
 8002f8e:	bf00      	nop
 8002f90:	2041      	movs	r0, #65	; 0x41
 8002f92:	f7fe fa4f 	bl	8001434 <RCC_GetFlagStatus>
 8002f96:	4603      	mov	r3, r0
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d0f9      	beq.n	8002f90 <TM_RTC_Config+0x3c>

		/* Select the RTC Clock Source */
		RCC_RTCCLKConfig(RCC_RTCCLKSource_LSE);
 8002f9c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002fa0:	f7fe f9aa 	bl	80012f8 <RCC_RTCCLKConfig>
	}
	
	/* Enable the RTC Clock */
	RCC_RTCCLKCmd(ENABLE);
 8002fa4:	2001      	movs	r0, #1
 8002fa6:	f7fe f9d5 	bl	8001354 <RCC_RTCCLKCmd>
		
	/* Disable write protection */
	RTC_WriteProtectionCmd(DISABLE);
 8002faa:	2000      	movs	r0, #0
 8002fac:	f7fe fab8 	bl	8001520 <RTC_WriteProtectionCmd>

	/* Wait for RTC APB registers synchronisation (needed after start-up from Reset) */
	RTC_WaitForSynchro();
 8002fb0:	f7fe fb1a 	bl	80015e8 <RTC_WaitForSynchro>

	/* Enable write protection */
	RTC_WriteProtectionCmd(ENABLE);
 8002fb4:	2001      	movs	r0, #1
 8002fb6:	f7fe fab3 	bl	8001520 <RTC_WriteProtectionCmd>

	/* Write status */
	RTC_WriteBackupRegister(RTC_STATUS_REG, RTC_STATUS_INIT_OK);
 8002fba:	f241 2134 	movw	r1, #4660	; 0x1234
 8002fbe:	2013      	movs	r0, #19
 8002fc0:	f7fe fd8c 	bl	8001adc <RTC_WriteBackupRegister>
}
 8002fc4:	bf00      	nop
 8002fc6:	3708      	adds	r7, #8
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}

08002fcc <TM_RTC_Interrupts>:

void TM_RTC_Interrupts(TM_RTC_Int_t int_value) {
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b084      	sub	sp, #16
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	71fb      	strb	r3, [r7, #7]
	uint32_t int_val;
	
	/* Clear pending bit */
	EXTI->PR = 0x00400000;
 8002fd6:	4b49      	ldr	r3, [pc, #292]	; (80030fc <TM_RTC_Interrupts+0x130>)
 8002fd8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8002fdc:	615a      	str	r2, [r3, #20]
	
	/* Disable wakeup interrupt */
	RTC_WakeUpCmd(DISABLE);
 8002fde:	2000      	movs	r0, #0
 8002fe0:	f7fe fd32 	bl	8001a48 <RTC_WakeUpCmd>
	
	/* Disable RTC interrupt flag */
	RTC_ITConfig(RTC_IT_WUT, DISABLE);
 8002fe4:	2100      	movs	r1, #0
 8002fe6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002fea:	f7fe fda9 	bl	8001b40 <RTC_ITConfig>
	
	/* NVIC init for RTC */
	NVIC_InitStruct.NVIC_IRQChannel = RTC_WKUP_IRQn;
 8002fee:	4b44      	ldr	r3, [pc, #272]	; (8003100 <TM_RTC_Interrupts+0x134>)
 8002ff0:	2203      	movs	r2, #3
 8002ff2:	701a      	strb	r2, [r3, #0]
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = RTC_PRIORITY;
 8002ff4:	4b42      	ldr	r3, [pc, #264]	; (8003100 <TM_RTC_Interrupts+0x134>)
 8002ff6:	2204      	movs	r2, #4
 8002ff8:	705a      	strb	r2, [r3, #1]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = RTC_WAKEUP_SUBPRIORITY;
 8002ffa:	4b41      	ldr	r3, [pc, #260]	; (8003100 <TM_RTC_Interrupts+0x134>)
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	709a      	strb	r2, [r3, #2]
	NVIC_InitStruct.NVIC_IRQChannelCmd = DISABLE;
 8003000:	4b3f      	ldr	r3, [pc, #252]	; (8003100 <TM_RTC_Interrupts+0x134>)
 8003002:	2200      	movs	r2, #0
 8003004:	70da      	strb	r2, [r3, #3]
	NVIC_Init(&NVIC_InitStruct); 
 8003006:	483e      	ldr	r0, [pc, #248]	; (8003100 <TM_RTC_Interrupts+0x134>)
 8003008:	f7fd ff66 	bl	8000ed8 <NVIC_Init>
	
	/* RTC connected to EXTI_Line22 */
	EXTI_InitStruct.EXTI_Line = EXTI_Line22;
 800300c:	4b3d      	ldr	r3, [pc, #244]	; (8003104 <TM_RTC_Interrupts+0x138>)
 800300e:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8003012:	601a      	str	r2, [r3, #0]
	EXTI_InitStruct.EXTI_Mode = EXTI_Mode_Interrupt;
 8003014:	4b3b      	ldr	r3, [pc, #236]	; (8003104 <TM_RTC_Interrupts+0x138>)
 8003016:	2200      	movs	r2, #0
 8003018:	711a      	strb	r2, [r3, #4]
	EXTI_InitStruct.EXTI_Trigger = EXTI_Trigger_Rising;
 800301a:	4b3a      	ldr	r3, [pc, #232]	; (8003104 <TM_RTC_Interrupts+0x138>)
 800301c:	2208      	movs	r2, #8
 800301e:	715a      	strb	r2, [r3, #5]
	EXTI_InitStruct.EXTI_LineCmd = DISABLE;
 8003020:	4b38      	ldr	r3, [pc, #224]	; (8003104 <TM_RTC_Interrupts+0x138>)
 8003022:	2200      	movs	r2, #0
 8003024:	719a      	strb	r2, [r3, #6]
	EXTI_Init(&EXTI_InitStruct);
 8003026:	4837      	ldr	r0, [pc, #220]	; (8003104 <TM_RTC_Interrupts+0x138>)
 8003028:	f7fd ffb8 	bl	8000f9c <EXTI_Init>
	
	if (int_value != TM_RTC_Int_Disable) {
 800302c:	79fb      	ldrb	r3, [r7, #7]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d05f      	beq.n	80030f2 <TM_RTC_Interrupts+0x126>
		/* Enable NVIC */
		NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 8003032:	4b33      	ldr	r3, [pc, #204]	; (8003100 <TM_RTC_Interrupts+0x134>)
 8003034:	2201      	movs	r2, #1
 8003036:	70da      	strb	r2, [r3, #3]
		NVIC_Init(&NVIC_InitStruct); 
 8003038:	4831      	ldr	r0, [pc, #196]	; (8003100 <TM_RTC_Interrupts+0x134>)
 800303a:	f7fd ff4d 	bl	8000ed8 <NVIC_Init>
		/* Enable EXT1 interrupt */
		EXTI_InitStruct.EXTI_LineCmd = ENABLE;
 800303e:	4b31      	ldr	r3, [pc, #196]	; (8003104 <TM_RTC_Interrupts+0x138>)
 8003040:	2201      	movs	r2, #1
 8003042:	719a      	strb	r2, [r3, #6]
		EXTI_Init(&EXTI_InitStruct);
 8003044:	482f      	ldr	r0, [pc, #188]	; (8003104 <TM_RTC_Interrupts+0x138>)
 8003046:	f7fd ffa9 	bl	8000f9c <EXTI_Init>

		/* First disable wake up command */
		RTC_WakeUpCmd(DISABLE);
 800304a:	2000      	movs	r0, #0
 800304c:	f7fe fcfc 	bl	8001a48 <RTC_WakeUpCmd>

		if (int_value == TM_RTC_Int_60s) {
 8003050:	79fb      	ldrb	r3, [r7, #7]
 8003052:	2b01      	cmp	r3, #1
 8003054:	d102      	bne.n	800305c <TM_RTC_Interrupts+0x90>
			int_val = 0x3BFFF; 		/* 60 seconds = 60 * 4096 / 1 = 245760 */
 8003056:	4b2c      	ldr	r3, [pc, #176]	; (8003108 <TM_RTC_Interrupts+0x13c>)
 8003058:	60fb      	str	r3, [r7, #12]
 800305a:	e03c      	b.n	80030d6 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_30s) {
 800305c:	79fb      	ldrb	r3, [r7, #7]
 800305e:	2b02      	cmp	r3, #2
 8003060:	d102      	bne.n	8003068 <TM_RTC_Interrupts+0x9c>
			int_val = 0x1DFFF;		/* 30 seconds */
 8003062:	4b2a      	ldr	r3, [pc, #168]	; (800310c <TM_RTC_Interrupts+0x140>)
 8003064:	60fb      	str	r3, [r7, #12]
 8003066:	e036      	b.n	80030d6 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_15s) {
 8003068:	79fb      	ldrb	r3, [r7, #7]
 800306a:	2b03      	cmp	r3, #3
 800306c:	d103      	bne.n	8003076 <TM_RTC_Interrupts+0xaa>
			int_val = 0xEFFF;		/* 15 seconds */
 800306e:	f64e 73ff 	movw	r3, #61439	; 0xefff
 8003072:	60fb      	str	r3, [r7, #12]
 8003074:	e02f      	b.n	80030d6 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_10s) {
 8003076:	79fb      	ldrb	r3, [r7, #7]
 8003078:	2b04      	cmp	r3, #4
 800307a:	d103      	bne.n	8003084 <TM_RTC_Interrupts+0xb8>
			int_val = 0x9FFF;		/* 10 seconds */
 800307c:	f649 73ff 	movw	r3, #40959	; 0x9fff
 8003080:	60fb      	str	r3, [r7, #12]
 8003082:	e028      	b.n	80030d6 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_5s) {
 8003084:	79fb      	ldrb	r3, [r7, #7]
 8003086:	2b05      	cmp	r3, #5
 8003088:	d103      	bne.n	8003092 <TM_RTC_Interrupts+0xc6>
			int_val = 0x4FFF;		/* 5 seconds */
 800308a:	f644 73ff 	movw	r3, #20479	; 0x4fff
 800308e:	60fb      	str	r3, [r7, #12]
 8003090:	e021      	b.n	80030d6 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_2s) {
 8003092:	79fb      	ldrb	r3, [r7, #7]
 8003094:	2b06      	cmp	r3, #6
 8003096:	d103      	bne.n	80030a0 <TM_RTC_Interrupts+0xd4>
			int_val = 0x1FFF;		/* 2 seconds */
 8003098:	f641 73ff 	movw	r3, #8191	; 0x1fff
 800309c:	60fb      	str	r3, [r7, #12]
 800309e:	e01a      	b.n	80030d6 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_1s) {
 80030a0:	79fb      	ldrb	r3, [r7, #7]
 80030a2:	2b07      	cmp	r3, #7
 80030a4:	d103      	bne.n	80030ae <TM_RTC_Interrupts+0xe2>
			int_val = 0x0FFF;		/* 1 second */
 80030a6:	f640 73ff 	movw	r3, #4095	; 0xfff
 80030aa:	60fb      	str	r3, [r7, #12]
 80030ac:	e013      	b.n	80030d6 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_500ms) {
 80030ae:	79fb      	ldrb	r3, [r7, #7]
 80030b0:	2b08      	cmp	r3, #8
 80030b2:	d103      	bne.n	80030bc <TM_RTC_Interrupts+0xf0>
			int_val = 0x7FF;		/* 500 ms */
 80030b4:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80030b8:	60fb      	str	r3, [r7, #12]
 80030ba:	e00c      	b.n	80030d6 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_250ms) {
 80030bc:	79fb      	ldrb	r3, [r7, #7]
 80030be:	2b09      	cmp	r3, #9
 80030c0:	d103      	bne.n	80030ca <TM_RTC_Interrupts+0xfe>
			int_val = 0x3FF;		/* 250 ms */
 80030c2:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80030c6:	60fb      	str	r3, [r7, #12]
 80030c8:	e005      	b.n	80030d6 <TM_RTC_Interrupts+0x10a>
		} else if (int_value == TM_RTC_Int_125ms) {
 80030ca:	79fb      	ldrb	r3, [r7, #7]
 80030cc:	2b0a      	cmp	r3, #10
 80030ce:	d102      	bne.n	80030d6 <TM_RTC_Interrupts+0x10a>
			int_val = 0x1FF;		/* 125 ms */
 80030d0:	f240 13ff 	movw	r3, #511	; 0x1ff
 80030d4:	60fb      	str	r3, [r7, #12]
		}		

		/* Clock divided by 8, 32768 / 8 = 4096 */
		/* 4096 ticks for 1second interrupt */
		RTC_WakeUpClockConfig(RTC_WakeUpClock_RTCCLK_Div8);
 80030d6:	2001      	movs	r0, #1
 80030d8:	f7fe fc7c 	bl	80019d4 <RTC_WakeUpClockConfig>
		
		/* Set RTC wakeup counter */
		RTC_SetWakeUpCounter(int_val);
 80030dc:	68f8      	ldr	r0, [r7, #12]
 80030de:	f7fe fc9b 	bl	8001a18 <RTC_SetWakeUpCounter>
		/* Enable wakeup interrupt */
		RTC_ITConfig(RTC_IT_WUT, ENABLE);
 80030e2:	2101      	movs	r1, #1
 80030e4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80030e8:	f7fe fd2a 	bl	8001b40 <RTC_ITConfig>
		/* Enable wakeup command */
		RTC_WakeUpCmd(ENABLE);
 80030ec:	2001      	movs	r0, #1
 80030ee:	f7fe fcab 	bl	8001a48 <RTC_WakeUpCmd>
	}
}
 80030f2:	bf00      	nop
 80030f4:	3710      	adds	r7, #16
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	40013c00 	.word	0x40013c00
 8003100:	200007dc 	.word	0x200007dc
 8003104:	200007e0 	.word	0x200007e0
 8003108:	0003bfff 	.word	0x0003bfff
 800310c:	0001dfff 	.word	0x0001dfff

08003110 <TM_RTC_GetUnixTimeStamp>:

uint32_t TM_RTC_GetUnixTimeStamp(TM_RTC_t* data) {
 8003110:	b480      	push	{r7}
 8003112:	b087      	sub	sp, #28
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
	uint32_t days = 0, seconds = 0;
 8003118:	2300      	movs	r3, #0
 800311a:	617b      	str	r3, [r7, #20]
 800311c:	2300      	movs	r3, #0
 800311e:	60fb      	str	r3, [r7, #12]
	uint16_t i;
	uint16_t year = (uint16_t) (data->year + 2000);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	7a5b      	ldrb	r3, [r3, #9]
 8003124:	b29b      	uxth	r3, r3
 8003126:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 800312a:	817b      	strh	r3, [r7, #10]
	/* Year is below offset year */
	if (year < RTC_OFFSET_YEAR) {
 800312c:	897b      	ldrh	r3, [r7, #10]
 800312e:	f240 72b1 	movw	r2, #1969	; 0x7b1
 8003132:	4293      	cmp	r3, r2
 8003134:	d801      	bhi.n	800313a <TM_RTC_GetUnixTimeStamp+0x2a>
		return 0;
 8003136:	2300      	movs	r3, #0
 8003138:	e096      	b.n	8003268 <TM_RTC_GetUnixTimeStamp+0x158>
	}
	/* Days in back years */
	for (i = RTC_OFFSET_YEAR; i < year; i++) {
 800313a:	f240 73b2 	movw	r3, #1970	; 0x7b2
 800313e:	827b      	strh	r3, [r7, #18]
 8003140:	e029      	b.n	8003196 <TM_RTC_GetUnixTimeStamp+0x86>
		days += RTC_DAYS_IN_YEAR(i);
 8003142:	8a7b      	ldrh	r3, [r7, #18]
 8003144:	f003 0303 	and.w	r3, r3, #3
 8003148:	b29b      	uxth	r3, r3
 800314a:	2b00      	cmp	r3, #0
 800314c:	d10b      	bne.n	8003166 <TM_RTC_GetUnixTimeStamp+0x56>
 800314e:	8a7b      	ldrh	r3, [r7, #18]
 8003150:	4a48      	ldr	r2, [pc, #288]	; (8003274 <TM_RTC_GetUnixTimeStamp+0x164>)
 8003152:	fba2 1203 	umull	r1, r2, r2, r3
 8003156:	0952      	lsrs	r2, r2, #5
 8003158:	2164      	movs	r1, #100	; 0x64
 800315a:	fb01 f202 	mul.w	r2, r1, r2
 800315e:	1a9b      	subs	r3, r3, r2
 8003160:	b29b      	uxth	r3, r3
 8003162:	2b00      	cmp	r3, #0
 8003164:	d10c      	bne.n	8003180 <TM_RTC_GetUnixTimeStamp+0x70>
 8003166:	8a7b      	ldrh	r3, [r7, #18]
 8003168:	4a42      	ldr	r2, [pc, #264]	; (8003274 <TM_RTC_GetUnixTimeStamp+0x164>)
 800316a:	fba2 1203 	umull	r1, r2, r2, r3
 800316e:	09d2      	lsrs	r2, r2, #7
 8003170:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8003174:	fb01 f202 	mul.w	r2, r1, r2
 8003178:	1a9b      	subs	r3, r3, r2
 800317a:	b29b      	uxth	r3, r3
 800317c:	2b00      	cmp	r3, #0
 800317e:	d102      	bne.n	8003186 <TM_RTC_GetUnixTimeStamp+0x76>
 8003180:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 8003184:	e001      	b.n	800318a <TM_RTC_GetUnixTimeStamp+0x7a>
 8003186:	f240 136d 	movw	r3, #365	; 0x16d
 800318a:	697a      	ldr	r2, [r7, #20]
 800318c:	4413      	add	r3, r2
 800318e:	617b      	str	r3, [r7, #20]
	for (i = RTC_OFFSET_YEAR; i < year; i++) {
 8003190:	8a7b      	ldrh	r3, [r7, #18]
 8003192:	3301      	adds	r3, #1
 8003194:	827b      	strh	r3, [r7, #18]
 8003196:	8a7a      	ldrh	r2, [r7, #18]
 8003198:	897b      	ldrh	r3, [r7, #10]
 800319a:	429a      	cmp	r2, r3
 800319c:	d3d1      	bcc.n	8003142 <TM_RTC_GetUnixTimeStamp+0x32>
	}
	/* Days in current year */
	for (i = 1; i < data->month; i++) {
 800319e:	2301      	movs	r3, #1
 80031a0:	827b      	strh	r3, [r7, #18]
 80031a2:	e032      	b.n	800320a <TM_RTC_GetUnixTimeStamp+0xfa>
		days += TM_RTC_Months[RTC_LEAP_YEAR(year)][i - 1];
 80031a4:	897b      	ldrh	r3, [r7, #10]
 80031a6:	f003 0303 	and.w	r3, r3, #3
 80031aa:	b29b      	uxth	r3, r3
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d10b      	bne.n	80031c8 <TM_RTC_GetUnixTimeStamp+0xb8>
 80031b0:	897b      	ldrh	r3, [r7, #10]
 80031b2:	4a30      	ldr	r2, [pc, #192]	; (8003274 <TM_RTC_GetUnixTimeStamp+0x164>)
 80031b4:	fba2 1203 	umull	r1, r2, r2, r3
 80031b8:	0952      	lsrs	r2, r2, #5
 80031ba:	2164      	movs	r1, #100	; 0x64
 80031bc:	fb01 f202 	mul.w	r2, r1, r2
 80031c0:	1a9b      	subs	r3, r3, r2
 80031c2:	b29b      	uxth	r3, r3
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d10c      	bne.n	80031e2 <TM_RTC_GetUnixTimeStamp+0xd2>
 80031c8:	897b      	ldrh	r3, [r7, #10]
 80031ca:	4a2a      	ldr	r2, [pc, #168]	; (8003274 <TM_RTC_GetUnixTimeStamp+0x164>)
 80031cc:	fba2 1203 	umull	r1, r2, r2, r3
 80031d0:	09d2      	lsrs	r2, r2, #7
 80031d2:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80031d6:	fb01 f202 	mul.w	r2, r1, r2
 80031da:	1a9b      	subs	r3, r3, r2
 80031dc:	b29b      	uxth	r3, r3
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d101      	bne.n	80031e6 <TM_RTC_GetUnixTimeStamp+0xd6>
 80031e2:	2201      	movs	r2, #1
 80031e4:	e000      	b.n	80031e8 <TM_RTC_GetUnixTimeStamp+0xd8>
 80031e6:	2200      	movs	r2, #0
 80031e8:	8a7b      	ldrh	r3, [r7, #18]
 80031ea:	1e59      	subs	r1, r3, #1
 80031ec:	4822      	ldr	r0, [pc, #136]	; (8003278 <TM_RTC_GetUnixTimeStamp+0x168>)
 80031ee:	4613      	mov	r3, r2
 80031f0:	005b      	lsls	r3, r3, #1
 80031f2:	4413      	add	r3, r2
 80031f4:	009b      	lsls	r3, r3, #2
 80031f6:	4403      	add	r3, r0
 80031f8:	440b      	add	r3, r1
 80031fa:	781b      	ldrb	r3, [r3, #0]
 80031fc:	461a      	mov	r2, r3
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	4413      	add	r3, r2
 8003202:	617b      	str	r3, [r7, #20]
	for (i = 1; i < data->month; i++) {
 8003204:	8a7b      	ldrh	r3, [r7, #18]
 8003206:	3301      	adds	r3, #1
 8003208:	827b      	strh	r3, [r7, #18]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	7a1b      	ldrb	r3, [r3, #8]
 800320e:	b29b      	uxth	r3, r3
 8003210:	8a7a      	ldrh	r2, [r7, #18]
 8003212:	429a      	cmp	r2, r3
 8003214:	d3c6      	bcc.n	80031a4 <TM_RTC_GetUnixTimeStamp+0x94>
	}
	/* Day starts with 1 */
	days += data->date - 1;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	79db      	ldrb	r3, [r3, #7]
 800321a:	461a      	mov	r2, r3
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	4413      	add	r3, r2
 8003220:	3b01      	subs	r3, #1
 8003222:	617b      	str	r3, [r7, #20]
	seconds = days * RTC_SECONDS_PER_DAY;
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	4a15      	ldr	r2, [pc, #84]	; (800327c <TM_RTC_GetUnixTimeStamp+0x16c>)
 8003228:	fb02 f303 	mul.w	r3, r2, r3
 800322c:	60fb      	str	r3, [r7, #12]
	seconds += data->hours * RTC_SECONDS_PER_HOUR;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	795b      	ldrb	r3, [r3, #5]
 8003232:	461a      	mov	r2, r3
 8003234:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8003238:	fb03 f302 	mul.w	r3, r3, r2
 800323c:	461a      	mov	r2, r3
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	4413      	add	r3, r2
 8003242:	60fb      	str	r3, [r7, #12]
	seconds += data->minutes * RTC_SECONDS_PER_MINUTE;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	791b      	ldrb	r3, [r3, #4]
 8003248:	461a      	mov	r2, r3
 800324a:	4613      	mov	r3, r2
 800324c:	011b      	lsls	r3, r3, #4
 800324e:	1a9b      	subs	r3, r3, r2
 8003250:	009b      	lsls	r3, r3, #2
 8003252:	461a      	mov	r2, r3
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	4413      	add	r3, r2
 8003258:	60fb      	str	r3, [r7, #12]
	seconds += data->seconds;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	781b      	ldrb	r3, [r3, #0]
 800325e:	461a      	mov	r2, r3
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	4413      	add	r3, r2
 8003264:	60fb      	str	r3, [r7, #12]
	
	/* seconds = days * 86400; */
	return seconds;
 8003266:	68fb      	ldr	r3, [r7, #12]
}
 8003268:	4618      	mov	r0, r3
 800326a:	371c      	adds	r7, #28
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr
 8003274:	51eb851f 	.word	0x51eb851f
 8003278:	2000007c 	.word	0x2000007c
 800327c:	00015180 	.word	0x00015180

08003280 <TM_RTC_AlarmAHandler>:
/* Callbacks */
//void TM_RTC_RequestHandler(void) {}
//	/* If user needs this function, then they should be defined separatelly in your project */


void TM_RTC_AlarmAHandler(void) {
 8003280:	b480      	push	{r7}
 8003282:	af00      	add	r7, sp, #0
	/* If user needs this function, then they should be defined separatelly in your project */
}
 8003284:	bf00      	nop
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr

0800328e <TM_RTC_AlarmBHandler>:

void TM_RTC_AlarmBHandler(void) {
 800328e:	b480      	push	{r7}
 8003290:	af00      	add	r7, sp, #0
	/* If user needs this function, then they should be defined separatelly in your project */
}
 8003292:	bf00      	nop
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr

0800329c <RTC_WKUP_IRQHandler>:

/* Private RTC IRQ handlers */
void RTC_WKUP_IRQHandler(void) {
 800329c:	b580      	push	{r7, lr}
 800329e:	af00      	add	r7, sp, #0
	/* Check for RTC interrupt */
	if (RTC_GetITStatus(RTC_IT_WUT) != RESET) {
 80032a0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80032a4:	f7fe fc8a 	bl	8001bbc <RTC_GetITStatus>
 80032a8:	4603      	mov	r3, r0
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d005      	beq.n	80032ba <RTC_WKUP_IRQHandler+0x1e>
		/* Clear interrupt flags */
		RTC_ClearITPendingBit(RTC_IT_WUT);
 80032ae:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80032b2:	f7fe fcb7 	bl	8001c24 <RTC_ClearITPendingBit>
		
		/* Call user function */
		TM_RTC_RequestHandler();
 80032b6:	f7ff f86f 	bl	8002398 <TM_RTC_RequestHandler>
	}
	
	/* Clear EXTI line 22 bit */
	EXTI->PR = 0x00400000;
 80032ba:	4b03      	ldr	r3, [pc, #12]	; (80032c8 <RTC_WKUP_IRQHandler+0x2c>)
 80032bc:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80032c0:	615a      	str	r2, [r3, #20]
}
 80032c2:	bf00      	nop
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	bf00      	nop
 80032c8:	40013c00 	.word	0x40013c00

080032cc <RTC_Alarm_IRQHandler>:

void RTC_Alarm_IRQHandler(void) {
 80032cc:	b580      	push	{r7, lr}
 80032ce:	af00      	add	r7, sp, #0
	/* RTC Alarm A check */
	if (RTC_GetITStatus(RTC_IT_ALRA) != RESET) {
 80032d0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80032d4:	f7fe fc72 	bl	8001bbc <RTC_GetITStatus>
 80032d8:	4603      	mov	r3, r0
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d005      	beq.n	80032ea <RTC_Alarm_IRQHandler+0x1e>
		/* Clear RTC Alarm A interrupt flag */
		RTC_ClearITPendingBit(RTC_IT_ALRA);
 80032de:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80032e2:	f7fe fc9f 	bl	8001c24 <RTC_ClearITPendingBit>
		
		/* Call user function for Alarm A */
		TM_RTC_AlarmAHandler();
 80032e6:	f7ff ffcb 	bl	8003280 <TM_RTC_AlarmAHandler>
	}
	
	/* RTC Alarm B check */
	if (RTC_GetITStatus(RTC_IT_ALRB) != RESET) {
 80032ea:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80032ee:	f7fe fc65 	bl	8001bbc <RTC_GetITStatus>
 80032f2:	4603      	mov	r3, r0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d005      	beq.n	8003304 <RTC_Alarm_IRQHandler+0x38>
		/* Clear RTC Alarm A interrupt flag */
		RTC_ClearITPendingBit(RTC_IT_ALRB);
 80032f8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80032fc:	f7fe fc92 	bl	8001c24 <RTC_ClearITPendingBit>
		
		/* Call user function for Alarm B */
		TM_RTC_AlarmBHandler();
 8003300:	f7ff ffc5 	bl	800328e <TM_RTC_AlarmBHandler>
	}
	
	/* Clear EXTI line 17 bit */
	EXTI->PR = 0x00020000;
 8003304:	4b02      	ldr	r3, [pc, #8]	; (8003310 <RTC_Alarm_IRQHandler+0x44>)
 8003306:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800330a:	615a      	str	r2, [r3, #20]
}
 800330c:	bf00      	nop
 800330e:	bd80      	pop	{r7, pc}
 8003310:	40013c00 	.word	0x40013c00

08003314 <__libc_init_array>:
 8003314:	b570      	push	{r4, r5, r6, lr}
 8003316:	4e0d      	ldr	r6, [pc, #52]	; (800334c <__libc_init_array+0x38>)
 8003318:	4c0d      	ldr	r4, [pc, #52]	; (8003350 <__libc_init_array+0x3c>)
 800331a:	1ba4      	subs	r4, r4, r6
 800331c:	10a4      	asrs	r4, r4, #2
 800331e:	2500      	movs	r5, #0
 8003320:	42a5      	cmp	r5, r4
 8003322:	d109      	bne.n	8003338 <__libc_init_array+0x24>
 8003324:	4e0b      	ldr	r6, [pc, #44]	; (8003354 <__libc_init_array+0x40>)
 8003326:	4c0c      	ldr	r4, [pc, #48]	; (8003358 <__libc_init_array+0x44>)
 8003328:	f002 ff14 	bl	8006154 <_init>
 800332c:	1ba4      	subs	r4, r4, r6
 800332e:	10a4      	asrs	r4, r4, #2
 8003330:	2500      	movs	r5, #0
 8003332:	42a5      	cmp	r5, r4
 8003334:	d105      	bne.n	8003342 <__libc_init_array+0x2e>
 8003336:	bd70      	pop	{r4, r5, r6, pc}
 8003338:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800333c:	4798      	blx	r3
 800333e:	3501      	adds	r5, #1
 8003340:	e7ee      	b.n	8003320 <__libc_init_array+0xc>
 8003342:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003346:	4798      	blx	r3
 8003348:	3501      	adds	r5, #1
 800334a:	e7f2      	b.n	8003332 <__libc_init_array+0x1e>
 800334c:	08006478 	.word	0x08006478
 8003350:	08006478 	.word	0x08006478
 8003354:	08006478 	.word	0x08006478
 8003358:	0800647c 	.word	0x0800647c

0800335c <sprintf>:
 800335c:	b40e      	push	{r1, r2, r3}
 800335e:	b500      	push	{lr}
 8003360:	b09c      	sub	sp, #112	; 0x70
 8003362:	f44f 7102 	mov.w	r1, #520	; 0x208
 8003366:	ab1d      	add	r3, sp, #116	; 0x74
 8003368:	f8ad 1014 	strh.w	r1, [sp, #20]
 800336c:	9002      	str	r0, [sp, #8]
 800336e:	9006      	str	r0, [sp, #24]
 8003370:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003374:	480a      	ldr	r0, [pc, #40]	; (80033a0 <sprintf+0x44>)
 8003376:	9104      	str	r1, [sp, #16]
 8003378:	9107      	str	r1, [sp, #28]
 800337a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800337e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003382:	f8ad 1016 	strh.w	r1, [sp, #22]
 8003386:	6800      	ldr	r0, [r0, #0]
 8003388:	9301      	str	r3, [sp, #4]
 800338a:	a902      	add	r1, sp, #8
 800338c:	f000 f80c 	bl	80033a8 <_svfprintf_r>
 8003390:	9b02      	ldr	r3, [sp, #8]
 8003392:	2200      	movs	r2, #0
 8003394:	701a      	strb	r2, [r3, #0]
 8003396:	b01c      	add	sp, #112	; 0x70
 8003398:	f85d eb04 	ldr.w	lr, [sp], #4
 800339c:	b003      	add	sp, #12
 800339e:	4770      	bx	lr
 80033a0:	20000094 	.word	0x20000094
 80033a4:	00000000 	.word	0x00000000

080033a8 <_svfprintf_r>:
 80033a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033ac:	b0bd      	sub	sp, #244	; 0xf4
 80033ae:	468a      	mov	sl, r1
 80033b0:	4615      	mov	r5, r2
 80033b2:	461f      	mov	r7, r3
 80033b4:	4683      	mov	fp, r0
 80033b6:	f001 fe25 	bl	8005004 <_localeconv_r>
 80033ba:	6803      	ldr	r3, [r0, #0]
 80033bc:	930d      	str	r3, [sp, #52]	; 0x34
 80033be:	4618      	mov	r0, r3
 80033c0:	f7fc ff56 	bl	8000270 <strlen>
 80033c4:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80033c8:	9008      	str	r0, [sp, #32]
 80033ca:	061b      	lsls	r3, r3, #24
 80033cc:	d518      	bpl.n	8003400 <_svfprintf_r+0x58>
 80033ce:	f8da 3010 	ldr.w	r3, [sl, #16]
 80033d2:	b9ab      	cbnz	r3, 8003400 <_svfprintf_r+0x58>
 80033d4:	2140      	movs	r1, #64	; 0x40
 80033d6:	4658      	mov	r0, fp
 80033d8:	f001 fe2a 	bl	8005030 <_malloc_r>
 80033dc:	f8ca 0000 	str.w	r0, [sl]
 80033e0:	f8ca 0010 	str.w	r0, [sl, #16]
 80033e4:	b948      	cbnz	r0, 80033fa <_svfprintf_r+0x52>
 80033e6:	230c      	movs	r3, #12
 80033e8:	f8cb 3000 	str.w	r3, [fp]
 80033ec:	f04f 33ff 	mov.w	r3, #4294967295
 80033f0:	9309      	str	r3, [sp, #36]	; 0x24
 80033f2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80033f4:	b03d      	add	sp, #244	; 0xf4
 80033f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80033fa:	2340      	movs	r3, #64	; 0x40
 80033fc:	f8ca 3014 	str.w	r3, [sl, #20]
 8003400:	ed9f 7b99 	vldr	d7, [pc, #612]	; 8003668 <_svfprintf_r+0x2c0>
 8003404:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003408:	2300      	movs	r3, #0
 800340a:	ac2c      	add	r4, sp, #176	; 0xb0
 800340c:	941f      	str	r4, [sp, #124]	; 0x7c
 800340e:	9321      	str	r3, [sp, #132]	; 0x84
 8003410:	9320      	str	r3, [sp, #128]	; 0x80
 8003412:	9505      	str	r5, [sp, #20]
 8003414:	9303      	str	r3, [sp, #12]
 8003416:	9311      	str	r3, [sp, #68]	; 0x44
 8003418:	9310      	str	r3, [sp, #64]	; 0x40
 800341a:	9309      	str	r3, [sp, #36]	; 0x24
 800341c:	9d05      	ldr	r5, [sp, #20]
 800341e:	462b      	mov	r3, r5
 8003420:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003424:	b112      	cbz	r2, 800342c <_svfprintf_r+0x84>
 8003426:	2a25      	cmp	r2, #37	; 0x25
 8003428:	f040 8083 	bne.w	8003532 <_svfprintf_r+0x18a>
 800342c:	9b05      	ldr	r3, [sp, #20]
 800342e:	1aee      	subs	r6, r5, r3
 8003430:	d00d      	beq.n	800344e <_svfprintf_r+0xa6>
 8003432:	e884 0048 	stmia.w	r4, {r3, r6}
 8003436:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003438:	4433      	add	r3, r6
 800343a:	9321      	str	r3, [sp, #132]	; 0x84
 800343c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800343e:	3301      	adds	r3, #1
 8003440:	2b07      	cmp	r3, #7
 8003442:	9320      	str	r3, [sp, #128]	; 0x80
 8003444:	dc77      	bgt.n	8003536 <_svfprintf_r+0x18e>
 8003446:	3408      	adds	r4, #8
 8003448:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800344a:	4433      	add	r3, r6
 800344c:	9309      	str	r3, [sp, #36]	; 0x24
 800344e:	782b      	ldrb	r3, [r5, #0]
 8003450:	2b00      	cmp	r3, #0
 8003452:	f000 8729 	beq.w	80042a8 <_svfprintf_r+0xf00>
 8003456:	2300      	movs	r3, #0
 8003458:	1c69      	adds	r1, r5, #1
 800345a:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800345e:	461a      	mov	r2, r3
 8003460:	f04f 39ff 	mov.w	r9, #4294967295
 8003464:	930a      	str	r3, [sp, #40]	; 0x28
 8003466:	461d      	mov	r5, r3
 8003468:	200a      	movs	r0, #10
 800346a:	1c4e      	adds	r6, r1, #1
 800346c:	7809      	ldrb	r1, [r1, #0]
 800346e:	9605      	str	r6, [sp, #20]
 8003470:	9102      	str	r1, [sp, #8]
 8003472:	9902      	ldr	r1, [sp, #8]
 8003474:	3920      	subs	r1, #32
 8003476:	2958      	cmp	r1, #88	; 0x58
 8003478:	f200 8418 	bhi.w	8003cac <_svfprintf_r+0x904>
 800347c:	e8df f011 	tbh	[pc, r1, lsl #1]
 8003480:	041600a6 	.word	0x041600a6
 8003484:	00ab0416 	.word	0x00ab0416
 8003488:	04160416 	.word	0x04160416
 800348c:	04160416 	.word	0x04160416
 8003490:	04160416 	.word	0x04160416
 8003494:	006500ae 	.word	0x006500ae
 8003498:	00b70416 	.word	0x00b70416
 800349c:	041600ba 	.word	0x041600ba
 80034a0:	00da00d7 	.word	0x00da00d7
 80034a4:	00da00da 	.word	0x00da00da
 80034a8:	00da00da 	.word	0x00da00da
 80034ac:	00da00da 	.word	0x00da00da
 80034b0:	00da00da 	.word	0x00da00da
 80034b4:	04160416 	.word	0x04160416
 80034b8:	04160416 	.word	0x04160416
 80034bc:	04160416 	.word	0x04160416
 80034c0:	04160416 	.word	0x04160416
 80034c4:	04160416 	.word	0x04160416
 80034c8:	012b0115 	.word	0x012b0115
 80034cc:	012b0416 	.word	0x012b0416
 80034d0:	04160416 	.word	0x04160416
 80034d4:	04160416 	.word	0x04160416
 80034d8:	041600ed 	.word	0x041600ed
 80034dc:	03400416 	.word	0x03400416
 80034e0:	04160416 	.word	0x04160416
 80034e4:	04160416 	.word	0x04160416
 80034e8:	03a80416 	.word	0x03a80416
 80034ec:	04160416 	.word	0x04160416
 80034f0:	04160086 	.word	0x04160086
 80034f4:	04160416 	.word	0x04160416
 80034f8:	04160416 	.word	0x04160416
 80034fc:	04160416 	.word	0x04160416
 8003500:	04160416 	.word	0x04160416
 8003504:	01070416 	.word	0x01070416
 8003508:	012b006b 	.word	0x012b006b
 800350c:	012b012b 	.word	0x012b012b
 8003510:	006b00f0 	.word	0x006b00f0
 8003514:	04160416 	.word	0x04160416
 8003518:	041600fa 	.word	0x041600fa
 800351c:	03420322 	.word	0x03420322
 8003520:	01010376 	.word	0x01010376
 8003524:	03870416 	.word	0x03870416
 8003528:	03aa0416 	.word	0x03aa0416
 800352c:	04160416 	.word	0x04160416
 8003530:	03c2      	.short	0x03c2
 8003532:	461d      	mov	r5, r3
 8003534:	e773      	b.n	800341e <_svfprintf_r+0x76>
 8003536:	aa1f      	add	r2, sp, #124	; 0x7c
 8003538:	4651      	mov	r1, sl
 800353a:	4658      	mov	r0, fp
 800353c:	f002 fa7e 	bl	8005a3c <__ssprint_r>
 8003540:	2800      	cmp	r0, #0
 8003542:	f040 8692 	bne.w	800426a <_svfprintf_r+0xec2>
 8003546:	ac2c      	add	r4, sp, #176	; 0xb0
 8003548:	e77e      	b.n	8003448 <_svfprintf_r+0xa0>
 800354a:	2301      	movs	r3, #1
 800354c:	222b      	movs	r2, #43	; 0x2b
 800354e:	9905      	ldr	r1, [sp, #20]
 8003550:	e78b      	b.n	800346a <_svfprintf_r+0xc2>
 8003552:	460f      	mov	r7, r1
 8003554:	e7fb      	b.n	800354e <_svfprintf_r+0x1a6>
 8003556:	b10b      	cbz	r3, 800355c <_svfprintf_r+0x1b4>
 8003558:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800355c:	06ae      	lsls	r6, r5, #26
 800355e:	f140 80aa 	bpl.w	80036b6 <_svfprintf_r+0x30e>
 8003562:	3707      	adds	r7, #7
 8003564:	f027 0707 	bic.w	r7, r7, #7
 8003568:	f107 0308 	add.w	r3, r7, #8
 800356c:	e9d7 6700 	ldrd	r6, r7, [r7]
 8003570:	9304      	str	r3, [sp, #16]
 8003572:	2e00      	cmp	r6, #0
 8003574:	f177 0300 	sbcs.w	r3, r7, #0
 8003578:	da06      	bge.n	8003588 <_svfprintf_r+0x1e0>
 800357a:	4276      	negs	r6, r6
 800357c:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8003580:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8003584:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8003588:	2301      	movs	r3, #1
 800358a:	e2ca      	b.n	8003b22 <_svfprintf_r+0x77a>
 800358c:	b10b      	cbz	r3, 8003592 <_svfprintf_r+0x1ea>
 800358e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8003592:	4b37      	ldr	r3, [pc, #220]	; (8003670 <_svfprintf_r+0x2c8>)
 8003594:	9311      	str	r3, [sp, #68]	; 0x44
 8003596:	06ab      	lsls	r3, r5, #26
 8003598:	f140 8339 	bpl.w	8003c0e <_svfprintf_r+0x866>
 800359c:	3707      	adds	r7, #7
 800359e:	f027 0707 	bic.w	r7, r7, #7
 80035a2:	f107 0308 	add.w	r3, r7, #8
 80035a6:	e9d7 6700 	ldrd	r6, r7, [r7]
 80035aa:	9304      	str	r3, [sp, #16]
 80035ac:	07e8      	lsls	r0, r5, #31
 80035ae:	d50b      	bpl.n	80035c8 <_svfprintf_r+0x220>
 80035b0:	ea56 0307 	orrs.w	r3, r6, r7
 80035b4:	d008      	beq.n	80035c8 <_svfprintf_r+0x220>
 80035b6:	2330      	movs	r3, #48	; 0x30
 80035b8:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 80035bc:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80035c0:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 80035c4:	f045 0502 	orr.w	r5, r5, #2
 80035c8:	2302      	movs	r3, #2
 80035ca:	e2a7      	b.n	8003b1c <_svfprintf_r+0x774>
 80035cc:	2a00      	cmp	r2, #0
 80035ce:	d1be      	bne.n	800354e <_svfprintf_r+0x1a6>
 80035d0:	2301      	movs	r3, #1
 80035d2:	2220      	movs	r2, #32
 80035d4:	e7bb      	b.n	800354e <_svfprintf_r+0x1a6>
 80035d6:	f045 0501 	orr.w	r5, r5, #1
 80035da:	e7b8      	b.n	800354e <_svfprintf_r+0x1a6>
 80035dc:	683e      	ldr	r6, [r7, #0]
 80035de:	960a      	str	r6, [sp, #40]	; 0x28
 80035e0:	2e00      	cmp	r6, #0
 80035e2:	f107 0104 	add.w	r1, r7, #4
 80035e6:	dab4      	bge.n	8003552 <_svfprintf_r+0x1aa>
 80035e8:	4276      	negs	r6, r6
 80035ea:	960a      	str	r6, [sp, #40]	; 0x28
 80035ec:	460f      	mov	r7, r1
 80035ee:	f045 0504 	orr.w	r5, r5, #4
 80035f2:	e7ac      	b.n	800354e <_svfprintf_r+0x1a6>
 80035f4:	9905      	ldr	r1, [sp, #20]
 80035f6:	1c4e      	adds	r6, r1, #1
 80035f8:	7809      	ldrb	r1, [r1, #0]
 80035fa:	9102      	str	r1, [sp, #8]
 80035fc:	292a      	cmp	r1, #42	; 0x2a
 80035fe:	d010      	beq.n	8003622 <_svfprintf_r+0x27a>
 8003600:	f04f 0900 	mov.w	r9, #0
 8003604:	9605      	str	r6, [sp, #20]
 8003606:	9902      	ldr	r1, [sp, #8]
 8003608:	3930      	subs	r1, #48	; 0x30
 800360a:	2909      	cmp	r1, #9
 800360c:	f63f af31 	bhi.w	8003472 <_svfprintf_r+0xca>
 8003610:	fb00 1909 	mla	r9, r0, r9, r1
 8003614:	9905      	ldr	r1, [sp, #20]
 8003616:	460e      	mov	r6, r1
 8003618:	f816 1b01 	ldrb.w	r1, [r6], #1
 800361c:	9102      	str	r1, [sp, #8]
 800361e:	9605      	str	r6, [sp, #20]
 8003620:	e7f1      	b.n	8003606 <_svfprintf_r+0x25e>
 8003622:	6839      	ldr	r1, [r7, #0]
 8003624:	9605      	str	r6, [sp, #20]
 8003626:	ea41 79e1 	orr.w	r9, r1, r1, asr #31
 800362a:	3704      	adds	r7, #4
 800362c:	e78f      	b.n	800354e <_svfprintf_r+0x1a6>
 800362e:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8003632:	e78c      	b.n	800354e <_svfprintf_r+0x1a6>
 8003634:	2100      	movs	r1, #0
 8003636:	910a      	str	r1, [sp, #40]	; 0x28
 8003638:	9902      	ldr	r1, [sp, #8]
 800363a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800363c:	3930      	subs	r1, #48	; 0x30
 800363e:	fb00 1106 	mla	r1, r0, r6, r1
 8003642:	910a      	str	r1, [sp, #40]	; 0x28
 8003644:	9905      	ldr	r1, [sp, #20]
 8003646:	460e      	mov	r6, r1
 8003648:	f816 1b01 	ldrb.w	r1, [r6], #1
 800364c:	9102      	str	r1, [sp, #8]
 800364e:	9902      	ldr	r1, [sp, #8]
 8003650:	9605      	str	r6, [sp, #20]
 8003652:	3930      	subs	r1, #48	; 0x30
 8003654:	2909      	cmp	r1, #9
 8003656:	d9ef      	bls.n	8003638 <_svfprintf_r+0x290>
 8003658:	e70b      	b.n	8003472 <_svfprintf_r+0xca>
 800365a:	f045 0508 	orr.w	r5, r5, #8
 800365e:	e776      	b.n	800354e <_svfprintf_r+0x1a6>
 8003660:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8003664:	e773      	b.n	800354e <_svfprintf_r+0x1a6>
 8003666:	bf00      	nop
	...
 8003670:	08006212 	.word	0x08006212
 8003674:	9905      	ldr	r1, [sp, #20]
 8003676:	7809      	ldrb	r1, [r1, #0]
 8003678:	296c      	cmp	r1, #108	; 0x6c
 800367a:	d105      	bne.n	8003688 <_svfprintf_r+0x2e0>
 800367c:	9905      	ldr	r1, [sp, #20]
 800367e:	3101      	adds	r1, #1
 8003680:	9105      	str	r1, [sp, #20]
 8003682:	f045 0520 	orr.w	r5, r5, #32
 8003686:	e762      	b.n	800354e <_svfprintf_r+0x1a6>
 8003688:	f045 0510 	orr.w	r5, r5, #16
 800368c:	e75f      	b.n	800354e <_svfprintf_r+0x1a6>
 800368e:	1d3b      	adds	r3, r7, #4
 8003690:	9304      	str	r3, [sp, #16]
 8003692:	2600      	movs	r6, #0
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 800369a:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 800369e:	f04f 0901 	mov.w	r9, #1
 80036a2:	4637      	mov	r7, r6
 80036a4:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 80036a8:	e11b      	b.n	80038e2 <_svfprintf_r+0x53a>
 80036aa:	b10b      	cbz	r3, 80036b0 <_svfprintf_r+0x308>
 80036ac:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80036b0:	f045 0510 	orr.w	r5, r5, #16
 80036b4:	e752      	b.n	800355c <_svfprintf_r+0x1b4>
 80036b6:	f015 0f10 	tst.w	r5, #16
 80036ba:	f107 0304 	add.w	r3, r7, #4
 80036be:	d003      	beq.n	80036c8 <_svfprintf_r+0x320>
 80036c0:	683e      	ldr	r6, [r7, #0]
 80036c2:	9304      	str	r3, [sp, #16]
 80036c4:	17f7      	asrs	r7, r6, #31
 80036c6:	e754      	b.n	8003572 <_svfprintf_r+0x1ca>
 80036c8:	683e      	ldr	r6, [r7, #0]
 80036ca:	9304      	str	r3, [sp, #16]
 80036cc:	f015 0f40 	tst.w	r5, #64	; 0x40
 80036d0:	bf18      	it	ne
 80036d2:	b236      	sxthne	r6, r6
 80036d4:	e7f6      	b.n	80036c4 <_svfprintf_r+0x31c>
 80036d6:	b10b      	cbz	r3, 80036dc <_svfprintf_r+0x334>
 80036d8:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80036dc:	3707      	adds	r7, #7
 80036de:	f027 0707 	bic.w	r7, r7, #7
 80036e2:	f107 0308 	add.w	r3, r7, #8
 80036e6:	9304      	str	r3, [sp, #16]
 80036e8:	ed97 7b00 	vldr	d7, [r7]
 80036ec:	ed8d 7b06 	vstr	d7, [sp, #24]
 80036f0:	9b06      	ldr	r3, [sp, #24]
 80036f2:	9312      	str	r3, [sp, #72]	; 0x48
 80036f4:	9b07      	ldr	r3, [sp, #28]
 80036f6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80036fa:	9313      	str	r3, [sp, #76]	; 0x4c
 80036fc:	f04f 32ff 	mov.w	r2, #4294967295
 8003700:	4b4a      	ldr	r3, [pc, #296]	; (800382c <_svfprintf_r+0x484>)
 8003702:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8003706:	f7fd fa0d 	bl	8000b24 <__aeabi_dcmpun>
 800370a:	2800      	cmp	r0, #0
 800370c:	f040 85d5 	bne.w	80042ba <_svfprintf_r+0xf12>
 8003710:	f04f 32ff 	mov.w	r2, #4294967295
 8003714:	4b45      	ldr	r3, [pc, #276]	; (800382c <_svfprintf_r+0x484>)
 8003716:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800371a:	f7fd f9e5 	bl	8000ae8 <__aeabi_dcmple>
 800371e:	2800      	cmp	r0, #0
 8003720:	f040 85cb 	bne.w	80042ba <_svfprintf_r+0xf12>
 8003724:	2200      	movs	r2, #0
 8003726:	2300      	movs	r3, #0
 8003728:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800372c:	f7fd f9d2 	bl	8000ad4 <__aeabi_dcmplt>
 8003730:	b110      	cbz	r0, 8003738 <_svfprintf_r+0x390>
 8003732:	232d      	movs	r3, #45	; 0x2d
 8003734:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8003738:	4b3d      	ldr	r3, [pc, #244]	; (8003830 <_svfprintf_r+0x488>)
 800373a:	4a3e      	ldr	r2, [pc, #248]	; (8003834 <_svfprintf_r+0x48c>)
 800373c:	9902      	ldr	r1, [sp, #8]
 800373e:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8003742:	2947      	cmp	r1, #71	; 0x47
 8003744:	bfcc      	ite	gt
 8003746:	4690      	movgt	r8, r2
 8003748:	4698      	movle	r8, r3
 800374a:	f04f 0903 	mov.w	r9, #3
 800374e:	2600      	movs	r6, #0
 8003750:	4637      	mov	r7, r6
 8003752:	e0c6      	b.n	80038e2 <_svfprintf_r+0x53a>
 8003754:	f1b9 3fff 	cmp.w	r9, #4294967295
 8003758:	d022      	beq.n	80037a0 <_svfprintf_r+0x3f8>
 800375a:	9b02      	ldr	r3, [sp, #8]
 800375c:	f023 0320 	bic.w	r3, r3, #32
 8003760:	2b47      	cmp	r3, #71	; 0x47
 8003762:	d104      	bne.n	800376e <_svfprintf_r+0x3c6>
 8003764:	f1b9 0f00 	cmp.w	r9, #0
 8003768:	bf08      	it	eq
 800376a:	f04f 0901 	moveq.w	r9, #1
 800376e:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8003772:	930c      	str	r3, [sp, #48]	; 0x30
 8003774:	9b07      	ldr	r3, [sp, #28]
 8003776:	2b00      	cmp	r3, #0
 8003778:	da15      	bge.n	80037a6 <_svfprintf_r+0x3fe>
 800377a:	9b06      	ldr	r3, [sp, #24]
 800377c:	930e      	str	r3, [sp, #56]	; 0x38
 800377e:	9b07      	ldr	r3, [sp, #28]
 8003780:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8003784:	930f      	str	r3, [sp, #60]	; 0x3c
 8003786:	232d      	movs	r3, #45	; 0x2d
 8003788:	930b      	str	r3, [sp, #44]	; 0x2c
 800378a:	9b02      	ldr	r3, [sp, #8]
 800378c:	f023 0720 	bic.w	r7, r3, #32
 8003790:	2f46      	cmp	r7, #70	; 0x46
 8003792:	d00e      	beq.n	80037b2 <_svfprintf_r+0x40a>
 8003794:	2f45      	cmp	r7, #69	; 0x45
 8003796:	d146      	bne.n	8003826 <_svfprintf_r+0x47e>
 8003798:	f109 0601 	add.w	r6, r9, #1
 800379c:	2102      	movs	r1, #2
 800379e:	e00a      	b.n	80037b6 <_svfprintf_r+0x40e>
 80037a0:	f04f 0906 	mov.w	r9, #6
 80037a4:	e7e3      	b.n	800376e <_svfprintf_r+0x3c6>
 80037a6:	ed9d 7b06 	vldr	d7, [sp, #24]
 80037aa:	2300      	movs	r3, #0
 80037ac:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 80037b0:	e7ea      	b.n	8003788 <_svfprintf_r+0x3e0>
 80037b2:	464e      	mov	r6, r9
 80037b4:	2103      	movs	r1, #3
 80037b6:	ab1d      	add	r3, sp, #116	; 0x74
 80037b8:	9301      	str	r3, [sp, #4]
 80037ba:	ab1a      	add	r3, sp, #104	; 0x68
 80037bc:	9300      	str	r3, [sp, #0]
 80037be:	4632      	mov	r2, r6
 80037c0:	ab19      	add	r3, sp, #100	; 0x64
 80037c2:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 80037c6:	4658      	mov	r0, fp
 80037c8:	f000 fe4e 	bl	8004468 <_dtoa_r>
 80037cc:	2f47      	cmp	r7, #71	; 0x47
 80037ce:	4680      	mov	r8, r0
 80037d0:	d102      	bne.n	80037d8 <_svfprintf_r+0x430>
 80037d2:	07e8      	lsls	r0, r5, #31
 80037d4:	f140 857e 	bpl.w	80042d4 <_svfprintf_r+0xf2c>
 80037d8:	eb08 0306 	add.w	r3, r8, r6
 80037dc:	2f46      	cmp	r7, #70	; 0x46
 80037de:	9303      	str	r3, [sp, #12]
 80037e0:	d111      	bne.n	8003806 <_svfprintf_r+0x45e>
 80037e2:	f898 3000 	ldrb.w	r3, [r8]
 80037e6:	2b30      	cmp	r3, #48	; 0x30
 80037e8:	d109      	bne.n	80037fe <_svfprintf_r+0x456>
 80037ea:	2200      	movs	r2, #0
 80037ec:	2300      	movs	r3, #0
 80037ee:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80037f2:	f7fd f965 	bl	8000ac0 <__aeabi_dcmpeq>
 80037f6:	b910      	cbnz	r0, 80037fe <_svfprintf_r+0x456>
 80037f8:	f1c6 0601 	rsb	r6, r6, #1
 80037fc:	9619      	str	r6, [sp, #100]	; 0x64
 80037fe:	9a03      	ldr	r2, [sp, #12]
 8003800:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003802:	441a      	add	r2, r3
 8003804:	9203      	str	r2, [sp, #12]
 8003806:	2200      	movs	r2, #0
 8003808:	2300      	movs	r3, #0
 800380a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800380e:	f7fd f957 	bl	8000ac0 <__aeabi_dcmpeq>
 8003812:	b988      	cbnz	r0, 8003838 <_svfprintf_r+0x490>
 8003814:	2230      	movs	r2, #48	; 0x30
 8003816:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8003818:	9903      	ldr	r1, [sp, #12]
 800381a:	4299      	cmp	r1, r3
 800381c:	d90e      	bls.n	800383c <_svfprintf_r+0x494>
 800381e:	1c59      	adds	r1, r3, #1
 8003820:	911d      	str	r1, [sp, #116]	; 0x74
 8003822:	701a      	strb	r2, [r3, #0]
 8003824:	e7f7      	b.n	8003816 <_svfprintf_r+0x46e>
 8003826:	464e      	mov	r6, r9
 8003828:	e7b8      	b.n	800379c <_svfprintf_r+0x3f4>
 800382a:	bf00      	nop
 800382c:	7fefffff 	.word	0x7fefffff
 8003830:	08006202 	.word	0x08006202
 8003834:	08006206 	.word	0x08006206
 8003838:	9b03      	ldr	r3, [sp, #12]
 800383a:	931d      	str	r3, [sp, #116]	; 0x74
 800383c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800383e:	2f47      	cmp	r7, #71	; 0x47
 8003840:	eba3 0308 	sub.w	r3, r3, r8
 8003844:	9303      	str	r3, [sp, #12]
 8003846:	f040 80fa 	bne.w	8003a3e <_svfprintf_r+0x696>
 800384a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800384c:	1cd9      	adds	r1, r3, #3
 800384e:	db02      	blt.n	8003856 <_svfprintf_r+0x4ae>
 8003850:	4599      	cmp	r9, r3
 8003852:	f280 8120 	bge.w	8003a96 <_svfprintf_r+0x6ee>
 8003856:	9b02      	ldr	r3, [sp, #8]
 8003858:	3b02      	subs	r3, #2
 800385a:	9302      	str	r3, [sp, #8]
 800385c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800385e:	f89d 1008 	ldrb.w	r1, [sp, #8]
 8003862:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 8003866:	1e53      	subs	r3, r2, #1
 8003868:	2b00      	cmp	r3, #0
 800386a:	9319      	str	r3, [sp, #100]	; 0x64
 800386c:	bfb6      	itet	lt
 800386e:	f1c2 0301 	rsblt	r3, r2, #1
 8003872:	222b      	movge	r2, #43	; 0x2b
 8003874:	222d      	movlt	r2, #45	; 0x2d
 8003876:	2b09      	cmp	r3, #9
 8003878:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 800387c:	f340 80fb 	ble.w	8003a76 <_svfprintf_r+0x6ce>
 8003880:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8003884:	260a      	movs	r6, #10
 8003886:	fb93 f0f6 	sdiv	r0, r3, r6
 800388a:	fb06 3310 	mls	r3, r6, r0, r3
 800388e:	3330      	adds	r3, #48	; 0x30
 8003890:	2809      	cmp	r0, #9
 8003892:	f802 3c01 	strb.w	r3, [r2, #-1]
 8003896:	f102 31ff 	add.w	r1, r2, #4294967295
 800389a:	4603      	mov	r3, r0
 800389c:	f300 80e4 	bgt.w	8003a68 <_svfprintf_r+0x6c0>
 80038a0:	3330      	adds	r3, #48	; 0x30
 80038a2:	f801 3c01 	strb.w	r3, [r1, #-1]
 80038a6:	3a02      	subs	r2, #2
 80038a8:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 80038ac:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 80038b0:	4282      	cmp	r2, r0
 80038b2:	4619      	mov	r1, r3
 80038b4:	f0c0 80da 	bcc.w	8003a6c <_svfprintf_r+0x6c4>
 80038b8:	9a03      	ldr	r2, [sp, #12]
 80038ba:	ab1b      	add	r3, sp, #108	; 0x6c
 80038bc:	1acb      	subs	r3, r1, r3
 80038be:	2a01      	cmp	r2, #1
 80038c0:	9310      	str	r3, [sp, #64]	; 0x40
 80038c2:	eb03 0902 	add.w	r9, r3, r2
 80038c6:	dc02      	bgt.n	80038ce <_svfprintf_r+0x526>
 80038c8:	f015 0701 	ands.w	r7, r5, #1
 80038cc:	d002      	beq.n	80038d4 <_svfprintf_r+0x52c>
 80038ce:	9b08      	ldr	r3, [sp, #32]
 80038d0:	2700      	movs	r7, #0
 80038d2:	4499      	add	r9, r3
 80038d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80038d6:	b113      	cbz	r3, 80038de <_svfprintf_r+0x536>
 80038d8:	232d      	movs	r3, #45	; 0x2d
 80038da:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80038de:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80038e0:	2600      	movs	r6, #0
 80038e2:	454e      	cmp	r6, r9
 80038e4:	4633      	mov	r3, r6
 80038e6:	bfb8      	it	lt
 80038e8:	464b      	movlt	r3, r9
 80038ea:	930b      	str	r3, [sp, #44]	; 0x2c
 80038ec:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 80038f0:	b113      	cbz	r3, 80038f8 <_svfprintf_r+0x550>
 80038f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80038f4:	3301      	adds	r3, #1
 80038f6:	930b      	str	r3, [sp, #44]	; 0x2c
 80038f8:	f015 0302 	ands.w	r3, r5, #2
 80038fc:	9314      	str	r3, [sp, #80]	; 0x50
 80038fe:	bf1e      	ittt	ne
 8003900:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 8003902:	3302      	addne	r3, #2
 8003904:	930b      	strne	r3, [sp, #44]	; 0x2c
 8003906:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 800390a:	9315      	str	r3, [sp, #84]	; 0x54
 800390c:	d118      	bne.n	8003940 <_svfprintf_r+0x598>
 800390e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003910:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003912:	1a9b      	subs	r3, r3, r2
 8003914:	2b00      	cmp	r3, #0
 8003916:	930c      	str	r3, [sp, #48]	; 0x30
 8003918:	dd12      	ble.n	8003940 <_svfprintf_r+0x598>
 800391a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800391c:	2b10      	cmp	r3, #16
 800391e:	4ba9      	ldr	r3, [pc, #676]	; (8003bc4 <_svfprintf_r+0x81c>)
 8003920:	6023      	str	r3, [r4, #0]
 8003922:	f300 81d5 	bgt.w	8003cd0 <_svfprintf_r+0x928>
 8003926:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003928:	6063      	str	r3, [r4, #4]
 800392a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800392c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800392e:	4413      	add	r3, r2
 8003930:	9321      	str	r3, [sp, #132]	; 0x84
 8003932:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003934:	3301      	adds	r3, #1
 8003936:	2b07      	cmp	r3, #7
 8003938:	9320      	str	r3, [sp, #128]	; 0x80
 800393a:	f300 81e2 	bgt.w	8003d02 <_svfprintf_r+0x95a>
 800393e:	3408      	adds	r4, #8
 8003940:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8003944:	b173      	cbz	r3, 8003964 <_svfprintf_r+0x5bc>
 8003946:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 800394a:	6023      	str	r3, [r4, #0]
 800394c:	2301      	movs	r3, #1
 800394e:	6063      	str	r3, [r4, #4]
 8003950:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003952:	3301      	adds	r3, #1
 8003954:	9321      	str	r3, [sp, #132]	; 0x84
 8003956:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003958:	3301      	adds	r3, #1
 800395a:	2b07      	cmp	r3, #7
 800395c:	9320      	str	r3, [sp, #128]	; 0x80
 800395e:	f300 81da 	bgt.w	8003d16 <_svfprintf_r+0x96e>
 8003962:	3408      	adds	r4, #8
 8003964:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003966:	b16b      	cbz	r3, 8003984 <_svfprintf_r+0x5dc>
 8003968:	ab18      	add	r3, sp, #96	; 0x60
 800396a:	6023      	str	r3, [r4, #0]
 800396c:	2302      	movs	r3, #2
 800396e:	6063      	str	r3, [r4, #4]
 8003970:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003972:	3302      	adds	r3, #2
 8003974:	9321      	str	r3, [sp, #132]	; 0x84
 8003976:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003978:	3301      	adds	r3, #1
 800397a:	2b07      	cmp	r3, #7
 800397c:	9320      	str	r3, [sp, #128]	; 0x80
 800397e:	f300 81d4 	bgt.w	8003d2a <_svfprintf_r+0x982>
 8003982:	3408      	adds	r4, #8
 8003984:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003986:	2b80      	cmp	r3, #128	; 0x80
 8003988:	d114      	bne.n	80039b4 <_svfprintf_r+0x60c>
 800398a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800398c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800398e:	1a9b      	subs	r3, r3, r2
 8003990:	2b00      	cmp	r3, #0
 8003992:	dd0f      	ble.n	80039b4 <_svfprintf_r+0x60c>
 8003994:	4a8c      	ldr	r2, [pc, #560]	; (8003bc8 <_svfprintf_r+0x820>)
 8003996:	6022      	str	r2, [r4, #0]
 8003998:	2b10      	cmp	r3, #16
 800399a:	f300 81d0 	bgt.w	8003d3e <_svfprintf_r+0x996>
 800399e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80039a0:	6063      	str	r3, [r4, #4]
 80039a2:	4413      	add	r3, r2
 80039a4:	9321      	str	r3, [sp, #132]	; 0x84
 80039a6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80039a8:	3301      	adds	r3, #1
 80039aa:	2b07      	cmp	r3, #7
 80039ac:	9320      	str	r3, [sp, #128]	; 0x80
 80039ae:	f300 81df 	bgt.w	8003d70 <_svfprintf_r+0x9c8>
 80039b2:	3408      	adds	r4, #8
 80039b4:	eba6 0609 	sub.w	r6, r6, r9
 80039b8:	2e00      	cmp	r6, #0
 80039ba:	dd0f      	ble.n	80039dc <_svfprintf_r+0x634>
 80039bc:	4b82      	ldr	r3, [pc, #520]	; (8003bc8 <_svfprintf_r+0x820>)
 80039be:	6023      	str	r3, [r4, #0]
 80039c0:	2e10      	cmp	r6, #16
 80039c2:	f300 81df 	bgt.w	8003d84 <_svfprintf_r+0x9dc>
 80039c6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80039c8:	9821      	ldr	r0, [sp, #132]	; 0x84
 80039ca:	6066      	str	r6, [r4, #4]
 80039cc:	3301      	adds	r3, #1
 80039ce:	4406      	add	r6, r0
 80039d0:	2b07      	cmp	r3, #7
 80039d2:	9621      	str	r6, [sp, #132]	; 0x84
 80039d4:	9320      	str	r3, [sp, #128]	; 0x80
 80039d6:	f300 81ec 	bgt.w	8003db2 <_svfprintf_r+0xa0a>
 80039da:	3408      	adds	r4, #8
 80039dc:	05eb      	lsls	r3, r5, #23
 80039de:	f100 81f2 	bmi.w	8003dc6 <_svfprintf_r+0xa1e>
 80039e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80039e4:	e884 0300 	stmia.w	r4, {r8, r9}
 80039e8:	444b      	add	r3, r9
 80039ea:	9321      	str	r3, [sp, #132]	; 0x84
 80039ec:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80039ee:	3301      	adds	r3, #1
 80039f0:	2b07      	cmp	r3, #7
 80039f2:	9320      	str	r3, [sp, #128]	; 0x80
 80039f4:	f340 8419 	ble.w	800422a <_svfprintf_r+0xe82>
 80039f8:	aa1f      	add	r2, sp, #124	; 0x7c
 80039fa:	4651      	mov	r1, sl
 80039fc:	4658      	mov	r0, fp
 80039fe:	f002 f81d 	bl	8005a3c <__ssprint_r>
 8003a02:	2800      	cmp	r0, #0
 8003a04:	f040 8431 	bne.w	800426a <_svfprintf_r+0xec2>
 8003a08:	ac2c      	add	r4, sp, #176	; 0xb0
 8003a0a:	076b      	lsls	r3, r5, #29
 8003a0c:	f100 8410 	bmi.w	8004230 <_svfprintf_r+0xe88>
 8003a10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003a12:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003a14:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003a16:	428a      	cmp	r2, r1
 8003a18:	bfac      	ite	ge
 8003a1a:	189b      	addge	r3, r3, r2
 8003a1c:	185b      	addlt	r3, r3, r1
 8003a1e:	9309      	str	r3, [sp, #36]	; 0x24
 8003a20:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003a22:	b13b      	cbz	r3, 8003a34 <_svfprintf_r+0x68c>
 8003a24:	aa1f      	add	r2, sp, #124	; 0x7c
 8003a26:	4651      	mov	r1, sl
 8003a28:	4658      	mov	r0, fp
 8003a2a:	f002 f807 	bl	8005a3c <__ssprint_r>
 8003a2e:	2800      	cmp	r0, #0
 8003a30:	f040 841b 	bne.w	800426a <_svfprintf_r+0xec2>
 8003a34:	2300      	movs	r3, #0
 8003a36:	9320      	str	r3, [sp, #128]	; 0x80
 8003a38:	9f04      	ldr	r7, [sp, #16]
 8003a3a:	ac2c      	add	r4, sp, #176	; 0xb0
 8003a3c:	e4ee      	b.n	800341c <_svfprintf_r+0x74>
 8003a3e:	9b02      	ldr	r3, [sp, #8]
 8003a40:	2b65      	cmp	r3, #101	; 0x65
 8003a42:	f77f af0b 	ble.w	800385c <_svfprintf_r+0x4b4>
 8003a46:	9b02      	ldr	r3, [sp, #8]
 8003a48:	2b66      	cmp	r3, #102	; 0x66
 8003a4a:	d124      	bne.n	8003a96 <_svfprintf_r+0x6ee>
 8003a4c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	dd19      	ble.n	8003a86 <_svfprintf_r+0x6de>
 8003a52:	f1b9 0f00 	cmp.w	r9, #0
 8003a56:	d101      	bne.n	8003a5c <_svfprintf_r+0x6b4>
 8003a58:	07ea      	lsls	r2, r5, #31
 8003a5a:	d502      	bpl.n	8003a62 <_svfprintf_r+0x6ba>
 8003a5c:	9a08      	ldr	r2, [sp, #32]
 8003a5e:	4413      	add	r3, r2
 8003a60:	444b      	add	r3, r9
 8003a62:	9f19      	ldr	r7, [sp, #100]	; 0x64
 8003a64:	4699      	mov	r9, r3
 8003a66:	e735      	b.n	80038d4 <_svfprintf_r+0x52c>
 8003a68:	460a      	mov	r2, r1
 8003a6a:	e70c      	b.n	8003886 <_svfprintf_r+0x4de>
 8003a6c:	f812 1b01 	ldrb.w	r1, [r2], #1
 8003a70:	f803 1b01 	strb.w	r1, [r3], #1
 8003a74:	e71c      	b.n	80038b0 <_svfprintf_r+0x508>
 8003a76:	2230      	movs	r2, #48	; 0x30
 8003a78:	4413      	add	r3, r2
 8003a7a:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 8003a7e:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8003a82:	a91c      	add	r1, sp, #112	; 0x70
 8003a84:	e718      	b.n	80038b8 <_svfprintf_r+0x510>
 8003a86:	f1b9 0f00 	cmp.w	r9, #0
 8003a8a:	d101      	bne.n	8003a90 <_svfprintf_r+0x6e8>
 8003a8c:	07eb      	lsls	r3, r5, #31
 8003a8e:	d515      	bpl.n	8003abc <_svfprintf_r+0x714>
 8003a90:	9b08      	ldr	r3, [sp, #32]
 8003a92:	3301      	adds	r3, #1
 8003a94:	e7e4      	b.n	8003a60 <_svfprintf_r+0x6b8>
 8003a96:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8003a98:	9b03      	ldr	r3, [sp, #12]
 8003a9a:	429a      	cmp	r2, r3
 8003a9c:	db06      	blt.n	8003aac <_svfprintf_r+0x704>
 8003a9e:	07ef      	lsls	r7, r5, #31
 8003aa0:	d50e      	bpl.n	8003ac0 <_svfprintf_r+0x718>
 8003aa2:	9b08      	ldr	r3, [sp, #32]
 8003aa4:	4413      	add	r3, r2
 8003aa6:	2267      	movs	r2, #103	; 0x67
 8003aa8:	9202      	str	r2, [sp, #8]
 8003aaa:	e7da      	b.n	8003a62 <_svfprintf_r+0x6ba>
 8003aac:	9b03      	ldr	r3, [sp, #12]
 8003aae:	9908      	ldr	r1, [sp, #32]
 8003ab0:	2a00      	cmp	r2, #0
 8003ab2:	440b      	add	r3, r1
 8003ab4:	dcf7      	bgt.n	8003aa6 <_svfprintf_r+0x6fe>
 8003ab6:	f1c2 0201 	rsb	r2, r2, #1
 8003aba:	e7f3      	b.n	8003aa4 <_svfprintf_r+0x6fc>
 8003abc:	2301      	movs	r3, #1
 8003abe:	e7d0      	b.n	8003a62 <_svfprintf_r+0x6ba>
 8003ac0:	4613      	mov	r3, r2
 8003ac2:	e7f0      	b.n	8003aa6 <_svfprintf_r+0x6fe>
 8003ac4:	b10b      	cbz	r3, 8003aca <_svfprintf_r+0x722>
 8003ac6:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8003aca:	f015 0f20 	tst.w	r5, #32
 8003ace:	f107 0304 	add.w	r3, r7, #4
 8003ad2:	d008      	beq.n	8003ae6 <_svfprintf_r+0x73e>
 8003ad4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003ad6:	683a      	ldr	r2, [r7, #0]
 8003ad8:	17ce      	asrs	r6, r1, #31
 8003ada:	4608      	mov	r0, r1
 8003adc:	4631      	mov	r1, r6
 8003ade:	e9c2 0100 	strd	r0, r1, [r2]
 8003ae2:	461f      	mov	r7, r3
 8003ae4:	e49a      	b.n	800341c <_svfprintf_r+0x74>
 8003ae6:	06ee      	lsls	r6, r5, #27
 8003ae8:	d503      	bpl.n	8003af2 <_svfprintf_r+0x74a>
 8003aea:	683a      	ldr	r2, [r7, #0]
 8003aec:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003aee:	6011      	str	r1, [r2, #0]
 8003af0:	e7f7      	b.n	8003ae2 <_svfprintf_r+0x73a>
 8003af2:	0668      	lsls	r0, r5, #25
 8003af4:	d5f9      	bpl.n	8003aea <_svfprintf_r+0x742>
 8003af6:	683a      	ldr	r2, [r7, #0]
 8003af8:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 8003afc:	8011      	strh	r1, [r2, #0]
 8003afe:	e7f0      	b.n	8003ae2 <_svfprintf_r+0x73a>
 8003b00:	f045 0510 	orr.w	r5, r5, #16
 8003b04:	f015 0320 	ands.w	r3, r5, #32
 8003b08:	d022      	beq.n	8003b50 <_svfprintf_r+0x7a8>
 8003b0a:	3707      	adds	r7, #7
 8003b0c:	f027 0707 	bic.w	r7, r7, #7
 8003b10:	f107 0308 	add.w	r3, r7, #8
 8003b14:	e9d7 6700 	ldrd	r6, r7, [r7]
 8003b18:	9304      	str	r3, [sp, #16]
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8003b22:	f1b9 3fff 	cmp.w	r9, #4294967295
 8003b26:	f000 83db 	beq.w	80042e0 <_svfprintf_r+0xf38>
 8003b2a:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 8003b2e:	920b      	str	r2, [sp, #44]	; 0x2c
 8003b30:	ea56 0207 	orrs.w	r2, r6, r7
 8003b34:	f040 83d9 	bne.w	80042ea <_svfprintf_r+0xf42>
 8003b38:	f1b9 0f00 	cmp.w	r9, #0
 8003b3c:	f000 80aa 	beq.w	8003c94 <_svfprintf_r+0x8ec>
 8003b40:	2b01      	cmp	r3, #1
 8003b42:	d076      	beq.n	8003c32 <_svfprintf_r+0x88a>
 8003b44:	2b02      	cmp	r3, #2
 8003b46:	f000 8091 	beq.w	8003c6c <_svfprintf_r+0x8c4>
 8003b4a:	2600      	movs	r6, #0
 8003b4c:	2700      	movs	r7, #0
 8003b4e:	e3d2      	b.n	80042f6 <_svfprintf_r+0xf4e>
 8003b50:	1d3a      	adds	r2, r7, #4
 8003b52:	f015 0110 	ands.w	r1, r5, #16
 8003b56:	9204      	str	r2, [sp, #16]
 8003b58:	d002      	beq.n	8003b60 <_svfprintf_r+0x7b8>
 8003b5a:	683e      	ldr	r6, [r7, #0]
 8003b5c:	2700      	movs	r7, #0
 8003b5e:	e7dd      	b.n	8003b1c <_svfprintf_r+0x774>
 8003b60:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8003b64:	d0f9      	beq.n	8003b5a <_svfprintf_r+0x7b2>
 8003b66:	883e      	ldrh	r6, [r7, #0]
 8003b68:	2700      	movs	r7, #0
 8003b6a:	e7d6      	b.n	8003b1a <_svfprintf_r+0x772>
 8003b6c:	1d3b      	adds	r3, r7, #4
 8003b6e:	9304      	str	r3, [sp, #16]
 8003b70:	2330      	movs	r3, #48	; 0x30
 8003b72:	2278      	movs	r2, #120	; 0x78
 8003b74:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8003b78:	4b14      	ldr	r3, [pc, #80]	; (8003bcc <_svfprintf_r+0x824>)
 8003b7a:	683e      	ldr	r6, [r7, #0]
 8003b7c:	9311      	str	r3, [sp, #68]	; 0x44
 8003b7e:	2700      	movs	r7, #0
 8003b80:	f045 0502 	orr.w	r5, r5, #2
 8003b84:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 8003b88:	2302      	movs	r3, #2
 8003b8a:	9202      	str	r2, [sp, #8]
 8003b8c:	e7c6      	b.n	8003b1c <_svfprintf_r+0x774>
 8003b8e:	1d3b      	adds	r3, r7, #4
 8003b90:	2600      	movs	r6, #0
 8003b92:	f1b9 3fff 	cmp.w	r9, #4294967295
 8003b96:	9304      	str	r3, [sp, #16]
 8003b98:	f8d7 8000 	ldr.w	r8, [r7]
 8003b9c:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8003ba0:	d00a      	beq.n	8003bb8 <_svfprintf_r+0x810>
 8003ba2:	464a      	mov	r2, r9
 8003ba4:	4631      	mov	r1, r6
 8003ba6:	4640      	mov	r0, r8
 8003ba8:	f7fc fb12 	bl	80001d0 <memchr>
 8003bac:	2800      	cmp	r0, #0
 8003bae:	f000 808d 	beq.w	8003ccc <_svfprintf_r+0x924>
 8003bb2:	eba0 0908 	sub.w	r9, r0, r8
 8003bb6:	e5cb      	b.n	8003750 <_svfprintf_r+0x3a8>
 8003bb8:	4640      	mov	r0, r8
 8003bba:	f7fc fb59 	bl	8000270 <strlen>
 8003bbe:	4681      	mov	r9, r0
 8003bc0:	e5c6      	b.n	8003750 <_svfprintf_r+0x3a8>
 8003bc2:	bf00      	nop
 8003bc4:	08006236 	.word	0x08006236
 8003bc8:	08006246 	.word	0x08006246
 8003bcc:	08006223 	.word	0x08006223
 8003bd0:	f045 0510 	orr.w	r5, r5, #16
 8003bd4:	06a9      	lsls	r1, r5, #26
 8003bd6:	d509      	bpl.n	8003bec <_svfprintf_r+0x844>
 8003bd8:	3707      	adds	r7, #7
 8003bda:	f027 0707 	bic.w	r7, r7, #7
 8003bde:	f107 0308 	add.w	r3, r7, #8
 8003be2:	e9d7 6700 	ldrd	r6, r7, [r7]
 8003be6:	9304      	str	r3, [sp, #16]
 8003be8:	2301      	movs	r3, #1
 8003bea:	e797      	b.n	8003b1c <_svfprintf_r+0x774>
 8003bec:	1d3b      	adds	r3, r7, #4
 8003bee:	f015 0f10 	tst.w	r5, #16
 8003bf2:	9304      	str	r3, [sp, #16]
 8003bf4:	d001      	beq.n	8003bfa <_svfprintf_r+0x852>
 8003bf6:	683e      	ldr	r6, [r7, #0]
 8003bf8:	e002      	b.n	8003c00 <_svfprintf_r+0x858>
 8003bfa:	066a      	lsls	r2, r5, #25
 8003bfc:	d5fb      	bpl.n	8003bf6 <_svfprintf_r+0x84e>
 8003bfe:	883e      	ldrh	r6, [r7, #0]
 8003c00:	2700      	movs	r7, #0
 8003c02:	e7f1      	b.n	8003be8 <_svfprintf_r+0x840>
 8003c04:	b10b      	cbz	r3, 8003c0a <_svfprintf_r+0x862>
 8003c06:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8003c0a:	4ba3      	ldr	r3, [pc, #652]	; (8003e98 <_svfprintf_r+0xaf0>)
 8003c0c:	e4c2      	b.n	8003594 <_svfprintf_r+0x1ec>
 8003c0e:	1d3b      	adds	r3, r7, #4
 8003c10:	f015 0f10 	tst.w	r5, #16
 8003c14:	9304      	str	r3, [sp, #16]
 8003c16:	d001      	beq.n	8003c1c <_svfprintf_r+0x874>
 8003c18:	683e      	ldr	r6, [r7, #0]
 8003c1a:	e002      	b.n	8003c22 <_svfprintf_r+0x87a>
 8003c1c:	066e      	lsls	r6, r5, #25
 8003c1e:	d5fb      	bpl.n	8003c18 <_svfprintf_r+0x870>
 8003c20:	883e      	ldrh	r6, [r7, #0]
 8003c22:	2700      	movs	r7, #0
 8003c24:	e4c2      	b.n	80035ac <_svfprintf_r+0x204>
 8003c26:	4643      	mov	r3, r8
 8003c28:	e366      	b.n	80042f8 <_svfprintf_r+0xf50>
 8003c2a:	2f00      	cmp	r7, #0
 8003c2c:	bf08      	it	eq
 8003c2e:	2e0a      	cmpeq	r6, #10
 8003c30:	d205      	bcs.n	8003c3e <_svfprintf_r+0x896>
 8003c32:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8003c36:	3630      	adds	r6, #48	; 0x30
 8003c38:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8003c3c:	e377      	b.n	800432e <_svfprintf_r+0xf86>
 8003c3e:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8003c42:	4630      	mov	r0, r6
 8003c44:	4639      	mov	r1, r7
 8003c46:	220a      	movs	r2, #10
 8003c48:	2300      	movs	r3, #0
 8003c4a:	f7fc ffa9 	bl	8000ba0 <__aeabi_uldivmod>
 8003c4e:	3230      	adds	r2, #48	; 0x30
 8003c50:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8003c54:	2300      	movs	r3, #0
 8003c56:	4630      	mov	r0, r6
 8003c58:	4639      	mov	r1, r7
 8003c5a:	220a      	movs	r2, #10
 8003c5c:	f7fc ffa0 	bl	8000ba0 <__aeabi_uldivmod>
 8003c60:	4606      	mov	r6, r0
 8003c62:	460f      	mov	r7, r1
 8003c64:	ea56 0307 	orrs.w	r3, r6, r7
 8003c68:	d1eb      	bne.n	8003c42 <_svfprintf_r+0x89a>
 8003c6a:	e360      	b.n	800432e <_svfprintf_r+0xf86>
 8003c6c:	2600      	movs	r6, #0
 8003c6e:	2700      	movs	r7, #0
 8003c70:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8003c74:	f006 030f 	and.w	r3, r6, #15
 8003c78:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8003c7a:	5cd3      	ldrb	r3, [r2, r3]
 8003c7c:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8003c80:	0933      	lsrs	r3, r6, #4
 8003c82:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8003c86:	093a      	lsrs	r2, r7, #4
 8003c88:	461e      	mov	r6, r3
 8003c8a:	4617      	mov	r7, r2
 8003c8c:	ea56 0307 	orrs.w	r3, r6, r7
 8003c90:	d1f0      	bne.n	8003c74 <_svfprintf_r+0x8cc>
 8003c92:	e34c      	b.n	800432e <_svfprintf_r+0xf86>
 8003c94:	b93b      	cbnz	r3, 8003ca6 <_svfprintf_r+0x8fe>
 8003c96:	07ea      	lsls	r2, r5, #31
 8003c98:	d505      	bpl.n	8003ca6 <_svfprintf_r+0x8fe>
 8003c9a:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8003c9e:	2330      	movs	r3, #48	; 0x30
 8003ca0:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8003ca4:	e343      	b.n	800432e <_svfprintf_r+0xf86>
 8003ca6:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8003caa:	e340      	b.n	800432e <_svfprintf_r+0xf86>
 8003cac:	b10b      	cbz	r3, 8003cb2 <_svfprintf_r+0x90a>
 8003cae:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8003cb2:	9b02      	ldr	r3, [sp, #8]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	f000 82f7 	beq.w	80042a8 <_svfprintf_r+0xf00>
 8003cba:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8003cbe:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8003cc2:	2600      	movs	r6, #0
 8003cc4:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8003cc8:	9704      	str	r7, [sp, #16]
 8003cca:	e4e8      	b.n	800369e <_svfprintf_r+0x2f6>
 8003ccc:	4606      	mov	r6, r0
 8003cce:	e53f      	b.n	8003750 <_svfprintf_r+0x3a8>
 8003cd0:	2310      	movs	r3, #16
 8003cd2:	6063      	str	r3, [r4, #4]
 8003cd4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003cd6:	3310      	adds	r3, #16
 8003cd8:	9321      	str	r3, [sp, #132]	; 0x84
 8003cda:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003cdc:	3301      	adds	r3, #1
 8003cde:	2b07      	cmp	r3, #7
 8003ce0:	9320      	str	r3, [sp, #128]	; 0x80
 8003ce2:	dc04      	bgt.n	8003cee <_svfprintf_r+0x946>
 8003ce4:	3408      	adds	r4, #8
 8003ce6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003ce8:	3b10      	subs	r3, #16
 8003cea:	930c      	str	r3, [sp, #48]	; 0x30
 8003cec:	e615      	b.n	800391a <_svfprintf_r+0x572>
 8003cee:	aa1f      	add	r2, sp, #124	; 0x7c
 8003cf0:	4651      	mov	r1, sl
 8003cf2:	4658      	mov	r0, fp
 8003cf4:	f001 fea2 	bl	8005a3c <__ssprint_r>
 8003cf8:	2800      	cmp	r0, #0
 8003cfa:	f040 82b6 	bne.w	800426a <_svfprintf_r+0xec2>
 8003cfe:	ac2c      	add	r4, sp, #176	; 0xb0
 8003d00:	e7f1      	b.n	8003ce6 <_svfprintf_r+0x93e>
 8003d02:	aa1f      	add	r2, sp, #124	; 0x7c
 8003d04:	4651      	mov	r1, sl
 8003d06:	4658      	mov	r0, fp
 8003d08:	f001 fe98 	bl	8005a3c <__ssprint_r>
 8003d0c:	2800      	cmp	r0, #0
 8003d0e:	f040 82ac 	bne.w	800426a <_svfprintf_r+0xec2>
 8003d12:	ac2c      	add	r4, sp, #176	; 0xb0
 8003d14:	e614      	b.n	8003940 <_svfprintf_r+0x598>
 8003d16:	aa1f      	add	r2, sp, #124	; 0x7c
 8003d18:	4651      	mov	r1, sl
 8003d1a:	4658      	mov	r0, fp
 8003d1c:	f001 fe8e 	bl	8005a3c <__ssprint_r>
 8003d20:	2800      	cmp	r0, #0
 8003d22:	f040 82a2 	bne.w	800426a <_svfprintf_r+0xec2>
 8003d26:	ac2c      	add	r4, sp, #176	; 0xb0
 8003d28:	e61c      	b.n	8003964 <_svfprintf_r+0x5bc>
 8003d2a:	aa1f      	add	r2, sp, #124	; 0x7c
 8003d2c:	4651      	mov	r1, sl
 8003d2e:	4658      	mov	r0, fp
 8003d30:	f001 fe84 	bl	8005a3c <__ssprint_r>
 8003d34:	2800      	cmp	r0, #0
 8003d36:	f040 8298 	bne.w	800426a <_svfprintf_r+0xec2>
 8003d3a:	ac2c      	add	r4, sp, #176	; 0xb0
 8003d3c:	e622      	b.n	8003984 <_svfprintf_r+0x5dc>
 8003d3e:	2210      	movs	r2, #16
 8003d40:	6062      	str	r2, [r4, #4]
 8003d42:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003d44:	3210      	adds	r2, #16
 8003d46:	9221      	str	r2, [sp, #132]	; 0x84
 8003d48:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003d4a:	3201      	adds	r2, #1
 8003d4c:	2a07      	cmp	r2, #7
 8003d4e:	9220      	str	r2, [sp, #128]	; 0x80
 8003d50:	dc02      	bgt.n	8003d58 <_svfprintf_r+0x9b0>
 8003d52:	3408      	adds	r4, #8
 8003d54:	3b10      	subs	r3, #16
 8003d56:	e61d      	b.n	8003994 <_svfprintf_r+0x5ec>
 8003d58:	aa1f      	add	r2, sp, #124	; 0x7c
 8003d5a:	4651      	mov	r1, sl
 8003d5c:	4658      	mov	r0, fp
 8003d5e:	930c      	str	r3, [sp, #48]	; 0x30
 8003d60:	f001 fe6c 	bl	8005a3c <__ssprint_r>
 8003d64:	2800      	cmp	r0, #0
 8003d66:	f040 8280 	bne.w	800426a <_svfprintf_r+0xec2>
 8003d6a:	ac2c      	add	r4, sp, #176	; 0xb0
 8003d6c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003d6e:	e7f1      	b.n	8003d54 <_svfprintf_r+0x9ac>
 8003d70:	aa1f      	add	r2, sp, #124	; 0x7c
 8003d72:	4651      	mov	r1, sl
 8003d74:	4658      	mov	r0, fp
 8003d76:	f001 fe61 	bl	8005a3c <__ssprint_r>
 8003d7a:	2800      	cmp	r0, #0
 8003d7c:	f040 8275 	bne.w	800426a <_svfprintf_r+0xec2>
 8003d80:	ac2c      	add	r4, sp, #176	; 0xb0
 8003d82:	e617      	b.n	80039b4 <_svfprintf_r+0x60c>
 8003d84:	2310      	movs	r3, #16
 8003d86:	6063      	str	r3, [r4, #4]
 8003d88:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003d8a:	3310      	adds	r3, #16
 8003d8c:	9321      	str	r3, [sp, #132]	; 0x84
 8003d8e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003d90:	3301      	adds	r3, #1
 8003d92:	2b07      	cmp	r3, #7
 8003d94:	9320      	str	r3, [sp, #128]	; 0x80
 8003d96:	dc02      	bgt.n	8003d9e <_svfprintf_r+0x9f6>
 8003d98:	3408      	adds	r4, #8
 8003d9a:	3e10      	subs	r6, #16
 8003d9c:	e60e      	b.n	80039bc <_svfprintf_r+0x614>
 8003d9e:	aa1f      	add	r2, sp, #124	; 0x7c
 8003da0:	4651      	mov	r1, sl
 8003da2:	4658      	mov	r0, fp
 8003da4:	f001 fe4a 	bl	8005a3c <__ssprint_r>
 8003da8:	2800      	cmp	r0, #0
 8003daa:	f040 825e 	bne.w	800426a <_svfprintf_r+0xec2>
 8003dae:	ac2c      	add	r4, sp, #176	; 0xb0
 8003db0:	e7f3      	b.n	8003d9a <_svfprintf_r+0x9f2>
 8003db2:	aa1f      	add	r2, sp, #124	; 0x7c
 8003db4:	4651      	mov	r1, sl
 8003db6:	4658      	mov	r0, fp
 8003db8:	f001 fe40 	bl	8005a3c <__ssprint_r>
 8003dbc:	2800      	cmp	r0, #0
 8003dbe:	f040 8254 	bne.w	800426a <_svfprintf_r+0xec2>
 8003dc2:	ac2c      	add	r4, sp, #176	; 0xb0
 8003dc4:	e60a      	b.n	80039dc <_svfprintf_r+0x634>
 8003dc6:	9b02      	ldr	r3, [sp, #8]
 8003dc8:	2b65      	cmp	r3, #101	; 0x65
 8003dca:	f340 81a9 	ble.w	8004120 <_svfprintf_r+0xd78>
 8003dce:	2200      	movs	r2, #0
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003dd6:	f7fc fe73 	bl	8000ac0 <__aeabi_dcmpeq>
 8003dda:	2800      	cmp	r0, #0
 8003ddc:	d062      	beq.n	8003ea4 <_svfprintf_r+0xafc>
 8003dde:	4b2f      	ldr	r3, [pc, #188]	; (8003e9c <_svfprintf_r+0xaf4>)
 8003de0:	6023      	str	r3, [r4, #0]
 8003de2:	2301      	movs	r3, #1
 8003de4:	6063      	str	r3, [r4, #4]
 8003de6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003de8:	3301      	adds	r3, #1
 8003dea:	9321      	str	r3, [sp, #132]	; 0x84
 8003dec:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003dee:	3301      	adds	r3, #1
 8003df0:	2b07      	cmp	r3, #7
 8003df2:	9320      	str	r3, [sp, #128]	; 0x80
 8003df4:	dc25      	bgt.n	8003e42 <_svfprintf_r+0xa9a>
 8003df6:	3408      	adds	r4, #8
 8003df8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003dfa:	9a03      	ldr	r2, [sp, #12]
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	db02      	blt.n	8003e06 <_svfprintf_r+0xa5e>
 8003e00:	07ee      	lsls	r6, r5, #31
 8003e02:	f57f ae02 	bpl.w	8003a0a <_svfprintf_r+0x662>
 8003e06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003e08:	6023      	str	r3, [r4, #0]
 8003e0a:	9b08      	ldr	r3, [sp, #32]
 8003e0c:	6063      	str	r3, [r4, #4]
 8003e0e:	9a08      	ldr	r2, [sp, #32]
 8003e10:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003e12:	4413      	add	r3, r2
 8003e14:	9321      	str	r3, [sp, #132]	; 0x84
 8003e16:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003e18:	3301      	adds	r3, #1
 8003e1a:	2b07      	cmp	r3, #7
 8003e1c:	9320      	str	r3, [sp, #128]	; 0x80
 8003e1e:	dc1a      	bgt.n	8003e56 <_svfprintf_r+0xaae>
 8003e20:	3408      	adds	r4, #8
 8003e22:	9b03      	ldr	r3, [sp, #12]
 8003e24:	1e5e      	subs	r6, r3, #1
 8003e26:	2e00      	cmp	r6, #0
 8003e28:	f77f adef 	ble.w	8003a0a <_svfprintf_r+0x662>
 8003e2c:	4f1c      	ldr	r7, [pc, #112]	; (8003ea0 <_svfprintf_r+0xaf8>)
 8003e2e:	f04f 0810 	mov.w	r8, #16
 8003e32:	2e10      	cmp	r6, #16
 8003e34:	6027      	str	r7, [r4, #0]
 8003e36:	dc18      	bgt.n	8003e6a <_svfprintf_r+0xac2>
 8003e38:	6066      	str	r6, [r4, #4]
 8003e3a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003e3c:	441e      	add	r6, r3
 8003e3e:	9621      	str	r6, [sp, #132]	; 0x84
 8003e40:	e5d4      	b.n	80039ec <_svfprintf_r+0x644>
 8003e42:	aa1f      	add	r2, sp, #124	; 0x7c
 8003e44:	4651      	mov	r1, sl
 8003e46:	4658      	mov	r0, fp
 8003e48:	f001 fdf8 	bl	8005a3c <__ssprint_r>
 8003e4c:	2800      	cmp	r0, #0
 8003e4e:	f040 820c 	bne.w	800426a <_svfprintf_r+0xec2>
 8003e52:	ac2c      	add	r4, sp, #176	; 0xb0
 8003e54:	e7d0      	b.n	8003df8 <_svfprintf_r+0xa50>
 8003e56:	aa1f      	add	r2, sp, #124	; 0x7c
 8003e58:	4651      	mov	r1, sl
 8003e5a:	4658      	mov	r0, fp
 8003e5c:	f001 fdee 	bl	8005a3c <__ssprint_r>
 8003e60:	2800      	cmp	r0, #0
 8003e62:	f040 8202 	bne.w	800426a <_svfprintf_r+0xec2>
 8003e66:	ac2c      	add	r4, sp, #176	; 0xb0
 8003e68:	e7db      	b.n	8003e22 <_svfprintf_r+0xa7a>
 8003e6a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003e6c:	f8c4 8004 	str.w	r8, [r4, #4]
 8003e70:	3310      	adds	r3, #16
 8003e72:	9321      	str	r3, [sp, #132]	; 0x84
 8003e74:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003e76:	3301      	adds	r3, #1
 8003e78:	2b07      	cmp	r3, #7
 8003e7a:	9320      	str	r3, [sp, #128]	; 0x80
 8003e7c:	dc02      	bgt.n	8003e84 <_svfprintf_r+0xadc>
 8003e7e:	3408      	adds	r4, #8
 8003e80:	3e10      	subs	r6, #16
 8003e82:	e7d6      	b.n	8003e32 <_svfprintf_r+0xa8a>
 8003e84:	aa1f      	add	r2, sp, #124	; 0x7c
 8003e86:	4651      	mov	r1, sl
 8003e88:	4658      	mov	r0, fp
 8003e8a:	f001 fdd7 	bl	8005a3c <__ssprint_r>
 8003e8e:	2800      	cmp	r0, #0
 8003e90:	f040 81eb 	bne.w	800426a <_svfprintf_r+0xec2>
 8003e94:	ac2c      	add	r4, sp, #176	; 0xb0
 8003e96:	e7f3      	b.n	8003e80 <_svfprintf_r+0xad8>
 8003e98:	08006223 	.word	0x08006223
 8003e9c:	08006234 	.word	0x08006234
 8003ea0:	08006246 	.word	0x08006246
 8003ea4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	dc7a      	bgt.n	8003fa0 <_svfprintf_r+0xbf8>
 8003eaa:	4b9b      	ldr	r3, [pc, #620]	; (8004118 <_svfprintf_r+0xd70>)
 8003eac:	6023      	str	r3, [r4, #0]
 8003eae:	2301      	movs	r3, #1
 8003eb0:	6063      	str	r3, [r4, #4]
 8003eb2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003eb4:	3301      	adds	r3, #1
 8003eb6:	9321      	str	r3, [sp, #132]	; 0x84
 8003eb8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003eba:	3301      	adds	r3, #1
 8003ebc:	2b07      	cmp	r3, #7
 8003ebe:	9320      	str	r3, [sp, #128]	; 0x80
 8003ec0:	dc44      	bgt.n	8003f4c <_svfprintf_r+0xba4>
 8003ec2:	3408      	adds	r4, #8
 8003ec4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003ec6:	b923      	cbnz	r3, 8003ed2 <_svfprintf_r+0xb2a>
 8003ec8:	9b03      	ldr	r3, [sp, #12]
 8003eca:	b913      	cbnz	r3, 8003ed2 <_svfprintf_r+0xb2a>
 8003ecc:	07e8      	lsls	r0, r5, #31
 8003ece:	f57f ad9c 	bpl.w	8003a0a <_svfprintf_r+0x662>
 8003ed2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003ed4:	6023      	str	r3, [r4, #0]
 8003ed6:	9b08      	ldr	r3, [sp, #32]
 8003ed8:	6063      	str	r3, [r4, #4]
 8003eda:	9a08      	ldr	r2, [sp, #32]
 8003edc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003ede:	4413      	add	r3, r2
 8003ee0:	9321      	str	r3, [sp, #132]	; 0x84
 8003ee2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003ee4:	3301      	adds	r3, #1
 8003ee6:	2b07      	cmp	r3, #7
 8003ee8:	9320      	str	r3, [sp, #128]	; 0x80
 8003eea:	dc39      	bgt.n	8003f60 <_svfprintf_r+0xbb8>
 8003eec:	f104 0308 	add.w	r3, r4, #8
 8003ef0:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8003ef2:	2e00      	cmp	r6, #0
 8003ef4:	da19      	bge.n	8003f2a <_svfprintf_r+0xb82>
 8003ef6:	4f89      	ldr	r7, [pc, #548]	; (800411c <_svfprintf_r+0xd74>)
 8003ef8:	4276      	negs	r6, r6
 8003efa:	2410      	movs	r4, #16
 8003efc:	2e10      	cmp	r6, #16
 8003efe:	601f      	str	r7, [r3, #0]
 8003f00:	dc38      	bgt.n	8003f74 <_svfprintf_r+0xbcc>
 8003f02:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003f04:	605e      	str	r6, [r3, #4]
 8003f06:	4416      	add	r6, r2
 8003f08:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003f0a:	9621      	str	r6, [sp, #132]	; 0x84
 8003f0c:	3201      	adds	r2, #1
 8003f0e:	2a07      	cmp	r2, #7
 8003f10:	f103 0308 	add.w	r3, r3, #8
 8003f14:	9220      	str	r2, [sp, #128]	; 0x80
 8003f16:	dd08      	ble.n	8003f2a <_svfprintf_r+0xb82>
 8003f18:	aa1f      	add	r2, sp, #124	; 0x7c
 8003f1a:	4651      	mov	r1, sl
 8003f1c:	4658      	mov	r0, fp
 8003f1e:	f001 fd8d 	bl	8005a3c <__ssprint_r>
 8003f22:	2800      	cmp	r0, #0
 8003f24:	f040 81a1 	bne.w	800426a <_svfprintf_r+0xec2>
 8003f28:	ab2c      	add	r3, sp, #176	; 0xb0
 8003f2a:	9a03      	ldr	r2, [sp, #12]
 8003f2c:	605a      	str	r2, [r3, #4]
 8003f2e:	9903      	ldr	r1, [sp, #12]
 8003f30:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003f32:	f8c3 8000 	str.w	r8, [r3]
 8003f36:	440a      	add	r2, r1
 8003f38:	9221      	str	r2, [sp, #132]	; 0x84
 8003f3a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003f3c:	3201      	adds	r2, #1
 8003f3e:	2a07      	cmp	r2, #7
 8003f40:	9220      	str	r2, [sp, #128]	; 0x80
 8003f42:	f73f ad59 	bgt.w	80039f8 <_svfprintf_r+0x650>
 8003f46:	f103 0408 	add.w	r4, r3, #8
 8003f4a:	e55e      	b.n	8003a0a <_svfprintf_r+0x662>
 8003f4c:	aa1f      	add	r2, sp, #124	; 0x7c
 8003f4e:	4651      	mov	r1, sl
 8003f50:	4658      	mov	r0, fp
 8003f52:	f001 fd73 	bl	8005a3c <__ssprint_r>
 8003f56:	2800      	cmp	r0, #0
 8003f58:	f040 8187 	bne.w	800426a <_svfprintf_r+0xec2>
 8003f5c:	ac2c      	add	r4, sp, #176	; 0xb0
 8003f5e:	e7b1      	b.n	8003ec4 <_svfprintf_r+0xb1c>
 8003f60:	aa1f      	add	r2, sp, #124	; 0x7c
 8003f62:	4651      	mov	r1, sl
 8003f64:	4658      	mov	r0, fp
 8003f66:	f001 fd69 	bl	8005a3c <__ssprint_r>
 8003f6a:	2800      	cmp	r0, #0
 8003f6c:	f040 817d 	bne.w	800426a <_svfprintf_r+0xec2>
 8003f70:	ab2c      	add	r3, sp, #176	; 0xb0
 8003f72:	e7bd      	b.n	8003ef0 <_svfprintf_r+0xb48>
 8003f74:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003f76:	605c      	str	r4, [r3, #4]
 8003f78:	3210      	adds	r2, #16
 8003f7a:	9221      	str	r2, [sp, #132]	; 0x84
 8003f7c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003f7e:	3201      	adds	r2, #1
 8003f80:	2a07      	cmp	r2, #7
 8003f82:	9220      	str	r2, [sp, #128]	; 0x80
 8003f84:	dc02      	bgt.n	8003f8c <_svfprintf_r+0xbe4>
 8003f86:	3308      	adds	r3, #8
 8003f88:	3e10      	subs	r6, #16
 8003f8a:	e7b7      	b.n	8003efc <_svfprintf_r+0xb54>
 8003f8c:	aa1f      	add	r2, sp, #124	; 0x7c
 8003f8e:	4651      	mov	r1, sl
 8003f90:	4658      	mov	r0, fp
 8003f92:	f001 fd53 	bl	8005a3c <__ssprint_r>
 8003f96:	2800      	cmp	r0, #0
 8003f98:	f040 8167 	bne.w	800426a <_svfprintf_r+0xec2>
 8003f9c:	ab2c      	add	r3, sp, #176	; 0xb0
 8003f9e:	e7f3      	b.n	8003f88 <_svfprintf_r+0xbe0>
 8003fa0:	9b03      	ldr	r3, [sp, #12]
 8003fa2:	42bb      	cmp	r3, r7
 8003fa4:	bfa8      	it	ge
 8003fa6:	463b      	movge	r3, r7
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	461e      	mov	r6, r3
 8003fac:	dd0b      	ble.n	8003fc6 <_svfprintf_r+0xc1e>
 8003fae:	6063      	str	r3, [r4, #4]
 8003fb0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003fb2:	f8c4 8000 	str.w	r8, [r4]
 8003fb6:	4433      	add	r3, r6
 8003fb8:	9321      	str	r3, [sp, #132]	; 0x84
 8003fba:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003fbc:	3301      	adds	r3, #1
 8003fbe:	2b07      	cmp	r3, #7
 8003fc0:	9320      	str	r3, [sp, #128]	; 0x80
 8003fc2:	dc5f      	bgt.n	8004084 <_svfprintf_r+0xcdc>
 8003fc4:	3408      	adds	r4, #8
 8003fc6:	2e00      	cmp	r6, #0
 8003fc8:	bfac      	ite	ge
 8003fca:	1bbe      	subge	r6, r7, r6
 8003fcc:	463e      	movlt	r6, r7
 8003fce:	2e00      	cmp	r6, #0
 8003fd0:	dd0f      	ble.n	8003ff2 <_svfprintf_r+0xc4a>
 8003fd2:	f8df 9148 	ldr.w	r9, [pc, #328]	; 800411c <_svfprintf_r+0xd74>
 8003fd6:	f8c4 9000 	str.w	r9, [r4]
 8003fda:	2e10      	cmp	r6, #16
 8003fdc:	dc5c      	bgt.n	8004098 <_svfprintf_r+0xcf0>
 8003fde:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003fe0:	6066      	str	r6, [r4, #4]
 8003fe2:	441e      	add	r6, r3
 8003fe4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003fe6:	9621      	str	r6, [sp, #132]	; 0x84
 8003fe8:	3301      	adds	r3, #1
 8003fea:	2b07      	cmp	r3, #7
 8003fec:	9320      	str	r3, [sp, #128]	; 0x80
 8003fee:	dc6a      	bgt.n	80040c6 <_svfprintf_r+0xd1e>
 8003ff0:	3408      	adds	r4, #8
 8003ff2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8003ff4:	9a03      	ldr	r2, [sp, #12]
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	db01      	blt.n	8003ffe <_svfprintf_r+0xc56>
 8003ffa:	07e9      	lsls	r1, r5, #31
 8003ffc:	d50d      	bpl.n	800401a <_svfprintf_r+0xc72>
 8003ffe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004000:	6023      	str	r3, [r4, #0]
 8004002:	9b08      	ldr	r3, [sp, #32]
 8004004:	6063      	str	r3, [r4, #4]
 8004006:	9a08      	ldr	r2, [sp, #32]
 8004008:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800400a:	4413      	add	r3, r2
 800400c:	9321      	str	r3, [sp, #132]	; 0x84
 800400e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004010:	3301      	adds	r3, #1
 8004012:	2b07      	cmp	r3, #7
 8004014:	9320      	str	r3, [sp, #128]	; 0x80
 8004016:	dc60      	bgt.n	80040da <_svfprintf_r+0xd32>
 8004018:	3408      	adds	r4, #8
 800401a:	9b03      	ldr	r3, [sp, #12]
 800401c:	9a03      	ldr	r2, [sp, #12]
 800401e:	1bde      	subs	r6, r3, r7
 8004020:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004022:	1ad3      	subs	r3, r2, r3
 8004024:	429e      	cmp	r6, r3
 8004026:	bfa8      	it	ge
 8004028:	461e      	movge	r6, r3
 800402a:	2e00      	cmp	r6, #0
 800402c:	dd0b      	ble.n	8004046 <_svfprintf_r+0xc9e>
 800402e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004030:	6066      	str	r6, [r4, #4]
 8004032:	4433      	add	r3, r6
 8004034:	9321      	str	r3, [sp, #132]	; 0x84
 8004036:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004038:	3301      	adds	r3, #1
 800403a:	4447      	add	r7, r8
 800403c:	2b07      	cmp	r3, #7
 800403e:	6027      	str	r7, [r4, #0]
 8004040:	9320      	str	r3, [sp, #128]	; 0x80
 8004042:	dc54      	bgt.n	80040ee <_svfprintf_r+0xd46>
 8004044:	3408      	adds	r4, #8
 8004046:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004048:	9a03      	ldr	r2, [sp, #12]
 800404a:	2e00      	cmp	r6, #0
 800404c:	eba2 0303 	sub.w	r3, r2, r3
 8004050:	bfac      	ite	ge
 8004052:	1b9e      	subge	r6, r3, r6
 8004054:	461e      	movlt	r6, r3
 8004056:	2e00      	cmp	r6, #0
 8004058:	f77f acd7 	ble.w	8003a0a <_svfprintf_r+0x662>
 800405c:	4f2f      	ldr	r7, [pc, #188]	; (800411c <_svfprintf_r+0xd74>)
 800405e:	f04f 0810 	mov.w	r8, #16
 8004062:	2e10      	cmp	r6, #16
 8004064:	6027      	str	r7, [r4, #0]
 8004066:	f77f aee7 	ble.w	8003e38 <_svfprintf_r+0xa90>
 800406a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800406c:	f8c4 8004 	str.w	r8, [r4, #4]
 8004070:	3310      	adds	r3, #16
 8004072:	9321      	str	r3, [sp, #132]	; 0x84
 8004074:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004076:	3301      	adds	r3, #1
 8004078:	2b07      	cmp	r3, #7
 800407a:	9320      	str	r3, [sp, #128]	; 0x80
 800407c:	dc41      	bgt.n	8004102 <_svfprintf_r+0xd5a>
 800407e:	3408      	adds	r4, #8
 8004080:	3e10      	subs	r6, #16
 8004082:	e7ee      	b.n	8004062 <_svfprintf_r+0xcba>
 8004084:	aa1f      	add	r2, sp, #124	; 0x7c
 8004086:	4651      	mov	r1, sl
 8004088:	4658      	mov	r0, fp
 800408a:	f001 fcd7 	bl	8005a3c <__ssprint_r>
 800408e:	2800      	cmp	r0, #0
 8004090:	f040 80eb 	bne.w	800426a <_svfprintf_r+0xec2>
 8004094:	ac2c      	add	r4, sp, #176	; 0xb0
 8004096:	e796      	b.n	8003fc6 <_svfprintf_r+0xc1e>
 8004098:	2310      	movs	r3, #16
 800409a:	6063      	str	r3, [r4, #4]
 800409c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800409e:	3310      	adds	r3, #16
 80040a0:	9321      	str	r3, [sp, #132]	; 0x84
 80040a2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80040a4:	3301      	adds	r3, #1
 80040a6:	2b07      	cmp	r3, #7
 80040a8:	9320      	str	r3, [sp, #128]	; 0x80
 80040aa:	dc02      	bgt.n	80040b2 <_svfprintf_r+0xd0a>
 80040ac:	3408      	adds	r4, #8
 80040ae:	3e10      	subs	r6, #16
 80040b0:	e791      	b.n	8003fd6 <_svfprintf_r+0xc2e>
 80040b2:	aa1f      	add	r2, sp, #124	; 0x7c
 80040b4:	4651      	mov	r1, sl
 80040b6:	4658      	mov	r0, fp
 80040b8:	f001 fcc0 	bl	8005a3c <__ssprint_r>
 80040bc:	2800      	cmp	r0, #0
 80040be:	f040 80d4 	bne.w	800426a <_svfprintf_r+0xec2>
 80040c2:	ac2c      	add	r4, sp, #176	; 0xb0
 80040c4:	e7f3      	b.n	80040ae <_svfprintf_r+0xd06>
 80040c6:	aa1f      	add	r2, sp, #124	; 0x7c
 80040c8:	4651      	mov	r1, sl
 80040ca:	4658      	mov	r0, fp
 80040cc:	f001 fcb6 	bl	8005a3c <__ssprint_r>
 80040d0:	2800      	cmp	r0, #0
 80040d2:	f040 80ca 	bne.w	800426a <_svfprintf_r+0xec2>
 80040d6:	ac2c      	add	r4, sp, #176	; 0xb0
 80040d8:	e78b      	b.n	8003ff2 <_svfprintf_r+0xc4a>
 80040da:	aa1f      	add	r2, sp, #124	; 0x7c
 80040dc:	4651      	mov	r1, sl
 80040de:	4658      	mov	r0, fp
 80040e0:	f001 fcac 	bl	8005a3c <__ssprint_r>
 80040e4:	2800      	cmp	r0, #0
 80040e6:	f040 80c0 	bne.w	800426a <_svfprintf_r+0xec2>
 80040ea:	ac2c      	add	r4, sp, #176	; 0xb0
 80040ec:	e795      	b.n	800401a <_svfprintf_r+0xc72>
 80040ee:	aa1f      	add	r2, sp, #124	; 0x7c
 80040f0:	4651      	mov	r1, sl
 80040f2:	4658      	mov	r0, fp
 80040f4:	f001 fca2 	bl	8005a3c <__ssprint_r>
 80040f8:	2800      	cmp	r0, #0
 80040fa:	f040 80b6 	bne.w	800426a <_svfprintf_r+0xec2>
 80040fe:	ac2c      	add	r4, sp, #176	; 0xb0
 8004100:	e7a1      	b.n	8004046 <_svfprintf_r+0xc9e>
 8004102:	aa1f      	add	r2, sp, #124	; 0x7c
 8004104:	4651      	mov	r1, sl
 8004106:	4658      	mov	r0, fp
 8004108:	f001 fc98 	bl	8005a3c <__ssprint_r>
 800410c:	2800      	cmp	r0, #0
 800410e:	f040 80ac 	bne.w	800426a <_svfprintf_r+0xec2>
 8004112:	ac2c      	add	r4, sp, #176	; 0xb0
 8004114:	e7b4      	b.n	8004080 <_svfprintf_r+0xcd8>
 8004116:	bf00      	nop
 8004118:	08006234 	.word	0x08006234
 800411c:	08006246 	.word	0x08006246
 8004120:	9b03      	ldr	r3, [sp, #12]
 8004122:	2b01      	cmp	r3, #1
 8004124:	dc01      	bgt.n	800412a <_svfprintf_r+0xd82>
 8004126:	07ea      	lsls	r2, r5, #31
 8004128:	d576      	bpl.n	8004218 <_svfprintf_r+0xe70>
 800412a:	2301      	movs	r3, #1
 800412c:	6063      	str	r3, [r4, #4]
 800412e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004130:	f8c4 8000 	str.w	r8, [r4]
 8004134:	3301      	adds	r3, #1
 8004136:	9321      	str	r3, [sp, #132]	; 0x84
 8004138:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800413a:	3301      	adds	r3, #1
 800413c:	2b07      	cmp	r3, #7
 800413e:	9320      	str	r3, [sp, #128]	; 0x80
 8004140:	dc36      	bgt.n	80041b0 <_svfprintf_r+0xe08>
 8004142:	3408      	adds	r4, #8
 8004144:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004146:	6023      	str	r3, [r4, #0]
 8004148:	9b08      	ldr	r3, [sp, #32]
 800414a:	6063      	str	r3, [r4, #4]
 800414c:	9a08      	ldr	r2, [sp, #32]
 800414e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004150:	4413      	add	r3, r2
 8004152:	9321      	str	r3, [sp, #132]	; 0x84
 8004154:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004156:	3301      	adds	r3, #1
 8004158:	2b07      	cmp	r3, #7
 800415a:	9320      	str	r3, [sp, #128]	; 0x80
 800415c:	dc31      	bgt.n	80041c2 <_svfprintf_r+0xe1a>
 800415e:	3408      	adds	r4, #8
 8004160:	2300      	movs	r3, #0
 8004162:	2200      	movs	r2, #0
 8004164:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004168:	f7fc fcaa 	bl	8000ac0 <__aeabi_dcmpeq>
 800416c:	9b03      	ldr	r3, [sp, #12]
 800416e:	1e5e      	subs	r6, r3, #1
 8004170:	2800      	cmp	r0, #0
 8004172:	d12f      	bne.n	80041d4 <_svfprintf_r+0xe2c>
 8004174:	f108 0301 	add.w	r3, r8, #1
 8004178:	e884 0048 	stmia.w	r4, {r3, r6}
 800417c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800417e:	9a03      	ldr	r2, [sp, #12]
 8004180:	3b01      	subs	r3, #1
 8004182:	4413      	add	r3, r2
 8004184:	9321      	str	r3, [sp, #132]	; 0x84
 8004186:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004188:	3301      	adds	r3, #1
 800418a:	2b07      	cmp	r3, #7
 800418c:	9320      	str	r3, [sp, #128]	; 0x80
 800418e:	dd4a      	ble.n	8004226 <_svfprintf_r+0xe7e>
 8004190:	aa1f      	add	r2, sp, #124	; 0x7c
 8004192:	4651      	mov	r1, sl
 8004194:	4658      	mov	r0, fp
 8004196:	f001 fc51 	bl	8005a3c <__ssprint_r>
 800419a:	2800      	cmp	r0, #0
 800419c:	d165      	bne.n	800426a <_svfprintf_r+0xec2>
 800419e:	ac2c      	add	r4, sp, #176	; 0xb0
 80041a0:	ab1b      	add	r3, sp, #108	; 0x6c
 80041a2:	6023      	str	r3, [r4, #0]
 80041a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80041a6:	6063      	str	r3, [r4, #4]
 80041a8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80041aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80041ac:	4413      	add	r3, r2
 80041ae:	e41c      	b.n	80039ea <_svfprintf_r+0x642>
 80041b0:	aa1f      	add	r2, sp, #124	; 0x7c
 80041b2:	4651      	mov	r1, sl
 80041b4:	4658      	mov	r0, fp
 80041b6:	f001 fc41 	bl	8005a3c <__ssprint_r>
 80041ba:	2800      	cmp	r0, #0
 80041bc:	d155      	bne.n	800426a <_svfprintf_r+0xec2>
 80041be:	ac2c      	add	r4, sp, #176	; 0xb0
 80041c0:	e7c0      	b.n	8004144 <_svfprintf_r+0xd9c>
 80041c2:	aa1f      	add	r2, sp, #124	; 0x7c
 80041c4:	4651      	mov	r1, sl
 80041c6:	4658      	mov	r0, fp
 80041c8:	f001 fc38 	bl	8005a3c <__ssprint_r>
 80041cc:	2800      	cmp	r0, #0
 80041ce:	d14c      	bne.n	800426a <_svfprintf_r+0xec2>
 80041d0:	ac2c      	add	r4, sp, #176	; 0xb0
 80041d2:	e7c5      	b.n	8004160 <_svfprintf_r+0xdb8>
 80041d4:	2e00      	cmp	r6, #0
 80041d6:	dde3      	ble.n	80041a0 <_svfprintf_r+0xdf8>
 80041d8:	4f59      	ldr	r7, [pc, #356]	; (8004340 <_svfprintf_r+0xf98>)
 80041da:	f04f 0810 	mov.w	r8, #16
 80041de:	2e10      	cmp	r6, #16
 80041e0:	6027      	str	r7, [r4, #0]
 80041e2:	dc04      	bgt.n	80041ee <_svfprintf_r+0xe46>
 80041e4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80041e6:	6066      	str	r6, [r4, #4]
 80041e8:	441e      	add	r6, r3
 80041ea:	9621      	str	r6, [sp, #132]	; 0x84
 80041ec:	e7cb      	b.n	8004186 <_svfprintf_r+0xdde>
 80041ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80041f0:	f8c4 8004 	str.w	r8, [r4, #4]
 80041f4:	3310      	adds	r3, #16
 80041f6:	9321      	str	r3, [sp, #132]	; 0x84
 80041f8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80041fa:	3301      	adds	r3, #1
 80041fc:	2b07      	cmp	r3, #7
 80041fe:	9320      	str	r3, [sp, #128]	; 0x80
 8004200:	dc02      	bgt.n	8004208 <_svfprintf_r+0xe60>
 8004202:	3408      	adds	r4, #8
 8004204:	3e10      	subs	r6, #16
 8004206:	e7ea      	b.n	80041de <_svfprintf_r+0xe36>
 8004208:	aa1f      	add	r2, sp, #124	; 0x7c
 800420a:	4651      	mov	r1, sl
 800420c:	4658      	mov	r0, fp
 800420e:	f001 fc15 	bl	8005a3c <__ssprint_r>
 8004212:	bb50      	cbnz	r0, 800426a <_svfprintf_r+0xec2>
 8004214:	ac2c      	add	r4, sp, #176	; 0xb0
 8004216:	e7f5      	b.n	8004204 <_svfprintf_r+0xe5c>
 8004218:	2301      	movs	r3, #1
 800421a:	6063      	str	r3, [r4, #4]
 800421c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800421e:	f8c4 8000 	str.w	r8, [r4]
 8004222:	3301      	adds	r3, #1
 8004224:	e7ae      	b.n	8004184 <_svfprintf_r+0xddc>
 8004226:	3408      	adds	r4, #8
 8004228:	e7ba      	b.n	80041a0 <_svfprintf_r+0xdf8>
 800422a:	3408      	adds	r4, #8
 800422c:	f7ff bbed 	b.w	8003a0a <_svfprintf_r+0x662>
 8004230:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004232:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004234:	1a9d      	subs	r5, r3, r2
 8004236:	2d00      	cmp	r5, #0
 8004238:	f77f abea 	ble.w	8003a10 <_svfprintf_r+0x668>
 800423c:	2610      	movs	r6, #16
 800423e:	4b41      	ldr	r3, [pc, #260]	; (8004344 <_svfprintf_r+0xf9c>)
 8004240:	6023      	str	r3, [r4, #0]
 8004242:	2d10      	cmp	r5, #16
 8004244:	dc1b      	bgt.n	800427e <_svfprintf_r+0xed6>
 8004246:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004248:	6065      	str	r5, [r4, #4]
 800424a:	441d      	add	r5, r3
 800424c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800424e:	9521      	str	r5, [sp, #132]	; 0x84
 8004250:	3301      	adds	r3, #1
 8004252:	2b07      	cmp	r3, #7
 8004254:	9320      	str	r3, [sp, #128]	; 0x80
 8004256:	f77f abdb 	ble.w	8003a10 <_svfprintf_r+0x668>
 800425a:	aa1f      	add	r2, sp, #124	; 0x7c
 800425c:	4651      	mov	r1, sl
 800425e:	4658      	mov	r0, fp
 8004260:	f001 fbec 	bl	8005a3c <__ssprint_r>
 8004264:	2800      	cmp	r0, #0
 8004266:	f43f abd3 	beq.w	8003a10 <_svfprintf_r+0x668>
 800426a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800426e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004272:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004274:	bf18      	it	ne
 8004276:	f04f 33ff 	movne.w	r3, #4294967295
 800427a:	f7ff b8b9 	b.w	80033f0 <_svfprintf_r+0x48>
 800427e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004280:	6066      	str	r6, [r4, #4]
 8004282:	3310      	adds	r3, #16
 8004284:	9321      	str	r3, [sp, #132]	; 0x84
 8004286:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004288:	3301      	adds	r3, #1
 800428a:	2b07      	cmp	r3, #7
 800428c:	9320      	str	r3, [sp, #128]	; 0x80
 800428e:	dc02      	bgt.n	8004296 <_svfprintf_r+0xeee>
 8004290:	3408      	adds	r4, #8
 8004292:	3d10      	subs	r5, #16
 8004294:	e7d3      	b.n	800423e <_svfprintf_r+0xe96>
 8004296:	aa1f      	add	r2, sp, #124	; 0x7c
 8004298:	4651      	mov	r1, sl
 800429a:	4658      	mov	r0, fp
 800429c:	f001 fbce 	bl	8005a3c <__ssprint_r>
 80042a0:	2800      	cmp	r0, #0
 80042a2:	d1e2      	bne.n	800426a <_svfprintf_r+0xec2>
 80042a4:	ac2c      	add	r4, sp, #176	; 0xb0
 80042a6:	e7f4      	b.n	8004292 <_svfprintf_r+0xeea>
 80042a8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d0dd      	beq.n	800426a <_svfprintf_r+0xec2>
 80042ae:	aa1f      	add	r2, sp, #124	; 0x7c
 80042b0:	4651      	mov	r1, sl
 80042b2:	4658      	mov	r0, fp
 80042b4:	f001 fbc2 	bl	8005a3c <__ssprint_r>
 80042b8:	e7d7      	b.n	800426a <_svfprintf_r+0xec2>
 80042ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80042be:	4610      	mov	r0, r2
 80042c0:	4619      	mov	r1, r3
 80042c2:	f7fc fc2f 	bl	8000b24 <__aeabi_dcmpun>
 80042c6:	2800      	cmp	r0, #0
 80042c8:	f43f aa44 	beq.w	8003754 <_svfprintf_r+0x3ac>
 80042cc:	4b1e      	ldr	r3, [pc, #120]	; (8004348 <_svfprintf_r+0xfa0>)
 80042ce:	4a1f      	ldr	r2, [pc, #124]	; (800434c <_svfprintf_r+0xfa4>)
 80042d0:	f7ff ba34 	b.w	800373c <_svfprintf_r+0x394>
 80042d4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80042d6:	eba3 0308 	sub.w	r3, r3, r8
 80042da:	9303      	str	r3, [sp, #12]
 80042dc:	f7ff bab5 	b.w	800384a <_svfprintf_r+0x4a2>
 80042e0:	ea56 0207 	orrs.w	r2, r6, r7
 80042e4:	950b      	str	r5, [sp, #44]	; 0x2c
 80042e6:	f43f ac2b 	beq.w	8003b40 <_svfprintf_r+0x798>
 80042ea:	2b01      	cmp	r3, #1
 80042ec:	f43f ac9d 	beq.w	8003c2a <_svfprintf_r+0x882>
 80042f0:	2b02      	cmp	r3, #2
 80042f2:	f43f acbd 	beq.w	8003c70 <_svfprintf_r+0x8c8>
 80042f6:	ab2c      	add	r3, sp, #176	; 0xb0
 80042f8:	08f1      	lsrs	r1, r6, #3
 80042fa:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 80042fe:	08f8      	lsrs	r0, r7, #3
 8004300:	f006 0207 	and.w	r2, r6, #7
 8004304:	4607      	mov	r7, r0
 8004306:	460e      	mov	r6, r1
 8004308:	3230      	adds	r2, #48	; 0x30
 800430a:	ea56 0107 	orrs.w	r1, r6, r7
 800430e:	f103 38ff 	add.w	r8, r3, #4294967295
 8004312:	f803 2c01 	strb.w	r2, [r3, #-1]
 8004316:	f47f ac86 	bne.w	8003c26 <_svfprintf_r+0x87e>
 800431a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800431c:	07c9      	lsls	r1, r1, #31
 800431e:	d506      	bpl.n	800432e <_svfprintf_r+0xf86>
 8004320:	2a30      	cmp	r2, #48	; 0x30
 8004322:	d004      	beq.n	800432e <_svfprintf_r+0xf86>
 8004324:	2230      	movs	r2, #48	; 0x30
 8004326:	f808 2c01 	strb.w	r2, [r8, #-1]
 800432a:	f1a3 0802 	sub.w	r8, r3, #2
 800432e:	464e      	mov	r6, r9
 8004330:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8004334:	eba9 0908 	sub.w	r9, r9, r8
 8004338:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800433a:	2700      	movs	r7, #0
 800433c:	f7ff bad1 	b.w	80038e2 <_svfprintf_r+0x53a>
 8004340:	08006246 	.word	0x08006246
 8004344:	08006236 	.word	0x08006236
 8004348:	0800620a 	.word	0x0800620a
 800434c:	0800620e 	.word	0x0800620e

08004350 <quorem>:
 8004350:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004354:	6903      	ldr	r3, [r0, #16]
 8004356:	690c      	ldr	r4, [r1, #16]
 8004358:	429c      	cmp	r4, r3
 800435a:	4680      	mov	r8, r0
 800435c:	f300 8082 	bgt.w	8004464 <quorem+0x114>
 8004360:	3c01      	subs	r4, #1
 8004362:	f101 0714 	add.w	r7, r1, #20
 8004366:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800436a:	f100 0614 	add.w	r6, r0, #20
 800436e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8004372:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8004376:	eb06 030e 	add.w	r3, r6, lr
 800437a:	3501      	adds	r5, #1
 800437c:	eb07 090e 	add.w	r9, r7, lr
 8004380:	9301      	str	r3, [sp, #4]
 8004382:	fbb0 f5f5 	udiv	r5, r0, r5
 8004386:	b395      	cbz	r5, 80043ee <quorem+0x9e>
 8004388:	f04f 0a00 	mov.w	sl, #0
 800438c:	4638      	mov	r0, r7
 800438e:	46b4      	mov	ip, r6
 8004390:	46d3      	mov	fp, sl
 8004392:	f850 2b04 	ldr.w	r2, [r0], #4
 8004396:	b293      	uxth	r3, r2
 8004398:	fb05 a303 	mla	r3, r5, r3, sl
 800439c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80043a0:	b29b      	uxth	r3, r3
 80043a2:	ebab 0303 	sub.w	r3, fp, r3
 80043a6:	0c12      	lsrs	r2, r2, #16
 80043a8:	f8bc b000 	ldrh.w	fp, [ip]
 80043ac:	fb05 a202 	mla	r2, r5, r2, sl
 80043b0:	fa13 f38b 	uxtah	r3, r3, fp
 80043b4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80043b8:	fa1f fb82 	uxth.w	fp, r2
 80043bc:	f8dc 2000 	ldr.w	r2, [ip]
 80043c0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80043c4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80043c8:	b29b      	uxth	r3, r3
 80043ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80043ce:	4581      	cmp	r9, r0
 80043d0:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80043d4:	f84c 3b04 	str.w	r3, [ip], #4
 80043d8:	d2db      	bcs.n	8004392 <quorem+0x42>
 80043da:	f856 300e 	ldr.w	r3, [r6, lr]
 80043de:	b933      	cbnz	r3, 80043ee <quorem+0x9e>
 80043e0:	9b01      	ldr	r3, [sp, #4]
 80043e2:	3b04      	subs	r3, #4
 80043e4:	429e      	cmp	r6, r3
 80043e6:	461a      	mov	r2, r3
 80043e8:	d330      	bcc.n	800444c <quorem+0xfc>
 80043ea:	f8c8 4010 	str.w	r4, [r8, #16]
 80043ee:	4640      	mov	r0, r8
 80043f0:	f001 fa4d 	bl	800588e <__mcmp>
 80043f4:	2800      	cmp	r0, #0
 80043f6:	db25      	blt.n	8004444 <quorem+0xf4>
 80043f8:	3501      	adds	r5, #1
 80043fa:	4630      	mov	r0, r6
 80043fc:	f04f 0e00 	mov.w	lr, #0
 8004400:	f857 2b04 	ldr.w	r2, [r7], #4
 8004404:	f8d0 c000 	ldr.w	ip, [r0]
 8004408:	b293      	uxth	r3, r2
 800440a:	ebae 0303 	sub.w	r3, lr, r3
 800440e:	0c12      	lsrs	r2, r2, #16
 8004410:	fa13 f38c 	uxtah	r3, r3, ip
 8004414:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8004418:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800441c:	b29b      	uxth	r3, r3
 800441e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004422:	45b9      	cmp	r9, r7
 8004424:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8004428:	f840 3b04 	str.w	r3, [r0], #4
 800442c:	d2e8      	bcs.n	8004400 <quorem+0xb0>
 800442e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8004432:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8004436:	b92a      	cbnz	r2, 8004444 <quorem+0xf4>
 8004438:	3b04      	subs	r3, #4
 800443a:	429e      	cmp	r6, r3
 800443c:	461a      	mov	r2, r3
 800443e:	d30b      	bcc.n	8004458 <quorem+0x108>
 8004440:	f8c8 4010 	str.w	r4, [r8, #16]
 8004444:	4628      	mov	r0, r5
 8004446:	b003      	add	sp, #12
 8004448:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800444c:	6812      	ldr	r2, [r2, #0]
 800444e:	3b04      	subs	r3, #4
 8004450:	2a00      	cmp	r2, #0
 8004452:	d1ca      	bne.n	80043ea <quorem+0x9a>
 8004454:	3c01      	subs	r4, #1
 8004456:	e7c5      	b.n	80043e4 <quorem+0x94>
 8004458:	6812      	ldr	r2, [r2, #0]
 800445a:	3b04      	subs	r3, #4
 800445c:	2a00      	cmp	r2, #0
 800445e:	d1ef      	bne.n	8004440 <quorem+0xf0>
 8004460:	3c01      	subs	r4, #1
 8004462:	e7ea      	b.n	800443a <quorem+0xea>
 8004464:	2000      	movs	r0, #0
 8004466:	e7ee      	b.n	8004446 <quorem+0xf6>

08004468 <_dtoa_r>:
 8004468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800446c:	ec57 6b10 	vmov	r6, r7, d0
 8004470:	b097      	sub	sp, #92	; 0x5c
 8004472:	e9cd 6700 	strd	r6, r7, [sp]
 8004476:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004478:	9107      	str	r1, [sp, #28]
 800447a:	4604      	mov	r4, r0
 800447c:	920a      	str	r2, [sp, #40]	; 0x28
 800447e:	930f      	str	r3, [sp, #60]	; 0x3c
 8004480:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8004482:	b93e      	cbnz	r6, 8004494 <_dtoa_r+0x2c>
 8004484:	2010      	movs	r0, #16
 8004486:	f000 fdcb 	bl	8005020 <malloc>
 800448a:	6260      	str	r0, [r4, #36]	; 0x24
 800448c:	6046      	str	r6, [r0, #4]
 800448e:	6086      	str	r6, [r0, #8]
 8004490:	6006      	str	r6, [r0, #0]
 8004492:	60c6      	str	r6, [r0, #12]
 8004494:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004496:	6819      	ldr	r1, [r3, #0]
 8004498:	b151      	cbz	r1, 80044b0 <_dtoa_r+0x48>
 800449a:	685a      	ldr	r2, [r3, #4]
 800449c:	604a      	str	r2, [r1, #4]
 800449e:	2301      	movs	r3, #1
 80044a0:	4093      	lsls	r3, r2
 80044a2:	608b      	str	r3, [r1, #8]
 80044a4:	4620      	mov	r0, r4
 80044a6:	f001 f81d 	bl	80054e4 <_Bfree>
 80044aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80044ac:	2200      	movs	r2, #0
 80044ae:	601a      	str	r2, [r3, #0]
 80044b0:	9b01      	ldr	r3, [sp, #4]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	bfbf      	itttt	lt
 80044b6:	2301      	movlt	r3, #1
 80044b8:	602b      	strlt	r3, [r5, #0]
 80044ba:	9b01      	ldrlt	r3, [sp, #4]
 80044bc:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80044c0:	bfb2      	itee	lt
 80044c2:	9301      	strlt	r3, [sp, #4]
 80044c4:	2300      	movge	r3, #0
 80044c6:	602b      	strge	r3, [r5, #0]
 80044c8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80044cc:	4ba8      	ldr	r3, [pc, #672]	; (8004770 <_dtoa_r+0x308>)
 80044ce:	ea33 0308 	bics.w	r3, r3, r8
 80044d2:	d11b      	bne.n	800450c <_dtoa_r+0xa4>
 80044d4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80044d6:	f242 730f 	movw	r3, #9999	; 0x270f
 80044da:	6013      	str	r3, [r2, #0]
 80044dc:	9b00      	ldr	r3, [sp, #0]
 80044de:	b923      	cbnz	r3, 80044ea <_dtoa_r+0x82>
 80044e0:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80044e4:	2800      	cmp	r0, #0
 80044e6:	f000 8578 	beq.w	8004fda <_dtoa_r+0xb72>
 80044ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80044ec:	b953      	cbnz	r3, 8004504 <_dtoa_r+0x9c>
 80044ee:	4ba1      	ldr	r3, [pc, #644]	; (8004774 <_dtoa_r+0x30c>)
 80044f0:	e021      	b.n	8004536 <_dtoa_r+0xce>
 80044f2:	4ba1      	ldr	r3, [pc, #644]	; (8004778 <_dtoa_r+0x310>)
 80044f4:	9302      	str	r3, [sp, #8]
 80044f6:	3308      	adds	r3, #8
 80044f8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80044fa:	6013      	str	r3, [r2, #0]
 80044fc:	9802      	ldr	r0, [sp, #8]
 80044fe:	b017      	add	sp, #92	; 0x5c
 8004500:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004504:	4b9b      	ldr	r3, [pc, #620]	; (8004774 <_dtoa_r+0x30c>)
 8004506:	9302      	str	r3, [sp, #8]
 8004508:	3303      	adds	r3, #3
 800450a:	e7f5      	b.n	80044f8 <_dtoa_r+0x90>
 800450c:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004510:	2200      	movs	r2, #0
 8004512:	2300      	movs	r3, #0
 8004514:	4630      	mov	r0, r6
 8004516:	4639      	mov	r1, r7
 8004518:	f7fc fad2 	bl	8000ac0 <__aeabi_dcmpeq>
 800451c:	4681      	mov	r9, r0
 800451e:	b160      	cbz	r0, 800453a <_dtoa_r+0xd2>
 8004520:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004522:	2301      	movs	r3, #1
 8004524:	6013      	str	r3, [r2, #0]
 8004526:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004528:	2b00      	cmp	r3, #0
 800452a:	f000 8553 	beq.w	8004fd4 <_dtoa_r+0xb6c>
 800452e:	4b93      	ldr	r3, [pc, #588]	; (800477c <_dtoa_r+0x314>)
 8004530:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004532:	6013      	str	r3, [r2, #0]
 8004534:	3b01      	subs	r3, #1
 8004536:	9302      	str	r3, [sp, #8]
 8004538:	e7e0      	b.n	80044fc <_dtoa_r+0x94>
 800453a:	aa14      	add	r2, sp, #80	; 0x50
 800453c:	a915      	add	r1, sp, #84	; 0x54
 800453e:	ec47 6b10 	vmov	d0, r6, r7
 8004542:	4620      	mov	r0, r4
 8004544:	f001 fa1b 	bl	800597e <__d2b>
 8004548:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800454c:	4682      	mov	sl, r0
 800454e:	2d00      	cmp	r5, #0
 8004550:	d07e      	beq.n	8004650 <_dtoa_r+0x1e8>
 8004552:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004556:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800455a:	4630      	mov	r0, r6
 800455c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8004560:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004564:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 8004568:	2200      	movs	r2, #0
 800456a:	4b85      	ldr	r3, [pc, #532]	; (8004780 <_dtoa_r+0x318>)
 800456c:	f7fb fe8c 	bl	8000288 <__aeabi_dsub>
 8004570:	a379      	add	r3, pc, #484	; (adr r3, 8004758 <_dtoa_r+0x2f0>)
 8004572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004576:	f7fc f83b 	bl	80005f0 <__aeabi_dmul>
 800457a:	a379      	add	r3, pc, #484	; (adr r3, 8004760 <_dtoa_r+0x2f8>)
 800457c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004580:	f7fb fe84 	bl	800028c <__adddf3>
 8004584:	4606      	mov	r6, r0
 8004586:	4628      	mov	r0, r5
 8004588:	460f      	mov	r7, r1
 800458a:	f7fb ffcb 	bl	8000524 <__aeabi_i2d>
 800458e:	a376      	add	r3, pc, #472	; (adr r3, 8004768 <_dtoa_r+0x300>)
 8004590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004594:	f7fc f82c 	bl	80005f0 <__aeabi_dmul>
 8004598:	4602      	mov	r2, r0
 800459a:	460b      	mov	r3, r1
 800459c:	4630      	mov	r0, r6
 800459e:	4639      	mov	r1, r7
 80045a0:	f7fb fe74 	bl	800028c <__adddf3>
 80045a4:	4606      	mov	r6, r0
 80045a6:	460f      	mov	r7, r1
 80045a8:	f7fc fad2 	bl	8000b50 <__aeabi_d2iz>
 80045ac:	2200      	movs	r2, #0
 80045ae:	4683      	mov	fp, r0
 80045b0:	2300      	movs	r3, #0
 80045b2:	4630      	mov	r0, r6
 80045b4:	4639      	mov	r1, r7
 80045b6:	f7fc fa8d 	bl	8000ad4 <__aeabi_dcmplt>
 80045ba:	b158      	cbz	r0, 80045d4 <_dtoa_r+0x16c>
 80045bc:	4658      	mov	r0, fp
 80045be:	f7fb ffb1 	bl	8000524 <__aeabi_i2d>
 80045c2:	4602      	mov	r2, r0
 80045c4:	460b      	mov	r3, r1
 80045c6:	4630      	mov	r0, r6
 80045c8:	4639      	mov	r1, r7
 80045ca:	f7fc fa79 	bl	8000ac0 <__aeabi_dcmpeq>
 80045ce:	b908      	cbnz	r0, 80045d4 <_dtoa_r+0x16c>
 80045d0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80045d4:	f1bb 0f16 	cmp.w	fp, #22
 80045d8:	d859      	bhi.n	800468e <_dtoa_r+0x226>
 80045da:	496a      	ldr	r1, [pc, #424]	; (8004784 <_dtoa_r+0x31c>)
 80045dc:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 80045e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80045e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80045e8:	f7fc fa92 	bl	8000b10 <__aeabi_dcmpgt>
 80045ec:	2800      	cmp	r0, #0
 80045ee:	d050      	beq.n	8004692 <_dtoa_r+0x22a>
 80045f0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80045f4:	2300      	movs	r3, #0
 80045f6:	930e      	str	r3, [sp, #56]	; 0x38
 80045f8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80045fa:	1b5d      	subs	r5, r3, r5
 80045fc:	1e6b      	subs	r3, r5, #1
 80045fe:	9306      	str	r3, [sp, #24]
 8004600:	bf45      	ittet	mi
 8004602:	f1c5 0301 	rsbmi	r3, r5, #1
 8004606:	9305      	strmi	r3, [sp, #20]
 8004608:	2300      	movpl	r3, #0
 800460a:	2300      	movmi	r3, #0
 800460c:	bf4c      	ite	mi
 800460e:	9306      	strmi	r3, [sp, #24]
 8004610:	9305      	strpl	r3, [sp, #20]
 8004612:	f1bb 0f00 	cmp.w	fp, #0
 8004616:	db3e      	blt.n	8004696 <_dtoa_r+0x22e>
 8004618:	9b06      	ldr	r3, [sp, #24]
 800461a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800461e:	445b      	add	r3, fp
 8004620:	9306      	str	r3, [sp, #24]
 8004622:	2300      	movs	r3, #0
 8004624:	9308      	str	r3, [sp, #32]
 8004626:	9b07      	ldr	r3, [sp, #28]
 8004628:	2b09      	cmp	r3, #9
 800462a:	f200 80af 	bhi.w	800478c <_dtoa_r+0x324>
 800462e:	2b05      	cmp	r3, #5
 8004630:	bfc4      	itt	gt
 8004632:	3b04      	subgt	r3, #4
 8004634:	9307      	strgt	r3, [sp, #28]
 8004636:	9b07      	ldr	r3, [sp, #28]
 8004638:	f1a3 0302 	sub.w	r3, r3, #2
 800463c:	bfcc      	ite	gt
 800463e:	2600      	movgt	r6, #0
 8004640:	2601      	movle	r6, #1
 8004642:	2b03      	cmp	r3, #3
 8004644:	f200 80ae 	bhi.w	80047a4 <_dtoa_r+0x33c>
 8004648:	e8df f003 	tbb	[pc, r3]
 800464c:	772f8482 	.word	0x772f8482
 8004650:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004652:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8004654:	441d      	add	r5, r3
 8004656:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800465a:	2b20      	cmp	r3, #32
 800465c:	dd11      	ble.n	8004682 <_dtoa_r+0x21a>
 800465e:	9a00      	ldr	r2, [sp, #0]
 8004660:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8004664:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8004668:	fa22 f000 	lsr.w	r0, r2, r0
 800466c:	fa08 f303 	lsl.w	r3, r8, r3
 8004670:	4318      	orrs	r0, r3
 8004672:	f7fb ff47 	bl	8000504 <__aeabi_ui2d>
 8004676:	2301      	movs	r3, #1
 8004678:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800467c:	3d01      	subs	r5, #1
 800467e:	9312      	str	r3, [sp, #72]	; 0x48
 8004680:	e772      	b.n	8004568 <_dtoa_r+0x100>
 8004682:	f1c3 0020 	rsb	r0, r3, #32
 8004686:	9b00      	ldr	r3, [sp, #0]
 8004688:	fa03 f000 	lsl.w	r0, r3, r0
 800468c:	e7f1      	b.n	8004672 <_dtoa_r+0x20a>
 800468e:	2301      	movs	r3, #1
 8004690:	e7b1      	b.n	80045f6 <_dtoa_r+0x18e>
 8004692:	900e      	str	r0, [sp, #56]	; 0x38
 8004694:	e7b0      	b.n	80045f8 <_dtoa_r+0x190>
 8004696:	9b05      	ldr	r3, [sp, #20]
 8004698:	eba3 030b 	sub.w	r3, r3, fp
 800469c:	9305      	str	r3, [sp, #20]
 800469e:	f1cb 0300 	rsb	r3, fp, #0
 80046a2:	9308      	str	r3, [sp, #32]
 80046a4:	2300      	movs	r3, #0
 80046a6:	930b      	str	r3, [sp, #44]	; 0x2c
 80046a8:	e7bd      	b.n	8004626 <_dtoa_r+0x1be>
 80046aa:	2301      	movs	r3, #1
 80046ac:	9309      	str	r3, [sp, #36]	; 0x24
 80046ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	dd7a      	ble.n	80047aa <_dtoa_r+0x342>
 80046b4:	9304      	str	r3, [sp, #16]
 80046b6:	9303      	str	r3, [sp, #12]
 80046b8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80046ba:	2200      	movs	r2, #0
 80046bc:	606a      	str	r2, [r5, #4]
 80046be:	2104      	movs	r1, #4
 80046c0:	f101 0214 	add.w	r2, r1, #20
 80046c4:	429a      	cmp	r2, r3
 80046c6:	d975      	bls.n	80047b4 <_dtoa_r+0x34c>
 80046c8:	6869      	ldr	r1, [r5, #4]
 80046ca:	4620      	mov	r0, r4
 80046cc:	f000 fed6 	bl	800547c <_Balloc>
 80046d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80046d2:	6028      	str	r0, [r5, #0]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	9302      	str	r3, [sp, #8]
 80046d8:	9b03      	ldr	r3, [sp, #12]
 80046da:	2b0e      	cmp	r3, #14
 80046dc:	f200 80e5 	bhi.w	80048aa <_dtoa_r+0x442>
 80046e0:	2e00      	cmp	r6, #0
 80046e2:	f000 80e2 	beq.w	80048aa <_dtoa_r+0x442>
 80046e6:	ed9d 7b00 	vldr	d7, [sp]
 80046ea:	f1bb 0f00 	cmp.w	fp, #0
 80046ee:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80046f2:	dd74      	ble.n	80047de <_dtoa_r+0x376>
 80046f4:	4a23      	ldr	r2, [pc, #140]	; (8004784 <_dtoa_r+0x31c>)
 80046f6:	f00b 030f 	and.w	r3, fp, #15
 80046fa:	ea4f 162b 	mov.w	r6, fp, asr #4
 80046fe:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004702:	06f0      	lsls	r0, r6, #27
 8004704:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004708:	d559      	bpl.n	80047be <_dtoa_r+0x356>
 800470a:	4b1f      	ldr	r3, [pc, #124]	; (8004788 <_dtoa_r+0x320>)
 800470c:	ec51 0b17 	vmov	r0, r1, d7
 8004710:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004714:	f7fc f896 	bl	8000844 <__aeabi_ddiv>
 8004718:	e9cd 0100 	strd	r0, r1, [sp]
 800471c:	f006 060f 	and.w	r6, r6, #15
 8004720:	2503      	movs	r5, #3
 8004722:	4f19      	ldr	r7, [pc, #100]	; (8004788 <_dtoa_r+0x320>)
 8004724:	2e00      	cmp	r6, #0
 8004726:	d14c      	bne.n	80047c2 <_dtoa_r+0x35a>
 8004728:	4642      	mov	r2, r8
 800472a:	464b      	mov	r3, r9
 800472c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004730:	f7fc f888 	bl	8000844 <__aeabi_ddiv>
 8004734:	e9cd 0100 	strd	r0, r1, [sp]
 8004738:	e06a      	b.n	8004810 <_dtoa_r+0x3a8>
 800473a:	2301      	movs	r3, #1
 800473c:	9309      	str	r3, [sp, #36]	; 0x24
 800473e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004740:	445b      	add	r3, fp
 8004742:	9304      	str	r3, [sp, #16]
 8004744:	3301      	adds	r3, #1
 8004746:	2b01      	cmp	r3, #1
 8004748:	9303      	str	r3, [sp, #12]
 800474a:	bfb8      	it	lt
 800474c:	2301      	movlt	r3, #1
 800474e:	e7b3      	b.n	80046b8 <_dtoa_r+0x250>
 8004750:	2300      	movs	r3, #0
 8004752:	e7ab      	b.n	80046ac <_dtoa_r+0x244>
 8004754:	2300      	movs	r3, #0
 8004756:	e7f1      	b.n	800473c <_dtoa_r+0x2d4>
 8004758:	636f4361 	.word	0x636f4361
 800475c:	3fd287a7 	.word	0x3fd287a7
 8004760:	8b60c8b3 	.word	0x8b60c8b3
 8004764:	3fc68a28 	.word	0x3fc68a28
 8004768:	509f79fb 	.word	0x509f79fb
 800476c:	3fd34413 	.word	0x3fd34413
 8004770:	7ff00000 	.word	0x7ff00000
 8004774:	0800625f 	.word	0x0800625f
 8004778:	08006256 	.word	0x08006256
 800477c:	08006235 	.word	0x08006235
 8004780:	3ff80000 	.word	0x3ff80000
 8004784:	08006290 	.word	0x08006290
 8004788:	08006268 	.word	0x08006268
 800478c:	2601      	movs	r6, #1
 800478e:	2300      	movs	r3, #0
 8004790:	9307      	str	r3, [sp, #28]
 8004792:	9609      	str	r6, [sp, #36]	; 0x24
 8004794:	f04f 33ff 	mov.w	r3, #4294967295
 8004798:	9304      	str	r3, [sp, #16]
 800479a:	9303      	str	r3, [sp, #12]
 800479c:	2200      	movs	r2, #0
 800479e:	2312      	movs	r3, #18
 80047a0:	920a      	str	r2, [sp, #40]	; 0x28
 80047a2:	e789      	b.n	80046b8 <_dtoa_r+0x250>
 80047a4:	2301      	movs	r3, #1
 80047a6:	9309      	str	r3, [sp, #36]	; 0x24
 80047a8:	e7f4      	b.n	8004794 <_dtoa_r+0x32c>
 80047aa:	2301      	movs	r3, #1
 80047ac:	9304      	str	r3, [sp, #16]
 80047ae:	9303      	str	r3, [sp, #12]
 80047b0:	461a      	mov	r2, r3
 80047b2:	e7f5      	b.n	80047a0 <_dtoa_r+0x338>
 80047b4:	686a      	ldr	r2, [r5, #4]
 80047b6:	3201      	adds	r2, #1
 80047b8:	606a      	str	r2, [r5, #4]
 80047ba:	0049      	lsls	r1, r1, #1
 80047bc:	e780      	b.n	80046c0 <_dtoa_r+0x258>
 80047be:	2502      	movs	r5, #2
 80047c0:	e7af      	b.n	8004722 <_dtoa_r+0x2ba>
 80047c2:	07f1      	lsls	r1, r6, #31
 80047c4:	d508      	bpl.n	80047d8 <_dtoa_r+0x370>
 80047c6:	4640      	mov	r0, r8
 80047c8:	4649      	mov	r1, r9
 80047ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80047ce:	f7fb ff0f 	bl	80005f0 <__aeabi_dmul>
 80047d2:	3501      	adds	r5, #1
 80047d4:	4680      	mov	r8, r0
 80047d6:	4689      	mov	r9, r1
 80047d8:	1076      	asrs	r6, r6, #1
 80047da:	3708      	adds	r7, #8
 80047dc:	e7a2      	b.n	8004724 <_dtoa_r+0x2bc>
 80047de:	f000 809d 	beq.w	800491c <_dtoa_r+0x4b4>
 80047e2:	f1cb 0600 	rsb	r6, fp, #0
 80047e6:	4b9f      	ldr	r3, [pc, #636]	; (8004a64 <_dtoa_r+0x5fc>)
 80047e8:	4f9f      	ldr	r7, [pc, #636]	; (8004a68 <_dtoa_r+0x600>)
 80047ea:	f006 020f 	and.w	r2, r6, #15
 80047ee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80047f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80047fa:	f7fb fef9 	bl	80005f0 <__aeabi_dmul>
 80047fe:	e9cd 0100 	strd	r0, r1, [sp]
 8004802:	1136      	asrs	r6, r6, #4
 8004804:	2300      	movs	r3, #0
 8004806:	2502      	movs	r5, #2
 8004808:	2e00      	cmp	r6, #0
 800480a:	d17c      	bne.n	8004906 <_dtoa_r+0x49e>
 800480c:	2b00      	cmp	r3, #0
 800480e:	d191      	bne.n	8004734 <_dtoa_r+0x2cc>
 8004810:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004812:	2b00      	cmp	r3, #0
 8004814:	f000 8084 	beq.w	8004920 <_dtoa_r+0x4b8>
 8004818:	e9dd 8900 	ldrd	r8, r9, [sp]
 800481c:	2200      	movs	r2, #0
 800481e:	4b93      	ldr	r3, [pc, #588]	; (8004a6c <_dtoa_r+0x604>)
 8004820:	4640      	mov	r0, r8
 8004822:	4649      	mov	r1, r9
 8004824:	f7fc f956 	bl	8000ad4 <__aeabi_dcmplt>
 8004828:	2800      	cmp	r0, #0
 800482a:	d079      	beq.n	8004920 <_dtoa_r+0x4b8>
 800482c:	9b03      	ldr	r3, [sp, #12]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d076      	beq.n	8004920 <_dtoa_r+0x4b8>
 8004832:	9b04      	ldr	r3, [sp, #16]
 8004834:	2b00      	cmp	r3, #0
 8004836:	dd34      	ble.n	80048a2 <_dtoa_r+0x43a>
 8004838:	2200      	movs	r2, #0
 800483a:	4b8d      	ldr	r3, [pc, #564]	; (8004a70 <_dtoa_r+0x608>)
 800483c:	4640      	mov	r0, r8
 800483e:	4649      	mov	r1, r9
 8004840:	f7fb fed6 	bl	80005f0 <__aeabi_dmul>
 8004844:	e9cd 0100 	strd	r0, r1, [sp]
 8004848:	9e04      	ldr	r6, [sp, #16]
 800484a:	f10b 37ff 	add.w	r7, fp, #4294967295
 800484e:	3501      	adds	r5, #1
 8004850:	4628      	mov	r0, r5
 8004852:	f7fb fe67 	bl	8000524 <__aeabi_i2d>
 8004856:	e9dd 2300 	ldrd	r2, r3, [sp]
 800485a:	f7fb fec9 	bl	80005f0 <__aeabi_dmul>
 800485e:	2200      	movs	r2, #0
 8004860:	4b84      	ldr	r3, [pc, #528]	; (8004a74 <_dtoa_r+0x60c>)
 8004862:	f7fb fd13 	bl	800028c <__adddf3>
 8004866:	4680      	mov	r8, r0
 8004868:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 800486c:	2e00      	cmp	r6, #0
 800486e:	d15a      	bne.n	8004926 <_dtoa_r+0x4be>
 8004870:	2200      	movs	r2, #0
 8004872:	4b81      	ldr	r3, [pc, #516]	; (8004a78 <_dtoa_r+0x610>)
 8004874:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004878:	f7fb fd06 	bl	8000288 <__aeabi_dsub>
 800487c:	4642      	mov	r2, r8
 800487e:	464b      	mov	r3, r9
 8004880:	e9cd 0100 	strd	r0, r1, [sp]
 8004884:	f7fc f944 	bl	8000b10 <__aeabi_dcmpgt>
 8004888:	2800      	cmp	r0, #0
 800488a:	f040 829b 	bne.w	8004dc4 <_dtoa_r+0x95c>
 800488e:	4642      	mov	r2, r8
 8004890:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8004894:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004898:	f7fc f91c 	bl	8000ad4 <__aeabi_dcmplt>
 800489c:	2800      	cmp	r0, #0
 800489e:	f040 828f 	bne.w	8004dc0 <_dtoa_r+0x958>
 80048a2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80048a6:	e9cd 2300 	strd	r2, r3, [sp]
 80048aa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	f2c0 8150 	blt.w	8004b52 <_dtoa_r+0x6ea>
 80048b2:	f1bb 0f0e 	cmp.w	fp, #14
 80048b6:	f300 814c 	bgt.w	8004b52 <_dtoa_r+0x6ea>
 80048ba:	4b6a      	ldr	r3, [pc, #424]	; (8004a64 <_dtoa_r+0x5fc>)
 80048bc:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80048c0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80048c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	f280 80da 	bge.w	8004a80 <_dtoa_r+0x618>
 80048cc:	9b03      	ldr	r3, [sp, #12]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	f300 80d6 	bgt.w	8004a80 <_dtoa_r+0x618>
 80048d4:	f040 8273 	bne.w	8004dbe <_dtoa_r+0x956>
 80048d8:	2200      	movs	r2, #0
 80048da:	4b67      	ldr	r3, [pc, #412]	; (8004a78 <_dtoa_r+0x610>)
 80048dc:	4640      	mov	r0, r8
 80048de:	4649      	mov	r1, r9
 80048e0:	f7fb fe86 	bl	80005f0 <__aeabi_dmul>
 80048e4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80048e8:	f7fc f908 	bl	8000afc <__aeabi_dcmpge>
 80048ec:	9e03      	ldr	r6, [sp, #12]
 80048ee:	4637      	mov	r7, r6
 80048f0:	2800      	cmp	r0, #0
 80048f2:	f040 824a 	bne.w	8004d8a <_dtoa_r+0x922>
 80048f6:	9b02      	ldr	r3, [sp, #8]
 80048f8:	9a02      	ldr	r2, [sp, #8]
 80048fa:	1c5d      	adds	r5, r3, #1
 80048fc:	2331      	movs	r3, #49	; 0x31
 80048fe:	7013      	strb	r3, [r2, #0]
 8004900:	f10b 0b01 	add.w	fp, fp, #1
 8004904:	e245      	b.n	8004d92 <_dtoa_r+0x92a>
 8004906:	07f2      	lsls	r2, r6, #31
 8004908:	d505      	bpl.n	8004916 <_dtoa_r+0x4ae>
 800490a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800490e:	f7fb fe6f 	bl	80005f0 <__aeabi_dmul>
 8004912:	3501      	adds	r5, #1
 8004914:	2301      	movs	r3, #1
 8004916:	1076      	asrs	r6, r6, #1
 8004918:	3708      	adds	r7, #8
 800491a:	e775      	b.n	8004808 <_dtoa_r+0x3a0>
 800491c:	2502      	movs	r5, #2
 800491e:	e777      	b.n	8004810 <_dtoa_r+0x3a8>
 8004920:	465f      	mov	r7, fp
 8004922:	9e03      	ldr	r6, [sp, #12]
 8004924:	e794      	b.n	8004850 <_dtoa_r+0x3e8>
 8004926:	9a02      	ldr	r2, [sp, #8]
 8004928:	4b4e      	ldr	r3, [pc, #312]	; (8004a64 <_dtoa_r+0x5fc>)
 800492a:	4432      	add	r2, r6
 800492c:	9213      	str	r2, [sp, #76]	; 0x4c
 800492e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004930:	1e71      	subs	r1, r6, #1
 8004932:	2a00      	cmp	r2, #0
 8004934:	d048      	beq.n	80049c8 <_dtoa_r+0x560>
 8004936:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800493a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800493e:	2000      	movs	r0, #0
 8004940:	494e      	ldr	r1, [pc, #312]	; (8004a7c <_dtoa_r+0x614>)
 8004942:	f7fb ff7f 	bl	8000844 <__aeabi_ddiv>
 8004946:	4642      	mov	r2, r8
 8004948:	464b      	mov	r3, r9
 800494a:	f7fb fc9d 	bl	8000288 <__aeabi_dsub>
 800494e:	9d02      	ldr	r5, [sp, #8]
 8004950:	4680      	mov	r8, r0
 8004952:	4689      	mov	r9, r1
 8004954:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004958:	f7fc f8fa 	bl	8000b50 <__aeabi_d2iz>
 800495c:	4606      	mov	r6, r0
 800495e:	f7fb fde1 	bl	8000524 <__aeabi_i2d>
 8004962:	4602      	mov	r2, r0
 8004964:	460b      	mov	r3, r1
 8004966:	e9dd 0100 	ldrd	r0, r1, [sp]
 800496a:	f7fb fc8d 	bl	8000288 <__aeabi_dsub>
 800496e:	3630      	adds	r6, #48	; 0x30
 8004970:	f805 6b01 	strb.w	r6, [r5], #1
 8004974:	4642      	mov	r2, r8
 8004976:	464b      	mov	r3, r9
 8004978:	e9cd 0100 	strd	r0, r1, [sp]
 800497c:	f7fc f8aa 	bl	8000ad4 <__aeabi_dcmplt>
 8004980:	2800      	cmp	r0, #0
 8004982:	d165      	bne.n	8004a50 <_dtoa_r+0x5e8>
 8004984:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004988:	2000      	movs	r0, #0
 800498a:	4938      	ldr	r1, [pc, #224]	; (8004a6c <_dtoa_r+0x604>)
 800498c:	f7fb fc7c 	bl	8000288 <__aeabi_dsub>
 8004990:	4642      	mov	r2, r8
 8004992:	464b      	mov	r3, r9
 8004994:	f7fc f89e 	bl	8000ad4 <__aeabi_dcmplt>
 8004998:	2800      	cmp	r0, #0
 800499a:	f040 80ba 	bne.w	8004b12 <_dtoa_r+0x6aa>
 800499e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80049a0:	429d      	cmp	r5, r3
 80049a2:	f43f af7e 	beq.w	80048a2 <_dtoa_r+0x43a>
 80049a6:	2200      	movs	r2, #0
 80049a8:	4b31      	ldr	r3, [pc, #196]	; (8004a70 <_dtoa_r+0x608>)
 80049aa:	4640      	mov	r0, r8
 80049ac:	4649      	mov	r1, r9
 80049ae:	f7fb fe1f 	bl	80005f0 <__aeabi_dmul>
 80049b2:	2200      	movs	r2, #0
 80049b4:	4680      	mov	r8, r0
 80049b6:	4689      	mov	r9, r1
 80049b8:	4b2d      	ldr	r3, [pc, #180]	; (8004a70 <_dtoa_r+0x608>)
 80049ba:	e9dd 0100 	ldrd	r0, r1, [sp]
 80049be:	f7fb fe17 	bl	80005f0 <__aeabi_dmul>
 80049c2:	e9cd 0100 	strd	r0, r1, [sp]
 80049c6:	e7c5      	b.n	8004954 <_dtoa_r+0x4ec>
 80049c8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 80049cc:	4642      	mov	r2, r8
 80049ce:	464b      	mov	r3, r9
 80049d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80049d4:	f7fb fe0c 	bl	80005f0 <__aeabi_dmul>
 80049d8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80049dc:	9d02      	ldr	r5, [sp, #8]
 80049de:	e9dd 0100 	ldrd	r0, r1, [sp]
 80049e2:	f7fc f8b5 	bl	8000b50 <__aeabi_d2iz>
 80049e6:	4606      	mov	r6, r0
 80049e8:	f7fb fd9c 	bl	8000524 <__aeabi_i2d>
 80049ec:	3630      	adds	r6, #48	; 0x30
 80049ee:	4602      	mov	r2, r0
 80049f0:	460b      	mov	r3, r1
 80049f2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80049f6:	f7fb fc47 	bl	8000288 <__aeabi_dsub>
 80049fa:	f805 6b01 	strb.w	r6, [r5], #1
 80049fe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004a00:	42ab      	cmp	r3, r5
 8004a02:	4680      	mov	r8, r0
 8004a04:	4689      	mov	r9, r1
 8004a06:	f04f 0200 	mov.w	r2, #0
 8004a0a:	d125      	bne.n	8004a58 <_dtoa_r+0x5f0>
 8004a0c:	4b1b      	ldr	r3, [pc, #108]	; (8004a7c <_dtoa_r+0x614>)
 8004a0e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004a12:	f7fb fc3b 	bl	800028c <__adddf3>
 8004a16:	4602      	mov	r2, r0
 8004a18:	460b      	mov	r3, r1
 8004a1a:	4640      	mov	r0, r8
 8004a1c:	4649      	mov	r1, r9
 8004a1e:	f7fc f877 	bl	8000b10 <__aeabi_dcmpgt>
 8004a22:	2800      	cmp	r0, #0
 8004a24:	d175      	bne.n	8004b12 <_dtoa_r+0x6aa>
 8004a26:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004a2a:	2000      	movs	r0, #0
 8004a2c:	4913      	ldr	r1, [pc, #76]	; (8004a7c <_dtoa_r+0x614>)
 8004a2e:	f7fb fc2b 	bl	8000288 <__aeabi_dsub>
 8004a32:	4602      	mov	r2, r0
 8004a34:	460b      	mov	r3, r1
 8004a36:	4640      	mov	r0, r8
 8004a38:	4649      	mov	r1, r9
 8004a3a:	f7fc f84b 	bl	8000ad4 <__aeabi_dcmplt>
 8004a3e:	2800      	cmp	r0, #0
 8004a40:	f43f af2f 	beq.w	80048a2 <_dtoa_r+0x43a>
 8004a44:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004a48:	2b30      	cmp	r3, #48	; 0x30
 8004a4a:	f105 32ff 	add.w	r2, r5, #4294967295
 8004a4e:	d001      	beq.n	8004a54 <_dtoa_r+0x5ec>
 8004a50:	46bb      	mov	fp, r7
 8004a52:	e04d      	b.n	8004af0 <_dtoa_r+0x688>
 8004a54:	4615      	mov	r5, r2
 8004a56:	e7f5      	b.n	8004a44 <_dtoa_r+0x5dc>
 8004a58:	4b05      	ldr	r3, [pc, #20]	; (8004a70 <_dtoa_r+0x608>)
 8004a5a:	f7fb fdc9 	bl	80005f0 <__aeabi_dmul>
 8004a5e:	e9cd 0100 	strd	r0, r1, [sp]
 8004a62:	e7bc      	b.n	80049de <_dtoa_r+0x576>
 8004a64:	08006290 	.word	0x08006290
 8004a68:	08006268 	.word	0x08006268
 8004a6c:	3ff00000 	.word	0x3ff00000
 8004a70:	40240000 	.word	0x40240000
 8004a74:	401c0000 	.word	0x401c0000
 8004a78:	40140000 	.word	0x40140000
 8004a7c:	3fe00000 	.word	0x3fe00000
 8004a80:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004a84:	9d02      	ldr	r5, [sp, #8]
 8004a86:	4642      	mov	r2, r8
 8004a88:	464b      	mov	r3, r9
 8004a8a:	4630      	mov	r0, r6
 8004a8c:	4639      	mov	r1, r7
 8004a8e:	f7fb fed9 	bl	8000844 <__aeabi_ddiv>
 8004a92:	f7fc f85d 	bl	8000b50 <__aeabi_d2iz>
 8004a96:	9000      	str	r0, [sp, #0]
 8004a98:	f7fb fd44 	bl	8000524 <__aeabi_i2d>
 8004a9c:	4642      	mov	r2, r8
 8004a9e:	464b      	mov	r3, r9
 8004aa0:	f7fb fda6 	bl	80005f0 <__aeabi_dmul>
 8004aa4:	4602      	mov	r2, r0
 8004aa6:	460b      	mov	r3, r1
 8004aa8:	4630      	mov	r0, r6
 8004aaa:	4639      	mov	r1, r7
 8004aac:	f7fb fbec 	bl	8000288 <__aeabi_dsub>
 8004ab0:	9e00      	ldr	r6, [sp, #0]
 8004ab2:	9f03      	ldr	r7, [sp, #12]
 8004ab4:	3630      	adds	r6, #48	; 0x30
 8004ab6:	f805 6b01 	strb.w	r6, [r5], #1
 8004aba:	9e02      	ldr	r6, [sp, #8]
 8004abc:	1bae      	subs	r6, r5, r6
 8004abe:	42b7      	cmp	r7, r6
 8004ac0:	4602      	mov	r2, r0
 8004ac2:	460b      	mov	r3, r1
 8004ac4:	d138      	bne.n	8004b38 <_dtoa_r+0x6d0>
 8004ac6:	f7fb fbe1 	bl	800028c <__adddf3>
 8004aca:	4606      	mov	r6, r0
 8004acc:	460f      	mov	r7, r1
 8004ace:	4602      	mov	r2, r0
 8004ad0:	460b      	mov	r3, r1
 8004ad2:	4640      	mov	r0, r8
 8004ad4:	4649      	mov	r1, r9
 8004ad6:	f7fb fffd 	bl	8000ad4 <__aeabi_dcmplt>
 8004ada:	b9c8      	cbnz	r0, 8004b10 <_dtoa_r+0x6a8>
 8004adc:	4632      	mov	r2, r6
 8004ade:	463b      	mov	r3, r7
 8004ae0:	4640      	mov	r0, r8
 8004ae2:	4649      	mov	r1, r9
 8004ae4:	f7fb ffec 	bl	8000ac0 <__aeabi_dcmpeq>
 8004ae8:	b110      	cbz	r0, 8004af0 <_dtoa_r+0x688>
 8004aea:	9b00      	ldr	r3, [sp, #0]
 8004aec:	07db      	lsls	r3, r3, #31
 8004aee:	d40f      	bmi.n	8004b10 <_dtoa_r+0x6a8>
 8004af0:	4651      	mov	r1, sl
 8004af2:	4620      	mov	r0, r4
 8004af4:	f000 fcf6 	bl	80054e4 <_Bfree>
 8004af8:	2300      	movs	r3, #0
 8004afa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004afc:	702b      	strb	r3, [r5, #0]
 8004afe:	f10b 0301 	add.w	r3, fp, #1
 8004b02:	6013      	str	r3, [r2, #0]
 8004b04:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	f43f acf8 	beq.w	80044fc <_dtoa_r+0x94>
 8004b0c:	601d      	str	r5, [r3, #0]
 8004b0e:	e4f5      	b.n	80044fc <_dtoa_r+0x94>
 8004b10:	465f      	mov	r7, fp
 8004b12:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8004b16:	2a39      	cmp	r2, #57	; 0x39
 8004b18:	f105 33ff 	add.w	r3, r5, #4294967295
 8004b1c:	d106      	bne.n	8004b2c <_dtoa_r+0x6c4>
 8004b1e:	9a02      	ldr	r2, [sp, #8]
 8004b20:	429a      	cmp	r2, r3
 8004b22:	d107      	bne.n	8004b34 <_dtoa_r+0x6cc>
 8004b24:	2330      	movs	r3, #48	; 0x30
 8004b26:	7013      	strb	r3, [r2, #0]
 8004b28:	3701      	adds	r7, #1
 8004b2a:	4613      	mov	r3, r2
 8004b2c:	781a      	ldrb	r2, [r3, #0]
 8004b2e:	3201      	adds	r2, #1
 8004b30:	701a      	strb	r2, [r3, #0]
 8004b32:	e78d      	b.n	8004a50 <_dtoa_r+0x5e8>
 8004b34:	461d      	mov	r5, r3
 8004b36:	e7ec      	b.n	8004b12 <_dtoa_r+0x6aa>
 8004b38:	2200      	movs	r2, #0
 8004b3a:	4ba4      	ldr	r3, [pc, #656]	; (8004dcc <_dtoa_r+0x964>)
 8004b3c:	f7fb fd58 	bl	80005f0 <__aeabi_dmul>
 8004b40:	2200      	movs	r2, #0
 8004b42:	2300      	movs	r3, #0
 8004b44:	4606      	mov	r6, r0
 8004b46:	460f      	mov	r7, r1
 8004b48:	f7fb ffba 	bl	8000ac0 <__aeabi_dcmpeq>
 8004b4c:	2800      	cmp	r0, #0
 8004b4e:	d09a      	beq.n	8004a86 <_dtoa_r+0x61e>
 8004b50:	e7ce      	b.n	8004af0 <_dtoa_r+0x688>
 8004b52:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004b54:	2a00      	cmp	r2, #0
 8004b56:	f000 80cd 	beq.w	8004cf4 <_dtoa_r+0x88c>
 8004b5a:	9a07      	ldr	r2, [sp, #28]
 8004b5c:	2a01      	cmp	r2, #1
 8004b5e:	f300 80af 	bgt.w	8004cc0 <_dtoa_r+0x858>
 8004b62:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004b64:	2a00      	cmp	r2, #0
 8004b66:	f000 80a7 	beq.w	8004cb8 <_dtoa_r+0x850>
 8004b6a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004b6e:	9e08      	ldr	r6, [sp, #32]
 8004b70:	9d05      	ldr	r5, [sp, #20]
 8004b72:	9a05      	ldr	r2, [sp, #20]
 8004b74:	441a      	add	r2, r3
 8004b76:	9205      	str	r2, [sp, #20]
 8004b78:	9a06      	ldr	r2, [sp, #24]
 8004b7a:	2101      	movs	r1, #1
 8004b7c:	441a      	add	r2, r3
 8004b7e:	4620      	mov	r0, r4
 8004b80:	9206      	str	r2, [sp, #24]
 8004b82:	f000 fd4f 	bl	8005624 <__i2b>
 8004b86:	4607      	mov	r7, r0
 8004b88:	2d00      	cmp	r5, #0
 8004b8a:	dd0c      	ble.n	8004ba6 <_dtoa_r+0x73e>
 8004b8c:	9b06      	ldr	r3, [sp, #24]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	dd09      	ble.n	8004ba6 <_dtoa_r+0x73e>
 8004b92:	42ab      	cmp	r3, r5
 8004b94:	9a05      	ldr	r2, [sp, #20]
 8004b96:	bfa8      	it	ge
 8004b98:	462b      	movge	r3, r5
 8004b9a:	1ad2      	subs	r2, r2, r3
 8004b9c:	9205      	str	r2, [sp, #20]
 8004b9e:	9a06      	ldr	r2, [sp, #24]
 8004ba0:	1aed      	subs	r5, r5, r3
 8004ba2:	1ad3      	subs	r3, r2, r3
 8004ba4:	9306      	str	r3, [sp, #24]
 8004ba6:	9b08      	ldr	r3, [sp, #32]
 8004ba8:	b1f3      	cbz	r3, 8004be8 <_dtoa_r+0x780>
 8004baa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	f000 80a5 	beq.w	8004cfc <_dtoa_r+0x894>
 8004bb2:	2e00      	cmp	r6, #0
 8004bb4:	dd10      	ble.n	8004bd8 <_dtoa_r+0x770>
 8004bb6:	4639      	mov	r1, r7
 8004bb8:	4632      	mov	r2, r6
 8004bba:	4620      	mov	r0, r4
 8004bbc:	f000 fdc8 	bl	8005750 <__pow5mult>
 8004bc0:	4652      	mov	r2, sl
 8004bc2:	4601      	mov	r1, r0
 8004bc4:	4607      	mov	r7, r0
 8004bc6:	4620      	mov	r0, r4
 8004bc8:	f000 fd35 	bl	8005636 <__multiply>
 8004bcc:	4651      	mov	r1, sl
 8004bce:	4680      	mov	r8, r0
 8004bd0:	4620      	mov	r0, r4
 8004bd2:	f000 fc87 	bl	80054e4 <_Bfree>
 8004bd6:	46c2      	mov	sl, r8
 8004bd8:	9b08      	ldr	r3, [sp, #32]
 8004bda:	1b9a      	subs	r2, r3, r6
 8004bdc:	d004      	beq.n	8004be8 <_dtoa_r+0x780>
 8004bde:	4651      	mov	r1, sl
 8004be0:	4620      	mov	r0, r4
 8004be2:	f000 fdb5 	bl	8005750 <__pow5mult>
 8004be6:	4682      	mov	sl, r0
 8004be8:	2101      	movs	r1, #1
 8004bea:	4620      	mov	r0, r4
 8004bec:	f000 fd1a 	bl	8005624 <__i2b>
 8004bf0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	4606      	mov	r6, r0
 8004bf6:	f340 8083 	ble.w	8004d00 <_dtoa_r+0x898>
 8004bfa:	461a      	mov	r2, r3
 8004bfc:	4601      	mov	r1, r0
 8004bfe:	4620      	mov	r0, r4
 8004c00:	f000 fda6 	bl	8005750 <__pow5mult>
 8004c04:	9b07      	ldr	r3, [sp, #28]
 8004c06:	2b01      	cmp	r3, #1
 8004c08:	4606      	mov	r6, r0
 8004c0a:	dd7c      	ble.n	8004d06 <_dtoa_r+0x89e>
 8004c0c:	f04f 0800 	mov.w	r8, #0
 8004c10:	6933      	ldr	r3, [r6, #16]
 8004c12:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8004c16:	6918      	ldr	r0, [r3, #16]
 8004c18:	f000 fcb6 	bl	8005588 <__hi0bits>
 8004c1c:	f1c0 0020 	rsb	r0, r0, #32
 8004c20:	9b06      	ldr	r3, [sp, #24]
 8004c22:	4418      	add	r0, r3
 8004c24:	f010 001f 	ands.w	r0, r0, #31
 8004c28:	f000 8096 	beq.w	8004d58 <_dtoa_r+0x8f0>
 8004c2c:	f1c0 0320 	rsb	r3, r0, #32
 8004c30:	2b04      	cmp	r3, #4
 8004c32:	f340 8087 	ble.w	8004d44 <_dtoa_r+0x8dc>
 8004c36:	9b05      	ldr	r3, [sp, #20]
 8004c38:	f1c0 001c 	rsb	r0, r0, #28
 8004c3c:	4403      	add	r3, r0
 8004c3e:	9305      	str	r3, [sp, #20]
 8004c40:	9b06      	ldr	r3, [sp, #24]
 8004c42:	4405      	add	r5, r0
 8004c44:	4403      	add	r3, r0
 8004c46:	9306      	str	r3, [sp, #24]
 8004c48:	9b05      	ldr	r3, [sp, #20]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	dd05      	ble.n	8004c5a <_dtoa_r+0x7f2>
 8004c4e:	4651      	mov	r1, sl
 8004c50:	461a      	mov	r2, r3
 8004c52:	4620      	mov	r0, r4
 8004c54:	f000 fdca 	bl	80057ec <__lshift>
 8004c58:	4682      	mov	sl, r0
 8004c5a:	9b06      	ldr	r3, [sp, #24]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	dd05      	ble.n	8004c6c <_dtoa_r+0x804>
 8004c60:	4631      	mov	r1, r6
 8004c62:	461a      	mov	r2, r3
 8004c64:	4620      	mov	r0, r4
 8004c66:	f000 fdc1 	bl	80057ec <__lshift>
 8004c6a:	4606      	mov	r6, r0
 8004c6c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d074      	beq.n	8004d5c <_dtoa_r+0x8f4>
 8004c72:	4631      	mov	r1, r6
 8004c74:	4650      	mov	r0, sl
 8004c76:	f000 fe0a 	bl	800588e <__mcmp>
 8004c7a:	2800      	cmp	r0, #0
 8004c7c:	da6e      	bge.n	8004d5c <_dtoa_r+0x8f4>
 8004c7e:	2300      	movs	r3, #0
 8004c80:	4651      	mov	r1, sl
 8004c82:	220a      	movs	r2, #10
 8004c84:	4620      	mov	r0, r4
 8004c86:	f000 fc44 	bl	8005512 <__multadd>
 8004c8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c8c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004c90:	4682      	mov	sl, r0
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	f000 81a8 	beq.w	8004fe8 <_dtoa_r+0xb80>
 8004c98:	2300      	movs	r3, #0
 8004c9a:	4639      	mov	r1, r7
 8004c9c:	220a      	movs	r2, #10
 8004c9e:	4620      	mov	r0, r4
 8004ca0:	f000 fc37 	bl	8005512 <__multadd>
 8004ca4:	9b04      	ldr	r3, [sp, #16]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	4607      	mov	r7, r0
 8004caa:	f300 80c8 	bgt.w	8004e3e <_dtoa_r+0x9d6>
 8004cae:	9b07      	ldr	r3, [sp, #28]
 8004cb0:	2b02      	cmp	r3, #2
 8004cb2:	f340 80c4 	ble.w	8004e3e <_dtoa_r+0x9d6>
 8004cb6:	e059      	b.n	8004d6c <_dtoa_r+0x904>
 8004cb8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004cba:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004cbe:	e756      	b.n	8004b6e <_dtoa_r+0x706>
 8004cc0:	9b03      	ldr	r3, [sp, #12]
 8004cc2:	1e5e      	subs	r6, r3, #1
 8004cc4:	9b08      	ldr	r3, [sp, #32]
 8004cc6:	42b3      	cmp	r3, r6
 8004cc8:	bfbf      	itttt	lt
 8004cca:	9b08      	ldrlt	r3, [sp, #32]
 8004ccc:	9608      	strlt	r6, [sp, #32]
 8004cce:	1af2      	sublt	r2, r6, r3
 8004cd0:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8004cd2:	bfb6      	itet	lt
 8004cd4:	189b      	addlt	r3, r3, r2
 8004cd6:	1b9e      	subge	r6, r3, r6
 8004cd8:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8004cda:	9b03      	ldr	r3, [sp, #12]
 8004cdc:	bfb8      	it	lt
 8004cde:	2600      	movlt	r6, #0
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	bfb9      	ittee	lt
 8004ce4:	9b05      	ldrlt	r3, [sp, #20]
 8004ce6:	9a03      	ldrlt	r2, [sp, #12]
 8004ce8:	9d05      	ldrge	r5, [sp, #20]
 8004cea:	9b03      	ldrge	r3, [sp, #12]
 8004cec:	bfbc      	itt	lt
 8004cee:	1a9d      	sublt	r5, r3, r2
 8004cf0:	2300      	movlt	r3, #0
 8004cf2:	e73e      	b.n	8004b72 <_dtoa_r+0x70a>
 8004cf4:	9e08      	ldr	r6, [sp, #32]
 8004cf6:	9d05      	ldr	r5, [sp, #20]
 8004cf8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8004cfa:	e745      	b.n	8004b88 <_dtoa_r+0x720>
 8004cfc:	9a08      	ldr	r2, [sp, #32]
 8004cfe:	e76e      	b.n	8004bde <_dtoa_r+0x776>
 8004d00:	9b07      	ldr	r3, [sp, #28]
 8004d02:	2b01      	cmp	r3, #1
 8004d04:	dc19      	bgt.n	8004d3a <_dtoa_r+0x8d2>
 8004d06:	9b00      	ldr	r3, [sp, #0]
 8004d08:	b9bb      	cbnz	r3, 8004d3a <_dtoa_r+0x8d2>
 8004d0a:	9b01      	ldr	r3, [sp, #4]
 8004d0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004d10:	b99b      	cbnz	r3, 8004d3a <_dtoa_r+0x8d2>
 8004d12:	9b01      	ldr	r3, [sp, #4]
 8004d14:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004d18:	0d1b      	lsrs	r3, r3, #20
 8004d1a:	051b      	lsls	r3, r3, #20
 8004d1c:	b183      	cbz	r3, 8004d40 <_dtoa_r+0x8d8>
 8004d1e:	9b05      	ldr	r3, [sp, #20]
 8004d20:	3301      	adds	r3, #1
 8004d22:	9305      	str	r3, [sp, #20]
 8004d24:	9b06      	ldr	r3, [sp, #24]
 8004d26:	3301      	adds	r3, #1
 8004d28:	9306      	str	r3, [sp, #24]
 8004d2a:	f04f 0801 	mov.w	r8, #1
 8004d2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	f47f af6d 	bne.w	8004c10 <_dtoa_r+0x7a8>
 8004d36:	2001      	movs	r0, #1
 8004d38:	e772      	b.n	8004c20 <_dtoa_r+0x7b8>
 8004d3a:	f04f 0800 	mov.w	r8, #0
 8004d3e:	e7f6      	b.n	8004d2e <_dtoa_r+0x8c6>
 8004d40:	4698      	mov	r8, r3
 8004d42:	e7f4      	b.n	8004d2e <_dtoa_r+0x8c6>
 8004d44:	d080      	beq.n	8004c48 <_dtoa_r+0x7e0>
 8004d46:	9a05      	ldr	r2, [sp, #20]
 8004d48:	331c      	adds	r3, #28
 8004d4a:	441a      	add	r2, r3
 8004d4c:	9205      	str	r2, [sp, #20]
 8004d4e:	9a06      	ldr	r2, [sp, #24]
 8004d50:	441a      	add	r2, r3
 8004d52:	441d      	add	r5, r3
 8004d54:	4613      	mov	r3, r2
 8004d56:	e776      	b.n	8004c46 <_dtoa_r+0x7de>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	e7f4      	b.n	8004d46 <_dtoa_r+0x8de>
 8004d5c:	9b03      	ldr	r3, [sp, #12]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	dc36      	bgt.n	8004dd0 <_dtoa_r+0x968>
 8004d62:	9b07      	ldr	r3, [sp, #28]
 8004d64:	2b02      	cmp	r3, #2
 8004d66:	dd33      	ble.n	8004dd0 <_dtoa_r+0x968>
 8004d68:	9b03      	ldr	r3, [sp, #12]
 8004d6a:	9304      	str	r3, [sp, #16]
 8004d6c:	9b04      	ldr	r3, [sp, #16]
 8004d6e:	b963      	cbnz	r3, 8004d8a <_dtoa_r+0x922>
 8004d70:	4631      	mov	r1, r6
 8004d72:	2205      	movs	r2, #5
 8004d74:	4620      	mov	r0, r4
 8004d76:	f000 fbcc 	bl	8005512 <__multadd>
 8004d7a:	4601      	mov	r1, r0
 8004d7c:	4606      	mov	r6, r0
 8004d7e:	4650      	mov	r0, sl
 8004d80:	f000 fd85 	bl	800588e <__mcmp>
 8004d84:	2800      	cmp	r0, #0
 8004d86:	f73f adb6 	bgt.w	80048f6 <_dtoa_r+0x48e>
 8004d8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d8c:	9d02      	ldr	r5, [sp, #8]
 8004d8e:	ea6f 0b03 	mvn.w	fp, r3
 8004d92:	2300      	movs	r3, #0
 8004d94:	9303      	str	r3, [sp, #12]
 8004d96:	4631      	mov	r1, r6
 8004d98:	4620      	mov	r0, r4
 8004d9a:	f000 fba3 	bl	80054e4 <_Bfree>
 8004d9e:	2f00      	cmp	r7, #0
 8004da0:	f43f aea6 	beq.w	8004af0 <_dtoa_r+0x688>
 8004da4:	9b03      	ldr	r3, [sp, #12]
 8004da6:	b12b      	cbz	r3, 8004db4 <_dtoa_r+0x94c>
 8004da8:	42bb      	cmp	r3, r7
 8004daa:	d003      	beq.n	8004db4 <_dtoa_r+0x94c>
 8004dac:	4619      	mov	r1, r3
 8004dae:	4620      	mov	r0, r4
 8004db0:	f000 fb98 	bl	80054e4 <_Bfree>
 8004db4:	4639      	mov	r1, r7
 8004db6:	4620      	mov	r0, r4
 8004db8:	f000 fb94 	bl	80054e4 <_Bfree>
 8004dbc:	e698      	b.n	8004af0 <_dtoa_r+0x688>
 8004dbe:	2600      	movs	r6, #0
 8004dc0:	4637      	mov	r7, r6
 8004dc2:	e7e2      	b.n	8004d8a <_dtoa_r+0x922>
 8004dc4:	46bb      	mov	fp, r7
 8004dc6:	4637      	mov	r7, r6
 8004dc8:	e595      	b.n	80048f6 <_dtoa_r+0x48e>
 8004dca:	bf00      	nop
 8004dcc:	40240000 	.word	0x40240000
 8004dd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004dd2:	bb93      	cbnz	r3, 8004e3a <_dtoa_r+0x9d2>
 8004dd4:	9b03      	ldr	r3, [sp, #12]
 8004dd6:	9304      	str	r3, [sp, #16]
 8004dd8:	9d02      	ldr	r5, [sp, #8]
 8004dda:	4631      	mov	r1, r6
 8004ddc:	4650      	mov	r0, sl
 8004dde:	f7ff fab7 	bl	8004350 <quorem>
 8004de2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8004de6:	f805 9b01 	strb.w	r9, [r5], #1
 8004dea:	9b02      	ldr	r3, [sp, #8]
 8004dec:	9a04      	ldr	r2, [sp, #16]
 8004dee:	1aeb      	subs	r3, r5, r3
 8004df0:	429a      	cmp	r2, r3
 8004df2:	f300 80dc 	bgt.w	8004fae <_dtoa_r+0xb46>
 8004df6:	9b02      	ldr	r3, [sp, #8]
 8004df8:	2a01      	cmp	r2, #1
 8004dfa:	bfac      	ite	ge
 8004dfc:	189b      	addge	r3, r3, r2
 8004dfe:	3301      	addlt	r3, #1
 8004e00:	4698      	mov	r8, r3
 8004e02:	2300      	movs	r3, #0
 8004e04:	9303      	str	r3, [sp, #12]
 8004e06:	4651      	mov	r1, sl
 8004e08:	2201      	movs	r2, #1
 8004e0a:	4620      	mov	r0, r4
 8004e0c:	f000 fcee 	bl	80057ec <__lshift>
 8004e10:	4631      	mov	r1, r6
 8004e12:	4682      	mov	sl, r0
 8004e14:	f000 fd3b 	bl	800588e <__mcmp>
 8004e18:	2800      	cmp	r0, #0
 8004e1a:	f300 808d 	bgt.w	8004f38 <_dtoa_r+0xad0>
 8004e1e:	d103      	bne.n	8004e28 <_dtoa_r+0x9c0>
 8004e20:	f019 0f01 	tst.w	r9, #1
 8004e24:	f040 8088 	bne.w	8004f38 <_dtoa_r+0xad0>
 8004e28:	4645      	mov	r5, r8
 8004e2a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004e2e:	2b30      	cmp	r3, #48	; 0x30
 8004e30:	f105 32ff 	add.w	r2, r5, #4294967295
 8004e34:	d1af      	bne.n	8004d96 <_dtoa_r+0x92e>
 8004e36:	4615      	mov	r5, r2
 8004e38:	e7f7      	b.n	8004e2a <_dtoa_r+0x9c2>
 8004e3a:	9b03      	ldr	r3, [sp, #12]
 8004e3c:	9304      	str	r3, [sp, #16]
 8004e3e:	2d00      	cmp	r5, #0
 8004e40:	dd05      	ble.n	8004e4e <_dtoa_r+0x9e6>
 8004e42:	4639      	mov	r1, r7
 8004e44:	462a      	mov	r2, r5
 8004e46:	4620      	mov	r0, r4
 8004e48:	f000 fcd0 	bl	80057ec <__lshift>
 8004e4c:	4607      	mov	r7, r0
 8004e4e:	f1b8 0f00 	cmp.w	r8, #0
 8004e52:	d04c      	beq.n	8004eee <_dtoa_r+0xa86>
 8004e54:	6879      	ldr	r1, [r7, #4]
 8004e56:	4620      	mov	r0, r4
 8004e58:	f000 fb10 	bl	800547c <_Balloc>
 8004e5c:	693a      	ldr	r2, [r7, #16]
 8004e5e:	3202      	adds	r2, #2
 8004e60:	4605      	mov	r5, r0
 8004e62:	0092      	lsls	r2, r2, #2
 8004e64:	f107 010c 	add.w	r1, r7, #12
 8004e68:	300c      	adds	r0, #12
 8004e6a:	f000 faef 	bl	800544c <memcpy>
 8004e6e:	2201      	movs	r2, #1
 8004e70:	4629      	mov	r1, r5
 8004e72:	4620      	mov	r0, r4
 8004e74:	f000 fcba 	bl	80057ec <__lshift>
 8004e78:	9b00      	ldr	r3, [sp, #0]
 8004e7a:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8004e7e:	9703      	str	r7, [sp, #12]
 8004e80:	f003 0301 	and.w	r3, r3, #1
 8004e84:	4607      	mov	r7, r0
 8004e86:	9305      	str	r3, [sp, #20]
 8004e88:	4631      	mov	r1, r6
 8004e8a:	4650      	mov	r0, sl
 8004e8c:	f7ff fa60 	bl	8004350 <quorem>
 8004e90:	9903      	ldr	r1, [sp, #12]
 8004e92:	4605      	mov	r5, r0
 8004e94:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8004e98:	4650      	mov	r0, sl
 8004e9a:	f000 fcf8 	bl	800588e <__mcmp>
 8004e9e:	463a      	mov	r2, r7
 8004ea0:	9000      	str	r0, [sp, #0]
 8004ea2:	4631      	mov	r1, r6
 8004ea4:	4620      	mov	r0, r4
 8004ea6:	f000 fd0c 	bl	80058c2 <__mdiff>
 8004eaa:	68c3      	ldr	r3, [r0, #12]
 8004eac:	4602      	mov	r2, r0
 8004eae:	bb03      	cbnz	r3, 8004ef2 <_dtoa_r+0xa8a>
 8004eb0:	4601      	mov	r1, r0
 8004eb2:	9006      	str	r0, [sp, #24]
 8004eb4:	4650      	mov	r0, sl
 8004eb6:	f000 fcea 	bl	800588e <__mcmp>
 8004eba:	9a06      	ldr	r2, [sp, #24]
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	4611      	mov	r1, r2
 8004ec0:	4620      	mov	r0, r4
 8004ec2:	9306      	str	r3, [sp, #24]
 8004ec4:	f000 fb0e 	bl	80054e4 <_Bfree>
 8004ec8:	9b06      	ldr	r3, [sp, #24]
 8004eca:	b9a3      	cbnz	r3, 8004ef6 <_dtoa_r+0xa8e>
 8004ecc:	9a07      	ldr	r2, [sp, #28]
 8004ece:	b992      	cbnz	r2, 8004ef6 <_dtoa_r+0xa8e>
 8004ed0:	9a05      	ldr	r2, [sp, #20]
 8004ed2:	b982      	cbnz	r2, 8004ef6 <_dtoa_r+0xa8e>
 8004ed4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004ed8:	d029      	beq.n	8004f2e <_dtoa_r+0xac6>
 8004eda:	9b00      	ldr	r3, [sp, #0]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	dd01      	ble.n	8004ee4 <_dtoa_r+0xa7c>
 8004ee0:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8004ee4:	f108 0501 	add.w	r5, r8, #1
 8004ee8:	f888 9000 	strb.w	r9, [r8]
 8004eec:	e753      	b.n	8004d96 <_dtoa_r+0x92e>
 8004eee:	4638      	mov	r0, r7
 8004ef0:	e7c2      	b.n	8004e78 <_dtoa_r+0xa10>
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	e7e3      	b.n	8004ebe <_dtoa_r+0xa56>
 8004ef6:	9a00      	ldr	r2, [sp, #0]
 8004ef8:	2a00      	cmp	r2, #0
 8004efa:	db04      	blt.n	8004f06 <_dtoa_r+0xa9e>
 8004efc:	d125      	bne.n	8004f4a <_dtoa_r+0xae2>
 8004efe:	9a07      	ldr	r2, [sp, #28]
 8004f00:	bb1a      	cbnz	r2, 8004f4a <_dtoa_r+0xae2>
 8004f02:	9a05      	ldr	r2, [sp, #20]
 8004f04:	bb0a      	cbnz	r2, 8004f4a <_dtoa_r+0xae2>
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	ddec      	ble.n	8004ee4 <_dtoa_r+0xa7c>
 8004f0a:	4651      	mov	r1, sl
 8004f0c:	2201      	movs	r2, #1
 8004f0e:	4620      	mov	r0, r4
 8004f10:	f000 fc6c 	bl	80057ec <__lshift>
 8004f14:	4631      	mov	r1, r6
 8004f16:	4682      	mov	sl, r0
 8004f18:	f000 fcb9 	bl	800588e <__mcmp>
 8004f1c:	2800      	cmp	r0, #0
 8004f1e:	dc03      	bgt.n	8004f28 <_dtoa_r+0xac0>
 8004f20:	d1e0      	bne.n	8004ee4 <_dtoa_r+0xa7c>
 8004f22:	f019 0f01 	tst.w	r9, #1
 8004f26:	d0dd      	beq.n	8004ee4 <_dtoa_r+0xa7c>
 8004f28:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004f2c:	d1d8      	bne.n	8004ee0 <_dtoa_r+0xa78>
 8004f2e:	2339      	movs	r3, #57	; 0x39
 8004f30:	f888 3000 	strb.w	r3, [r8]
 8004f34:	f108 0801 	add.w	r8, r8, #1
 8004f38:	4645      	mov	r5, r8
 8004f3a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004f3e:	2b39      	cmp	r3, #57	; 0x39
 8004f40:	f105 32ff 	add.w	r2, r5, #4294967295
 8004f44:	d03b      	beq.n	8004fbe <_dtoa_r+0xb56>
 8004f46:	3301      	adds	r3, #1
 8004f48:	e040      	b.n	8004fcc <_dtoa_r+0xb64>
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	f108 0501 	add.w	r5, r8, #1
 8004f50:	dd05      	ble.n	8004f5e <_dtoa_r+0xaf6>
 8004f52:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004f56:	d0ea      	beq.n	8004f2e <_dtoa_r+0xac6>
 8004f58:	f109 0901 	add.w	r9, r9, #1
 8004f5c:	e7c4      	b.n	8004ee8 <_dtoa_r+0xa80>
 8004f5e:	9b02      	ldr	r3, [sp, #8]
 8004f60:	9a04      	ldr	r2, [sp, #16]
 8004f62:	f805 9c01 	strb.w	r9, [r5, #-1]
 8004f66:	1aeb      	subs	r3, r5, r3
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	46a8      	mov	r8, r5
 8004f6c:	f43f af4b 	beq.w	8004e06 <_dtoa_r+0x99e>
 8004f70:	4651      	mov	r1, sl
 8004f72:	2300      	movs	r3, #0
 8004f74:	220a      	movs	r2, #10
 8004f76:	4620      	mov	r0, r4
 8004f78:	f000 facb 	bl	8005512 <__multadd>
 8004f7c:	9b03      	ldr	r3, [sp, #12]
 8004f7e:	9903      	ldr	r1, [sp, #12]
 8004f80:	42bb      	cmp	r3, r7
 8004f82:	4682      	mov	sl, r0
 8004f84:	f04f 0300 	mov.w	r3, #0
 8004f88:	f04f 020a 	mov.w	r2, #10
 8004f8c:	4620      	mov	r0, r4
 8004f8e:	d104      	bne.n	8004f9a <_dtoa_r+0xb32>
 8004f90:	f000 fabf 	bl	8005512 <__multadd>
 8004f94:	9003      	str	r0, [sp, #12]
 8004f96:	4607      	mov	r7, r0
 8004f98:	e776      	b.n	8004e88 <_dtoa_r+0xa20>
 8004f9a:	f000 faba 	bl	8005512 <__multadd>
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	9003      	str	r0, [sp, #12]
 8004fa2:	220a      	movs	r2, #10
 8004fa4:	4639      	mov	r1, r7
 8004fa6:	4620      	mov	r0, r4
 8004fa8:	f000 fab3 	bl	8005512 <__multadd>
 8004fac:	e7f3      	b.n	8004f96 <_dtoa_r+0xb2e>
 8004fae:	4651      	mov	r1, sl
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	220a      	movs	r2, #10
 8004fb4:	4620      	mov	r0, r4
 8004fb6:	f000 faac 	bl	8005512 <__multadd>
 8004fba:	4682      	mov	sl, r0
 8004fbc:	e70d      	b.n	8004dda <_dtoa_r+0x972>
 8004fbe:	9b02      	ldr	r3, [sp, #8]
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d105      	bne.n	8004fd0 <_dtoa_r+0xb68>
 8004fc4:	9a02      	ldr	r2, [sp, #8]
 8004fc6:	f10b 0b01 	add.w	fp, fp, #1
 8004fca:	2331      	movs	r3, #49	; 0x31
 8004fcc:	7013      	strb	r3, [r2, #0]
 8004fce:	e6e2      	b.n	8004d96 <_dtoa_r+0x92e>
 8004fd0:	4615      	mov	r5, r2
 8004fd2:	e7b2      	b.n	8004f3a <_dtoa_r+0xad2>
 8004fd4:	4b09      	ldr	r3, [pc, #36]	; (8004ffc <_dtoa_r+0xb94>)
 8004fd6:	f7ff baae 	b.w	8004536 <_dtoa_r+0xce>
 8004fda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	f47f aa88 	bne.w	80044f2 <_dtoa_r+0x8a>
 8004fe2:	4b07      	ldr	r3, [pc, #28]	; (8005000 <_dtoa_r+0xb98>)
 8004fe4:	f7ff baa7 	b.w	8004536 <_dtoa_r+0xce>
 8004fe8:	9b04      	ldr	r3, [sp, #16]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	f73f aef4 	bgt.w	8004dd8 <_dtoa_r+0x970>
 8004ff0:	9b07      	ldr	r3, [sp, #28]
 8004ff2:	2b02      	cmp	r3, #2
 8004ff4:	f77f aef0 	ble.w	8004dd8 <_dtoa_r+0x970>
 8004ff8:	e6b8      	b.n	8004d6c <_dtoa_r+0x904>
 8004ffa:	bf00      	nop
 8004ffc:	08006234 	.word	0x08006234
 8005000:	08006256 	.word	0x08006256

08005004 <_localeconv_r>:
 8005004:	4b04      	ldr	r3, [pc, #16]	; (8005018 <_localeconv_r+0x14>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	6a18      	ldr	r0, [r3, #32]
 800500a:	4b04      	ldr	r3, [pc, #16]	; (800501c <_localeconv_r+0x18>)
 800500c:	2800      	cmp	r0, #0
 800500e:	bf08      	it	eq
 8005010:	4618      	moveq	r0, r3
 8005012:	30f0      	adds	r0, #240	; 0xf0
 8005014:	4770      	bx	lr
 8005016:	bf00      	nop
 8005018:	20000094 	.word	0x20000094
 800501c:	20000598 	.word	0x20000598

08005020 <malloc>:
 8005020:	4b02      	ldr	r3, [pc, #8]	; (800502c <malloc+0xc>)
 8005022:	4601      	mov	r1, r0
 8005024:	6818      	ldr	r0, [r3, #0]
 8005026:	f000 b803 	b.w	8005030 <_malloc_r>
 800502a:	bf00      	nop
 800502c:	20000094 	.word	0x20000094

08005030 <_malloc_r>:
 8005030:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005034:	f101 040b 	add.w	r4, r1, #11
 8005038:	2c16      	cmp	r4, #22
 800503a:	4681      	mov	r9, r0
 800503c:	d907      	bls.n	800504e <_malloc_r+0x1e>
 800503e:	f034 0407 	bics.w	r4, r4, #7
 8005042:	d505      	bpl.n	8005050 <_malloc_r+0x20>
 8005044:	230c      	movs	r3, #12
 8005046:	f8c9 3000 	str.w	r3, [r9]
 800504a:	2600      	movs	r6, #0
 800504c:	e131      	b.n	80052b2 <_malloc_r+0x282>
 800504e:	2410      	movs	r4, #16
 8005050:	428c      	cmp	r4, r1
 8005052:	d3f7      	bcc.n	8005044 <_malloc_r+0x14>
 8005054:	4648      	mov	r0, r9
 8005056:	f000 fa05 	bl	8005464 <__malloc_lock>
 800505a:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800505e:	4d9c      	ldr	r5, [pc, #624]	; (80052d0 <_malloc_r+0x2a0>)
 8005060:	d236      	bcs.n	80050d0 <_malloc_r+0xa0>
 8005062:	f104 0208 	add.w	r2, r4, #8
 8005066:	442a      	add	r2, r5
 8005068:	f1a2 0108 	sub.w	r1, r2, #8
 800506c:	6856      	ldr	r6, [r2, #4]
 800506e:	428e      	cmp	r6, r1
 8005070:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8005074:	d102      	bne.n	800507c <_malloc_r+0x4c>
 8005076:	68d6      	ldr	r6, [r2, #12]
 8005078:	42b2      	cmp	r2, r6
 800507a:	d010      	beq.n	800509e <_malloc_r+0x6e>
 800507c:	6873      	ldr	r3, [r6, #4]
 800507e:	68f2      	ldr	r2, [r6, #12]
 8005080:	68b1      	ldr	r1, [r6, #8]
 8005082:	f023 0303 	bic.w	r3, r3, #3
 8005086:	60ca      	str	r2, [r1, #12]
 8005088:	4433      	add	r3, r6
 800508a:	6091      	str	r1, [r2, #8]
 800508c:	685a      	ldr	r2, [r3, #4]
 800508e:	f042 0201 	orr.w	r2, r2, #1
 8005092:	605a      	str	r2, [r3, #4]
 8005094:	4648      	mov	r0, r9
 8005096:	f000 f9eb 	bl	8005470 <__malloc_unlock>
 800509a:	3608      	adds	r6, #8
 800509c:	e109      	b.n	80052b2 <_malloc_r+0x282>
 800509e:	3302      	adds	r3, #2
 80050a0:	4a8c      	ldr	r2, [pc, #560]	; (80052d4 <_malloc_r+0x2a4>)
 80050a2:	692e      	ldr	r6, [r5, #16]
 80050a4:	4296      	cmp	r6, r2
 80050a6:	4611      	mov	r1, r2
 80050a8:	d06d      	beq.n	8005186 <_malloc_r+0x156>
 80050aa:	6870      	ldr	r0, [r6, #4]
 80050ac:	f020 0003 	bic.w	r0, r0, #3
 80050b0:	1b07      	subs	r7, r0, r4
 80050b2:	2f0f      	cmp	r7, #15
 80050b4:	dd47      	ble.n	8005146 <_malloc_r+0x116>
 80050b6:	1933      	adds	r3, r6, r4
 80050b8:	f044 0401 	orr.w	r4, r4, #1
 80050bc:	6074      	str	r4, [r6, #4]
 80050be:	616b      	str	r3, [r5, #20]
 80050c0:	612b      	str	r3, [r5, #16]
 80050c2:	60da      	str	r2, [r3, #12]
 80050c4:	609a      	str	r2, [r3, #8]
 80050c6:	f047 0201 	orr.w	r2, r7, #1
 80050ca:	605a      	str	r2, [r3, #4]
 80050cc:	5037      	str	r7, [r6, r0]
 80050ce:	e7e1      	b.n	8005094 <_malloc_r+0x64>
 80050d0:	0a63      	lsrs	r3, r4, #9
 80050d2:	d02a      	beq.n	800512a <_malloc_r+0xfa>
 80050d4:	2b04      	cmp	r3, #4
 80050d6:	d812      	bhi.n	80050fe <_malloc_r+0xce>
 80050d8:	09a3      	lsrs	r3, r4, #6
 80050da:	3338      	adds	r3, #56	; 0x38
 80050dc:	1c5a      	adds	r2, r3, #1
 80050de:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80050e2:	f1a2 0008 	sub.w	r0, r2, #8
 80050e6:	6856      	ldr	r6, [r2, #4]
 80050e8:	4286      	cmp	r6, r0
 80050ea:	d006      	beq.n	80050fa <_malloc_r+0xca>
 80050ec:	6872      	ldr	r2, [r6, #4]
 80050ee:	f022 0203 	bic.w	r2, r2, #3
 80050f2:	1b11      	subs	r1, r2, r4
 80050f4:	290f      	cmp	r1, #15
 80050f6:	dd1c      	ble.n	8005132 <_malloc_r+0x102>
 80050f8:	3b01      	subs	r3, #1
 80050fa:	3301      	adds	r3, #1
 80050fc:	e7d0      	b.n	80050a0 <_malloc_r+0x70>
 80050fe:	2b14      	cmp	r3, #20
 8005100:	d801      	bhi.n	8005106 <_malloc_r+0xd6>
 8005102:	335b      	adds	r3, #91	; 0x5b
 8005104:	e7ea      	b.n	80050dc <_malloc_r+0xac>
 8005106:	2b54      	cmp	r3, #84	; 0x54
 8005108:	d802      	bhi.n	8005110 <_malloc_r+0xe0>
 800510a:	0b23      	lsrs	r3, r4, #12
 800510c:	336e      	adds	r3, #110	; 0x6e
 800510e:	e7e5      	b.n	80050dc <_malloc_r+0xac>
 8005110:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8005114:	d802      	bhi.n	800511c <_malloc_r+0xec>
 8005116:	0be3      	lsrs	r3, r4, #15
 8005118:	3377      	adds	r3, #119	; 0x77
 800511a:	e7df      	b.n	80050dc <_malloc_r+0xac>
 800511c:	f240 5254 	movw	r2, #1364	; 0x554
 8005120:	4293      	cmp	r3, r2
 8005122:	d804      	bhi.n	800512e <_malloc_r+0xfe>
 8005124:	0ca3      	lsrs	r3, r4, #18
 8005126:	337c      	adds	r3, #124	; 0x7c
 8005128:	e7d8      	b.n	80050dc <_malloc_r+0xac>
 800512a:	233f      	movs	r3, #63	; 0x3f
 800512c:	e7d6      	b.n	80050dc <_malloc_r+0xac>
 800512e:	237e      	movs	r3, #126	; 0x7e
 8005130:	e7d4      	b.n	80050dc <_malloc_r+0xac>
 8005132:	2900      	cmp	r1, #0
 8005134:	68f1      	ldr	r1, [r6, #12]
 8005136:	db04      	blt.n	8005142 <_malloc_r+0x112>
 8005138:	68b3      	ldr	r3, [r6, #8]
 800513a:	60d9      	str	r1, [r3, #12]
 800513c:	608b      	str	r3, [r1, #8]
 800513e:	18b3      	adds	r3, r6, r2
 8005140:	e7a4      	b.n	800508c <_malloc_r+0x5c>
 8005142:	460e      	mov	r6, r1
 8005144:	e7d0      	b.n	80050e8 <_malloc_r+0xb8>
 8005146:	2f00      	cmp	r7, #0
 8005148:	616a      	str	r2, [r5, #20]
 800514a:	612a      	str	r2, [r5, #16]
 800514c:	db05      	blt.n	800515a <_malloc_r+0x12a>
 800514e:	4430      	add	r0, r6
 8005150:	6843      	ldr	r3, [r0, #4]
 8005152:	f043 0301 	orr.w	r3, r3, #1
 8005156:	6043      	str	r3, [r0, #4]
 8005158:	e79c      	b.n	8005094 <_malloc_r+0x64>
 800515a:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800515e:	d244      	bcs.n	80051ea <_malloc_r+0x1ba>
 8005160:	08c0      	lsrs	r0, r0, #3
 8005162:	1087      	asrs	r7, r0, #2
 8005164:	2201      	movs	r2, #1
 8005166:	fa02 f707 	lsl.w	r7, r2, r7
 800516a:	686a      	ldr	r2, [r5, #4]
 800516c:	3001      	adds	r0, #1
 800516e:	433a      	orrs	r2, r7
 8005170:	606a      	str	r2, [r5, #4]
 8005172:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8005176:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 800517a:	60b7      	str	r7, [r6, #8]
 800517c:	3a08      	subs	r2, #8
 800517e:	60f2      	str	r2, [r6, #12]
 8005180:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8005184:	60fe      	str	r6, [r7, #12]
 8005186:	2001      	movs	r0, #1
 8005188:	109a      	asrs	r2, r3, #2
 800518a:	fa00 f202 	lsl.w	r2, r0, r2
 800518e:	6868      	ldr	r0, [r5, #4]
 8005190:	4282      	cmp	r2, r0
 8005192:	f200 80a1 	bhi.w	80052d8 <_malloc_r+0x2a8>
 8005196:	4202      	tst	r2, r0
 8005198:	d106      	bne.n	80051a8 <_malloc_r+0x178>
 800519a:	f023 0303 	bic.w	r3, r3, #3
 800519e:	0052      	lsls	r2, r2, #1
 80051a0:	4202      	tst	r2, r0
 80051a2:	f103 0304 	add.w	r3, r3, #4
 80051a6:	d0fa      	beq.n	800519e <_malloc_r+0x16e>
 80051a8:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 80051ac:	46e0      	mov	r8, ip
 80051ae:	469e      	mov	lr, r3
 80051b0:	f8d8 600c 	ldr.w	r6, [r8, #12]
 80051b4:	4546      	cmp	r6, r8
 80051b6:	d153      	bne.n	8005260 <_malloc_r+0x230>
 80051b8:	f10e 0e01 	add.w	lr, lr, #1
 80051bc:	f01e 0f03 	tst.w	lr, #3
 80051c0:	f108 0808 	add.w	r8, r8, #8
 80051c4:	d1f4      	bne.n	80051b0 <_malloc_r+0x180>
 80051c6:	0798      	lsls	r0, r3, #30
 80051c8:	d179      	bne.n	80052be <_malloc_r+0x28e>
 80051ca:	686b      	ldr	r3, [r5, #4]
 80051cc:	ea23 0302 	bic.w	r3, r3, r2
 80051d0:	606b      	str	r3, [r5, #4]
 80051d2:	6868      	ldr	r0, [r5, #4]
 80051d4:	0052      	lsls	r2, r2, #1
 80051d6:	4282      	cmp	r2, r0
 80051d8:	d87e      	bhi.n	80052d8 <_malloc_r+0x2a8>
 80051da:	2a00      	cmp	r2, #0
 80051dc:	d07c      	beq.n	80052d8 <_malloc_r+0x2a8>
 80051de:	4673      	mov	r3, lr
 80051e0:	4202      	tst	r2, r0
 80051e2:	d1e1      	bne.n	80051a8 <_malloc_r+0x178>
 80051e4:	3304      	adds	r3, #4
 80051e6:	0052      	lsls	r2, r2, #1
 80051e8:	e7fa      	b.n	80051e0 <_malloc_r+0x1b0>
 80051ea:	0a42      	lsrs	r2, r0, #9
 80051ec:	2a04      	cmp	r2, #4
 80051ee:	d815      	bhi.n	800521c <_malloc_r+0x1ec>
 80051f0:	0982      	lsrs	r2, r0, #6
 80051f2:	3238      	adds	r2, #56	; 0x38
 80051f4:	1c57      	adds	r7, r2, #1
 80051f6:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 80051fa:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 80051fe:	45be      	cmp	lr, r7
 8005200:	d126      	bne.n	8005250 <_malloc_r+0x220>
 8005202:	2001      	movs	r0, #1
 8005204:	1092      	asrs	r2, r2, #2
 8005206:	fa00 f202 	lsl.w	r2, r0, r2
 800520a:	6868      	ldr	r0, [r5, #4]
 800520c:	4310      	orrs	r0, r2
 800520e:	6068      	str	r0, [r5, #4]
 8005210:	f8c6 e00c 	str.w	lr, [r6, #12]
 8005214:	60b7      	str	r7, [r6, #8]
 8005216:	f8ce 6008 	str.w	r6, [lr, #8]
 800521a:	e7b3      	b.n	8005184 <_malloc_r+0x154>
 800521c:	2a14      	cmp	r2, #20
 800521e:	d801      	bhi.n	8005224 <_malloc_r+0x1f4>
 8005220:	325b      	adds	r2, #91	; 0x5b
 8005222:	e7e7      	b.n	80051f4 <_malloc_r+0x1c4>
 8005224:	2a54      	cmp	r2, #84	; 0x54
 8005226:	d802      	bhi.n	800522e <_malloc_r+0x1fe>
 8005228:	0b02      	lsrs	r2, r0, #12
 800522a:	326e      	adds	r2, #110	; 0x6e
 800522c:	e7e2      	b.n	80051f4 <_malloc_r+0x1c4>
 800522e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8005232:	d802      	bhi.n	800523a <_malloc_r+0x20a>
 8005234:	0bc2      	lsrs	r2, r0, #15
 8005236:	3277      	adds	r2, #119	; 0x77
 8005238:	e7dc      	b.n	80051f4 <_malloc_r+0x1c4>
 800523a:	f240 5754 	movw	r7, #1364	; 0x554
 800523e:	42ba      	cmp	r2, r7
 8005240:	bf9a      	itte	ls
 8005242:	0c82      	lsrls	r2, r0, #18
 8005244:	327c      	addls	r2, #124	; 0x7c
 8005246:	227e      	movhi	r2, #126	; 0x7e
 8005248:	e7d4      	b.n	80051f4 <_malloc_r+0x1c4>
 800524a:	68bf      	ldr	r7, [r7, #8]
 800524c:	45be      	cmp	lr, r7
 800524e:	d004      	beq.n	800525a <_malloc_r+0x22a>
 8005250:	687a      	ldr	r2, [r7, #4]
 8005252:	f022 0203 	bic.w	r2, r2, #3
 8005256:	4290      	cmp	r0, r2
 8005258:	d3f7      	bcc.n	800524a <_malloc_r+0x21a>
 800525a:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 800525e:	e7d7      	b.n	8005210 <_malloc_r+0x1e0>
 8005260:	6870      	ldr	r0, [r6, #4]
 8005262:	68f7      	ldr	r7, [r6, #12]
 8005264:	f020 0003 	bic.w	r0, r0, #3
 8005268:	eba0 0a04 	sub.w	sl, r0, r4
 800526c:	f1ba 0f0f 	cmp.w	sl, #15
 8005270:	dd10      	ble.n	8005294 <_malloc_r+0x264>
 8005272:	68b2      	ldr	r2, [r6, #8]
 8005274:	1933      	adds	r3, r6, r4
 8005276:	f044 0401 	orr.w	r4, r4, #1
 800527a:	6074      	str	r4, [r6, #4]
 800527c:	60d7      	str	r7, [r2, #12]
 800527e:	60ba      	str	r2, [r7, #8]
 8005280:	f04a 0201 	orr.w	r2, sl, #1
 8005284:	616b      	str	r3, [r5, #20]
 8005286:	612b      	str	r3, [r5, #16]
 8005288:	60d9      	str	r1, [r3, #12]
 800528a:	6099      	str	r1, [r3, #8]
 800528c:	605a      	str	r2, [r3, #4]
 800528e:	f846 a000 	str.w	sl, [r6, r0]
 8005292:	e6ff      	b.n	8005094 <_malloc_r+0x64>
 8005294:	f1ba 0f00 	cmp.w	sl, #0
 8005298:	db0f      	blt.n	80052ba <_malloc_r+0x28a>
 800529a:	4430      	add	r0, r6
 800529c:	6843      	ldr	r3, [r0, #4]
 800529e:	f043 0301 	orr.w	r3, r3, #1
 80052a2:	6043      	str	r3, [r0, #4]
 80052a4:	f856 3f08 	ldr.w	r3, [r6, #8]!
 80052a8:	4648      	mov	r0, r9
 80052aa:	60df      	str	r7, [r3, #12]
 80052ac:	60bb      	str	r3, [r7, #8]
 80052ae:	f000 f8df 	bl	8005470 <__malloc_unlock>
 80052b2:	4630      	mov	r0, r6
 80052b4:	b003      	add	sp, #12
 80052b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052ba:	463e      	mov	r6, r7
 80052bc:	e77a      	b.n	80051b4 <_malloc_r+0x184>
 80052be:	f85c 0908 	ldr.w	r0, [ip], #-8
 80052c2:	4584      	cmp	ip, r0
 80052c4:	f103 33ff 	add.w	r3, r3, #4294967295
 80052c8:	f43f af7d 	beq.w	80051c6 <_malloc_r+0x196>
 80052cc:	e781      	b.n	80051d2 <_malloc_r+0x1a2>
 80052ce:	bf00      	nop
 80052d0:	20000188 	.word	0x20000188
 80052d4:	20000190 	.word	0x20000190
 80052d8:	f8d5 b008 	ldr.w	fp, [r5, #8]
 80052dc:	f8db 6004 	ldr.w	r6, [fp, #4]
 80052e0:	f026 0603 	bic.w	r6, r6, #3
 80052e4:	42b4      	cmp	r4, r6
 80052e6:	d803      	bhi.n	80052f0 <_malloc_r+0x2c0>
 80052e8:	1b33      	subs	r3, r6, r4
 80052ea:	2b0f      	cmp	r3, #15
 80052ec:	f300 8096 	bgt.w	800541c <_malloc_r+0x3ec>
 80052f0:	4a4f      	ldr	r2, [pc, #316]	; (8005430 <_malloc_r+0x400>)
 80052f2:	6817      	ldr	r7, [r2, #0]
 80052f4:	4a4f      	ldr	r2, [pc, #316]	; (8005434 <_malloc_r+0x404>)
 80052f6:	6811      	ldr	r1, [r2, #0]
 80052f8:	3710      	adds	r7, #16
 80052fa:	3101      	adds	r1, #1
 80052fc:	eb0b 0306 	add.w	r3, fp, r6
 8005300:	4427      	add	r7, r4
 8005302:	d005      	beq.n	8005310 <_malloc_r+0x2e0>
 8005304:	494c      	ldr	r1, [pc, #304]	; (8005438 <_malloc_r+0x408>)
 8005306:	3901      	subs	r1, #1
 8005308:	440f      	add	r7, r1
 800530a:	3101      	adds	r1, #1
 800530c:	4249      	negs	r1, r1
 800530e:	400f      	ands	r7, r1
 8005310:	4639      	mov	r1, r7
 8005312:	4648      	mov	r0, r9
 8005314:	9201      	str	r2, [sp, #4]
 8005316:	9300      	str	r3, [sp, #0]
 8005318:	f000 fb80 	bl	8005a1c <_sbrk_r>
 800531c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005320:	4680      	mov	r8, r0
 8005322:	d056      	beq.n	80053d2 <_malloc_r+0x3a2>
 8005324:	9b00      	ldr	r3, [sp, #0]
 8005326:	9a01      	ldr	r2, [sp, #4]
 8005328:	4283      	cmp	r3, r0
 800532a:	d901      	bls.n	8005330 <_malloc_r+0x300>
 800532c:	45ab      	cmp	fp, r5
 800532e:	d150      	bne.n	80053d2 <_malloc_r+0x3a2>
 8005330:	4842      	ldr	r0, [pc, #264]	; (800543c <_malloc_r+0x40c>)
 8005332:	6801      	ldr	r1, [r0, #0]
 8005334:	4543      	cmp	r3, r8
 8005336:	eb07 0e01 	add.w	lr, r7, r1
 800533a:	f8c0 e000 	str.w	lr, [r0]
 800533e:	4940      	ldr	r1, [pc, #256]	; (8005440 <_malloc_r+0x410>)
 8005340:	4682      	mov	sl, r0
 8005342:	d113      	bne.n	800536c <_malloc_r+0x33c>
 8005344:	420b      	tst	r3, r1
 8005346:	d111      	bne.n	800536c <_malloc_r+0x33c>
 8005348:	68ab      	ldr	r3, [r5, #8]
 800534a:	443e      	add	r6, r7
 800534c:	f046 0601 	orr.w	r6, r6, #1
 8005350:	605e      	str	r6, [r3, #4]
 8005352:	4a3c      	ldr	r2, [pc, #240]	; (8005444 <_malloc_r+0x414>)
 8005354:	f8da 3000 	ldr.w	r3, [sl]
 8005358:	6811      	ldr	r1, [r2, #0]
 800535a:	428b      	cmp	r3, r1
 800535c:	bf88      	it	hi
 800535e:	6013      	strhi	r3, [r2, #0]
 8005360:	4a39      	ldr	r2, [pc, #228]	; (8005448 <_malloc_r+0x418>)
 8005362:	6811      	ldr	r1, [r2, #0]
 8005364:	428b      	cmp	r3, r1
 8005366:	bf88      	it	hi
 8005368:	6013      	strhi	r3, [r2, #0]
 800536a:	e032      	b.n	80053d2 <_malloc_r+0x3a2>
 800536c:	6810      	ldr	r0, [r2, #0]
 800536e:	3001      	adds	r0, #1
 8005370:	bf1b      	ittet	ne
 8005372:	eba8 0303 	subne.w	r3, r8, r3
 8005376:	4473      	addne	r3, lr
 8005378:	f8c2 8000 	streq.w	r8, [r2]
 800537c:	f8ca 3000 	strne.w	r3, [sl]
 8005380:	f018 0007 	ands.w	r0, r8, #7
 8005384:	bf1c      	itt	ne
 8005386:	f1c0 0008 	rsbne	r0, r0, #8
 800538a:	4480      	addne	r8, r0
 800538c:	4b2a      	ldr	r3, [pc, #168]	; (8005438 <_malloc_r+0x408>)
 800538e:	4447      	add	r7, r8
 8005390:	4418      	add	r0, r3
 8005392:	400f      	ands	r7, r1
 8005394:	1bc7      	subs	r7, r0, r7
 8005396:	4639      	mov	r1, r7
 8005398:	4648      	mov	r0, r9
 800539a:	f000 fb3f 	bl	8005a1c <_sbrk_r>
 800539e:	1c43      	adds	r3, r0, #1
 80053a0:	bf08      	it	eq
 80053a2:	4640      	moveq	r0, r8
 80053a4:	f8da 3000 	ldr.w	r3, [sl]
 80053a8:	f8c5 8008 	str.w	r8, [r5, #8]
 80053ac:	bf08      	it	eq
 80053ae:	2700      	moveq	r7, #0
 80053b0:	eba0 0008 	sub.w	r0, r0, r8
 80053b4:	443b      	add	r3, r7
 80053b6:	4407      	add	r7, r0
 80053b8:	f047 0701 	orr.w	r7, r7, #1
 80053bc:	45ab      	cmp	fp, r5
 80053be:	f8ca 3000 	str.w	r3, [sl]
 80053c2:	f8c8 7004 	str.w	r7, [r8, #4]
 80053c6:	d0c4      	beq.n	8005352 <_malloc_r+0x322>
 80053c8:	2e0f      	cmp	r6, #15
 80053ca:	d810      	bhi.n	80053ee <_malloc_r+0x3be>
 80053cc:	2301      	movs	r3, #1
 80053ce:	f8c8 3004 	str.w	r3, [r8, #4]
 80053d2:	68ab      	ldr	r3, [r5, #8]
 80053d4:	685a      	ldr	r2, [r3, #4]
 80053d6:	f022 0203 	bic.w	r2, r2, #3
 80053da:	4294      	cmp	r4, r2
 80053dc:	eba2 0304 	sub.w	r3, r2, r4
 80053e0:	d801      	bhi.n	80053e6 <_malloc_r+0x3b6>
 80053e2:	2b0f      	cmp	r3, #15
 80053e4:	dc1a      	bgt.n	800541c <_malloc_r+0x3ec>
 80053e6:	4648      	mov	r0, r9
 80053e8:	f000 f842 	bl	8005470 <__malloc_unlock>
 80053ec:	e62d      	b.n	800504a <_malloc_r+0x1a>
 80053ee:	f8db 3004 	ldr.w	r3, [fp, #4]
 80053f2:	3e0c      	subs	r6, #12
 80053f4:	f026 0607 	bic.w	r6, r6, #7
 80053f8:	f003 0301 	and.w	r3, r3, #1
 80053fc:	4333      	orrs	r3, r6
 80053fe:	f8cb 3004 	str.w	r3, [fp, #4]
 8005402:	eb0b 0306 	add.w	r3, fp, r6
 8005406:	2205      	movs	r2, #5
 8005408:	2e0f      	cmp	r6, #15
 800540a:	605a      	str	r2, [r3, #4]
 800540c:	609a      	str	r2, [r3, #8]
 800540e:	d9a0      	bls.n	8005352 <_malloc_r+0x322>
 8005410:	f10b 0108 	add.w	r1, fp, #8
 8005414:	4648      	mov	r0, r9
 8005416:	f000 fc0f 	bl	8005c38 <_free_r>
 800541a:	e79a      	b.n	8005352 <_malloc_r+0x322>
 800541c:	68ae      	ldr	r6, [r5, #8]
 800541e:	f044 0201 	orr.w	r2, r4, #1
 8005422:	4434      	add	r4, r6
 8005424:	f043 0301 	orr.w	r3, r3, #1
 8005428:	6072      	str	r2, [r6, #4]
 800542a:	60ac      	str	r4, [r5, #8]
 800542c:	6063      	str	r3, [r4, #4]
 800542e:	e631      	b.n	8005094 <_malloc_r+0x64>
 8005430:	2000076c 	.word	0x2000076c
 8005434:	20000590 	.word	0x20000590
 8005438:	00000080 	.word	0x00000080
 800543c:	2000073c 	.word	0x2000073c
 8005440:	0000007f 	.word	0x0000007f
 8005444:	20000764 	.word	0x20000764
 8005448:	20000768 	.word	0x20000768

0800544c <memcpy>:
 800544c:	b510      	push	{r4, lr}
 800544e:	1e43      	subs	r3, r0, #1
 8005450:	440a      	add	r2, r1
 8005452:	4291      	cmp	r1, r2
 8005454:	d100      	bne.n	8005458 <memcpy+0xc>
 8005456:	bd10      	pop	{r4, pc}
 8005458:	f811 4b01 	ldrb.w	r4, [r1], #1
 800545c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005460:	e7f7      	b.n	8005452 <memcpy+0x6>
	...

08005464 <__malloc_lock>:
 8005464:	4801      	ldr	r0, [pc, #4]	; (800546c <__malloc_lock+0x8>)
 8005466:	f000 bca3 	b.w	8005db0 <__retarget_lock_acquire_recursive>
 800546a:	bf00      	nop
 800546c:	200007ec 	.word	0x200007ec

08005470 <__malloc_unlock>:
 8005470:	4801      	ldr	r0, [pc, #4]	; (8005478 <__malloc_unlock+0x8>)
 8005472:	f000 bc9e 	b.w	8005db2 <__retarget_lock_release_recursive>
 8005476:	bf00      	nop
 8005478:	200007ec 	.word	0x200007ec

0800547c <_Balloc>:
 800547c:	b570      	push	{r4, r5, r6, lr}
 800547e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005480:	4604      	mov	r4, r0
 8005482:	460e      	mov	r6, r1
 8005484:	b93d      	cbnz	r5, 8005496 <_Balloc+0x1a>
 8005486:	2010      	movs	r0, #16
 8005488:	f7ff fdca 	bl	8005020 <malloc>
 800548c:	6260      	str	r0, [r4, #36]	; 0x24
 800548e:	6045      	str	r5, [r0, #4]
 8005490:	6085      	str	r5, [r0, #8]
 8005492:	6005      	str	r5, [r0, #0]
 8005494:	60c5      	str	r5, [r0, #12]
 8005496:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005498:	68eb      	ldr	r3, [r5, #12]
 800549a:	b183      	cbz	r3, 80054be <_Balloc+0x42>
 800549c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800549e:	68db      	ldr	r3, [r3, #12]
 80054a0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80054a4:	b9b8      	cbnz	r0, 80054d6 <_Balloc+0x5a>
 80054a6:	2101      	movs	r1, #1
 80054a8:	fa01 f506 	lsl.w	r5, r1, r6
 80054ac:	1d6a      	adds	r2, r5, #5
 80054ae:	0092      	lsls	r2, r2, #2
 80054b0:	4620      	mov	r0, r4
 80054b2:	f000 fb3d 	bl	8005b30 <_calloc_r>
 80054b6:	b160      	cbz	r0, 80054d2 <_Balloc+0x56>
 80054b8:	6046      	str	r6, [r0, #4]
 80054ba:	6085      	str	r5, [r0, #8]
 80054bc:	e00e      	b.n	80054dc <_Balloc+0x60>
 80054be:	2221      	movs	r2, #33	; 0x21
 80054c0:	2104      	movs	r1, #4
 80054c2:	4620      	mov	r0, r4
 80054c4:	f000 fb34 	bl	8005b30 <_calloc_r>
 80054c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80054ca:	60e8      	str	r0, [r5, #12]
 80054cc:	68db      	ldr	r3, [r3, #12]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d1e4      	bne.n	800549c <_Balloc+0x20>
 80054d2:	2000      	movs	r0, #0
 80054d4:	bd70      	pop	{r4, r5, r6, pc}
 80054d6:	6802      	ldr	r2, [r0, #0]
 80054d8:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80054dc:	2300      	movs	r3, #0
 80054de:	6103      	str	r3, [r0, #16]
 80054e0:	60c3      	str	r3, [r0, #12]
 80054e2:	bd70      	pop	{r4, r5, r6, pc}

080054e4 <_Bfree>:
 80054e4:	b570      	push	{r4, r5, r6, lr}
 80054e6:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80054e8:	4606      	mov	r6, r0
 80054ea:	460d      	mov	r5, r1
 80054ec:	b93c      	cbnz	r4, 80054fe <_Bfree+0x1a>
 80054ee:	2010      	movs	r0, #16
 80054f0:	f7ff fd96 	bl	8005020 <malloc>
 80054f4:	6270      	str	r0, [r6, #36]	; 0x24
 80054f6:	6044      	str	r4, [r0, #4]
 80054f8:	6084      	str	r4, [r0, #8]
 80054fa:	6004      	str	r4, [r0, #0]
 80054fc:	60c4      	str	r4, [r0, #12]
 80054fe:	b13d      	cbz	r5, 8005510 <_Bfree+0x2c>
 8005500:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8005502:	686a      	ldr	r2, [r5, #4]
 8005504:	68db      	ldr	r3, [r3, #12]
 8005506:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800550a:	6029      	str	r1, [r5, #0]
 800550c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8005510:	bd70      	pop	{r4, r5, r6, pc}

08005512 <__multadd>:
 8005512:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005516:	690d      	ldr	r5, [r1, #16]
 8005518:	461f      	mov	r7, r3
 800551a:	4606      	mov	r6, r0
 800551c:	460c      	mov	r4, r1
 800551e:	f101 0e14 	add.w	lr, r1, #20
 8005522:	2300      	movs	r3, #0
 8005524:	f8de 0000 	ldr.w	r0, [lr]
 8005528:	b281      	uxth	r1, r0
 800552a:	fb02 7101 	mla	r1, r2, r1, r7
 800552e:	0c0f      	lsrs	r7, r1, #16
 8005530:	0c00      	lsrs	r0, r0, #16
 8005532:	fb02 7000 	mla	r0, r2, r0, r7
 8005536:	b289      	uxth	r1, r1
 8005538:	3301      	adds	r3, #1
 800553a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800553e:	429d      	cmp	r5, r3
 8005540:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8005544:	f84e 1b04 	str.w	r1, [lr], #4
 8005548:	dcec      	bgt.n	8005524 <__multadd+0x12>
 800554a:	b1d7      	cbz	r7, 8005582 <__multadd+0x70>
 800554c:	68a3      	ldr	r3, [r4, #8]
 800554e:	429d      	cmp	r5, r3
 8005550:	db12      	blt.n	8005578 <__multadd+0x66>
 8005552:	6861      	ldr	r1, [r4, #4]
 8005554:	4630      	mov	r0, r6
 8005556:	3101      	adds	r1, #1
 8005558:	f7ff ff90 	bl	800547c <_Balloc>
 800555c:	6922      	ldr	r2, [r4, #16]
 800555e:	3202      	adds	r2, #2
 8005560:	f104 010c 	add.w	r1, r4, #12
 8005564:	4680      	mov	r8, r0
 8005566:	0092      	lsls	r2, r2, #2
 8005568:	300c      	adds	r0, #12
 800556a:	f7ff ff6f 	bl	800544c <memcpy>
 800556e:	4621      	mov	r1, r4
 8005570:	4630      	mov	r0, r6
 8005572:	f7ff ffb7 	bl	80054e4 <_Bfree>
 8005576:	4644      	mov	r4, r8
 8005578:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800557c:	3501      	adds	r5, #1
 800557e:	615f      	str	r7, [r3, #20]
 8005580:	6125      	str	r5, [r4, #16]
 8005582:	4620      	mov	r0, r4
 8005584:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005588 <__hi0bits>:
 8005588:	0c02      	lsrs	r2, r0, #16
 800558a:	0412      	lsls	r2, r2, #16
 800558c:	4603      	mov	r3, r0
 800558e:	b9b2      	cbnz	r2, 80055be <__hi0bits+0x36>
 8005590:	0403      	lsls	r3, r0, #16
 8005592:	2010      	movs	r0, #16
 8005594:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005598:	bf04      	itt	eq
 800559a:	021b      	lsleq	r3, r3, #8
 800559c:	3008      	addeq	r0, #8
 800559e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80055a2:	bf04      	itt	eq
 80055a4:	011b      	lsleq	r3, r3, #4
 80055a6:	3004      	addeq	r0, #4
 80055a8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80055ac:	bf04      	itt	eq
 80055ae:	009b      	lsleq	r3, r3, #2
 80055b0:	3002      	addeq	r0, #2
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	db06      	blt.n	80055c4 <__hi0bits+0x3c>
 80055b6:	005b      	lsls	r3, r3, #1
 80055b8:	d503      	bpl.n	80055c2 <__hi0bits+0x3a>
 80055ba:	3001      	adds	r0, #1
 80055bc:	4770      	bx	lr
 80055be:	2000      	movs	r0, #0
 80055c0:	e7e8      	b.n	8005594 <__hi0bits+0xc>
 80055c2:	2020      	movs	r0, #32
 80055c4:	4770      	bx	lr

080055c6 <__lo0bits>:
 80055c6:	6803      	ldr	r3, [r0, #0]
 80055c8:	f013 0207 	ands.w	r2, r3, #7
 80055cc:	4601      	mov	r1, r0
 80055ce:	d00b      	beq.n	80055e8 <__lo0bits+0x22>
 80055d0:	07da      	lsls	r2, r3, #31
 80055d2:	d423      	bmi.n	800561c <__lo0bits+0x56>
 80055d4:	0798      	lsls	r0, r3, #30
 80055d6:	bf49      	itett	mi
 80055d8:	085b      	lsrmi	r3, r3, #1
 80055da:	089b      	lsrpl	r3, r3, #2
 80055dc:	2001      	movmi	r0, #1
 80055de:	600b      	strmi	r3, [r1, #0]
 80055e0:	bf5c      	itt	pl
 80055e2:	600b      	strpl	r3, [r1, #0]
 80055e4:	2002      	movpl	r0, #2
 80055e6:	4770      	bx	lr
 80055e8:	b298      	uxth	r0, r3
 80055ea:	b9a8      	cbnz	r0, 8005618 <__lo0bits+0x52>
 80055ec:	0c1b      	lsrs	r3, r3, #16
 80055ee:	2010      	movs	r0, #16
 80055f0:	f013 0fff 	tst.w	r3, #255	; 0xff
 80055f4:	bf04      	itt	eq
 80055f6:	0a1b      	lsreq	r3, r3, #8
 80055f8:	3008      	addeq	r0, #8
 80055fa:	071a      	lsls	r2, r3, #28
 80055fc:	bf04      	itt	eq
 80055fe:	091b      	lsreq	r3, r3, #4
 8005600:	3004      	addeq	r0, #4
 8005602:	079a      	lsls	r2, r3, #30
 8005604:	bf04      	itt	eq
 8005606:	089b      	lsreq	r3, r3, #2
 8005608:	3002      	addeq	r0, #2
 800560a:	07da      	lsls	r2, r3, #31
 800560c:	d402      	bmi.n	8005614 <__lo0bits+0x4e>
 800560e:	085b      	lsrs	r3, r3, #1
 8005610:	d006      	beq.n	8005620 <__lo0bits+0x5a>
 8005612:	3001      	adds	r0, #1
 8005614:	600b      	str	r3, [r1, #0]
 8005616:	4770      	bx	lr
 8005618:	4610      	mov	r0, r2
 800561a:	e7e9      	b.n	80055f0 <__lo0bits+0x2a>
 800561c:	2000      	movs	r0, #0
 800561e:	4770      	bx	lr
 8005620:	2020      	movs	r0, #32
 8005622:	4770      	bx	lr

08005624 <__i2b>:
 8005624:	b510      	push	{r4, lr}
 8005626:	460c      	mov	r4, r1
 8005628:	2101      	movs	r1, #1
 800562a:	f7ff ff27 	bl	800547c <_Balloc>
 800562e:	2201      	movs	r2, #1
 8005630:	6144      	str	r4, [r0, #20]
 8005632:	6102      	str	r2, [r0, #16]
 8005634:	bd10      	pop	{r4, pc}

08005636 <__multiply>:
 8005636:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800563a:	4614      	mov	r4, r2
 800563c:	690a      	ldr	r2, [r1, #16]
 800563e:	6923      	ldr	r3, [r4, #16]
 8005640:	429a      	cmp	r2, r3
 8005642:	bfb8      	it	lt
 8005644:	460b      	movlt	r3, r1
 8005646:	4689      	mov	r9, r1
 8005648:	bfbc      	itt	lt
 800564a:	46a1      	movlt	r9, r4
 800564c:	461c      	movlt	r4, r3
 800564e:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005652:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8005656:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800565a:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800565e:	eb07 060a 	add.w	r6, r7, sl
 8005662:	429e      	cmp	r6, r3
 8005664:	bfc8      	it	gt
 8005666:	3101      	addgt	r1, #1
 8005668:	f7ff ff08 	bl	800547c <_Balloc>
 800566c:	f100 0514 	add.w	r5, r0, #20
 8005670:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005674:	462b      	mov	r3, r5
 8005676:	2200      	movs	r2, #0
 8005678:	4543      	cmp	r3, r8
 800567a:	d316      	bcc.n	80056aa <__multiply+0x74>
 800567c:	f104 0214 	add.w	r2, r4, #20
 8005680:	f109 0114 	add.w	r1, r9, #20
 8005684:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8005688:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800568c:	9301      	str	r3, [sp, #4]
 800568e:	9c01      	ldr	r4, [sp, #4]
 8005690:	4294      	cmp	r4, r2
 8005692:	4613      	mov	r3, r2
 8005694:	d80c      	bhi.n	80056b0 <__multiply+0x7a>
 8005696:	2e00      	cmp	r6, #0
 8005698:	dd03      	ble.n	80056a2 <__multiply+0x6c>
 800569a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d054      	beq.n	800574c <__multiply+0x116>
 80056a2:	6106      	str	r6, [r0, #16]
 80056a4:	b003      	add	sp, #12
 80056a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056aa:	f843 2b04 	str.w	r2, [r3], #4
 80056ae:	e7e3      	b.n	8005678 <__multiply+0x42>
 80056b0:	f8b3 a000 	ldrh.w	sl, [r3]
 80056b4:	3204      	adds	r2, #4
 80056b6:	f1ba 0f00 	cmp.w	sl, #0
 80056ba:	d020      	beq.n	80056fe <__multiply+0xc8>
 80056bc:	46ae      	mov	lr, r5
 80056be:	4689      	mov	r9, r1
 80056c0:	f04f 0c00 	mov.w	ip, #0
 80056c4:	f859 4b04 	ldr.w	r4, [r9], #4
 80056c8:	f8be b000 	ldrh.w	fp, [lr]
 80056cc:	b2a3      	uxth	r3, r4
 80056ce:	fb0a b303 	mla	r3, sl, r3, fp
 80056d2:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 80056d6:	f8de 4000 	ldr.w	r4, [lr]
 80056da:	4463      	add	r3, ip
 80056dc:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80056e0:	fb0a c40b 	mla	r4, sl, fp, ip
 80056e4:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80056e8:	b29b      	uxth	r3, r3
 80056ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80056ee:	454f      	cmp	r7, r9
 80056f0:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80056f4:	f84e 3b04 	str.w	r3, [lr], #4
 80056f8:	d8e4      	bhi.n	80056c4 <__multiply+0x8e>
 80056fa:	f8ce c000 	str.w	ip, [lr]
 80056fe:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8005702:	f1b9 0f00 	cmp.w	r9, #0
 8005706:	d01f      	beq.n	8005748 <__multiply+0x112>
 8005708:	682b      	ldr	r3, [r5, #0]
 800570a:	46ae      	mov	lr, r5
 800570c:	468c      	mov	ip, r1
 800570e:	f04f 0a00 	mov.w	sl, #0
 8005712:	f8bc 4000 	ldrh.w	r4, [ip]
 8005716:	f8be b002 	ldrh.w	fp, [lr, #2]
 800571a:	fb09 b404 	mla	r4, r9, r4, fp
 800571e:	44a2      	add	sl, r4
 8005720:	b29b      	uxth	r3, r3
 8005722:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8005726:	f84e 3b04 	str.w	r3, [lr], #4
 800572a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800572e:	f8be 4000 	ldrh.w	r4, [lr]
 8005732:	0c1b      	lsrs	r3, r3, #16
 8005734:	fb09 4303 	mla	r3, r9, r3, r4
 8005738:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 800573c:	4567      	cmp	r7, ip
 800573e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005742:	d8e6      	bhi.n	8005712 <__multiply+0xdc>
 8005744:	f8ce 3000 	str.w	r3, [lr]
 8005748:	3504      	adds	r5, #4
 800574a:	e7a0      	b.n	800568e <__multiply+0x58>
 800574c:	3e01      	subs	r6, #1
 800574e:	e7a2      	b.n	8005696 <__multiply+0x60>

08005750 <__pow5mult>:
 8005750:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005754:	4615      	mov	r5, r2
 8005756:	f012 0203 	ands.w	r2, r2, #3
 800575a:	4606      	mov	r6, r0
 800575c:	460f      	mov	r7, r1
 800575e:	d007      	beq.n	8005770 <__pow5mult+0x20>
 8005760:	3a01      	subs	r2, #1
 8005762:	4c21      	ldr	r4, [pc, #132]	; (80057e8 <__pow5mult+0x98>)
 8005764:	2300      	movs	r3, #0
 8005766:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800576a:	f7ff fed2 	bl	8005512 <__multadd>
 800576e:	4607      	mov	r7, r0
 8005770:	10ad      	asrs	r5, r5, #2
 8005772:	d035      	beq.n	80057e0 <__pow5mult+0x90>
 8005774:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005776:	b93c      	cbnz	r4, 8005788 <__pow5mult+0x38>
 8005778:	2010      	movs	r0, #16
 800577a:	f7ff fc51 	bl	8005020 <malloc>
 800577e:	6270      	str	r0, [r6, #36]	; 0x24
 8005780:	6044      	str	r4, [r0, #4]
 8005782:	6084      	str	r4, [r0, #8]
 8005784:	6004      	str	r4, [r0, #0]
 8005786:	60c4      	str	r4, [r0, #12]
 8005788:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800578c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005790:	b94c      	cbnz	r4, 80057a6 <__pow5mult+0x56>
 8005792:	f240 2171 	movw	r1, #625	; 0x271
 8005796:	4630      	mov	r0, r6
 8005798:	f7ff ff44 	bl	8005624 <__i2b>
 800579c:	2300      	movs	r3, #0
 800579e:	f8c8 0008 	str.w	r0, [r8, #8]
 80057a2:	4604      	mov	r4, r0
 80057a4:	6003      	str	r3, [r0, #0]
 80057a6:	f04f 0800 	mov.w	r8, #0
 80057aa:	07eb      	lsls	r3, r5, #31
 80057ac:	d50a      	bpl.n	80057c4 <__pow5mult+0x74>
 80057ae:	4639      	mov	r1, r7
 80057b0:	4622      	mov	r2, r4
 80057b2:	4630      	mov	r0, r6
 80057b4:	f7ff ff3f 	bl	8005636 <__multiply>
 80057b8:	4639      	mov	r1, r7
 80057ba:	4681      	mov	r9, r0
 80057bc:	4630      	mov	r0, r6
 80057be:	f7ff fe91 	bl	80054e4 <_Bfree>
 80057c2:	464f      	mov	r7, r9
 80057c4:	106d      	asrs	r5, r5, #1
 80057c6:	d00b      	beq.n	80057e0 <__pow5mult+0x90>
 80057c8:	6820      	ldr	r0, [r4, #0]
 80057ca:	b938      	cbnz	r0, 80057dc <__pow5mult+0x8c>
 80057cc:	4622      	mov	r2, r4
 80057ce:	4621      	mov	r1, r4
 80057d0:	4630      	mov	r0, r6
 80057d2:	f7ff ff30 	bl	8005636 <__multiply>
 80057d6:	6020      	str	r0, [r4, #0]
 80057d8:	f8c0 8000 	str.w	r8, [r0]
 80057dc:	4604      	mov	r4, r0
 80057de:	e7e4      	b.n	80057aa <__pow5mult+0x5a>
 80057e0:	4638      	mov	r0, r7
 80057e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80057e6:	bf00      	nop
 80057e8:	08006358 	.word	0x08006358

080057ec <__lshift>:
 80057ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057f0:	460c      	mov	r4, r1
 80057f2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80057f6:	6923      	ldr	r3, [r4, #16]
 80057f8:	6849      	ldr	r1, [r1, #4]
 80057fa:	eb0a 0903 	add.w	r9, sl, r3
 80057fe:	68a3      	ldr	r3, [r4, #8]
 8005800:	4607      	mov	r7, r0
 8005802:	4616      	mov	r6, r2
 8005804:	f109 0501 	add.w	r5, r9, #1
 8005808:	42ab      	cmp	r3, r5
 800580a:	db31      	blt.n	8005870 <__lshift+0x84>
 800580c:	4638      	mov	r0, r7
 800580e:	f7ff fe35 	bl	800547c <_Balloc>
 8005812:	2200      	movs	r2, #0
 8005814:	4680      	mov	r8, r0
 8005816:	f100 0314 	add.w	r3, r0, #20
 800581a:	4611      	mov	r1, r2
 800581c:	4552      	cmp	r2, sl
 800581e:	db2a      	blt.n	8005876 <__lshift+0x8a>
 8005820:	6920      	ldr	r0, [r4, #16]
 8005822:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005826:	f104 0114 	add.w	r1, r4, #20
 800582a:	f016 021f 	ands.w	r2, r6, #31
 800582e:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8005832:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8005836:	d022      	beq.n	800587e <__lshift+0x92>
 8005838:	f1c2 0c20 	rsb	ip, r2, #32
 800583c:	2000      	movs	r0, #0
 800583e:	680e      	ldr	r6, [r1, #0]
 8005840:	4096      	lsls	r6, r2
 8005842:	4330      	orrs	r0, r6
 8005844:	f843 0b04 	str.w	r0, [r3], #4
 8005848:	f851 0b04 	ldr.w	r0, [r1], #4
 800584c:	458e      	cmp	lr, r1
 800584e:	fa20 f00c 	lsr.w	r0, r0, ip
 8005852:	d8f4      	bhi.n	800583e <__lshift+0x52>
 8005854:	6018      	str	r0, [r3, #0]
 8005856:	b108      	cbz	r0, 800585c <__lshift+0x70>
 8005858:	f109 0502 	add.w	r5, r9, #2
 800585c:	3d01      	subs	r5, #1
 800585e:	4638      	mov	r0, r7
 8005860:	f8c8 5010 	str.w	r5, [r8, #16]
 8005864:	4621      	mov	r1, r4
 8005866:	f7ff fe3d 	bl	80054e4 <_Bfree>
 800586a:	4640      	mov	r0, r8
 800586c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005870:	3101      	adds	r1, #1
 8005872:	005b      	lsls	r3, r3, #1
 8005874:	e7c8      	b.n	8005808 <__lshift+0x1c>
 8005876:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800587a:	3201      	adds	r2, #1
 800587c:	e7ce      	b.n	800581c <__lshift+0x30>
 800587e:	3b04      	subs	r3, #4
 8005880:	f851 2b04 	ldr.w	r2, [r1], #4
 8005884:	f843 2f04 	str.w	r2, [r3, #4]!
 8005888:	458e      	cmp	lr, r1
 800588a:	d8f9      	bhi.n	8005880 <__lshift+0x94>
 800588c:	e7e6      	b.n	800585c <__lshift+0x70>

0800588e <__mcmp>:
 800588e:	6903      	ldr	r3, [r0, #16]
 8005890:	690a      	ldr	r2, [r1, #16]
 8005892:	1a9b      	subs	r3, r3, r2
 8005894:	b530      	push	{r4, r5, lr}
 8005896:	d10c      	bne.n	80058b2 <__mcmp+0x24>
 8005898:	0092      	lsls	r2, r2, #2
 800589a:	3014      	adds	r0, #20
 800589c:	3114      	adds	r1, #20
 800589e:	1884      	adds	r4, r0, r2
 80058a0:	4411      	add	r1, r2
 80058a2:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80058a6:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80058aa:	4295      	cmp	r5, r2
 80058ac:	d003      	beq.n	80058b6 <__mcmp+0x28>
 80058ae:	d305      	bcc.n	80058bc <__mcmp+0x2e>
 80058b0:	2301      	movs	r3, #1
 80058b2:	4618      	mov	r0, r3
 80058b4:	bd30      	pop	{r4, r5, pc}
 80058b6:	42a0      	cmp	r0, r4
 80058b8:	d3f3      	bcc.n	80058a2 <__mcmp+0x14>
 80058ba:	e7fa      	b.n	80058b2 <__mcmp+0x24>
 80058bc:	f04f 33ff 	mov.w	r3, #4294967295
 80058c0:	e7f7      	b.n	80058b2 <__mcmp+0x24>

080058c2 <__mdiff>:
 80058c2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058c6:	460d      	mov	r5, r1
 80058c8:	4607      	mov	r7, r0
 80058ca:	4611      	mov	r1, r2
 80058cc:	4628      	mov	r0, r5
 80058ce:	4614      	mov	r4, r2
 80058d0:	f7ff ffdd 	bl	800588e <__mcmp>
 80058d4:	1e06      	subs	r6, r0, #0
 80058d6:	d108      	bne.n	80058ea <__mdiff+0x28>
 80058d8:	4631      	mov	r1, r6
 80058da:	4638      	mov	r0, r7
 80058dc:	f7ff fdce 	bl	800547c <_Balloc>
 80058e0:	2301      	movs	r3, #1
 80058e2:	6103      	str	r3, [r0, #16]
 80058e4:	6146      	str	r6, [r0, #20]
 80058e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058ea:	bfa4      	itt	ge
 80058ec:	4623      	movge	r3, r4
 80058ee:	462c      	movge	r4, r5
 80058f0:	4638      	mov	r0, r7
 80058f2:	6861      	ldr	r1, [r4, #4]
 80058f4:	bfa6      	itte	ge
 80058f6:	461d      	movge	r5, r3
 80058f8:	2600      	movge	r6, #0
 80058fa:	2601      	movlt	r6, #1
 80058fc:	f7ff fdbe 	bl	800547c <_Balloc>
 8005900:	692b      	ldr	r3, [r5, #16]
 8005902:	60c6      	str	r6, [r0, #12]
 8005904:	6926      	ldr	r6, [r4, #16]
 8005906:	f105 0914 	add.w	r9, r5, #20
 800590a:	f104 0214 	add.w	r2, r4, #20
 800590e:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8005912:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8005916:	f100 0514 	add.w	r5, r0, #20
 800591a:	f04f 0c00 	mov.w	ip, #0
 800591e:	f852 ab04 	ldr.w	sl, [r2], #4
 8005922:	f859 4b04 	ldr.w	r4, [r9], #4
 8005926:	fa1c f18a 	uxtah	r1, ip, sl
 800592a:	b2a3      	uxth	r3, r4
 800592c:	1ac9      	subs	r1, r1, r3
 800592e:	0c23      	lsrs	r3, r4, #16
 8005930:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8005934:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005938:	b289      	uxth	r1, r1
 800593a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800593e:	45c8      	cmp	r8, r9
 8005940:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005944:	4696      	mov	lr, r2
 8005946:	f845 3b04 	str.w	r3, [r5], #4
 800594a:	d8e8      	bhi.n	800591e <__mdiff+0x5c>
 800594c:	45be      	cmp	lr, r7
 800594e:	d305      	bcc.n	800595c <__mdiff+0x9a>
 8005950:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8005954:	b18b      	cbz	r3, 800597a <__mdiff+0xb8>
 8005956:	6106      	str	r6, [r0, #16]
 8005958:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800595c:	f85e 1b04 	ldr.w	r1, [lr], #4
 8005960:	fa1c f381 	uxtah	r3, ip, r1
 8005964:	141a      	asrs	r2, r3, #16
 8005966:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800596a:	b29b      	uxth	r3, r3
 800596c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005970:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005974:	f845 3b04 	str.w	r3, [r5], #4
 8005978:	e7e8      	b.n	800594c <__mdiff+0x8a>
 800597a:	3e01      	subs	r6, #1
 800597c:	e7e8      	b.n	8005950 <__mdiff+0x8e>

0800597e <__d2b>:
 800597e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005982:	460e      	mov	r6, r1
 8005984:	2101      	movs	r1, #1
 8005986:	ec59 8b10 	vmov	r8, r9, d0
 800598a:	4615      	mov	r5, r2
 800598c:	f7ff fd76 	bl	800547c <_Balloc>
 8005990:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005994:	4607      	mov	r7, r0
 8005996:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800599a:	bb34      	cbnz	r4, 80059ea <__d2b+0x6c>
 800599c:	9301      	str	r3, [sp, #4]
 800599e:	f1b8 0f00 	cmp.w	r8, #0
 80059a2:	d027      	beq.n	80059f4 <__d2b+0x76>
 80059a4:	a802      	add	r0, sp, #8
 80059a6:	f840 8d08 	str.w	r8, [r0, #-8]!
 80059aa:	f7ff fe0c 	bl	80055c6 <__lo0bits>
 80059ae:	9900      	ldr	r1, [sp, #0]
 80059b0:	b1f0      	cbz	r0, 80059f0 <__d2b+0x72>
 80059b2:	9a01      	ldr	r2, [sp, #4]
 80059b4:	f1c0 0320 	rsb	r3, r0, #32
 80059b8:	fa02 f303 	lsl.w	r3, r2, r3
 80059bc:	430b      	orrs	r3, r1
 80059be:	40c2      	lsrs	r2, r0
 80059c0:	617b      	str	r3, [r7, #20]
 80059c2:	9201      	str	r2, [sp, #4]
 80059c4:	9b01      	ldr	r3, [sp, #4]
 80059c6:	61bb      	str	r3, [r7, #24]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	bf14      	ite	ne
 80059cc:	2102      	movne	r1, #2
 80059ce:	2101      	moveq	r1, #1
 80059d0:	6139      	str	r1, [r7, #16]
 80059d2:	b1c4      	cbz	r4, 8005a06 <__d2b+0x88>
 80059d4:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80059d8:	4404      	add	r4, r0
 80059da:	6034      	str	r4, [r6, #0]
 80059dc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80059e0:	6028      	str	r0, [r5, #0]
 80059e2:	4638      	mov	r0, r7
 80059e4:	b003      	add	sp, #12
 80059e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80059ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80059ee:	e7d5      	b.n	800599c <__d2b+0x1e>
 80059f0:	6179      	str	r1, [r7, #20]
 80059f2:	e7e7      	b.n	80059c4 <__d2b+0x46>
 80059f4:	a801      	add	r0, sp, #4
 80059f6:	f7ff fde6 	bl	80055c6 <__lo0bits>
 80059fa:	9b01      	ldr	r3, [sp, #4]
 80059fc:	617b      	str	r3, [r7, #20]
 80059fe:	2101      	movs	r1, #1
 8005a00:	6139      	str	r1, [r7, #16]
 8005a02:	3020      	adds	r0, #32
 8005a04:	e7e5      	b.n	80059d2 <__d2b+0x54>
 8005a06:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8005a0a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005a0e:	6030      	str	r0, [r6, #0]
 8005a10:	6918      	ldr	r0, [r3, #16]
 8005a12:	f7ff fdb9 	bl	8005588 <__hi0bits>
 8005a16:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8005a1a:	e7e1      	b.n	80059e0 <__d2b+0x62>

08005a1c <_sbrk_r>:
 8005a1c:	b538      	push	{r3, r4, r5, lr}
 8005a1e:	4c06      	ldr	r4, [pc, #24]	; (8005a38 <_sbrk_r+0x1c>)
 8005a20:	2300      	movs	r3, #0
 8005a22:	4605      	mov	r5, r0
 8005a24:	4608      	mov	r0, r1
 8005a26:	6023      	str	r3, [r4, #0]
 8005a28:	f000 fb86 	bl	8006138 <_sbrk>
 8005a2c:	1c43      	adds	r3, r0, #1
 8005a2e:	d102      	bne.n	8005a36 <_sbrk_r+0x1a>
 8005a30:	6823      	ldr	r3, [r4, #0]
 8005a32:	b103      	cbz	r3, 8005a36 <_sbrk_r+0x1a>
 8005a34:	602b      	str	r3, [r5, #0]
 8005a36:	bd38      	pop	{r3, r4, r5, pc}
 8005a38:	200007f4 	.word	0x200007f4

08005a3c <__ssprint_r>:
 8005a3c:	6893      	ldr	r3, [r2, #8]
 8005a3e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a42:	4681      	mov	r9, r0
 8005a44:	460c      	mov	r4, r1
 8005a46:	4617      	mov	r7, r2
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d060      	beq.n	8005b0e <__ssprint_r+0xd2>
 8005a4c:	f04f 0b00 	mov.w	fp, #0
 8005a50:	f8d2 a000 	ldr.w	sl, [r2]
 8005a54:	465e      	mov	r6, fp
 8005a56:	b356      	cbz	r6, 8005aae <__ssprint_r+0x72>
 8005a58:	68a3      	ldr	r3, [r4, #8]
 8005a5a:	429e      	cmp	r6, r3
 8005a5c:	d344      	bcc.n	8005ae8 <__ssprint_r+0xac>
 8005a5e:	89a2      	ldrh	r2, [r4, #12]
 8005a60:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005a64:	d03e      	beq.n	8005ae4 <__ssprint_r+0xa8>
 8005a66:	6825      	ldr	r5, [r4, #0]
 8005a68:	6921      	ldr	r1, [r4, #16]
 8005a6a:	eba5 0801 	sub.w	r8, r5, r1
 8005a6e:	6965      	ldr	r5, [r4, #20]
 8005a70:	2302      	movs	r3, #2
 8005a72:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005a76:	fb95 f5f3 	sdiv	r5, r5, r3
 8005a7a:	f108 0301 	add.w	r3, r8, #1
 8005a7e:	4433      	add	r3, r6
 8005a80:	429d      	cmp	r5, r3
 8005a82:	bf38      	it	cc
 8005a84:	461d      	movcc	r5, r3
 8005a86:	0553      	lsls	r3, r2, #21
 8005a88:	d546      	bpl.n	8005b18 <__ssprint_r+0xdc>
 8005a8a:	4629      	mov	r1, r5
 8005a8c:	4648      	mov	r0, r9
 8005a8e:	f7ff facf 	bl	8005030 <_malloc_r>
 8005a92:	b998      	cbnz	r0, 8005abc <__ssprint_r+0x80>
 8005a94:	230c      	movs	r3, #12
 8005a96:	f8c9 3000 	str.w	r3, [r9]
 8005a9a:	89a3      	ldrh	r3, [r4, #12]
 8005a9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005aa0:	81a3      	strh	r3, [r4, #12]
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	60bb      	str	r3, [r7, #8]
 8005aa6:	607b      	str	r3, [r7, #4]
 8005aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8005aac:	e031      	b.n	8005b12 <__ssprint_r+0xd6>
 8005aae:	f8da b000 	ldr.w	fp, [sl]
 8005ab2:	f8da 6004 	ldr.w	r6, [sl, #4]
 8005ab6:	f10a 0a08 	add.w	sl, sl, #8
 8005aba:	e7cc      	b.n	8005a56 <__ssprint_r+0x1a>
 8005abc:	4642      	mov	r2, r8
 8005abe:	6921      	ldr	r1, [r4, #16]
 8005ac0:	9001      	str	r0, [sp, #4]
 8005ac2:	f7ff fcc3 	bl	800544c <memcpy>
 8005ac6:	89a2      	ldrh	r2, [r4, #12]
 8005ac8:	9b01      	ldr	r3, [sp, #4]
 8005aca:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8005ace:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005ad2:	81a2      	strh	r2, [r4, #12]
 8005ad4:	6123      	str	r3, [r4, #16]
 8005ad6:	6165      	str	r5, [r4, #20]
 8005ad8:	4443      	add	r3, r8
 8005ada:	eba5 0508 	sub.w	r5, r5, r8
 8005ade:	6023      	str	r3, [r4, #0]
 8005ae0:	60a5      	str	r5, [r4, #8]
 8005ae2:	4633      	mov	r3, r6
 8005ae4:	429e      	cmp	r6, r3
 8005ae6:	d200      	bcs.n	8005aea <__ssprint_r+0xae>
 8005ae8:	4633      	mov	r3, r6
 8005aea:	461a      	mov	r2, r3
 8005aec:	4659      	mov	r1, fp
 8005aee:	6820      	ldr	r0, [r4, #0]
 8005af0:	9301      	str	r3, [sp, #4]
 8005af2:	f000 f971 	bl	8005dd8 <memmove>
 8005af6:	68a2      	ldr	r2, [r4, #8]
 8005af8:	9b01      	ldr	r3, [sp, #4]
 8005afa:	1ad2      	subs	r2, r2, r3
 8005afc:	60a2      	str	r2, [r4, #8]
 8005afe:	6822      	ldr	r2, [r4, #0]
 8005b00:	4413      	add	r3, r2
 8005b02:	6023      	str	r3, [r4, #0]
 8005b04:	68bb      	ldr	r3, [r7, #8]
 8005b06:	1b9e      	subs	r6, r3, r6
 8005b08:	60be      	str	r6, [r7, #8]
 8005b0a:	2e00      	cmp	r6, #0
 8005b0c:	d1cf      	bne.n	8005aae <__ssprint_r+0x72>
 8005b0e:	2000      	movs	r0, #0
 8005b10:	6078      	str	r0, [r7, #4]
 8005b12:	b003      	add	sp, #12
 8005b14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b18:	462a      	mov	r2, r5
 8005b1a:	4648      	mov	r0, r9
 8005b1c:	f000 f97e 	bl	8005e1c <_realloc_r>
 8005b20:	4603      	mov	r3, r0
 8005b22:	2800      	cmp	r0, #0
 8005b24:	d1d6      	bne.n	8005ad4 <__ssprint_r+0x98>
 8005b26:	6921      	ldr	r1, [r4, #16]
 8005b28:	4648      	mov	r0, r9
 8005b2a:	f000 f885 	bl	8005c38 <_free_r>
 8005b2e:	e7b1      	b.n	8005a94 <__ssprint_r+0x58>

08005b30 <_calloc_r>:
 8005b30:	b510      	push	{r4, lr}
 8005b32:	4351      	muls	r1, r2
 8005b34:	f7ff fa7c 	bl	8005030 <_malloc_r>
 8005b38:	4604      	mov	r4, r0
 8005b3a:	b198      	cbz	r0, 8005b64 <_calloc_r+0x34>
 8005b3c:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8005b40:	f022 0203 	bic.w	r2, r2, #3
 8005b44:	3a04      	subs	r2, #4
 8005b46:	2a24      	cmp	r2, #36	; 0x24
 8005b48:	d81b      	bhi.n	8005b82 <_calloc_r+0x52>
 8005b4a:	2a13      	cmp	r2, #19
 8005b4c:	d917      	bls.n	8005b7e <_calloc_r+0x4e>
 8005b4e:	2100      	movs	r1, #0
 8005b50:	2a1b      	cmp	r2, #27
 8005b52:	6001      	str	r1, [r0, #0]
 8005b54:	6041      	str	r1, [r0, #4]
 8005b56:	d807      	bhi.n	8005b68 <_calloc_r+0x38>
 8005b58:	f100 0308 	add.w	r3, r0, #8
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	601a      	str	r2, [r3, #0]
 8005b60:	605a      	str	r2, [r3, #4]
 8005b62:	609a      	str	r2, [r3, #8]
 8005b64:	4620      	mov	r0, r4
 8005b66:	bd10      	pop	{r4, pc}
 8005b68:	2a24      	cmp	r2, #36	; 0x24
 8005b6a:	6081      	str	r1, [r0, #8]
 8005b6c:	60c1      	str	r1, [r0, #12]
 8005b6e:	bf11      	iteee	ne
 8005b70:	f100 0310 	addne.w	r3, r0, #16
 8005b74:	6101      	streq	r1, [r0, #16]
 8005b76:	f100 0318 	addeq.w	r3, r0, #24
 8005b7a:	6141      	streq	r1, [r0, #20]
 8005b7c:	e7ee      	b.n	8005b5c <_calloc_r+0x2c>
 8005b7e:	4603      	mov	r3, r0
 8005b80:	e7ec      	b.n	8005b5c <_calloc_r+0x2c>
 8005b82:	2100      	movs	r1, #0
 8005b84:	f000 f942 	bl	8005e0c <memset>
 8005b88:	e7ec      	b.n	8005b64 <_calloc_r+0x34>
	...

08005b8c <_malloc_trim_r>:
 8005b8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b90:	4f25      	ldr	r7, [pc, #148]	; (8005c28 <_malloc_trim_r+0x9c>)
 8005b92:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8005c34 <_malloc_trim_r+0xa8>
 8005b96:	4689      	mov	r9, r1
 8005b98:	4606      	mov	r6, r0
 8005b9a:	f7ff fc63 	bl	8005464 <__malloc_lock>
 8005b9e:	68bb      	ldr	r3, [r7, #8]
 8005ba0:	685d      	ldr	r5, [r3, #4]
 8005ba2:	f1a8 0411 	sub.w	r4, r8, #17
 8005ba6:	f025 0503 	bic.w	r5, r5, #3
 8005baa:	eba4 0409 	sub.w	r4, r4, r9
 8005bae:	442c      	add	r4, r5
 8005bb0:	fbb4 f4f8 	udiv	r4, r4, r8
 8005bb4:	3c01      	subs	r4, #1
 8005bb6:	fb08 f404 	mul.w	r4, r8, r4
 8005bba:	4544      	cmp	r4, r8
 8005bbc:	da05      	bge.n	8005bca <_malloc_trim_r+0x3e>
 8005bbe:	4630      	mov	r0, r6
 8005bc0:	f7ff fc56 	bl	8005470 <__malloc_unlock>
 8005bc4:	2000      	movs	r0, #0
 8005bc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005bca:	2100      	movs	r1, #0
 8005bcc:	4630      	mov	r0, r6
 8005bce:	f7ff ff25 	bl	8005a1c <_sbrk_r>
 8005bd2:	68bb      	ldr	r3, [r7, #8]
 8005bd4:	442b      	add	r3, r5
 8005bd6:	4298      	cmp	r0, r3
 8005bd8:	d1f1      	bne.n	8005bbe <_malloc_trim_r+0x32>
 8005bda:	4261      	negs	r1, r4
 8005bdc:	4630      	mov	r0, r6
 8005bde:	f7ff ff1d 	bl	8005a1c <_sbrk_r>
 8005be2:	3001      	adds	r0, #1
 8005be4:	d110      	bne.n	8005c08 <_malloc_trim_r+0x7c>
 8005be6:	2100      	movs	r1, #0
 8005be8:	4630      	mov	r0, r6
 8005bea:	f7ff ff17 	bl	8005a1c <_sbrk_r>
 8005bee:	68ba      	ldr	r2, [r7, #8]
 8005bf0:	1a83      	subs	r3, r0, r2
 8005bf2:	2b0f      	cmp	r3, #15
 8005bf4:	dde3      	ble.n	8005bbe <_malloc_trim_r+0x32>
 8005bf6:	490d      	ldr	r1, [pc, #52]	; (8005c2c <_malloc_trim_r+0xa0>)
 8005bf8:	6809      	ldr	r1, [r1, #0]
 8005bfa:	1a40      	subs	r0, r0, r1
 8005bfc:	490c      	ldr	r1, [pc, #48]	; (8005c30 <_malloc_trim_r+0xa4>)
 8005bfe:	f043 0301 	orr.w	r3, r3, #1
 8005c02:	6008      	str	r0, [r1, #0]
 8005c04:	6053      	str	r3, [r2, #4]
 8005c06:	e7da      	b.n	8005bbe <_malloc_trim_r+0x32>
 8005c08:	68bb      	ldr	r3, [r7, #8]
 8005c0a:	4a09      	ldr	r2, [pc, #36]	; (8005c30 <_malloc_trim_r+0xa4>)
 8005c0c:	1b2d      	subs	r5, r5, r4
 8005c0e:	f045 0501 	orr.w	r5, r5, #1
 8005c12:	605d      	str	r5, [r3, #4]
 8005c14:	6813      	ldr	r3, [r2, #0]
 8005c16:	4630      	mov	r0, r6
 8005c18:	1b1c      	subs	r4, r3, r4
 8005c1a:	6014      	str	r4, [r2, #0]
 8005c1c:	f7ff fc28 	bl	8005470 <__malloc_unlock>
 8005c20:	2001      	movs	r0, #1
 8005c22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c26:	bf00      	nop
 8005c28:	20000188 	.word	0x20000188
 8005c2c:	20000590 	.word	0x20000590
 8005c30:	2000073c 	.word	0x2000073c
 8005c34:	00000080 	.word	0x00000080

08005c38 <_free_r>:
 8005c38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c3c:	4604      	mov	r4, r0
 8005c3e:	4688      	mov	r8, r1
 8005c40:	2900      	cmp	r1, #0
 8005c42:	f000 80ab 	beq.w	8005d9c <_free_r+0x164>
 8005c46:	f7ff fc0d 	bl	8005464 <__malloc_lock>
 8005c4a:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8005c4e:	4d54      	ldr	r5, [pc, #336]	; (8005da0 <_free_r+0x168>)
 8005c50:	f022 0001 	bic.w	r0, r2, #1
 8005c54:	f1a8 0308 	sub.w	r3, r8, #8
 8005c58:	181f      	adds	r7, r3, r0
 8005c5a:	68a9      	ldr	r1, [r5, #8]
 8005c5c:	687e      	ldr	r6, [r7, #4]
 8005c5e:	428f      	cmp	r7, r1
 8005c60:	f026 0603 	bic.w	r6, r6, #3
 8005c64:	f002 0201 	and.w	r2, r2, #1
 8005c68:	d11b      	bne.n	8005ca2 <_free_r+0x6a>
 8005c6a:	4430      	add	r0, r6
 8005c6c:	b93a      	cbnz	r2, 8005c7e <_free_r+0x46>
 8005c6e:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8005c72:	1a9b      	subs	r3, r3, r2
 8005c74:	4410      	add	r0, r2
 8005c76:	6899      	ldr	r1, [r3, #8]
 8005c78:	68da      	ldr	r2, [r3, #12]
 8005c7a:	60ca      	str	r2, [r1, #12]
 8005c7c:	6091      	str	r1, [r2, #8]
 8005c7e:	f040 0201 	orr.w	r2, r0, #1
 8005c82:	605a      	str	r2, [r3, #4]
 8005c84:	60ab      	str	r3, [r5, #8]
 8005c86:	4b47      	ldr	r3, [pc, #284]	; (8005da4 <_free_r+0x16c>)
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	4298      	cmp	r0, r3
 8005c8c:	d304      	bcc.n	8005c98 <_free_r+0x60>
 8005c8e:	4b46      	ldr	r3, [pc, #280]	; (8005da8 <_free_r+0x170>)
 8005c90:	4620      	mov	r0, r4
 8005c92:	6819      	ldr	r1, [r3, #0]
 8005c94:	f7ff ff7a 	bl	8005b8c <_malloc_trim_r>
 8005c98:	4620      	mov	r0, r4
 8005c9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c9e:	f7ff bbe7 	b.w	8005470 <__malloc_unlock>
 8005ca2:	607e      	str	r6, [r7, #4]
 8005ca4:	2a00      	cmp	r2, #0
 8005ca6:	d139      	bne.n	8005d1c <_free_r+0xe4>
 8005ca8:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8005cac:	1a5b      	subs	r3, r3, r1
 8005cae:	4408      	add	r0, r1
 8005cb0:	6899      	ldr	r1, [r3, #8]
 8005cb2:	f105 0e08 	add.w	lr, r5, #8
 8005cb6:	4571      	cmp	r1, lr
 8005cb8:	d032      	beq.n	8005d20 <_free_r+0xe8>
 8005cba:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8005cbe:	f8c1 e00c 	str.w	lr, [r1, #12]
 8005cc2:	f8ce 1008 	str.w	r1, [lr, #8]
 8005cc6:	19b9      	adds	r1, r7, r6
 8005cc8:	6849      	ldr	r1, [r1, #4]
 8005cca:	07c9      	lsls	r1, r1, #31
 8005ccc:	d40a      	bmi.n	8005ce4 <_free_r+0xac>
 8005cce:	4430      	add	r0, r6
 8005cd0:	68b9      	ldr	r1, [r7, #8]
 8005cd2:	bb3a      	cbnz	r2, 8005d24 <_free_r+0xec>
 8005cd4:	4e35      	ldr	r6, [pc, #212]	; (8005dac <_free_r+0x174>)
 8005cd6:	42b1      	cmp	r1, r6
 8005cd8:	d124      	bne.n	8005d24 <_free_r+0xec>
 8005cda:	616b      	str	r3, [r5, #20]
 8005cdc:	612b      	str	r3, [r5, #16]
 8005cde:	2201      	movs	r2, #1
 8005ce0:	60d9      	str	r1, [r3, #12]
 8005ce2:	6099      	str	r1, [r3, #8]
 8005ce4:	f040 0101 	orr.w	r1, r0, #1
 8005ce8:	6059      	str	r1, [r3, #4]
 8005cea:	5018      	str	r0, [r3, r0]
 8005cec:	2a00      	cmp	r2, #0
 8005cee:	d1d3      	bne.n	8005c98 <_free_r+0x60>
 8005cf0:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8005cf4:	d21a      	bcs.n	8005d2c <_free_r+0xf4>
 8005cf6:	08c0      	lsrs	r0, r0, #3
 8005cf8:	1081      	asrs	r1, r0, #2
 8005cfa:	2201      	movs	r2, #1
 8005cfc:	408a      	lsls	r2, r1
 8005cfe:	6869      	ldr	r1, [r5, #4]
 8005d00:	3001      	adds	r0, #1
 8005d02:	430a      	orrs	r2, r1
 8005d04:	606a      	str	r2, [r5, #4]
 8005d06:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8005d0a:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8005d0e:	6099      	str	r1, [r3, #8]
 8005d10:	3a08      	subs	r2, #8
 8005d12:	60da      	str	r2, [r3, #12]
 8005d14:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8005d18:	60cb      	str	r3, [r1, #12]
 8005d1a:	e7bd      	b.n	8005c98 <_free_r+0x60>
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	e7d2      	b.n	8005cc6 <_free_r+0x8e>
 8005d20:	2201      	movs	r2, #1
 8005d22:	e7d0      	b.n	8005cc6 <_free_r+0x8e>
 8005d24:	68fe      	ldr	r6, [r7, #12]
 8005d26:	60ce      	str	r6, [r1, #12]
 8005d28:	60b1      	str	r1, [r6, #8]
 8005d2a:	e7db      	b.n	8005ce4 <_free_r+0xac>
 8005d2c:	0a42      	lsrs	r2, r0, #9
 8005d2e:	2a04      	cmp	r2, #4
 8005d30:	d813      	bhi.n	8005d5a <_free_r+0x122>
 8005d32:	0982      	lsrs	r2, r0, #6
 8005d34:	3238      	adds	r2, #56	; 0x38
 8005d36:	1c51      	adds	r1, r2, #1
 8005d38:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8005d3c:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8005d40:	428e      	cmp	r6, r1
 8005d42:	d124      	bne.n	8005d8e <_free_r+0x156>
 8005d44:	2001      	movs	r0, #1
 8005d46:	1092      	asrs	r2, r2, #2
 8005d48:	fa00 f202 	lsl.w	r2, r0, r2
 8005d4c:	6868      	ldr	r0, [r5, #4]
 8005d4e:	4302      	orrs	r2, r0
 8005d50:	606a      	str	r2, [r5, #4]
 8005d52:	60de      	str	r6, [r3, #12]
 8005d54:	6099      	str	r1, [r3, #8]
 8005d56:	60b3      	str	r3, [r6, #8]
 8005d58:	e7de      	b.n	8005d18 <_free_r+0xe0>
 8005d5a:	2a14      	cmp	r2, #20
 8005d5c:	d801      	bhi.n	8005d62 <_free_r+0x12a>
 8005d5e:	325b      	adds	r2, #91	; 0x5b
 8005d60:	e7e9      	b.n	8005d36 <_free_r+0xfe>
 8005d62:	2a54      	cmp	r2, #84	; 0x54
 8005d64:	d802      	bhi.n	8005d6c <_free_r+0x134>
 8005d66:	0b02      	lsrs	r2, r0, #12
 8005d68:	326e      	adds	r2, #110	; 0x6e
 8005d6a:	e7e4      	b.n	8005d36 <_free_r+0xfe>
 8005d6c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8005d70:	d802      	bhi.n	8005d78 <_free_r+0x140>
 8005d72:	0bc2      	lsrs	r2, r0, #15
 8005d74:	3277      	adds	r2, #119	; 0x77
 8005d76:	e7de      	b.n	8005d36 <_free_r+0xfe>
 8005d78:	f240 5154 	movw	r1, #1364	; 0x554
 8005d7c:	428a      	cmp	r2, r1
 8005d7e:	bf9a      	itte	ls
 8005d80:	0c82      	lsrls	r2, r0, #18
 8005d82:	327c      	addls	r2, #124	; 0x7c
 8005d84:	227e      	movhi	r2, #126	; 0x7e
 8005d86:	e7d6      	b.n	8005d36 <_free_r+0xfe>
 8005d88:	6889      	ldr	r1, [r1, #8]
 8005d8a:	428e      	cmp	r6, r1
 8005d8c:	d004      	beq.n	8005d98 <_free_r+0x160>
 8005d8e:	684a      	ldr	r2, [r1, #4]
 8005d90:	f022 0203 	bic.w	r2, r2, #3
 8005d94:	4290      	cmp	r0, r2
 8005d96:	d3f7      	bcc.n	8005d88 <_free_r+0x150>
 8005d98:	68ce      	ldr	r6, [r1, #12]
 8005d9a:	e7da      	b.n	8005d52 <_free_r+0x11a>
 8005d9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005da0:	20000188 	.word	0x20000188
 8005da4:	20000594 	.word	0x20000594
 8005da8:	2000076c 	.word	0x2000076c
 8005dac:	20000190 	.word	0x20000190

08005db0 <__retarget_lock_acquire_recursive>:
 8005db0:	4770      	bx	lr

08005db2 <__retarget_lock_release_recursive>:
 8005db2:	4770      	bx	lr

08005db4 <__ascii_mbtowc>:
 8005db4:	b082      	sub	sp, #8
 8005db6:	b901      	cbnz	r1, 8005dba <__ascii_mbtowc+0x6>
 8005db8:	a901      	add	r1, sp, #4
 8005dba:	b142      	cbz	r2, 8005dce <__ascii_mbtowc+0x1a>
 8005dbc:	b14b      	cbz	r3, 8005dd2 <__ascii_mbtowc+0x1e>
 8005dbe:	7813      	ldrb	r3, [r2, #0]
 8005dc0:	600b      	str	r3, [r1, #0]
 8005dc2:	7812      	ldrb	r2, [r2, #0]
 8005dc4:	1c10      	adds	r0, r2, #0
 8005dc6:	bf18      	it	ne
 8005dc8:	2001      	movne	r0, #1
 8005dca:	b002      	add	sp, #8
 8005dcc:	4770      	bx	lr
 8005dce:	4610      	mov	r0, r2
 8005dd0:	e7fb      	b.n	8005dca <__ascii_mbtowc+0x16>
 8005dd2:	f06f 0001 	mvn.w	r0, #1
 8005dd6:	e7f8      	b.n	8005dca <__ascii_mbtowc+0x16>

08005dd8 <memmove>:
 8005dd8:	4288      	cmp	r0, r1
 8005dda:	b510      	push	{r4, lr}
 8005ddc:	eb01 0302 	add.w	r3, r1, r2
 8005de0:	d803      	bhi.n	8005dea <memmove+0x12>
 8005de2:	1e42      	subs	r2, r0, #1
 8005de4:	4299      	cmp	r1, r3
 8005de6:	d10c      	bne.n	8005e02 <memmove+0x2a>
 8005de8:	bd10      	pop	{r4, pc}
 8005dea:	4298      	cmp	r0, r3
 8005dec:	d2f9      	bcs.n	8005de2 <memmove+0xa>
 8005dee:	1881      	adds	r1, r0, r2
 8005df0:	1ad2      	subs	r2, r2, r3
 8005df2:	42d3      	cmn	r3, r2
 8005df4:	d100      	bne.n	8005df8 <memmove+0x20>
 8005df6:	bd10      	pop	{r4, pc}
 8005df8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005dfc:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005e00:	e7f7      	b.n	8005df2 <memmove+0x1a>
 8005e02:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e06:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005e0a:	e7eb      	b.n	8005de4 <memmove+0xc>

08005e0c <memset>:
 8005e0c:	4402      	add	r2, r0
 8005e0e:	4603      	mov	r3, r0
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d100      	bne.n	8005e16 <memset+0xa>
 8005e14:	4770      	bx	lr
 8005e16:	f803 1b01 	strb.w	r1, [r3], #1
 8005e1a:	e7f9      	b.n	8005e10 <memset+0x4>

08005e1c <_realloc_r>:
 8005e1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e20:	4682      	mov	sl, r0
 8005e22:	460c      	mov	r4, r1
 8005e24:	b929      	cbnz	r1, 8005e32 <_realloc_r+0x16>
 8005e26:	4611      	mov	r1, r2
 8005e28:	b003      	add	sp, #12
 8005e2a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e2e:	f7ff b8ff 	b.w	8005030 <_malloc_r>
 8005e32:	9201      	str	r2, [sp, #4]
 8005e34:	f7ff fb16 	bl	8005464 <__malloc_lock>
 8005e38:	9a01      	ldr	r2, [sp, #4]
 8005e3a:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8005e3e:	f102 080b 	add.w	r8, r2, #11
 8005e42:	f1b8 0f16 	cmp.w	r8, #22
 8005e46:	f1a4 0908 	sub.w	r9, r4, #8
 8005e4a:	f025 0603 	bic.w	r6, r5, #3
 8005e4e:	d90a      	bls.n	8005e66 <_realloc_r+0x4a>
 8005e50:	f038 0807 	bics.w	r8, r8, #7
 8005e54:	d509      	bpl.n	8005e6a <_realloc_r+0x4e>
 8005e56:	230c      	movs	r3, #12
 8005e58:	f8ca 3000 	str.w	r3, [sl]
 8005e5c:	2700      	movs	r7, #0
 8005e5e:	4638      	mov	r0, r7
 8005e60:	b003      	add	sp, #12
 8005e62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e66:	f04f 0810 	mov.w	r8, #16
 8005e6a:	4590      	cmp	r8, r2
 8005e6c:	d3f3      	bcc.n	8005e56 <_realloc_r+0x3a>
 8005e6e:	45b0      	cmp	r8, r6
 8005e70:	f340 8145 	ble.w	80060fe <_realloc_r+0x2e2>
 8005e74:	4ba8      	ldr	r3, [pc, #672]	; (8006118 <_realloc_r+0x2fc>)
 8005e76:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8005e7a:	eb09 0106 	add.w	r1, r9, r6
 8005e7e:	4571      	cmp	r1, lr
 8005e80:	469b      	mov	fp, r3
 8005e82:	684b      	ldr	r3, [r1, #4]
 8005e84:	d005      	beq.n	8005e92 <_realloc_r+0x76>
 8005e86:	f023 0001 	bic.w	r0, r3, #1
 8005e8a:	4408      	add	r0, r1
 8005e8c:	6840      	ldr	r0, [r0, #4]
 8005e8e:	07c7      	lsls	r7, r0, #31
 8005e90:	d447      	bmi.n	8005f22 <_realloc_r+0x106>
 8005e92:	f023 0303 	bic.w	r3, r3, #3
 8005e96:	4571      	cmp	r1, lr
 8005e98:	eb06 0703 	add.w	r7, r6, r3
 8005e9c:	d119      	bne.n	8005ed2 <_realloc_r+0xb6>
 8005e9e:	f108 0010 	add.w	r0, r8, #16
 8005ea2:	4287      	cmp	r7, r0
 8005ea4:	db3f      	blt.n	8005f26 <_realloc_r+0x10a>
 8005ea6:	eb09 0308 	add.w	r3, r9, r8
 8005eaa:	eba7 0708 	sub.w	r7, r7, r8
 8005eae:	f047 0701 	orr.w	r7, r7, #1
 8005eb2:	f8cb 3008 	str.w	r3, [fp, #8]
 8005eb6:	605f      	str	r7, [r3, #4]
 8005eb8:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8005ebc:	f003 0301 	and.w	r3, r3, #1
 8005ec0:	ea43 0308 	orr.w	r3, r3, r8
 8005ec4:	f844 3c04 	str.w	r3, [r4, #-4]
 8005ec8:	4650      	mov	r0, sl
 8005eca:	f7ff fad1 	bl	8005470 <__malloc_unlock>
 8005ece:	4627      	mov	r7, r4
 8005ed0:	e7c5      	b.n	8005e5e <_realloc_r+0x42>
 8005ed2:	45b8      	cmp	r8, r7
 8005ed4:	dc27      	bgt.n	8005f26 <_realloc_r+0x10a>
 8005ed6:	68cb      	ldr	r3, [r1, #12]
 8005ed8:	688a      	ldr	r2, [r1, #8]
 8005eda:	60d3      	str	r3, [r2, #12]
 8005edc:	609a      	str	r2, [r3, #8]
 8005ede:	eba7 0008 	sub.w	r0, r7, r8
 8005ee2:	280f      	cmp	r0, #15
 8005ee4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8005ee8:	eb09 0207 	add.w	r2, r9, r7
 8005eec:	f240 8109 	bls.w	8006102 <_realloc_r+0x2e6>
 8005ef0:	eb09 0108 	add.w	r1, r9, r8
 8005ef4:	f003 0301 	and.w	r3, r3, #1
 8005ef8:	ea43 0308 	orr.w	r3, r3, r8
 8005efc:	f040 0001 	orr.w	r0, r0, #1
 8005f00:	f8c9 3004 	str.w	r3, [r9, #4]
 8005f04:	6048      	str	r0, [r1, #4]
 8005f06:	6853      	ldr	r3, [r2, #4]
 8005f08:	f043 0301 	orr.w	r3, r3, #1
 8005f0c:	6053      	str	r3, [r2, #4]
 8005f0e:	3108      	adds	r1, #8
 8005f10:	4650      	mov	r0, sl
 8005f12:	f7ff fe91 	bl	8005c38 <_free_r>
 8005f16:	4650      	mov	r0, sl
 8005f18:	f7ff faaa 	bl	8005470 <__malloc_unlock>
 8005f1c:	f109 0708 	add.w	r7, r9, #8
 8005f20:	e79d      	b.n	8005e5e <_realloc_r+0x42>
 8005f22:	2300      	movs	r3, #0
 8005f24:	4619      	mov	r1, r3
 8005f26:	07e8      	lsls	r0, r5, #31
 8005f28:	f100 8084 	bmi.w	8006034 <_realloc_r+0x218>
 8005f2c:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8005f30:	eba9 0505 	sub.w	r5, r9, r5
 8005f34:	6868      	ldr	r0, [r5, #4]
 8005f36:	f020 0003 	bic.w	r0, r0, #3
 8005f3a:	4430      	add	r0, r6
 8005f3c:	2900      	cmp	r1, #0
 8005f3e:	d076      	beq.n	800602e <_realloc_r+0x212>
 8005f40:	4571      	cmp	r1, lr
 8005f42:	d150      	bne.n	8005fe6 <_realloc_r+0x1ca>
 8005f44:	4403      	add	r3, r0
 8005f46:	f108 0110 	add.w	r1, r8, #16
 8005f4a:	428b      	cmp	r3, r1
 8005f4c:	db6f      	blt.n	800602e <_realloc_r+0x212>
 8005f4e:	462f      	mov	r7, r5
 8005f50:	68ea      	ldr	r2, [r5, #12]
 8005f52:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8005f56:	60ca      	str	r2, [r1, #12]
 8005f58:	6091      	str	r1, [r2, #8]
 8005f5a:	1f32      	subs	r2, r6, #4
 8005f5c:	2a24      	cmp	r2, #36	; 0x24
 8005f5e:	d83b      	bhi.n	8005fd8 <_realloc_r+0x1bc>
 8005f60:	2a13      	cmp	r2, #19
 8005f62:	d936      	bls.n	8005fd2 <_realloc_r+0x1b6>
 8005f64:	6821      	ldr	r1, [r4, #0]
 8005f66:	60a9      	str	r1, [r5, #8]
 8005f68:	6861      	ldr	r1, [r4, #4]
 8005f6a:	60e9      	str	r1, [r5, #12]
 8005f6c:	2a1b      	cmp	r2, #27
 8005f6e:	d81c      	bhi.n	8005faa <_realloc_r+0x18e>
 8005f70:	f105 0210 	add.w	r2, r5, #16
 8005f74:	f104 0108 	add.w	r1, r4, #8
 8005f78:	6808      	ldr	r0, [r1, #0]
 8005f7a:	6010      	str	r0, [r2, #0]
 8005f7c:	6848      	ldr	r0, [r1, #4]
 8005f7e:	6050      	str	r0, [r2, #4]
 8005f80:	6889      	ldr	r1, [r1, #8]
 8005f82:	6091      	str	r1, [r2, #8]
 8005f84:	eb05 0208 	add.w	r2, r5, r8
 8005f88:	eba3 0308 	sub.w	r3, r3, r8
 8005f8c:	f043 0301 	orr.w	r3, r3, #1
 8005f90:	f8cb 2008 	str.w	r2, [fp, #8]
 8005f94:	6053      	str	r3, [r2, #4]
 8005f96:	686b      	ldr	r3, [r5, #4]
 8005f98:	f003 0301 	and.w	r3, r3, #1
 8005f9c:	ea43 0308 	orr.w	r3, r3, r8
 8005fa0:	606b      	str	r3, [r5, #4]
 8005fa2:	4650      	mov	r0, sl
 8005fa4:	f7ff fa64 	bl	8005470 <__malloc_unlock>
 8005fa8:	e759      	b.n	8005e5e <_realloc_r+0x42>
 8005faa:	68a1      	ldr	r1, [r4, #8]
 8005fac:	6129      	str	r1, [r5, #16]
 8005fae:	68e1      	ldr	r1, [r4, #12]
 8005fb0:	6169      	str	r1, [r5, #20]
 8005fb2:	2a24      	cmp	r2, #36	; 0x24
 8005fb4:	bf01      	itttt	eq
 8005fb6:	6922      	ldreq	r2, [r4, #16]
 8005fb8:	61aa      	streq	r2, [r5, #24]
 8005fba:	6960      	ldreq	r0, [r4, #20]
 8005fbc:	61e8      	streq	r0, [r5, #28]
 8005fbe:	bf19      	ittee	ne
 8005fc0:	f105 0218 	addne.w	r2, r5, #24
 8005fc4:	f104 0110 	addne.w	r1, r4, #16
 8005fc8:	f105 0220 	addeq.w	r2, r5, #32
 8005fcc:	f104 0118 	addeq.w	r1, r4, #24
 8005fd0:	e7d2      	b.n	8005f78 <_realloc_r+0x15c>
 8005fd2:	463a      	mov	r2, r7
 8005fd4:	4621      	mov	r1, r4
 8005fd6:	e7cf      	b.n	8005f78 <_realloc_r+0x15c>
 8005fd8:	4621      	mov	r1, r4
 8005fda:	4638      	mov	r0, r7
 8005fdc:	9301      	str	r3, [sp, #4]
 8005fde:	f7ff fefb 	bl	8005dd8 <memmove>
 8005fe2:	9b01      	ldr	r3, [sp, #4]
 8005fe4:	e7ce      	b.n	8005f84 <_realloc_r+0x168>
 8005fe6:	18c7      	adds	r7, r0, r3
 8005fe8:	45b8      	cmp	r8, r7
 8005fea:	dc20      	bgt.n	800602e <_realloc_r+0x212>
 8005fec:	68cb      	ldr	r3, [r1, #12]
 8005fee:	688a      	ldr	r2, [r1, #8]
 8005ff0:	60d3      	str	r3, [r2, #12]
 8005ff2:	609a      	str	r2, [r3, #8]
 8005ff4:	4628      	mov	r0, r5
 8005ff6:	68eb      	ldr	r3, [r5, #12]
 8005ff8:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8005ffc:	60d3      	str	r3, [r2, #12]
 8005ffe:	609a      	str	r2, [r3, #8]
 8006000:	1f32      	subs	r2, r6, #4
 8006002:	2a24      	cmp	r2, #36	; 0x24
 8006004:	d842      	bhi.n	800608c <_realloc_r+0x270>
 8006006:	2a13      	cmp	r2, #19
 8006008:	d93e      	bls.n	8006088 <_realloc_r+0x26c>
 800600a:	6823      	ldr	r3, [r4, #0]
 800600c:	60ab      	str	r3, [r5, #8]
 800600e:	6863      	ldr	r3, [r4, #4]
 8006010:	60eb      	str	r3, [r5, #12]
 8006012:	2a1b      	cmp	r2, #27
 8006014:	d824      	bhi.n	8006060 <_realloc_r+0x244>
 8006016:	f105 0010 	add.w	r0, r5, #16
 800601a:	f104 0308 	add.w	r3, r4, #8
 800601e:	681a      	ldr	r2, [r3, #0]
 8006020:	6002      	str	r2, [r0, #0]
 8006022:	685a      	ldr	r2, [r3, #4]
 8006024:	6042      	str	r2, [r0, #4]
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	6083      	str	r3, [r0, #8]
 800602a:	46a9      	mov	r9, r5
 800602c:	e757      	b.n	8005ede <_realloc_r+0xc2>
 800602e:	4580      	cmp	r8, r0
 8006030:	4607      	mov	r7, r0
 8006032:	dddf      	ble.n	8005ff4 <_realloc_r+0x1d8>
 8006034:	4611      	mov	r1, r2
 8006036:	4650      	mov	r0, sl
 8006038:	f7fe fffa 	bl	8005030 <_malloc_r>
 800603c:	4607      	mov	r7, r0
 800603e:	2800      	cmp	r0, #0
 8006040:	d0af      	beq.n	8005fa2 <_realloc_r+0x186>
 8006042:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8006046:	f023 0301 	bic.w	r3, r3, #1
 800604a:	f1a0 0208 	sub.w	r2, r0, #8
 800604e:	444b      	add	r3, r9
 8006050:	429a      	cmp	r2, r3
 8006052:	d11f      	bne.n	8006094 <_realloc_r+0x278>
 8006054:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8006058:	f027 0703 	bic.w	r7, r7, #3
 800605c:	4437      	add	r7, r6
 800605e:	e73e      	b.n	8005ede <_realloc_r+0xc2>
 8006060:	68a3      	ldr	r3, [r4, #8]
 8006062:	612b      	str	r3, [r5, #16]
 8006064:	68e3      	ldr	r3, [r4, #12]
 8006066:	616b      	str	r3, [r5, #20]
 8006068:	2a24      	cmp	r2, #36	; 0x24
 800606a:	bf01      	itttt	eq
 800606c:	6923      	ldreq	r3, [r4, #16]
 800606e:	61ab      	streq	r3, [r5, #24]
 8006070:	6962      	ldreq	r2, [r4, #20]
 8006072:	61ea      	streq	r2, [r5, #28]
 8006074:	bf19      	ittee	ne
 8006076:	f105 0018 	addne.w	r0, r5, #24
 800607a:	f104 0310 	addne.w	r3, r4, #16
 800607e:	f105 0020 	addeq.w	r0, r5, #32
 8006082:	f104 0318 	addeq.w	r3, r4, #24
 8006086:	e7ca      	b.n	800601e <_realloc_r+0x202>
 8006088:	4623      	mov	r3, r4
 800608a:	e7c8      	b.n	800601e <_realloc_r+0x202>
 800608c:	4621      	mov	r1, r4
 800608e:	f7ff fea3 	bl	8005dd8 <memmove>
 8006092:	e7ca      	b.n	800602a <_realloc_r+0x20e>
 8006094:	1f32      	subs	r2, r6, #4
 8006096:	2a24      	cmp	r2, #36	; 0x24
 8006098:	d82d      	bhi.n	80060f6 <_realloc_r+0x2da>
 800609a:	2a13      	cmp	r2, #19
 800609c:	d928      	bls.n	80060f0 <_realloc_r+0x2d4>
 800609e:	6823      	ldr	r3, [r4, #0]
 80060a0:	6003      	str	r3, [r0, #0]
 80060a2:	6863      	ldr	r3, [r4, #4]
 80060a4:	6043      	str	r3, [r0, #4]
 80060a6:	2a1b      	cmp	r2, #27
 80060a8:	d80e      	bhi.n	80060c8 <_realloc_r+0x2ac>
 80060aa:	f100 0308 	add.w	r3, r0, #8
 80060ae:	f104 0208 	add.w	r2, r4, #8
 80060b2:	6811      	ldr	r1, [r2, #0]
 80060b4:	6019      	str	r1, [r3, #0]
 80060b6:	6851      	ldr	r1, [r2, #4]
 80060b8:	6059      	str	r1, [r3, #4]
 80060ba:	6892      	ldr	r2, [r2, #8]
 80060bc:	609a      	str	r2, [r3, #8]
 80060be:	4621      	mov	r1, r4
 80060c0:	4650      	mov	r0, sl
 80060c2:	f7ff fdb9 	bl	8005c38 <_free_r>
 80060c6:	e76c      	b.n	8005fa2 <_realloc_r+0x186>
 80060c8:	68a3      	ldr	r3, [r4, #8]
 80060ca:	6083      	str	r3, [r0, #8]
 80060cc:	68e3      	ldr	r3, [r4, #12]
 80060ce:	60c3      	str	r3, [r0, #12]
 80060d0:	2a24      	cmp	r2, #36	; 0x24
 80060d2:	bf01      	itttt	eq
 80060d4:	6923      	ldreq	r3, [r4, #16]
 80060d6:	6103      	streq	r3, [r0, #16]
 80060d8:	6961      	ldreq	r1, [r4, #20]
 80060da:	6141      	streq	r1, [r0, #20]
 80060dc:	bf19      	ittee	ne
 80060de:	f100 0310 	addne.w	r3, r0, #16
 80060e2:	f104 0210 	addne.w	r2, r4, #16
 80060e6:	f100 0318 	addeq.w	r3, r0, #24
 80060ea:	f104 0218 	addeq.w	r2, r4, #24
 80060ee:	e7e0      	b.n	80060b2 <_realloc_r+0x296>
 80060f0:	4603      	mov	r3, r0
 80060f2:	4622      	mov	r2, r4
 80060f4:	e7dd      	b.n	80060b2 <_realloc_r+0x296>
 80060f6:	4621      	mov	r1, r4
 80060f8:	f7ff fe6e 	bl	8005dd8 <memmove>
 80060fc:	e7df      	b.n	80060be <_realloc_r+0x2a2>
 80060fe:	4637      	mov	r7, r6
 8006100:	e6ed      	b.n	8005ede <_realloc_r+0xc2>
 8006102:	f003 0301 	and.w	r3, r3, #1
 8006106:	431f      	orrs	r7, r3
 8006108:	f8c9 7004 	str.w	r7, [r9, #4]
 800610c:	6853      	ldr	r3, [r2, #4]
 800610e:	f043 0301 	orr.w	r3, r3, #1
 8006112:	6053      	str	r3, [r2, #4]
 8006114:	e6ff      	b.n	8005f16 <_realloc_r+0xfa>
 8006116:	bf00      	nop
 8006118:	20000188 	.word	0x20000188

0800611c <__ascii_wctomb>:
 800611c:	b149      	cbz	r1, 8006132 <__ascii_wctomb+0x16>
 800611e:	2aff      	cmp	r2, #255	; 0xff
 8006120:	bf85      	ittet	hi
 8006122:	238a      	movhi	r3, #138	; 0x8a
 8006124:	6003      	strhi	r3, [r0, #0]
 8006126:	700a      	strbls	r2, [r1, #0]
 8006128:	f04f 30ff 	movhi.w	r0, #4294967295
 800612c:	bf98      	it	ls
 800612e:	2001      	movls	r0, #1
 8006130:	4770      	bx	lr
 8006132:	4608      	mov	r0, r1
 8006134:	4770      	bx	lr
	...

08006138 <_sbrk>:
 8006138:	4b04      	ldr	r3, [pc, #16]	; (800614c <_sbrk+0x14>)
 800613a:	6819      	ldr	r1, [r3, #0]
 800613c:	4602      	mov	r2, r0
 800613e:	b909      	cbnz	r1, 8006144 <_sbrk+0xc>
 8006140:	4903      	ldr	r1, [pc, #12]	; (8006150 <_sbrk+0x18>)
 8006142:	6019      	str	r1, [r3, #0]
 8006144:	6818      	ldr	r0, [r3, #0]
 8006146:	4402      	add	r2, r0
 8006148:	601a      	str	r2, [r3, #0]
 800614a:	4770      	bx	lr
 800614c:	20000770 	.word	0x20000770
 8006150:	200007f8 	.word	0x200007f8

08006154 <_init>:
 8006154:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006156:	bf00      	nop
 8006158:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800615a:	bc08      	pop	{r3}
 800615c:	469e      	mov	lr, r3
 800615e:	4770      	bx	lr

08006160 <_fini>:
 8006160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006162:	bf00      	nop
 8006164:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006166:	bc08      	pop	{r3}
 8006168:	469e      	mov	lr, r3
 800616a:	4770      	bx	lr
