# Pragma System Refactoring Demonstration

This directory contains demonstration scripts that showcase the refactored pragma system for the Brainsmith Hardware Kernel Generator.

## What Was Refactored

### ğŸ—ï¸ **Architecture Changes**

1. **InterfacePragma Base Class**: Replaced `InterfaceNameMatcher` mixin with proper `InterfacePragma` inheritance
2. **Centralized Pragma Application**: All interface pragmas applied in one sweep via `PragmaHandler.apply_interface_pragmas()`
3. **Comprehensive Validation**: Extracted validation logic into `_validate_interface_metadata()`
4. **Consolidated Parser Methods**: Removed duplicate `_initial_parse_string()` method
5. **Clean Separation**: InterfaceBuilder (AST) â†’ PragmaHandler (pragmas) â†’ Parser (validation)

### ğŸ“ **Files Modified**

- `brainsmith/tools/hw_kernel_gen/rtl_parser/data.py`
- `brainsmith/tools/hw_kernel_gen/rtl_parser/pragma.py`
- `brainsmith/tools/hw_kernel_gen/rtl_parser/parser.py`
- `brainsmith/tools/hw_kernel_gen/rtl_parser/interface_builder.py`

## Demo Scripts

### ğŸš€ **Quick Demo**

```bash
./smithy exec "python demo_pragma_refactor.py"
```

Shows a quick overview of the refactoring and validates it works with the test file.

### ğŸ§ª **Comprehensive Test**

```bash
./smithy exec "python test_pragma_system.py"
```

Demonstrates the full pragma system with detailed KernelMetadata visualization.

### ğŸ” **Test Specific File**

```bash
./smithy exec "python test_pragma_system.py --file your_rtl_file.sv"
./smithy exec "python test_pragma_system.py --file your_rtl_file.sv --debug"
```

## Key Features Demonstrated

### âœ… **Interface Pragma Application**

- **BDIM Pragmas**: `@brainsmith BDIM <interface> <param> [SHAPE=...] [RINDEX=...]`
- **SDIM Pragmas**: `@brainsmith SDIM <interface> <param>`
- **DATATYPE Pragmas**: `@brainsmith DATATYPE <interface> <type> <min> <max>`
- **WEIGHT Pragmas**: `@brainsmith WEIGHT <interface>`
- **DATATYPE_PARAM Pragmas**: `@brainsmith DATATYPE_PARAM <interface> <prop> <param>`

### ğŸ·ï¸ **Flexible Interface Naming**

Users can name interfaces with any prefix:
```systemverilog
// These all work now:
input wire potato_input_TDATA,     // pragma: potato_input
input wire carrot_weights_TDATA,   // pragma: carrot_weights  
input wire my_custom_data_TDATA,   // pragma: my_custom_data
```

### ğŸ” **Comprehensive Validation**

- Parameter existence checking
- Interface type consistency
- BDIM/SDIM parameter linkage
- Shape parameter validation
- Datatype parameter availability

### ğŸ“Š **Rich Metadata Output**

The scripts output detailed KernelMetadata including:
- Module parameters with defaults
- Pragma parsing results
- Interface metadata with chunking strategies
- Parameter linkage mappings
- Validation warnings

## Example Output

```
ğŸ” KERNEL METADATA: test_new_format
============================================================

ğŸ“ Source File: test_new_pragma_format.sv
âš ï¸  Warnings: 0

ğŸ”§ PARAMETERS (9):
   â€¢ INPUT0_WIDTH = 8
   â€¢ SIGNED_INPUT0 = 0
   â€¢ C = 64
   â€¢ PE = 4

ğŸ“ PRAGMAS (7):
   â€¢ Line 3: @brainsmith bdim s_axis_input0 INPUT0_BDIM SHAPE=[C,PE] RINDEX=0

ğŸ”Œ INTERFACES (3):
   [2] s_axis_input0 (input)
       Chunking: [C, PE] (rindex=0)  â† Applied from BDIM pragma
       Parameter Linkage:
         â€¢ width â†’ INPUT0_WIDTH
         â€¢ bdim â†’ s_axis_input0_BDIM
```

## Architecture Benefits

- **ğŸ”„ Scalable**: Easy to add new interface pragmas without touching RTLParser
- **ğŸ§¹ Clean**: No code duplication, unified parsing methods
- **ğŸ¯ Focused**: Clear separation of concerns
- **ğŸ” Validated**: Comprehensive parameter and interface validation
- **ğŸ·ï¸ Flexible**: Support for any interface naming convention
- **âš¡ Efficient**: Single-pass pragma application

## Integration

The refactored system is fully backward compatible and integrates seamlessly with:
- Template generation pipeline
- FINN HWCustomOp creation
- RTL backend generation
- Existing pragma syntax

All existing functionality is preserved while providing a much cleaner and more maintainable architecture.