
STM32F103_simpleRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000024c0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  080025cc  080025cc  000125cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800269c  0800269c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  0800269c  0800269c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800269c  0800269c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800269c  0800269c  0001269c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080026a0  080026a0  000126a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080026a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000678  20000070  08002714  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006e8  08002714  000206e8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005ce3  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fef  00000000  00000000  00025d7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007a0  00000000  00000000  00027d70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000678  00000000  00000000  00028510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018d37  00000000  00000000  00028b88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a072  00000000  00000000  000418bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008564f  00000000  00000000  0004b931  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d0f80  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001cb0  00000000  00000000  000d0fd0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	080025b4 	.word	0x080025b4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	080025b4 	.word	0x080025b4

0800014c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b088      	sub	sp, #32
 8000150:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000152:	f107 0310 	add.w	r3, r7, #16
 8000156:	2200      	movs	r2, #0
 8000158:	601a      	str	r2, [r3, #0]
 800015a:	605a      	str	r2, [r3, #4]
 800015c:	609a      	str	r2, [r3, #8]
 800015e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000160:	4b1d      	ldr	r3, [pc, #116]	; (80001d8 <MX_GPIO_Init+0x8c>)
 8000162:	699b      	ldr	r3, [r3, #24]
 8000164:	4a1c      	ldr	r2, [pc, #112]	; (80001d8 <MX_GPIO_Init+0x8c>)
 8000166:	f043 0320 	orr.w	r3, r3, #32
 800016a:	6193      	str	r3, [r2, #24]
 800016c:	4b1a      	ldr	r3, [pc, #104]	; (80001d8 <MX_GPIO_Init+0x8c>)
 800016e:	699b      	ldr	r3, [r3, #24]
 8000170:	f003 0320 	and.w	r3, r3, #32
 8000174:	60fb      	str	r3, [r7, #12]
 8000176:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000178:	4b17      	ldr	r3, [pc, #92]	; (80001d8 <MX_GPIO_Init+0x8c>)
 800017a:	699b      	ldr	r3, [r3, #24]
 800017c:	4a16      	ldr	r2, [pc, #88]	; (80001d8 <MX_GPIO_Init+0x8c>)
 800017e:	f043 0304 	orr.w	r3, r3, #4
 8000182:	6193      	str	r3, [r2, #24]
 8000184:	4b14      	ldr	r3, [pc, #80]	; (80001d8 <MX_GPIO_Init+0x8c>)
 8000186:	699b      	ldr	r3, [r3, #24]
 8000188:	f003 0304 	and.w	r3, r3, #4
 800018c:	60bb      	str	r3, [r7, #8]
 800018e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000190:	4b11      	ldr	r3, [pc, #68]	; (80001d8 <MX_GPIO_Init+0x8c>)
 8000192:	699b      	ldr	r3, [r3, #24]
 8000194:	4a10      	ldr	r2, [pc, #64]	; (80001d8 <MX_GPIO_Init+0x8c>)
 8000196:	f043 0308 	orr.w	r3, r3, #8
 800019a:	6193      	str	r3, [r2, #24]
 800019c:	4b0e      	ldr	r3, [pc, #56]	; (80001d8 <MX_GPIO_Init+0x8c>)
 800019e:	699b      	ldr	r3, [r3, #24]
 80001a0:	f003 0308 	and.w	r3, r3, #8
 80001a4:	607b      	str	r3, [r7, #4]
 80001a6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 80001a8:	2201      	movs	r2, #1
 80001aa:	2140      	movs	r1, #64	; 0x40
 80001ac:	480b      	ldr	r0, [pc, #44]	; (80001dc <MX_GPIO_Init+0x90>)
 80001ae:	f000 fee9 	bl	8000f84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80001b2:	2340      	movs	r3, #64	; 0x40
 80001b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001b6:	2301      	movs	r3, #1
 80001b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001ba:	2300      	movs	r3, #0
 80001bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001be:	2302      	movs	r3, #2
 80001c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80001c2:	f107 0310 	add.w	r3, r7, #16
 80001c6:	4619      	mov	r1, r3
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <MX_GPIO_Init+0x90>)
 80001ca:	f000 fd57 	bl	8000c7c <HAL_GPIO_Init>

}
 80001ce:	bf00      	nop
 80001d0:	3720      	adds	r7, #32
 80001d2:	46bd      	mov	sp, r7
 80001d4:	bd80      	pop	{r7, pc}
 80001d6:	bf00      	nop
 80001d8:	40021000 	.word	0x40021000
 80001dc:	40010c00 	.word	0x40010c00

080001e0 <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 80001e0:	b480      	push	{r7}
 80001e2:	b089      	sub	sp, #36	; 0x24
 80001e4:	af00      	add	r7, sp, #0
 80001e6:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80001e8:	687b      	ldr	r3, [r7, #4]
 80001ea:	330c      	adds	r3, #12
 80001ec:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80001ee:	68fb      	ldr	r3, [r7, #12]
 80001f0:	e853 3f00 	ldrex	r3, [r3]
 80001f4:	60bb      	str	r3, [r7, #8]
   return(result);
 80001f6:	68bb      	ldr	r3, [r7, #8]
 80001f8:	f043 0320 	orr.w	r3, r3, #32
 80001fc:	61fb      	str	r3, [r7, #28]
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	330c      	adds	r3, #12
 8000202:	69fa      	ldr	r2, [r7, #28]
 8000204:	61ba      	str	r2, [r7, #24]
 8000206:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000208:	6979      	ldr	r1, [r7, #20]
 800020a:	69ba      	ldr	r2, [r7, #24]
 800020c:	e841 2300 	strex	r3, r2, [r1]
 8000210:	613b      	str	r3, [r7, #16]
   return(result);
 8000212:	693b      	ldr	r3, [r7, #16]
 8000214:	2b00      	cmp	r3, #0
 8000216:	d1e7      	bne.n	80001e8 <LL_USART_EnableIT_RXNE+0x8>
}
 8000218:	bf00      	nop
 800021a:	bf00      	nop
 800021c:	3724      	adds	r7, #36	; 0x24
 800021e:	46bd      	mov	sp, r7
 8000220:	bc80      	pop	{r7}
 8000222:	4770      	bx	lr

08000224 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000228:	f000 fbe2 	bl	80009f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800022c:	f000 f812 	bl	8000254 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000230:	f7ff ff8c 	bl	800014c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000234:	f000 fb20 	bl	8000878 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  LL_USART_EnableIT_RXNE(USART1);
 8000238:	4804      	ldr	r0, [pc, #16]	; (800024c <main+0x28>)
 800023a:	f7ff ffd1 	bl	80001e0 <LL_USART_EnableIT_RXNE>
  vPrintString("simpleRTOS starting ... \r\n");
 800023e:	4804      	ldr	r0, [pc, #16]	; (8000250 <main+0x2c>)
 8000240:	f000 fb9a 	bl	8000978 <vPrintString>
  Kernel_init();
 8000244:	f000 f84c 	bl	80002e0 <Kernel_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000248:	e7fe      	b.n	8000248 <main+0x24>
 800024a:	bf00      	nop
 800024c:	40013800 	.word	0x40013800
 8000250:	080025cc 	.word	0x080025cc

08000254 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000254:	b580      	push	{r7, lr}
 8000256:	b090      	sub	sp, #64	; 0x40
 8000258:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800025a:	f107 0318 	add.w	r3, r7, #24
 800025e:	2228      	movs	r2, #40	; 0x28
 8000260:	2100      	movs	r1, #0
 8000262:	4618      	mov	r0, r3
 8000264:	f002 f8ec 	bl	8002440 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000268:	1d3b      	adds	r3, r7, #4
 800026a:	2200      	movs	r2, #0
 800026c:	601a      	str	r2, [r3, #0]
 800026e:	605a      	str	r2, [r3, #4]
 8000270:	609a      	str	r2, [r3, #8]
 8000272:	60da      	str	r2, [r3, #12]
 8000274:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000276:	2301      	movs	r3, #1
 8000278:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800027a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800027e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000280:	2300      	movs	r3, #0
 8000282:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000284:	2301      	movs	r3, #1
 8000286:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000288:	2302      	movs	r3, #2
 800028a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800028c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000290:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000292:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000296:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000298:	f107 0318 	add.w	r3, r7, #24
 800029c:	4618      	mov	r0, r3
 800029e:	f000 fea3 	bl	8000fe8 <HAL_RCC_OscConfig>
 80002a2:	4603      	mov	r3, r0
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	d001      	beq.n	80002ac <SystemClock_Config+0x58>
  {
    Error_Handler();
 80002a8:	f000 f932 	bl	8000510 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002ac:	230f      	movs	r3, #15
 80002ae:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002b0:	2302      	movs	r3, #2
 80002b2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002b4:	2300      	movs	r3, #0
 80002b6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80002bc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002be:	2300      	movs	r3, #0
 80002c0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002c2:	1d3b      	adds	r3, r7, #4
 80002c4:	2102      	movs	r1, #2
 80002c6:	4618      	mov	r0, r3
 80002c8:	f001 f910 	bl	80014ec <HAL_RCC_ClockConfig>
 80002cc:	4603      	mov	r3, r0
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d001      	beq.n	80002d6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80002d2:	f000 f91d 	bl	8000510 <Error_Handler>
  }
}
 80002d6:	bf00      	nop
 80002d8:	3740      	adds	r7, #64	; 0x40
 80002da:	46bd      	mov	sp, r7
 80002dc:	bd80      	pop	{r7, pc}
	...

080002e0 <Kernel_init>:

/* USER CODE BEGIN 4 */
static void Kernel_init(void)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b082      	sub	sp, #8
 80002e4:	af00      	add	r7, sp, #0
	uint32_t taskId;

	Kernel_task_init();
 80002e6:	f001 ff95 	bl	8002214 <Kernel_task_init>
	Kernel_event_flag_init();
 80002ea:	f001 fd81 	bl	8001df0 <Kernel_event_flag_init>

	taskId = Kernel_task_create(User_task0);
 80002ee:	4813      	ldr	r0, [pc, #76]	; (800033c <Kernel_init+0x5c>)
 80002f0:	f001 ffda 	bl	80022a8 <Kernel_task_create>
 80002f4:	6078      	str	r0, [r7, #4]
	if(NOT_ENOUGH_TASK_NUM == taskId){
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80002fc:	d102      	bne.n	8000304 <Kernel_init+0x24>
		vPrintString("Task0 creation fail \r\n");
 80002fe:	4810      	ldr	r0, [pc, #64]	; (8000340 <Kernel_init+0x60>)
 8000300:	f000 fb3a 	bl	8000978 <vPrintString>
	}

	taskId = Kernel_task_create(User_task1);
 8000304:	480f      	ldr	r0, [pc, #60]	; (8000344 <Kernel_init+0x64>)
 8000306:	f001 ffcf 	bl	80022a8 <Kernel_task_create>
 800030a:	6078      	str	r0, [r7, #4]
	if(NOT_ENOUGH_TASK_NUM == taskId){
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000312:	d102      	bne.n	800031a <Kernel_init+0x3a>
		vPrintString("Task1 creation fail \r\n");
 8000314:	480c      	ldr	r0, [pc, #48]	; (8000348 <Kernel_init+0x68>)
 8000316:	f000 fb2f 	bl	8000978 <vPrintString>
	}

	taskId = Kernel_task_create(User_task2);
 800031a:	480c      	ldr	r0, [pc, #48]	; (800034c <Kernel_init+0x6c>)
 800031c:	f001 ffc4 	bl	80022a8 <Kernel_task_create>
 8000320:	6078      	str	r0, [r7, #4]
	if(NOT_ENOUGH_TASK_NUM == taskId){
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000328:	d102      	bne.n	8000330 <Kernel_init+0x50>
		vPrintString("Task2 creation fail \r\n");
 800032a:	4809      	ldr	r0, [pc, #36]	; (8000350 <Kernel_init+0x70>)
 800032c:	f000 fb24 	bl	8000978 <vPrintString>
	}

	Kernel_start();
 8000330:	f001 fda8 	bl	8001e84 <Kernel_start>
}
 8000334:	bf00      	nop
 8000336:	3708      	adds	r7, #8
 8000338:	46bd      	mov	sp, r7
 800033a:	bd80      	pop	{r7, pc}
 800033c:	08000355 	.word	0x08000355
 8000340:	080025e8 	.word	0x080025e8
 8000344:	08000421 	.word	0x08000421
 8000348:	08002600 	.word	0x08002600
 800034c:	080004a1 	.word	0x080004a1
 8000350:	08002618 	.word	0x08002618

08000354 <User_task0>:

void User_task0(void)
{
 8000354:	b580      	push	{r7, lr}
 8000356:	b088      	sub	sp, #32
 8000358:	af00      	add	r7, sp, #0
	vPrintString("User task #0 \r\n");
 800035a:	4830      	ldr	r0, [pc, #192]	; (800041c <User_task0+0xc8>)
 800035c:	f000 fb0c 	bl	8000978 <vPrintString>

	uint8_t cmdBuf[16];
	uint32_t cmdBufIdx = 0;
 8000360:	2300      	movs	r3, #0
 8000362:	60bb      	str	r3, [r7, #8]
	uint8_t uartch= 0;
 8000364:	2300      	movs	r3, #0
 8000366:	71fb      	strb	r3, [r7, #7]

	while(true){
		KernelEventFlag_t handle_event = Kernel_wait_events(KernelEventFlag_UartIn);
 8000368:	2001      	movs	r0, #1
 800036a:	f001 fdc1 	bl	8001ef0 <Kernel_wait_events>
 800036e:	4603      	mov	r3, r0
 8000370:	77fb      	strb	r3, [r7, #31]
		switch(handle_event){
 8000372:	7ffb      	ldrb	r3, [r7, #31]
 8000374:	2b00      	cmp	r3, #0
 8000376:	d04b      	beq.n	8000410 <User_task0+0xbc>
 8000378:	2b01      	cmp	r3, #1
 800037a:	d14b      	bne.n	8000414 <User_task0+0xc0>
		case KernelEventFlag_UartIn:
			//vPrintString("\r\nEvent handled \r\n");
			Kernel_recv_msg(KernelMsgQ_Task0, &uartch, 1);
 800037c:	1dfb      	adds	r3, r7, #7
 800037e:	2201      	movs	r2, #1
 8000380:	4619      	mov	r1, r3
 8000382:	2000      	movs	r0, #0
 8000384:	f001 fe1e 	bl	8001fc4 <Kernel_recv_msg>
			if(uartch == '\n'){
 8000388:	79fb      	ldrb	r3, [r7, #7]
 800038a:	2b0a      	cmp	r3, #10
 800038c:	d132      	bne.n	80003f4 <User_task0+0xa0>
				cmdBuf[cmdBufIdx] = '\0';
 800038e:	68bb      	ldr	r3, [r7, #8]
 8000390:	3320      	adds	r3, #32
 8000392:	443b      	add	r3, r7
 8000394:	2200      	movs	r2, #0
 8000396:	f803 2c14 	strb.w	r2, [r3, #-20]

				//Kernel_send_msg(KernelMsgQ_Task1, &cmdBufIdx, 1);
				//Kernel_send_msg(KernelMsgQ_Task1, cmdBuf, cmdBufIdx);
				//Kernel_send_events(KernelEventFlag_CmdIn);
				while(true){
					Kernel_send_events(KernelEventFlag_CmdIn);
 800039a:	2002      	movs	r0, #2
 800039c:	f001 fd7e 	bl	8001e9c <Kernel_send_events>
					if(false == Kernel_send_msg(KernelMsgQ_Task1, &cmdBufIdx, 1)){
 80003a0:	f107 0308 	add.w	r3, r7, #8
 80003a4:	2201      	movs	r2, #1
 80003a6:	4619      	mov	r1, r3
 80003a8:	2001      	movs	r0, #1
 80003aa:	f001 fdd0 	bl	8001f4e <Kernel_send_msg>
 80003ae:	4603      	mov	r3, r0
 80003b0:	f083 0301 	eor.w	r3, r3, #1
 80003b4:	b2db      	uxtb	r3, r3
 80003b6:	2b00      	cmp	r3, #0
 80003b8:	d002      	beq.n	80003c0 <User_task0+0x6c>
						Kernel_yield();
 80003ba:	f001 fd69 	bl	8001e90 <Kernel_yield>
 80003be:	e7ec      	b.n	800039a <User_task0+0x46>
					}
					else if(false == Kernel_send_msg(KernelMsgQ_Task1, cmdBuf, cmdBufIdx)){
 80003c0:	68ba      	ldr	r2, [r7, #8]
 80003c2:	f107 030c 	add.w	r3, r7, #12
 80003c6:	4619      	mov	r1, r3
 80003c8:	2001      	movs	r0, #1
 80003ca:	f001 fdc0 	bl	8001f4e <Kernel_send_msg>
 80003ce:	4603      	mov	r3, r0
 80003d0:	f083 0301 	eor.w	r3, r3, #1
 80003d4:	b2db      	uxtb	r3, r3
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d008      	beq.n	80003ec <User_task0+0x98>
						uint8_t rollback;
						Kernel_recv_msg(KernelMsgQ_Task1, &rollback, 1);
 80003da:	1dbb      	adds	r3, r7, #6
 80003dc:	2201      	movs	r2, #1
 80003de:	4619      	mov	r1, r3
 80003e0:	2001      	movs	r0, #1
 80003e2:	f001 fdef 	bl	8001fc4 <Kernel_recv_msg>
						Kernel_yield();
 80003e6:	f001 fd53 	bl	8001e90 <Kernel_yield>
					Kernel_send_events(KernelEventFlag_CmdIn);
 80003ea:	e7d6      	b.n	800039a <User_task0+0x46>
					}
					else{
						break;
 80003ec:	bf00      	nop
					}
				}

				cmdBufIdx = 0;
 80003ee:	2300      	movs	r3, #0
 80003f0:	60bb      	str	r3, [r7, #8]
			else{
				cmdBuf[cmdBufIdx] = uartch;
				cmdBufIdx++;
				cmdBufIdx %= 16;
			}
			break;
 80003f2:	e010      	b.n	8000416 <User_task0+0xc2>
				cmdBuf[cmdBufIdx] = uartch;
 80003f4:	68bb      	ldr	r3, [r7, #8]
 80003f6:	79fa      	ldrb	r2, [r7, #7]
 80003f8:	3320      	adds	r3, #32
 80003fa:	443b      	add	r3, r7
 80003fc:	f803 2c14 	strb.w	r2, [r3, #-20]
				cmdBufIdx++;
 8000400:	68bb      	ldr	r3, [r7, #8]
 8000402:	3301      	adds	r3, #1
 8000404:	60bb      	str	r3, [r7, #8]
				cmdBufIdx %= 16;
 8000406:	68bb      	ldr	r3, [r7, #8]
 8000408:	f003 030f 	and.w	r3, r3, #15
 800040c:	60bb      	str	r3, [r7, #8]
			break;
 800040e:	e002      	b.n	8000416 <User_task0+0xc2>
		case KernelEventFlag_Empty:
			break;
 8000410:	bf00      	nop
 8000412:	e000      	b.n	8000416 <User_task0+0xc2>
		default:
			break;
 8000414:	bf00      	nop
		}
		Kernel_yield();
 8000416:	f001 fd3b 	bl	8001e90 <Kernel_yield>
	while(true){
 800041a:	e7a5      	b.n	8000368 <User_task0+0x14>
 800041c:	08002630 	.word	0x08002630

08000420 <User_task1>:
	}
}

void User_task1(void)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	b086      	sub	sp, #24
 8000424:	af00      	add	r7, sp, #0
	vPrintString("User task #1 \r\n");
 8000426:	481c      	ldr	r0, [pc, #112]	; (8000498 <User_task1+0x78>)
 8000428:	f000 faa6 	bl	8000978 <vPrintString>

	uint8_t cmdlen = 0;
 800042c:	2300      	movs	r3, #0
 800042e:	75bb      	strb	r3, [r7, #22]
	uint8_t cmd[16] = {0};
 8000430:	2300      	movs	r3, #0
 8000432:	607b      	str	r3, [r7, #4]
 8000434:	f107 0308 	add.w	r3, r7, #8
 8000438:	2200      	movs	r2, #0
 800043a:	601a      	str	r2, [r3, #0]
 800043c:	605a      	str	r2, [r3, #4]
 800043e:	609a      	str	r2, [r3, #8]

	while(true){
		KernelEventFlag_t handle_event = Kernel_wait_events(KernelEventFlag_CmdIn);
 8000440:	2002      	movs	r0, #2
 8000442:	f001 fd55 	bl	8001ef0 <Kernel_wait_events>
 8000446:	4603      	mov	r3, r0
 8000448:	75fb      	strb	r3, [r7, #23]
		switch(handle_event){
 800044a:	7dfb      	ldrb	r3, [r7, #23]
 800044c:	2b00      	cmp	r3, #0
 800044e:	d01d      	beq.n	800048c <User_task1+0x6c>
 8000450:	2b02      	cmp	r3, #2
 8000452:	d11d      	bne.n	8000490 <User_task1+0x70>
		case KernelEventFlag_CmdIn:
			memset(cmd, 0, 16);
 8000454:	1d3b      	adds	r3, r7, #4
 8000456:	2210      	movs	r2, #16
 8000458:	2100      	movs	r1, #0
 800045a:	4618      	mov	r0, r3
 800045c:	f001 fff0 	bl	8002440 <memset>
			Kernel_recv_msg(KernelMsgQ_Task1, &cmdlen, 1);
 8000460:	f107 0316 	add.w	r3, r7, #22
 8000464:	2201      	movs	r2, #1
 8000466:	4619      	mov	r1, r3
 8000468:	2001      	movs	r0, #1
 800046a:	f001 fdab 	bl	8001fc4 <Kernel_recv_msg>
			Kernel_recv_msg(KernelMsgQ_Task1, cmd, cmdlen);
 800046e:	7dbb      	ldrb	r3, [r7, #22]
 8000470:	461a      	mov	r2, r3
 8000472:	1d3b      	adds	r3, r7, #4
 8000474:	4619      	mov	r1, r3
 8000476:	2001      	movs	r0, #1
 8000478:	f001 fda4 	bl	8001fc4 <Kernel_recv_msg>
			vPrintString("\r\nRecv Cmd : ");
 800047c:	4807      	ldr	r0, [pc, #28]	; (800049c <User_task1+0x7c>)
 800047e:	f000 fa7b 	bl	8000978 <vPrintString>
			vPrintString((const char*)cmd);
 8000482:	1d3b      	adds	r3, r7, #4
 8000484:	4618      	mov	r0, r3
 8000486:	f000 fa77 	bl	8000978 <vPrintString>
			break;
 800048a:	e002      	b.n	8000492 <User_task1+0x72>
		case KernelEventFlag_Empty:
			break;
 800048c:	bf00      	nop
 800048e:	e000      	b.n	8000492 <User_task1+0x72>
		default:
			break;
 8000490:	bf00      	nop
		}
		Kernel_yield();
 8000492:	f001 fcfd 	bl	8001e90 <Kernel_yield>
	while(true){
 8000496:	e7d3      	b.n	8000440 <User_task1+0x20>
 8000498:	08002640 	.word	0x08002640
 800049c:	08002650 	.word	0x08002650

080004a0 <User_task2>:
	}
}

void User_task2(void)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	af00      	add	r7, sp, #0
	vPrintString("User task #2 \r\n");
 80004a4:	4805      	ldr	r0, [pc, #20]	; (80004bc <User_task2+0x1c>)
 80004a6:	f000 fa67 	bl	8000978 <vPrintString>

	while(true){
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_6);
 80004aa:	2140      	movs	r1, #64	; 0x40
 80004ac:	4804      	ldr	r0, [pc, #16]	; (80004c0 <User_task2+0x20>)
 80004ae:	f000 fd81 	bl	8000fb4 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 80004b2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80004b6:	f000 f805 	bl	80004c4 <HAL_Delay>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_6);
 80004ba:	e7f6      	b.n	80004aa <User_task2+0xa>
 80004bc:	08002660 	.word	0x08002660
 80004c0:	40010c00 	.word	0x40010c00

080004c4 <HAL_Delay>:
		//Kernel_yield();
	}
}

void HAL_Delay(uint32_t Delay)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b084      	sub	sp, #16
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80004cc:	f000 fae8 	bl	8000aa0 <HAL_GetTick>
 80004d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80004d6:	68fb      	ldr	r3, [r7, #12]
 80004d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80004dc:	d008      	beq.n	80004f0 <HAL_Delay+0x2c>
  {
    wait += (uint32_t)(uwTickFreq);
 80004de:	4b0b      	ldr	r3, [pc, #44]	; (800050c <HAL_Delay+0x48>)
 80004e0:	781b      	ldrb	r3, [r3, #0]
 80004e2:	461a      	mov	r2, r3
 80004e4:	68fb      	ldr	r3, [r7, #12]
 80004e6:	4413      	add	r3, r2
 80004e8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80004ea:	e001      	b.n	80004f0 <HAL_Delay+0x2c>
  {
	  Kernel_yield();
 80004ec:	f001 fcd0 	bl	8001e90 <Kernel_yield>
  while ((HAL_GetTick() - tickstart) < wait)
 80004f0:	f000 fad6 	bl	8000aa0 <HAL_GetTick>
 80004f4:	4602      	mov	r2, r0
 80004f6:	68bb      	ldr	r3, [r7, #8]
 80004f8:	1ad3      	subs	r3, r2, r3
 80004fa:	68fa      	ldr	r2, [r7, #12]
 80004fc:	429a      	cmp	r2, r3
 80004fe:	d8f5      	bhi.n	80004ec <HAL_Delay+0x28>
  }
}
 8000500:	bf00      	nop
 8000502:	bf00      	nop
 8000504:	3710      	adds	r7, #16
 8000506:	46bd      	mov	sp, r7
 8000508:	bd80      	pop	{r7, pc}
 800050a:	bf00      	nop
 800050c:	20000008 	.word	0x20000008

08000510 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000510:	b480      	push	{r7}
 8000512:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000514:	b672      	cpsid	i
}
 8000516:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000518:	e7fe      	b.n	8000518 <Error_Handler+0x8>
	...

0800051c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800051c:	b480      	push	{r7}
 800051e:	b085      	sub	sp, #20
 8000520:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000522:	4b15      	ldr	r3, [pc, #84]	; (8000578 <HAL_MspInit+0x5c>)
 8000524:	699b      	ldr	r3, [r3, #24]
 8000526:	4a14      	ldr	r2, [pc, #80]	; (8000578 <HAL_MspInit+0x5c>)
 8000528:	f043 0301 	orr.w	r3, r3, #1
 800052c:	6193      	str	r3, [r2, #24]
 800052e:	4b12      	ldr	r3, [pc, #72]	; (8000578 <HAL_MspInit+0x5c>)
 8000530:	699b      	ldr	r3, [r3, #24]
 8000532:	f003 0301 	and.w	r3, r3, #1
 8000536:	60bb      	str	r3, [r7, #8]
 8000538:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800053a:	4b0f      	ldr	r3, [pc, #60]	; (8000578 <HAL_MspInit+0x5c>)
 800053c:	69db      	ldr	r3, [r3, #28]
 800053e:	4a0e      	ldr	r2, [pc, #56]	; (8000578 <HAL_MspInit+0x5c>)
 8000540:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000544:	61d3      	str	r3, [r2, #28]
 8000546:	4b0c      	ldr	r3, [pc, #48]	; (8000578 <HAL_MspInit+0x5c>)
 8000548:	69db      	ldr	r3, [r3, #28]
 800054a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800054e:	607b      	str	r3, [r7, #4]
 8000550:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000552:	4b0a      	ldr	r3, [pc, #40]	; (800057c <HAL_MspInit+0x60>)
 8000554:	685b      	ldr	r3, [r3, #4]
 8000556:	60fb      	str	r3, [r7, #12]
 8000558:	68fb      	ldr	r3, [r7, #12]
 800055a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800055e:	60fb      	str	r3, [r7, #12]
 8000560:	68fb      	ldr	r3, [r7, #12]
 8000562:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000566:	60fb      	str	r3, [r7, #12]
 8000568:	4a04      	ldr	r2, [pc, #16]	; (800057c <HAL_MspInit+0x60>)
 800056a:	68fb      	ldr	r3, [r7, #12]
 800056c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800056e:	bf00      	nop
 8000570:	3714      	adds	r7, #20
 8000572:	46bd      	mov	sp, r7
 8000574:	bc80      	pop	{r7}
 8000576:	4770      	bx	lr
 8000578:	40021000 	.word	0x40021000
 800057c:	40010000 	.word	0x40010000

08000580 <LL_USART_ReceiveData8>:
  * @rmtoll DR           DR            LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
 8000580:	b480      	push	{r7}
 8000582:	b083      	sub	sp, #12
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	685b      	ldr	r3, [r3, #4]
 800058c:	b2db      	uxtb	r3, r3
}
 800058e:	4618      	mov	r0, r3
 8000590:	370c      	adds	r7, #12
 8000592:	46bd      	mov	sp, r7
 8000594:	bc80      	pop	{r7}
 8000596:	4770      	bx	lr

08000598 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8000598:	b480      	push	{r7}
 800059a:	b083      	sub	sp, #12
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
 80005a0:	460b      	mov	r3, r1
 80005a2:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 80005a4:	78fa      	ldrb	r2, [r7, #3]
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	605a      	str	r2, [r3, #4]
}
 80005aa:	bf00      	nop
 80005ac:	370c      	adds	r7, #12
 80005ae:	46bd      	mov	sp, r7
 80005b0:	bc80      	pop	{r7}
 80005b2:	4770      	bx	lr

080005b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005b4:	b480      	push	{r7}
 80005b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80005b8:	e7fe      	b.n	80005b8 <NMI_Handler+0x4>

080005ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005ba:	b480      	push	{r7}
 80005bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005be:	e7fe      	b.n	80005be <HardFault_Handler+0x4>

080005c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005c0:	b480      	push	{r7}
 80005c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005c4:	e7fe      	b.n	80005c4 <MemManage_Handler+0x4>

080005c6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005c6:	b480      	push	{r7}
 80005c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005ca:	e7fe      	b.n	80005ca <BusFault_Handler+0x4>

080005cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005d0:	e7fe      	b.n	80005d0 <UsageFault_Handler+0x4>

080005d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005d2:	b480      	push	{r7}
 80005d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005d6:	bf00      	nop
 80005d8:	46bd      	mov	sp, r7
 80005da:	bc80      	pop	{r7}
 80005dc:	4770      	bx	lr

080005de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005de:	b480      	push	{r7}
 80005e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005e2:	bf00      	nop
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bc80      	pop	{r7}
 80005e8:	4770      	bx	lr

080005ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005ea:	b480      	push	{r7}
 80005ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005ee:	bf00      	nop
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bc80      	pop	{r7}
 80005f4:	4770      	bx	lr

080005f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005f6:	b580      	push	{r7, lr}
 80005f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005fa:	f000 fa3f 	bl	8000a7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005fe:	bf00      	nop
 8000600:	bd80      	pop	{r7, pc}
	...

08000604 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	uint8_t ch = LL_USART_ReceiveData8(USART1);
 800060a:	480b      	ldr	r0, [pc, #44]	; (8000638 <USART1_IRQHandler+0x34>)
 800060c:	f7ff ffb8 	bl	8000580 <LL_USART_ReceiveData8>
 8000610:	4603      	mov	r3, r0
 8000612:	71fb      	strb	r3, [r7, #7]
	LL_USART_TransmitData8(USART1, ch);
 8000614:	79fb      	ldrb	r3, [r7, #7]
 8000616:	4619      	mov	r1, r3
 8000618:	4807      	ldr	r0, [pc, #28]	; (8000638 <USART1_IRQHandler+0x34>)
 800061a:	f7ff ffbd 	bl	8000598 <LL_USART_TransmitData8>
  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */
	Kernel_send_msg(KernelMsgQ_Task0, &ch, 1);
 800061e:	1dfb      	adds	r3, r7, #7
 8000620:	2201      	movs	r2, #1
 8000622:	4619      	mov	r1, r3
 8000624:	2000      	movs	r0, #0
 8000626:	f001 fc92 	bl	8001f4e <Kernel_send_msg>
	Kernel_send_events(KernelEventFlag_UartIn);
 800062a:	2001      	movs	r0, #1
 800062c:	f001 fc36 	bl	8001e9c <Kernel_send_events>
  /* USER CODE END USART1_IRQn 1 */
}
 8000630:	bf00      	nop
 8000632:	3708      	adds	r7, #8
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}
 8000638:	40013800 	.word	0x40013800

0800063c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b086      	sub	sp, #24
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000644:	4a14      	ldr	r2, [pc, #80]	; (8000698 <_sbrk+0x5c>)
 8000646:	4b15      	ldr	r3, [pc, #84]	; (800069c <_sbrk+0x60>)
 8000648:	1ad3      	subs	r3, r2, r3
 800064a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800064c:	697b      	ldr	r3, [r7, #20]
 800064e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000650:	4b13      	ldr	r3, [pc, #76]	; (80006a0 <_sbrk+0x64>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	2b00      	cmp	r3, #0
 8000656:	d102      	bne.n	800065e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000658:	4b11      	ldr	r3, [pc, #68]	; (80006a0 <_sbrk+0x64>)
 800065a:	4a12      	ldr	r2, [pc, #72]	; (80006a4 <_sbrk+0x68>)
 800065c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800065e:	4b10      	ldr	r3, [pc, #64]	; (80006a0 <_sbrk+0x64>)
 8000660:	681a      	ldr	r2, [r3, #0]
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	4413      	add	r3, r2
 8000666:	693a      	ldr	r2, [r7, #16]
 8000668:	429a      	cmp	r2, r3
 800066a:	d207      	bcs.n	800067c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800066c:	f001 feb6 	bl	80023dc <__errno>
 8000670:	4603      	mov	r3, r0
 8000672:	220c      	movs	r2, #12
 8000674:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000676:	f04f 33ff 	mov.w	r3, #4294967295
 800067a:	e009      	b.n	8000690 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800067c:	4b08      	ldr	r3, [pc, #32]	; (80006a0 <_sbrk+0x64>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000682:	4b07      	ldr	r3, [pc, #28]	; (80006a0 <_sbrk+0x64>)
 8000684:	681a      	ldr	r2, [r3, #0]
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	4413      	add	r3, r2
 800068a:	4a05      	ldr	r2, [pc, #20]	; (80006a0 <_sbrk+0x64>)
 800068c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800068e:	68fb      	ldr	r3, [r7, #12]
}
 8000690:	4618      	mov	r0, r3
 8000692:	3718      	adds	r7, #24
 8000694:	46bd      	mov	sp, r7
 8000696:	bd80      	pop	{r7, pc}
 8000698:	20005000 	.word	0x20005000
 800069c:	00000400 	.word	0x00000400
 80006a0:	2000008c 	.word	0x2000008c
 80006a4:	200006e8 	.word	0x200006e8

080006a8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006ac:	bf00      	nop
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bc80      	pop	{r7}
 80006b2:	4770      	bx	lr

080006b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006b4:	b480      	push	{r7}
 80006b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006b8:	4b04      	ldr	r3, [pc, #16]	; (80006cc <__NVIC_GetPriorityGrouping+0x18>)
 80006ba:	68db      	ldr	r3, [r3, #12]
 80006bc:	0a1b      	lsrs	r3, r3, #8
 80006be:	f003 0307 	and.w	r3, r3, #7
}
 80006c2:	4618      	mov	r0, r3
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bc80      	pop	{r7}
 80006c8:	4770      	bx	lr
 80006ca:	bf00      	nop
 80006cc:	e000ed00 	.word	0xe000ed00

080006d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006d0:	b480      	push	{r7}
 80006d2:	b083      	sub	sp, #12
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	4603      	mov	r3, r0
 80006d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006de:	2b00      	cmp	r3, #0
 80006e0:	db0b      	blt.n	80006fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006e2:	79fb      	ldrb	r3, [r7, #7]
 80006e4:	f003 021f 	and.w	r2, r3, #31
 80006e8:	4906      	ldr	r1, [pc, #24]	; (8000704 <__NVIC_EnableIRQ+0x34>)
 80006ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ee:	095b      	lsrs	r3, r3, #5
 80006f0:	2001      	movs	r0, #1
 80006f2:	fa00 f202 	lsl.w	r2, r0, r2
 80006f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80006fa:	bf00      	nop
 80006fc:	370c      	adds	r7, #12
 80006fe:	46bd      	mov	sp, r7
 8000700:	bc80      	pop	{r7}
 8000702:	4770      	bx	lr
 8000704:	e000e100 	.word	0xe000e100

08000708 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000708:	b480      	push	{r7}
 800070a:	b083      	sub	sp, #12
 800070c:	af00      	add	r7, sp, #0
 800070e:	4603      	mov	r3, r0
 8000710:	6039      	str	r1, [r7, #0]
 8000712:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000714:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000718:	2b00      	cmp	r3, #0
 800071a:	db0a      	blt.n	8000732 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800071c:	683b      	ldr	r3, [r7, #0]
 800071e:	b2da      	uxtb	r2, r3
 8000720:	490c      	ldr	r1, [pc, #48]	; (8000754 <__NVIC_SetPriority+0x4c>)
 8000722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000726:	0112      	lsls	r2, r2, #4
 8000728:	b2d2      	uxtb	r2, r2
 800072a:	440b      	add	r3, r1
 800072c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000730:	e00a      	b.n	8000748 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000732:	683b      	ldr	r3, [r7, #0]
 8000734:	b2da      	uxtb	r2, r3
 8000736:	4908      	ldr	r1, [pc, #32]	; (8000758 <__NVIC_SetPriority+0x50>)
 8000738:	79fb      	ldrb	r3, [r7, #7]
 800073a:	f003 030f 	and.w	r3, r3, #15
 800073e:	3b04      	subs	r3, #4
 8000740:	0112      	lsls	r2, r2, #4
 8000742:	b2d2      	uxtb	r2, r2
 8000744:	440b      	add	r3, r1
 8000746:	761a      	strb	r2, [r3, #24]
}
 8000748:	bf00      	nop
 800074a:	370c      	adds	r7, #12
 800074c:	46bd      	mov	sp, r7
 800074e:	bc80      	pop	{r7}
 8000750:	4770      	bx	lr
 8000752:	bf00      	nop
 8000754:	e000e100 	.word	0xe000e100
 8000758:	e000ed00 	.word	0xe000ed00

0800075c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800075c:	b480      	push	{r7}
 800075e:	b089      	sub	sp, #36	; 0x24
 8000760:	af00      	add	r7, sp, #0
 8000762:	60f8      	str	r0, [r7, #12]
 8000764:	60b9      	str	r1, [r7, #8]
 8000766:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	f003 0307 	and.w	r3, r3, #7
 800076e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000770:	69fb      	ldr	r3, [r7, #28]
 8000772:	f1c3 0307 	rsb	r3, r3, #7
 8000776:	2b04      	cmp	r3, #4
 8000778:	bf28      	it	cs
 800077a:	2304      	movcs	r3, #4
 800077c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800077e:	69fb      	ldr	r3, [r7, #28]
 8000780:	3304      	adds	r3, #4
 8000782:	2b06      	cmp	r3, #6
 8000784:	d902      	bls.n	800078c <NVIC_EncodePriority+0x30>
 8000786:	69fb      	ldr	r3, [r7, #28]
 8000788:	3b03      	subs	r3, #3
 800078a:	e000      	b.n	800078e <NVIC_EncodePriority+0x32>
 800078c:	2300      	movs	r3, #0
 800078e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000790:	f04f 32ff 	mov.w	r2, #4294967295
 8000794:	69bb      	ldr	r3, [r7, #24]
 8000796:	fa02 f303 	lsl.w	r3, r2, r3
 800079a:	43da      	mvns	r2, r3
 800079c:	68bb      	ldr	r3, [r7, #8]
 800079e:	401a      	ands	r2, r3
 80007a0:	697b      	ldr	r3, [r7, #20]
 80007a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007a4:	f04f 31ff 	mov.w	r1, #4294967295
 80007a8:	697b      	ldr	r3, [r7, #20]
 80007aa:	fa01 f303 	lsl.w	r3, r1, r3
 80007ae:	43d9      	mvns	r1, r3
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007b4:	4313      	orrs	r3, r2
         );
}
 80007b6:	4618      	mov	r0, r3
 80007b8:	3724      	adds	r7, #36	; 0x24
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bc80      	pop	{r7}
 80007be:	4770      	bx	lr

080007c0 <LL_USART_Enable>:
{
 80007c0:	b480      	push	{r7}
 80007c2:	b083      	sub	sp, #12
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	68db      	ldr	r3, [r3, #12]
 80007cc:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	60da      	str	r2, [r3, #12]
}
 80007d4:	bf00      	nop
 80007d6:	370c      	adds	r7, #12
 80007d8:	46bd      	mov	sp, r7
 80007da:	bc80      	pop	{r7}
 80007dc:	4770      	bx	lr

080007de <LL_USART_ConfigAsyncMode>:
{
 80007de:	b480      	push	{r7}
 80007e0:	b083      	sub	sp, #12
 80007e2:	af00      	add	r7, sp, #0
 80007e4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	691b      	ldr	r3, [r3, #16]
 80007ea:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	695b      	ldr	r3, [r3, #20]
 80007f6:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	615a      	str	r2, [r3, #20]
}
 80007fe:	bf00      	nop
 8000800:	370c      	adds	r7, #12
 8000802:	46bd      	mov	sp, r7
 8000804:	bc80      	pop	{r7}
 8000806:	4770      	bx	lr

08000808 <LL_USART_IsActiveFlag_TXE>:
{
 8000808:	b480      	push	{r7}
 800080a:	b083      	sub	sp, #12
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000818:	2b80      	cmp	r3, #128	; 0x80
 800081a:	bf0c      	ite	eq
 800081c:	2301      	moveq	r3, #1
 800081e:	2300      	movne	r3, #0
 8000820:	b2db      	uxtb	r3, r3
}
 8000822:	4618      	mov	r0, r3
 8000824:	370c      	adds	r7, #12
 8000826:	46bd      	mov	sp, r7
 8000828:	bc80      	pop	{r7}
 800082a:	4770      	bx	lr

0800082c <LL_USART_TransmitData8>:
{
 800082c:	b480      	push	{r7}
 800082e:	b083      	sub	sp, #12
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
 8000834:	460b      	mov	r3, r1
 8000836:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8000838:	78fa      	ldrb	r2, [r7, #3]
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	605a      	str	r2, [r3, #4]
}
 800083e:	bf00      	nop
 8000840:	370c      	adds	r7, #12
 8000842:	46bd      	mov	sp, r7
 8000844:	bc80      	pop	{r7}
 8000846:	4770      	bx	lr

08000848 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000848:	b480      	push	{r7}
 800084a:	b085      	sub	sp, #20
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000850:	4b08      	ldr	r3, [pc, #32]	; (8000874 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000852:	699a      	ldr	r2, [r3, #24]
 8000854:	4907      	ldr	r1, [pc, #28]	; (8000874 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	4313      	orrs	r3, r2
 800085a:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800085c:	4b05      	ldr	r3, [pc, #20]	; (8000874 <LL_APB2_GRP1_EnableClock+0x2c>)
 800085e:	699a      	ldr	r2, [r3, #24]
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	4013      	ands	r3, r2
 8000864:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000866:	68fb      	ldr	r3, [r7, #12]
}
 8000868:	bf00      	nop
 800086a:	3714      	adds	r7, #20
 800086c:	46bd      	mov	sp, r7
 800086e:	bc80      	pop	{r7}
 8000870:	4770      	bx	lr
 8000872:	bf00      	nop
 8000874:	40021000 	.word	0x40021000

08000878 <MX_USART1_UART_Init>:
/* USER CODE END 0 */

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b08c      	sub	sp, #48	; 0x30
 800087c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 800087e:	f107 0314 	add.w	r3, r7, #20
 8000882:	2200      	movs	r2, #0
 8000884:	601a      	str	r2, [r3, #0]
 8000886:	605a      	str	r2, [r3, #4]
 8000888:	609a      	str	r2, [r3, #8]
 800088a:	60da      	str	r2, [r3, #12]
 800088c:	611a      	str	r2, [r3, #16]
 800088e:	615a      	str	r2, [r3, #20]
 8000890:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000892:	463b      	mov	r3, r7
 8000894:	2200      	movs	r2, #0
 8000896:	601a      	str	r2, [r3, #0]
 8000898:	605a      	str	r2, [r3, #4]
 800089a:	609a      	str	r2, [r3, #8]
 800089c:	60da      	str	r2, [r3, #12]
 800089e:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 80008a0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80008a4:	f7ff ffd0 	bl	8000848 <LL_APB2_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 80008a8:	2004      	movs	r0, #4
 80008aa:	f7ff ffcd 	bl	8000848 <LL_APB2_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  PA10   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 80008ae:	4b22      	ldr	r3, [pc, #136]	; (8000938 <MX_USART1_UART_Init+0xc0>)
 80008b0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80008b2:	2309      	movs	r3, #9
 80008b4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80008b6:	2303      	movs	r3, #3
 80008b8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80008ba:	2300      	movs	r3, #0
 80008bc:	60fb      	str	r3, [r7, #12]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008be:	463b      	mov	r3, r7
 80008c0:	4619      	mov	r1, r3
 80008c2:	481e      	ldr	r0, [pc, #120]	; (800093c <MX_USART1_UART_Init+0xc4>)
 80008c4:	f001 f826 	bl	8001914 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 80008c8:	4b1d      	ldr	r3, [pc, #116]	; (8000940 <MX_USART1_UART_Init+0xc8>)
 80008ca:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 80008cc:	2304      	movs	r3, #4
 80008ce:	607b      	str	r3, [r7, #4]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d0:	463b      	mov	r3, r7
 80008d2:	4619      	mov	r1, r3
 80008d4:	4819      	ldr	r0, [pc, #100]	; (800093c <MX_USART1_UART_Init+0xc4>)
 80008d6:	f001 f81d 	bl	8001914 <LL_GPIO_Init>

  /* USART1 interrupt Init */
  NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80008da:	f7ff feeb 	bl	80006b4 <__NVIC_GetPriorityGrouping>
 80008de:	4603      	mov	r3, r0
 80008e0:	2200      	movs	r2, #0
 80008e2:	2100      	movs	r1, #0
 80008e4:	4618      	mov	r0, r3
 80008e6:	f7ff ff39 	bl	800075c <NVIC_EncodePriority>
 80008ea:	4603      	mov	r3, r0
 80008ec:	4619      	mov	r1, r3
 80008ee:	2025      	movs	r0, #37	; 0x25
 80008f0:	f7ff ff0a 	bl	8000708 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 80008f4:	2025      	movs	r0, #37	; 0x25
 80008f6:	f7ff feeb 	bl	80006d0 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 80008fa:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80008fe:	617b      	str	r3, [r7, #20]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000900:	2300      	movs	r3, #0
 8000902:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000904:	2300      	movs	r3, #0
 8000906:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000908:	2300      	movs	r3, #0
 800090a:	623b      	str	r3, [r7, #32]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800090c:	230c      	movs	r3, #12
 800090e:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000910:	2300      	movs	r3, #0
 8000912:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000914:	2300      	movs	r3, #0
 8000916:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_USART_Init(USART1, &USART_InitStruct);
 8000918:	f107 0314 	add.w	r3, r7, #20
 800091c:	4619      	mov	r1, r3
 800091e:	4809      	ldr	r0, [pc, #36]	; (8000944 <MX_USART1_UART_Init+0xcc>)
 8000920:	f001 fa06 	bl	8001d30 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART1);
 8000924:	4807      	ldr	r0, [pc, #28]	; (8000944 <MX_USART1_UART_Init+0xcc>)
 8000926:	f7ff ff5a 	bl	80007de <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART1);
 800092a:	4806      	ldr	r0, [pc, #24]	; (8000944 <MX_USART1_UART_Init+0xcc>)
 800092c:	f7ff ff48 	bl	80007c0 <LL_USART_Enable>
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000930:	bf00      	nop
 8000932:	3730      	adds	r7, #48	; 0x30
 8000934:	46bd      	mov	sp, r7
 8000936:	bd80      	pop	{r7, pc}
 8000938:	04020002 	.word	0x04020002
 800093c:	40010800 	.word	0x40010800
 8000940:	04040004 	.word	0x04040004
 8000944:	40013800 	.word	0x40013800

08000948 <vPrintChar>:

/* USER CODE BEGIN 1 */
void vPrintChar(const char cCharacter)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0
 800094e:	4603      	mov	r3, r0
 8000950:	71fb      	strb	r3, [r7, #7]
	while( !LL_USART_IsActiveFlag_TXE(USART1) );
 8000952:	bf00      	nop
 8000954:	4807      	ldr	r0, [pc, #28]	; (8000974 <vPrintChar+0x2c>)
 8000956:	f7ff ff57 	bl	8000808 <LL_USART_IsActiveFlag_TXE>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d0f9      	beq.n	8000954 <vPrintChar+0xc>
	LL_USART_TransmitData8(USART1, (uint8_t)cCharacter);
 8000960:	79fb      	ldrb	r3, [r7, #7]
 8000962:	4619      	mov	r1, r3
 8000964:	4803      	ldr	r0, [pc, #12]	; (8000974 <vPrintChar+0x2c>)
 8000966:	f7ff ff61 	bl	800082c <LL_USART_TransmitData8>
}
 800096a:	bf00      	nop
 800096c:	3708      	adds	r7, #8
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	40013800 	.word	0x40013800

08000978 <vPrintString>:

void vPrintString(const char* pcString)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b082      	sub	sp, #8
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
	while( *pcString != '\0' ){
 8000980:	e007      	b.n	8000992 <vPrintString+0x1a>
		vPrintChar(*pcString);
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	781b      	ldrb	r3, [r3, #0]
 8000986:	4618      	mov	r0, r3
 8000988:	f7ff ffde 	bl	8000948 <vPrintChar>
		pcString++;
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	3301      	adds	r3, #1
 8000990:	607b      	str	r3, [r7, #4]
	while( *pcString != '\0' ){
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	781b      	ldrb	r3, [r3, #0]
 8000996:	2b00      	cmp	r3, #0
 8000998:	d1f3      	bne.n	8000982 <vPrintString+0xa>
	}
}
 800099a:	bf00      	nop
 800099c:	bf00      	nop
 800099e:	3708      	adds	r7, #8
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}

080009a4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80009a4:	f7ff fe80 	bl	80006a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009a8:	480b      	ldr	r0, [pc, #44]	; (80009d8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80009aa:	490c      	ldr	r1, [pc, #48]	; (80009dc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80009ac:	4a0c      	ldr	r2, [pc, #48]	; (80009e0 <LoopFillZerobss+0x16>)
  movs r3, #0
 80009ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009b0:	e002      	b.n	80009b8 <LoopCopyDataInit>

080009b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009b6:	3304      	adds	r3, #4

080009b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009bc:	d3f9      	bcc.n	80009b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009be:	4a09      	ldr	r2, [pc, #36]	; (80009e4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80009c0:	4c09      	ldr	r4, [pc, #36]	; (80009e8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80009c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009c4:	e001      	b.n	80009ca <LoopFillZerobss>

080009c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009c8:	3204      	adds	r2, #4

080009ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009cc:	d3fb      	bcc.n	80009c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009ce:	f001 fd0b 	bl	80023e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009d2:	f7ff fc27 	bl	8000224 <main>
  bx lr
 80009d6:	4770      	bx	lr
  ldr r0, =_sdata
 80009d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009dc:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80009e0:	080026a4 	.word	0x080026a4
  ldr r2, =_sbss
 80009e4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80009e8:	200006e8 	.word	0x200006e8

080009ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009ec:	e7fe      	b.n	80009ec <ADC1_2_IRQHandler>
	...

080009f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009f4:	4b08      	ldr	r3, [pc, #32]	; (8000a18 <HAL_Init+0x28>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	4a07      	ldr	r2, [pc, #28]	; (8000a18 <HAL_Init+0x28>)
 80009fa:	f043 0310 	orr.w	r3, r3, #16
 80009fe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a00:	2003      	movs	r0, #3
 8000a02:	f000 f907 	bl	8000c14 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a06:	200f      	movs	r0, #15
 8000a08:	f000 f808 	bl	8000a1c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a0c:	f7ff fd86 	bl	800051c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a10:	2300      	movs	r3, #0
}
 8000a12:	4618      	mov	r0, r3
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	40022000 	.word	0x40022000

08000a1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b082      	sub	sp, #8
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a24:	4b12      	ldr	r3, [pc, #72]	; (8000a70 <HAL_InitTick+0x54>)
 8000a26:	681a      	ldr	r2, [r3, #0]
 8000a28:	4b12      	ldr	r3, [pc, #72]	; (8000a74 <HAL_InitTick+0x58>)
 8000a2a:	781b      	ldrb	r3, [r3, #0]
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a32:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a36:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	f000 f911 	bl	8000c62 <HAL_SYSTICK_Config>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d001      	beq.n	8000a4a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a46:	2301      	movs	r3, #1
 8000a48:	e00e      	b.n	8000a68 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	2b0f      	cmp	r3, #15
 8000a4e:	d80a      	bhi.n	8000a66 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a50:	2200      	movs	r2, #0
 8000a52:	6879      	ldr	r1, [r7, #4]
 8000a54:	f04f 30ff 	mov.w	r0, #4294967295
 8000a58:	f000 f8e7 	bl	8000c2a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a5c:	4a06      	ldr	r2, [pc, #24]	; (8000a78 <HAL_InitTick+0x5c>)
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a62:	2300      	movs	r3, #0
 8000a64:	e000      	b.n	8000a68 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a66:	2301      	movs	r3, #1
}
 8000a68:	4618      	mov	r0, r3
 8000a6a:	3708      	adds	r7, #8
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	20000000 	.word	0x20000000
 8000a74:	20000008 	.word	0x20000008
 8000a78:	20000004 	.word	0x20000004

08000a7c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a80:	4b05      	ldr	r3, [pc, #20]	; (8000a98 <HAL_IncTick+0x1c>)
 8000a82:	781b      	ldrb	r3, [r3, #0]
 8000a84:	461a      	mov	r2, r3
 8000a86:	4b05      	ldr	r3, [pc, #20]	; (8000a9c <HAL_IncTick+0x20>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	4413      	add	r3, r2
 8000a8c:	4a03      	ldr	r2, [pc, #12]	; (8000a9c <HAL_IncTick+0x20>)
 8000a8e:	6013      	str	r3, [r2, #0]
}
 8000a90:	bf00      	nop
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bc80      	pop	{r7}
 8000a96:	4770      	bx	lr
 8000a98:	20000008 	.word	0x20000008
 8000a9c:	20000090 	.word	0x20000090

08000aa0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
  return uwTick;
 8000aa4:	4b02      	ldr	r3, [pc, #8]	; (8000ab0 <HAL_GetTick+0x10>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
}
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bc80      	pop	{r7}
 8000aae:	4770      	bx	lr
 8000ab0:	20000090 	.word	0x20000090

08000ab4 <__NVIC_SetPriorityGrouping>:
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	b085      	sub	sp, #20
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	f003 0307 	and.w	r3, r3, #7
 8000ac2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ac4:	4b0c      	ldr	r3, [pc, #48]	; (8000af8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ac6:	68db      	ldr	r3, [r3, #12]
 8000ac8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000aca:	68ba      	ldr	r2, [r7, #8]
 8000acc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ad0:	4013      	ands	r3, r2
 8000ad2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ad8:	68bb      	ldr	r3, [r7, #8]
 8000ada:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000adc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ae0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ae4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ae6:	4a04      	ldr	r2, [pc, #16]	; (8000af8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ae8:	68bb      	ldr	r3, [r7, #8]
 8000aea:	60d3      	str	r3, [r2, #12]
}
 8000aec:	bf00      	nop
 8000aee:	3714      	adds	r7, #20
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bc80      	pop	{r7}
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop
 8000af8:	e000ed00 	.word	0xe000ed00

08000afc <__NVIC_GetPriorityGrouping>:
{
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b00:	4b04      	ldr	r3, [pc, #16]	; (8000b14 <__NVIC_GetPriorityGrouping+0x18>)
 8000b02:	68db      	ldr	r3, [r3, #12]
 8000b04:	0a1b      	lsrs	r3, r3, #8
 8000b06:	f003 0307 	and.w	r3, r3, #7
}
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bc80      	pop	{r7}
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop
 8000b14:	e000ed00 	.word	0xe000ed00

08000b18 <__NVIC_SetPriority>:
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b083      	sub	sp, #12
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	4603      	mov	r3, r0
 8000b20:	6039      	str	r1, [r7, #0]
 8000b22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	db0a      	blt.n	8000b42 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b2c:	683b      	ldr	r3, [r7, #0]
 8000b2e:	b2da      	uxtb	r2, r3
 8000b30:	490c      	ldr	r1, [pc, #48]	; (8000b64 <__NVIC_SetPriority+0x4c>)
 8000b32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b36:	0112      	lsls	r2, r2, #4
 8000b38:	b2d2      	uxtb	r2, r2
 8000b3a:	440b      	add	r3, r1
 8000b3c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000b40:	e00a      	b.n	8000b58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	b2da      	uxtb	r2, r3
 8000b46:	4908      	ldr	r1, [pc, #32]	; (8000b68 <__NVIC_SetPriority+0x50>)
 8000b48:	79fb      	ldrb	r3, [r7, #7]
 8000b4a:	f003 030f 	and.w	r3, r3, #15
 8000b4e:	3b04      	subs	r3, #4
 8000b50:	0112      	lsls	r2, r2, #4
 8000b52:	b2d2      	uxtb	r2, r2
 8000b54:	440b      	add	r3, r1
 8000b56:	761a      	strb	r2, [r3, #24]
}
 8000b58:	bf00      	nop
 8000b5a:	370c      	adds	r7, #12
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bc80      	pop	{r7}
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop
 8000b64:	e000e100 	.word	0xe000e100
 8000b68:	e000ed00 	.word	0xe000ed00

08000b6c <NVIC_EncodePriority>:
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	b089      	sub	sp, #36	; 0x24
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	60f8      	str	r0, [r7, #12]
 8000b74:	60b9      	str	r1, [r7, #8]
 8000b76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	f003 0307 	and.w	r3, r3, #7
 8000b7e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b80:	69fb      	ldr	r3, [r7, #28]
 8000b82:	f1c3 0307 	rsb	r3, r3, #7
 8000b86:	2b04      	cmp	r3, #4
 8000b88:	bf28      	it	cs
 8000b8a:	2304      	movcs	r3, #4
 8000b8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b8e:	69fb      	ldr	r3, [r7, #28]
 8000b90:	3304      	adds	r3, #4
 8000b92:	2b06      	cmp	r3, #6
 8000b94:	d902      	bls.n	8000b9c <NVIC_EncodePriority+0x30>
 8000b96:	69fb      	ldr	r3, [r7, #28]
 8000b98:	3b03      	subs	r3, #3
 8000b9a:	e000      	b.n	8000b9e <NVIC_EncodePriority+0x32>
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ba0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ba4:	69bb      	ldr	r3, [r7, #24]
 8000ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8000baa:	43da      	mvns	r2, r3
 8000bac:	68bb      	ldr	r3, [r7, #8]
 8000bae:	401a      	ands	r2, r3
 8000bb0:	697b      	ldr	r3, [r7, #20]
 8000bb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bb4:	f04f 31ff 	mov.w	r1, #4294967295
 8000bb8:	697b      	ldr	r3, [r7, #20]
 8000bba:	fa01 f303 	lsl.w	r3, r1, r3
 8000bbe:	43d9      	mvns	r1, r3
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bc4:	4313      	orrs	r3, r2
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	3724      	adds	r7, #36	; 0x24
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bc80      	pop	{r7}
 8000bce:	4770      	bx	lr

08000bd0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	3b01      	subs	r3, #1
 8000bdc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000be0:	d301      	bcc.n	8000be6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000be2:	2301      	movs	r3, #1
 8000be4:	e00f      	b.n	8000c06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000be6:	4a0a      	ldr	r2, [pc, #40]	; (8000c10 <SysTick_Config+0x40>)
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	3b01      	subs	r3, #1
 8000bec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bee:	210f      	movs	r1, #15
 8000bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf4:	f7ff ff90 	bl	8000b18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bf8:	4b05      	ldr	r3, [pc, #20]	; (8000c10 <SysTick_Config+0x40>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bfe:	4b04      	ldr	r3, [pc, #16]	; (8000c10 <SysTick_Config+0x40>)
 8000c00:	2207      	movs	r2, #7
 8000c02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c04:	2300      	movs	r3, #0
}
 8000c06:	4618      	mov	r0, r3
 8000c08:	3708      	adds	r7, #8
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	e000e010 	.word	0xe000e010

08000c14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c1c:	6878      	ldr	r0, [r7, #4]
 8000c1e:	f7ff ff49 	bl	8000ab4 <__NVIC_SetPriorityGrouping>
}
 8000c22:	bf00      	nop
 8000c24:	3708      	adds	r7, #8
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}

08000c2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c2a:	b580      	push	{r7, lr}
 8000c2c:	b086      	sub	sp, #24
 8000c2e:	af00      	add	r7, sp, #0
 8000c30:	4603      	mov	r3, r0
 8000c32:	60b9      	str	r1, [r7, #8]
 8000c34:	607a      	str	r2, [r7, #4]
 8000c36:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c3c:	f7ff ff5e 	bl	8000afc <__NVIC_GetPriorityGrouping>
 8000c40:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c42:	687a      	ldr	r2, [r7, #4]
 8000c44:	68b9      	ldr	r1, [r7, #8]
 8000c46:	6978      	ldr	r0, [r7, #20]
 8000c48:	f7ff ff90 	bl	8000b6c <NVIC_EncodePriority>
 8000c4c:	4602      	mov	r2, r0
 8000c4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c52:	4611      	mov	r1, r2
 8000c54:	4618      	mov	r0, r3
 8000c56:	f7ff ff5f 	bl	8000b18 <__NVIC_SetPriority>
}
 8000c5a:	bf00      	nop
 8000c5c:	3718      	adds	r7, #24
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}

08000c62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c62:	b580      	push	{r7, lr}
 8000c64:	b082      	sub	sp, #8
 8000c66:	af00      	add	r7, sp, #0
 8000c68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c6a:	6878      	ldr	r0, [r7, #4]
 8000c6c:	f7ff ffb0 	bl	8000bd0 <SysTick_Config>
 8000c70:	4603      	mov	r3, r0
}
 8000c72:	4618      	mov	r0, r3
 8000c74:	3708      	adds	r7, #8
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
	...

08000c7c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	b08b      	sub	sp, #44	; 0x2c
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
 8000c84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c86:	2300      	movs	r3, #0
 8000c88:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c8e:	e169      	b.n	8000f64 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000c90:	2201      	movs	r2, #1
 8000c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c94:	fa02 f303 	lsl.w	r3, r2, r3
 8000c98:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	69fa      	ldr	r2, [r7, #28]
 8000ca0:	4013      	ands	r3, r2
 8000ca2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000ca4:	69ba      	ldr	r2, [r7, #24]
 8000ca6:	69fb      	ldr	r3, [r7, #28]
 8000ca8:	429a      	cmp	r2, r3
 8000caa:	f040 8158 	bne.w	8000f5e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	685b      	ldr	r3, [r3, #4]
 8000cb2:	4a9a      	ldr	r2, [pc, #616]	; (8000f1c <HAL_GPIO_Init+0x2a0>)
 8000cb4:	4293      	cmp	r3, r2
 8000cb6:	d05e      	beq.n	8000d76 <HAL_GPIO_Init+0xfa>
 8000cb8:	4a98      	ldr	r2, [pc, #608]	; (8000f1c <HAL_GPIO_Init+0x2a0>)
 8000cba:	4293      	cmp	r3, r2
 8000cbc:	d875      	bhi.n	8000daa <HAL_GPIO_Init+0x12e>
 8000cbe:	4a98      	ldr	r2, [pc, #608]	; (8000f20 <HAL_GPIO_Init+0x2a4>)
 8000cc0:	4293      	cmp	r3, r2
 8000cc2:	d058      	beq.n	8000d76 <HAL_GPIO_Init+0xfa>
 8000cc4:	4a96      	ldr	r2, [pc, #600]	; (8000f20 <HAL_GPIO_Init+0x2a4>)
 8000cc6:	4293      	cmp	r3, r2
 8000cc8:	d86f      	bhi.n	8000daa <HAL_GPIO_Init+0x12e>
 8000cca:	4a96      	ldr	r2, [pc, #600]	; (8000f24 <HAL_GPIO_Init+0x2a8>)
 8000ccc:	4293      	cmp	r3, r2
 8000cce:	d052      	beq.n	8000d76 <HAL_GPIO_Init+0xfa>
 8000cd0:	4a94      	ldr	r2, [pc, #592]	; (8000f24 <HAL_GPIO_Init+0x2a8>)
 8000cd2:	4293      	cmp	r3, r2
 8000cd4:	d869      	bhi.n	8000daa <HAL_GPIO_Init+0x12e>
 8000cd6:	4a94      	ldr	r2, [pc, #592]	; (8000f28 <HAL_GPIO_Init+0x2ac>)
 8000cd8:	4293      	cmp	r3, r2
 8000cda:	d04c      	beq.n	8000d76 <HAL_GPIO_Init+0xfa>
 8000cdc:	4a92      	ldr	r2, [pc, #584]	; (8000f28 <HAL_GPIO_Init+0x2ac>)
 8000cde:	4293      	cmp	r3, r2
 8000ce0:	d863      	bhi.n	8000daa <HAL_GPIO_Init+0x12e>
 8000ce2:	4a92      	ldr	r2, [pc, #584]	; (8000f2c <HAL_GPIO_Init+0x2b0>)
 8000ce4:	4293      	cmp	r3, r2
 8000ce6:	d046      	beq.n	8000d76 <HAL_GPIO_Init+0xfa>
 8000ce8:	4a90      	ldr	r2, [pc, #576]	; (8000f2c <HAL_GPIO_Init+0x2b0>)
 8000cea:	4293      	cmp	r3, r2
 8000cec:	d85d      	bhi.n	8000daa <HAL_GPIO_Init+0x12e>
 8000cee:	2b12      	cmp	r3, #18
 8000cf0:	d82a      	bhi.n	8000d48 <HAL_GPIO_Init+0xcc>
 8000cf2:	2b12      	cmp	r3, #18
 8000cf4:	d859      	bhi.n	8000daa <HAL_GPIO_Init+0x12e>
 8000cf6:	a201      	add	r2, pc, #4	; (adr r2, 8000cfc <HAL_GPIO_Init+0x80>)
 8000cf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cfc:	08000d77 	.word	0x08000d77
 8000d00:	08000d51 	.word	0x08000d51
 8000d04:	08000d63 	.word	0x08000d63
 8000d08:	08000da5 	.word	0x08000da5
 8000d0c:	08000dab 	.word	0x08000dab
 8000d10:	08000dab 	.word	0x08000dab
 8000d14:	08000dab 	.word	0x08000dab
 8000d18:	08000dab 	.word	0x08000dab
 8000d1c:	08000dab 	.word	0x08000dab
 8000d20:	08000dab 	.word	0x08000dab
 8000d24:	08000dab 	.word	0x08000dab
 8000d28:	08000dab 	.word	0x08000dab
 8000d2c:	08000dab 	.word	0x08000dab
 8000d30:	08000dab 	.word	0x08000dab
 8000d34:	08000dab 	.word	0x08000dab
 8000d38:	08000dab 	.word	0x08000dab
 8000d3c:	08000dab 	.word	0x08000dab
 8000d40:	08000d59 	.word	0x08000d59
 8000d44:	08000d6d 	.word	0x08000d6d
 8000d48:	4a79      	ldr	r2, [pc, #484]	; (8000f30 <HAL_GPIO_Init+0x2b4>)
 8000d4a:	4293      	cmp	r3, r2
 8000d4c:	d013      	beq.n	8000d76 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000d4e:	e02c      	b.n	8000daa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000d50:	683b      	ldr	r3, [r7, #0]
 8000d52:	68db      	ldr	r3, [r3, #12]
 8000d54:	623b      	str	r3, [r7, #32]
          break;
 8000d56:	e029      	b.n	8000dac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000d58:	683b      	ldr	r3, [r7, #0]
 8000d5a:	68db      	ldr	r3, [r3, #12]
 8000d5c:	3304      	adds	r3, #4
 8000d5e:	623b      	str	r3, [r7, #32]
          break;
 8000d60:	e024      	b.n	8000dac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	68db      	ldr	r3, [r3, #12]
 8000d66:	3308      	adds	r3, #8
 8000d68:	623b      	str	r3, [r7, #32]
          break;
 8000d6a:	e01f      	b.n	8000dac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	68db      	ldr	r3, [r3, #12]
 8000d70:	330c      	adds	r3, #12
 8000d72:	623b      	str	r3, [r7, #32]
          break;
 8000d74:	e01a      	b.n	8000dac <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	689b      	ldr	r3, [r3, #8]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d102      	bne.n	8000d84 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000d7e:	2304      	movs	r3, #4
 8000d80:	623b      	str	r3, [r7, #32]
          break;
 8000d82:	e013      	b.n	8000dac <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	689b      	ldr	r3, [r3, #8]
 8000d88:	2b01      	cmp	r3, #1
 8000d8a:	d105      	bne.n	8000d98 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d8c:	2308      	movs	r3, #8
 8000d8e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	69fa      	ldr	r2, [r7, #28]
 8000d94:	611a      	str	r2, [r3, #16]
          break;
 8000d96:	e009      	b.n	8000dac <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d98:	2308      	movs	r3, #8
 8000d9a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	69fa      	ldr	r2, [r7, #28]
 8000da0:	615a      	str	r2, [r3, #20]
          break;
 8000da2:	e003      	b.n	8000dac <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000da4:	2300      	movs	r3, #0
 8000da6:	623b      	str	r3, [r7, #32]
          break;
 8000da8:	e000      	b.n	8000dac <HAL_GPIO_Init+0x130>
          break;
 8000daa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000dac:	69bb      	ldr	r3, [r7, #24]
 8000dae:	2bff      	cmp	r3, #255	; 0xff
 8000db0:	d801      	bhi.n	8000db6 <HAL_GPIO_Init+0x13a>
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	e001      	b.n	8000dba <HAL_GPIO_Init+0x13e>
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	3304      	adds	r3, #4
 8000dba:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000dbc:	69bb      	ldr	r3, [r7, #24]
 8000dbe:	2bff      	cmp	r3, #255	; 0xff
 8000dc0:	d802      	bhi.n	8000dc8 <HAL_GPIO_Init+0x14c>
 8000dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dc4:	009b      	lsls	r3, r3, #2
 8000dc6:	e002      	b.n	8000dce <HAL_GPIO_Init+0x152>
 8000dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dca:	3b08      	subs	r3, #8
 8000dcc:	009b      	lsls	r3, r3, #2
 8000dce:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000dd0:	697b      	ldr	r3, [r7, #20]
 8000dd2:	681a      	ldr	r2, [r3, #0]
 8000dd4:	210f      	movs	r1, #15
 8000dd6:	693b      	ldr	r3, [r7, #16]
 8000dd8:	fa01 f303 	lsl.w	r3, r1, r3
 8000ddc:	43db      	mvns	r3, r3
 8000dde:	401a      	ands	r2, r3
 8000de0:	6a39      	ldr	r1, [r7, #32]
 8000de2:	693b      	ldr	r3, [r7, #16]
 8000de4:	fa01 f303 	lsl.w	r3, r1, r3
 8000de8:	431a      	orrs	r2, r3
 8000dea:	697b      	ldr	r3, [r7, #20]
 8000dec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	685b      	ldr	r3, [r3, #4]
 8000df2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	f000 80b1 	beq.w	8000f5e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000dfc:	4b4d      	ldr	r3, [pc, #308]	; (8000f34 <HAL_GPIO_Init+0x2b8>)
 8000dfe:	699b      	ldr	r3, [r3, #24]
 8000e00:	4a4c      	ldr	r2, [pc, #304]	; (8000f34 <HAL_GPIO_Init+0x2b8>)
 8000e02:	f043 0301 	orr.w	r3, r3, #1
 8000e06:	6193      	str	r3, [r2, #24]
 8000e08:	4b4a      	ldr	r3, [pc, #296]	; (8000f34 <HAL_GPIO_Init+0x2b8>)
 8000e0a:	699b      	ldr	r3, [r3, #24]
 8000e0c:	f003 0301 	and.w	r3, r3, #1
 8000e10:	60bb      	str	r3, [r7, #8]
 8000e12:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000e14:	4a48      	ldr	r2, [pc, #288]	; (8000f38 <HAL_GPIO_Init+0x2bc>)
 8000e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e18:	089b      	lsrs	r3, r3, #2
 8000e1a:	3302      	adds	r3, #2
 8000e1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e20:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e24:	f003 0303 	and.w	r3, r3, #3
 8000e28:	009b      	lsls	r3, r3, #2
 8000e2a:	220f      	movs	r2, #15
 8000e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e30:	43db      	mvns	r3, r3
 8000e32:	68fa      	ldr	r2, [r7, #12]
 8000e34:	4013      	ands	r3, r2
 8000e36:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	4a40      	ldr	r2, [pc, #256]	; (8000f3c <HAL_GPIO_Init+0x2c0>)
 8000e3c:	4293      	cmp	r3, r2
 8000e3e:	d013      	beq.n	8000e68 <HAL_GPIO_Init+0x1ec>
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	4a3f      	ldr	r2, [pc, #252]	; (8000f40 <HAL_GPIO_Init+0x2c4>)
 8000e44:	4293      	cmp	r3, r2
 8000e46:	d00d      	beq.n	8000e64 <HAL_GPIO_Init+0x1e8>
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	4a3e      	ldr	r2, [pc, #248]	; (8000f44 <HAL_GPIO_Init+0x2c8>)
 8000e4c:	4293      	cmp	r3, r2
 8000e4e:	d007      	beq.n	8000e60 <HAL_GPIO_Init+0x1e4>
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	4a3d      	ldr	r2, [pc, #244]	; (8000f48 <HAL_GPIO_Init+0x2cc>)
 8000e54:	4293      	cmp	r3, r2
 8000e56:	d101      	bne.n	8000e5c <HAL_GPIO_Init+0x1e0>
 8000e58:	2303      	movs	r3, #3
 8000e5a:	e006      	b.n	8000e6a <HAL_GPIO_Init+0x1ee>
 8000e5c:	2304      	movs	r3, #4
 8000e5e:	e004      	b.n	8000e6a <HAL_GPIO_Init+0x1ee>
 8000e60:	2302      	movs	r3, #2
 8000e62:	e002      	b.n	8000e6a <HAL_GPIO_Init+0x1ee>
 8000e64:	2301      	movs	r3, #1
 8000e66:	e000      	b.n	8000e6a <HAL_GPIO_Init+0x1ee>
 8000e68:	2300      	movs	r3, #0
 8000e6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000e6c:	f002 0203 	and.w	r2, r2, #3
 8000e70:	0092      	lsls	r2, r2, #2
 8000e72:	4093      	lsls	r3, r2
 8000e74:	68fa      	ldr	r2, [r7, #12]
 8000e76:	4313      	orrs	r3, r2
 8000e78:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000e7a:	492f      	ldr	r1, [pc, #188]	; (8000f38 <HAL_GPIO_Init+0x2bc>)
 8000e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e7e:	089b      	lsrs	r3, r3, #2
 8000e80:	3302      	adds	r3, #2
 8000e82:	68fa      	ldr	r2, [r7, #12]
 8000e84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d006      	beq.n	8000ea2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000e94:	4b2d      	ldr	r3, [pc, #180]	; (8000f4c <HAL_GPIO_Init+0x2d0>)
 8000e96:	689a      	ldr	r2, [r3, #8]
 8000e98:	492c      	ldr	r1, [pc, #176]	; (8000f4c <HAL_GPIO_Init+0x2d0>)
 8000e9a:	69bb      	ldr	r3, [r7, #24]
 8000e9c:	4313      	orrs	r3, r2
 8000e9e:	608b      	str	r3, [r1, #8]
 8000ea0:	e006      	b.n	8000eb0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000ea2:	4b2a      	ldr	r3, [pc, #168]	; (8000f4c <HAL_GPIO_Init+0x2d0>)
 8000ea4:	689a      	ldr	r2, [r3, #8]
 8000ea6:	69bb      	ldr	r3, [r7, #24]
 8000ea8:	43db      	mvns	r3, r3
 8000eaa:	4928      	ldr	r1, [pc, #160]	; (8000f4c <HAL_GPIO_Init+0x2d0>)
 8000eac:	4013      	ands	r3, r2
 8000eae:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	685b      	ldr	r3, [r3, #4]
 8000eb4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d006      	beq.n	8000eca <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ebc:	4b23      	ldr	r3, [pc, #140]	; (8000f4c <HAL_GPIO_Init+0x2d0>)
 8000ebe:	68da      	ldr	r2, [r3, #12]
 8000ec0:	4922      	ldr	r1, [pc, #136]	; (8000f4c <HAL_GPIO_Init+0x2d0>)
 8000ec2:	69bb      	ldr	r3, [r7, #24]
 8000ec4:	4313      	orrs	r3, r2
 8000ec6:	60cb      	str	r3, [r1, #12]
 8000ec8:	e006      	b.n	8000ed8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000eca:	4b20      	ldr	r3, [pc, #128]	; (8000f4c <HAL_GPIO_Init+0x2d0>)
 8000ecc:	68da      	ldr	r2, [r3, #12]
 8000ece:	69bb      	ldr	r3, [r7, #24]
 8000ed0:	43db      	mvns	r3, r3
 8000ed2:	491e      	ldr	r1, [pc, #120]	; (8000f4c <HAL_GPIO_Init+0x2d0>)
 8000ed4:	4013      	ands	r3, r2
 8000ed6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ed8:	683b      	ldr	r3, [r7, #0]
 8000eda:	685b      	ldr	r3, [r3, #4]
 8000edc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d006      	beq.n	8000ef2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000ee4:	4b19      	ldr	r3, [pc, #100]	; (8000f4c <HAL_GPIO_Init+0x2d0>)
 8000ee6:	685a      	ldr	r2, [r3, #4]
 8000ee8:	4918      	ldr	r1, [pc, #96]	; (8000f4c <HAL_GPIO_Init+0x2d0>)
 8000eea:	69bb      	ldr	r3, [r7, #24]
 8000eec:	4313      	orrs	r3, r2
 8000eee:	604b      	str	r3, [r1, #4]
 8000ef0:	e006      	b.n	8000f00 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000ef2:	4b16      	ldr	r3, [pc, #88]	; (8000f4c <HAL_GPIO_Init+0x2d0>)
 8000ef4:	685a      	ldr	r2, [r3, #4]
 8000ef6:	69bb      	ldr	r3, [r7, #24]
 8000ef8:	43db      	mvns	r3, r3
 8000efa:	4914      	ldr	r1, [pc, #80]	; (8000f4c <HAL_GPIO_Init+0x2d0>)
 8000efc:	4013      	ands	r3, r2
 8000efe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	685b      	ldr	r3, [r3, #4]
 8000f04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d021      	beq.n	8000f50 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000f0c:	4b0f      	ldr	r3, [pc, #60]	; (8000f4c <HAL_GPIO_Init+0x2d0>)
 8000f0e:	681a      	ldr	r2, [r3, #0]
 8000f10:	490e      	ldr	r1, [pc, #56]	; (8000f4c <HAL_GPIO_Init+0x2d0>)
 8000f12:	69bb      	ldr	r3, [r7, #24]
 8000f14:	4313      	orrs	r3, r2
 8000f16:	600b      	str	r3, [r1, #0]
 8000f18:	e021      	b.n	8000f5e <HAL_GPIO_Init+0x2e2>
 8000f1a:	bf00      	nop
 8000f1c:	10320000 	.word	0x10320000
 8000f20:	10310000 	.word	0x10310000
 8000f24:	10220000 	.word	0x10220000
 8000f28:	10210000 	.word	0x10210000
 8000f2c:	10120000 	.word	0x10120000
 8000f30:	10110000 	.word	0x10110000
 8000f34:	40021000 	.word	0x40021000
 8000f38:	40010000 	.word	0x40010000
 8000f3c:	40010800 	.word	0x40010800
 8000f40:	40010c00 	.word	0x40010c00
 8000f44:	40011000 	.word	0x40011000
 8000f48:	40011400 	.word	0x40011400
 8000f4c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000f50:	4b0b      	ldr	r3, [pc, #44]	; (8000f80 <HAL_GPIO_Init+0x304>)
 8000f52:	681a      	ldr	r2, [r3, #0]
 8000f54:	69bb      	ldr	r3, [r7, #24]
 8000f56:	43db      	mvns	r3, r3
 8000f58:	4909      	ldr	r1, [pc, #36]	; (8000f80 <HAL_GPIO_Init+0x304>)
 8000f5a:	4013      	ands	r3, r2
 8000f5c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f60:	3301      	adds	r3, #1
 8000f62:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	681a      	ldr	r2, [r3, #0]
 8000f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f6a:	fa22 f303 	lsr.w	r3, r2, r3
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	f47f ae8e 	bne.w	8000c90 <HAL_GPIO_Init+0x14>
  }
}
 8000f74:	bf00      	nop
 8000f76:	bf00      	nop
 8000f78:	372c      	adds	r7, #44	; 0x2c
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bc80      	pop	{r7}
 8000f7e:	4770      	bx	lr
 8000f80:	40010400 	.word	0x40010400

08000f84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	460b      	mov	r3, r1
 8000f8e:	807b      	strh	r3, [r7, #2]
 8000f90:	4613      	mov	r3, r2
 8000f92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f94:	787b      	ldrb	r3, [r7, #1]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d003      	beq.n	8000fa2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000f9a:	887a      	ldrh	r2, [r7, #2]
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000fa0:	e003      	b.n	8000faa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000fa2:	887b      	ldrh	r3, [r7, #2]
 8000fa4:	041a      	lsls	r2, r3, #16
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	611a      	str	r2, [r3, #16]
}
 8000faa:	bf00      	nop
 8000fac:	370c      	adds	r7, #12
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bc80      	pop	{r7}
 8000fb2:	4770      	bx	lr

08000fb4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b085      	sub	sp, #20
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
 8000fbc:	460b      	mov	r3, r1
 8000fbe:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	68db      	ldr	r3, [r3, #12]
 8000fc4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000fc6:	887a      	ldrh	r2, [r7, #2]
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	4013      	ands	r3, r2
 8000fcc:	041a      	lsls	r2, r3, #16
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	43d9      	mvns	r1, r3
 8000fd2:	887b      	ldrh	r3, [r7, #2]
 8000fd4:	400b      	ands	r3, r1
 8000fd6:	431a      	orrs	r2, r3
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	611a      	str	r2, [r3, #16]
}
 8000fdc:	bf00      	nop
 8000fde:	3714      	adds	r7, #20
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bc80      	pop	{r7}
 8000fe4:	4770      	bx	lr
	...

08000fe8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d101      	bne.n	8000ffa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	e272      	b.n	80014e0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	f003 0301 	and.w	r3, r3, #1
 8001002:	2b00      	cmp	r3, #0
 8001004:	f000 8087 	beq.w	8001116 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001008:	4b92      	ldr	r3, [pc, #584]	; (8001254 <HAL_RCC_OscConfig+0x26c>)
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	f003 030c 	and.w	r3, r3, #12
 8001010:	2b04      	cmp	r3, #4
 8001012:	d00c      	beq.n	800102e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001014:	4b8f      	ldr	r3, [pc, #572]	; (8001254 <HAL_RCC_OscConfig+0x26c>)
 8001016:	685b      	ldr	r3, [r3, #4]
 8001018:	f003 030c 	and.w	r3, r3, #12
 800101c:	2b08      	cmp	r3, #8
 800101e:	d112      	bne.n	8001046 <HAL_RCC_OscConfig+0x5e>
 8001020:	4b8c      	ldr	r3, [pc, #560]	; (8001254 <HAL_RCC_OscConfig+0x26c>)
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001028:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800102c:	d10b      	bne.n	8001046 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800102e:	4b89      	ldr	r3, [pc, #548]	; (8001254 <HAL_RCC_OscConfig+0x26c>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001036:	2b00      	cmp	r3, #0
 8001038:	d06c      	beq.n	8001114 <HAL_RCC_OscConfig+0x12c>
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d168      	bne.n	8001114 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001042:	2301      	movs	r3, #1
 8001044:	e24c      	b.n	80014e0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800104e:	d106      	bne.n	800105e <HAL_RCC_OscConfig+0x76>
 8001050:	4b80      	ldr	r3, [pc, #512]	; (8001254 <HAL_RCC_OscConfig+0x26c>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	4a7f      	ldr	r2, [pc, #508]	; (8001254 <HAL_RCC_OscConfig+0x26c>)
 8001056:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800105a:	6013      	str	r3, [r2, #0]
 800105c:	e02e      	b.n	80010bc <HAL_RCC_OscConfig+0xd4>
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d10c      	bne.n	8001080 <HAL_RCC_OscConfig+0x98>
 8001066:	4b7b      	ldr	r3, [pc, #492]	; (8001254 <HAL_RCC_OscConfig+0x26c>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	4a7a      	ldr	r2, [pc, #488]	; (8001254 <HAL_RCC_OscConfig+0x26c>)
 800106c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001070:	6013      	str	r3, [r2, #0]
 8001072:	4b78      	ldr	r3, [pc, #480]	; (8001254 <HAL_RCC_OscConfig+0x26c>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	4a77      	ldr	r2, [pc, #476]	; (8001254 <HAL_RCC_OscConfig+0x26c>)
 8001078:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800107c:	6013      	str	r3, [r2, #0]
 800107e:	e01d      	b.n	80010bc <HAL_RCC_OscConfig+0xd4>
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	685b      	ldr	r3, [r3, #4]
 8001084:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001088:	d10c      	bne.n	80010a4 <HAL_RCC_OscConfig+0xbc>
 800108a:	4b72      	ldr	r3, [pc, #456]	; (8001254 <HAL_RCC_OscConfig+0x26c>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4a71      	ldr	r2, [pc, #452]	; (8001254 <HAL_RCC_OscConfig+0x26c>)
 8001090:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001094:	6013      	str	r3, [r2, #0]
 8001096:	4b6f      	ldr	r3, [pc, #444]	; (8001254 <HAL_RCC_OscConfig+0x26c>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	4a6e      	ldr	r2, [pc, #440]	; (8001254 <HAL_RCC_OscConfig+0x26c>)
 800109c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010a0:	6013      	str	r3, [r2, #0]
 80010a2:	e00b      	b.n	80010bc <HAL_RCC_OscConfig+0xd4>
 80010a4:	4b6b      	ldr	r3, [pc, #428]	; (8001254 <HAL_RCC_OscConfig+0x26c>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a6a      	ldr	r2, [pc, #424]	; (8001254 <HAL_RCC_OscConfig+0x26c>)
 80010aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80010ae:	6013      	str	r3, [r2, #0]
 80010b0:	4b68      	ldr	r3, [pc, #416]	; (8001254 <HAL_RCC_OscConfig+0x26c>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a67      	ldr	r2, [pc, #412]	; (8001254 <HAL_RCC_OscConfig+0x26c>)
 80010b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010ba:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d013      	beq.n	80010ec <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010c4:	f7ff fcec 	bl	8000aa0 <HAL_GetTick>
 80010c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010ca:	e008      	b.n	80010de <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80010cc:	f7ff fce8 	bl	8000aa0 <HAL_GetTick>
 80010d0:	4602      	mov	r2, r0
 80010d2:	693b      	ldr	r3, [r7, #16]
 80010d4:	1ad3      	subs	r3, r2, r3
 80010d6:	2b64      	cmp	r3, #100	; 0x64
 80010d8:	d901      	bls.n	80010de <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80010da:	2303      	movs	r3, #3
 80010dc:	e200      	b.n	80014e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010de:	4b5d      	ldr	r3, [pc, #372]	; (8001254 <HAL_RCC_OscConfig+0x26c>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d0f0      	beq.n	80010cc <HAL_RCC_OscConfig+0xe4>
 80010ea:	e014      	b.n	8001116 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010ec:	f7ff fcd8 	bl	8000aa0 <HAL_GetTick>
 80010f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010f2:	e008      	b.n	8001106 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80010f4:	f7ff fcd4 	bl	8000aa0 <HAL_GetTick>
 80010f8:	4602      	mov	r2, r0
 80010fa:	693b      	ldr	r3, [r7, #16]
 80010fc:	1ad3      	subs	r3, r2, r3
 80010fe:	2b64      	cmp	r3, #100	; 0x64
 8001100:	d901      	bls.n	8001106 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001102:	2303      	movs	r3, #3
 8001104:	e1ec      	b.n	80014e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001106:	4b53      	ldr	r3, [pc, #332]	; (8001254 <HAL_RCC_OscConfig+0x26c>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800110e:	2b00      	cmp	r3, #0
 8001110:	d1f0      	bne.n	80010f4 <HAL_RCC_OscConfig+0x10c>
 8001112:	e000      	b.n	8001116 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001114:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f003 0302 	and.w	r3, r3, #2
 800111e:	2b00      	cmp	r3, #0
 8001120:	d063      	beq.n	80011ea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001122:	4b4c      	ldr	r3, [pc, #304]	; (8001254 <HAL_RCC_OscConfig+0x26c>)
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	f003 030c 	and.w	r3, r3, #12
 800112a:	2b00      	cmp	r3, #0
 800112c:	d00b      	beq.n	8001146 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800112e:	4b49      	ldr	r3, [pc, #292]	; (8001254 <HAL_RCC_OscConfig+0x26c>)
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	f003 030c 	and.w	r3, r3, #12
 8001136:	2b08      	cmp	r3, #8
 8001138:	d11c      	bne.n	8001174 <HAL_RCC_OscConfig+0x18c>
 800113a:	4b46      	ldr	r3, [pc, #280]	; (8001254 <HAL_RCC_OscConfig+0x26c>)
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001142:	2b00      	cmp	r3, #0
 8001144:	d116      	bne.n	8001174 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001146:	4b43      	ldr	r3, [pc, #268]	; (8001254 <HAL_RCC_OscConfig+0x26c>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f003 0302 	and.w	r3, r3, #2
 800114e:	2b00      	cmp	r3, #0
 8001150:	d005      	beq.n	800115e <HAL_RCC_OscConfig+0x176>
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	691b      	ldr	r3, [r3, #16]
 8001156:	2b01      	cmp	r3, #1
 8001158:	d001      	beq.n	800115e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800115a:	2301      	movs	r3, #1
 800115c:	e1c0      	b.n	80014e0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800115e:	4b3d      	ldr	r3, [pc, #244]	; (8001254 <HAL_RCC_OscConfig+0x26c>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	695b      	ldr	r3, [r3, #20]
 800116a:	00db      	lsls	r3, r3, #3
 800116c:	4939      	ldr	r1, [pc, #228]	; (8001254 <HAL_RCC_OscConfig+0x26c>)
 800116e:	4313      	orrs	r3, r2
 8001170:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001172:	e03a      	b.n	80011ea <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	691b      	ldr	r3, [r3, #16]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d020      	beq.n	80011be <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800117c:	4b36      	ldr	r3, [pc, #216]	; (8001258 <HAL_RCC_OscConfig+0x270>)
 800117e:	2201      	movs	r2, #1
 8001180:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001182:	f7ff fc8d 	bl	8000aa0 <HAL_GetTick>
 8001186:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001188:	e008      	b.n	800119c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800118a:	f7ff fc89 	bl	8000aa0 <HAL_GetTick>
 800118e:	4602      	mov	r2, r0
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	1ad3      	subs	r3, r2, r3
 8001194:	2b02      	cmp	r3, #2
 8001196:	d901      	bls.n	800119c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001198:	2303      	movs	r3, #3
 800119a:	e1a1      	b.n	80014e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800119c:	4b2d      	ldr	r3, [pc, #180]	; (8001254 <HAL_RCC_OscConfig+0x26c>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f003 0302 	and.w	r3, r3, #2
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d0f0      	beq.n	800118a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011a8:	4b2a      	ldr	r3, [pc, #168]	; (8001254 <HAL_RCC_OscConfig+0x26c>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	695b      	ldr	r3, [r3, #20]
 80011b4:	00db      	lsls	r3, r3, #3
 80011b6:	4927      	ldr	r1, [pc, #156]	; (8001254 <HAL_RCC_OscConfig+0x26c>)
 80011b8:	4313      	orrs	r3, r2
 80011ba:	600b      	str	r3, [r1, #0]
 80011bc:	e015      	b.n	80011ea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80011be:	4b26      	ldr	r3, [pc, #152]	; (8001258 <HAL_RCC_OscConfig+0x270>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011c4:	f7ff fc6c 	bl	8000aa0 <HAL_GetTick>
 80011c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011ca:	e008      	b.n	80011de <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011cc:	f7ff fc68 	bl	8000aa0 <HAL_GetTick>
 80011d0:	4602      	mov	r2, r0
 80011d2:	693b      	ldr	r3, [r7, #16]
 80011d4:	1ad3      	subs	r3, r2, r3
 80011d6:	2b02      	cmp	r3, #2
 80011d8:	d901      	bls.n	80011de <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80011da:	2303      	movs	r3, #3
 80011dc:	e180      	b.n	80014e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011de:	4b1d      	ldr	r3, [pc, #116]	; (8001254 <HAL_RCC_OscConfig+0x26c>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f003 0302 	and.w	r3, r3, #2
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d1f0      	bne.n	80011cc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f003 0308 	and.w	r3, r3, #8
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d03a      	beq.n	800126c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	699b      	ldr	r3, [r3, #24]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d019      	beq.n	8001232 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011fe:	4b17      	ldr	r3, [pc, #92]	; (800125c <HAL_RCC_OscConfig+0x274>)
 8001200:	2201      	movs	r2, #1
 8001202:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001204:	f7ff fc4c 	bl	8000aa0 <HAL_GetTick>
 8001208:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800120a:	e008      	b.n	800121e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800120c:	f7ff fc48 	bl	8000aa0 <HAL_GetTick>
 8001210:	4602      	mov	r2, r0
 8001212:	693b      	ldr	r3, [r7, #16]
 8001214:	1ad3      	subs	r3, r2, r3
 8001216:	2b02      	cmp	r3, #2
 8001218:	d901      	bls.n	800121e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800121a:	2303      	movs	r3, #3
 800121c:	e160      	b.n	80014e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800121e:	4b0d      	ldr	r3, [pc, #52]	; (8001254 <HAL_RCC_OscConfig+0x26c>)
 8001220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001222:	f003 0302 	and.w	r3, r3, #2
 8001226:	2b00      	cmp	r3, #0
 8001228:	d0f0      	beq.n	800120c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800122a:	2001      	movs	r0, #1
 800122c:	f000 fa9c 	bl	8001768 <RCC_Delay>
 8001230:	e01c      	b.n	800126c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001232:	4b0a      	ldr	r3, [pc, #40]	; (800125c <HAL_RCC_OscConfig+0x274>)
 8001234:	2200      	movs	r2, #0
 8001236:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001238:	f7ff fc32 	bl	8000aa0 <HAL_GetTick>
 800123c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800123e:	e00f      	b.n	8001260 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001240:	f7ff fc2e 	bl	8000aa0 <HAL_GetTick>
 8001244:	4602      	mov	r2, r0
 8001246:	693b      	ldr	r3, [r7, #16]
 8001248:	1ad3      	subs	r3, r2, r3
 800124a:	2b02      	cmp	r3, #2
 800124c:	d908      	bls.n	8001260 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800124e:	2303      	movs	r3, #3
 8001250:	e146      	b.n	80014e0 <HAL_RCC_OscConfig+0x4f8>
 8001252:	bf00      	nop
 8001254:	40021000 	.word	0x40021000
 8001258:	42420000 	.word	0x42420000
 800125c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001260:	4b92      	ldr	r3, [pc, #584]	; (80014ac <HAL_RCC_OscConfig+0x4c4>)
 8001262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001264:	f003 0302 	and.w	r3, r3, #2
 8001268:	2b00      	cmp	r3, #0
 800126a:	d1e9      	bne.n	8001240 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	f003 0304 	and.w	r3, r3, #4
 8001274:	2b00      	cmp	r3, #0
 8001276:	f000 80a6 	beq.w	80013c6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800127a:	2300      	movs	r3, #0
 800127c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800127e:	4b8b      	ldr	r3, [pc, #556]	; (80014ac <HAL_RCC_OscConfig+0x4c4>)
 8001280:	69db      	ldr	r3, [r3, #28]
 8001282:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001286:	2b00      	cmp	r3, #0
 8001288:	d10d      	bne.n	80012a6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800128a:	4b88      	ldr	r3, [pc, #544]	; (80014ac <HAL_RCC_OscConfig+0x4c4>)
 800128c:	69db      	ldr	r3, [r3, #28]
 800128e:	4a87      	ldr	r2, [pc, #540]	; (80014ac <HAL_RCC_OscConfig+0x4c4>)
 8001290:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001294:	61d3      	str	r3, [r2, #28]
 8001296:	4b85      	ldr	r3, [pc, #532]	; (80014ac <HAL_RCC_OscConfig+0x4c4>)
 8001298:	69db      	ldr	r3, [r3, #28]
 800129a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800129e:	60bb      	str	r3, [r7, #8]
 80012a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80012a2:	2301      	movs	r3, #1
 80012a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012a6:	4b82      	ldr	r3, [pc, #520]	; (80014b0 <HAL_RCC_OscConfig+0x4c8>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d118      	bne.n	80012e4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80012b2:	4b7f      	ldr	r3, [pc, #508]	; (80014b0 <HAL_RCC_OscConfig+0x4c8>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	4a7e      	ldr	r2, [pc, #504]	; (80014b0 <HAL_RCC_OscConfig+0x4c8>)
 80012b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80012be:	f7ff fbef 	bl	8000aa0 <HAL_GetTick>
 80012c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012c4:	e008      	b.n	80012d8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012c6:	f7ff fbeb 	bl	8000aa0 <HAL_GetTick>
 80012ca:	4602      	mov	r2, r0
 80012cc:	693b      	ldr	r3, [r7, #16]
 80012ce:	1ad3      	subs	r3, r2, r3
 80012d0:	2b64      	cmp	r3, #100	; 0x64
 80012d2:	d901      	bls.n	80012d8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80012d4:	2303      	movs	r3, #3
 80012d6:	e103      	b.n	80014e0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012d8:	4b75      	ldr	r3, [pc, #468]	; (80014b0 <HAL_RCC_OscConfig+0x4c8>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d0f0      	beq.n	80012c6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	68db      	ldr	r3, [r3, #12]
 80012e8:	2b01      	cmp	r3, #1
 80012ea:	d106      	bne.n	80012fa <HAL_RCC_OscConfig+0x312>
 80012ec:	4b6f      	ldr	r3, [pc, #444]	; (80014ac <HAL_RCC_OscConfig+0x4c4>)
 80012ee:	6a1b      	ldr	r3, [r3, #32]
 80012f0:	4a6e      	ldr	r2, [pc, #440]	; (80014ac <HAL_RCC_OscConfig+0x4c4>)
 80012f2:	f043 0301 	orr.w	r3, r3, #1
 80012f6:	6213      	str	r3, [r2, #32]
 80012f8:	e02d      	b.n	8001356 <HAL_RCC_OscConfig+0x36e>
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	68db      	ldr	r3, [r3, #12]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d10c      	bne.n	800131c <HAL_RCC_OscConfig+0x334>
 8001302:	4b6a      	ldr	r3, [pc, #424]	; (80014ac <HAL_RCC_OscConfig+0x4c4>)
 8001304:	6a1b      	ldr	r3, [r3, #32]
 8001306:	4a69      	ldr	r2, [pc, #420]	; (80014ac <HAL_RCC_OscConfig+0x4c4>)
 8001308:	f023 0301 	bic.w	r3, r3, #1
 800130c:	6213      	str	r3, [r2, #32]
 800130e:	4b67      	ldr	r3, [pc, #412]	; (80014ac <HAL_RCC_OscConfig+0x4c4>)
 8001310:	6a1b      	ldr	r3, [r3, #32]
 8001312:	4a66      	ldr	r2, [pc, #408]	; (80014ac <HAL_RCC_OscConfig+0x4c4>)
 8001314:	f023 0304 	bic.w	r3, r3, #4
 8001318:	6213      	str	r3, [r2, #32]
 800131a:	e01c      	b.n	8001356 <HAL_RCC_OscConfig+0x36e>
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	68db      	ldr	r3, [r3, #12]
 8001320:	2b05      	cmp	r3, #5
 8001322:	d10c      	bne.n	800133e <HAL_RCC_OscConfig+0x356>
 8001324:	4b61      	ldr	r3, [pc, #388]	; (80014ac <HAL_RCC_OscConfig+0x4c4>)
 8001326:	6a1b      	ldr	r3, [r3, #32]
 8001328:	4a60      	ldr	r2, [pc, #384]	; (80014ac <HAL_RCC_OscConfig+0x4c4>)
 800132a:	f043 0304 	orr.w	r3, r3, #4
 800132e:	6213      	str	r3, [r2, #32]
 8001330:	4b5e      	ldr	r3, [pc, #376]	; (80014ac <HAL_RCC_OscConfig+0x4c4>)
 8001332:	6a1b      	ldr	r3, [r3, #32]
 8001334:	4a5d      	ldr	r2, [pc, #372]	; (80014ac <HAL_RCC_OscConfig+0x4c4>)
 8001336:	f043 0301 	orr.w	r3, r3, #1
 800133a:	6213      	str	r3, [r2, #32]
 800133c:	e00b      	b.n	8001356 <HAL_RCC_OscConfig+0x36e>
 800133e:	4b5b      	ldr	r3, [pc, #364]	; (80014ac <HAL_RCC_OscConfig+0x4c4>)
 8001340:	6a1b      	ldr	r3, [r3, #32]
 8001342:	4a5a      	ldr	r2, [pc, #360]	; (80014ac <HAL_RCC_OscConfig+0x4c4>)
 8001344:	f023 0301 	bic.w	r3, r3, #1
 8001348:	6213      	str	r3, [r2, #32]
 800134a:	4b58      	ldr	r3, [pc, #352]	; (80014ac <HAL_RCC_OscConfig+0x4c4>)
 800134c:	6a1b      	ldr	r3, [r3, #32]
 800134e:	4a57      	ldr	r2, [pc, #348]	; (80014ac <HAL_RCC_OscConfig+0x4c4>)
 8001350:	f023 0304 	bic.w	r3, r3, #4
 8001354:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	68db      	ldr	r3, [r3, #12]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d015      	beq.n	800138a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800135e:	f7ff fb9f 	bl	8000aa0 <HAL_GetTick>
 8001362:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001364:	e00a      	b.n	800137c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001366:	f7ff fb9b 	bl	8000aa0 <HAL_GetTick>
 800136a:	4602      	mov	r2, r0
 800136c:	693b      	ldr	r3, [r7, #16]
 800136e:	1ad3      	subs	r3, r2, r3
 8001370:	f241 3288 	movw	r2, #5000	; 0x1388
 8001374:	4293      	cmp	r3, r2
 8001376:	d901      	bls.n	800137c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001378:	2303      	movs	r3, #3
 800137a:	e0b1      	b.n	80014e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800137c:	4b4b      	ldr	r3, [pc, #300]	; (80014ac <HAL_RCC_OscConfig+0x4c4>)
 800137e:	6a1b      	ldr	r3, [r3, #32]
 8001380:	f003 0302 	and.w	r3, r3, #2
 8001384:	2b00      	cmp	r3, #0
 8001386:	d0ee      	beq.n	8001366 <HAL_RCC_OscConfig+0x37e>
 8001388:	e014      	b.n	80013b4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800138a:	f7ff fb89 	bl	8000aa0 <HAL_GetTick>
 800138e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001390:	e00a      	b.n	80013a8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001392:	f7ff fb85 	bl	8000aa0 <HAL_GetTick>
 8001396:	4602      	mov	r2, r0
 8001398:	693b      	ldr	r3, [r7, #16]
 800139a:	1ad3      	subs	r3, r2, r3
 800139c:	f241 3288 	movw	r2, #5000	; 0x1388
 80013a0:	4293      	cmp	r3, r2
 80013a2:	d901      	bls.n	80013a8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80013a4:	2303      	movs	r3, #3
 80013a6:	e09b      	b.n	80014e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013a8:	4b40      	ldr	r3, [pc, #256]	; (80014ac <HAL_RCC_OscConfig+0x4c4>)
 80013aa:	6a1b      	ldr	r3, [r3, #32]
 80013ac:	f003 0302 	and.w	r3, r3, #2
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d1ee      	bne.n	8001392 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80013b4:	7dfb      	ldrb	r3, [r7, #23]
 80013b6:	2b01      	cmp	r3, #1
 80013b8:	d105      	bne.n	80013c6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80013ba:	4b3c      	ldr	r3, [pc, #240]	; (80014ac <HAL_RCC_OscConfig+0x4c4>)
 80013bc:	69db      	ldr	r3, [r3, #28]
 80013be:	4a3b      	ldr	r2, [pc, #236]	; (80014ac <HAL_RCC_OscConfig+0x4c4>)
 80013c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80013c4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	69db      	ldr	r3, [r3, #28]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	f000 8087 	beq.w	80014de <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013d0:	4b36      	ldr	r3, [pc, #216]	; (80014ac <HAL_RCC_OscConfig+0x4c4>)
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	f003 030c 	and.w	r3, r3, #12
 80013d8:	2b08      	cmp	r3, #8
 80013da:	d061      	beq.n	80014a0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	69db      	ldr	r3, [r3, #28]
 80013e0:	2b02      	cmp	r3, #2
 80013e2:	d146      	bne.n	8001472 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013e4:	4b33      	ldr	r3, [pc, #204]	; (80014b4 <HAL_RCC_OscConfig+0x4cc>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013ea:	f7ff fb59 	bl	8000aa0 <HAL_GetTick>
 80013ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013f0:	e008      	b.n	8001404 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013f2:	f7ff fb55 	bl	8000aa0 <HAL_GetTick>
 80013f6:	4602      	mov	r2, r0
 80013f8:	693b      	ldr	r3, [r7, #16]
 80013fa:	1ad3      	subs	r3, r2, r3
 80013fc:	2b02      	cmp	r3, #2
 80013fe:	d901      	bls.n	8001404 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001400:	2303      	movs	r3, #3
 8001402:	e06d      	b.n	80014e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001404:	4b29      	ldr	r3, [pc, #164]	; (80014ac <HAL_RCC_OscConfig+0x4c4>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800140c:	2b00      	cmp	r3, #0
 800140e:	d1f0      	bne.n	80013f2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	6a1b      	ldr	r3, [r3, #32]
 8001414:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001418:	d108      	bne.n	800142c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800141a:	4b24      	ldr	r3, [pc, #144]	; (80014ac <HAL_RCC_OscConfig+0x4c4>)
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	689b      	ldr	r3, [r3, #8]
 8001426:	4921      	ldr	r1, [pc, #132]	; (80014ac <HAL_RCC_OscConfig+0x4c4>)
 8001428:	4313      	orrs	r3, r2
 800142a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800142c:	4b1f      	ldr	r3, [pc, #124]	; (80014ac <HAL_RCC_OscConfig+0x4c4>)
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6a19      	ldr	r1, [r3, #32]
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800143c:	430b      	orrs	r3, r1
 800143e:	491b      	ldr	r1, [pc, #108]	; (80014ac <HAL_RCC_OscConfig+0x4c4>)
 8001440:	4313      	orrs	r3, r2
 8001442:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001444:	4b1b      	ldr	r3, [pc, #108]	; (80014b4 <HAL_RCC_OscConfig+0x4cc>)
 8001446:	2201      	movs	r2, #1
 8001448:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800144a:	f7ff fb29 	bl	8000aa0 <HAL_GetTick>
 800144e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001450:	e008      	b.n	8001464 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001452:	f7ff fb25 	bl	8000aa0 <HAL_GetTick>
 8001456:	4602      	mov	r2, r0
 8001458:	693b      	ldr	r3, [r7, #16]
 800145a:	1ad3      	subs	r3, r2, r3
 800145c:	2b02      	cmp	r3, #2
 800145e:	d901      	bls.n	8001464 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001460:	2303      	movs	r3, #3
 8001462:	e03d      	b.n	80014e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001464:	4b11      	ldr	r3, [pc, #68]	; (80014ac <HAL_RCC_OscConfig+0x4c4>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800146c:	2b00      	cmp	r3, #0
 800146e:	d0f0      	beq.n	8001452 <HAL_RCC_OscConfig+0x46a>
 8001470:	e035      	b.n	80014de <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001472:	4b10      	ldr	r3, [pc, #64]	; (80014b4 <HAL_RCC_OscConfig+0x4cc>)
 8001474:	2200      	movs	r2, #0
 8001476:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001478:	f7ff fb12 	bl	8000aa0 <HAL_GetTick>
 800147c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800147e:	e008      	b.n	8001492 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001480:	f7ff fb0e 	bl	8000aa0 <HAL_GetTick>
 8001484:	4602      	mov	r2, r0
 8001486:	693b      	ldr	r3, [r7, #16]
 8001488:	1ad3      	subs	r3, r2, r3
 800148a:	2b02      	cmp	r3, #2
 800148c:	d901      	bls.n	8001492 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800148e:	2303      	movs	r3, #3
 8001490:	e026      	b.n	80014e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001492:	4b06      	ldr	r3, [pc, #24]	; (80014ac <HAL_RCC_OscConfig+0x4c4>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800149a:	2b00      	cmp	r3, #0
 800149c:	d1f0      	bne.n	8001480 <HAL_RCC_OscConfig+0x498>
 800149e:	e01e      	b.n	80014de <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	69db      	ldr	r3, [r3, #28]
 80014a4:	2b01      	cmp	r3, #1
 80014a6:	d107      	bne.n	80014b8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80014a8:	2301      	movs	r3, #1
 80014aa:	e019      	b.n	80014e0 <HAL_RCC_OscConfig+0x4f8>
 80014ac:	40021000 	.word	0x40021000
 80014b0:	40007000 	.word	0x40007000
 80014b4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80014b8:	4b0b      	ldr	r3, [pc, #44]	; (80014e8 <HAL_RCC_OscConfig+0x500>)
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6a1b      	ldr	r3, [r3, #32]
 80014c8:	429a      	cmp	r2, r3
 80014ca:	d106      	bne.n	80014da <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014d6:	429a      	cmp	r2, r3
 80014d8:	d001      	beq.n	80014de <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80014da:	2301      	movs	r3, #1
 80014dc:	e000      	b.n	80014e0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80014de:	2300      	movs	r3, #0
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	3718      	adds	r7, #24
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	40021000 	.word	0x40021000

080014ec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b084      	sub	sp, #16
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
 80014f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d101      	bne.n	8001500 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80014fc:	2301      	movs	r3, #1
 80014fe:	e0d0      	b.n	80016a2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001500:	4b6a      	ldr	r3, [pc, #424]	; (80016ac <HAL_RCC_ClockConfig+0x1c0>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f003 0307 	and.w	r3, r3, #7
 8001508:	683a      	ldr	r2, [r7, #0]
 800150a:	429a      	cmp	r2, r3
 800150c:	d910      	bls.n	8001530 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800150e:	4b67      	ldr	r3, [pc, #412]	; (80016ac <HAL_RCC_ClockConfig+0x1c0>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f023 0207 	bic.w	r2, r3, #7
 8001516:	4965      	ldr	r1, [pc, #404]	; (80016ac <HAL_RCC_ClockConfig+0x1c0>)
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	4313      	orrs	r3, r2
 800151c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800151e:	4b63      	ldr	r3, [pc, #396]	; (80016ac <HAL_RCC_ClockConfig+0x1c0>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f003 0307 	and.w	r3, r3, #7
 8001526:	683a      	ldr	r2, [r7, #0]
 8001528:	429a      	cmp	r2, r3
 800152a:	d001      	beq.n	8001530 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800152c:	2301      	movs	r3, #1
 800152e:	e0b8      	b.n	80016a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f003 0302 	and.w	r3, r3, #2
 8001538:	2b00      	cmp	r3, #0
 800153a:	d020      	beq.n	800157e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f003 0304 	and.w	r3, r3, #4
 8001544:	2b00      	cmp	r3, #0
 8001546:	d005      	beq.n	8001554 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001548:	4b59      	ldr	r3, [pc, #356]	; (80016b0 <HAL_RCC_ClockConfig+0x1c4>)
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	4a58      	ldr	r2, [pc, #352]	; (80016b0 <HAL_RCC_ClockConfig+0x1c4>)
 800154e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001552:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f003 0308 	and.w	r3, r3, #8
 800155c:	2b00      	cmp	r3, #0
 800155e:	d005      	beq.n	800156c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001560:	4b53      	ldr	r3, [pc, #332]	; (80016b0 <HAL_RCC_ClockConfig+0x1c4>)
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	4a52      	ldr	r2, [pc, #328]	; (80016b0 <HAL_RCC_ClockConfig+0x1c4>)
 8001566:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800156a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800156c:	4b50      	ldr	r3, [pc, #320]	; (80016b0 <HAL_RCC_ClockConfig+0x1c4>)
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	689b      	ldr	r3, [r3, #8]
 8001578:	494d      	ldr	r1, [pc, #308]	; (80016b0 <HAL_RCC_ClockConfig+0x1c4>)
 800157a:	4313      	orrs	r3, r2
 800157c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f003 0301 	and.w	r3, r3, #1
 8001586:	2b00      	cmp	r3, #0
 8001588:	d040      	beq.n	800160c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	2b01      	cmp	r3, #1
 8001590:	d107      	bne.n	80015a2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001592:	4b47      	ldr	r3, [pc, #284]	; (80016b0 <HAL_RCC_ClockConfig+0x1c4>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800159a:	2b00      	cmp	r3, #0
 800159c:	d115      	bne.n	80015ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800159e:	2301      	movs	r3, #1
 80015a0:	e07f      	b.n	80016a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	2b02      	cmp	r3, #2
 80015a8:	d107      	bne.n	80015ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015aa:	4b41      	ldr	r3, [pc, #260]	; (80016b0 <HAL_RCC_ClockConfig+0x1c4>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d109      	bne.n	80015ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015b6:	2301      	movs	r3, #1
 80015b8:	e073      	b.n	80016a2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015ba:	4b3d      	ldr	r3, [pc, #244]	; (80016b0 <HAL_RCC_ClockConfig+0x1c4>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f003 0302 	and.w	r3, r3, #2
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d101      	bne.n	80015ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015c6:	2301      	movs	r3, #1
 80015c8:	e06b      	b.n	80016a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015ca:	4b39      	ldr	r3, [pc, #228]	; (80016b0 <HAL_RCC_ClockConfig+0x1c4>)
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	f023 0203 	bic.w	r2, r3, #3
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	685b      	ldr	r3, [r3, #4]
 80015d6:	4936      	ldr	r1, [pc, #216]	; (80016b0 <HAL_RCC_ClockConfig+0x1c4>)
 80015d8:	4313      	orrs	r3, r2
 80015da:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80015dc:	f7ff fa60 	bl	8000aa0 <HAL_GetTick>
 80015e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015e2:	e00a      	b.n	80015fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015e4:	f7ff fa5c 	bl	8000aa0 <HAL_GetTick>
 80015e8:	4602      	mov	r2, r0
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	1ad3      	subs	r3, r2, r3
 80015ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d901      	bls.n	80015fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80015f6:	2303      	movs	r3, #3
 80015f8:	e053      	b.n	80016a2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015fa:	4b2d      	ldr	r3, [pc, #180]	; (80016b0 <HAL_RCC_ClockConfig+0x1c4>)
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	f003 020c 	and.w	r2, r3, #12
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	429a      	cmp	r2, r3
 800160a:	d1eb      	bne.n	80015e4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800160c:	4b27      	ldr	r3, [pc, #156]	; (80016ac <HAL_RCC_ClockConfig+0x1c0>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f003 0307 	and.w	r3, r3, #7
 8001614:	683a      	ldr	r2, [r7, #0]
 8001616:	429a      	cmp	r2, r3
 8001618:	d210      	bcs.n	800163c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800161a:	4b24      	ldr	r3, [pc, #144]	; (80016ac <HAL_RCC_ClockConfig+0x1c0>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f023 0207 	bic.w	r2, r3, #7
 8001622:	4922      	ldr	r1, [pc, #136]	; (80016ac <HAL_RCC_ClockConfig+0x1c0>)
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	4313      	orrs	r3, r2
 8001628:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800162a:	4b20      	ldr	r3, [pc, #128]	; (80016ac <HAL_RCC_ClockConfig+0x1c0>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f003 0307 	and.w	r3, r3, #7
 8001632:	683a      	ldr	r2, [r7, #0]
 8001634:	429a      	cmp	r2, r3
 8001636:	d001      	beq.n	800163c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001638:	2301      	movs	r3, #1
 800163a:	e032      	b.n	80016a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f003 0304 	and.w	r3, r3, #4
 8001644:	2b00      	cmp	r3, #0
 8001646:	d008      	beq.n	800165a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001648:	4b19      	ldr	r3, [pc, #100]	; (80016b0 <HAL_RCC_ClockConfig+0x1c4>)
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	68db      	ldr	r3, [r3, #12]
 8001654:	4916      	ldr	r1, [pc, #88]	; (80016b0 <HAL_RCC_ClockConfig+0x1c4>)
 8001656:	4313      	orrs	r3, r2
 8001658:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f003 0308 	and.w	r3, r3, #8
 8001662:	2b00      	cmp	r3, #0
 8001664:	d009      	beq.n	800167a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001666:	4b12      	ldr	r3, [pc, #72]	; (80016b0 <HAL_RCC_ClockConfig+0x1c4>)
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	691b      	ldr	r3, [r3, #16]
 8001672:	00db      	lsls	r3, r3, #3
 8001674:	490e      	ldr	r1, [pc, #56]	; (80016b0 <HAL_RCC_ClockConfig+0x1c4>)
 8001676:	4313      	orrs	r3, r2
 8001678:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800167a:	f000 f821 	bl	80016c0 <HAL_RCC_GetSysClockFreq>
 800167e:	4602      	mov	r2, r0
 8001680:	4b0b      	ldr	r3, [pc, #44]	; (80016b0 <HAL_RCC_ClockConfig+0x1c4>)
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	091b      	lsrs	r3, r3, #4
 8001686:	f003 030f 	and.w	r3, r3, #15
 800168a:	490a      	ldr	r1, [pc, #40]	; (80016b4 <HAL_RCC_ClockConfig+0x1c8>)
 800168c:	5ccb      	ldrb	r3, [r1, r3]
 800168e:	fa22 f303 	lsr.w	r3, r2, r3
 8001692:	4a09      	ldr	r2, [pc, #36]	; (80016b8 <HAL_RCC_ClockConfig+0x1cc>)
 8001694:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001696:	4b09      	ldr	r3, [pc, #36]	; (80016bc <HAL_RCC_ClockConfig+0x1d0>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4618      	mov	r0, r3
 800169c:	f7ff f9be 	bl	8000a1c <HAL_InitTick>

  return HAL_OK;
 80016a0:	2300      	movs	r3, #0
}
 80016a2:	4618      	mov	r0, r3
 80016a4:	3710      	adds	r7, #16
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	40022000 	.word	0x40022000
 80016b0:	40021000 	.word	0x40021000
 80016b4:	08002670 	.word	0x08002670
 80016b8:	20000000 	.word	0x20000000
 80016bc:	20000004 	.word	0x20000004

080016c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b087      	sub	sp, #28
 80016c4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80016c6:	2300      	movs	r3, #0
 80016c8:	60fb      	str	r3, [r7, #12]
 80016ca:	2300      	movs	r3, #0
 80016cc:	60bb      	str	r3, [r7, #8]
 80016ce:	2300      	movs	r3, #0
 80016d0:	617b      	str	r3, [r7, #20]
 80016d2:	2300      	movs	r3, #0
 80016d4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80016d6:	2300      	movs	r3, #0
 80016d8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80016da:	4b1e      	ldr	r3, [pc, #120]	; (8001754 <HAL_RCC_GetSysClockFreq+0x94>)
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	f003 030c 	and.w	r3, r3, #12
 80016e6:	2b04      	cmp	r3, #4
 80016e8:	d002      	beq.n	80016f0 <HAL_RCC_GetSysClockFreq+0x30>
 80016ea:	2b08      	cmp	r3, #8
 80016ec:	d003      	beq.n	80016f6 <HAL_RCC_GetSysClockFreq+0x36>
 80016ee:	e027      	b.n	8001740 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80016f0:	4b19      	ldr	r3, [pc, #100]	; (8001758 <HAL_RCC_GetSysClockFreq+0x98>)
 80016f2:	613b      	str	r3, [r7, #16]
      break;
 80016f4:	e027      	b.n	8001746 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	0c9b      	lsrs	r3, r3, #18
 80016fa:	f003 030f 	and.w	r3, r3, #15
 80016fe:	4a17      	ldr	r2, [pc, #92]	; (800175c <HAL_RCC_GetSysClockFreq+0x9c>)
 8001700:	5cd3      	ldrb	r3, [r2, r3]
 8001702:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800170a:	2b00      	cmp	r3, #0
 800170c:	d010      	beq.n	8001730 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800170e:	4b11      	ldr	r3, [pc, #68]	; (8001754 <HAL_RCC_GetSysClockFreq+0x94>)
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	0c5b      	lsrs	r3, r3, #17
 8001714:	f003 0301 	and.w	r3, r3, #1
 8001718:	4a11      	ldr	r2, [pc, #68]	; (8001760 <HAL_RCC_GetSysClockFreq+0xa0>)
 800171a:	5cd3      	ldrb	r3, [r2, r3]
 800171c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	4a0d      	ldr	r2, [pc, #52]	; (8001758 <HAL_RCC_GetSysClockFreq+0x98>)
 8001722:	fb03 f202 	mul.w	r2, r3, r2
 8001726:	68bb      	ldr	r3, [r7, #8]
 8001728:	fbb2 f3f3 	udiv	r3, r2, r3
 800172c:	617b      	str	r3, [r7, #20]
 800172e:	e004      	b.n	800173a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	4a0c      	ldr	r2, [pc, #48]	; (8001764 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001734:	fb02 f303 	mul.w	r3, r2, r3
 8001738:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	613b      	str	r3, [r7, #16]
      break;
 800173e:	e002      	b.n	8001746 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001740:	4b05      	ldr	r3, [pc, #20]	; (8001758 <HAL_RCC_GetSysClockFreq+0x98>)
 8001742:	613b      	str	r3, [r7, #16]
      break;
 8001744:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001746:	693b      	ldr	r3, [r7, #16]
}
 8001748:	4618      	mov	r0, r3
 800174a:	371c      	adds	r7, #28
 800174c:	46bd      	mov	sp, r7
 800174e:	bc80      	pop	{r7}
 8001750:	4770      	bx	lr
 8001752:	bf00      	nop
 8001754:	40021000 	.word	0x40021000
 8001758:	007a1200 	.word	0x007a1200
 800175c:	08002688 	.word	0x08002688
 8001760:	08002698 	.word	0x08002698
 8001764:	003d0900 	.word	0x003d0900

08001768 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001768:	b480      	push	{r7}
 800176a:	b085      	sub	sp, #20
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001770:	4b0a      	ldr	r3, [pc, #40]	; (800179c <RCC_Delay+0x34>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4a0a      	ldr	r2, [pc, #40]	; (80017a0 <RCC_Delay+0x38>)
 8001776:	fba2 2303 	umull	r2, r3, r2, r3
 800177a:	0a5b      	lsrs	r3, r3, #9
 800177c:	687a      	ldr	r2, [r7, #4]
 800177e:	fb02 f303 	mul.w	r3, r2, r3
 8001782:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001784:	bf00      	nop
  }
  while (Delay --);
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	1e5a      	subs	r2, r3, #1
 800178a:	60fa      	str	r2, [r7, #12]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d1f9      	bne.n	8001784 <RCC_Delay+0x1c>
}
 8001790:	bf00      	nop
 8001792:	bf00      	nop
 8001794:	3714      	adds	r7, #20
 8001796:	46bd      	mov	sp, r7
 8001798:	bc80      	pop	{r7}
 800179a:	4770      	bx	lr
 800179c:	20000000 	.word	0x20000000
 80017a0:	10624dd3 	.word	0x10624dd3

080017a4 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_OUTPUT
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80017a4:	b490      	push	{r4, r7}
 80017a6:	b088      	sub	sp, #32
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	60f8      	str	r0, [r7, #12]
 80017ac:	60b9      	str	r1, [r7, #8]
 80017ae:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	461a      	mov	r2, r3
 80017b4:	68bb      	ldr	r3, [r7, #8]
 80017b6:	0e1b      	lsrs	r3, r3, #24
 80017b8:	4413      	add	r3, r2
 80017ba:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 80017bc:	6822      	ldr	r2, [r4, #0]
 80017be:	68bb      	ldr	r3, [r7, #8]
 80017c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017c2:	697b      	ldr	r3, [r7, #20]
 80017c4:	fa93 f3a3 	rbit	r3, r3
 80017c8:	613b      	str	r3, [r7, #16]
  return result;
 80017ca:	693b      	ldr	r3, [r7, #16]
 80017cc:	fab3 f383 	clz	r3, r3
 80017d0:	b2db      	uxtb	r3, r3
 80017d2:	009b      	lsls	r3, r3, #2
 80017d4:	210f      	movs	r1, #15
 80017d6:	fa01 f303 	lsl.w	r3, r1, r3
 80017da:	43db      	mvns	r3, r3
 80017dc:	401a      	ands	r2, r3
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017e2:	69fb      	ldr	r3, [r7, #28]
 80017e4:	fa93 f3a3 	rbit	r3, r3
 80017e8:	61bb      	str	r3, [r7, #24]
  return result;
 80017ea:	69bb      	ldr	r3, [r7, #24]
 80017ec:	fab3 f383 	clz	r3, r3
 80017f0:	b2db      	uxtb	r3, r3
 80017f2:	009b      	lsls	r3, r3, #2
 80017f4:	6879      	ldr	r1, [r7, #4]
 80017f6:	fa01 f303 	lsl.w	r3, r1, r3
 80017fa:	4313      	orrs	r3, r2
 80017fc:	6023      	str	r3, [r4, #0]
}
 80017fe:	bf00      	nop
 8001800:	3720      	adds	r7, #32
 8001802:	46bd      	mov	sp, r7
 8001804:	bc90      	pop	{r4, r7}
 8001806:	4770      	bx	lr

08001808 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8001808:	b490      	push	{r4, r7}
 800180a:	b088      	sub	sp, #32
 800180c:	af00      	add	r7, sp, #0
 800180e:	60f8      	str	r0, [r7, #12]
 8001810:	60b9      	str	r1, [r7, #8]
 8001812:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	461a      	mov	r2, r3
 8001818:	68bb      	ldr	r3, [r7, #8]
 800181a:	0e1b      	lsrs	r3, r3, #24
 800181c:	4413      	add	r3, r2
 800181e:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 8001820:	6822      	ldr	r2, [r4, #0]
 8001822:	68bb      	ldr	r3, [r7, #8]
 8001824:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	fa93 f3a3 	rbit	r3, r3
 800182c:	613b      	str	r3, [r7, #16]
  return result;
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	fab3 f383 	clz	r3, r3
 8001834:	b2db      	uxtb	r3, r3
 8001836:	009b      	lsls	r3, r3, #2
 8001838:	2103      	movs	r1, #3
 800183a:	fa01 f303 	lsl.w	r3, r1, r3
 800183e:	43db      	mvns	r3, r3
 8001840:	401a      	ands	r2, r3
 8001842:	68bb      	ldr	r3, [r7, #8]
 8001844:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001846:	69fb      	ldr	r3, [r7, #28]
 8001848:	fa93 f3a3 	rbit	r3, r3
 800184c:	61bb      	str	r3, [r7, #24]
  return result;
 800184e:	69bb      	ldr	r3, [r7, #24]
 8001850:	fab3 f383 	clz	r3, r3
 8001854:	b2db      	uxtb	r3, r3
 8001856:	009b      	lsls	r3, r3, #2
 8001858:	6879      	ldr	r1, [r7, #4]
 800185a:	fa01 f303 	lsl.w	r3, r1, r3
 800185e:	4313      	orrs	r3, r2
 8001860:	6023      	str	r3, [r4, #0]
             (Speed << (POSITION_VAL(Pin) * 4U)));
}
 8001862:	bf00      	nop
 8001864:	3720      	adds	r7, #32
 8001866:	46bd      	mov	sp, r7
 8001868:	bc90      	pop	{r4, r7}
 800186a:	4770      	bx	lr

0800186c <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t OutputType)
{
 800186c:	b490      	push	{r4, r7}
 800186e:	b088      	sub	sp, #32
 8001870:	af00      	add	r7, sp, #0
 8001872:	60f8      	str	r0, [r7, #12]
 8001874:	60b9      	str	r1, [r7, #8]
 8001876:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	461a      	mov	r2, r3
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	0e1b      	lsrs	r3, r3, #24
 8001880:	4413      	add	r3, r2
 8001882:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 8001884:	6822      	ldr	r2, [r4, #0]
 8001886:	68bb      	ldr	r3, [r7, #8]
 8001888:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	fa93 f3a3 	rbit	r3, r3
 8001890:	613b      	str	r3, [r7, #16]
  return result;
 8001892:	693b      	ldr	r3, [r7, #16]
 8001894:	fab3 f383 	clz	r3, r3
 8001898:	b2db      	uxtb	r3, r3
 800189a:	009b      	lsls	r3, r3, #2
 800189c:	2104      	movs	r1, #4
 800189e:	fa01 f303 	lsl.w	r3, r1, r3
 80018a2:	43db      	mvns	r3, r3
 80018a4:	401a      	ands	r2, r3
 80018a6:	68bb      	ldr	r3, [r7, #8]
 80018a8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018aa:	69fb      	ldr	r3, [r7, #28]
 80018ac:	fa93 f3a3 	rbit	r3, r3
 80018b0:	61bb      	str	r3, [r7, #24]
  return result;
 80018b2:	69bb      	ldr	r3, [r7, #24]
 80018b4:	fab3 f383 	clz	r3, r3
 80018b8:	b2db      	uxtb	r3, r3
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	6879      	ldr	r1, [r7, #4]
 80018be:	fa01 f303 	lsl.w	r3, r1, r3
 80018c2:	4313      	orrs	r3, r2
 80018c4:	6023      	str	r3, [r4, #0]
             (OutputType << (POSITION_VAL(Pin) * 4U)));
}
 80018c6:	bf00      	nop
 80018c8:	3720      	adds	r7, #32
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bc90      	pop	{r4, r7}
 80018ce:	4770      	bx	lr

080018d0 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_DOWN
  *         @arg @ref LL_GPIO_PULL_UP
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b087      	sub	sp, #28
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	60f8      	str	r0, [r7, #12]
 80018d8:	60b9      	str	r1, [r7, #8]
 80018da:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	68da      	ldr	r2, [r3, #12]
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	0a1b      	lsrs	r3, r3, #8
 80018e4:	43db      	mvns	r3, r3
 80018e6:	401a      	ands	r2, r3
 80018e8:	68bb      	ldr	r3, [r7, #8]
 80018ea:	0a1b      	lsrs	r3, r3, #8
 80018ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	fa93 f3a3 	rbit	r3, r3
 80018f4:	613b      	str	r3, [r7, #16]
  return result;
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	fab3 f383 	clz	r3, r3
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	4619      	mov	r1, r3
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	408b      	lsls	r3, r1
 8001904:	431a      	orrs	r2, r3
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	60da      	str	r2, [r3, #12]
}
 800190a:	bf00      	nop
 800190c:	371c      	adds	r7, #28
 800190e:	46bd      	mov	sp, r7
 8001910:	bc80      	pop	{r7}
 8001912:	4770      	bx	lr

08001914 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b088      	sub	sp, #32
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
 800191c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */

  pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	021b      	lsls	r3, r3, #8
 8001924:	0c1b      	lsrs	r3, r3, #16
 8001926:	617b      	str	r3, [r7, #20]
 8001928:	697b      	ldr	r3, [r7, #20]
 800192a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800192c:	693b      	ldr	r3, [r7, #16]
 800192e:	fa93 f3a3 	rbit	r3, r3
 8001932:	60fb      	str	r3, [r7, #12]
  return result;
 8001934:	68fb      	ldr	r3, [r7, #12]
  pinpos = POSITION_VAL(pinmask);
 8001936:	fab3 f383 	clz	r3, r3
 800193a:	b2db      	uxtb	r3, r3
 800193c:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while ((pinmask  >> pinpos) != 0u)
 800193e:	e044      	b.n	80019ca <LL_GPIO_Init+0xb6>
  {
    /* skip if bit is not set */
    if ((pinmask & (1u << pinpos)) != 0u)
 8001940:	2201      	movs	r2, #1
 8001942:	69fb      	ldr	r3, [r7, #28]
 8001944:	409a      	lsls	r2, r3
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	4013      	ands	r3, r2
 800194a:	2b00      	cmp	r3, #0
 800194c:	d03a      	beq.n	80019c4 <LL_GPIO_Init+0xb0>
    {
      /* Get current io position */
      if (pinpos < GPIO_PIN_MASK_POS)
 800194e:	69fb      	ldr	r3, [r7, #28]
 8001950:	2b07      	cmp	r3, #7
 8001952:	d806      	bhi.n	8001962 <LL_GPIO_Init+0x4e>
      {
        currentpin = (0x00000101uL << pinpos);
 8001954:	f240 1201 	movw	r2, #257	; 0x101
 8001958:	69fb      	ldr	r3, [r7, #28]
 800195a:	fa02 f303 	lsl.w	r3, r2, r3
 800195e:	61bb      	str	r3, [r7, #24]
 8001960:	e008      	b.n	8001974 <LL_GPIO_Init+0x60>
      }
      else
      {
        currentpin = ((0x00010001u << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000u);
 8001962:	69fb      	ldr	r3, [r7, #28]
 8001964:	3b08      	subs	r3, #8
 8001966:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 800196a:	fa02 f303 	lsl.w	r3, r2, r3
 800196e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001972:	61bb      	str	r3, [r7, #24]
      }

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_INPUT)
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	2b08      	cmp	r3, #8
 800197a:	d106      	bne.n	800198a <LL_GPIO_Init+0x76>
      {
        /* Check The Pull parameter */
        assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

        /* Pull-up Pull-down resistor configuration*/
        LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	691b      	ldr	r3, [r3, #16]
 8001980:	461a      	mov	r2, r3
 8001982:	69b9      	ldr	r1, [r7, #24]
 8001984:	6878      	ldr	r0, [r7, #4]
 8001986:	f7ff ffa3 	bl	80018d0 <LL_GPIO_SetPinPull>
      
      /* Check Pin Mode parameters */
      assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	461a      	mov	r2, r3
 8001990:	69b9      	ldr	r1, [r7, #24]
 8001992:	6878      	ldr	r0, [r7, #4]
 8001994:	f7ff ff06 	bl	80017a4 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	2b01      	cmp	r3, #1
 800199e:	d003      	beq.n	80019a8 <LL_GPIO_Init+0x94>
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	2b09      	cmp	r3, #9
 80019a6:	d10d      	bne.n	80019c4 <LL_GPIO_Init+0xb0>
        /* Check speed and Output mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	689b      	ldr	r3, [r3, #8]
 80019ac:	461a      	mov	r2, r3
 80019ae:	69b9      	ldr	r1, [r7, #24]
 80019b0:	6878      	ldr	r0, [r7, #4]
 80019b2:	f7ff ff29 	bl	8001808 <LL_GPIO_SetPinSpeed>

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	68db      	ldr	r3, [r3, #12]
 80019ba:	461a      	mov	r2, r3
 80019bc:	69b9      	ldr	r1, [r7, #24]
 80019be:	6878      	ldr	r0, [r7, #4]
 80019c0:	f7ff ff54 	bl	800186c <LL_GPIO_SetPinOutputType>
      }
    }
    pinpos++;
 80019c4:	69fb      	ldr	r3, [r7, #28]
 80019c6:	3301      	adds	r3, #1
 80019c8:	61fb      	str	r3, [r7, #28]
  while ((pinmask  >> pinpos) != 0u)
 80019ca:	697a      	ldr	r2, [r7, #20]
 80019cc:	69fb      	ldr	r3, [r7, #28]
 80019ce:	fa22 f303 	lsr.w	r3, r2, r3
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d1b4      	bne.n	8001940 <LL_GPIO_Init+0x2c>
  }
  return (SUCCESS);
 80019d6:	2300      	movs	r3, #0
}
 80019d8:	4618      	mov	r0, r3
 80019da:	3720      	adds	r7, #32
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}

080019e0 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80019e4:	4b03      	ldr	r3, [pc, #12]	; (80019f4 <LL_RCC_GetSysClkSource+0x14>)
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	f003 030c 	and.w	r3, r3, #12
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bc80      	pop	{r7}
 80019f2:	4770      	bx	lr
 80019f4:	40021000 	.word	0x40021000

080019f8 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80019fc:	4b03      	ldr	r3, [pc, #12]	; (8001a0c <LL_RCC_GetAHBPrescaler+0x14>)
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bc80      	pop	{r7}
 8001a0a:	4770      	bx	lr
 8001a0c:	40021000 	.word	0x40021000

08001a10 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001a14:	4b03      	ldr	r3, [pc, #12]	; (8001a24 <LL_RCC_GetAPB1Prescaler+0x14>)
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bc80      	pop	{r7}
 8001a22:	4770      	bx	lr
 8001a24:	40021000 	.word	0x40021000

08001a28 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001a2c:	4b03      	ldr	r3, [pc, #12]	; (8001a3c <LL_RCC_GetAPB2Prescaler+0x14>)
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bc80      	pop	{r7}
 8001a3a:	4770      	bx	lr
 8001a3c:	40021000 	.word	0x40021000

08001a40 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_PLL2 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t pllsrc = READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC);
  uint32_t predivsrc = (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC) << 4U);
  return (uint32_t)(pllsrc | predivsrc);
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8001a44:	4b03      	ldr	r3, [pc, #12]	; (8001a54 <LL_RCC_PLL_GetMainSource+0x14>)
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
#endif /*RCC_CFGR2_PREDIV1SRC*/
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bc80      	pop	{r7}
 8001a52:	4770      	bx	lr
 8001a54:	40021000 	.word	0x40021000

08001a58 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMULL));
 8001a5c:	4b03      	ldr	r3, [pc, #12]	; (8001a6c <LL_RCC_PLL_GetMultiplicator+0x14>)
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bc80      	pop	{r7}
 8001a6a:	4770      	bx	lr
 8001a6c:	40021000 	.word	0x40021000

08001a70 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1)
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1));
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos);
 8001a74:	4b04      	ldr	r3, [pc, #16]	; (8001a88 <LL_RCC_PLL_GetPrediv+0x18>)
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	0c5b      	lsrs	r3, r3, #17
 8001a7a:	f003 0301 	and.w	r3, r3, #1
#endif /*RCC_CFGR2_PREDIV1*/
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bc80      	pop	{r7}
 8001a84:	4770      	bx	lr
 8001a86:	bf00      	nop
 8001a88:	40021000 	.word	0x40021000

08001a8c <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8001a94:	f000 f820 	bl	8001ad8 <RCC_GetSystemClockFreq>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f000 f83e 	bl	8001b24 <RCC_GetHCLKClockFreq>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f000 f84c 	bl	8001b50 <RCC_GetPCLK1ClockFreq>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f000 f858 	bl	8001b78 <RCC_GetPCLK2ClockFreq>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	60da      	str	r2, [r3, #12]
}
 8001ace:	bf00      	nop
 8001ad0:	3708      	adds	r7, #8
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
	...

08001ad8 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8001ae2:	f7ff ff7d 	bl	80019e0 <LL_RCC_GetSysClkSource>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b08      	cmp	r3, #8
 8001aea:	d00c      	beq.n	8001b06 <RCC_GetSystemClockFreq+0x2e>
 8001aec:	2b08      	cmp	r3, #8
 8001aee:	d80e      	bhi.n	8001b0e <RCC_GetSystemClockFreq+0x36>
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d002      	beq.n	8001afa <RCC_GetSystemClockFreq+0x22>
 8001af4:	2b04      	cmp	r3, #4
 8001af6:	d003      	beq.n	8001b00 <RCC_GetSystemClockFreq+0x28>
 8001af8:	e009      	b.n	8001b0e <RCC_GetSystemClockFreq+0x36>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8001afa:	4b09      	ldr	r3, [pc, #36]	; (8001b20 <RCC_GetSystemClockFreq+0x48>)
 8001afc:	607b      	str	r3, [r7, #4]
      break;
 8001afe:	e009      	b.n	8001b14 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8001b00:	4b07      	ldr	r3, [pc, #28]	; (8001b20 <RCC_GetSystemClockFreq+0x48>)
 8001b02:	607b      	str	r3, [r7, #4]
      break;
 8001b04:	e006      	b.n	8001b14 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8001b06:	f000 f84b 	bl	8001ba0 <RCC_PLL_GetFreqDomain_SYS>
 8001b0a:	6078      	str	r0, [r7, #4]
      break;
 8001b0c:	e002      	b.n	8001b14 <RCC_GetSystemClockFreq+0x3c>

    default:
      frequency = HSI_VALUE;
 8001b0e:	4b04      	ldr	r3, [pc, #16]	; (8001b20 <RCC_GetSystemClockFreq+0x48>)
 8001b10:	607b      	str	r3, [r7, #4]
      break;
 8001b12:	bf00      	nop
  }

  return frequency;
 8001b14:	687b      	ldr	r3, [r7, #4]
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	3708      	adds	r7, #8
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	007a1200 	.word	0x007a1200

08001b24 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b082      	sub	sp, #8
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8001b2c:	f7ff ff64 	bl	80019f8 <LL_RCC_GetAHBPrescaler>
 8001b30:	4603      	mov	r3, r0
 8001b32:	091b      	lsrs	r3, r3, #4
 8001b34:	f003 030f 	and.w	r3, r3, #15
 8001b38:	4a04      	ldr	r2, [pc, #16]	; (8001b4c <RCC_GetHCLKClockFreq+0x28>)
 8001b3a:	5cd3      	ldrb	r3, [r2, r3]
 8001b3c:	461a      	mov	r2, r3
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	40d3      	lsrs	r3, r2
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	3708      	adds	r7, #8
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	08002670 	.word	0x08002670

08001b50 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8001b58:	f7ff ff5a 	bl	8001a10 <LL_RCC_GetAPB1Prescaler>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	0a1b      	lsrs	r3, r3, #8
 8001b60:	4a04      	ldr	r2, [pc, #16]	; (8001b74 <RCC_GetPCLK1ClockFreq+0x24>)
 8001b62:	5cd3      	ldrb	r3, [r2, r3]
 8001b64:	461a      	mov	r2, r3
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	40d3      	lsrs	r3, r2
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	3708      	adds	r7, #8
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	08002680 	.word	0x08002680

08001b78 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b082      	sub	sp, #8
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8001b80:	f7ff ff52 	bl	8001a28 <LL_RCC_GetAPB2Prescaler>
 8001b84:	4603      	mov	r3, r0
 8001b86:	0adb      	lsrs	r3, r3, #11
 8001b88:	4a04      	ldr	r2, [pc, #16]	; (8001b9c <RCC_GetPCLK2ClockFreq+0x24>)
 8001b8a:	5cd3      	ldrb	r3, [r2, r3]
 8001b8c:	461a      	mov	r2, r3
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	40d3      	lsrs	r3, r2
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	3708      	adds	r7, #8
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	08002680 	.word	0x08002680

08001ba0 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	607b      	str	r3, [r7, #4]
 8001baa:	2300      	movs	r3, #0
 8001bac:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE, HSI_VALUE or PLL2 / PLL Predivider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 8001bae:	f7ff ff47 	bl	8001a40 <LL_RCC_PLL_GetMainSource>
 8001bb2:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d004      	beq.n	8001bc4 <RCC_PLL_GetFreqDomain_SYS+0x24>
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bc0:	d003      	beq.n	8001bca <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8001bc2:	e00b      	b.n	8001bdc <RCC_PLL_GetFreqDomain_SYS+0x3c>
  {
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 8001bc4:	4b0d      	ldr	r3, [pc, #52]	; (8001bfc <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 8001bc6:	607b      	str	r3, [r7, #4]
      break;
 8001bc8:	e00b      	b.n	8001be2 <RCC_PLL_GetFreqDomain_SYS+0x42>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE / (LL_RCC_PLL_GetPrediv() + 1U);
 8001bca:	f7ff ff51 	bl	8001a70 <LL_RCC_PLL_GetPrediv>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	3301      	adds	r3, #1
 8001bd2:	4a0b      	ldr	r2, [pc, #44]	; (8001c00 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 8001bd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bd8:	607b      	str	r3, [r7, #4]
      break;
 8001bda:	e002      	b.n	8001be2 <RCC_PLL_GetFreqDomain_SYS+0x42>
      pllinputfreq = RCC_PLL2_GetFreqClockFreq() / (LL_RCC_PLL_GetPrediv() + 1U);
      break;
#endif /* RCC_PLL2_SUPPORT */

    default:
      pllinputfreq = HSI_VALUE / 2U;
 8001bdc:	4b07      	ldr	r3, [pc, #28]	; (8001bfc <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 8001bde:	607b      	str	r3, [r7, #4]
      break;
 8001be0:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator());
 8001be2:	f7ff ff39 	bl	8001a58 <LL_RCC_PLL_GetMultiplicator>
 8001be6:	4603      	mov	r3, r0
 8001be8:	0c9b      	lsrs	r3, r3, #18
 8001bea:	3302      	adds	r3, #2
 8001bec:	687a      	ldr	r2, [r7, #4]
 8001bee:	fb02 f303 	mul.w	r3, r2, r3
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	3708      	adds	r7, #8
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	003d0900 	.word	0x003d0900
 8001c00:	007a1200 	.word	0x007a1200

08001c04 <LL_USART_IsEnabled>:
{
 8001c04:	b480      	push	{r7}
 8001c06:	b083      	sub	sp, #12
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	68db      	ldr	r3, [r3, #12]
 8001c10:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001c14:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001c18:	bf0c      	ite	eq
 8001c1a:	2301      	moveq	r3, #1
 8001c1c:	2300      	movne	r3, #0
 8001c1e:	b2db      	uxtb	r3, r3
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	370c      	adds	r7, #12
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bc80      	pop	{r7}
 8001c28:	4770      	bx	lr

08001c2a <LL_USART_SetStopBitsLength>:
{
 8001c2a:	b480      	push	{r7}
 8001c2c:	b083      	sub	sp, #12
 8001c2e:	af00      	add	r7, sp, #0
 8001c30:	6078      	str	r0, [r7, #4]
 8001c32:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	691b      	ldr	r3, [r3, #16]
 8001c38:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	431a      	orrs	r2, r3
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	611a      	str	r2, [r3, #16]
}
 8001c44:	bf00      	nop
 8001c46:	370c      	adds	r7, #12
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bc80      	pop	{r7}
 8001c4c:	4770      	bx	lr

08001c4e <LL_USART_SetHWFlowCtrl>:
{
 8001c4e:	b480      	push	{r7}
 8001c50:	b083      	sub	sp, #12
 8001c52:	af00      	add	r7, sp, #0
 8001c54:	6078      	str	r0, [r7, #4]
 8001c56:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	695b      	ldr	r3, [r3, #20]
 8001c5c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	431a      	orrs	r2, r3
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	615a      	str	r2, [r3, #20]
}
 8001c68:	bf00      	nop
 8001c6a:	370c      	adds	r7, #12
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bc80      	pop	{r7}
 8001c70:	4770      	bx	lr
	...

08001c74 <LL_USART_SetBaudRate>:
{
 8001c74:	b480      	push	{r7}
 8001c76:	b085      	sub	sp, #20
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	60f8      	str	r0, [r7, #12]
 8001c7c:	60b9      	str	r1, [r7, #8]
 8001c7e:	607a      	str	r2, [r7, #4]
  USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8001c80:	68ba      	ldr	r2, [r7, #8]
 8001c82:	4613      	mov	r3, r2
 8001c84:	009b      	lsls	r3, r3, #2
 8001c86:	4413      	add	r3, r2
 8001c88:	009a      	lsls	r2, r3, #2
 8001c8a:	441a      	add	r2, r3
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	009b      	lsls	r3, r3, #2
 8001c90:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c94:	4a25      	ldr	r2, [pc, #148]	; (8001d2c <LL_USART_SetBaudRate+0xb8>)
 8001c96:	fba2 2303 	umull	r2, r3, r2, r3
 8001c9a:	095b      	lsrs	r3, r3, #5
 8001c9c:	b29b      	uxth	r3, r3
 8001c9e:	011b      	lsls	r3, r3, #4
 8001ca0:	b299      	uxth	r1, r3
 8001ca2:	68ba      	ldr	r2, [r7, #8]
 8001ca4:	4613      	mov	r3, r2
 8001ca6:	009b      	lsls	r3, r3, #2
 8001ca8:	4413      	add	r3, r2
 8001caa:	009a      	lsls	r2, r3, #2
 8001cac:	441a      	add	r2, r3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	009b      	lsls	r3, r3, #2
 8001cb2:	fbb2 f2f3 	udiv	r2, r2, r3
 8001cb6:	4b1d      	ldr	r3, [pc, #116]	; (8001d2c <LL_USART_SetBaudRate+0xb8>)
 8001cb8:	fba3 0302 	umull	r0, r3, r3, r2
 8001cbc:	095b      	lsrs	r3, r3, #5
 8001cbe:	2064      	movs	r0, #100	; 0x64
 8001cc0:	fb00 f303 	mul.w	r3, r0, r3
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	011b      	lsls	r3, r3, #4
 8001cc8:	3332      	adds	r3, #50	; 0x32
 8001cca:	4a18      	ldr	r2, [pc, #96]	; (8001d2c <LL_USART_SetBaudRate+0xb8>)
 8001ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8001cd0:	095b      	lsrs	r3, r3, #5
 8001cd2:	b29b      	uxth	r3, r3
 8001cd4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001cd8:	b29b      	uxth	r3, r3
 8001cda:	440b      	add	r3, r1
 8001cdc:	b299      	uxth	r1, r3
 8001cde:	68ba      	ldr	r2, [r7, #8]
 8001ce0:	4613      	mov	r3, r2
 8001ce2:	009b      	lsls	r3, r3, #2
 8001ce4:	4413      	add	r3, r2
 8001ce6:	009a      	lsls	r2, r3, #2
 8001ce8:	441a      	add	r2, r3
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	009b      	lsls	r3, r3, #2
 8001cee:	fbb2 f2f3 	udiv	r2, r2, r3
 8001cf2:	4b0e      	ldr	r3, [pc, #56]	; (8001d2c <LL_USART_SetBaudRate+0xb8>)
 8001cf4:	fba3 0302 	umull	r0, r3, r3, r2
 8001cf8:	095b      	lsrs	r3, r3, #5
 8001cfa:	2064      	movs	r0, #100	; 0x64
 8001cfc:	fb00 f303 	mul.w	r3, r0, r3
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	011b      	lsls	r3, r3, #4
 8001d04:	3332      	adds	r3, #50	; 0x32
 8001d06:	4a09      	ldr	r2, [pc, #36]	; (8001d2c <LL_USART_SetBaudRate+0xb8>)
 8001d08:	fba2 2303 	umull	r2, r3, r2, r3
 8001d0c:	095b      	lsrs	r3, r3, #5
 8001d0e:	b29b      	uxth	r3, r3
 8001d10:	f003 030f 	and.w	r3, r3, #15
 8001d14:	b29b      	uxth	r3, r3
 8001d16:	440b      	add	r3, r1
 8001d18:	b29b      	uxth	r3, r3
 8001d1a:	461a      	mov	r2, r3
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	609a      	str	r2, [r3, #8]
}
 8001d20:	bf00      	nop
 8001d22:	3714      	adds	r7, #20
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bc80      	pop	{r7}
 8001d28:	4770      	bx	lr
 8001d2a:	bf00      	nop
 8001d2c:	51eb851f 	.word	0x51eb851f

08001d30 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b088      	sub	sp, #32
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
 8001d38:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));
#endif /* USART_OverSampling_Feature */

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8001d42:	6878      	ldr	r0, [r7, #4]
 8001d44:	f7ff ff5e 	bl	8001c04 <LL_USART_IsEnabled>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d145      	bne.n	8001dda <LL_USART_Init+0xaa>
               (USART_CR1_M | USART_CR1_PCE | USART_CR1_PS |
                USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
               (USART_InitStruct->DataWidth | USART_InitStruct->Parity |
                USART_InitStruct->TransferDirection | USART_InitStruct->OverSampling));
#else
    MODIFY_REG(USARTx->CR1,
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	68db      	ldr	r3, [r3, #12]
 8001d52:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001d56:	f023 030c 	bic.w	r3, r3, #12
 8001d5a:	683a      	ldr	r2, [r7, #0]
 8001d5c:	6851      	ldr	r1, [r2, #4]
 8001d5e:	683a      	ldr	r2, [r7, #0]
 8001d60:	68d2      	ldr	r2, [r2, #12]
 8001d62:	4311      	orrs	r1, r2
 8001d64:	683a      	ldr	r2, [r7, #0]
 8001d66:	6912      	ldr	r2, [r2, #16]
 8001d68:	430a      	orrs	r2, r1
 8001d6a:	431a      	orrs	r2, r3
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	689b      	ldr	r3, [r3, #8]
 8001d74:	4619      	mov	r1, r3
 8001d76:	6878      	ldr	r0, [r7, #4]
 8001d78:	f7ff ff57 	bl	8001c2a <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	695b      	ldr	r3, [r3, #20]
 8001d80:	4619      	mov	r1, r3
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	f7ff ff63 	bl	8001c4e <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8001d88:	f107 0308 	add.w	r3, r7, #8
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f7ff fe7d 	bl	8001a8c <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	4a13      	ldr	r2, [pc, #76]	; (8001de4 <LL_USART_Init+0xb4>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d102      	bne.n	8001da0 <LL_USART_Init+0x70>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	61bb      	str	r3, [r7, #24]
 8001d9e:	e00c      	b.n	8001dba <LL_USART_Init+0x8a>
    }
    else if (USARTx == USART2)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	4a11      	ldr	r2, [pc, #68]	; (8001de8 <LL_USART_Init+0xb8>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d102      	bne.n	8001dae <LL_USART_Init+0x7e>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	61bb      	str	r3, [r7, #24]
 8001dac:	e005      	b.n	8001dba <LL_USART_Init+0x8a>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	4a0e      	ldr	r2, [pc, #56]	; (8001dec <LL_USART_Init+0xbc>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d101      	bne.n	8001dba <LL_USART_Init+0x8a>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001db6:	693b      	ldr	r3, [r7, #16]
 8001db8:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8001dba:	69bb      	ldr	r3, [r7, #24]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d00c      	beq.n	8001dda <LL_USART_Init+0xaa>
        && (USART_InitStruct->BaudRate != 0U))
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d008      	beq.n	8001dda <LL_USART_Init+0xaa>
    {
      status = SUCCESS;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
                           USART_InitStruct->BaudRate);
#else
      LL_USART_SetBaudRate(USARTx,
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	461a      	mov	r2, r3
 8001dd2:	69b9      	ldr	r1, [r7, #24]
 8001dd4:	6878      	ldr	r0, [r7, #4]
 8001dd6:	f7ff ff4d 	bl	8001c74 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8001dda:	7ffb      	ldrb	r3, [r7, #31]
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3720      	adds	r7, #32
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	40013800 	.word	0x40013800
 8001de8:	40004400 	.word	0x40004400
 8001dec:	40004800 	.word	0x40004800

08001df0 <Kernel_event_flag_init>:
#include "event.h"

static uint32_t sEventFlag;

void Kernel_event_flag_init(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
	sEventFlag = 0;
 8001df4:	4b03      	ldr	r3, [pc, #12]	; (8001e04 <Kernel_event_flag_init+0x14>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	601a      	str	r2, [r3, #0]
}
 8001dfa:	bf00      	nop
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bc80      	pop	{r7}
 8001e00:	4770      	bx	lr
 8001e02:	bf00      	nop
 8001e04:	20000094 	.word	0x20000094

08001e08 <Kernel_event_flag_set>:

void Kernel_event_flag_set(KernelEventFlag_t event)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b083      	sub	sp, #12
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	4603      	mov	r3, r0
 8001e10:	71fb      	strb	r3, [r7, #7]
	sEventFlag |= (uint32_t)event;
 8001e12:	79fa      	ldrb	r2, [r7, #7]
 8001e14:	4b04      	ldr	r3, [pc, #16]	; (8001e28 <Kernel_event_flag_set+0x20>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	4a03      	ldr	r2, [pc, #12]	; (8001e28 <Kernel_event_flag_set+0x20>)
 8001e1c:	6013      	str	r3, [r2, #0]
}
 8001e1e:	bf00      	nop
 8001e20:	370c      	adds	r7, #12
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bc80      	pop	{r7}
 8001e26:	4770      	bx	lr
 8001e28:	20000094 	.word	0x20000094

08001e2c <Kernel_event_flag_clear>:

void Kernel_event_flag_clear(KernelEventFlag_t event)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b083      	sub	sp, #12
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	4603      	mov	r3, r0
 8001e34:	71fb      	strb	r3, [r7, #7]
	sEventFlag &= ~((uint32_t)event);
 8001e36:	79fb      	ldrb	r3, [r7, #7]
 8001e38:	43da      	mvns	r2, r3
 8001e3a:	4b05      	ldr	r3, [pc, #20]	; (8001e50 <Kernel_event_flag_clear+0x24>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4013      	ands	r3, r2
 8001e40:	4a03      	ldr	r2, [pc, #12]	; (8001e50 <Kernel_event_flag_clear+0x24>)
 8001e42:	6013      	str	r3, [r2, #0]
}
 8001e44:	bf00      	nop
 8001e46:	370c      	adds	r7, #12
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bc80      	pop	{r7}
 8001e4c:	4770      	bx	lr
 8001e4e:	bf00      	nop
 8001e50:	20000094 	.word	0x20000094

08001e54 <Kernel_event_flag_check>:

bool Kernel_event_flag_check(KernelEventFlag_t event)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	71fb      	strb	r3, [r7, #7]
	if(sEventFlag & (uint32_t)event){
 8001e5e:	79fa      	ldrb	r2, [r7, #7]
 8001e60:	4b07      	ldr	r3, [pc, #28]	; (8001e80 <Kernel_event_flag_check+0x2c>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4013      	ands	r3, r2
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d005      	beq.n	8001e76 <Kernel_event_flag_check+0x22>
		Kernel_event_flag_clear(event);
 8001e6a:	79fb      	ldrb	r3, [r7, #7]
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f7ff ffdd 	bl	8001e2c <Kernel_event_flag_clear>
		return true;
 8001e72:	2301      	movs	r3, #1
 8001e74:	e000      	b.n	8001e78 <Kernel_event_flag_check+0x24>
	}

	return false;
 8001e76:	2300      	movs	r3, #0
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	3708      	adds	r7, #8
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	20000094 	.word	0x20000094

08001e84 <Kernel_start>:
#include "kernel.h"
#include "task.h"
#include "msg.h"

void Kernel_start(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0
	Kernel_task_start();
 8001e88:	f000 fa92 	bl	80023b0 <Kernel_task_start>
}
 8001e8c:	bf00      	nop
 8001e8e:	bd80      	pop	{r7, pc}

08001e90 <Kernel_yield>:

void Kernel_yield(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
	Kernel_task_scheduler();
 8001e94:	f000 fa50 	bl	8002338 <Kernel_task_scheduler>
}
 8001e98:	bf00      	nop
 8001e9a:	bd80      	pop	{r7, pc}

08001e9c <Kernel_send_events>:

void Kernel_send_events(uint32_t event_list)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b084      	sub	sp, #16
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
	for(uint32_t i = 0; i < 32; i++){
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	60fb      	str	r3, [r7, #12]
 8001ea8:	e01a      	b.n	8001ee0 <Kernel_send_events+0x44>
		if((event_list >> i) & 1){
 8001eaa:	687a      	ldr	r2, [r7, #4]
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	fa22 f303 	lsr.w	r3, r2, r3
 8001eb2:	f003 0301 	and.w	r3, r3, #1
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d00f      	beq.n	8001eda <Kernel_send_events+0x3e>
			KernelEventFlag_t sending_event = KernelEventFlag_Empty;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	72fb      	strb	r3, [r7, #11]
			//sending_event = (KernelEventFlag_t)SET_BIT(sending_event, i);
			sending_event |= (1 << i);
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec6:	b25a      	sxtb	r2, r3
 8001ec8:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	b25b      	sxtb	r3, r3
 8001ed0:	72fb      	strb	r3, [r7, #11]
			Kernel_event_flag_set(sending_event);
 8001ed2:	7afb      	ldrb	r3, [r7, #11]
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f7ff ff97 	bl	8001e08 <Kernel_event_flag_set>
	for(uint32_t i = 0; i < 32; i++){
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	3301      	adds	r3, #1
 8001ede:	60fb      	str	r3, [r7, #12]
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	2b1f      	cmp	r3, #31
 8001ee4:	d9e1      	bls.n	8001eaa <Kernel_send_events+0xe>
		}
	}
}
 8001ee6:	bf00      	nop
 8001ee8:	bf00      	nop
 8001eea:	3710      	adds	r7, #16
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}

08001ef0 <Kernel_wait_events>:

KernelEventFlag_t Kernel_wait_events(uint32_t waiting_list)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b084      	sub	sp, #16
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
	for(uint32_t i = 0; i < 32; i++){
 8001ef8:	2300      	movs	r3, #0
 8001efa:	60fb      	str	r3, [r7, #12]
 8001efc:	e01f      	b.n	8001f3e <Kernel_wait_events+0x4e>
		if((waiting_list >> i) & 1){
 8001efe:	687a      	ldr	r2, [r7, #4]
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	fa22 f303 	lsr.w	r3, r2, r3
 8001f06:	f003 0301 	and.w	r3, r3, #1
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d014      	beq.n	8001f38 <Kernel_wait_events+0x48>
			KernelEventFlag_t waiting_event = KernelEventFlag_Empty;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	72fb      	strb	r3, [r7, #11]
			//waiting_event = (KernelEventFlag_t)SET_BIT(waiting_event, i);
			waiting_event |= (1 << i);
 8001f12:	2201      	movs	r2, #1
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1a:	b25a      	sxtb	r2, r3
 8001f1c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001f20:	4313      	orrs	r3, r2
 8001f22:	b25b      	sxtb	r3, r3
 8001f24:	72fb      	strb	r3, [r7, #11]

			if(Kernel_event_flag_check(waiting_event)){
 8001f26:	7afb      	ldrb	r3, [r7, #11]
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f7ff ff93 	bl	8001e54 <Kernel_event_flag_check>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d001      	beq.n	8001f38 <Kernel_wait_events+0x48>
				return waiting_event;
 8001f34:	7afb      	ldrb	r3, [r7, #11]
 8001f36:	e006      	b.n	8001f46 <Kernel_wait_events+0x56>
	for(uint32_t i = 0; i < 32; i++){
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	3301      	adds	r3, #1
 8001f3c:	60fb      	str	r3, [r7, #12]
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	2b1f      	cmp	r3, #31
 8001f42:	d9dc      	bls.n	8001efe <Kernel_wait_events+0xe>
			}
		}
	}

	return KernelEventFlag_Empty;
 8001f44:	2300      	movs	r3, #0
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3710      	adds	r7, #16
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}

08001f4e <Kernel_send_msg>:

bool Kernel_send_msg(KernelMsgQ_t Qname, void* data, uint32_t count)
{
 8001f4e:	b580      	push	{r7, lr}
 8001f50:	b088      	sub	sp, #32
 8001f52:	af00      	add	r7, sp, #0
 8001f54:	4603      	mov	r3, r0
 8001f56:	60b9      	str	r1, [r7, #8]
 8001f58:	607a      	str	r2, [r7, #4]
 8001f5a:	73fb      	strb	r3, [r7, #15]
	uint8_t* d = (uint8_t*)data;
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	61fb      	str	r3, [r7, #28]

	for(uint32_t i = 0; i < count; i++){
 8001f60:	2300      	movs	r3, #0
 8001f62:	61bb      	str	r3, [r7, #24]
 8001f64:	e025      	b.n	8001fb2 <Kernel_send_msg+0x64>
		if(false == Kernel_msgQ_enqueue(Qname, *d)){
 8001f66:	69fb      	ldr	r3, [r7, #28]
 8001f68:	781a      	ldrb	r2, [r3, #0]
 8001f6a:	7bfb      	ldrb	r3, [r7, #15]
 8001f6c:	4611      	mov	r1, r2
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f000 f8a2 	bl	80020b8 <Kernel_msgQ_enqueue>
 8001f74:	4603      	mov	r3, r0
 8001f76:	f083 0301 	eor.w	r3, r3, #1
 8001f7a:	b2db      	uxtb	r3, r3
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d012      	beq.n	8001fa6 <Kernel_send_msg+0x58>
			for(uint32_t j = 0; j < i; j++){
 8001f80:	2300      	movs	r3, #0
 8001f82:	617b      	str	r3, [r7, #20]
 8001f84:	e009      	b.n	8001f9a <Kernel_send_msg+0x4c>
				uint8_t rollback;
				Kernel_msgQ_dequeue(Qname, &rollback);
 8001f86:	f107 0213 	add.w	r2, r7, #19
 8001f8a:	7bfb      	ldrb	r3, [r7, #15]
 8001f8c:	4611      	mov	r1, r2
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f000 f8ec 	bl	800216c <Kernel_msgQ_dequeue>
			for(uint32_t j = 0; j < i; j++){
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	3301      	adds	r3, #1
 8001f98:	617b      	str	r3, [r7, #20]
 8001f9a:	697a      	ldr	r2, [r7, #20]
 8001f9c:	69bb      	ldr	r3, [r7, #24]
 8001f9e:	429a      	cmp	r2, r3
 8001fa0:	d3f1      	bcc.n	8001f86 <Kernel_send_msg+0x38>
			}
			return false;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	e00a      	b.n	8001fbc <Kernel_send_msg+0x6e>
		}
		d++;
 8001fa6:	69fb      	ldr	r3, [r7, #28]
 8001fa8:	3301      	adds	r3, #1
 8001faa:	61fb      	str	r3, [r7, #28]
	for(uint32_t i = 0; i < count; i++){
 8001fac:	69bb      	ldr	r3, [r7, #24]
 8001fae:	3301      	adds	r3, #1
 8001fb0:	61bb      	str	r3, [r7, #24]
 8001fb2:	69ba      	ldr	r2, [r7, #24]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	d3d5      	bcc.n	8001f66 <Kernel_send_msg+0x18>
	}

	return true;
 8001fba:	2301      	movs	r3, #1
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	3720      	adds	r7, #32
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}

08001fc4 <Kernel_recv_msg>:

uint32_t Kernel_recv_msg(KernelMsgQ_t Qname, void* out_data, uint32_t count)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b086      	sub	sp, #24
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	4603      	mov	r3, r0
 8001fcc:	60b9      	str	r1, [r7, #8]
 8001fce:	607a      	str	r2, [r7, #4]
 8001fd0:	73fb      	strb	r3, [r7, #15]
	uint8_t* d = (uint8_t*)out_data;
 8001fd2:	68bb      	ldr	r3, [r7, #8]
 8001fd4:	617b      	str	r3, [r7, #20]

	for(uint32_t i = 0; i < count; i++){
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	613b      	str	r3, [r7, #16]
 8001fda:	e012      	b.n	8002002 <Kernel_recv_msg+0x3e>
		if(false == Kernel_msgQ_dequeue(Qname, d)){
 8001fdc:	7bfb      	ldrb	r3, [r7, #15]
 8001fde:	6979      	ldr	r1, [r7, #20]
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f000 f8c3 	bl	800216c <Kernel_msgQ_dequeue>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	f083 0301 	eor.w	r3, r3, #1
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d001      	beq.n	8001ff6 <Kernel_recv_msg+0x32>
			return i;
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	e00a      	b.n	800200c <Kernel_recv_msg+0x48>
		}
		d++;
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	3301      	adds	r3, #1
 8001ffa:	617b      	str	r3, [r7, #20]
	for(uint32_t i = 0; i < count; i++){
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	3301      	adds	r3, #1
 8002000:	613b      	str	r3, [r7, #16]
 8002002:	693a      	ldr	r2, [r7, #16]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	429a      	cmp	r2, r3
 8002008:	d3e8      	bcc.n	8001fdc <Kernel_recv_msg+0x18>
	}

	return count;
 800200a:	687b      	ldr	r3, [r7, #4]
}
 800200c:	4618      	mov	r0, r3
 800200e:	3718      	adds	r7, #24
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}

08002014 <Kernel_msgQ_is_empty>:
		memset(sMsgQ[i].Queue, 0, MSG_Q_SIZE_BYTE);
	}
}

bool Kernel_msgQ_is_empty(KernelMsgQ_t Qname)
{
 8002014:	b480      	push	{r7}
 8002016:	b083      	sub	sp, #12
 8002018:	af00      	add	r7, sp, #0
 800201a:	4603      	mov	r3, r0
 800201c:	71fb      	strb	r3, [r7, #7]
	if(Qname >= KernelMsgQ_Num){
 800201e:	79fb      	ldrb	r3, [r7, #7]
 8002020:	2b02      	cmp	r3, #2
 8002022:	d901      	bls.n	8002028 <Kernel_msgQ_is_empty+0x14>
		return false;
 8002024:	2300      	movs	r3, #0
 8002026:	e015      	b.n	8002054 <Kernel_msgQ_is_empty+0x40>
	}

	if(sMsgQ[Qname].front == sMsgQ[Qname].rear){
 8002028:	79fa      	ldrb	r2, [r7, #7]
 800202a:	490d      	ldr	r1, [pc, #52]	; (8002060 <Kernel_msgQ_is_empty+0x4c>)
 800202c:	4613      	mov	r3, r2
 800202e:	019b      	lsls	r3, r3, #6
 8002030:	4413      	add	r3, r2
 8002032:	00db      	lsls	r3, r3, #3
 8002034:	440b      	add	r3, r1
 8002036:	6819      	ldr	r1, [r3, #0]
 8002038:	79fa      	ldrb	r2, [r7, #7]
 800203a:	4809      	ldr	r0, [pc, #36]	; (8002060 <Kernel_msgQ_is_empty+0x4c>)
 800203c:	4613      	mov	r3, r2
 800203e:	019b      	lsls	r3, r3, #6
 8002040:	4413      	add	r3, r2
 8002042:	00db      	lsls	r3, r3, #3
 8002044:	4403      	add	r3, r0
 8002046:	3304      	adds	r3, #4
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4299      	cmp	r1, r3
 800204c:	d101      	bne.n	8002052 <Kernel_msgQ_is_empty+0x3e>
		return true;
 800204e:	2301      	movs	r3, #1
 8002050:	e000      	b.n	8002054 <Kernel_msgQ_is_empty+0x40>
	}

	return false;
 8002052:	2300      	movs	r3, #0
}
 8002054:	4618      	mov	r0, r3
 8002056:	370c      	adds	r7, #12
 8002058:	46bd      	mov	sp, r7
 800205a:	bc80      	pop	{r7}
 800205c:	4770      	bx	lr
 800205e:	bf00      	nop
 8002060:	20000098 	.word	0x20000098

08002064 <Kernel_msgQ_is_full>:

bool Kernel_msgQ_is_full(KernelMsgQ_t Qname)
{
 8002064:	b480      	push	{r7}
 8002066:	b083      	sub	sp, #12
 8002068:	af00      	add	r7, sp, #0
 800206a:	4603      	mov	r3, r0
 800206c:	71fb      	strb	r3, [r7, #7]
	if(Qname >= KernelMsgQ_Num){
 800206e:	79fb      	ldrb	r3, [r7, #7]
 8002070:	2b02      	cmp	r3, #2
 8002072:	d901      	bls.n	8002078 <Kernel_msgQ_is_full+0x14>
		return false;
 8002074:	2300      	movs	r3, #0
 8002076:	e018      	b.n	80020aa <Kernel_msgQ_is_full+0x46>
	}

	if(((sMsgQ[Qname].rear + 1) % MSG_Q_SIZE_BYTE) == sMsgQ[Qname].front){
 8002078:	79fa      	ldrb	r2, [r7, #7]
 800207a:	490e      	ldr	r1, [pc, #56]	; (80020b4 <Kernel_msgQ_is_full+0x50>)
 800207c:	4613      	mov	r3, r2
 800207e:	019b      	lsls	r3, r3, #6
 8002080:	4413      	add	r3, r2
 8002082:	00db      	lsls	r3, r3, #3
 8002084:	440b      	add	r3, r1
 8002086:	3304      	adds	r3, #4
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	3301      	adds	r3, #1
 800208c:	f3c3 0108 	ubfx	r1, r3, #0, #9
 8002090:	79fa      	ldrb	r2, [r7, #7]
 8002092:	4808      	ldr	r0, [pc, #32]	; (80020b4 <Kernel_msgQ_is_full+0x50>)
 8002094:	4613      	mov	r3, r2
 8002096:	019b      	lsls	r3, r3, #6
 8002098:	4413      	add	r3, r2
 800209a:	00db      	lsls	r3, r3, #3
 800209c:	4403      	add	r3, r0
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4299      	cmp	r1, r3
 80020a2:	d101      	bne.n	80020a8 <Kernel_msgQ_is_full+0x44>
		return true;
 80020a4:	2301      	movs	r3, #1
 80020a6:	e000      	b.n	80020aa <Kernel_msgQ_is_full+0x46>
	}

	return false;
 80020a8:	2300      	movs	r3, #0
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	370c      	adds	r7, #12
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bc80      	pop	{r7}
 80020b2:	4770      	bx	lr
 80020b4:	20000098 	.word	0x20000098

080020b8 <Kernel_msgQ_enqueue>:

bool Kernel_msgQ_enqueue(KernelMsgQ_t Qname, uint8_t data)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b084      	sub	sp, #16
 80020bc:	af00      	add	r7, sp, #0
 80020be:	4603      	mov	r3, r0
 80020c0:	460a      	mov	r2, r1
 80020c2:	71fb      	strb	r3, [r7, #7]
 80020c4:	4613      	mov	r3, r2
 80020c6:	71bb      	strb	r3, [r7, #6]
	if(Qname >= KernelMsgQ_Num){
 80020c8:	79fb      	ldrb	r3, [r7, #7]
 80020ca:	2b02      	cmp	r3, #2
 80020cc:	d901      	bls.n	80020d2 <Kernel_msgQ_enqueue+0x1a>
		return false;
 80020ce:	2300      	movs	r3, #0
 80020d0:	e045      	b.n	800215e <Kernel_msgQ_enqueue+0xa6>
	}

	if(Kernel_msgQ_is_full(Qname)){
 80020d2:	79fb      	ldrb	r3, [r7, #7]
 80020d4:	4618      	mov	r0, r3
 80020d6:	f7ff ffc5 	bl	8002064 <Kernel_msgQ_is_full>
 80020da:	4603      	mov	r3, r0
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d001      	beq.n	80020e4 <Kernel_msgQ_enqueue+0x2c>
		return false;
 80020e0:	2300      	movs	r3, #0
 80020e2:	e03c      	b.n	800215e <Kernel_msgQ_enqueue+0xa6>
	}

	sMsgQ[Qname].rear++;
 80020e4:	79fa      	ldrb	r2, [r7, #7]
 80020e6:	4920      	ldr	r1, [pc, #128]	; (8002168 <Kernel_msgQ_enqueue+0xb0>)
 80020e8:	4613      	mov	r3, r2
 80020ea:	019b      	lsls	r3, r3, #6
 80020ec:	4413      	add	r3, r2
 80020ee:	00db      	lsls	r3, r3, #3
 80020f0:	440b      	add	r3, r1
 80020f2:	3304      	adds	r3, #4
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	1c59      	adds	r1, r3, #1
 80020f8:	481b      	ldr	r0, [pc, #108]	; (8002168 <Kernel_msgQ_enqueue+0xb0>)
 80020fa:	4613      	mov	r3, r2
 80020fc:	019b      	lsls	r3, r3, #6
 80020fe:	4413      	add	r3, r2
 8002100:	00db      	lsls	r3, r3, #3
 8002102:	4403      	add	r3, r0
 8002104:	3304      	adds	r3, #4
 8002106:	6019      	str	r1, [r3, #0]
	sMsgQ[Qname].rear %= MSG_Q_SIZE_BYTE;
 8002108:	79fa      	ldrb	r2, [r7, #7]
 800210a:	4917      	ldr	r1, [pc, #92]	; (8002168 <Kernel_msgQ_enqueue+0xb0>)
 800210c:	4613      	mov	r3, r2
 800210e:	019b      	lsls	r3, r3, #6
 8002110:	4413      	add	r3, r2
 8002112:	00db      	lsls	r3, r3, #3
 8002114:	440b      	add	r3, r1
 8002116:	3304      	adds	r3, #4
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	79fa      	ldrb	r2, [r7, #7]
 800211c:	f3c3 0108 	ubfx	r1, r3, #0, #9
 8002120:	4811      	ldr	r0, [pc, #68]	; (8002168 <Kernel_msgQ_enqueue+0xb0>)
 8002122:	4613      	mov	r3, r2
 8002124:	019b      	lsls	r3, r3, #6
 8002126:	4413      	add	r3, r2
 8002128:	00db      	lsls	r3, r3, #3
 800212a:	4403      	add	r3, r0
 800212c:	3304      	adds	r3, #4
 800212e:	6019      	str	r1, [r3, #0]

	uint32_t idx = sMsgQ[Qname].rear;
 8002130:	79fa      	ldrb	r2, [r7, #7]
 8002132:	490d      	ldr	r1, [pc, #52]	; (8002168 <Kernel_msgQ_enqueue+0xb0>)
 8002134:	4613      	mov	r3, r2
 8002136:	019b      	lsls	r3, r3, #6
 8002138:	4413      	add	r3, r2
 800213a:	00db      	lsls	r3, r3, #3
 800213c:	440b      	add	r3, r1
 800213e:	3304      	adds	r3, #4
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	60fb      	str	r3, [r7, #12]
	sMsgQ[Qname].Queue[idx] = data;
 8002144:	79fa      	ldrb	r2, [r7, #7]
 8002146:	4908      	ldr	r1, [pc, #32]	; (8002168 <Kernel_msgQ_enqueue+0xb0>)
 8002148:	4613      	mov	r3, r2
 800214a:	019b      	lsls	r3, r3, #6
 800214c:	4413      	add	r3, r2
 800214e:	00db      	lsls	r3, r3, #3
 8002150:	18ca      	adds	r2, r1, r3
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	4413      	add	r3, r2
 8002156:	3308      	adds	r3, #8
 8002158:	79ba      	ldrb	r2, [r7, #6]
 800215a:	701a      	strb	r2, [r3, #0]

	return true;
 800215c:	2301      	movs	r3, #1
}
 800215e:	4618      	mov	r0, r3
 8002160:	3710      	adds	r7, #16
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	20000098 	.word	0x20000098

0800216c <Kernel_msgQ_dequeue>:

bool Kernel_msgQ_dequeue(KernelMsgQ_t Qname, uint8_t* out_data)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b084      	sub	sp, #16
 8002170:	af00      	add	r7, sp, #0
 8002172:	4603      	mov	r3, r0
 8002174:	6039      	str	r1, [r7, #0]
 8002176:	71fb      	strb	r3, [r7, #7]
	if(Qname >= KernelMsgQ_Num){
 8002178:	79fb      	ldrb	r3, [r7, #7]
 800217a:	2b02      	cmp	r3, #2
 800217c:	d901      	bls.n	8002182 <Kernel_msgQ_dequeue+0x16>
		return false;
 800217e:	2300      	movs	r3, #0
 8002180:	e041      	b.n	8002206 <Kernel_msgQ_dequeue+0x9a>
	}

	if(Kernel_msgQ_is_empty(Qname)){
 8002182:	79fb      	ldrb	r3, [r7, #7]
 8002184:	4618      	mov	r0, r3
 8002186:	f7ff ff45 	bl	8002014 <Kernel_msgQ_is_empty>
 800218a:	4603      	mov	r3, r0
 800218c:	2b00      	cmp	r3, #0
 800218e:	d001      	beq.n	8002194 <Kernel_msgQ_dequeue+0x28>
		return false;
 8002190:	2300      	movs	r3, #0
 8002192:	e038      	b.n	8002206 <Kernel_msgQ_dequeue+0x9a>
	}

	sMsgQ[Qname].front++;
 8002194:	79fa      	ldrb	r2, [r7, #7]
 8002196:	491e      	ldr	r1, [pc, #120]	; (8002210 <Kernel_msgQ_dequeue+0xa4>)
 8002198:	4613      	mov	r3, r2
 800219a:	019b      	lsls	r3, r3, #6
 800219c:	4413      	add	r3, r2
 800219e:	00db      	lsls	r3, r3, #3
 80021a0:	440b      	add	r3, r1
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	1c59      	adds	r1, r3, #1
 80021a6:	481a      	ldr	r0, [pc, #104]	; (8002210 <Kernel_msgQ_dequeue+0xa4>)
 80021a8:	4613      	mov	r3, r2
 80021aa:	019b      	lsls	r3, r3, #6
 80021ac:	4413      	add	r3, r2
 80021ae:	00db      	lsls	r3, r3, #3
 80021b0:	4403      	add	r3, r0
 80021b2:	6019      	str	r1, [r3, #0]
	sMsgQ[Qname].front %= MSG_Q_SIZE_BYTE;
 80021b4:	79fa      	ldrb	r2, [r7, #7]
 80021b6:	4916      	ldr	r1, [pc, #88]	; (8002210 <Kernel_msgQ_dequeue+0xa4>)
 80021b8:	4613      	mov	r3, r2
 80021ba:	019b      	lsls	r3, r3, #6
 80021bc:	4413      	add	r3, r2
 80021be:	00db      	lsls	r3, r3, #3
 80021c0:	440b      	add	r3, r1
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	79fa      	ldrb	r2, [r7, #7]
 80021c6:	f3c3 0108 	ubfx	r1, r3, #0, #9
 80021ca:	4811      	ldr	r0, [pc, #68]	; (8002210 <Kernel_msgQ_dequeue+0xa4>)
 80021cc:	4613      	mov	r3, r2
 80021ce:	019b      	lsls	r3, r3, #6
 80021d0:	4413      	add	r3, r2
 80021d2:	00db      	lsls	r3, r3, #3
 80021d4:	4403      	add	r3, r0
 80021d6:	6019      	str	r1, [r3, #0]

	uint32_t idx = sMsgQ[Qname].front;
 80021d8:	79fa      	ldrb	r2, [r7, #7]
 80021da:	490d      	ldr	r1, [pc, #52]	; (8002210 <Kernel_msgQ_dequeue+0xa4>)
 80021dc:	4613      	mov	r3, r2
 80021de:	019b      	lsls	r3, r3, #6
 80021e0:	4413      	add	r3, r2
 80021e2:	00db      	lsls	r3, r3, #3
 80021e4:	440b      	add	r3, r1
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	60fb      	str	r3, [r7, #12]
	*out_data = sMsgQ[Qname].Queue[idx];
 80021ea:	79fa      	ldrb	r2, [r7, #7]
 80021ec:	4908      	ldr	r1, [pc, #32]	; (8002210 <Kernel_msgQ_dequeue+0xa4>)
 80021ee:	4613      	mov	r3, r2
 80021f0:	019b      	lsls	r3, r3, #6
 80021f2:	4413      	add	r3, r2
 80021f4:	00db      	lsls	r3, r3, #3
 80021f6:	18ca      	adds	r2, r1, r3
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	4413      	add	r3, r2
 80021fc:	3308      	adds	r3, #8
 80021fe:	781a      	ldrb	r2, [r3, #0]
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	701a      	strb	r2, [r3, #0]

	return true;
 8002204:	2301      	movs	r3, #1
}
 8002206:	4618      	mov	r0, r3
 8002208:	3710      	adds	r7, #16
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	20000098 	.word	0x20000098

08002214 <Kernel_task_init>:
static __attribute__ ((naked)) void Kernel_task_context_switching(void);
static __attribute__ ((naked)) void Save_context(void);
static __attribute__ ((naked)) void Restore_context(void);

void Kernel_task_init(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
	sAllocated_tcb_index = 0;
 800221a:	4b20      	ldr	r3, [pc, #128]	; (800229c <Kernel_task_init+0x88>)
 800221c:	2200      	movs	r2, #0
 800221e:	601a      	str	r2, [r3, #0]
	sCurrent_tcb_index = 0;
 8002220:	4b1f      	ldr	r3, [pc, #124]	; (80022a0 <Kernel_task_init+0x8c>)
 8002222:	2200      	movs	r2, #0
 8002224:	601a      	str	r2, [r3, #0]

	for(uint32_t i = 0; i < MAX_TASK_NUM; i++){
 8002226:	2300      	movs	r3, #0
 8002228:	607b      	str	r3, [r7, #4]
 800222a:	e02e      	b.n	800228a <Kernel_task_init+0x76>
		sTask_list[i].stack_base = (uint8_t*)malloc(USR_TASK_STACK_SIZE);//(TASK_STACK_START + (i * USR_TASK_STACK_SIZE));
 800222c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002230:	f000 f8fe 	bl	8002430 <malloc>
 8002234:	4603      	mov	r3, r0
 8002236:	4619      	mov	r1, r3
 8002238:	4a1a      	ldr	r2, [pc, #104]	; (80022a4 <Kernel_task_init+0x90>)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	00db      	lsls	r3, r3, #3
 800223e:	4413      	add	r3, r2
 8002240:	6059      	str	r1, [r3, #4]
		sTask_list[i].sp = (uint32_t)sTask_list[i].stack_base + USR_TASK_STACK_SIZE - 4;
 8002242:	4a18      	ldr	r2, [pc, #96]	; (80022a4 <Kernel_task_init+0x90>)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	00db      	lsls	r3, r3, #3
 8002248:	4413      	add	r3, r2
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	f503 727f 	add.w	r2, r3, #1020	; 0x3fc
 8002250:	4914      	ldr	r1, [pc, #80]	; (80022a4 <Kernel_task_init+0x90>)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	f841 2033 	str.w	r2, [r1, r3, lsl #3]

		sTask_list[i].sp -= sizeof(KernelTaskContext_t);
 8002258:	4a12      	ldr	r2, [pc, #72]	; (80022a4 <Kernel_task_init+0x90>)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002260:	f1a3 023c 	sub.w	r2, r3, #60	; 0x3c
 8002264:	490f      	ldr	r1, [pc, #60]	; (80022a4 <Kernel_task_init+0x90>)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
		KernelTaskContext_t* ctx = (KernelTaskContext_t*)sTask_list[i].sp;
 800226c:	4a0d      	ldr	r2, [pc, #52]	; (80022a4 <Kernel_task_init+0x90>)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002274:	603b      	str	r3, [r7, #0]
		ctx->pc = 0;
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	2200      	movs	r2, #0
 800227a:	639a      	str	r2, [r3, #56]	; 0x38
		ctx->psr = 0x01000000;//ARM_MODE_BIT_SYS;
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002282:	601a      	str	r2, [r3, #0]
	for(uint32_t i = 0; i < MAX_TASK_NUM; i++){
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	3301      	adds	r3, #1
 8002288:	607b      	str	r3, [r7, #4]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2b02      	cmp	r3, #2
 800228e:	d9cd      	bls.n	800222c <Kernel_task_init+0x18>
	}
}
 8002290:	bf00      	nop
 8002292:	bf00      	nop
 8002294:	3708      	adds	r7, #8
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	200006d0 	.word	0x200006d0
 80022a0:	200006d4 	.word	0x200006d4
 80022a4:	200006b0 	.word	0x200006b0

080022a8 <Kernel_task_create>:

uint32_t Kernel_task_create(KernelTaskFunc_t startFunc)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b085      	sub	sp, #20
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
	KernelTcb_t* new_tcb = &sTask_list[sAllocated_tcb_index++];
 80022b0:	4b0e      	ldr	r3, [pc, #56]	; (80022ec <Kernel_task_create+0x44>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	1c5a      	adds	r2, r3, #1
 80022b6:	490d      	ldr	r1, [pc, #52]	; (80022ec <Kernel_task_create+0x44>)
 80022b8:	600a      	str	r2, [r1, #0]
 80022ba:	00db      	lsls	r3, r3, #3
 80022bc:	4a0c      	ldr	r2, [pc, #48]	; (80022f0 <Kernel_task_create+0x48>)
 80022be:	4413      	add	r3, r2
 80022c0:	60fb      	str	r3, [r7, #12]

	if(sAllocated_tcb_index > MAX_TASK_NUM){
 80022c2:	4b0a      	ldr	r3, [pc, #40]	; (80022ec <Kernel_task_create+0x44>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	2b03      	cmp	r3, #3
 80022c8:	d902      	bls.n	80022d0 <Kernel_task_create+0x28>
		return NOT_ENOUGH_TASK_NUM;
 80022ca:	f04f 33ff 	mov.w	r3, #4294967295
 80022ce:	e008      	b.n	80022e2 <Kernel_task_create+0x3a>
	}

	KernelTaskContext_t* ctx = (KernelTaskContext_t*)new_tcb->sp;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	60bb      	str	r3, [r7, #8]
	ctx->pc = (uint32_t)startFunc;
 80022d6:	687a      	ldr	r2, [r7, #4]
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	639a      	str	r2, [r3, #56]	; 0x38

	return (sAllocated_tcb_index - 1);
 80022dc:	4b03      	ldr	r3, [pc, #12]	; (80022ec <Kernel_task_create+0x44>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	3b01      	subs	r3, #1
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	3714      	adds	r7, #20
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bc80      	pop	{r7}
 80022ea:	4770      	bx	lr
 80022ec:	200006d0 	.word	0x200006d0
 80022f0:	200006b0 	.word	0x200006b0

080022f4 <Scheduler_round_robin_algorithm>:

static KernelTcb_t* Scheduler_round_robin_algorithm(void)
{
 80022f4:	b480      	push	{r7}
 80022f6:	af00      	add	r7, sp, #0
	sCurrent_tcb_index++;
 80022f8:	4b0c      	ldr	r3, [pc, #48]	; (800232c <Scheduler_round_robin_algorithm+0x38>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	3301      	adds	r3, #1
 80022fe:	4a0b      	ldr	r2, [pc, #44]	; (800232c <Scheduler_round_robin_algorithm+0x38>)
 8002300:	6013      	str	r3, [r2, #0]
	sCurrent_tcb_index %= sAllocated_tcb_index;
 8002302:	4b0a      	ldr	r3, [pc, #40]	; (800232c <Scheduler_round_robin_algorithm+0x38>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4a0a      	ldr	r2, [pc, #40]	; (8002330 <Scheduler_round_robin_algorithm+0x3c>)
 8002308:	6812      	ldr	r2, [r2, #0]
 800230a:	fbb3 f1f2 	udiv	r1, r3, r2
 800230e:	fb01 f202 	mul.w	r2, r1, r2
 8002312:	1a9b      	subs	r3, r3, r2
 8002314:	4a05      	ldr	r2, [pc, #20]	; (800232c <Scheduler_round_robin_algorithm+0x38>)
 8002316:	6013      	str	r3, [r2, #0]

	return &sTask_list[sCurrent_tcb_index];
 8002318:	4b04      	ldr	r3, [pc, #16]	; (800232c <Scheduler_round_robin_algorithm+0x38>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	00db      	lsls	r3, r3, #3
 800231e:	4a05      	ldr	r2, [pc, #20]	; (8002334 <Scheduler_round_robin_algorithm+0x40>)
 8002320:	4413      	add	r3, r2
}
 8002322:	4618      	mov	r0, r3
 8002324:	46bd      	mov	sp, r7
 8002326:	bc80      	pop	{r7}
 8002328:	4770      	bx	lr
 800232a:	bf00      	nop
 800232c:	200006d4 	.word	0x200006d4
 8002330:	200006d0 	.word	0x200006d0
 8002334:	200006b0 	.word	0x200006b0

08002338 <Kernel_task_scheduler>:

void Kernel_task_scheduler(void)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	af00      	add	r7, sp, #0
	sCurrent_tcb = &sTask_list[sCurrent_tcb_index];
 800233c:	4b07      	ldr	r3, [pc, #28]	; (800235c <Kernel_task_scheduler+0x24>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	00db      	lsls	r3, r3, #3
 8002342:	4a07      	ldr	r2, [pc, #28]	; (8002360 <Kernel_task_scheduler+0x28>)
 8002344:	4413      	add	r3, r2
 8002346:	4a07      	ldr	r2, [pc, #28]	; (8002364 <Kernel_task_scheduler+0x2c>)
 8002348:	6013      	str	r3, [r2, #0]
	sNext_tcb = Scheduler_round_robin_algorithm();
 800234a:	f7ff ffd3 	bl	80022f4 <Scheduler_round_robin_algorithm>
 800234e:	4603      	mov	r3, r0
 8002350:	4a05      	ldr	r2, [pc, #20]	; (8002368 <Kernel_task_scheduler+0x30>)
 8002352:	6013      	str	r3, [r2, #0]

	Kernel_task_context_switching();
 8002354:	f000 f80a 	bl	800236c <Kernel_task_context_switching>
}
 8002358:	bf00      	nop
 800235a:	bd80      	pop	{r7, pc}
 800235c:	200006d4 	.word	0x200006d4
 8002360:	200006b0 	.word	0x200006b0
 8002364:	200006c8 	.word	0x200006c8
 8002368:	200006cc 	.word	0x200006cc

0800236c <Kernel_task_context_switching>:

static __attribute__ ((naked)) void Kernel_task_context_switching(void)
{
	__asm__ ("B Save_context");
 800236c:	f000 b804 	b.w	8002378 <Save_context>
	__asm__ ("B Restore_context");
 8002370:	f000 b810 	b.w	8002394 <Restore_context>
}
 8002374:	bf00      	nop
	...

08002378 <Save_context>:

static __attribute__ ((naked)) void Save_context(void)
{
	__asm__ ("PUSH {lr}");
 8002378:	b500      	push	{lr}
	__asm__ ("PUSH {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12}");
 800237a:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
	__asm__ ("MRS   r0, psr");
 800237e:	f3ef 8003 	mrs	r0, PSR
	__asm__ ("PUSH {r0}");
 8002382:	b401      	push	{r0}
	__asm__ ("LDR   r0, =sCurrent_tcb");
 8002384:	4802      	ldr	r0, [pc, #8]	; (8002390 <Save_context+0x18>)
	__asm__ ("LDR   r0, [r0]");
 8002386:	6800      	ldr	r0, [r0, #0]
	__asm__ ("MRS   r1, msp");
 8002388:	f3ef 8108 	mrs	r1, MSP
	__asm__ ("STR   r1, [r0]");
 800238c:	6001      	str	r1, [r0, #0]
}
 800238e:	bf00      	nop
 8002390:	200006c8 	.word	0x200006c8

08002394 <Restore_context>:

static __attribute__ ((naked)) void Restore_context(void)
{
	__asm__ ("LDR   r0, =sNext_tcb");
 8002394:	4805      	ldr	r0, [pc, #20]	; (80023ac <Restore_context+0x18>)
	__asm__ ("LDR   r0, [r0]");
 8002396:	6800      	ldr	r0, [r0, #0]
	__asm__ ("LDR   r1, [r0]");
 8002398:	6801      	ldr	r1, [r0, #0]
	__asm__ ("MSR   msp, r1");
 800239a:	f381 8808 	msr	MSP, r1
	__asm__ ("POP  {r0}");
 800239e:	bc01      	pop	{r0}
	__asm__ ("MSR   psr, r0");
 80023a0:	f380 8803 	msr	PSR, r0
	__asm__ ("POP  {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12}");
 80023a4:	e8bd 1fff 	ldmia.w	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
	__asm__ ("POP  {pc}");
 80023a8:	bd00      	pop	{pc}
}
 80023aa:	bf00      	nop
 80023ac:	200006cc 	.word	0x200006cc

080023b0 <Kernel_task_start>:

void Kernel_task_start(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
	sNext_tcb = &sTask_list[sCurrent_tcb_index];
 80023b4:	4b06      	ldr	r3, [pc, #24]	; (80023d0 <Kernel_task_start+0x20>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	00db      	lsls	r3, r3, #3
 80023ba:	4a06      	ldr	r2, [pc, #24]	; (80023d4 <Kernel_task_start+0x24>)
 80023bc:	4413      	add	r3, r2
 80023be:	4a06      	ldr	r2, [pc, #24]	; (80023d8 <Kernel_task_start+0x28>)
 80023c0:	6013      	str	r3, [r2, #0]

	__asm__ ("B Restore_context");
 80023c2:	f7ff bfe7 	b.w	8002394 <Restore_context>
}
 80023c6:	bf00      	nop
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bc80      	pop	{r7}
 80023cc:	4770      	bx	lr
 80023ce:	bf00      	nop
 80023d0:	200006d4 	.word	0x200006d4
 80023d4:	200006b0 	.word	0x200006b0
 80023d8:	200006cc 	.word	0x200006cc

080023dc <__errno>:
 80023dc:	4b01      	ldr	r3, [pc, #4]	; (80023e4 <__errno+0x8>)
 80023de:	6818      	ldr	r0, [r3, #0]
 80023e0:	4770      	bx	lr
 80023e2:	bf00      	nop
 80023e4:	2000000c 	.word	0x2000000c

080023e8 <__libc_init_array>:
 80023e8:	b570      	push	{r4, r5, r6, lr}
 80023ea:	2600      	movs	r6, #0
 80023ec:	4d0c      	ldr	r5, [pc, #48]	; (8002420 <__libc_init_array+0x38>)
 80023ee:	4c0d      	ldr	r4, [pc, #52]	; (8002424 <__libc_init_array+0x3c>)
 80023f0:	1b64      	subs	r4, r4, r5
 80023f2:	10a4      	asrs	r4, r4, #2
 80023f4:	42a6      	cmp	r6, r4
 80023f6:	d109      	bne.n	800240c <__libc_init_array+0x24>
 80023f8:	f000 f8dc 	bl	80025b4 <_init>
 80023fc:	2600      	movs	r6, #0
 80023fe:	4d0a      	ldr	r5, [pc, #40]	; (8002428 <__libc_init_array+0x40>)
 8002400:	4c0a      	ldr	r4, [pc, #40]	; (800242c <__libc_init_array+0x44>)
 8002402:	1b64      	subs	r4, r4, r5
 8002404:	10a4      	asrs	r4, r4, #2
 8002406:	42a6      	cmp	r6, r4
 8002408:	d105      	bne.n	8002416 <__libc_init_array+0x2e>
 800240a:	bd70      	pop	{r4, r5, r6, pc}
 800240c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002410:	4798      	blx	r3
 8002412:	3601      	adds	r6, #1
 8002414:	e7ee      	b.n	80023f4 <__libc_init_array+0xc>
 8002416:	f855 3b04 	ldr.w	r3, [r5], #4
 800241a:	4798      	blx	r3
 800241c:	3601      	adds	r6, #1
 800241e:	e7f2      	b.n	8002406 <__libc_init_array+0x1e>
 8002420:	0800269c 	.word	0x0800269c
 8002424:	0800269c 	.word	0x0800269c
 8002428:	0800269c 	.word	0x0800269c
 800242c:	080026a0 	.word	0x080026a0

08002430 <malloc>:
 8002430:	4b02      	ldr	r3, [pc, #8]	; (800243c <malloc+0xc>)
 8002432:	4601      	mov	r1, r0
 8002434:	6818      	ldr	r0, [r3, #0]
 8002436:	f000 b82b 	b.w	8002490 <_malloc_r>
 800243a:	bf00      	nop
 800243c:	2000000c 	.word	0x2000000c

08002440 <memset>:
 8002440:	4603      	mov	r3, r0
 8002442:	4402      	add	r2, r0
 8002444:	4293      	cmp	r3, r2
 8002446:	d100      	bne.n	800244a <memset+0xa>
 8002448:	4770      	bx	lr
 800244a:	f803 1b01 	strb.w	r1, [r3], #1
 800244e:	e7f9      	b.n	8002444 <memset+0x4>

08002450 <sbrk_aligned>:
 8002450:	b570      	push	{r4, r5, r6, lr}
 8002452:	4e0e      	ldr	r6, [pc, #56]	; (800248c <sbrk_aligned+0x3c>)
 8002454:	460c      	mov	r4, r1
 8002456:	6831      	ldr	r1, [r6, #0]
 8002458:	4605      	mov	r5, r0
 800245a:	b911      	cbnz	r1, 8002462 <sbrk_aligned+0x12>
 800245c:	f000 f88c 	bl	8002578 <_sbrk_r>
 8002460:	6030      	str	r0, [r6, #0]
 8002462:	4621      	mov	r1, r4
 8002464:	4628      	mov	r0, r5
 8002466:	f000 f887 	bl	8002578 <_sbrk_r>
 800246a:	1c43      	adds	r3, r0, #1
 800246c:	d00a      	beq.n	8002484 <sbrk_aligned+0x34>
 800246e:	1cc4      	adds	r4, r0, #3
 8002470:	f024 0403 	bic.w	r4, r4, #3
 8002474:	42a0      	cmp	r0, r4
 8002476:	d007      	beq.n	8002488 <sbrk_aligned+0x38>
 8002478:	1a21      	subs	r1, r4, r0
 800247a:	4628      	mov	r0, r5
 800247c:	f000 f87c 	bl	8002578 <_sbrk_r>
 8002480:	3001      	adds	r0, #1
 8002482:	d101      	bne.n	8002488 <sbrk_aligned+0x38>
 8002484:	f04f 34ff 	mov.w	r4, #4294967295
 8002488:	4620      	mov	r0, r4
 800248a:	bd70      	pop	{r4, r5, r6, pc}
 800248c:	200006dc 	.word	0x200006dc

08002490 <_malloc_r>:
 8002490:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002494:	1ccd      	adds	r5, r1, #3
 8002496:	f025 0503 	bic.w	r5, r5, #3
 800249a:	3508      	adds	r5, #8
 800249c:	2d0c      	cmp	r5, #12
 800249e:	bf38      	it	cc
 80024a0:	250c      	movcc	r5, #12
 80024a2:	2d00      	cmp	r5, #0
 80024a4:	4607      	mov	r7, r0
 80024a6:	db01      	blt.n	80024ac <_malloc_r+0x1c>
 80024a8:	42a9      	cmp	r1, r5
 80024aa:	d905      	bls.n	80024b8 <_malloc_r+0x28>
 80024ac:	230c      	movs	r3, #12
 80024ae:	2600      	movs	r6, #0
 80024b0:	603b      	str	r3, [r7, #0]
 80024b2:	4630      	mov	r0, r6
 80024b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80024b8:	4e2e      	ldr	r6, [pc, #184]	; (8002574 <_malloc_r+0xe4>)
 80024ba:	f000 f86d 	bl	8002598 <__malloc_lock>
 80024be:	6833      	ldr	r3, [r6, #0]
 80024c0:	461c      	mov	r4, r3
 80024c2:	bb34      	cbnz	r4, 8002512 <_malloc_r+0x82>
 80024c4:	4629      	mov	r1, r5
 80024c6:	4638      	mov	r0, r7
 80024c8:	f7ff ffc2 	bl	8002450 <sbrk_aligned>
 80024cc:	1c43      	adds	r3, r0, #1
 80024ce:	4604      	mov	r4, r0
 80024d0:	d14d      	bne.n	800256e <_malloc_r+0xde>
 80024d2:	6834      	ldr	r4, [r6, #0]
 80024d4:	4626      	mov	r6, r4
 80024d6:	2e00      	cmp	r6, #0
 80024d8:	d140      	bne.n	800255c <_malloc_r+0xcc>
 80024da:	6823      	ldr	r3, [r4, #0]
 80024dc:	4631      	mov	r1, r6
 80024de:	4638      	mov	r0, r7
 80024e0:	eb04 0803 	add.w	r8, r4, r3
 80024e4:	f000 f848 	bl	8002578 <_sbrk_r>
 80024e8:	4580      	cmp	r8, r0
 80024ea:	d13a      	bne.n	8002562 <_malloc_r+0xd2>
 80024ec:	6821      	ldr	r1, [r4, #0]
 80024ee:	3503      	adds	r5, #3
 80024f0:	1a6d      	subs	r5, r5, r1
 80024f2:	f025 0503 	bic.w	r5, r5, #3
 80024f6:	3508      	adds	r5, #8
 80024f8:	2d0c      	cmp	r5, #12
 80024fa:	bf38      	it	cc
 80024fc:	250c      	movcc	r5, #12
 80024fe:	4638      	mov	r0, r7
 8002500:	4629      	mov	r1, r5
 8002502:	f7ff ffa5 	bl	8002450 <sbrk_aligned>
 8002506:	3001      	adds	r0, #1
 8002508:	d02b      	beq.n	8002562 <_malloc_r+0xd2>
 800250a:	6823      	ldr	r3, [r4, #0]
 800250c:	442b      	add	r3, r5
 800250e:	6023      	str	r3, [r4, #0]
 8002510:	e00e      	b.n	8002530 <_malloc_r+0xa0>
 8002512:	6822      	ldr	r2, [r4, #0]
 8002514:	1b52      	subs	r2, r2, r5
 8002516:	d41e      	bmi.n	8002556 <_malloc_r+0xc6>
 8002518:	2a0b      	cmp	r2, #11
 800251a:	d916      	bls.n	800254a <_malloc_r+0xba>
 800251c:	1961      	adds	r1, r4, r5
 800251e:	42a3      	cmp	r3, r4
 8002520:	6025      	str	r5, [r4, #0]
 8002522:	bf18      	it	ne
 8002524:	6059      	strne	r1, [r3, #4]
 8002526:	6863      	ldr	r3, [r4, #4]
 8002528:	bf08      	it	eq
 800252a:	6031      	streq	r1, [r6, #0]
 800252c:	5162      	str	r2, [r4, r5]
 800252e:	604b      	str	r3, [r1, #4]
 8002530:	4638      	mov	r0, r7
 8002532:	f104 060b 	add.w	r6, r4, #11
 8002536:	f000 f835 	bl	80025a4 <__malloc_unlock>
 800253a:	f026 0607 	bic.w	r6, r6, #7
 800253e:	1d23      	adds	r3, r4, #4
 8002540:	1af2      	subs	r2, r6, r3
 8002542:	d0b6      	beq.n	80024b2 <_malloc_r+0x22>
 8002544:	1b9b      	subs	r3, r3, r6
 8002546:	50a3      	str	r3, [r4, r2]
 8002548:	e7b3      	b.n	80024b2 <_malloc_r+0x22>
 800254a:	6862      	ldr	r2, [r4, #4]
 800254c:	42a3      	cmp	r3, r4
 800254e:	bf0c      	ite	eq
 8002550:	6032      	streq	r2, [r6, #0]
 8002552:	605a      	strne	r2, [r3, #4]
 8002554:	e7ec      	b.n	8002530 <_malloc_r+0xa0>
 8002556:	4623      	mov	r3, r4
 8002558:	6864      	ldr	r4, [r4, #4]
 800255a:	e7b2      	b.n	80024c2 <_malloc_r+0x32>
 800255c:	4634      	mov	r4, r6
 800255e:	6876      	ldr	r6, [r6, #4]
 8002560:	e7b9      	b.n	80024d6 <_malloc_r+0x46>
 8002562:	230c      	movs	r3, #12
 8002564:	4638      	mov	r0, r7
 8002566:	603b      	str	r3, [r7, #0]
 8002568:	f000 f81c 	bl	80025a4 <__malloc_unlock>
 800256c:	e7a1      	b.n	80024b2 <_malloc_r+0x22>
 800256e:	6025      	str	r5, [r4, #0]
 8002570:	e7de      	b.n	8002530 <_malloc_r+0xa0>
 8002572:	bf00      	nop
 8002574:	200006d8 	.word	0x200006d8

08002578 <_sbrk_r>:
 8002578:	b538      	push	{r3, r4, r5, lr}
 800257a:	2300      	movs	r3, #0
 800257c:	4d05      	ldr	r5, [pc, #20]	; (8002594 <_sbrk_r+0x1c>)
 800257e:	4604      	mov	r4, r0
 8002580:	4608      	mov	r0, r1
 8002582:	602b      	str	r3, [r5, #0]
 8002584:	f7fe f85a 	bl	800063c <_sbrk>
 8002588:	1c43      	adds	r3, r0, #1
 800258a:	d102      	bne.n	8002592 <_sbrk_r+0x1a>
 800258c:	682b      	ldr	r3, [r5, #0]
 800258e:	b103      	cbz	r3, 8002592 <_sbrk_r+0x1a>
 8002590:	6023      	str	r3, [r4, #0]
 8002592:	bd38      	pop	{r3, r4, r5, pc}
 8002594:	200006e0 	.word	0x200006e0

08002598 <__malloc_lock>:
 8002598:	4801      	ldr	r0, [pc, #4]	; (80025a0 <__malloc_lock+0x8>)
 800259a:	f000 b809 	b.w	80025b0 <__retarget_lock_acquire_recursive>
 800259e:	bf00      	nop
 80025a0:	200006e4 	.word	0x200006e4

080025a4 <__malloc_unlock>:
 80025a4:	4801      	ldr	r0, [pc, #4]	; (80025ac <__malloc_unlock+0x8>)
 80025a6:	f000 b804 	b.w	80025b2 <__retarget_lock_release_recursive>
 80025aa:	bf00      	nop
 80025ac:	200006e4 	.word	0x200006e4

080025b0 <__retarget_lock_acquire_recursive>:
 80025b0:	4770      	bx	lr

080025b2 <__retarget_lock_release_recursive>:
 80025b2:	4770      	bx	lr

080025b4 <_init>:
 80025b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025b6:	bf00      	nop
 80025b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80025ba:	bc08      	pop	{r3}
 80025bc:	469e      	mov	lr, r3
 80025be:	4770      	bx	lr

080025c0 <_fini>:
 80025c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025c2:	bf00      	nop
 80025c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80025c6:	bc08      	pop	{r3}
 80025c8:	469e      	mov	lr, r3
 80025ca:	4770      	bx	lr
