--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml nexys3.twx nexys3.ncd -o nexys3.twr nexys3.pcf

Design file:              nexys3.ncd
Physical constraint file: nexys3.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 35483 paths analyzed, 1130 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.258ns.
--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_12 (SLICE_X14Y22.A4), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.194ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.331 - 0.360)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.AQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X16Y22.A3      net (fanout=18)       1.606   inst_wd<4>
    SLICE_X16Y22.A       Tilo                  0.205   uart_top_/tx_data<15>
                                                       seq_/rf_/Mmux_o_data_a71
    DSP48_X0Y4.B15       net (fanout=4)        0.962   seq_tx_data<15>
    DSP48_X0Y4.M12       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X14Y22.A4      net (fanout=4)        1.377   seq_/alu_/mult_data<12>
    SLICE_X14Y22.CLK     Tas                   0.289   seq_/rf_/rf_3<15>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT41
                                                       seq_/rf_/rf_3_12
    -------------------------------------------------  ---------------------------
    Total                                      8.194ns (4.249ns logic, 3.945ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.160ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.331 - 0.360)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.AQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X16Y21.C1      net (fanout=18)       1.554   inst_wd<4>
    SLICE_X16Y21.C       Tilo                  0.205   uart_top_/tx_data<14>
                                                       seq_/rf_/Mmux_o_data_a61
    DSP48_X0Y4.B14       net (fanout=5)        0.980   seq_tx_data<14>
    DSP48_X0Y4.M12       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X14Y22.A4      net (fanout=4)        1.377   seq_/alu_/mult_data<12>
    SLICE_X14Y22.CLK     Tas                   0.289   seq_/rf_/rf_3<15>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT41
                                                       seq_/rf_/rf_3_12
    -------------------------------------------------  ---------------------------
    Total                                      8.160ns (4.249ns logic, 3.911ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_60 (FF)
  Destination:          seq_/rf_/rf_3_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.126ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.144 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_60 to seq_/rf_/rf_3_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.AQ      Tcko                  0.447   seq_/rf_/rf_3<60>
                                                       seq_/rf_/rf_3_60
    SLICE_X17Y20.C1      net (fanout=3)        1.562   seq_/rf_/rf_3<60>
    SLICE_X17Y20.C       Tilo                  0.259   uart_top_/tx_data<12>
                                                       seq_/rf_/Mmux_o_data_a41
    DSP48_X0Y4.B12       net (fanout=5)        0.828   seq_tx_data<12>
    DSP48_X0Y4.M12       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X14Y22.A4      net (fanout=4)        1.377   seq_/alu_/mult_data<12>
    SLICE_X14Y22.CLK     Tas                   0.289   seq_/rf_/rf_3<15>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT41
                                                       seq_/rf_/rf_3_12
    -------------------------------------------------  ---------------------------
    Total                                      8.126ns (4.359ns logic, 3.767ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_14 (SLICE_X14Y22.C4), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.179ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.331 - 0.360)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.AQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X16Y22.A3      net (fanout=18)       1.606   inst_wd<4>
    SLICE_X16Y22.A       Tilo                  0.205   uart_top_/tx_data<15>
                                                       seq_/rf_/Mmux_o_data_a71
    DSP48_X0Y4.B15       net (fanout=4)        0.962   seq_tx_data<15>
    DSP48_X0Y4.M14       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X14Y22.C4      net (fanout=4)        1.362   seq_/alu_/mult_data<14>
    SLICE_X14Y22.CLK     Tas                   0.289   seq_/rf_/rf_3<15>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT61
                                                       seq_/rf_/rf_3_14
    -------------------------------------------------  ---------------------------
    Total                                      8.179ns (4.249ns logic, 3.930ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.145ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.331 - 0.360)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.AQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X16Y21.C1      net (fanout=18)       1.554   inst_wd<4>
    SLICE_X16Y21.C       Tilo                  0.205   uart_top_/tx_data<14>
                                                       seq_/rf_/Mmux_o_data_a61
    DSP48_X0Y4.B14       net (fanout=5)        0.980   seq_tx_data<14>
    DSP48_X0Y4.M14       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X14Y22.C4      net (fanout=4)        1.362   seq_/alu_/mult_data<14>
    SLICE_X14Y22.CLK     Tas                   0.289   seq_/rf_/rf_3<15>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT61
                                                       seq_/rf_/rf_3_14
    -------------------------------------------------  ---------------------------
    Total                                      8.145ns (4.249ns logic, 3.896ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_60 (FF)
  Destination:          seq_/rf_/rf_3_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.111ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.144 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_60 to seq_/rf_/rf_3_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.AQ      Tcko                  0.447   seq_/rf_/rf_3<60>
                                                       seq_/rf_/rf_3_60
    SLICE_X17Y20.C1      net (fanout=3)        1.562   seq_/rf_/rf_3<60>
    SLICE_X17Y20.C       Tilo                  0.259   uart_top_/tx_data<12>
                                                       seq_/rf_/Mmux_o_data_a41
    DSP48_X0Y4.B12       net (fanout=5)        0.828   seq_tx_data<12>
    DSP48_X0Y4.M14       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X14Y22.C4      net (fanout=4)        1.362   seq_/alu_/mult_data<14>
    SLICE_X14Y22.CLK     Tas                   0.289   seq_/rf_/rf_3<15>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT61
                                                       seq_/rf_/rf_3_14
    -------------------------------------------------  ---------------------------
    Total                                      8.111ns (4.359ns logic, 3.752ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_43 (SLICE_X13Y20.D3), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_43 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.186ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.342 - 0.360)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.AQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X16Y22.A3      net (fanout=18)       1.606   inst_wd<4>
    SLICE_X16Y22.A       Tilo                  0.205   uart_top_/tx_data<15>
                                                       seq_/rf_/Mmux_o_data_a71
    DSP48_X0Y4.B15       net (fanout=4)        0.962   seq_tx_data<15>
    DSP48_X0Y4.M11       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X13Y20.D3      net (fanout=4)        1.336   seq_/alu_/mult_data<11>
    SLICE_X13Y20.CLK     Tas                   0.322   seq_/rf_/rf_3<43>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT31
                                                       seq_/rf_/rf_3_43
    -------------------------------------------------  ---------------------------
    Total                                      8.186ns (4.282ns logic, 3.904ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_43 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.152ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.342 - 0.360)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y15.AQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X16Y21.C1      net (fanout=18)       1.554   inst_wd<4>
    SLICE_X16Y21.C       Tilo                  0.205   uart_top_/tx_data<14>
                                                       seq_/rf_/Mmux_o_data_a61
    DSP48_X0Y4.B14       net (fanout=5)        0.980   seq_tx_data<14>
    DSP48_X0Y4.M11       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X13Y20.D3      net (fanout=4)        1.336   seq_/alu_/mult_data<11>
    SLICE_X13Y20.CLK     Tas                   0.322   seq_/rf_/rf_3<43>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT31
                                                       seq_/rf_/rf_3_43
    -------------------------------------------------  ---------------------------
    Total                                      8.152ns (4.282ns logic, 3.870ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_60 (FF)
  Destination:          seq_/rf_/rf_3_43 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.118ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.252 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_60 to seq_/rf_/rf_3_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.AQ      Tcko                  0.447   seq_/rf_/rf_3<60>
                                                       seq_/rf_/rf_3_60
    SLICE_X17Y20.C1      net (fanout=3)        1.562   seq_/rf_/rf_3<60>
    SLICE_X17Y20.C       Tilo                  0.259   uart_top_/tx_data<12>
                                                       seq_/rf_/Mmux_o_data_a41
    DSP48_X0Y4.B12       net (fanout=5)        0.828   seq_tx_data<12>
    DSP48_X0Y4.M11       Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X13Y20.D3      net (fanout=4)        1.336   seq_/alu_/mult_data<11>
    SLICE_X13Y20.CLK     Tas                   0.322   seq_/rf_/rf_3<43>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT31
                                                       seq_/rf_/rf_3_43
    -------------------------------------------------  ---------------------------
    Total                                      8.118ns (4.392ns logic, 3.726ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_3 (SLICE_X12Y16.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seq_/rf_/rf_3_3 (FF)
  Destination:          seq_/rf_/rf_3_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seq_/rf_/rf_3_3 to seq_/rf_/rf_3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.DQ      Tcko                  0.200   seq_/rf_/rf_3<3>
                                                       seq_/rf_/rf_3_3
    SLICE_X12Y16.D6      net (fanout=3)        0.021   seq_/rf_/rf_3<3>
    SLICE_X12Y16.CLK     Tah         (-Th)    -0.190   seq_/rf_/rf_3<3>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT101
                                                       seq_/rf_/rf_3_3
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_58 (SLICE_X12Y20.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seq_/rf_/rf_3_58 (FF)
  Destination:          seq_/rf_/rf_3_58 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seq_/rf_/rf_3_58 to seq_/rf_/rf_3_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y20.AQ      Tcko                  0.200   seq_/rf_/rf_3<58>
                                                       seq_/rf_/rf_3_58
    SLICE_X12Y20.A6      net (fanout=3)        0.023   seq_/rf_/rf_3<58>
    SLICE_X12Y20.CLK     Tah         (-Th)    -0.190   seq_/rf_/rf_3<58>
                                                       seq_/rf_/Mmux_rf[0][15]_i_wdata[15]_mux_5_OUT21
                                                       seq_/rf_/rf_3_58
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_36 (SLICE_X12Y17.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seq_/rf_/rf_3_36 (FF)
  Destination:          seq_/rf_/rf_3_36 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seq_/rf_/rf_3_36 to seq_/rf_/rf_3_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.AQ      Tcko                  0.200   seq_/rf_/rf_3<39>
                                                       seq_/rf_/rf_3_36
    SLICE_X12Y17.A6      net (fanout=3)        0.028   seq_/rf_/rf_3<36>
    SLICE_X12Y17.CLK     Tah         (-Th)    -0.190   seq_/rf_/rf_3<39>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT111
                                                       seq_/rf_/rf_3_36
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X1Y17.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Location pin: RAMB8_X1Y17.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.258|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 35483 paths, 0 nets, and 1473 connections

Design statistics:
   Minimum period:   8.258ns{1}   (Maximum frequency: 121.095MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb  5 20:22:50 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 404 MB



