spice

.load ./int.so

.verilog
paramset myint integrator;
	.gain=.13k;
endparamset

myint int1 (nint, 0, n1, 0);
spice

.param pv=1
.param iv=0
.param del=0

V1 n1 0 pulse iv=iv pv=pv rise=2m delay=del

.print tran v(nodes) state0(int1) hidden(0)
.tran 0 10m 1m basic trace=n

.param pv=-1
.param iv=1
.param del=10m

.tran 30m basic trace=n

.status notime
.end
