\hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants}{}\section{S\+T\+M32\+F1\+X\+X\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+L\+O\+W\+\_\+\+L\+E\+V\+E\+L\+\_\+\+Exported\+\_\+\+Constants}
\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants}\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___l_e_d}{S\+T\+M32\+F1\+X\+X\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+L\+O\+W\+\_\+\+L\+E\+V\+E\+L\+\_\+\+L\+ED}}
\item 
\mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___b_u_t_t_o_n}{S\+T\+M32\+F1\+X\+X\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+L\+O\+W\+\_\+\+L\+E\+V\+E\+L\+\_\+\+B\+U\+T\+T\+ON}}
\item 
\mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___s_p_i}{S\+T\+M32\+F1\+X\+X\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+L\+O\+W\+\_\+\+L\+E\+V\+E\+L\+\_\+\+S\+PI}}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_ga04d57a6c18b2d5e81f31093e58ed0c62}{S\+D\+\_\+\+C\+S\+\_\+\+P\+IN}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga32dbe930f52ce5ab60190c65e9dc741e}{G\+P\+I\+O\+\_\+\+Pin\+\_\+5}}                  /$\ast$ P\+B.\+5 $\ast$/
\begin{DoxyCompactList}\small\item\em SD Chip Select pin. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_gaaaff9bd4922137edd642571ec1cafda3}{S\+D\+\_\+\+C\+S\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+RT}}~\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{G\+P\+I\+OB}}                       /$\ast$ \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{G\+P\+I\+OB}} $\ast$/
\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_ga7be3542936287b33064681e089451c7c}{S\+D\+\_\+\+C\+S\+\_\+\+G\+P\+I\+O\+\_\+\+C\+LK}}~\mbox{\hyperlink{group___a_p_b2__peripheral_ga8c8909c3640508e9ce31dff80010a6dd}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+G\+P\+I\+OB}}
\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_ga402d8ccd0bb0a6cc377222e75b8e050e}{L\+C\+D\+\_\+\+D\+C\+\_\+\+P\+IN}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_gaad1891082d5d6bcac06c2729a9fdd2f0}{G\+P\+I\+O\+\_\+\+Pin\+\_\+9}}                  /$\ast$ P\+A.\+9 $\ast$/
\begin{DoxyCompactList}\small\item\em L\+CD Data/\+Command pin. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_gab5a6486a69fe569816e674dfd75390d3}{L\+C\+D\+\_\+\+D\+C\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+RT}}~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{G\+P\+I\+OA}}                       /$\ast$ \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{G\+P\+I\+OA}} $\ast$/
\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_gaa5f356963086dc866ef18f8a62541992}{L\+C\+D\+\_\+\+D\+C\+\_\+\+G\+P\+I\+O\+\_\+\+C\+LK}}~\mbox{\hyperlink{group___a_p_b2__peripheral_ga44b92fbf2e288796b1acbce2708f3636}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+G\+P\+I\+OA}}
\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_ga50d72083b1ed4dd0bc2eaabb4a0332c8}{L\+C\+D\+\_\+\+C\+S\+\_\+\+P\+IN}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_gaf047899d873f27c2db9f50b342e35a58}{G\+P\+I\+O\+\_\+\+Pin\+\_\+6}}                  /$\ast$ P\+B.\+6$\ast$/
\begin{DoxyCompactList}\small\item\em L\+CD Chip Select pin. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_gacd6d9762c06baa185975179e4f6135d6}{L\+C\+D\+\_\+\+C\+S\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+RT}}~\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{G\+P\+I\+OB}}                       /$\ast$ \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{G\+P\+I\+OB}} $\ast$/
\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_ga9afa8ea431328978f868d24a9df4fb5a}{L\+C\+D\+\_\+\+C\+S\+\_\+\+G\+P\+I\+O\+\_\+\+C\+LK}}~\mbox{\hyperlink{group___a_p_b2__peripheral_ga8c8909c3640508e9ce31dff80010a6dd}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+G\+P\+I\+OB}}
\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_gab44c1065d38c298955fc028346984340}{A\+D\+Cx}}~\mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{A\+D\+C1}}
\begin{DoxyCompactList}\small\item\em A\+DC Interface pins. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_ga44d38ab4d4e88e679184bbbffdac00dd}{A\+D\+C\+\_\+\+C\+LK}}~\mbox{\hyperlink{group___a_p_b2__peripheral_gacd24acb2cd5ca208652157f6c13d3145}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+A\+D\+C1}}
\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_ga01de5d900ec9a1bc5ddf70ab0a6a081b}{A\+D\+C\+\_\+\+G\+P\+I\+O\+\_\+\+P\+IN}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_gab305b8d1be9f89bf2b4a05589b456049}{G\+P\+I\+O\+\_\+\+Pin\+\_\+0}}                  /$\ast$ P\+B.\+0  $\ast$/
\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_ga0ef758d6de072254eaeb92726de1f257}{A\+D\+C\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+RT}}~\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{G\+P\+I\+OB}}                       /$\ast$ \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{G\+P\+I\+OB}} $\ast$/
\item 
\#define \mbox{\hyperlink{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_ga5bf0185e3342668b80e394d65962bd7b}{A\+D\+C\+\_\+\+G\+P\+I\+O\+\_\+\+C\+LK}}~\mbox{\hyperlink{group___a_p_b2__peripheral_ga8c8909c3640508e9ce31dff80010a6dd}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+G\+P\+I\+OB}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_ga44d38ab4d4e88e679184bbbffdac00dd}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_ga44d38ab4d4e88e679184bbbffdac00dd}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants}!ADC\_CLK@{ADC\_CLK}}
\index{ADC\_CLK@{ADC\_CLK}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants}}
\subsubsection{\texorpdfstring{ADC\_CLK}{ADC\_CLK}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+LK~\mbox{\hyperlink{group___a_p_b2__peripheral_gacd24acb2cd5ca208652157f6c13d3145}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+A\+D\+C1}}}

\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_ga5bf0185e3342668b80e394d65962bd7b}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_ga5bf0185e3342668b80e394d65962bd7b}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants}!ADC\_GPIO\_CLK@{ADC\_GPIO\_CLK}}
\index{ADC\_GPIO\_CLK@{ADC\_GPIO\_CLK}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants}}
\subsubsection{\texorpdfstring{ADC\_GPIO\_CLK}{ADC\_GPIO\_CLK}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+G\+P\+I\+O\+\_\+\+C\+LK~\mbox{\hyperlink{group___a_p_b2__peripheral_ga8c8909c3640508e9ce31dff80010a6dd}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+G\+P\+I\+OB}}}

\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_ga01de5d900ec9a1bc5ddf70ab0a6a081b}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_ga01de5d900ec9a1bc5ddf70ab0a6a081b}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants}!ADC\_GPIO\_PIN@{ADC\_GPIO\_PIN}}
\index{ADC\_GPIO\_PIN@{ADC\_GPIO\_PIN}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants}}
\subsubsection{\texorpdfstring{ADC\_GPIO\_PIN}{ADC\_GPIO\_PIN}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+G\+P\+I\+O\+\_\+\+P\+IN~\mbox{\hyperlink{group___g_p_i_o__pins__define_gab305b8d1be9f89bf2b4a05589b456049}{G\+P\+I\+O\+\_\+\+Pin\+\_\+0}}                  /$\ast$ P\+B.\+0  $\ast$/}

\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_ga0ef758d6de072254eaeb92726de1f257}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_ga0ef758d6de072254eaeb92726de1f257}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants}!ADC\_GPIO\_PORT@{ADC\_GPIO\_PORT}}
\index{ADC\_GPIO\_PORT@{ADC\_GPIO\_PORT}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants}}
\subsubsection{\texorpdfstring{ADC\_GPIO\_PORT}{ADC\_GPIO\_PORT}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+RT~\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{G\+P\+I\+OB}}                       /$\ast$ \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{G\+P\+I\+OB}} $\ast$/}

\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_gab44c1065d38c298955fc028346984340}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_gab44c1065d38c298955fc028346984340}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants}!ADCx@{ADCx}}
\index{ADCx@{ADCx}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants}}
\subsubsection{\texorpdfstring{ADCx}{ADCx}}
{\footnotesize\ttfamily \#define A\+D\+Cx~\mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{A\+D\+C1}}}



A\+DC Interface pins. 

\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_ga9afa8ea431328978f868d24a9df4fb5a}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_ga9afa8ea431328978f868d24a9df4fb5a}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants}!LCD\_CS\_GPIO\_CLK@{LCD\_CS\_GPIO\_CLK}}
\index{LCD\_CS\_GPIO\_CLK@{LCD\_CS\_GPIO\_CLK}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants}}
\subsubsection{\texorpdfstring{LCD\_CS\_GPIO\_CLK}{LCD\_CS\_GPIO\_CLK}}
{\footnotesize\ttfamily \#define L\+C\+D\+\_\+\+C\+S\+\_\+\+G\+P\+I\+O\+\_\+\+C\+LK~\mbox{\hyperlink{group___a_p_b2__peripheral_ga8c8909c3640508e9ce31dff80010a6dd}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+G\+P\+I\+OB}}}

\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_gacd6d9762c06baa185975179e4f6135d6}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_gacd6d9762c06baa185975179e4f6135d6}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants}!LCD\_CS\_GPIO\_PORT@{LCD\_CS\_GPIO\_PORT}}
\index{LCD\_CS\_GPIO\_PORT@{LCD\_CS\_GPIO\_PORT}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants}}
\subsubsection{\texorpdfstring{LCD\_CS\_GPIO\_PORT}{LCD\_CS\_GPIO\_PORT}}
{\footnotesize\ttfamily \#define L\+C\+D\+\_\+\+C\+S\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+RT~\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{G\+P\+I\+OB}}                       /$\ast$ \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{G\+P\+I\+OB}} $\ast$/}

\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_ga50d72083b1ed4dd0bc2eaabb4a0332c8}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_ga50d72083b1ed4dd0bc2eaabb4a0332c8}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants}!LCD\_CS\_PIN@{LCD\_CS\_PIN}}
\index{LCD\_CS\_PIN@{LCD\_CS\_PIN}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants}}
\subsubsection{\texorpdfstring{LCD\_CS\_PIN}{LCD\_CS\_PIN}}
{\footnotesize\ttfamily \#define L\+C\+D\+\_\+\+C\+S\+\_\+\+P\+IN~\mbox{\hyperlink{group___g_p_i_o__pins__define_gaf047899d873f27c2db9f50b342e35a58}{G\+P\+I\+O\+\_\+\+Pin\+\_\+6}}                  /$\ast$ P\+B.\+6$\ast$/}



L\+CD Chip Select pin. 

\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_gaa5f356963086dc866ef18f8a62541992}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_gaa5f356963086dc866ef18f8a62541992}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants}!LCD\_DC\_GPIO\_CLK@{LCD\_DC\_GPIO\_CLK}}
\index{LCD\_DC\_GPIO\_CLK@{LCD\_DC\_GPIO\_CLK}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants}}
\subsubsection{\texorpdfstring{LCD\_DC\_GPIO\_CLK}{LCD\_DC\_GPIO\_CLK}}
{\footnotesize\ttfamily \#define L\+C\+D\+\_\+\+D\+C\+\_\+\+G\+P\+I\+O\+\_\+\+C\+LK~\mbox{\hyperlink{group___a_p_b2__peripheral_ga44b92fbf2e288796b1acbce2708f3636}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+G\+P\+I\+OA}}}

\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_gab5a6486a69fe569816e674dfd75390d3}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_gab5a6486a69fe569816e674dfd75390d3}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants}!LCD\_DC\_GPIO\_PORT@{LCD\_DC\_GPIO\_PORT}}
\index{LCD\_DC\_GPIO\_PORT@{LCD\_DC\_GPIO\_PORT}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants}}
\subsubsection{\texorpdfstring{LCD\_DC\_GPIO\_PORT}{LCD\_DC\_GPIO\_PORT}}
{\footnotesize\ttfamily \#define L\+C\+D\+\_\+\+D\+C\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+RT~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{G\+P\+I\+OA}}                       /$\ast$ \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{G\+P\+I\+OA}} $\ast$/}

\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_ga402d8ccd0bb0a6cc377222e75b8e050e}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_ga402d8ccd0bb0a6cc377222e75b8e050e}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants}!LCD\_DC\_PIN@{LCD\_DC\_PIN}}
\index{LCD\_DC\_PIN@{LCD\_DC\_PIN}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants}}
\subsubsection{\texorpdfstring{LCD\_DC\_PIN}{LCD\_DC\_PIN}}
{\footnotesize\ttfamily \#define L\+C\+D\+\_\+\+D\+C\+\_\+\+P\+IN~\mbox{\hyperlink{group___g_p_i_o__pins__define_gaad1891082d5d6bcac06c2729a9fdd2f0}{G\+P\+I\+O\+\_\+\+Pin\+\_\+9}}                  /$\ast$ P\+A.\+9 $\ast$/}



L\+CD Data/\+Command pin. 

\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_ga7be3542936287b33064681e089451c7c}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_ga7be3542936287b33064681e089451c7c}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants}!SD\_CS\_GPIO\_CLK@{SD\_CS\_GPIO\_CLK}}
\index{SD\_CS\_GPIO\_CLK@{SD\_CS\_GPIO\_CLK}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants}}
\subsubsection{\texorpdfstring{SD\_CS\_GPIO\_CLK}{SD\_CS\_GPIO\_CLK}}
{\footnotesize\ttfamily \#define S\+D\+\_\+\+C\+S\+\_\+\+G\+P\+I\+O\+\_\+\+C\+LK~\mbox{\hyperlink{group___a_p_b2__peripheral_ga8c8909c3640508e9ce31dff80010a6dd}{R\+C\+C\+\_\+\+A\+P\+B2\+Periph\+\_\+\+G\+P\+I\+OB}}}

\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_gaaaff9bd4922137edd642571ec1cafda3}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_gaaaff9bd4922137edd642571ec1cafda3}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants}!SD\_CS\_GPIO\_PORT@{SD\_CS\_GPIO\_PORT}}
\index{SD\_CS\_GPIO\_PORT@{SD\_CS\_GPIO\_PORT}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants}}
\subsubsection{\texorpdfstring{SD\_CS\_GPIO\_PORT}{SD\_CS\_GPIO\_PORT}}
{\footnotesize\ttfamily \#define S\+D\+\_\+\+C\+S\+\_\+\+G\+P\+I\+O\+\_\+\+P\+O\+RT~\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{G\+P\+I\+OB}}                       /$\ast$ \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{G\+P\+I\+OB}} $\ast$/}

\mbox{\Hypertarget{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_ga04d57a6c18b2d5e81f31093e58ed0c62}\label{group___s_t_m32_f1_x_x___n_u_c_l_e_o___l_o_w___l_e_v_e_l___exported___constants_ga04d57a6c18b2d5e81f31093e58ed0c62}} 
\index{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants}!SD\_CS\_PIN@{SD\_CS\_PIN}}
\index{SD\_CS\_PIN@{SD\_CS\_PIN}!STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants@{STM32F1XX\_NUCLEO\_LOW\_LEVEL\_Exported\_Constants}}
\subsubsection{\texorpdfstring{SD\_CS\_PIN}{SD\_CS\_PIN}}
{\footnotesize\ttfamily \#define S\+D\+\_\+\+C\+S\+\_\+\+P\+IN~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga32dbe930f52ce5ab60190c65e9dc741e}{G\+P\+I\+O\+\_\+\+Pin\+\_\+5}}                  /$\ast$ P\+B.\+5 $\ast$/}



SD Chip Select pin. 

