\chapter{Full Schematics of the \gls{EDiC}}\label{cha:schem}

\twopagepicture{l}{schematic_2.pdf}{Schematic: Program Counter / Instruction ROM.}{fig:schPC}
\twopagepicture{l}{schematic_3.pdf}{Schematic: RAM.}{fig:schRAM}
\twopagepicture{l}{schematic_4.pdf}{Schematic: Microcode.}{fig:schMC}
\twopagepicture{l}{schematic_5.pdf}{Schematic: Clock and Reset.}{fig:schClk}
\twopagepicture{l}{schematic_6.pdf}{Schematic: Built-In I/O.}{fig:schIO}
\twopagepicture{l}{schematic_7.pdf}{Schematic: Register Set + ALU output.}{fig:schReg}
\twopagepicture{l}{schematic_8.pdf}{Schematic: combinatorial ALU.}{fig:schAlu}