Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:14:19 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/single_port_ram/post_route_timing.rpt
| Design       : single_port_ram
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
addr[0]                        ram_reg_0/ADDRARDADDR[4]       inf           
addr[1]                        ram_reg_0/ADDRARDADDR[5]       inf           
addr[2]                        ram_reg_0/ADDRARDADDR[6]       inf           
addr[3]                        ram_reg_0/ADDRARDADDR[7]       inf           
addr[0]                        ram_reg_0/ADDRBWRADDR[4]       inf           
addr[1]                        ram_reg_0/ADDRBWRADDR[5]       inf           
addr[2]                        ram_reg_0/ADDRBWRADDR[6]       inf           
addr[3]                        ram_reg_0/ADDRBWRADDR[7]       inf           
data[0]                        ram_reg_0/DIADI[0]             inf           
data[10]                       ram_reg_0/DIADI[10]            inf           
data[11]                       ram_reg_0/DIADI[11]            inf           
data[12]                       ram_reg_0/DIADI[12]            inf           
data[13]                       ram_reg_0/DIADI[13]            inf           
data[14]                       ram_reg_0/DIADI[14]            inf           
data[15]                       ram_reg_0/DIADI[15]            inf           
data[1]                        ram_reg_0/DIADI[1]             inf           
data[2]                        ram_reg_0/DIADI[2]             inf           
data[3]                        ram_reg_0/DIADI[3]             inf           
data[4]                        ram_reg_0/DIADI[4]             inf           
data[5]                        ram_reg_0/DIADI[5]             inf           
data[6]                        ram_reg_0/DIADI[6]             inf           
data[7]                        ram_reg_0/DIADI[7]             inf           
data[8]                        ram_reg_0/DIADI[8]             inf           
data[9]                        ram_reg_0/DIADI[9]             inf           
data[18]                       ram_reg_0/DIBDI[0]             inf           
data[28]                       ram_reg_0/DIBDI[10]            inf           
data[29]                       ram_reg_0/DIBDI[11]            inf           
data[30]                       ram_reg_0/DIBDI[12]            inf           
data[31]                       ram_reg_0/DIBDI[13]            inf           
data[32]                       ram_reg_0/DIBDI[14]            inf           
data[33]                       ram_reg_0/DIBDI[15]            inf           
data[19]                       ram_reg_0/DIBDI[1]             inf           
data[20]                       ram_reg_0/DIBDI[2]             inf           
data[21]                       ram_reg_0/DIBDI[3]             inf           
data[22]                       ram_reg_0/DIBDI[4]             inf           
data[23]                       ram_reg_0/DIBDI[5]             inf           
data[24]                       ram_reg_0/DIBDI[6]             inf           
data[25]                       ram_reg_0/DIBDI[7]             inf           
data[26]                       ram_reg_0/DIBDI[8]             inf           
data[27]                       ram_reg_0/DIBDI[9]             inf           
data[16]                       ram_reg_0/DIPADIP[0]           inf           
data[17]                       ram_reg_0/DIPADIP[1]           inf           
data[34]                       ram_reg_0/DIPBDIP[0]           inf           
data[35]                       ram_reg_0/DIPBDIP[1]           inf           
we                             ram_reg_0/WEA[0]               inf           
we                             ram_reg_0/WEA[1]               inf           
we                             ram_reg_0/WEBWE[0]             inf           
we                             ram_reg_0/WEBWE[1]             inf           
addr[0]                        ram_reg_1/ADDRARDADDR[4]       inf           
addr[1]                        ram_reg_1/ADDRARDADDR[5]       inf           
addr[2]                        ram_reg_1/ADDRARDADDR[6]       inf           
addr[3]                        ram_reg_1/ADDRARDADDR[7]       inf           
addr[0]                        ram_reg_1/ADDRBWRADDR[4]       inf           
addr[1]                        ram_reg_1/ADDRBWRADDR[5]       inf           
addr[2]                        ram_reg_1/ADDRBWRADDR[6]       inf           
addr[3]                        ram_reg_1/ADDRBWRADDR[7]       inf           
data[36]                       ram_reg_1/DIADI[0]             inf           
data[46]                       ram_reg_1/DIADI[10]            inf           
data[47]                       ram_reg_1/DIADI[11]            inf           
data[48]                       ram_reg_1/DIADI[12]            inf           
data[49]                       ram_reg_1/DIADI[13]            inf           
data[50]                       ram_reg_1/DIADI[14]            inf           
data[51]                       ram_reg_1/DIADI[15]            inf           
data[37]                       ram_reg_1/DIADI[1]             inf           
data[38]                       ram_reg_1/DIADI[2]             inf           
data[39]                       ram_reg_1/DIADI[3]             inf           
data[40]                       ram_reg_1/DIADI[4]             inf           
data[41]                       ram_reg_1/DIADI[5]             inf           
data[42]                       ram_reg_1/DIADI[6]             inf           
data[43]                       ram_reg_1/DIADI[7]             inf           
data[44]                       ram_reg_1/DIADI[8]             inf           
data[45]                       ram_reg_1/DIADI[9]             inf           
data[54]                       ram_reg_1/DIBDI[0]             inf           
data[64]                       ram_reg_1/DIBDI[10]            inf           
data[65]                       ram_reg_1/DIBDI[11]            inf           
data[66]                       ram_reg_1/DIBDI[12]            inf           
data[67]                       ram_reg_1/DIBDI[13]            inf           
data[68]                       ram_reg_1/DIBDI[14]            inf           
data[69]                       ram_reg_1/DIBDI[15]            inf           
data[55]                       ram_reg_1/DIBDI[1]             inf           
data[56]                       ram_reg_1/DIBDI[2]             inf           
data[57]                       ram_reg_1/DIBDI[3]             inf           
data[58]                       ram_reg_1/DIBDI[4]             inf           
data[59]                       ram_reg_1/DIBDI[5]             inf           
data[60]                       ram_reg_1/DIBDI[6]             inf           
data[61]                       ram_reg_1/DIBDI[7]             inf           
data[62]                       ram_reg_1/DIBDI[8]             inf           
data[63]                       ram_reg_1/DIBDI[9]             inf           
data[52]                       ram_reg_1/DIPADIP[0]           inf           
data[53]                       ram_reg_1/DIPADIP[1]           inf           
data[70]                       ram_reg_1/DIPBDIP[0]           inf           
data[71]                       ram_reg_1/DIPBDIP[1]           inf           
we                             ram_reg_1/WEA[0]               inf           
we                             ram_reg_1/WEA[1]               inf           
we                             ram_reg_1/WEBWE[0]             inf           
we                             ram_reg_1/WEBWE[1]             inf           
addr[0]                        ram_reg_2/ADDRARDADDR[4]       inf           
addr[1]                        ram_reg_2/ADDRARDADDR[5]       inf           
addr[2]                        ram_reg_2/ADDRARDADDR[6]       inf           
addr[3]                        ram_reg_2/ADDRARDADDR[7]       inf           



