-- ==============================================================
-- Generated by Dot2Vhdl ver. 2.0
-- File created: Fri Jun 23 11:55:41 2023

-- ==============================================================
library IEEE; 
use IEEE.std_logic_1164.all; 
use IEEE.numeric_std.all; 
use work.customTypes.all; 
-- ==============================================================
entity getTanh_double is 
port (
	clk:  in std_logic;
	rst:  in std_logic;
	start_in:  in std_logic_vector (0 downto 0);
	start_valid:  in std_logic;
	start_ready:  out std_logic;
	end_out:  out std_logic_vector (31 downto 0);
	end_valid:  out std_logic;
	end_ready:  in std_logic;
	A_address0 : out std_logic_vector (31 downto 0);
	A_ce0 : out std_logic;
	A_we0 : out std_logic;
	A_dout0 : out std_logic_vector (31 downto 0);
	A_din0 : in std_logic_vector (31 downto 0);
	A_address1 : out std_logic_vector (31 downto 0);
	A_ce1 : out std_logic;
	A_we1 : out std_logic;
	A_dout1 : out std_logic_vector (31 downto 0);
	A_din1 : in std_logic_vector (31 downto 0);
	addr_address0 : out std_logic_vector (31 downto 0);
	addr_ce0 : out std_logic;
	addr_we0 : out std_logic;
	addr_dout0 : out std_logic_vector (31 downto 0);
	addr_din0 : in std_logic_vector (31 downto 0);
	addr_address1 : out std_logic_vector (31 downto 0);
	addr_ce1 : out std_logic;
	addr_we1 : out std_logic;
	addr_dout1 : out std_logic_vector (31 downto 0);
	addr_din1 : in std_logic_vector (31 downto 0));
end;

architecture behavioral of getTanh_double is 

	signal cst_0_clk : std_logic;
	signal cst_0_rst : std_logic;
	signal cst_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_0_pValidArray_0 : std_logic;
	signal cst_0_readyArray_0 : std_logic;
	signal cst_0_nReadyArray_0 : std_logic;
	signal cst_0_validArray_0 : std_logic;
	signal cst_0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal start_0_clk : std_logic;
	signal start_0_rst : std_logic;
	signal start_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal start_0_pValidArray_0 : std_logic;
	signal start_0_readyArray_0 : std_logic;
	signal start_0_nReadyArray_0 : std_logic;
	signal start_0_validArray_0 : std_logic;
	signal start_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_5_clk : std_logic;
	signal cst_5_rst : std_logic;
	signal cst_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_5_pValidArray_0 : std_logic;
	signal cst_5_readyArray_0 : std_logic;
	signal cst_5_nReadyArray_0 : std_logic;
	signal cst_5_validArray_0 : std_logic;
	signal cst_5_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal forkC_3_clk : std_logic;
	signal forkC_3_rst : std_logic;
	signal forkC_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_3_pValidArray_0 : std_logic;
	signal forkC_3_readyArray_0 : std_logic;
	signal forkC_3_nReadyArray_0 : std_logic;
	signal forkC_3_validArray_0 : std_logic;
	signal forkC_3_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_3_nReadyArray_1 : std_logic;
	signal forkC_3_validArray_1 : std_logic;
	signal forkC_3_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_3_nReadyArray_2 : std_logic;
	signal forkC_3_validArray_2 : std_logic;
	signal forkC_3_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal phi_1_clk : std_logic;
	signal phi_1_rst : std_logic;
	signal phi_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_1_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_1_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_1_pValidArray_0 : std_logic;
	signal phi_1_pValidArray_1 : std_logic;
	signal phi_1_pValidArray_2 : std_logic;
	signal phi_1_readyArray_0 : std_logic;
	signal phi_1_readyArray_1 : std_logic;
	signal phi_1_readyArray_2 : std_logic;
	signal phi_1_nReadyArray_0 : std_logic;
	signal phi_1_validArray_0 : std_logic;
	signal phi_1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_4_clk : std_logic;
	signal load_4_rst : std_logic;
	signal load_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_4_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_4_pValidArray_0 : std_logic;
	signal load_4_pValidArray_1 : std_logic;
	signal load_4_readyArray_0 : std_logic;
	signal load_4_readyArray_1 : std_logic;
	signal load_4_nReadyArray_0 : std_logic;
	signal load_4_validArray_0 : std_logic;
	signal load_4_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_4_nReadyArray_1 : std_logic;
	signal load_4_validArray_1 : std_logic;
	signal load_4_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal load_7_clk : std_logic;
	signal load_7_rst : std_logic;
	signal load_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_7_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_7_pValidArray_0 : std_logic;
	signal load_7_pValidArray_1 : std_logic;
	signal load_7_readyArray_0 : std_logic;
	signal load_7_readyArray_1 : std_logic;
	signal load_7_nReadyArray_0 : std_logic;
	signal load_7_validArray_0 : std_logic;
	signal load_7_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_7_nReadyArray_1 : std_logic;
	signal load_7_validArray_1 : std_logic;
	signal load_7_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal mul_8_clk : std_logic;
	signal mul_8_rst : std_logic;
	signal mul_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mul_8_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mul_8_pValidArray_0 : std_logic;
	signal mul_8_pValidArray_1 : std_logic;
	signal mul_8_readyArray_0 : std_logic;
	signal mul_8_readyArray_1 : std_logic;
	signal mul_8_nReadyArray_0 : std_logic;
	signal mul_8_validArray_0 : std_logic;
	signal mul_8_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_1_clk : std_logic;
	signal cst_1_rst : std_logic;
	signal cst_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_1_pValidArray_0 : std_logic;
	signal cst_1_readyArray_0 : std_logic;
	signal cst_1_nReadyArray_0 : std_logic;
	signal cst_1_validArray_0 : std_logic;
	signal cst_1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_9_clk : std_logic;
	signal add_9_rst : std_logic;
	signal add_9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_9_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_9_pValidArray_0 : std_logic;
	signal add_9_pValidArray_1 : std_logic;
	signal add_9_readyArray_0 : std_logic;
	signal add_9_readyArray_1 : std_logic;
	signal add_9_nReadyArray_0 : std_logic;
	signal add_9_validArray_0 : std_logic;
	signal add_9_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal mul_10_clk : std_logic;
	signal mul_10_rst : std_logic;
	signal mul_10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mul_10_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mul_10_pValidArray_0 : std_logic;
	signal mul_10_pValidArray_1 : std_logic;
	signal mul_10_readyArray_0 : std_logic;
	signal mul_10_readyArray_1 : std_logic;
	signal mul_10_nReadyArray_0 : std_logic;
	signal mul_10_validArray_0 : std_logic;
	signal mul_10_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal mul_11_clk : std_logic;
	signal mul_11_rst : std_logic;
	signal mul_11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mul_11_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mul_11_pValidArray_0 : std_logic;
	signal mul_11_pValidArray_1 : std_logic;
	signal mul_11_readyArray_0 : std_logic;
	signal mul_11_readyArray_1 : std_logic;
	signal mul_11_nReadyArray_0 : std_logic;
	signal mul_11_validArray_0 : std_logic;
	signal mul_11_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_2_clk : std_logic;
	signal cst_2_rst : std_logic;
	signal cst_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_2_pValidArray_0 : std_logic;
	signal cst_2_readyArray_0 : std_logic;
	signal cst_2_nReadyArray_0 : std_logic;
	signal cst_2_validArray_0 : std_logic;
	signal cst_2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_12_clk : std_logic;
	signal add_12_rst : std_logic;
	signal add_12_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_12_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_12_pValidArray_0 : std_logic;
	signal add_12_pValidArray_1 : std_logic;
	signal add_12_readyArray_0 : std_logic;
	signal add_12_readyArray_1 : std_logic;
	signal add_12_nReadyArray_0 : std_logic;
	signal add_12_validArray_0 : std_logic;
	signal add_12_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal mul_13_clk : std_logic;
	signal mul_13_rst : std_logic;
	signal mul_13_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mul_13_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mul_13_pValidArray_0 : std_logic;
	signal mul_13_pValidArray_1 : std_logic;
	signal mul_13_readyArray_0 : std_logic;
	signal mul_13_readyArray_1 : std_logic;
	signal mul_13_nReadyArray_0 : std_logic;
	signal mul_13_validArray_0 : std_logic;
	signal mul_13_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal store_0_clk : std_logic;
	signal store_0_rst : std_logic;
	signal store_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal store_0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal store_0_pValidArray_0 : std_logic;
	signal store_0_pValidArray_1 : std_logic;
	signal store_0_readyArray_0 : std_logic;
	signal store_0_readyArray_1 : std_logic;
	signal store_0_nReadyArray_0 : std_logic;
	signal store_0_validArray_0 : std_logic;
	signal store_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal store_0_nReadyArray_1 : std_logic;
	signal store_0_validArray_1 : std_logic;
	signal store_0_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal cst_3_clk : std_logic;
	signal cst_3_rst : std_logic;
	signal cst_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_3_pValidArray_0 : std_logic;
	signal cst_3_readyArray_0 : std_logic;
	signal cst_3_nReadyArray_0 : std_logic;
	signal cst_3_validArray_0 : std_logic;
	signal cst_3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_16_clk : std_logic;
	signal add_16_rst : std_logic;
	signal add_16_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_16_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_16_pValidArray_0 : std_logic;
	signal add_16_pValidArray_1 : std_logic;
	signal add_16_readyArray_0 : std_logic;
	signal add_16_readyArray_1 : std_logic;
	signal add_16_nReadyArray_0 : std_logic;
	signal add_16_validArray_0 : std_logic;
	signal add_16_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_4_clk : std_logic;
	signal cst_4_rst : std_logic;
	signal cst_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_4_pValidArray_0 : std_logic;
	signal cst_4_readyArray_0 : std_logic;
	signal cst_4_nReadyArray_0 : std_logic;
	signal cst_4_validArray_0 : std_logic;
	signal cst_4_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal icmp_17_clk : std_logic;
	signal icmp_17_rst : std_logic;
	signal icmp_17_dataInArray_0 : std_logic_vector(31 downto 0);
	signal icmp_17_dataInArray_1 : std_logic_vector(31 downto 0);
	signal icmp_17_pValidArray_0 : std_logic;
	signal icmp_17_pValidArray_1 : std_logic;
	signal icmp_17_readyArray_0 : std_logic;
	signal icmp_17_readyArray_1 : std_logic;
	signal icmp_17_nReadyArray_0 : std_logic;
	signal icmp_17_validArray_0 : std_logic;
	signal icmp_17_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal forkC_0_clk : std_logic;
	signal forkC_0_rst : std_logic;
	signal forkC_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_0_pValidArray_0 : std_logic;
	signal forkC_0_readyArray_0 : std_logic;
	signal forkC_0_nReadyArray_0 : std_logic;
	signal forkC_0_validArray_0 : std_logic;
	signal forkC_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phiC_0_clk : std_logic;
	signal phiC_0_rst : std_logic;
	signal phiC_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_0_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_0_dataInArray_2 : std_logic_vector(0 downto 0);
	signal phiC_0_pValidArray_0 : std_logic;
	signal phiC_0_pValidArray_1 : std_logic;
	signal phiC_0_pValidArray_2 : std_logic;
	signal phiC_0_readyArray_0 : std_logic;
	signal phiC_0_readyArray_1 : std_logic;
	signal phiC_0_readyArray_2 : std_logic;
	signal phiC_0_nReadyArray_0 : std_logic;
	signal phiC_0_validArray_0 : std_logic;
	signal phiC_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branch_0_clk : std_logic;
	signal branch_0_rst : std_logic;
	signal branch_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_0_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branch_0_pValidArray_0 : std_logic;
	signal branch_0_pValidArray_1 : std_logic;
	signal branch_0_readyArray_0 : std_logic;
	signal branch_0_readyArray_1 : std_logic;
	signal branch_0_nReadyArray_0 : std_logic;
	signal branch_0_validArray_0 : std_logic;
	signal branch_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_0_nReadyArray_1 : std_logic;
	signal branch_0_validArray_1 : std_logic;
	signal branch_0_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal phi_n5_clk : std_logic;
	signal phi_n5_rst : std_logic;
	signal phi_n5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n5_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n5_pValidArray_0 : std_logic;
	signal phi_n5_pValidArray_1 : std_logic;
	signal phi_n5_readyArray_0 : std_logic;
	signal phi_n5_readyArray_1 : std_logic;
	signal phi_n5_nReadyArray_0 : std_logic;
	signal phi_n5_validArray_0 : std_logic;
	signal phi_n5_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal branchC_2_clk : std_logic;
	signal branchC_2_rst : std_logic;
	signal branchC_2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_2_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branchC_2_pValidArray_0 : std_logic;
	signal branchC_2_pValidArray_1 : std_logic;
	signal branchC_2_readyArray_0 : std_logic;
	signal branchC_2_readyArray_1 : std_logic;
	signal branchC_2_nReadyArray_0 : std_logic;
	signal branchC_2_validArray_0 : std_logic;
	signal branchC_2_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_2_nReadyArray_1 : std_logic;
	signal branchC_2_validArray_1 : std_logic;
	signal branchC_2_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork_0_clk : std_logic;
	signal fork_0_rst : std_logic;
	signal fork_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_0_pValidArray_0 : std_logic;
	signal fork_0_readyArray_0 : std_logic;
	signal fork_0_nReadyArray_0 : std_logic;
	signal fork_0_validArray_0 : std_logic;
	signal fork_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_0_nReadyArray_1 : std_logic;
	signal fork_0_validArray_1 : std_logic;
	signal fork_0_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_1_clk : std_logic;
	signal fork_1_rst : std_logic;
	signal fork_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_1_pValidArray_0 : std_logic;
	signal fork_1_readyArray_0 : std_logic;
	signal fork_1_nReadyArray_0 : std_logic;
	signal fork_1_validArray_0 : std_logic;
	signal fork_1_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_1_nReadyArray_1 : std_logic;
	signal fork_1_validArray_1 : std_logic;
	signal fork_1_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_2_clk : std_logic;
	signal fork_2_rst : std_logic;
	signal fork_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_2_pValidArray_0 : std_logic;
	signal fork_2_readyArray_0 : std_logic;
	signal fork_2_nReadyArray_0 : std_logic;
	signal fork_2_validArray_0 : std_logic;
	signal fork_2_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_2_nReadyArray_1 : std_logic;
	signal fork_2_validArray_1 : std_logic;
	signal fork_2_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_2_nReadyArray_2 : std_logic;
	signal fork_2_validArray_2 : std_logic;
	signal fork_2_dataOutArray_2 : std_logic_vector(31 downto 0);

	signal forkC_4_clk : std_logic;
	signal forkC_4_rst : std_logic;
	signal forkC_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_4_pValidArray_0 : std_logic;
	signal forkC_4_readyArray_0 : std_logic;
	signal forkC_4_nReadyArray_0 : std_logic;
	signal forkC_4_validArray_0 : std_logic;
	signal forkC_4_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_4_nReadyArray_1 : std_logic;
	signal forkC_4_validArray_1 : std_logic;
	signal forkC_4_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_4_nReadyArray_2 : std_logic;
	signal forkC_4_validArray_2 : std_logic;
	signal forkC_4_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal forkC_4_nReadyArray_3 : std_logic;
	signal forkC_4_validArray_3 : std_logic;
	signal forkC_4_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal forkC_4_nReadyArray_4 : std_logic;
	signal forkC_4_validArray_4 : std_logic;
	signal forkC_4_dataOutArray_4 : std_logic_vector(0 downto 0);
	signal forkC_4_nReadyArray_5 : std_logic;
	signal forkC_4_validArray_5 : std_logic;
	signal forkC_4_dataOutArray_5 : std_logic_vector(0 downto 0);

	signal fork_5_clk : std_logic;
	signal fork_5_rst : std_logic;
	signal fork_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_5_pValidArray_0 : std_logic;
	signal fork_5_readyArray_0 : std_logic;
	signal fork_5_nReadyArray_0 : std_logic;
	signal fork_5_validArray_0 : std_logic;
	signal fork_5_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_5_nReadyArray_1 : std_logic;
	signal fork_5_validArray_1 : std_logic;
	signal fork_5_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_6_clk : std_logic;
	signal fork_6_rst : std_logic;
	signal fork_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_6_pValidArray_0 : std_logic;
	signal fork_6_readyArray_0 : std_logic;
	signal fork_6_nReadyArray_0 : std_logic;
	signal fork_6_validArray_0 : std_logic;
	signal fork_6_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_6_nReadyArray_1 : std_logic;
	signal fork_6_validArray_1 : std_logic;
	signal fork_6_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_7_clk : std_logic;
	signal fork_7_rst : std_logic;
	signal fork_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_7_pValidArray_0 : std_logic;
	signal fork_7_readyArray_0 : std_logic;
	signal fork_7_nReadyArray_0 : std_logic;
	signal fork_7_validArray_0 : std_logic;
	signal fork_7_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_7_nReadyArray_1 : std_logic;
	signal fork_7_validArray_1 : std_logic;
	signal fork_7_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_7_nReadyArray_2 : std_logic;
	signal fork_7_validArray_2 : std_logic;
	signal fork_7_dataOutArray_2 : std_logic_vector(31 downto 0);
	signal fork_7_nReadyArray_3 : std_logic;
	signal fork_7_validArray_3 : std_logic;
	signal fork_7_dataOutArray_3 : std_logic_vector(31 downto 0);
	signal fork_7_nReadyArray_4 : std_logic;
	signal fork_7_validArray_4 : std_logic;
	signal fork_7_dataOutArray_4 : std_logic_vector(31 downto 0);

	signal Buffer_1_clk : std_logic;
	signal Buffer_1_rst : std_logic;
	signal Buffer_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_1_pValidArray_0 : std_logic;
	signal Buffer_1_readyArray_0 : std_logic;
	signal Buffer_1_nReadyArray_0 : std_logic;
	signal Buffer_1_validArray_0 : std_logic;
	signal Buffer_1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_2_clk : std_logic;
	signal Buffer_2_rst : std_logic;
	signal Buffer_2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_2_pValidArray_0 : std_logic;
	signal Buffer_2_readyArray_0 : std_logic;
	signal Buffer_2_nReadyArray_0 : std_logic;
	signal Buffer_2_validArray_0 : std_logic;
	signal Buffer_2_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_3_clk : std_logic;
	signal Buffer_3_rst : std_logic;
	signal Buffer_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_3_pValidArray_0 : std_logic;
	signal Buffer_3_readyArray_0 : std_logic;
	signal Buffer_3_nReadyArray_0 : std_logic;
	signal Buffer_3_validArray_0 : std_logic;
	signal Buffer_3_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_4_clk : std_logic;
	signal Buffer_4_rst : std_logic;
	signal Buffer_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_4_pValidArray_0 : std_logic;
	signal Buffer_4_readyArray_0 : std_logic;
	signal Buffer_4_nReadyArray_0 : std_logic;
	signal Buffer_4_validArray_0 : std_logic;
	signal Buffer_4_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_5_clk : std_logic;
	signal Buffer_5_rst : std_logic;
	signal Buffer_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_5_pValidArray_0 : std_logic;
	signal Buffer_5_readyArray_0 : std_logic;
	signal Buffer_5_nReadyArray_0 : std_logic;
	signal Buffer_5_validArray_0 : std_logic;
	signal Buffer_5_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_6_clk : std_logic;
	signal Buffer_6_rst : std_logic;
	signal Buffer_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_6_pValidArray_0 : std_logic;
	signal Buffer_6_readyArray_0 : std_logic;
	signal Buffer_6_nReadyArray_0 : std_logic;
	signal Buffer_6_validArray_0 : std_logic;
	signal Buffer_6_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_7_clk : std_logic;
	signal Buffer_7_rst : std_logic;
	signal Buffer_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_7_pValidArray_0 : std_logic;
	signal Buffer_7_readyArray_0 : std_logic;
	signal Buffer_7_nReadyArray_0 : std_logic;
	signal Buffer_7_validArray_0 : std_logic;
	signal Buffer_7_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal ret_0_clk : std_logic;
	signal ret_0_rst : std_logic;
	signal ret_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal ret_0_pValidArray_0 : std_logic;
	signal ret_0_readyArray_0 : std_logic;
	signal ret_0_nReadyArray_0 : std_logic;
	signal ret_0_validArray_0 : std_logic;
	signal ret_0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal LSQ_A_clk : std_logic;
	signal LSQ_A_rst : std_logic;
	signal LSQ_A_dataInArray_0 : std_logic_vector(0 downto 0);
	signal LSQ_A_dataInArray_1 : std_logic_vector(31 downto 0);
	signal LSQ_A_dataInArray_2 : std_logic_vector(31 downto 0);
	signal LSQ_A_dataInArray_3 : std_logic_vector(31 downto 0);
	signal LSQ_A_pValidArray_0 : std_logic;
	signal LSQ_A_pValidArray_1 : std_logic;
	signal LSQ_A_pValidArray_2 : std_logic;
	signal LSQ_A_pValidArray_3 : std_logic;
	signal LSQ_A_readyArray_0 : std_logic;
	signal LSQ_A_readyArray_1 : std_logic;
	signal LSQ_A_readyArray_2 : std_logic;
	signal LSQ_A_readyArray_3 : std_logic;
	signal LSQ_A_nReadyArray_0 : std_logic;
	signal LSQ_A_validArray_0 : std_logic;
	signal LSQ_A_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal LSQ_A_nReadyArray_1 : std_logic;
	signal LSQ_A_validArray_1 : std_logic;
	signal LSQ_A_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal LSQ_A_io_queueEmpty : std_logic;
	signal LSQ_A_we0_ce0 : std_logic;
	signal LSQ_A_address0 : std_logic_vector (31 downto 0);
	signal LSQ_A_ce0 : std_logic;
	signal LSQ_A_we0 : std_logic;
	signal LSQ_A_dout0 : std_logic_vector (31 downto 0);
	signal LSQ_A_din0 : std_logic_vector (31 downto 0);
	signal LSQ_A_address1 : std_logic_vector (31 downto 0);
	signal LSQ_A_ce1 : std_logic;
	signal LSQ_A_we1 : std_logic;
	signal LSQ_A_dout1 : std_logic_vector (31 downto 0);
	signal LSQ_A_din1 : std_logic_vector (31 downto 0);
	signal LSQ_A_load_ready : std_logic;
	signal LSQ_A_store_ready : std_logic;

	signal MC_addr_clk : std_logic;
	signal MC_addr_rst : std_logic;
	signal MC_addr_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_addr_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_addr_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_addr_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_addr_pValidArray_0 : std_logic;
	signal MC_addr_pValidArray_1 : std_logic;
	signal MC_addr_pValidArray_2 : std_logic;
	signal MC_addr_pValidArray_3 : std_logic;
	signal MC_addr_readyArray_0 : std_logic;
	signal MC_addr_readyArray_1 : std_logic;
	signal MC_addr_readyArray_2 : std_logic;
	signal MC_addr_readyArray_3 : std_logic;
	signal MC_addr_nReadyArray_0 : std_logic;
	signal MC_addr_validArray_0 : std_logic;
	signal MC_addr_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_addr_nReadyArray_1 : std_logic;
	signal MC_addr_validArray_1 : std_logic;
	signal MC_addr_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal MC_addr_we0_ce0 : std_logic;

	signal sink_1_clk : std_logic;
	signal sink_1_rst : std_logic;
	signal sink_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_1_pValidArray_0 : std_logic;
	signal sink_1_readyArray_0 : std_logic;

	signal end_0_clk : std_logic;
	signal end_0_rst : std_logic;
	signal end_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_1 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_2 : std_logic_vector(31 downto 0);
	signal end_0_pValidArray_0 : std_logic;
	signal end_0_pValidArray_1 : std_logic;
	signal end_0_pValidArray_2 : std_logic;
	signal end_0_readyArray_0 : std_logic;
	signal end_0_readyArray_1 : std_logic;
	signal end_0_readyArray_2 : std_logic;
	signal end_0_nReadyArray_0 : std_logic;
	signal end_0_validArray_0 : std_logic;
	signal end_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal end_0_validArray_1 :  std_logic;
	signal end_0_dataOutArray_1 :  std_logic_vector (31 downto 0);
	signal end_0_nReadyArray_1 :  std_logic;

component LSQ_A
port(
	clock : in std_logic;
	reset : in std_logic;
	io_memIsReadyForLoads : in std_logic;
	io_memIsReadyForStores : in std_logic;
	io_storeDataOut : out std_logic_vector(31 downto 0);
	io_storeAddrOut : out std_logic_vector(31 downto 0);
	io_storeEnable : out std_logic;
	io_bbpValids_0 : in std_logic;
	io_bbReadyToPrevs_0 : out std_logic;
	io_rdPortsPrev_0_ready : out std_logic;
	io_rdPortsPrev_0_valid : in std_logic;
	io_rdPortsPrev_0_bits : in std_logic_vector(31 downto 0);
	io_wrAddrPorts_0_valid : in std_logic;
	io_wrAddrPorts_0_ready : out std_logic;
	io_wrAddrPorts_0_bits : in std_logic_vector(31 downto 0);
	io_wrDataPorts_0_valid : in std_logic;
	io_wrDataPorts_0_ready : out std_logic;
	io_wrDataPorts_0_bits : in std_logic_vector(31 downto 0);
	io_rdPortsNext_0_ready : in std_logic;
	io_rdPortsNext_0_valid : out std_logic;
	io_rdPortsNext_0_bits : out std_logic_vector(31 downto 0);
	io_Empty_Valid : out std_logic;
	io_loadDataIn : in std_logic_vector(31  downto 0);
	io_loadAddrOut : out std_logic_vector(31  downto 0);
	io_loadEnable : out std_logic
);
end component;

begin


	cst_0_clk <= clk;
	cst_0_rst <= rst;
	phi_1_pValidArray_2 <= cst_0_validArray_0;
	cst_0_nReadyArray_0 <= phi_1_readyArray_2;
	phi_1_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_0_dataOutArray_0),phi_1_dataInArray_2'length));

	start_0_clk <= clk;
	start_0_rst <= rst;
	start_0_pValidArray_0 <= start_valid;
	start_ready <= start_0_readyArray_0;
	forkC_3_pValidArray_0 <= start_0_validArray_0;
	start_0_nReadyArray_0 <= forkC_3_readyArray_0;
	forkC_3_dataInArray_0 <= std_logic_vector (resize(unsigned(start_0_dataOutArray_0),forkC_3_dataInArray_0'length));

	cst_5_clk <= clk;
	cst_5_rst <= rst;
	phi_n5_pValidArray_0 <= cst_5_validArray_0;
	cst_5_nReadyArray_0 <= phi_n5_readyArray_0;
	phi_n5_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_5_dataOutArray_0),phi_n5_dataInArray_0'length));

	forkC_3_clk <= clk;
	forkC_3_rst <= rst;
	cst_0_pValidArray_0 <= forkC_3_validArray_0;
	forkC_3_nReadyArray_0 <= cst_0_readyArray_0;
	cst_0_dataInArray_0 <= "00000000000000000000000000000000";
	phiC_0_pValidArray_2 <= forkC_3_validArray_1;
	forkC_3_nReadyArray_1 <= phiC_0_readyArray_2;
	phiC_0_dataInArray_2 <= std_logic_vector (resize(unsigned(forkC_3_dataOutArray_1),phiC_0_dataInArray_2'length));
	cst_5_pValidArray_0 <= forkC_3_validArray_2;
	forkC_3_nReadyArray_2 <= cst_5_readyArray_0;
	cst_5_dataInArray_0 <= "00000000000000000000000000000001";

	phi_1_clk <= clk;
	phi_1_rst <= rst;
	Buffer_1_pValidArray_0 <= phi_1_validArray_0;
	phi_1_nReadyArray_0 <= Buffer_1_readyArray_0;
	Buffer_1_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_1_dataOutArray_0),Buffer_1_dataInArray_0'length));

	load_4_clk <= clk;
	load_4_rst <= rst;
	fork_6_pValidArray_0 <= load_4_validArray_0;
	load_4_nReadyArray_0 <= fork_6_readyArray_0;
	fork_6_dataInArray_0 <= std_logic_vector (resize(unsigned(load_4_dataOutArray_0),fork_6_dataInArray_0'length));
	MC_addr_pValidArray_0 <= load_4_validArray_1;
	load_4_nReadyArray_1 <= MC_addr_readyArray_0;
	MC_addr_dataInArray_0 <= std_logic_vector (resize(unsigned(load_4_dataOutArray_1),MC_addr_dataInArray_0'length));

	load_7_clk <= clk;
	load_7_rst <= rst;
	fork_7_pValidArray_0 <= load_7_validArray_0;
	load_7_nReadyArray_0 <= fork_7_readyArray_0;
	fork_7_dataInArray_0 <= std_logic_vector (resize(unsigned(load_7_dataOutArray_0),fork_7_dataInArray_0'length));
	LSQ_A_pValidArray_1 <= load_7_validArray_1;
	load_7_nReadyArray_1 <= LSQ_A_readyArray_1;
	LSQ_A_dataInArray_1 <= std_logic_vector (resize(unsigned(load_7_dataOutArray_1),LSQ_A_dataInArray_1'length));

	mul_8_clk <= clk;
	mul_8_rst <= rst;
	add_9_pValidArray_0 <= mul_8_validArray_0;
	mul_8_nReadyArray_0 <= add_9_readyArray_0;
	add_9_dataInArray_0 <= std_logic_vector (resize(unsigned(mul_8_dataOutArray_0),add_9_dataInArray_0'length));

	cst_1_clk <= clk;
	cst_1_rst <= rst;
	add_9_pValidArray_1 <= cst_1_validArray_0;
	cst_1_nReadyArray_0 <= add_9_readyArray_1;
	add_9_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_1_dataOutArray_0),add_9_dataInArray_1'length));

	add_9_clk <= clk;
	add_9_rst <= rst;
	mul_10_pValidArray_0 <= add_9_validArray_0;
	add_9_nReadyArray_0 <= mul_10_readyArray_0;
	mul_10_dataInArray_0 <= std_logic_vector (resize(unsigned(add_9_dataOutArray_0),mul_10_dataInArray_0'length));

	mul_10_clk <= clk;
	mul_10_rst <= rst;
	mul_11_pValidArray_0 <= mul_10_validArray_0;
	mul_10_nReadyArray_0 <= mul_11_readyArray_0;
	mul_11_dataInArray_0 <= std_logic_vector (resize(unsigned(mul_10_dataOutArray_0),mul_11_dataInArray_0'length));

	mul_11_clk <= clk;
	mul_11_rst <= rst;
	add_12_pValidArray_0 <= mul_11_validArray_0;
	mul_11_nReadyArray_0 <= add_12_readyArray_0;
	add_12_dataInArray_0 <= std_logic_vector (resize(unsigned(mul_11_dataOutArray_0),add_12_dataInArray_0'length));

	cst_2_clk <= clk;
	cst_2_rst <= rst;
	add_12_pValidArray_1 <= cst_2_validArray_0;
	cst_2_nReadyArray_0 <= add_12_readyArray_1;
	add_12_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_2_dataOutArray_0),add_12_dataInArray_1'length));

	add_12_clk <= clk;
	add_12_rst <= rst;
	mul_13_pValidArray_0 <= add_12_validArray_0;
	add_12_nReadyArray_0 <= mul_13_readyArray_0;
	mul_13_dataInArray_0 <= std_logic_vector (resize(unsigned(add_12_dataOutArray_0),mul_13_dataInArray_0'length));

	mul_13_clk <= clk;
	mul_13_rst <= rst;
	store_0_pValidArray_0 <= mul_13_validArray_0;
	mul_13_nReadyArray_0 <= store_0_readyArray_0;
	store_0_dataInArray_0 <= std_logic_vector (resize(unsigned(mul_13_dataOutArray_0),store_0_dataInArray_0'length));

	store_0_clk <= clk;
	store_0_rst <= rst;
	LSQ_A_pValidArray_3 <= store_0_validArray_0;
	store_0_nReadyArray_0 <= LSQ_A_readyArray_3;
	LSQ_A_dataInArray_3 <= std_logic_vector (resize(unsigned(store_0_dataOutArray_0),LSQ_A_dataInArray_3'length));
	LSQ_A_pValidArray_2 <= store_0_validArray_1;
	store_0_nReadyArray_1 <= LSQ_A_readyArray_2;
	LSQ_A_dataInArray_2 <= std_logic_vector (resize(unsigned(store_0_dataOutArray_1),LSQ_A_dataInArray_2'length));

	cst_3_clk <= clk;
	cst_3_rst <= rst;
	add_16_pValidArray_1 <= cst_3_validArray_0;
	cst_3_nReadyArray_0 <= add_16_readyArray_1;
	add_16_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_3_dataOutArray_0),add_16_dataInArray_1'length));

	add_16_clk <= clk;
	add_16_rst <= rst;
	fork_1_pValidArray_0 <= add_16_validArray_0;
	add_16_nReadyArray_0 <= fork_1_readyArray_0;
	fork_1_dataInArray_0 <= std_logic_vector (resize(unsigned(add_16_dataOutArray_0),fork_1_dataInArray_0'length));

	cst_4_clk <= clk;
	cst_4_rst <= rst;
	icmp_17_pValidArray_1 <= cst_4_validArray_0;
	cst_4_nReadyArray_0 <= icmp_17_readyArray_1;
	icmp_17_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_4_dataOutArray_0),icmp_17_dataInArray_1'length));

	icmp_17_clk <= clk;
	icmp_17_rst <= rst;
	fork_2_pValidArray_0 <= icmp_17_validArray_0;
	icmp_17_nReadyArray_0 <= fork_2_readyArray_0;
	fork_2_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_17_dataOutArray_0),fork_2_dataInArray_0'length));

	forkC_0_clk <= clk;
	forkC_0_rst <= rst;
	LSQ_A_pValidArray_0 <= forkC_0_validArray_0;
	forkC_0_nReadyArray_0 <= LSQ_A_readyArray_0;
	LSQ_A_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_0_dataOutArray_0),LSQ_A_dataInArray_0'length));

	phiC_0_clk <= clk;
	phiC_0_rst <= rst;
	Buffer_2_pValidArray_0 <= phiC_0_validArray_0;
	phiC_0_nReadyArray_0 <= Buffer_2_readyArray_0;
	Buffer_2_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_0_dataOutArray_0),Buffer_2_dataInArray_0'length));

	branch_0_clk <= clk;
	branch_0_rst <= rst;
	ret_0_pValidArray_0 <= branch_0_validArray_0;
	branch_0_nReadyArray_0 <= ret_0_readyArray_0;
	ret_0_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_0_dataOutArray_0),ret_0_dataInArray_0'length));
	phi_1_pValidArray_1 <= branch_0_validArray_1;
	branch_0_nReadyArray_1 <= phi_1_readyArray_1;
	phi_1_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_0_dataOutArray_1),phi_1_dataInArray_1'length));

	phi_n5_clk <= clk;
	phi_n5_rst <= rst;
	fork_5_pValidArray_0 <= phi_n5_validArray_0;
	phi_n5_nReadyArray_0 <= fork_5_readyArray_0;
	fork_5_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n5_dataOutArray_0),fork_5_dataInArray_0'length));

	branchC_2_clk <= clk;
	branchC_2_rst <= rst;
	sink_1_pValidArray_0 <= branchC_2_validArray_0;
	branchC_2_nReadyArray_0 <= sink_1_readyArray_0;
	sink_1_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_2_dataOutArray_0),sink_1_dataInArray_0'length));
	phiC_0_pValidArray_1 <= branchC_2_validArray_1;
	branchC_2_nReadyArray_1 <= phiC_0_readyArray_1;
	phiC_0_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_2_dataOutArray_1),phiC_0_dataInArray_1'length));

	fork_0_clk <= clk;
	fork_0_rst <= rst;
	add_16_pValidArray_0 <= fork_0_validArray_0;
	fork_0_nReadyArray_0 <= add_16_readyArray_0;
	add_16_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_0),add_16_dataInArray_0'length));
	load_4_pValidArray_1 <= fork_0_validArray_1;
	fork_0_nReadyArray_1 <= load_4_readyArray_1;
	load_4_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_1),load_4_dataInArray_1'length));

	fork_1_clk <= clk;
	fork_1_rst <= rst;
	icmp_17_pValidArray_0 <= fork_1_validArray_0;
	fork_1_nReadyArray_0 <= icmp_17_readyArray_0;
	icmp_17_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_1_dataOutArray_0),icmp_17_dataInArray_0'length));
	branch_0_pValidArray_0 <= fork_1_validArray_1;
	fork_1_nReadyArray_1 <= branch_0_readyArray_0;
	branch_0_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_1_dataOutArray_1),branch_0_dataInArray_0'length));

	fork_2_clk <= clk;
	fork_2_rst <= rst;
	branch_0_pValidArray_1 <= fork_2_validArray_0;
	fork_2_nReadyArray_0 <= branch_0_readyArray_1;
	branch_0_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_2_dataOutArray_0),branch_0_dataInArray_1'length));
	phi_n5_pValidArray_1 <= fork_2_validArray_1;
	fork_2_nReadyArray_1 <= phi_n5_readyArray_1;
	phi_n5_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_2_dataOutArray_1),phi_n5_dataInArray_1'length));
	branchC_2_pValidArray_1 <= fork_2_validArray_2;
	fork_2_nReadyArray_2 <= branchC_2_readyArray_1;
	branchC_2_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_2_dataOutArray_2),branchC_2_dataInArray_1'length));

	forkC_4_clk <= clk;
	forkC_4_rst <= rst;
	Buffer_3_pValidArray_0 <= forkC_4_validArray_0;
	forkC_4_nReadyArray_0 <= Buffer_3_readyArray_0;
	Buffer_3_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_4_dataOutArray_0),Buffer_3_dataInArray_0'length));
	branchC_2_pValidArray_0 <= forkC_4_validArray_1;
	forkC_4_nReadyArray_1 <= branchC_2_readyArray_0;
	branchC_2_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_4_dataOutArray_1),branchC_2_dataInArray_0'length));
	Buffer_4_pValidArray_0 <= forkC_4_validArray_2;
	forkC_4_nReadyArray_2 <= Buffer_4_readyArray_0;
	Buffer_4_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_4_dataOutArray_2),Buffer_4_dataInArray_0'length));
	cst_3_pValidArray_0 <= forkC_4_validArray_3;
	forkC_4_nReadyArray_3 <= cst_3_readyArray_0;
	cst_3_dataInArray_0 <= "00000000000000000000000000000001";
	cst_4_pValidArray_0 <= forkC_4_validArray_4;
	forkC_4_nReadyArray_4 <= cst_4_readyArray_0;
	cst_4_dataInArray_0 <= "00000000000000000000001111101000";
	forkC_0_pValidArray_0 <= forkC_4_validArray_5;
	forkC_4_nReadyArray_5 <= forkC_0_readyArray_0;
	forkC_0_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_4_dataOutArray_5),forkC_0_dataInArray_0'length));

	fork_5_clk <= clk;
	fork_5_rst <= rst;
	phi_1_pValidArray_0 <= fork_5_validArray_0;
	fork_5_nReadyArray_0 <= phi_1_readyArray_0;
	phi_1_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_5_dataOutArray_0),phi_1_dataInArray_0'length));
	phiC_0_pValidArray_0 <= fork_5_validArray_1;
	fork_5_nReadyArray_1 <= phiC_0_readyArray_0;
	phiC_0_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_5_dataOutArray_1),phiC_0_dataInArray_0'length));

	fork_6_clk <= clk;
	fork_6_rst <= rst;
	load_7_pValidArray_1 <= fork_6_validArray_0;
	fork_6_nReadyArray_0 <= load_7_readyArray_1;
	load_7_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_6_dataOutArray_0),load_7_dataInArray_1'length));
	store_0_pValidArray_1 <= fork_6_validArray_1;
	fork_6_nReadyArray_1 <= store_0_readyArray_1;
	store_0_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_6_dataOutArray_1),store_0_dataInArray_1'length));

	fork_7_clk <= clk;
	fork_7_rst <= rst;
	mul_8_pValidArray_0 <= fork_7_validArray_0;
	fork_7_nReadyArray_0 <= mul_8_readyArray_0;
	mul_8_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_0),mul_8_dataInArray_0'length));
	mul_8_pValidArray_1 <= fork_7_validArray_1;
	fork_7_nReadyArray_1 <= mul_8_readyArray_1;
	mul_8_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_1),mul_8_dataInArray_1'length));
	Buffer_5_pValidArray_0 <= fork_7_validArray_2;
	fork_7_nReadyArray_2 <= Buffer_5_readyArray_0;
	Buffer_5_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_2),Buffer_5_dataInArray_0'length));
	Buffer_6_pValidArray_0 <= fork_7_validArray_3;
	fork_7_nReadyArray_3 <= Buffer_6_readyArray_0;
	Buffer_6_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_3),Buffer_6_dataInArray_0'length));
	Buffer_7_pValidArray_0 <= fork_7_validArray_4;
	fork_7_nReadyArray_4 <= Buffer_7_readyArray_0;
	Buffer_7_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_4),Buffer_7_dataInArray_0'length));

	Buffer_1_clk <= clk;
	Buffer_1_rst <= rst;
	fork_0_pValidArray_0 <= Buffer_1_validArray_0;
	Buffer_1_nReadyArray_0 <= fork_0_readyArray_0;
	fork_0_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_1_dataOutArray_0),fork_0_dataInArray_0'length));

	Buffer_2_clk <= clk;
	Buffer_2_rst <= rst;
	forkC_4_pValidArray_0 <= Buffer_2_validArray_0;
	Buffer_2_nReadyArray_0 <= forkC_4_readyArray_0;
	forkC_4_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_2_dataOutArray_0),forkC_4_dataInArray_0'length));

	Buffer_3_clk <= clk;
	Buffer_3_rst <= rst;
	cst_1_pValidArray_0 <= Buffer_3_validArray_0;
	Buffer_3_nReadyArray_0 <= cst_1_readyArray_0;
	cst_1_dataInArray_0 <= "00000000000000000000000000010011";

	Buffer_4_clk <= clk;
	Buffer_4_rst <= rst;
	cst_2_pValidArray_0 <= Buffer_4_validArray_0;
	Buffer_4_nReadyArray_0 <= cst_2_readyArray_0;
	cst_2_dataInArray_0 <= "00000000000000000000000000000011";

	Buffer_5_clk <= clk;
	Buffer_5_rst <= rst;
	mul_10_pValidArray_1 <= Buffer_5_validArray_0;
	Buffer_5_nReadyArray_0 <= mul_10_readyArray_1;
	mul_10_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_5_dataOutArray_0),mul_10_dataInArray_1'length));

	Buffer_6_clk <= clk;
	Buffer_6_rst <= rst;
	mul_11_pValidArray_1 <= Buffer_6_validArray_0;
	Buffer_6_nReadyArray_0 <= mul_11_readyArray_1;
	mul_11_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_6_dataOutArray_0),mul_11_dataInArray_1'length));

	Buffer_7_clk <= clk;
	Buffer_7_rst <= rst;
	mul_13_pValidArray_1 <= Buffer_7_validArray_0;
	Buffer_7_nReadyArray_0 <= mul_13_readyArray_1;
	mul_13_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_7_dataOutArray_0),mul_13_dataInArray_1'length));

	ret_0_clk <= clk;
	ret_0_rst <= rst;
	end_0_pValidArray_2 <= ret_0_validArray_0;
	ret_0_nReadyArray_0 <= end_0_readyArray_2;
	end_0_dataInArray_2 <= std_logic_vector (resize(unsigned(ret_0_dataOutArray_0),end_0_dataInArray_2'length));

	LSQ_A_clk <= clk;
	LSQ_A_rst <= rst;
	LSQ_A_din1 <= A_din1;
	LSQ_A_store_ready <= '1';
	LSQ_A_load_ready <= '1';
	A_address1 <= std_logic_vector (resize(unsigned(LSQ_A_address1),A_address1'length));
	A_ce1 <= LSQ_A_ce1;
	A_address0 <= std_logic_vector (resize(unsigned(LSQ_A_address0),A_address0'length));
	A_ce0 <= LSQ_A_we0_ce0;
	A_we0 <= LSQ_A_we0_ce0;
	A_dout0 <= LSQ_A_dout0;
	load_7_pValidArray_0 <= LSQ_A_validArray_0;
	LSQ_A_nReadyArray_0 <= load_7_readyArray_0;
	load_7_dataInArray_0 <= std_logic_vector (resize(unsigned(LSQ_A_dataOutArray_0),load_7_dataInArray_0'length));
	end_0_pValidArray_0 <= LSQ_A_validArray_1;
	LSQ_A_nReadyArray_1 <= end_0_readyArray_0;
	end_0_dataInArray_0 <= std_logic_vector (resize(unsigned(LSQ_A_dataOutArray_1),end_0_dataInArray_0'length));

	MC_addr_clk <= clk;
	MC_addr_rst <= rst;
	addr_ce0 <= MC_addr_we0_ce0;
	addr_we0 <= MC_addr_we0_ce0;
	load_4_pValidArray_0 <= MC_addr_validArray_0;
	MC_addr_nReadyArray_0 <= load_4_readyArray_0;
	load_4_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_addr_dataOutArray_0),load_4_dataInArray_0'length));
	end_0_pValidArray_1 <= MC_addr_validArray_1;
	MC_addr_nReadyArray_1 <= end_0_readyArray_1;
	end_0_dataInArray_1 <= std_logic_vector (resize(unsigned(MC_addr_dataOutArray_1),end_0_dataInArray_1'length));

	sink_1_clk <= clk;
	sink_1_rst <= rst;

	end_0_clk <= clk;
	end_0_rst <= rst;
	end_valid <= end_0_validArray_0;
	end_out <= end_0_dataOutArray_0;
	end_0_nReadyArray_0 <= end_ready;

cst_0: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_0_clk,
	rst => cst_0_rst,
	dataInArray(0) => cst_0_dataInArray_0,
	pValidArray(0) => cst_0_pValidArray_0,
	readyArray(0) => cst_0_readyArray_0,
	nReadyArray(0) => cst_0_nReadyArray_0,
	validArray(0) => cst_0_validArray_0,
	dataOutArray(0) => cst_0_dataOutArray_0
);

start_0: entity work.start_node(arch) generic map (1,1,1,1)
port map (
	clk => start_0_clk,
	rst => start_0_rst,
	dataInArray(0) => start_0_dataInArray_0,
	pValidArray(0) => start_0_pValidArray_0,
	readyArray(0) => start_0_readyArray_0,
	nReadyArray(0) => start_0_nReadyArray_0,
	validArray(0) => start_0_validArray_0,
	dataOutArray(0) => start_0_dataOutArray_0
);

cst_5: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_5_clk,
	rst => cst_5_rst,
	dataInArray(0) => cst_5_dataInArray_0,
	pValidArray(0) => cst_5_pValidArray_0,
	readyArray(0) => cst_5_readyArray_0,
	nReadyArray(0) => cst_5_nReadyArray_0,
	validArray(0) => cst_5_validArray_0,
	dataOutArray(0) => cst_5_dataOutArray_0
);

forkC_3: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => forkC_3_clk,
	rst => forkC_3_rst,
	dataInArray(0) => forkC_3_dataInArray_0,
	pValidArray(0) => forkC_3_pValidArray_0,
	readyArray(0) => forkC_3_readyArray_0,
	nReadyArray(0) => forkC_3_nReadyArray_0,
	nReadyArray(1) => forkC_3_nReadyArray_1,
	nReadyArray(2) => forkC_3_nReadyArray_2,
	validArray(0) => forkC_3_validArray_0,
	validArray(1) => forkC_3_validArray_1,
	validArray(2) => forkC_3_validArray_2,
	dataOutArray(0) => forkC_3_dataOutArray_0,
	dataOutArray(1) => forkC_3_dataOutArray_1,
	dataOutArray(2) => forkC_3_dataOutArray_2
);

phi_1: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_1_clk,
	rst => phi_1_rst,
	Condition(0) => phi_1_dataInArray_0,
	dataInArray(0) => phi_1_dataInArray_1,
	dataInArray(1) => phi_1_dataInArray_2,
	pValidArray(0) => phi_1_pValidArray_0,
	pValidArray(1) => phi_1_pValidArray_1,
	pValidArray(2) => phi_1_pValidArray_2,
	readyArray(0) => phi_1_readyArray_0,
	readyArray(1) => phi_1_readyArray_1,
	readyArray(2) => phi_1_readyArray_2,
	nReadyArray(0) => phi_1_nReadyArray_0,
	validArray(0) => phi_1_validArray_0,
	dataOutArray(0) => phi_1_dataOutArray_0
);

load_4: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_4_clk,
	rst => load_4_rst,
	dataInArray(0) => load_4_dataInArray_0,
	input_addr => load_4_dataInArray_1,
	pValidArray(0) => load_4_pValidArray_0,
	pValidArray(1) => load_4_pValidArray_1,
	readyArray(0) => load_4_readyArray_0,
	readyArray(1) => load_4_readyArray_1,
	nReadyArray(0) => load_4_nReadyArray_0,
	nReadyArray(1) => load_4_nReadyArray_1,
	validArray(0) => load_4_validArray_0,
	validArray(1) => load_4_validArray_1,
	dataOutArray(0) => load_4_dataOutArray_0,
	output_addr => load_4_dataOutArray_1
);

load_7: entity work.lsq_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_7_clk,
	rst => load_7_rst,
	dataInArray(0) => load_7_dataInArray_0,
	input_addr => load_7_dataInArray_1,
	pValidArray(0) => load_7_pValidArray_0,
	pValidArray(1) => load_7_pValidArray_1,
	readyArray(0) => load_7_readyArray_0,
	readyArray(1) => load_7_readyArray_1,
	nReadyArray(0) => load_7_nReadyArray_0,
	nReadyArray(1) => load_7_nReadyArray_1,
	validArray(0) => load_7_validArray_0,
	validArray(1) => load_7_validArray_1,
	dataOutArray(0) => load_7_dataOutArray_0,
	output_addr => load_7_dataOutArray_1
);

mul_8: entity work.mul_op(arch) generic map (2,1,32,32)
port map (
	clk => mul_8_clk,
	rst => mul_8_rst,
	dataInArray(0) => mul_8_dataInArray_0,
	dataInArray(1) => mul_8_dataInArray_1,
	pValidArray(0) => mul_8_pValidArray_0,
	pValidArray(1) => mul_8_pValidArray_1,
	readyArray(0) => mul_8_readyArray_0,
	readyArray(1) => mul_8_readyArray_1,
	nReadyArray(0) => mul_8_nReadyArray_0,
	validArray(0) => mul_8_validArray_0,
	dataOutArray(0) => mul_8_dataOutArray_0
);

cst_1: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_1_clk,
	rst => cst_1_rst,
	dataInArray(0) => cst_1_dataInArray_0,
	pValidArray(0) => cst_1_pValidArray_0,
	readyArray(0) => cst_1_readyArray_0,
	nReadyArray(0) => cst_1_nReadyArray_0,
	validArray(0) => cst_1_validArray_0,
	dataOutArray(0) => cst_1_dataOutArray_0
);

add_9: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_9_clk,
	rst => add_9_rst,
	dataInArray(0) => add_9_dataInArray_0,
	dataInArray(1) => add_9_dataInArray_1,
	pValidArray(0) => add_9_pValidArray_0,
	pValidArray(1) => add_9_pValidArray_1,
	readyArray(0) => add_9_readyArray_0,
	readyArray(1) => add_9_readyArray_1,
	nReadyArray(0) => add_9_nReadyArray_0,
	validArray(0) => add_9_validArray_0,
	dataOutArray(0) => add_9_dataOutArray_0
);

mul_10: entity work.mul_op(arch) generic map (2,1,32,32)
port map (
	clk => mul_10_clk,
	rst => mul_10_rst,
	dataInArray(0) => mul_10_dataInArray_0,
	dataInArray(1) => mul_10_dataInArray_1,
	pValidArray(0) => mul_10_pValidArray_0,
	pValidArray(1) => mul_10_pValidArray_1,
	readyArray(0) => mul_10_readyArray_0,
	readyArray(1) => mul_10_readyArray_1,
	nReadyArray(0) => mul_10_nReadyArray_0,
	validArray(0) => mul_10_validArray_0,
	dataOutArray(0) => mul_10_dataOutArray_0
);

mul_11: entity work.mul_op(arch) generic map (2,1,32,32)
port map (
	clk => mul_11_clk,
	rst => mul_11_rst,
	dataInArray(0) => mul_11_dataInArray_0,
	dataInArray(1) => mul_11_dataInArray_1,
	pValidArray(0) => mul_11_pValidArray_0,
	pValidArray(1) => mul_11_pValidArray_1,
	readyArray(0) => mul_11_readyArray_0,
	readyArray(1) => mul_11_readyArray_1,
	nReadyArray(0) => mul_11_nReadyArray_0,
	validArray(0) => mul_11_validArray_0,
	dataOutArray(0) => mul_11_dataOutArray_0
);

cst_2: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_2_clk,
	rst => cst_2_rst,
	dataInArray(0) => cst_2_dataInArray_0,
	pValidArray(0) => cst_2_pValidArray_0,
	readyArray(0) => cst_2_readyArray_0,
	nReadyArray(0) => cst_2_nReadyArray_0,
	validArray(0) => cst_2_validArray_0,
	dataOutArray(0) => cst_2_dataOutArray_0
);

add_12: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_12_clk,
	rst => add_12_rst,
	dataInArray(0) => add_12_dataInArray_0,
	dataInArray(1) => add_12_dataInArray_1,
	pValidArray(0) => add_12_pValidArray_0,
	pValidArray(1) => add_12_pValidArray_1,
	readyArray(0) => add_12_readyArray_0,
	readyArray(1) => add_12_readyArray_1,
	nReadyArray(0) => add_12_nReadyArray_0,
	validArray(0) => add_12_validArray_0,
	dataOutArray(0) => add_12_dataOutArray_0
);

mul_13: entity work.mul_op(arch) generic map (2,1,32,32)
port map (
	clk => mul_13_clk,
	rst => mul_13_rst,
	dataInArray(0) => mul_13_dataInArray_0,
	dataInArray(1) => mul_13_dataInArray_1,
	pValidArray(0) => mul_13_pValidArray_0,
	pValidArray(1) => mul_13_pValidArray_1,
	readyArray(0) => mul_13_readyArray_0,
	readyArray(1) => mul_13_readyArray_1,
	nReadyArray(0) => mul_13_nReadyArray_0,
	validArray(0) => mul_13_validArray_0,
	dataOutArray(0) => mul_13_dataOutArray_0
);

store_0: entity work.lsq_store_op(arch) generic map (2,2,32,32)
port map (
	clk => store_0_clk,
	rst => store_0_rst,
	dataInArray(0) => store_0_dataInArray_0,
	input_addr => store_0_dataInArray_1,
	pValidArray(0) => store_0_pValidArray_0,
	pValidArray(1) => store_0_pValidArray_1,
	readyArray(0) => store_0_readyArray_0,
	readyArray(1) => store_0_readyArray_1,
	nReadyArray(0) => store_0_nReadyArray_0,
	nReadyArray(1) => store_0_nReadyArray_1,
	validArray(0) => store_0_validArray_0,
	validArray(1) => store_0_validArray_1,
	dataOutArray(0) => store_0_dataOutArray_0,
	output_addr => store_0_dataOutArray_1
);

cst_3: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_3_clk,
	rst => cst_3_rst,
	dataInArray(0) => cst_3_dataInArray_0,
	pValidArray(0) => cst_3_pValidArray_0,
	readyArray(0) => cst_3_readyArray_0,
	nReadyArray(0) => cst_3_nReadyArray_0,
	validArray(0) => cst_3_validArray_0,
	dataOutArray(0) => cst_3_dataOutArray_0
);

add_16: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_16_clk,
	rst => add_16_rst,
	dataInArray(0) => add_16_dataInArray_0,
	dataInArray(1) => add_16_dataInArray_1,
	pValidArray(0) => add_16_pValidArray_0,
	pValidArray(1) => add_16_pValidArray_1,
	readyArray(0) => add_16_readyArray_0,
	readyArray(1) => add_16_readyArray_1,
	nReadyArray(0) => add_16_nReadyArray_0,
	validArray(0) => add_16_validArray_0,
	dataOutArray(0) => add_16_dataOutArray_0
);

cst_4: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_4_clk,
	rst => cst_4_rst,
	dataInArray(0) => cst_4_dataInArray_0,
	pValidArray(0) => cst_4_pValidArray_0,
	readyArray(0) => cst_4_readyArray_0,
	nReadyArray(0) => cst_4_nReadyArray_0,
	validArray(0) => cst_4_validArray_0,
	dataOutArray(0) => cst_4_dataOutArray_0
);

icmp_17: entity work.icmp_ult_op(arch) generic map (2,1,32,1)
port map (
	clk => icmp_17_clk,
	rst => icmp_17_rst,
	dataInArray(0) => icmp_17_dataInArray_0,
	dataInArray(1) => icmp_17_dataInArray_1,
	pValidArray(0) => icmp_17_pValidArray_0,
	pValidArray(1) => icmp_17_pValidArray_1,
	readyArray(0) => icmp_17_readyArray_0,
	readyArray(1) => icmp_17_readyArray_1,
	nReadyArray(0) => icmp_17_nReadyArray_0,
	validArray(0) => icmp_17_validArray_0,
	dataOutArray(0) => icmp_17_dataOutArray_0
);

forkC_0: entity work.fork(arch) generic map (1,1,1,1)
port map (
	clk => forkC_0_clk,
	rst => forkC_0_rst,
	dataInArray(0) => forkC_0_dataInArray_0,
	pValidArray(0) => forkC_0_pValidArray_0,
	readyArray(0) => forkC_0_readyArray_0,
	nReadyArray(0) => forkC_0_nReadyArray_0,
	validArray(0) => forkC_0_validArray_0,
	dataOutArray(0) => forkC_0_dataOutArray_0
);

phiC_0: entity work.Mux(arch) generic map (3,1,1,1,1)
port map (
	clk => phiC_0_clk,
	rst => phiC_0_rst,
	Condition(0) => phiC_0_dataInArray_0,
	dataInArray(0) => phiC_0_dataInArray_1,
	dataInArray(1) => phiC_0_dataInArray_2,
	pValidArray(0) => phiC_0_pValidArray_0,
	pValidArray(1) => phiC_0_pValidArray_1,
	pValidArray(2) => phiC_0_pValidArray_2,
	readyArray(0) => phiC_0_readyArray_0,
	readyArray(1) => phiC_0_readyArray_1,
	readyArray(2) => phiC_0_readyArray_2,
	nReadyArray(0) => phiC_0_nReadyArray_0,
	validArray(0) => phiC_0_validArray_0,
	dataOutArray(0) => phiC_0_dataOutArray_0
);

branch_0: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_0_clk,
	rst => branch_0_rst,
	dataInArray(0) => branch_0_dataInArray_0,
	Condition(0) => branch_0_dataInArray_1,
	pValidArray(0) => branch_0_pValidArray_0,
	pValidArray(1) => branch_0_pValidArray_1,
	readyArray(0) => branch_0_readyArray_0,
	readyArray(1) => branch_0_readyArray_1,
	nReadyArray(0) => branch_0_nReadyArray_0,
	nReadyArray(1) => branch_0_nReadyArray_1,
	validArray(0) => branch_0_validArray_0,
	validArray(1) => branch_0_validArray_1,
	dataOutArray(0) => branch_0_dataOutArray_0,
	dataOutArray(1) => branch_0_dataOutArray_1
);

phi_n5: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n5_clk,
	rst => phi_n5_rst,
	dataInArray(0) => phi_n5_dataInArray_0,
	dataInArray(1) => phi_n5_dataInArray_1,
	pValidArray(0) => phi_n5_pValidArray_0,
	pValidArray(1) => phi_n5_pValidArray_1,
	readyArray(0) => phi_n5_readyArray_0,
	readyArray(1) => phi_n5_readyArray_1,
	nReadyArray(0) => phi_n5_nReadyArray_0,
	validArray(0) => phi_n5_validArray_0,
	dataOutArray(0) => phi_n5_dataOutArray_0
);

branchC_2: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_2_clk,
	rst => branchC_2_rst,
	dataInArray(0) => branchC_2_dataInArray_0,
	Condition(0) => branchC_2_dataInArray_1,
	pValidArray(0) => branchC_2_pValidArray_0,
	pValidArray(1) => branchC_2_pValidArray_1,
	readyArray(0) => branchC_2_readyArray_0,
	readyArray(1) => branchC_2_readyArray_1,
	nReadyArray(0) => branchC_2_nReadyArray_0,
	nReadyArray(1) => branchC_2_nReadyArray_1,
	validArray(0) => branchC_2_validArray_0,
	validArray(1) => branchC_2_validArray_1,
	dataOutArray(0) => branchC_2_dataOutArray_0,
	dataOutArray(1) => branchC_2_dataOutArray_1
);

fork_0: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_0_clk,
	rst => fork_0_rst,
	dataInArray(0) => fork_0_dataInArray_0,
	pValidArray(0) => fork_0_pValidArray_0,
	readyArray(0) => fork_0_readyArray_0,
	nReadyArray(0) => fork_0_nReadyArray_0,
	nReadyArray(1) => fork_0_nReadyArray_1,
	validArray(0) => fork_0_validArray_0,
	validArray(1) => fork_0_validArray_1,
	dataOutArray(0) => fork_0_dataOutArray_0,
	dataOutArray(1) => fork_0_dataOutArray_1
);

fork_1: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_1_clk,
	rst => fork_1_rst,
	dataInArray(0) => fork_1_dataInArray_0,
	pValidArray(0) => fork_1_pValidArray_0,
	readyArray(0) => fork_1_readyArray_0,
	nReadyArray(0) => fork_1_nReadyArray_0,
	nReadyArray(1) => fork_1_nReadyArray_1,
	validArray(0) => fork_1_validArray_0,
	validArray(1) => fork_1_validArray_1,
	dataOutArray(0) => fork_1_dataOutArray_0,
	dataOutArray(1) => fork_1_dataOutArray_1
);

fork_2: entity work.fork(arch) generic map (1,3,32,32)
port map (
	clk => fork_2_clk,
	rst => fork_2_rst,
	dataInArray(0) => fork_2_dataInArray_0,
	pValidArray(0) => fork_2_pValidArray_0,
	readyArray(0) => fork_2_readyArray_0,
	nReadyArray(0) => fork_2_nReadyArray_0,
	nReadyArray(1) => fork_2_nReadyArray_1,
	nReadyArray(2) => fork_2_nReadyArray_2,
	validArray(0) => fork_2_validArray_0,
	validArray(1) => fork_2_validArray_1,
	validArray(2) => fork_2_validArray_2,
	dataOutArray(0) => fork_2_dataOutArray_0,
	dataOutArray(1) => fork_2_dataOutArray_1,
	dataOutArray(2) => fork_2_dataOutArray_2
);

forkC_4: entity work.fork(arch) generic map (1,6,1,1)
port map (
	clk => forkC_4_clk,
	rst => forkC_4_rst,
	dataInArray(0) => forkC_4_dataInArray_0,
	pValidArray(0) => forkC_4_pValidArray_0,
	readyArray(0) => forkC_4_readyArray_0,
	nReadyArray(0) => forkC_4_nReadyArray_0,
	nReadyArray(1) => forkC_4_nReadyArray_1,
	nReadyArray(2) => forkC_4_nReadyArray_2,
	nReadyArray(3) => forkC_4_nReadyArray_3,
	nReadyArray(4) => forkC_4_nReadyArray_4,
	nReadyArray(5) => forkC_4_nReadyArray_5,
	validArray(0) => forkC_4_validArray_0,
	validArray(1) => forkC_4_validArray_1,
	validArray(2) => forkC_4_validArray_2,
	validArray(3) => forkC_4_validArray_3,
	validArray(4) => forkC_4_validArray_4,
	validArray(5) => forkC_4_validArray_5,
	dataOutArray(0) => forkC_4_dataOutArray_0,
	dataOutArray(1) => forkC_4_dataOutArray_1,
	dataOutArray(2) => forkC_4_dataOutArray_2,
	dataOutArray(3) => forkC_4_dataOutArray_3,
	dataOutArray(4) => forkC_4_dataOutArray_4,
	dataOutArray(5) => forkC_4_dataOutArray_5
);

fork_5: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_5_clk,
	rst => fork_5_rst,
	dataInArray(0) => fork_5_dataInArray_0,
	pValidArray(0) => fork_5_pValidArray_0,
	readyArray(0) => fork_5_readyArray_0,
	nReadyArray(0) => fork_5_nReadyArray_0,
	nReadyArray(1) => fork_5_nReadyArray_1,
	validArray(0) => fork_5_validArray_0,
	validArray(1) => fork_5_validArray_1,
	dataOutArray(0) => fork_5_dataOutArray_0,
	dataOutArray(1) => fork_5_dataOutArray_1
);

fork_6: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_6_clk,
	rst => fork_6_rst,
	dataInArray(0) => fork_6_dataInArray_0,
	pValidArray(0) => fork_6_pValidArray_0,
	readyArray(0) => fork_6_readyArray_0,
	nReadyArray(0) => fork_6_nReadyArray_0,
	nReadyArray(1) => fork_6_nReadyArray_1,
	validArray(0) => fork_6_validArray_0,
	validArray(1) => fork_6_validArray_1,
	dataOutArray(0) => fork_6_dataOutArray_0,
	dataOutArray(1) => fork_6_dataOutArray_1
);

fork_7: entity work.fork(arch) generic map (1,5,32,32)
port map (
	clk => fork_7_clk,
	rst => fork_7_rst,
	dataInArray(0) => fork_7_dataInArray_0,
	pValidArray(0) => fork_7_pValidArray_0,
	readyArray(0) => fork_7_readyArray_0,
	nReadyArray(0) => fork_7_nReadyArray_0,
	nReadyArray(1) => fork_7_nReadyArray_1,
	nReadyArray(2) => fork_7_nReadyArray_2,
	nReadyArray(3) => fork_7_nReadyArray_3,
	nReadyArray(4) => fork_7_nReadyArray_4,
	validArray(0) => fork_7_validArray_0,
	validArray(1) => fork_7_validArray_1,
	validArray(2) => fork_7_validArray_2,
	validArray(3) => fork_7_validArray_3,
	validArray(4) => fork_7_validArray_4,
	dataOutArray(0) => fork_7_dataOutArray_0,
	dataOutArray(1) => fork_7_dataOutArray_1,
	dataOutArray(2) => fork_7_dataOutArray_2,
	dataOutArray(3) => fork_7_dataOutArray_3,
	dataOutArray(4) => fork_7_dataOutArray_4
);

Buffer_1: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_1_clk,
	rst => Buffer_1_rst,
	dataInArray(0) => Buffer_1_dataInArray_0,
	pValidArray(0) => Buffer_1_pValidArray_0,
	readyArray(0) => Buffer_1_readyArray_0,
	nReadyArray(0) => Buffer_1_nReadyArray_0,
	validArray(0) => Buffer_1_validArray_0,
	dataOutArray(0) => Buffer_1_dataOutArray_0
);

Buffer_2: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_2_clk,
	rst => Buffer_2_rst,
	dataInArray(0) => Buffer_2_dataInArray_0,
	pValidArray(0) => Buffer_2_pValidArray_0,
	readyArray(0) => Buffer_2_readyArray_0,
	nReadyArray(0) => Buffer_2_nReadyArray_0,
	validArray(0) => Buffer_2_validArray_0,
	dataOutArray(0) => Buffer_2_dataOutArray_0
);

Buffer_3: entity work.transpFifo(arch) generic map (1,1,1,1,11)
port map (
	clk => Buffer_3_clk,
	rst => Buffer_3_rst,
	dataInArray(0) => Buffer_3_dataInArray_0,
	pValidArray(0) => Buffer_3_pValidArray_0,
	readyArray(0) => Buffer_3_readyArray_0,
	nReadyArray(0) => Buffer_3_nReadyArray_0,
	validArray(0) => Buffer_3_validArray_0,
	dataOutArray(0) => Buffer_3_dataOutArray_0
);

Buffer_4: entity work.transpFifo(arch) generic map (1,1,1,1,19)
port map (
	clk => Buffer_4_clk,
	rst => Buffer_4_rst,
	dataInArray(0) => Buffer_4_dataInArray_0,
	pValidArray(0) => Buffer_4_pValidArray_0,
	readyArray(0) => Buffer_4_readyArray_0,
	nReadyArray(0) => Buffer_4_nReadyArray_0,
	validArray(0) => Buffer_4_validArray_0,
	dataOutArray(0) => Buffer_4_dataOutArray_0
);

Buffer_5: entity work.transpFifo(arch) generic map (1,1,32,32,4)
port map (
	clk => Buffer_5_clk,
	rst => Buffer_5_rst,
	dataInArray(0) => Buffer_5_dataInArray_0,
	pValidArray(0) => Buffer_5_pValidArray_0,
	readyArray(0) => Buffer_5_readyArray_0,
	nReadyArray(0) => Buffer_5_nReadyArray_0,
	validArray(0) => Buffer_5_validArray_0,
	dataOutArray(0) => Buffer_5_dataOutArray_0
);

Buffer_6: entity work.transpFifo(arch) generic map (1,1,32,32,8)
port map (
	clk => Buffer_6_clk,
	rst => Buffer_6_rst,
	dataInArray(0) => Buffer_6_dataInArray_0,
	pValidArray(0) => Buffer_6_pValidArray_0,
	readyArray(0) => Buffer_6_readyArray_0,
	nReadyArray(0) => Buffer_6_nReadyArray_0,
	validArray(0) => Buffer_6_validArray_0,
	dataOutArray(0) => Buffer_6_dataOutArray_0
);

Buffer_7: entity work.transpFifo(arch) generic map (1,1,32,32,12)
port map (
	clk => Buffer_7_clk,
	rst => Buffer_7_rst,
	dataInArray(0) => Buffer_7_dataInArray_0,
	pValidArray(0) => Buffer_7_pValidArray_0,
	readyArray(0) => Buffer_7_readyArray_0,
	nReadyArray(0) => Buffer_7_nReadyArray_0,
	validArray(0) => Buffer_7_validArray_0,
	dataOutArray(0) => Buffer_7_dataOutArray_0
);

ret_0: entity work.ret_op(arch) generic map (1,1,32,32)
port map (
	clk => ret_0_clk,
	rst => ret_0_rst,
	dataInArray(0) => ret_0_dataInArray_0,
	pValidArray(0) => ret_0_pValidArray_0,
	readyArray(0) => ret_0_readyArray_0,
	nReadyArray(0) => ret_0_nReadyArray_0,
	validArray(0) => ret_0_validArray_0,
	dataOutArray(0) => ret_0_dataOutArray_0
);

c_LSQ_A:LSQ_A
port map (
	clock => LSQ_A_clk,
	reset => LSQ_A_rst,
	io_memIsReadyForLoads => LSQ_A_load_ready,
	io_memIsReadyForStores => LSQ_A_store_ready,
	io_storeDataOut => LSQ_A_dout0,
	io_storeAddrOut => LSQ_A_address0,
	io_storeEnable => LSQ_A_we0_ce0,
	io_loadDataIn => LSQ_A_din1,
	io_loadAddrOut => LSQ_A_address1,
	io_loadEnable => LSQ_A_ce1,
	io_bbReadyToPrevs_0 => LSQ_A_readyArray_0,
	io_bbpValids_0 => LSQ_A_pValidArray_0,
	io_rdPortsPrev_0_ready => LSQ_A_readyArray_1,
	io_rdPortsPrev_0_valid => LSQ_A_pValidArray_1,
	io_rdPortsPrev_0_bits => LSQ_A_dataInArray_1,
	io_wrAddrPorts_0_ready => LSQ_A_readyArray_2,
	io_wrAddrPorts_0_valid => LSQ_A_pValidArray_2,
	io_wrAddrPorts_0_bits => LSQ_A_dataInArray_2,
	io_wrDataPorts_0_ready => LSQ_A_readyArray_3,
	io_wrDataPorts_0_valid => LSQ_A_pValidArray_3,
	io_wrDataPorts_0_bits => LSQ_A_dataInArray_3,
	io_rdPortsNext_0_ready => LSQ_A_nReadyArray_0,
	io_rdPortsNext_0_valid => LSQ_A_validArray_0,
	io_rdPortsNext_0_bits => LSQ_A_dataOutArray_0,
	io_Empty_Valid => LSQ_A_validArray_1

);

MC_addr: entity work.MemCont(arch) generic map (32,32,1,1,1)
port map (
	clk => MC_addr_clk,
	rst => MC_addr_rst,
	io_storeDataOut => addr_dout0,
	io_storeAddrOut => addr_address0,
	io_storeEnable => MC_addr_we0_ce0,
	io_loadDataIn => addr_din1,
	io_loadAddrOut => addr_address1,
	io_loadEnable => addr_ce1,
	io_bbReadyToPrevs(0) => MC_addr_readyArray_1,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_addr_readyArray_0,
	io_rdPortsPrev_valid(0) => MC_addr_pValidArray_0,
	io_rdPortsPrev_bits(0) => MC_addr_dataInArray_0,
	io_wrAddrPorts_ready(0) => MC_addr_readyArray_2,
	io_wrAddrPorts_valid(0) => MC_addr_pValidArray_2,
	io_wrAddrPorts_bits(0) => MC_addr_dataInArray_2,
	io_wrDataPorts_ready(0) => MC_addr_readyArray_3,
	io_wrDataPorts_valid(0) => MC_addr_pValidArray_3,
	io_wrDataPorts_bits(0) => MC_addr_dataInArray_3,
	io_rdPortsNext_ready(0) => MC_addr_nReadyArray_0,
	io_rdPortsNext_valid(0) => MC_addr_validArray_0,
	io_rdPortsNext_bits(0) => MC_addr_dataOutArray_0,
	io_Empty_Valid => MC_addr_validArray_1,
	io_Empty_Ready => MC_addr_nReadyArray_1

);

sink_1: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_1_clk,
	rst => sink_1_rst,
	dataInArray(0) => sink_1_dataInArray_0,
	pValidArray(0) => sink_1_pValidArray_0,
	readyArray(0) => sink_1_readyArray_0
);

end_0: entity work.end_node(arch) generic map (1,2,1,32,32)
port map (
	clk => end_0_clk,
	rst => end_0_rst,
	dataInArray(0) => end_0_dataInArray_2,
	eValidArray(0) => end_0_pValidArray_0,
	eValidArray(1) => end_0_pValidArray_1,
	pValidArray(0) => end_0_pValidArray_2,
	eReadyArray(0) => end_0_readyArray_0,
	eReadyArray(1) => end_0_readyArray_1,
	readyArray(0) => end_0_readyArray_2,
	dataOutArray(0) => end_0_dataOutArray_0,
	validArray(0) => end_0_validArray_0,
	nReadyArray(0) => end_0_nReadyArray_0
);

end behavioral; 
