Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Mar 20 20:33:50 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_drc -file CPE_Wrapper_drc_routed.rpt -pb CPE_Wrapper_drc_routed.pb -rpx CPE_Wrapper_drc_routed.rpx
| Design       : CPE_Wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 51
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| PDRC-61   | Warning  | SLICEM_5lutO5_C5  | 19         |
| PDRC-62   | Warning  | SLICEM_5lutO5_B5  | 16         |
| PDRC-63   | Warning  | SLICEM_5lutO5_A5  | 13         |
| RTSTAT-10 | Warning  | No routable loads | 1          |
| REQP-181  | Advisory | writefirst        | 2          |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-61#1 Warning
SLICEM_5lutO5_C5  
Dangling output pin O5 on site SLICE_X100Y85:C5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-61#2 Warning
SLICEM_5lutO5_C5  
Dangling output pin O5 on site SLICE_X102Y111:C5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-61#3 Warning
SLICEM_5lutO5_C5  
Dangling output pin O5 on site SLICE_X38Y108:C5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-61#4 Warning
SLICEM_5lutO5_C5  
Dangling output pin O5 on site SLICE_X94Y78:C5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-61#5 Warning
SLICEM_5lutO5_C5  
Dangling output pin O5 on site SLICE_X94Y81:C5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-61#6 Warning
SLICEM_5lutO5_C5  
Dangling output pin O5 on site SLICE_X94Y82:C5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-61#7 Warning
SLICEM_5lutO5_C5  
Dangling output pin O5 on site SLICE_X94Y94:C5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-61#8 Warning
SLICEM_5lutO5_C5  
Dangling output pin O5 on site SLICE_X96Y111:C5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-61#9 Warning
SLICEM_5lutO5_C5  
Dangling output pin O5 on site SLICE_X96Y112:C5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-61#10 Warning
SLICEM_5lutO5_C5  
Dangling output pin O5 on site SLICE_X96Y119:C5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-61#11 Warning
SLICEM_5lutO5_C5  
Dangling output pin O5 on site SLICE_X96Y122:C5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-61#12 Warning
SLICEM_5lutO5_C5  
Dangling output pin O5 on site SLICE_X96Y93:C5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-61#13 Warning
SLICEM_5lutO5_C5  
Dangling output pin O5 on site SLICE_X98Y109:C5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-61#14 Warning
SLICEM_5lutO5_C5  
Dangling output pin O5 on site SLICE_X98Y110:C5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-61#15 Warning
SLICEM_5lutO5_C5  
Dangling output pin O5 on site SLICE_X98Y113:C5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-61#16 Warning
SLICEM_5lutO5_C5  
Dangling output pin O5 on site SLICE_X98Y115:C5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-61#17 Warning
SLICEM_5lutO5_C5  
Dangling output pin O5 on site SLICE_X98Y80:C5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-61#18 Warning
SLICEM_5lutO5_C5  
Dangling output pin O5 on site SLICE_X98Y82:C5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-61#19 Warning
SLICEM_5lutO5_C5  
Dangling output pin O5 on site SLICE_X98Y83:C5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-62#1 Warning
SLICEM_5lutO5_B5  
Dangling output pin O5 on site SLICE_X100Y85:B5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-62#2 Warning
SLICEM_5lutO5_B5  
Dangling output pin O5 on site SLICE_X102Y111:B5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-62#3 Warning
SLICEM_5lutO5_B5  
Dangling output pin O5 on site SLICE_X38Y108:B5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-62#4 Warning
SLICEM_5lutO5_B5  
Dangling output pin O5 on site SLICE_X94Y81:B5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-62#5 Warning
SLICEM_5lutO5_B5  
Dangling output pin O5 on site SLICE_X94Y82:B5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-62#6 Warning
SLICEM_5lutO5_B5  
Dangling output pin O5 on site SLICE_X94Y92:B5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-62#7 Warning
SLICEM_5lutO5_B5  
Dangling output pin O5 on site SLICE_X94Y94:B5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-62#8 Warning
SLICEM_5lutO5_B5  
Dangling output pin O5 on site SLICE_X96Y111:B5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-62#9 Warning
SLICEM_5lutO5_B5  
Dangling output pin O5 on site SLICE_X96Y112:B5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-62#10 Warning
SLICEM_5lutO5_B5  
Dangling output pin O5 on site SLICE_X96Y119:B5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-62#11 Warning
SLICEM_5lutO5_B5  
Dangling output pin O5 on site SLICE_X96Y122:B5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-62#12 Warning
SLICEM_5lutO5_B5  
Dangling output pin O5 on site SLICE_X98Y109:B5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-62#13 Warning
SLICEM_5lutO5_B5  
Dangling output pin O5 on site SLICE_X98Y110:B5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-62#14 Warning
SLICEM_5lutO5_B5  
Dangling output pin O5 on site SLICE_X98Y113:B5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-62#15 Warning
SLICEM_5lutO5_B5  
Dangling output pin O5 on site SLICE_X98Y115:B5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-62#16 Warning
SLICEM_5lutO5_B5  
Dangling output pin O5 on site SLICE_X98Y82:B5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-63#1 Warning
SLICEM_5lutO5_A5  
Dangling output pin O5 on site SLICE_X100Y85:A5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-63#2 Warning
SLICEM_5lutO5_A5  
Dangling output pin O5 on site SLICE_X94Y82:A5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-63#3 Warning
SLICEM_5lutO5_A5  
Dangling output pin O5 on site SLICE_X94Y91:A5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-63#4 Warning
SLICEM_5lutO5_A5  
Dangling output pin O5 on site SLICE_X94Y94:A5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-63#5 Warning
SLICEM_5lutO5_A5  
Dangling output pin O5 on site SLICE_X94Y96:A5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-63#6 Warning
SLICEM_5lutO5_A5  
Dangling output pin O5 on site SLICE_X96Y111:A5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-63#7 Warning
SLICEM_5lutO5_A5  
Dangling output pin O5 on site SLICE_X96Y112:A5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-63#8 Warning
SLICEM_5lutO5_A5  
Dangling output pin O5 on site SLICE_X96Y122:A5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-63#9 Warning
SLICEM_5lutO5_A5  
Dangling output pin O5 on site SLICE_X96Y123:A5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-63#10 Warning
SLICEM_5lutO5_A5  
Dangling output pin O5 on site SLICE_X96Y75:A5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-63#11 Warning
SLICEM_5lutO5_A5  
Dangling output pin O5 on site SLICE_X98Y109:A5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-63#12 Warning
SLICEM_5lutO5_A5  
Dangling output pin O5 on site SLICE_X98Y115:A5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-63#13 Warning
SLICEM_5lutO5_A5  
Dangling output pin O5 on site SLICE_X98Y124:A5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
98 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1],
genblk1[2].ma/Convolution_Processor/adder/finalAccumulate[11:0],
genblk1[1].ma/Convolution_Processor/adder/finalAccumulate[11:0],
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0],
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0],
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0],
BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset_pipe,
BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/mi_handler_m_sc_areset_pipe,
BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset_pipe,
BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset_pipe,
BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset_pipe,
BD_Wrapper/Convolution_Controller_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset_pipe (the first 15 of 74 listed).
Related violations: <none>

REQP-181#1 Advisory
writefirst  
Synchronous clocking is detected for BRAM (BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-181#2 Advisory
writefirst  
Synchronous clocking is detected for BRAM (BD_Wrapper/Convolution_Controller_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>


