# ============================================================================
# ZX Spectrum Timex FDD Interface
# ACTUAL ADDRESS SET FROM ORIGINAL GAL CHIPS
# ============================================================================

# ============================================================================
# ZX Spectrum Address Bus (16 pins - actual GAL chip connections)
# ============================================================================

# Address Bus
NET "A0"  LOC = "P30";
NET "A1"  LOC = "P28";
NET "A2"  LOC = "P12";
NET "A3"  LOC = "P8";
NET "A4"  LOC = "P32";
NET "A5"  LOC = "P33";
NET "A6"  LOC = "P34";
NET "A7"  LOC = "P36";
NET "A8"  LOC = "P38";
NET "A9"  LOC = "P7";
NET "A10" LOC = "P6";
NET "A11" LOC = "P37";
NET "A12" LOC = "P41";
NET "A13" LOC = "P5";
NET "A14" LOC = "P3";
NET "A15" LOC = "P2";

# ============================================================================
# ZX Spectrum Control Signals (5 pins)
# ============================================================================

# Control Signals
NET "nIORQ" LOC = "P40";
NET "nMREQ" LOC = "P13";
NET "nRD"   LOC = "P39";
NET "nWR"   LOC = "P29";
NET "nM1"   LOC = "P14";

# ============================================================================
# Chip Select Outputs (5 pins)
# ============================================================================

# Output Signals
NET "nROM_CS"   LOC = "P16";
NET "nRAM_CS"   LOC = "P18";
NET "nZX_ROMCS" LOC = "P19";
NET "LS273"     LOC = "P27";
NET "nLS244"    LOC = "P31";

# debug internal pins
NET "PAGEIN"    LOC = "P20";
NET "PAGEOUT"   LOC = "P21";
NET "J"         LOC = "P22";
NET "K"         LOC = "P23";


