# Reti Logiche Final Project - 2020-2021
The project aims to implement a hardware component, described in VHDL, that can read an image from a memory, generate an "equalized" version of it and write it back into the memory.

- [Specifications](https://github.com/Polimi-projects/Reti-Logiche/blob/master/docs/Specifica.pdf) 
- [Documentation](https://github.com/Polimi-projects/Reti-Logiche/blob/master/docs/Documentazione.pdf) 
- [Project](https://github.com/Polimi-projects/Reti-Logiche/blob/master/src/project_reti_logiche.vhd) 
- [TestBench](https://github.com/Polimi-projects/Reti-Logiche/blob/master/src/test_bench.vhd)

## Developer
- [Paolo longo](https://github.com/Paol-imi)
