# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:50 on Nov 07,2018
# vlog -reportprogress 300 ./or_64.sv 
# -- Compiling module or_64
# 
# Top level modules:
# 	or_64
# End time: 10:01:52 on Nov 07,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:52 on Nov 07,2018
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 10:01:53 on Nov 07,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:53 on Nov 07,2018
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 10:01:55 on Nov 07,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:55 on Nov 07,2018
# vlog -reportprogress 300 ./fulladder_1.sv 
# -- Compiling module fulladder_1
# 
# Top level modules:
# 	fulladder_1
# End time: 10:01:56 on Nov 07,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:57 on Nov 07,2018
# vlog -reportprogress 300 ./fulladdsub_1.sv 
# -- Compiling module fulladdsub_1
# 
# Top level modules:
# 	fulladdsub_1
# End time: 10:01:57 on Nov 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:57 on Nov 07,2018
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 10:01:58 on Nov 07,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:58 on Nov 07,2018
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 10:01:59 on Nov 07,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:59 on Nov 07,2018
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 10:02:00 on Nov 07,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:00 on Nov 07,2018
# vlog -reportprogress 300 ./ALU_1.sv 
# -- Compiling module ALU_1
# 
# Top level modules:
# 	ALU_1
# End time: 10:02:00 on Nov 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:01 on Nov 07,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 10:02:01 on Nov 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:01 on Nov 07,2018
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:02:02 on Nov 07,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 10:02:02 on Nov 07,2018
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.ALU_1
# Loading work.fulladdsub_1
# Loading work.mux2_1
# Loading work.fulladder_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.or_64
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
