// Design a signed adder that adds two 8-bit 2's complement numbers, a[7:0] and b[7:0]. 

module signed_adder(input [7:0] a,
    input [7:0] b,
    output [7:0] s,
    output overflow
); 

// The numbers a and b are added to the output s. 
// assign the occurence of the signed overflow of a and b to the output overflow.
// a signed overflow occurs if the most significant bits of a and b are low and the most significant bit of s is high
// a signed overflow may also occur if the most significant bits of a and b are high and the most significant bit of s is low


// $ cat t1.txt t2.txt t3.txt t4.txt t5.txt t6.txt t7.txt t8.txt t9.txt t10.txt t11.txt t12.txt t13.txt t14.txt t15.txt t16.txt t17.txt t18.txt t19.txt t20.txt t21.txt t22.txt t23.txt t24.txt t25.txt t26.txt t27.txt t28.txt t29.txt t30.txt t31.txt t32.txt t33.txt t34.txt t35.txt t36.txt t37.txt t38.txt t39.txt t40.txt t41.txt t42.txt t43.txt t44.txt t45.txt t46.txt t47.txt t48.txt t49.txtendmodule
