Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 3a28f040708c4a879f8b1b1e16708741 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_shift_rgt_behav xil_defaultlib.tb_shift_rgt -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.dff [dff_default]
Compiling architecture f_shift_rgt of entity xil_defaultlib.shift_rgt [shift_rgt_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_shift_rgt
Built simulation snapshot tb_shift_rgt_behav
