{
  "Top": "FFN",
  "RtlTop": "FFN",
  "RtlPrefix": "",
  "RtlSubPrefix": "FFN_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "versal",
    "Device": "xcv80",
    "Package": "-lsva4737",
    "Speed": "-2MHP-e-S",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "i_vec": {
      "index": "0",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "i_vec_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "i_vec_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "o_vec": {
      "index": "1",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "o_vec_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "o_vec_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "W1_vec": {
      "index": "2",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "W1_vec_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "W1_vec_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "W2_vec": {
      "index": "3",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "W2_vec_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "W2_vec_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "W3_vec": {
      "index": "4",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "W3_vec_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "W3_vec_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "FFN"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "Uncertainty": "1.08",
    "IsCombinational": "0",
    "II": "21242992",
    "Latency": "21242991"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "FFN",
    "Version": "1.0",
    "DisplayName": "Ffn",
    "Revision": "2114284970",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_FFN_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/kernel_FFN.cpp",
      "..\/..\/kernel_FFN.hpp",
      "..\/..\/tensor.hpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/FFN_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc.vhd",
      "impl\/vhdl\/FFN_control_r_s_axi.vhd",
      "impl\/vhdl\/FFN_control_s_axi.vhd",
      "impl\/vhdl\/FFN_dadd_64ns_64ns_64_5_no_dsp_1.vhd",
      "impl\/vhdl\/FFN_ddiv_64ns_64ns_64_30_no_dsp_1.vhd",
      "impl\/vhdl\/FFN_dmul_64ns_64ns_64_4_med_dsp_1.vhd",
      "impl\/vhdl\/FFN_entry_proc.vhd",
      "impl\/vhdl\/FFN_fexp_32ns_32ns_32_9_med_dsp_1.vhd",
      "impl\/vhdl\/FFN_fifo_w32_d64_A.vhd",
      "impl\/vhdl\/FFN_fifo_w32_d64_A_x.vhd",
      "impl\/vhdl\/FFN_fifo_w64_d3_S.vhd",
      "impl\/vhdl\/FFN_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/FFN_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/FFN_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1.vhd",
      "impl\/vhdl\/FFN_fmul_32ns_32ns_32_1_primitive_dsp_1.vhd",
      "impl\/vhdl\/FFN_fpext_32ns_64_1_no_dsp_1.vhd",
      "impl\/vhdl\/FFN_fptrunc_64ns_32_1_no_dsp_1.vhd",
      "impl\/vhdl\/FFN_gmem_m_axi.vhd",
      "impl\/vhdl\/FFN_Multiply_Vec.vhd",
      "impl\/vhdl\/FFN_Multiply_VecMat.vhd",
      "impl\/vhdl\/FFN_Multiply_VecMat_3.vhd",
      "impl\/vhdl\/FFN_Multiply_VecMat_3_local_vec_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/FFN_Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1.vhd",
      "impl\/vhdl\/FFN_Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.vhd",
      "impl\/vhdl\/FFN_Multiply_VecMat_5.vhd",
      "impl\/vhdl\/FFN_Multiply_VecMat_5_local_vec_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/FFN_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1.vhd",
      "impl\/vhdl\/FFN_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.vhd",
      "impl\/vhdl\/FFN_Multiply_VecMat_local_vec_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/FFN_Multiply_VecMat_Pipeline_VITIS_LOOP_37_1.vhd",
      "impl\/vhdl\/FFN_Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.vhd",
      "impl\/vhdl\/FFN_pull_tensor1d.vhd",
      "impl\/vhdl\/FFN_push_tensor1d.vhd",
      "impl\/vhdl\/FFN_push_tensor1d_1.vhd",
      "impl\/vhdl\/FFN_push_tensor1d_1_Pipeline_VITIS_LOOP_12_1.vhd",
      "impl\/vhdl\/FFN_push_tensor1d_Pipeline_VITIS_LOOP_12_1.vhd",
      "impl\/vhdl\/FFN_push_tensor2d_bycol.vhd",
      "impl\/vhdl\/FFN_push_tensor2d_bycol_2.vhd",
      "impl\/vhdl\/FFN_push_tensor2d_bycol_4.vhd",
      "impl\/vhdl\/FFN_start_for_pull_tensor1d_U0.vhd",
      "impl\/vhdl\/FFN_Swish.vhd",
      "impl\/vhdl\/FFN.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/FFN_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc.v",
      "impl\/verilog\/FFN_control_r_s_axi.v",
      "impl\/verilog\/FFN_control_s_axi.v",
      "impl\/verilog\/FFN_dadd_64ns_64ns_64_5_no_dsp_1.v",
      "impl\/verilog\/FFN_ddiv_64ns_64ns_64_30_no_dsp_1.v",
      "impl\/verilog\/FFN_dmul_64ns_64ns_64_4_med_dsp_1.v",
      "impl\/verilog\/FFN_entry_proc.v",
      "impl\/verilog\/FFN_fexp_32ns_32ns_32_9_med_dsp_1.v",
      "impl\/verilog\/FFN_fifo_w32_d64_A.v",
      "impl\/verilog\/FFN_fifo_w32_d64_A_x.v",
      "impl\/verilog\/FFN_fifo_w64_d3_S.v",
      "impl\/verilog\/FFN_flow_control_loop_pipe.v",
      "impl\/verilog\/FFN_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/FFN_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1.v",
      "impl\/verilog\/FFN_fmul_32ns_32ns_32_1_primitive_dsp_1.v",
      "impl\/verilog\/FFN_fpext_32ns_64_1_no_dsp_1.v",
      "impl\/verilog\/FFN_fptrunc_64ns_32_1_no_dsp_1.v",
      "impl\/verilog\/FFN_gmem_m_axi.v",
      "impl\/verilog\/FFN_Multiply_Vec.v",
      "impl\/verilog\/FFN_Multiply_VecMat.v",
      "impl\/verilog\/FFN_Multiply_VecMat_3.v",
      "impl\/verilog\/FFN_Multiply_VecMat_3_local_vec_RAM_AUTO_1R1W.v",
      "impl\/verilog\/FFN_Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1.v",
      "impl\/verilog\/FFN_Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.v",
      "impl\/verilog\/FFN_Multiply_VecMat_5.v",
      "impl\/verilog\/FFN_Multiply_VecMat_5_local_vec_RAM_AUTO_1R1W.v",
      "impl\/verilog\/FFN_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1.v",
      "impl\/verilog\/FFN_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.v",
      "impl\/verilog\/FFN_Multiply_VecMat_local_vec_RAM_AUTO_1R1W.v",
      "impl\/verilog\/FFN_Multiply_VecMat_Pipeline_VITIS_LOOP_37_1.v",
      "impl\/verilog\/FFN_Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.v",
      "impl\/verilog\/FFN_pull_tensor1d.v",
      "impl\/verilog\/FFN_push_tensor1d.v",
      "impl\/verilog\/FFN_push_tensor1d_1.v",
      "impl\/verilog\/FFN_push_tensor1d_1_Pipeline_VITIS_LOOP_12_1.v",
      "impl\/verilog\/FFN_push_tensor1d_Pipeline_VITIS_LOOP_12_1.v",
      "impl\/verilog\/FFN_push_tensor2d_bycol.v",
      "impl\/verilog\/FFN_push_tensor2d_bycol_2.v",
      "impl\/verilog\/FFN_push_tensor2d_bycol_4.v",
      "impl\/verilog\/FFN_start_for_pull_tensor1d_U0.v",
      "impl\/verilog\/FFN_Swish.v",
      "impl\/verilog\/FFN.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/FFN_v1_0\/data\/FFN.mdd",
      "impl\/misc\/drivers\/FFN_v1_0\/data\/FFN.tcl",
      "impl\/misc\/drivers\/FFN_v1_0\/data\/FFN.yaml",
      "impl\/misc\/drivers\/FFN_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/FFN_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/FFN_v1_0\/src\/xffn.c",
      "impl\/misc\/drivers\/FFN_v1_0\/src\/xffn.h",
      "impl\/misc\/drivers\/FFN_v1_0\/src\/xffn_hw.h",
      "impl\/misc\/drivers\/FFN_v1_0\/src\/xffn_linux.c",
      "impl\/misc\/drivers\/FFN_v1_0\/src\/xffn_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/FFN_dadd_64ns_64ns_64_5_no_dsp_1_ip.tcl",
      "impl\/misc\/FFN_ddiv_64ns_64ns_64_30_no_dsp_1_ip.tcl",
      "impl\/misc\/FFN_dmul_64ns_64ns_64_4_med_dsp_1_ip.tcl",
      "impl\/misc\/FFN_fexp_32ns_32ns_32_9_med_dsp_1_ip.tcl",
      "impl\/misc\/FFN_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_ip.tcl",
      "impl\/misc\/FFN_fmul_32ns_32ns_32_1_primitive_dsp_1_ip.tcl",
      "impl\/misc\/FFN_fpext_32ns_64_1_no_dsp_1_ip.tcl",
      "impl\/misc\/FFN_fptrunc_64ns_32_1_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/FFN.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "FFN_dadd_64ns_64ns_64_5_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name FFN_dadd_64ns_64ns_64_5_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "FFN_ddiv_64ns_64ns_64_30_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 29 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name FFN_ddiv_64ns_64ns_64_30_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "FFN_dmul_64ns_64ns_64_4_med_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Medium_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name FFN_dmul_64ns_64ns_64_4_med_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "FFN_fexp_32ns_32ns_32_9_med_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 8 CONFIG.c_mult_usage Medium_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name FFN_fexp_32ns_32ns_32_9_med_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "FFN_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.Operation_Type Unfused_Multiply_Add CONFIG.Add_Sub_Value Add CONFIG.Flow_Control NonBlocking CONFIG.Maximum_Latency false CONFIG.Has_ACLKEN true CONFIG.A_Precision_Type Single CONFIG.C_A_Exponent_Width 8 CONFIG.C_A_Fraction_Width 24 CONFIG.Result_Precision_Type Single CONFIG.C_Result_Exponent_Width 8 CONFIG.C_Result_Fraction_Width 24 CONFIG.c_mult_usage Primitive_Usage CONFIG.c_latency 1 CONFIG.Has_RESULT_TREADY false CONFIG.C_Rate 1"
      },
      {
        "Name": "FFN_fmul_32ns_32ns_32_1_primitive_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Primitive_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name FFN_fmul_32ns_32ns_32_1_primitive_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "FFN_fpext_32ns_64_1_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name FFN_fpext_32ns_64_1_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "FFN_fptrunc_64ns_32_1_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name FFN_fptrunc_64ns_32_1_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    },
    "s_axi_control_r": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_r_",
      "paramPrefix": "C_S_AXI_CONTROL_R_",
      "ports": [
        "s_axi_control_r_ARADDR",
        "s_axi_control_r_ARREADY",
        "s_axi_control_r_ARVALID",
        "s_axi_control_r_AWADDR",
        "s_axi_control_r_AWREADY",
        "s_axi_control_r_AWVALID",
        "s_axi_control_r_BREADY",
        "s_axi_control_r_BRESP",
        "s_axi_control_r_BVALID",
        "s_axi_control_r_RDATA",
        "s_axi_control_r_RREADY",
        "s_axi_control_r_RRESP",
        "s_axi_control_r_RVALID",
        "s_axi_control_r_WDATA",
        "s_axi_control_r_WREADY",
        "s_axi_control_r_WSTRB",
        "s_axi_control_r_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "i_vec_1",
          "access": "W",
          "description": "Data signal of i_vec",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "i_vec",
              "access": "W",
              "description": "Bit 31 to 0 of i_vec"
            }]
        },
        {
          "offset": "0x14",
          "name": "i_vec_2",
          "access": "W",
          "description": "Data signal of i_vec",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "i_vec",
              "access": "W",
              "description": "Bit 63 to 32 of i_vec"
            }]
        },
        {
          "offset": "0x1c",
          "name": "o_vec_1",
          "access": "W",
          "description": "Data signal of o_vec",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "o_vec",
              "access": "W",
              "description": "Bit 31 to 0 of o_vec"
            }]
        },
        {
          "offset": "0x20",
          "name": "o_vec_2",
          "access": "W",
          "description": "Data signal of o_vec",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "o_vec",
              "access": "W",
              "description": "Bit 63 to 32 of o_vec"
            }]
        },
        {
          "offset": "0x28",
          "name": "W1_vec_1",
          "access": "W",
          "description": "Data signal of W1_vec",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "W1_vec",
              "access": "W",
              "description": "Bit 31 to 0 of W1_vec"
            }]
        },
        {
          "offset": "0x2c",
          "name": "W1_vec_2",
          "access": "W",
          "description": "Data signal of W1_vec",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "W1_vec",
              "access": "W",
              "description": "Bit 63 to 32 of W1_vec"
            }]
        },
        {
          "offset": "0x34",
          "name": "W2_vec_1",
          "access": "W",
          "description": "Data signal of W2_vec",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "W2_vec",
              "access": "W",
              "description": "Bit 31 to 0 of W2_vec"
            }]
        },
        {
          "offset": "0x38",
          "name": "W2_vec_2",
          "access": "W",
          "description": "Data signal of W2_vec",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "W2_vec",
              "access": "W",
              "description": "Bit 63 to 32 of W2_vec"
            }]
        },
        {
          "offset": "0x40",
          "name": "W3_vec_1",
          "access": "W",
          "description": "Data signal of W3_vec",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "W3_vec",
              "access": "W",
              "description": "Bit 31 to 0 of W3_vec"
            }]
        },
        {
          "offset": "0x44",
          "name": "W3_vec_2",
          "access": "W",
          "description": "Data signal of W3_vec",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "W3_vec",
              "access": "W",
              "description": "Bit 63 to 32 of W3_vec"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "i_vec"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "o_vec"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "W1_vec"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "W2_vec"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "W3_vec"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:s_axi_control_r:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "i_vec"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "i_vec"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "o_vec"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "o_vec"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "W1_vec"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "W1_vec"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "W2_vec"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "W2_vec"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "W3_vec"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "W3_vec"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_r_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_r_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_r_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_r_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_r_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "FFN",
      "BindInstances": "o_vec_c_U res_strm_U control_s_axi_U control_r_s_axi_U gmem_m_axi_U",
      "Instances": [
        {
          "ModuleName": "entry_proc",
          "InstanceName": "entry_proc_U0"
        },
        {
          "ModuleName": "Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc",
          "InstanceName": "Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0",
          "BindInstances": "z2_Silu_strm_fifo_U z3_strm_fifo_U z2_strm_fifo_U z1_strm_fifo_U W_strm_fifo_U x_strm_fifo_U",
          "Instances": [
            {
              "ModuleName": "push_tensor1d",
              "InstanceName": "grp_push_tensor1d_fu_122",
              "Instances": [{
                  "ModuleName": "push_tensor1d_Pipeline_VITIS_LOOP_12_1",
                  "InstanceName": "grp_push_tensor1d_Pipeline_VITIS_LOOP_12_1_fu_51",
                  "BindInstances": "add_ln12_fu_83_p2 icmp_ln12_fu_89_p2"
                }]
            },
            {
              "ModuleName": "push_tensor2d_bycol",
              "InstanceName": "grp_push_tensor2d_bycol_fu_131",
              "BindInstances": "add_ln24_fu_132_p2 icmp_ln24_fu_138_p2 icmp_ln25_fu_150_p2 select_ln24_fu_156_p3 add_ln24_3_fu_164_p2 select_ln24_3_fu_170_p3 add_ln27_3_fu_246_p2 add_ln25_fu_214_p2"
            },
            {
              "ModuleName": "Multiply_VecMat",
              "InstanceName": "grp_Multiply_VecMat_fu_140",
              "BindInstances": "local_vec_U",
              "Instances": [
                {
                  "ModuleName": "Multiply_VecMat_Pipeline_VITIS_LOOP_37_1",
                  "InstanceName": "grp_Multiply_VecMat_Pipeline_VITIS_LOOP_37_1_fu_28",
                  "BindInstances": "add_ln37_fu_67_p2 icmp_ln37_fu_73_p2"
                },
                {
                  "ModuleName": "Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3",
                  "InstanceName": "grp_Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36",
                  "BindInstances": "add_ln41_fu_113_p2 icmp_ln41_fu_119_p2 icmp_ln43_fu_128_p2 select_ln41_fu_134_p3 select_ln41_1_fu_176_p3 add_ln43_fu_151_p2 icmp_ln43_1_fu_157_p2"
                }
              ]
            },
            {
              "ModuleName": "push_tensor1d_1",
              "InstanceName": "grp_push_tensor1d_1_fu_147",
              "Instances": [{
                  "ModuleName": "push_tensor1d_1_Pipeline_VITIS_LOOP_12_1",
                  "InstanceName": "grp_push_tensor1d_1_Pipeline_VITIS_LOOP_12_1_fu_51",
                  "BindInstances": "add_ln12_fu_83_p2 icmp_ln12_fu_89_p2"
                }]
            },
            {
              "ModuleName": "push_tensor2d_bycol_2",
              "InstanceName": "grp_push_tensor2d_bycol_2_fu_155",
              "BindInstances": "add_ln24_fu_132_p2 icmp_ln24_fu_138_p2 icmp_ln25_fu_150_p2 select_ln24_fu_156_p3 add_ln24_2_fu_164_p2 select_ln24_2_fu_170_p3 add_ln27_2_fu_246_p2 add_ln25_fu_214_p2"
            },
            {
              "ModuleName": "Multiply_VecMat_3",
              "InstanceName": "grp_Multiply_VecMat_3_fu_164",
              "BindInstances": "local_vec_U",
              "Instances": [
                {
                  "ModuleName": "Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1",
                  "InstanceName": "grp_Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1_fu_28",
                  "BindInstances": "add_ln37_fu_67_p2 icmp_ln37_fu_73_p2"
                },
                {
                  "ModuleName": "Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3",
                  "InstanceName": "grp_Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36",
                  "BindInstances": "add_ln41_fu_113_p2 icmp_ln41_fu_119_p2 icmp_ln4311_fu_128_p2 select_ln41_fu_134_p3 select_ln41_2_fu_176_p3 add_ln43_fu_151_p2 icmp_ln43_fu_157_p2"
                }
              ]
            },
            {
              "ModuleName": "Swish",
              "InstanceName": "grp_Swish_fu_171",
              "BindInstances": "i_4_fu_105_p2 icmp_ln52_fu_111_p2 fpext_32ns_64_1_no_dsp_1_U45 xor_ln55_fu_132_p2 fexp_32ns_32ns_32_9_med_dsp_1_U46 fpext_32ns_64_1_no_dsp_1_U44 dadd_64ns_64ns_64_5_no_dsp_1_U47 ddiv_64ns_64ns_64_30_no_dsp_1_U49 dmul_64ns_64ns_64_4_med_dsp_1_U48 fptrunc_64ns_32_1_no_dsp_1_U43"
            },
            {
              "ModuleName": "push_tensor2d_bycol_4",
              "InstanceName": "grp_push_tensor2d_bycol_4_fu_177",
              "BindInstances": "add_ln24_fu_134_p2 icmp_ln24_fu_140_p2 icmp_ln25_fu_152_p2 select_ln24_fu_158_p3 add_ln24_1_fu_166_p2 select_ln24_1_fu_172_p3 add_ln27_1_fu_248_p2 add_ln25_fu_216_p2"
            },
            {
              "ModuleName": "Multiply_Vec",
              "InstanceName": "grp_Multiply_Vec_fu_186",
              "BindInstances": "i_8_fu_73_p2 icmp_ln64_fu_79_p2 fmul_32ns_32ns_32_1_primitive_dsp_1_U58"
            },
            {
              "ModuleName": "Multiply_VecMat_5",
              "InstanceName": "grp_Multiply_VecMat_5_fu_193",
              "BindInstances": "local_vec_U",
              "Instances": [
                {
                  "ModuleName": "Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1",
                  "InstanceName": "grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28",
                  "BindInstances": "add_ln37_fu_67_p2 icmp_ln37_fu_73_p2"
                },
                {
                  "ModuleName": "Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3",
                  "InstanceName": "grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36",
                  "BindInstances": "add_ln41_fu_113_p2 icmp_ln41_fu_119_p2 icmp_ln4311_fu_128_p2 select_ln41_fu_134_p3 select_ln41_1_fu_176_p3 add_ln43_fu_151_p2 icmp_ln43_1_fu_157_p2"
                }
              ]
            }
          ]
        },
        {
          "ModuleName": "pull_tensor1d",
          "InstanceName": "pull_tensor1d_U0",
          "BindInstances": "i_fu_131_p2 icmp_ln18_fu_137_p2"
        }
      ]
    },
    "Info": {
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "push_tensor1d_Pipeline_VITIS_LOOP_12_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "push_tensor1d": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "push_tensor2d_bycol": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Multiply_VecMat_Pipeline_VITIS_LOOP_37_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Multiply_VecMat": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "push_tensor1d_1_Pipeline_VITIS_LOOP_12_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "push_tensor1d_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "push_tensor2d_bycol_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Multiply_VecMat_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Swish": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Multiply_Vec": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "push_tensor2d_bycol_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Multiply_VecMat_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pull_tensor1d": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFN": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "0.750"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "5",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "push_tensor1d_Pipeline_VITIS_LOOP_12_1": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.844"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_12_1",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "13",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "push_tensor1d": {
        "Latency": {
          "LatencyBest": "782",
          "LatencyAvg": "782",
          "LatencyWorst": "782",
          "PipelineII": "782",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Area": {
          "FF": "89",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "218",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "push_tensor2d_bycol": {
        "Latency": {
          "LatencyBest": "2359309",
          "LatencyAvg": "2359309",
          "LatencyWorst": "2359309",
          "PipelineII": "2359297",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_24_1_VITIS_LOOP_25_2",
            "TripCount": "2359296",
            "Latency": "2359307",
            "PipelineII": "1",
            "PipelineDepth": "13"
          }],
        "Area": {
          "FF": "92",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "313",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Multiply_VecMat_Pipeline_VITIS_LOOP_37_1": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.503"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_37_1",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "53",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3": {
        "Latency": {
          "LatencyBest": "4718595",
          "LatencyAvg": "4718595",
          "LatencyWorst": "4718595",
          "PipelineII": "4718594",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_41_2_VITIS_LOOP_43_3",
            "TripCount": "2359296",
            "Latency": "4718593",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "73",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "262",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Multiply_VecMat": {
        "Latency": {
          "LatencyBest": "4719368",
          "LatencyAvg": "4719368",
          "LatencyWorst": "4719368",
          "PipelineII": "4719368",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "FF": "102",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "337",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "1",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "~0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0"
        }
      },
      "push_tensor1d_1_Pipeline_VITIS_LOOP_12_1": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.844"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_12_1",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "13",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "push_tensor1d_1": {
        "Latency": {
          "LatencyBest": "782",
          "LatencyAvg": "782",
          "LatencyWorst": "782",
          "PipelineII": "782",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Area": {
          "FF": "89",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "218",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "push_tensor2d_bycol_2": {
        "Latency": {
          "LatencyBest": "2359309",
          "LatencyAvg": "2359309",
          "LatencyWorst": "2359309",
          "PipelineII": "2359297",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_24_1_VITIS_LOOP_25_2",
            "TripCount": "2359296",
            "Latency": "2359307",
            "PipelineII": "1",
            "PipelineDepth": "13"
          }],
        "Area": {
          "FF": "92",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "313",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.503"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_37_1",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "53",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3": {
        "Latency": {
          "LatencyBest": "4718595",
          "LatencyAvg": "4718595",
          "LatencyWorst": "4718595",
          "PipelineII": "4718594",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_41_2_VITIS_LOOP_43_3",
            "TripCount": "2359296",
            "Latency": "4718593",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "73",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "262",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Multiply_VecMat_3": {
        "Latency": {
          "LatencyBest": "4719368",
          "LatencyAvg": "4719368",
          "LatencyWorst": "4719368",
          "PipelineII": "4719368",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "FF": "102",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "337",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "1",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "~0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0"
        }
      },
      "Swish": {
        "Latency": {
          "LatencyBest": "3119",
          "LatencyAvg": "3119",
          "LatencyWorst": "3119",
          "PipelineII": "3073",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.755"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_52_1",
            "TripCount": "3072",
            "Latency": "3117",
            "PipelineII": "1",
            "PipelineDepth": "47"
          }],
        "Area": {
          "DSP": "7",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "1039",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2081",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Multiply_Vec": {
        "Latency": {
          "LatencyBest": "3075",
          "LatencyAvg": "3075",
          "LatencyWorst": "3075",
          "PipelineII": "3073",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.577"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_64_1",
            "TripCount": "3072",
            "Latency": "3073",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "49",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "60",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "push_tensor2d_bycol_4": {
        "Latency": {
          "LatencyBest": "2359309",
          "LatencyAvg": "2359309",
          "LatencyWorst": "2359309",
          "PipelineII": "2359297",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_24_1_VITIS_LOOP_25_2",
            "TripCount": "2359296",
            "Latency": "2359307",
            "PipelineII": "1",
            "PipelineDepth": "13"
          }],
        "Area": {
          "FF": "92",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "314",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1": {
        "Latency": {
          "LatencyBest": "3074",
          "LatencyAvg": "3074",
          "LatencyWorst": "3074",
          "PipelineII": "3073",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.564"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_37_1",
            "TripCount": "3072",
            "Latency": "3072",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "27",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3": {
        "Latency": {
          "LatencyBest": "4718595",
          "LatencyAvg": "4718595",
          "LatencyWorst": "4718595",
          "PipelineII": "4718594",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_41_2_VITIS_LOOP_43_3",
            "TripCount": "2359296",
            "Latency": "4718593",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "78",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "222",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Multiply_VecMat_5": {
        "Latency": {
          "LatencyBest": "4721672",
          "LatencyAvg": "4721672",
          "LatencyWorst": "4721672",
          "PipelineII": "4721672",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "FF": "111",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "300",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "1",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "~0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0"
        }
      },
      "Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc": {
        "Latency": {
          "LatencyBest": "21242991",
          "LatencyAvg": "21242991",
          "LatencyWorst": "21242991",
          "PipelineII": "21242991",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "9",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "2670",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "5706",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "3",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "~0"
        }
      },
      "pull_tensor1d": {
        "Latency": {
          "LatencyBest": "782",
          "LatencyAvg": "782",
          "LatencyWorst": "782",
          "PipelineII": "768",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_18_1",
            "TripCount": "768",
            "Latency": "780",
            "PipelineII": "1",
            "PipelineDepth": "14"
          }],
        "Area": {
          "FF": "40",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "75",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "FFN": {
        "Latency": {
          "LatencyBest": "21242991",
          "LatencyAvg": "21242991",
          "LatencyWorst": "21242991",
          "PipelineII": "21242992",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "9",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "5937",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "8353",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "3",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "~0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-10-01 20:50:20 +0700",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1"
  }
}
