{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 03 23:38:02 2017 " "Info: Processing started: Fri Nov 03 23:38:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RCA8_bit -c RCA8_bit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RCA8_bit -c RCA8_bit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "b\[5\] CLA\[7\] 15.490 ns Longest " "Info: Longest tpd from source pin \"b\[5\]\" to destination pin \"CLA\[7\]\" is 15.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns b\[5\] 1 PIN PIN_T7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 8; PIN Node = 'b\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[5] } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/Block2.bdf" { { 72 -56 112 88 "b\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.004 ns) + CELL(0.242 ns) 7.078 ns RCA8_bit:inst1\|full_adder_g_p:ADD85\|p 2 COMB LCCOMB_X28_Y4_N26 1 " "Info: 2: + IC(6.004 ns) + CELL(0.242 ns) = 7.078 ns; Loc. = LCCOMB_X28_Y4_N26; Fanout = 1; COMB Node = 'RCA8_bit:inst1\|full_adder_g_p:ADD85\|p'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.246 ns" { b[5] RCA8_bit:inst1|full_adder_g_p:ADD85|p } "NODE_NAME" } } { "full_adder_g_p.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/full_adder_g_p.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.813 ns) + CELL(0.150 ns) 9.041 ns RCA8_bit:inst1\|cla_logic:CLA0\|C~11 3 COMB LCCOMB_X21_Y16_N6 1 " "Info: 3: + IC(1.813 ns) + CELL(0.150 ns) = 9.041 ns; Loc. = LCCOMB_X21_Y16_N6; Fanout = 1; COMB Node = 'RCA8_bit:inst1\|cla_logic:CLA0\|C~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.963 ns" { RCA8_bit:inst1|full_adder_g_p:ADD85|p RCA8_bit:inst1|cla_logic:CLA0|C~11 } "NODE_NAME" } } { "cla_logic.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/cla_logic.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.871 ns) + CELL(0.419 ns) 11.331 ns RCA8_bit:inst1\|full_adder_g_p:ADD87\|sum 4 COMB LCCOMB_X28_Y4_N28 1 " "Info: 4: + IC(1.871 ns) + CELL(0.419 ns) = 11.331 ns; Loc. = LCCOMB_X28_Y4_N28; Fanout = 1; COMB Node = 'RCA8_bit:inst1\|full_adder_g_p:ADD87\|sum'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.290 ns" { RCA8_bit:inst1|cla_logic:CLA0|C~11 RCA8_bit:inst1|full_adder_g_p:ADD87|sum } "NODE_NAME" } } { "full_adder_g_p.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/full_adder_g_p.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.351 ns) + CELL(2.808 ns) 15.490 ns CLA\[7\] 5 PIN PIN_AF8 0 " "Info: 5: + IC(1.351 ns) + CELL(2.808 ns) = 15.490 ns; Loc. = PIN_AF8; Fanout = 0; PIN Node = 'CLA\[7\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.159 ns" { RCA8_bit:inst1|full_adder_g_p:ADD87|sum CLA[7] } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab6/CLA_Add_Sub8_bit/Block2.bdf" { { 176 416 592 192 "CLA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.451 ns ( 28.73 % ) " "Info: Total cell delay = 4.451 ns ( 28.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.039 ns ( 71.27 % ) " "Info: Total interconnect delay = 11.039 ns ( 71.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "15.490 ns" { b[5] RCA8_bit:inst1|full_adder_g_p:ADD85|p RCA8_bit:inst1|cla_logic:CLA0|C~11 RCA8_bit:inst1|full_adder_g_p:ADD87|sum CLA[7] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "15.490 ns" { b[5] {} b[5]~combout {} RCA8_bit:inst1|full_adder_g_p:ADD85|p {} RCA8_bit:inst1|cla_logic:CLA0|C~11 {} RCA8_bit:inst1|full_adder_g_p:ADD87|sum {} CLA[7] {} } { 0.000ns 0.000ns 6.004ns 1.813ns 1.871ns 1.351ns } { 0.000ns 0.832ns 0.242ns 0.150ns 0.419ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 03 23:38:03 2017 " "Info: Processing ended: Fri Nov 03 23:38:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
