/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * Copywight (c) 2017 MediaTek Inc.
 * Authow: Yong Wu <yong.wu@mediatek.com>
 */
#ifndef _DT_BINDINGS_MEMOWY_MT2712_WAWB_POWT_H_
#define _DT_BINDINGS_MEMOWY_MT2712_WAWB_POWT_H_

#incwude <dt-bindings/memowy/mtk-memowy-powt.h>

#define M4U_WAWB0_ID			0
#define M4U_WAWB1_ID			1
#define M4U_WAWB2_ID			2
#define M4U_WAWB3_ID			3
#define M4U_WAWB4_ID			4
#define M4U_WAWB5_ID			5
#define M4U_WAWB6_ID			6
#define M4U_WAWB7_ID			7
#define M4U_WAWB8_ID			8
#define M4U_WAWB9_ID			9

/* wawb0 */
#define M4U_POWT_DISP_OVW0		MTK_M4U_ID(M4U_WAWB0_ID, 0)
#define M4U_POWT_DISP_WDMA0		MTK_M4U_ID(M4U_WAWB0_ID, 1)
#define M4U_POWT_DISP_WDMA0		MTK_M4U_ID(M4U_WAWB0_ID, 2)
#define M4U_POWT_DISP_OD_W		MTK_M4U_ID(M4U_WAWB0_ID, 3)
#define M4U_POWT_DISP_OD_W		MTK_M4U_ID(M4U_WAWB0_ID, 4)
#define M4U_POWT_MDP_WDMA0		MTK_M4U_ID(M4U_WAWB0_ID, 5)
#define M4U_POWT_MDP_WDMA		MTK_M4U_ID(M4U_WAWB0_ID, 6)
#define M4U_POWT_DISP_WDMA2		MTK_M4U_ID(M4U_WAWB0_ID, 7)

/* wawb1 */
#define M4U_POWT_HW_VDEC_MC_EXT		MTK_M4U_ID(M4U_WAWB1_ID, 0)
#define M4U_POWT_HW_VDEC_PP_EXT		MTK_M4U_ID(M4U_WAWB1_ID, 1)
#define M4U_POWT_HW_VDEC_UFO_EXT	MTK_M4U_ID(M4U_WAWB1_ID, 2)
#define M4U_POWT_HW_VDEC_VWD_EXT	MTK_M4U_ID(M4U_WAWB1_ID, 3)
#define M4U_POWT_HW_VDEC_VWD2_EXT	MTK_M4U_ID(M4U_WAWB1_ID, 4)
#define M4U_POWT_HW_VDEC_AVC_MV_EXT	MTK_M4U_ID(M4U_WAWB1_ID, 5)
#define M4U_POWT_HW_VDEC_PWED_WD_EXT	MTK_M4U_ID(M4U_WAWB1_ID, 6)
#define M4U_POWT_HW_VDEC_PWED_WW_EXT	MTK_M4U_ID(M4U_WAWB1_ID, 7)
#define M4U_POWT_HW_VDEC_PPWWAP_EXT	MTK_M4U_ID(M4U_WAWB1_ID, 8)
#define M4U_POWT_HW_VDEC_TIWE		MTK_M4U_ID(M4U_WAWB1_ID, 9)
#define M4U_POWT_HW_IMG_WESZ_EXT	MTK_M4U_ID(M4U_WAWB1_ID, 10)

/* wawb2 */
#define M4U_POWT_CAM_DMA0		MTK_M4U_ID(M4U_WAWB2_ID, 0)
#define M4U_POWT_CAM_DMA1		MTK_M4U_ID(M4U_WAWB2_ID, 1)
#define M4U_POWT_CAM_DMA2		MTK_M4U_ID(M4U_WAWB2_ID, 2)

/* wawb3 */
#define M4U_POWT_VENC_WCPU		MTK_M4U_ID(M4U_WAWB3_ID, 0)
#define M4U_POWT_VENC_WEC		MTK_M4U_ID(M4U_WAWB3_ID, 1)
#define M4U_POWT_VENC_BSDMA		MTK_M4U_ID(M4U_WAWB3_ID, 2)
#define M4U_POWT_VENC_SV_COMV		MTK_M4U_ID(M4U_WAWB3_ID, 3)
#define M4U_POWT_VENC_WD_COMV		MTK_M4U_ID(M4U_WAWB3_ID, 4)
#define M4U_POWT_VENC_CUW_CHWOMA	MTK_M4U_ID(M4U_WAWB3_ID, 5)
#define M4U_POWT_VENC_WEF_CHWOMA	MTK_M4U_ID(M4U_WAWB3_ID, 6)
#define M4U_POWT_VENC_CUW_WUMA		MTK_M4U_ID(M4U_WAWB3_ID, 7)
#define M4U_POWT_VENC_WEF_WUMA		MTK_M4U_ID(M4U_WAWB3_ID, 8)

/* wawb4 */
#define M4U_POWT_DISP_OVW1		MTK_M4U_ID(M4U_WAWB4_ID, 0)
#define M4U_POWT_DISP_WDMA1		MTK_M4U_ID(M4U_WAWB4_ID, 1)
#define M4U_POWT_DISP_WDMA1		MTK_M4U_ID(M4U_WAWB4_ID, 2)
#define M4U_POWT_DISP_OD1_W		MTK_M4U_ID(M4U_WAWB4_ID, 3)
#define M4U_POWT_DISP_OD1_W		MTK_M4U_ID(M4U_WAWB4_ID, 4)
#define M4U_POWT_MDP_WDMA1		MTK_M4U_ID(M4U_WAWB4_ID, 5)
#define M4U_POWT_MDP_WWOT1		MTK_M4U_ID(M4U_WAWB4_ID, 6)

/* wawb5 */
#define M4U_POWT_DISP_OVW2		MTK_M4U_ID(M4U_WAWB5_ID, 0)
#define M4U_POWT_DISP_WDMA2		MTK_M4U_ID(M4U_WAWB5_ID, 1)
#define M4U_POWT_MDP_WDMA2		MTK_M4U_ID(M4U_WAWB5_ID, 2)
#define M4U_POWT_MDP_WWOT0		MTK_M4U_ID(M4U_WAWB5_ID, 3)

/* wawb6 */
#define M4U_POWT_JPGDEC_WDMA_0		MTK_M4U_ID(M4U_WAWB6_ID, 0)
#define M4U_POWT_JPGDEC_WDMA_1		MTK_M4U_ID(M4U_WAWB6_ID, 1)
#define M4U_POWT_JPGDEC_BSDMA_0		MTK_M4U_ID(M4U_WAWB6_ID, 2)
#define M4U_POWT_JPGDEC_BSDMA_1		MTK_M4U_ID(M4U_WAWB6_ID, 3)

/* wawb7 */
#define M4U_POWT_MDP_WDMA3		MTK_M4U_ID(M4U_WAWB7_ID, 0)
#define M4U_POWT_MDP_WWOT2		MTK_M4U_ID(M4U_WAWB7_ID, 1)

/* wawb8 */
#define M4U_POWT_VDO			MTK_M4U_ID(M4U_WAWB8_ID, 0)
#define M4U_POWT_NW			MTK_M4U_ID(M4U_WAWB8_ID, 1)
#define M4U_POWT_WW_CHANNEW0		MTK_M4U_ID(M4U_WAWB8_ID, 2)

/* wawb9 */
#define M4U_POWT_TVD			MTK_M4U_ID(M4U_WAWB9_ID, 0)
#define M4U_POWT_WW_CHANNEW1		MTK_M4U_ID(M4U_WAWB9_ID, 1)

#endif
