###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        37346   # Number of WRITE/WRITEP commands
num_reads_done                 =       951283   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       732137   # Number of read row buffer hits
num_read_cmds                  =       951282   # Number of READ/READP commands
num_writes_done                =        37347   # Number of read requests issued
num_write_row_hits             =        21743   # Number of write row buffer hits
num_act_cmds                   =       235772   # Number of ACT commands
num_pre_cmds                   =       235750   # Number of PRE commands
num_ondemand_pres              =       212849   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9402009   # Cyles of rank active rank.0
rank_active_cycles.1           =      9114953   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       597991   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       885047   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       927896   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15213   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9878   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5643   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1967   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2118   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3406   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2017   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          509   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          449   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19555   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            3   # Write cmd latency (cycles)
write_latency[40-59]           =            8   # Write cmd latency (cycles)
write_latency[60-79]           =           19   # Write cmd latency (cycles)
write_latency[80-99]           =           36   # Write cmd latency (cycles)
write_latency[100-119]         =           56   # Write cmd latency (cycles)
write_latency[120-139]         =           84   # Write cmd latency (cycles)
write_latency[140-159]         =          124   # Write cmd latency (cycles)
write_latency[160-179]         =          189   # Write cmd latency (cycles)
write_latency[180-199]         =          382   # Write cmd latency (cycles)
write_latency[200-]            =        36445   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       284443   # Read request latency (cycles)
read_latency[40-59]            =       108127   # Read request latency (cycles)
read_latency[60-79]            =       114085   # Read request latency (cycles)
read_latency[80-99]            =        63669   # Read request latency (cycles)
read_latency[100-119]          =        50538   # Read request latency (cycles)
read_latency[120-139]          =        48372   # Read request latency (cycles)
read_latency[140-159]          =        35531   # Read request latency (cycles)
read_latency[160-179]          =        29291   # Read request latency (cycles)
read_latency[180-199]          =        24688   # Read request latency (cycles)
read_latency[200-]             =       192533   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.86431e+08   # Write energy
read_energy                    =  3.83557e+09   # Read energy
act_energy                     =  6.45072e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.87036e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.24823e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86685e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.68773e+09   # Active standby energy rank.1
average_read_latency           =      143.494   # Average read request latency (cycles)
average_interarrival           =      10.1147   # Average request interarrival latency (cycles)
total_energy                   =  1.76382e+10   # Total energy (pJ)
average_power                  =      1763.82   # Average power (mW)
average_bandwidth              =      8.43631   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        35462   # Number of WRITE/WRITEP commands
num_reads_done                 =       933091   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       758342   # Number of read row buffer hits
num_read_cmds                  =       933095   # Number of READ/READP commands
num_writes_done                =        35466   # Number of read requests issued
num_write_row_hits             =        20958   # Number of write row buffer hits
num_act_cmds                   =       190027   # Number of ACT commands
num_pre_cmds                   =       189998   # Number of PRE commands
num_ondemand_pres              =       167144   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9286058   # Cyles of rank active rank.0
rank_active_cycles.1           =      9212707   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       713942   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       787293   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       905916   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        16375   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10282   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5629   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2208   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2215   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3388   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2025   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          495   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          458   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19574   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           10   # Write cmd latency (cycles)
write_latency[40-59]           =            6   # Write cmd latency (cycles)
write_latency[60-79]           =           27   # Write cmd latency (cycles)
write_latency[80-99]           =           41   # Write cmd latency (cycles)
write_latency[100-119]         =           81   # Write cmd latency (cycles)
write_latency[120-139]         =          139   # Write cmd latency (cycles)
write_latency[140-159]         =          182   # Write cmd latency (cycles)
write_latency[160-179]         =          288   # Write cmd latency (cycles)
write_latency[180-199]         =          452   # Write cmd latency (cycles)
write_latency[200-]            =        34236   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       324102   # Read request latency (cycles)
read_latency[40-59]            =       120267   # Read request latency (cycles)
read_latency[60-79]            =       109865   # Read request latency (cycles)
read_latency[80-99]            =        60557   # Read request latency (cycles)
read_latency[100-119]          =        46783   # Read request latency (cycles)
read_latency[120-139]          =        41834   # Read request latency (cycles)
read_latency[140-159]          =        30877   # Read request latency (cycles)
read_latency[160-179]          =        24928   # Read request latency (cycles)
read_latency[180-199]          =        20628   # Read request latency (cycles)
read_latency[200-]             =       153249   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.77026e+08   # Write energy
read_energy                    =  3.76224e+09   # Read energy
act_energy                     =  5.19914e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.42692e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.77901e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.7945e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.74873e+09   # Active standby energy rank.1
average_read_latency           =      126.958   # Average read request latency (cycles)
average_interarrival           =      10.3245   # Average request interarrival latency (cycles)
total_energy                   =  1.74277e+10   # Total energy (pJ)
average_power                  =      1742.77   # Average power (mW)
average_bandwidth              =      8.26502   # Average bandwidth
