// Seed: 492788112
module module_0 (
    input wand id_0
);
  assign id_2 = 1;
  wire id_3;
  reg  id_4;
  assign id_2 = 1'b0;
  assign id_2 = id_4;
  reg id_5;
  assign id_2 = id_5;
  wire id_6 = 1;
  always_latch assign id_2 = id_2;
endmodule
module module_1 (
    output wor   id_0,
    input  uwire id_1,
    output wor   id_2,
    input  uwire id_3,
    output uwire id_4,
    output tri   id_5
);
  id_7(
      .id_0(1), .id_1(1)
  ); module_0(
      id_3
  );
endmodule
