Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Sep  4 18:30:57 2023
| Host         : LAPTOP-B5611VA0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file riscv_top_control_sets_placed.rpt
| Design       : riscv_top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    40 |
|    Minimum number of control sets                        |    40 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    40 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    34 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             288 |          134 |
| No           | Yes                   | No                     |              25 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              37 |           12 |
| Yes          | Yes                   | No                     |            1003 |          395 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+
|           Clock Signal           |                             Enable Signal                             |                       Set/Reset Signal                      | Slice Load Count | Bel Load Count |
+----------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+
|  vga/instance_name/inst/clk_out1 |                                                                       | vga/p_0_in                                                  |                1 |              1 |
|  vga/instance_name/inst/clk_out1 |                                                                       | vga/reg_vs_i_1_n_0                                          |                1 |              1 |
|  clk_IBUF_BUFG                   | riscv_inst/datapath_inst/id_ex_regs_inst/MemtoReg_id_ex_o_reg_0[0]    | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |                4 |             10 |
|  vga/instance_name/inst/clk_out1 |                                                                       | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |                5 |             11 |
|  vga/instance_name/inst/clk_out1 | vga/v_cur                                                             | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |                5 |             11 |
|  vga/instance_name/inst/clk_out1 |                                                                       | vga/reg_r                                                   |                4 |             12 |
|  clk_IBUF_BUFG                   | riscv_inst/datapath_inst/id_ex_regs_inst/E[0]                         | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |                8 |             27 |
| ~clk_IBUF_BUFG                   | riscv_inst/datapath_inst/mem_wb_regs_inst/RegWrite_mem_wb_o_reg_3[0]  | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |               10 |             32 |
| ~clk_IBUF_BUFG                   | riscv_inst/datapath_inst/mem_wb_regs_inst/RegWrite_mem_wb_o_reg_8[0]  | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |                9 |             32 |
| ~clk_IBUF_BUFG                   | riscv_inst/datapath_inst/mem_wb_regs_inst/RegWrite_mem_wb_o_reg_1[0]  | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |               16 |             32 |
| ~clk_IBUF_BUFG                   | riscv_inst/datapath_inst/mem_wb_regs_inst/RegWrite_mem_wb_o_reg_16[0] | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |               11 |             32 |
| ~clk_IBUF_BUFG                   | riscv_inst/datapath_inst/mem_wb_regs_inst/RegWrite_mem_wb_o_reg_10[0] | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |               13 |             32 |
| ~clk_IBUF_BUFG                   | riscv_inst/datapath_inst/mem_wb_regs_inst/RegWrite_mem_wb_o_reg_17[0] | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |               11 |             32 |
| ~clk_IBUF_BUFG                   | riscv_inst/datapath_inst/mem_wb_regs_inst/RegWrite_mem_wb_o_reg_19[0] | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |               12 |             32 |
| ~clk_IBUF_BUFG                   | riscv_inst/datapath_inst/mem_wb_regs_inst/RegWrite_mem_wb_o_reg_2[0]  | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |               14 |             32 |
| ~clk_IBUF_BUFG                   | riscv_inst/datapath_inst/mem_wb_regs_inst/RegWrite_mem_wb_o_reg_13[0] | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |               12 |             32 |
| ~clk_IBUF_BUFG                   | riscv_inst/datapath_inst/mem_wb_regs_inst/RegWrite_mem_wb_o_reg_11[0] | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |               12 |             32 |
| ~clk_IBUF_BUFG                   | riscv_inst/datapath_inst/mem_wb_regs_inst/RegWrite_mem_wb_o_reg_18[0] | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |               10 |             32 |
| ~clk_IBUF_BUFG                   | riscv_inst/datapath_inst/mem_wb_regs_inst/E[0]                        | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |               10 |             32 |
| ~clk_IBUF_BUFG                   | riscv_inst/datapath_inst/mem_wb_regs_inst/RegWrite_mem_wb_o_reg_0[0]  | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |               19 |             32 |
| ~clk_IBUF_BUFG                   | riscv_inst/datapath_inst/mem_wb_regs_inst/RegWrite_mem_wb_o_reg_12[0] | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |               10 |             32 |
| ~clk_IBUF_BUFG                   | riscv_inst/datapath_inst/mem_wb_regs_inst/RegWrite_mem_wb_o_reg_14[0] | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |               14 |             32 |
| ~clk_IBUF_BUFG                   | riscv_inst/datapath_inst/mem_wb_regs_inst/RegWrite_mem_wb_o_reg_15[0] | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |               11 |             32 |
| ~clk_IBUF_BUFG                   | riscv_inst/datapath_inst/mem_wb_regs_inst/RegWrite_mem_wb_o_reg_20[0] | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |               13 |             32 |
| ~clk_IBUF_BUFG                   | riscv_inst/datapath_inst/mem_wb_regs_inst/RegWrite_mem_wb_o_reg_21[0] | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |               10 |             32 |
| ~clk_IBUF_BUFG                   | riscv_inst/datapath_inst/mem_wb_regs_inst/RegWrite_mem_wb_o_reg_22[0] | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |               20 |             32 |
| ~clk_IBUF_BUFG                   | riscv_inst/datapath_inst/mem_wb_regs_inst/RegWrite_mem_wb_o_reg_23[0] | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |               16 |             32 |
| ~clk_IBUF_BUFG                   | riscv_inst/datapath_inst/mem_wb_regs_inst/RegWrite_mem_wb_o_reg_24[0] | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |               15 |             32 |
| ~clk_IBUF_BUFG                   | riscv_inst/datapath_inst/mem_wb_regs_inst/RegWrite_mem_wb_o_reg_27[0] | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |               13 |             32 |
| ~clk_IBUF_BUFG                   | riscv_inst/datapath_inst/mem_wb_regs_inst/RegWrite_mem_wb_o_reg_28[0] | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |                9 |             32 |
| ~clk_IBUF_BUFG                   | riscv_inst/datapath_inst/mem_wb_regs_inst/RegWrite_mem_wb_o_reg_6[0]  | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |               12 |             32 |
| ~clk_IBUF_BUFG                   | riscv_inst/datapath_inst/mem_wb_regs_inst/RegWrite_mem_wb_o_reg_25[0] | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |               15 |             32 |
| ~clk_IBUF_BUFG                   | riscv_inst/datapath_inst/mem_wb_regs_inst/RegWrite_mem_wb_o_reg_26[0] | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |               15 |             32 |
| ~clk_IBUF_BUFG                   | riscv_inst/datapath_inst/mem_wb_regs_inst/RegWrite_mem_wb_o_reg_5[0]  | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |               13 |             32 |
| ~clk_IBUF_BUFG                   | riscv_inst/datapath_inst/mem_wb_regs_inst/RegWrite_mem_wb_o_reg_7[0]  | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |                9 |             32 |
| ~clk_IBUF_BUFG                   | riscv_inst/datapath_inst/mem_wb_regs_inst/RegWrite_mem_wb_o_reg_4[0]  | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |               13 |             32 |
| ~clk_IBUF_BUFG                   | riscv_inst/datapath_inst/mem_wb_regs_inst/RegWrite_mem_wb_o_reg_9[0]  | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |               11 |             32 |
| ~clk_IBUF_BUFG                   | riscv_inst/datapath_inst/mem_wb_regs_inst/RegWrite_mem_wb_o_reg_29[0] | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |               12 |             32 |
|  clk_IBUF_BUFG                   | riscv_inst/datapath_inst/ex_mem_regs_inst/W_en                        |                                                             |               32 |            128 |
|  clk_IBUF_BUFG                   |                                                                       | riscv_inst/datapath_inst/id_stage_inst/registers_inst/SR[0] |              134 |            288 |
+----------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+


