Parts of this project are a derived work of ADMS.
This project, and the files in the xmlversion directory are forked from [https://github.com/upverter/ADMS](https://github.com/upverter/ADMS) which has been used as the basis for other circuit simulation projects.

Files in the admsJSON directory are under the GNU LGPL Version 2.1.  Other files may be subject to other license terms.  Please look at the individual files in the project directories to determine their copyright and license terms.

Files in the pyadms Python module are under the Apache License Version 2.0

Reference documentation in the docs directory are copyright the respective owners in the individual files.

Verilog-A files process through this systems are subject to the License terms of the original authors of those files.

Copyright (C) 2023 DEVSIM LLC

Original code copyright the original authors.

Please see the INSTALL file for build instructions.  The NOTICE file has more license and copyright information.

