Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jun 17 12:52:13 2020
| Host         : DESKTOP-ID021MN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file multicomp_wrapper_timing_summary_routed.rpt -pb multicomp_wrapper_timing_summary_routed.pb -rpx multicomp_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : multicomp_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.025     -241.530                    167                 1631        0.087        0.000                      0                 1631        3.000        0.000                       0                   507  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk               {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  eth_clk_wiz_0       {0.000 10.000}     20.000          50.000          
  vga_clk_wiz_0       {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  
  eth_clk_wiz_0           -11.025     -150.535                     16                  803        0.087        0.000                      0                  803        8.750        0.000                       0                   352  
  vga_clk_wiz_0            12.471        0.000                      0                  249        0.215        0.000                      0                  249       19.500        0.000                       0                   151  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_wiz_0  eth_clk_wiz_0       -2.131      -90.995                    151                  752        0.111        0.000                      0                  752  
eth_clk_wiz_0  vga_clk_wiz_0        0.745        0.000                      0                   85        8.017        0.000                      0                   85  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_wiz_0
  To Clock:  eth_clk_wiz_0

Setup :           16  Failing Endpoints,  Worst Slack      -11.025ns,  Total Violation     -150.535ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.025ns  (required time - arrival time)
  Source:                 computer/io1/cursAddr1/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@20.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        20.278ns  (logic 11.616ns (57.285%)  route 8.662ns (42.715%))
  Logic Levels:           20  (CARRY4=11 DSP48E1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 18.539 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.782ns = ( 9.218 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    12.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     5.432 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.287    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.388 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.830     9.218    computer/io1/cursAddr1_0
    DSP48_X0Y8           DSP48E1                                      r  computer/io1/cursAddr1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    13.424 r  computer/io1/cursAddr1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.426    computer/io1/cursAddr1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.944 r  computer/io1/cursAddr1__0/P[0]
                         net (fo=1, routed)           0.706    15.649    computer/io1/cursAddr1__0_n_105
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767    16.416 r  computer/io1/mem_reg_i_165/O[3]
                         net (fo=20, routed)          0.774    17.190    io1/cursAddr0[19]
    SLICE_X15Y20         LUT3 (Prop_lut3_I1_O)        0.307    17.497 r  mem_reg_i_422/O
                         net (fo=1, routed)           0.842    18.339    mem_reg_i_422_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.743 r  mem_reg_i_334/CO[3]
                         net (fo=1, routed)           0.000    18.743    mem_reg_i_334_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.982 r  mem_reg_i_221/O[2]
                         net (fo=3, routed)           0.670    19.653    mem_reg_i_221_n_5
    SLICE_X8Y20          LUT3 (Prop_lut3_I0_O)        0.301    19.954 f  mem_reg_i_330/O
                         net (fo=2, routed)           0.413    20.367    mem_reg_i_330_n_0
    SLICE_X9Y21          LUT5 (Prop_lut5_I0_O)        0.124    20.491 r  mem_reg_i_209/O
                         net (fo=2, routed)           0.559    21.050    mem_reg_i_209_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I0_O)        0.124    21.174 r  mem_reg_i_213/O
                         net (fo=1, routed)           0.000    21.174    mem_reg_i_213_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.550 r  mem_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    21.550    mem_reg_i_155_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.667 r  mem_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    21.667    mem_reg_i_122_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.982 f  mem_reg_i_90/O[3]
                         net (fo=10, routed)          0.823    22.805    mem_reg_i_90_n_4
    SLICE_X9Y22          LUT3 (Prop_lut3_I2_O)        0.307    23.112 r  mem_reg_i_115/O
                         net (fo=1, routed)           0.483    23.595    mem_reg_i_115_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    23.980 r  mem_reg_i_89/CO[3]
                         net (fo=1, routed)           0.000    23.980    mem_reg_i_89_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.202 r  mem_reg_i_153/O[0]
                         net (fo=2, routed)           0.618    24.820    mem_reg_i_153_n_7
    SLICE_X9Y25          LUT4 (Prop_lut4_I2_O)        0.299    25.119 r  mem_reg_i_112/O
                         net (fo=1, routed)           0.000    25.119    mem_reg_i_112_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    25.367 r  mem_reg_i_80/O[2]
                         net (fo=1, routed)           0.495    25.862    mem_reg_i_80_n_5
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.302    26.164 r  mem_reg_i_38/O
                         net (fo=1, routed)           0.000    26.164    mem_reg_i_38_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    26.414 r  mem_reg_i_18/O[2]
                         net (fo=2, routed)           0.607    27.020    computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_17_0[2]
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.681    27.701 r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_17/CO[3]
                         net (fo=7, routed)           0.951    28.652    computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_17_n_0
    SLICE_X8Y30          LUT3 (Prop_lut3_I1_O)        0.124    28.776 r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_6/O
                         net (fo=1, routed)           0.719    29.496    computer/io1/GEN_2KRAM.dispCharRam/cursAddr[5]
    RAMB18_X0Y12         RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.613    18.539    computer/io1/GEN_2KRAM.dispCharRam/eth_clk
    RAMB18_X0Y12         RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/CLKARDCLK
                         clock pessimism              0.577    19.116    
                         clock uncertainty           -0.079    19.037    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.471    computer/io1/GEN_2KRAM.dispCharRam/mem_reg
  -------------------------------------------------------------------
                         required time                         18.471    
                         arrival time                         -29.496    
  -------------------------------------------------------------------
                         slack                                -11.025    

Slack (VIOLATED) :        -11.015ns  (required time - arrival time)
  Source:                 computer/io1/cursAddr1/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@20.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        20.268ns  (logic 11.616ns (57.313%)  route 8.652ns (42.687%))
  Logic Levels:           20  (CARRY4=11 DSP48E1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 18.539 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.782ns = ( 9.218 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    12.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     5.432 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.287    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.388 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.830     9.218    computer/io1/cursAddr1_0
    DSP48_X0Y8           DSP48E1                                      r  computer/io1/cursAddr1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    13.424 r  computer/io1/cursAddr1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.426    computer/io1/cursAddr1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.944 r  computer/io1/cursAddr1__0/P[0]
                         net (fo=1, routed)           0.706    15.649    computer/io1/cursAddr1__0_n_105
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767    16.416 r  computer/io1/mem_reg_i_165/O[3]
                         net (fo=20, routed)          0.774    17.190    io1/cursAddr0[19]
    SLICE_X15Y20         LUT3 (Prop_lut3_I1_O)        0.307    17.497 r  mem_reg_i_422/O
                         net (fo=1, routed)           0.842    18.339    mem_reg_i_422_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.743 r  mem_reg_i_334/CO[3]
                         net (fo=1, routed)           0.000    18.743    mem_reg_i_334_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.982 r  mem_reg_i_221/O[2]
                         net (fo=3, routed)           0.670    19.653    mem_reg_i_221_n_5
    SLICE_X8Y20          LUT3 (Prop_lut3_I0_O)        0.301    19.954 f  mem_reg_i_330/O
                         net (fo=2, routed)           0.413    20.367    mem_reg_i_330_n_0
    SLICE_X9Y21          LUT5 (Prop_lut5_I0_O)        0.124    20.491 r  mem_reg_i_209/O
                         net (fo=2, routed)           0.559    21.050    mem_reg_i_209_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I0_O)        0.124    21.174 r  mem_reg_i_213/O
                         net (fo=1, routed)           0.000    21.174    mem_reg_i_213_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.550 r  mem_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    21.550    mem_reg_i_155_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.667 r  mem_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    21.667    mem_reg_i_122_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.982 f  mem_reg_i_90/O[3]
                         net (fo=10, routed)          0.823    22.805    mem_reg_i_90_n_4
    SLICE_X9Y22          LUT3 (Prop_lut3_I2_O)        0.307    23.112 r  mem_reg_i_115/O
                         net (fo=1, routed)           0.483    23.595    mem_reg_i_115_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    23.980 r  mem_reg_i_89/CO[3]
                         net (fo=1, routed)           0.000    23.980    mem_reg_i_89_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.202 r  mem_reg_i_153/O[0]
                         net (fo=2, routed)           0.618    24.820    mem_reg_i_153_n_7
    SLICE_X9Y25          LUT4 (Prop_lut4_I2_O)        0.299    25.119 r  mem_reg_i_112/O
                         net (fo=1, routed)           0.000    25.119    mem_reg_i_112_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    25.367 r  mem_reg_i_80/O[2]
                         net (fo=1, routed)           0.495    25.862    mem_reg_i_80_n_5
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.302    26.164 r  mem_reg_i_38/O
                         net (fo=1, routed)           0.000    26.164    mem_reg_i_38_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    26.414 r  mem_reg_i_18/O[2]
                         net (fo=2, routed)           0.607    27.020    computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_17_0[2]
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.681    27.701 r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_17/CO[3]
                         net (fo=7, routed)           0.942    28.643    computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_17_n_0
    SLICE_X8Y30          LUT3 (Prop_lut3_I1_O)        0.124    28.767 r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_3/O
                         net (fo=1, routed)           0.718    29.485    computer/io1/GEN_2KRAM.dispCharRam/cursAddr[8]
    RAMB18_X0Y12         RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.613    18.539    computer/io1/GEN_2KRAM.dispCharRam/eth_clk
    RAMB18_X0Y12         RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/CLKARDCLK
                         clock pessimism              0.577    19.116    
                         clock uncertainty           -0.079    19.037    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    18.471    computer/io1/GEN_2KRAM.dispCharRam/mem_reg
  -------------------------------------------------------------------
                         required time                         18.471    
                         arrival time                         -29.485    
  -------------------------------------------------------------------
                         slack                                -11.015    

Slack (VIOLATED) :        -10.903ns  (required time - arrival time)
  Source:                 computer/io1/cursAddr1/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@20.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        20.156ns  (logic 11.616ns (57.630%)  route 8.540ns (42.370%))
  Logic Levels:           20  (CARRY4=11 DSP48E1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 18.539 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.782ns = ( 9.218 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    12.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     5.432 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.287    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.388 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.830     9.218    computer/io1/cursAddr1_0
    DSP48_X0Y8           DSP48E1                                      r  computer/io1/cursAddr1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    13.424 r  computer/io1/cursAddr1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.426    computer/io1/cursAddr1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.944 r  computer/io1/cursAddr1__0/P[0]
                         net (fo=1, routed)           0.706    15.649    computer/io1/cursAddr1__0_n_105
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767    16.416 r  computer/io1/mem_reg_i_165/O[3]
                         net (fo=20, routed)          0.774    17.190    io1/cursAddr0[19]
    SLICE_X15Y20         LUT3 (Prop_lut3_I1_O)        0.307    17.497 r  mem_reg_i_422/O
                         net (fo=1, routed)           0.842    18.339    mem_reg_i_422_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.743 r  mem_reg_i_334/CO[3]
                         net (fo=1, routed)           0.000    18.743    mem_reg_i_334_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.982 r  mem_reg_i_221/O[2]
                         net (fo=3, routed)           0.670    19.653    mem_reg_i_221_n_5
    SLICE_X8Y20          LUT3 (Prop_lut3_I0_O)        0.301    19.954 f  mem_reg_i_330/O
                         net (fo=2, routed)           0.413    20.367    mem_reg_i_330_n_0
    SLICE_X9Y21          LUT5 (Prop_lut5_I0_O)        0.124    20.491 r  mem_reg_i_209/O
                         net (fo=2, routed)           0.559    21.050    mem_reg_i_209_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I0_O)        0.124    21.174 r  mem_reg_i_213/O
                         net (fo=1, routed)           0.000    21.174    mem_reg_i_213_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.550 r  mem_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    21.550    mem_reg_i_155_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.667 r  mem_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    21.667    mem_reg_i_122_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.982 f  mem_reg_i_90/O[3]
                         net (fo=10, routed)          0.823    22.805    mem_reg_i_90_n_4
    SLICE_X9Y22          LUT3 (Prop_lut3_I2_O)        0.307    23.112 r  mem_reg_i_115/O
                         net (fo=1, routed)           0.483    23.595    mem_reg_i_115_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    23.980 r  mem_reg_i_89/CO[3]
                         net (fo=1, routed)           0.000    23.980    mem_reg_i_89_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.202 r  mem_reg_i_153/O[0]
                         net (fo=2, routed)           0.618    24.820    mem_reg_i_153_n_7
    SLICE_X9Y25          LUT4 (Prop_lut4_I2_O)        0.299    25.119 r  mem_reg_i_112/O
                         net (fo=1, routed)           0.000    25.119    mem_reg_i_112_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    25.367 r  mem_reg_i_80/O[2]
                         net (fo=1, routed)           0.495    25.862    mem_reg_i_80_n_5
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.302    26.164 r  mem_reg_i_38/O
                         net (fo=1, routed)           0.000    26.164    mem_reg_i_38_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    26.414 r  mem_reg_i_18/O[2]
                         net (fo=2, routed)           0.607    27.020    computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_17_0[2]
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.681    27.701 r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_17/CO[3]
                         net (fo=7, routed)           0.808    28.510    computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_17_n_0
    SLICE_X10Y27         LUT3 (Prop_lut3_I1_O)        0.124    28.634 r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_7/O
                         net (fo=1, routed)           0.740    29.374    computer/io1/GEN_2KRAM.dispCharRam/cursAddr[4]
    RAMB18_X0Y12         RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.613    18.539    computer/io1/GEN_2KRAM.dispCharRam/eth_clk
    RAMB18_X0Y12         RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/CLKARDCLK
                         clock pessimism              0.577    19.116    
                         clock uncertainty           -0.079    19.037    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.471    computer/io1/GEN_2KRAM.dispCharRam/mem_reg
  -------------------------------------------------------------------
                         required time                         18.471    
                         arrival time                         -29.374    
  -------------------------------------------------------------------
                         slack                                -10.903    

Slack (VIOLATED) :        -10.894ns  (required time - arrival time)
  Source:                 computer/io1/cursAddr1/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@20.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        20.147ns  (logic 11.616ns (57.657%)  route 8.531ns (42.343%))
  Logic Levels:           20  (CARRY4=11 DSP48E1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 18.539 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.782ns = ( 9.218 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    12.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     5.432 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.287    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.388 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.830     9.218    computer/io1/cursAddr1_0
    DSP48_X0Y8           DSP48E1                                      r  computer/io1/cursAddr1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    13.424 r  computer/io1/cursAddr1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.426    computer/io1/cursAddr1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.944 r  computer/io1/cursAddr1__0/P[0]
                         net (fo=1, routed)           0.706    15.649    computer/io1/cursAddr1__0_n_105
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767    16.416 r  computer/io1/mem_reg_i_165/O[3]
                         net (fo=20, routed)          0.774    17.190    io1/cursAddr0[19]
    SLICE_X15Y20         LUT3 (Prop_lut3_I1_O)        0.307    17.497 r  mem_reg_i_422/O
                         net (fo=1, routed)           0.842    18.339    mem_reg_i_422_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.743 r  mem_reg_i_334/CO[3]
                         net (fo=1, routed)           0.000    18.743    mem_reg_i_334_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.982 r  mem_reg_i_221/O[2]
                         net (fo=3, routed)           0.670    19.653    mem_reg_i_221_n_5
    SLICE_X8Y20          LUT3 (Prop_lut3_I0_O)        0.301    19.954 f  mem_reg_i_330/O
                         net (fo=2, routed)           0.413    20.367    mem_reg_i_330_n_0
    SLICE_X9Y21          LUT5 (Prop_lut5_I0_O)        0.124    20.491 r  mem_reg_i_209/O
                         net (fo=2, routed)           0.559    21.050    mem_reg_i_209_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I0_O)        0.124    21.174 r  mem_reg_i_213/O
                         net (fo=1, routed)           0.000    21.174    mem_reg_i_213_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.550 r  mem_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    21.550    mem_reg_i_155_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.667 r  mem_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    21.667    mem_reg_i_122_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.982 f  mem_reg_i_90/O[3]
                         net (fo=10, routed)          0.823    22.805    mem_reg_i_90_n_4
    SLICE_X9Y22          LUT3 (Prop_lut3_I2_O)        0.307    23.112 r  mem_reg_i_115/O
                         net (fo=1, routed)           0.483    23.595    mem_reg_i_115_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    23.980 r  mem_reg_i_89/CO[3]
                         net (fo=1, routed)           0.000    23.980    mem_reg_i_89_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.202 r  mem_reg_i_153/O[0]
                         net (fo=2, routed)           0.618    24.820    mem_reg_i_153_n_7
    SLICE_X9Y25          LUT4 (Prop_lut4_I2_O)        0.299    25.119 r  mem_reg_i_112/O
                         net (fo=1, routed)           0.000    25.119    mem_reg_i_112_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    25.367 r  mem_reg_i_80/O[2]
                         net (fo=1, routed)           0.495    25.862    mem_reg_i_80_n_5
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.302    26.164 r  mem_reg_i_38/O
                         net (fo=1, routed)           0.000    26.164    mem_reg_i_38_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    26.414 r  mem_reg_i_18/O[2]
                         net (fo=2, routed)           0.607    27.020    computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_17_0[2]
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.681    27.701 r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_17/CO[3]
                         net (fo=7, routed)           0.944    28.646    computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_17_n_0
    SLICE_X11Y31         LUT3 (Prop_lut3_I1_O)        0.124    28.770 r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_1/O
                         net (fo=1, routed)           0.595    29.365    computer/io1/GEN_2KRAM.dispCharRam/cursAddr[10]
    RAMB18_X0Y12         RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.613    18.539    computer/io1/GEN_2KRAM.dispCharRam/eth_clk
    RAMB18_X0Y12         RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/CLKARDCLK
                         clock pessimism              0.577    19.116    
                         clock uncertainty           -0.079    19.037    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    18.471    computer/io1/GEN_2KRAM.dispCharRam/mem_reg
  -------------------------------------------------------------------
                         required time                         18.471    
                         arrival time                         -29.365    
  -------------------------------------------------------------------
                         slack                                -10.894    

Slack (VIOLATED) :        -10.873ns  (required time - arrival time)
  Source:                 computer/io1/cursAddr1/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@20.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        20.126ns  (logic 11.616ns (57.718%)  route 8.510ns (42.282%))
  Logic Levels:           20  (CARRY4=11 DSP48E1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 18.539 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.782ns = ( 9.218 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    12.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     5.432 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.287    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.388 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.830     9.218    computer/io1/cursAddr1_0
    DSP48_X0Y8           DSP48E1                                      r  computer/io1/cursAddr1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    13.424 r  computer/io1/cursAddr1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.426    computer/io1/cursAddr1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.944 r  computer/io1/cursAddr1__0/P[0]
                         net (fo=1, routed)           0.706    15.649    computer/io1/cursAddr1__0_n_105
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767    16.416 r  computer/io1/mem_reg_i_165/O[3]
                         net (fo=20, routed)          0.774    17.190    io1/cursAddr0[19]
    SLICE_X15Y20         LUT3 (Prop_lut3_I1_O)        0.307    17.497 r  mem_reg_i_422/O
                         net (fo=1, routed)           0.842    18.339    mem_reg_i_422_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.743 r  mem_reg_i_334/CO[3]
                         net (fo=1, routed)           0.000    18.743    mem_reg_i_334_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.982 r  mem_reg_i_221/O[2]
                         net (fo=3, routed)           0.670    19.653    mem_reg_i_221_n_5
    SLICE_X8Y20          LUT3 (Prop_lut3_I0_O)        0.301    19.954 f  mem_reg_i_330/O
                         net (fo=2, routed)           0.413    20.367    mem_reg_i_330_n_0
    SLICE_X9Y21          LUT5 (Prop_lut5_I0_O)        0.124    20.491 r  mem_reg_i_209/O
                         net (fo=2, routed)           0.559    21.050    mem_reg_i_209_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I0_O)        0.124    21.174 r  mem_reg_i_213/O
                         net (fo=1, routed)           0.000    21.174    mem_reg_i_213_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.550 r  mem_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    21.550    mem_reg_i_155_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.667 r  mem_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    21.667    mem_reg_i_122_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.982 f  mem_reg_i_90/O[3]
                         net (fo=10, routed)          0.823    22.805    mem_reg_i_90_n_4
    SLICE_X9Y22          LUT3 (Prop_lut3_I2_O)        0.307    23.112 r  mem_reg_i_115/O
                         net (fo=1, routed)           0.483    23.595    mem_reg_i_115_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    23.980 r  mem_reg_i_89/CO[3]
                         net (fo=1, routed)           0.000    23.980    mem_reg_i_89_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.202 r  mem_reg_i_153/O[0]
                         net (fo=2, routed)           0.618    24.820    mem_reg_i_153_n_7
    SLICE_X9Y25          LUT4 (Prop_lut4_I2_O)        0.299    25.119 r  mem_reg_i_112/O
                         net (fo=1, routed)           0.000    25.119    mem_reg_i_112_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    25.367 r  mem_reg_i_80/O[2]
                         net (fo=1, routed)           0.495    25.862    mem_reg_i_80_n_5
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.302    26.164 r  mem_reg_i_38/O
                         net (fo=1, routed)           0.000    26.164    mem_reg_i_38_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    26.414 r  mem_reg_i_18/O[2]
                         net (fo=2, routed)           0.607    27.020    computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_17_0[2]
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.681    27.701 r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_17/CO[3]
                         net (fo=7, routed)           0.941    28.642    computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_17_n_0
    SLICE_X8Y30          LUT3 (Prop_lut3_I1_O)        0.124    28.766 r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_5/O
                         net (fo=1, routed)           0.577    29.343    computer/io1/GEN_2KRAM.dispCharRam/cursAddr[6]
    RAMB18_X0Y12         RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.613    18.539    computer/io1/GEN_2KRAM.dispCharRam/eth_clk
    RAMB18_X0Y12         RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/CLKARDCLK
                         clock pessimism              0.577    19.116    
                         clock uncertainty           -0.079    19.037    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.471    computer/io1/GEN_2KRAM.dispCharRam/mem_reg
  -------------------------------------------------------------------
                         required time                         18.471    
                         arrival time                         -29.343    
  -------------------------------------------------------------------
                         slack                                -10.873    

Slack (VIOLATED) :        -10.777ns  (required time - arrival time)
  Source:                 computer/io1/dispAddr1/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@20.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        20.032ns  (logic 11.695ns (58.381%)  route 8.337ns (41.619%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 18.536 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.788ns = ( 9.212 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    12.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     5.432 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.287    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.388 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.824     9.212    computer/io1/cursAddr1_0
    DSP48_X1Y10          DSP48E1                                      r  computer/io1/dispAddr1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    13.418 r  computer/io1/dispAddr1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.420    computer/io1/dispAddr1_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.938 r  computer/io1/dispAddr1__0/P[0]
                         net (fo=1, routed)           0.826    15.764    computer/io1/dispAddr1__0_n_105
    SLICE_X18Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767    16.531 f  computer/io1/mem_reg_i_187/O[3]
                         net (fo=20, routed)          1.111    17.642    io1/dispAddr0[19]
    SLICE_X12Y26         LUT3 (Prop_lut3_I2_O)        0.307    17.949 r  mem_reg_i_388/O
                         net (fo=1, routed)           0.379    18.328    mem_reg_i_388_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.854 r  mem_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    18.854    mem_reg_i_279_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.188 r  mem_reg_i_192/O[1]
                         net (fo=3, routed)           0.340    19.528    mem_reg_i_192_n_6
    SLICE_X14Y27         LUT3 (Prop_lut3_I0_O)        0.303    19.831 f  mem_reg_i_277/O
                         net (fo=2, routed)           0.682    20.513    mem_reg_i_277_n_0
    SLICE_X14Y27         LUT5 (Prop_lut5_I0_O)        0.124    20.637 r  mem_reg_i_179/O
                         net (fo=2, routed)           0.672    21.309    mem_reg_i_179_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.707 r  mem_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    21.707    mem_reg_i_144_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.041 r  mem_reg_i_108/O[1]
                         net (fo=11, routed)          1.171    23.211    mem_reg_i_108_n_6
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.303    23.514 r  mem_reg_i_141/O
                         net (fo=1, routed)           0.000    23.514    mem_reg_i_141_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    23.866 r  mem_reg_i_107/O[3]
                         net (fo=3, routed)           0.608    24.475    mem_reg_i_107_n_4
    SLICE_X9Y29          LUT4 (Prop_lut4_I2_O)        0.307    24.782 r  mem_reg_i_135/O
                         net (fo=1, routed)           0.000    24.782    mem_reg_i_135_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.009 r  mem_reg_i_98/O[1]
                         net (fo=1, routed)           0.467    25.475    mem_reg_i_98_n_6
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.303    25.778 r  mem_reg_i_58/O
                         net (fo=1, routed)           0.000    25.778    mem_reg_i_58_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.358 r  mem_reg_i_27/O[2]
                         net (fo=2, routed)           0.456    26.814    computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_26_0[2]
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    27.496 r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_26/CO[3]
                         net (fo=7, routed)           0.901    28.397    computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_26_n_0
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.124    28.521 r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_10/O
                         net (fo=1, routed)           0.723    29.244    computer/io1/GEN_2KRAM.dispCharRam/dispAddr[9]
    RAMB18_X0Y12         RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.610    18.536    computer/io1/GEN_2KRAM.dispCharRam/eth_clk
    RAMB18_X0Y12         RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/CLKBWRCLK
                         clock pessimism              0.577    19.113    
                         clock uncertainty           -0.079    19.034    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    18.468    computer/io1/GEN_2KRAM.dispCharRam/mem_reg
  -------------------------------------------------------------------
                         required time                         18.468    
                         arrival time                         -29.244    
  -------------------------------------------------------------------
                         slack                                -10.777    

Slack (VIOLATED) :        -10.764ns  (required time - arrival time)
  Source:                 computer/io1/cursAddr1/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@20.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        20.016ns  (logic 11.616ns (58.032%)  route 8.400ns (41.968%))
  Logic Levels:           20  (CARRY4=11 DSP48E1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 18.539 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.782ns = ( 9.218 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    12.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     5.432 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.287    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.388 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.830     9.218    computer/io1/cursAddr1_0
    DSP48_X0Y8           DSP48E1                                      r  computer/io1/cursAddr1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    13.424 r  computer/io1/cursAddr1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.426    computer/io1/cursAddr1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.944 r  computer/io1/cursAddr1__0/P[0]
                         net (fo=1, routed)           0.706    15.649    computer/io1/cursAddr1__0_n_105
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767    16.416 r  computer/io1/mem_reg_i_165/O[3]
                         net (fo=20, routed)          0.774    17.190    io1/cursAddr0[19]
    SLICE_X15Y20         LUT3 (Prop_lut3_I1_O)        0.307    17.497 r  mem_reg_i_422/O
                         net (fo=1, routed)           0.842    18.339    mem_reg_i_422_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.743 r  mem_reg_i_334/CO[3]
                         net (fo=1, routed)           0.000    18.743    mem_reg_i_334_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.982 r  mem_reg_i_221/O[2]
                         net (fo=3, routed)           0.670    19.653    mem_reg_i_221_n_5
    SLICE_X8Y20          LUT3 (Prop_lut3_I0_O)        0.301    19.954 f  mem_reg_i_330/O
                         net (fo=2, routed)           0.413    20.367    mem_reg_i_330_n_0
    SLICE_X9Y21          LUT5 (Prop_lut5_I0_O)        0.124    20.491 r  mem_reg_i_209/O
                         net (fo=2, routed)           0.559    21.050    mem_reg_i_209_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I0_O)        0.124    21.174 r  mem_reg_i_213/O
                         net (fo=1, routed)           0.000    21.174    mem_reg_i_213_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.550 r  mem_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    21.550    mem_reg_i_155_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.667 r  mem_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    21.667    mem_reg_i_122_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.982 f  mem_reg_i_90/O[3]
                         net (fo=10, routed)          0.823    22.805    mem_reg_i_90_n_4
    SLICE_X9Y22          LUT3 (Prop_lut3_I2_O)        0.307    23.112 r  mem_reg_i_115/O
                         net (fo=1, routed)           0.483    23.595    mem_reg_i_115_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    23.980 r  mem_reg_i_89/CO[3]
                         net (fo=1, routed)           0.000    23.980    mem_reg_i_89_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.202 r  mem_reg_i_153/O[0]
                         net (fo=2, routed)           0.618    24.820    mem_reg_i_153_n_7
    SLICE_X9Y25          LUT4 (Prop_lut4_I2_O)        0.299    25.119 r  mem_reg_i_112/O
                         net (fo=1, routed)           0.000    25.119    mem_reg_i_112_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    25.367 r  mem_reg_i_80/O[2]
                         net (fo=1, routed)           0.495    25.862    mem_reg_i_80_n_5
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.302    26.164 r  mem_reg_i_38/O
                         net (fo=1, routed)           0.000    26.164    mem_reg_i_38_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    26.414 r  mem_reg_i_18/O[2]
                         net (fo=2, routed)           0.607    27.020    computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_17_0[2]
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.681    27.701 r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_17/CO[3]
                         net (fo=7, routed)           0.777    28.479    computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_17_n_0
    SLICE_X10Y27         LUT3 (Prop_lut3_I1_O)        0.124    28.603 r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_2/O
                         net (fo=1, routed)           0.632    29.234    computer/io1/GEN_2KRAM.dispCharRam/cursAddr[9]
    RAMB18_X0Y12         RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.613    18.539    computer/io1/GEN_2KRAM.dispCharRam/eth_clk
    RAMB18_X0Y12         RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/CLKARDCLK
                         clock pessimism              0.577    19.116    
                         clock uncertainty           -0.079    19.037    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    18.471    computer/io1/GEN_2KRAM.dispCharRam/mem_reg
  -------------------------------------------------------------------
                         required time                         18.471    
                         arrival time                         -29.234    
  -------------------------------------------------------------------
                         slack                                -10.764    

Slack (VIOLATED) :        -10.753ns  (required time - arrival time)
  Source:                 computer/io1/cursAddr1/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@20.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        20.005ns  (logic 11.616ns (58.064%)  route 8.389ns (41.936%))
  Logic Levels:           20  (CARRY4=11 DSP48E1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 18.539 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.782ns = ( 9.218 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    12.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     5.432 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.287    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.388 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.830     9.218    computer/io1/cursAddr1_0
    DSP48_X0Y8           DSP48E1                                      r  computer/io1/cursAddr1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    13.424 r  computer/io1/cursAddr1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.426    computer/io1/cursAddr1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.944 r  computer/io1/cursAddr1__0/P[0]
                         net (fo=1, routed)           0.706    15.649    computer/io1/cursAddr1__0_n_105
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767    16.416 r  computer/io1/mem_reg_i_165/O[3]
                         net (fo=20, routed)          0.774    17.190    io1/cursAddr0[19]
    SLICE_X15Y20         LUT3 (Prop_lut3_I1_O)        0.307    17.497 r  mem_reg_i_422/O
                         net (fo=1, routed)           0.842    18.339    mem_reg_i_422_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.743 r  mem_reg_i_334/CO[3]
                         net (fo=1, routed)           0.000    18.743    mem_reg_i_334_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.982 r  mem_reg_i_221/O[2]
                         net (fo=3, routed)           0.670    19.653    mem_reg_i_221_n_5
    SLICE_X8Y20          LUT3 (Prop_lut3_I0_O)        0.301    19.954 f  mem_reg_i_330/O
                         net (fo=2, routed)           0.413    20.367    mem_reg_i_330_n_0
    SLICE_X9Y21          LUT5 (Prop_lut5_I0_O)        0.124    20.491 r  mem_reg_i_209/O
                         net (fo=2, routed)           0.559    21.050    mem_reg_i_209_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I0_O)        0.124    21.174 r  mem_reg_i_213/O
                         net (fo=1, routed)           0.000    21.174    mem_reg_i_213_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.550 r  mem_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    21.550    mem_reg_i_155_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.667 r  mem_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    21.667    mem_reg_i_122_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.982 f  mem_reg_i_90/O[3]
                         net (fo=10, routed)          0.823    22.805    mem_reg_i_90_n_4
    SLICE_X9Y22          LUT3 (Prop_lut3_I2_O)        0.307    23.112 r  mem_reg_i_115/O
                         net (fo=1, routed)           0.483    23.595    mem_reg_i_115_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    23.980 r  mem_reg_i_89/CO[3]
                         net (fo=1, routed)           0.000    23.980    mem_reg_i_89_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.202 r  mem_reg_i_153/O[0]
                         net (fo=2, routed)           0.618    24.820    mem_reg_i_153_n_7
    SLICE_X9Y25          LUT4 (Prop_lut4_I2_O)        0.299    25.119 r  mem_reg_i_112/O
                         net (fo=1, routed)           0.000    25.119    mem_reg_i_112_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    25.367 r  mem_reg_i_80/O[2]
                         net (fo=1, routed)           0.495    25.862    mem_reg_i_80_n_5
    SLICE_X8Y25          LUT2 (Prop_lut2_I1_O)        0.302    26.164 r  mem_reg_i_38/O
                         net (fo=1, routed)           0.000    26.164    mem_reg_i_38_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    26.414 r  mem_reg_i_18/O[2]
                         net (fo=2, routed)           0.607    27.020    computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_17_0[2]
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.681    27.701 r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_17/CO[3]
                         net (fo=7, routed)           0.766    28.468    computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_17_n_0
    SLICE_X10Y27         LUT3 (Prop_lut3_I1_O)        0.124    28.592 r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_4/O
                         net (fo=1, routed)           0.632    29.223    computer/io1/GEN_2KRAM.dispCharRam/cursAddr[7]
    RAMB18_X0Y12         RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.613    18.539    computer/io1/GEN_2KRAM.dispCharRam/eth_clk
    RAMB18_X0Y12         RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/CLKARDCLK
                         clock pessimism              0.577    19.116    
                         clock uncertainty           -0.079    19.037    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    18.471    computer/io1/GEN_2KRAM.dispCharRam/mem_reg
  -------------------------------------------------------------------
                         required time                         18.471    
                         arrival time                         -29.223    
  -------------------------------------------------------------------
                         slack                                -10.753    

Slack (VIOLATED) :        -10.721ns  (required time - arrival time)
  Source:                 computer/io1/dispAddr1/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@20.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        19.977ns  (logic 11.695ns (58.543%)  route 8.282ns (41.457%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 18.536 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.788ns = ( 9.212 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    12.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     5.432 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.287    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.388 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.824     9.212    computer/io1/cursAddr1_0
    DSP48_X1Y10          DSP48E1                                      r  computer/io1/dispAddr1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    13.418 r  computer/io1/dispAddr1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.420    computer/io1/dispAddr1_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.938 r  computer/io1/dispAddr1__0/P[0]
                         net (fo=1, routed)           0.826    15.764    computer/io1/dispAddr1__0_n_105
    SLICE_X18Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767    16.531 f  computer/io1/mem_reg_i_187/O[3]
                         net (fo=20, routed)          1.111    17.642    io1/dispAddr0[19]
    SLICE_X12Y26         LUT3 (Prop_lut3_I2_O)        0.307    17.949 r  mem_reg_i_388/O
                         net (fo=1, routed)           0.379    18.328    mem_reg_i_388_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.854 r  mem_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    18.854    mem_reg_i_279_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.188 r  mem_reg_i_192/O[1]
                         net (fo=3, routed)           0.340    19.528    mem_reg_i_192_n_6
    SLICE_X14Y27         LUT3 (Prop_lut3_I0_O)        0.303    19.831 f  mem_reg_i_277/O
                         net (fo=2, routed)           0.682    20.513    mem_reg_i_277_n_0
    SLICE_X14Y27         LUT5 (Prop_lut5_I0_O)        0.124    20.637 r  mem_reg_i_179/O
                         net (fo=2, routed)           0.672    21.309    mem_reg_i_179_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.707 r  mem_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    21.707    mem_reg_i_144_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.041 r  mem_reg_i_108/O[1]
                         net (fo=11, routed)          1.171    23.211    mem_reg_i_108_n_6
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.303    23.514 r  mem_reg_i_141/O
                         net (fo=1, routed)           0.000    23.514    mem_reg_i_141_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    23.866 r  mem_reg_i_107/O[3]
                         net (fo=3, routed)           0.608    24.475    mem_reg_i_107_n_4
    SLICE_X9Y29          LUT4 (Prop_lut4_I2_O)        0.307    24.782 r  mem_reg_i_135/O
                         net (fo=1, routed)           0.000    24.782    mem_reg_i_135_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.009 r  mem_reg_i_98/O[1]
                         net (fo=1, routed)           0.467    25.475    mem_reg_i_98_n_6
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.303    25.778 r  mem_reg_i_58/O
                         net (fo=1, routed)           0.000    25.778    mem_reg_i_58_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.358 r  mem_reg_i_27/O[2]
                         net (fo=2, routed)           0.456    26.814    computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_26_0[2]
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    27.496 r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_26/CO[3]
                         net (fo=7, routed)           0.839    28.335    computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_26_n_0
    SLICE_X9Y30          LUT3 (Prop_lut3_I1_O)        0.124    28.459 r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_11/O
                         net (fo=1, routed)           0.729    29.189    computer/io1/GEN_2KRAM.dispCharRam/dispAddr[8]
    RAMB18_X0Y12         RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.610    18.536    computer/io1/GEN_2KRAM.dispCharRam/eth_clk
    RAMB18_X0Y12         RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/CLKBWRCLK
                         clock pessimism              0.577    19.113    
                         clock uncertainty           -0.079    19.034    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    18.468    computer/io1/GEN_2KRAM.dispCharRam/mem_reg
  -------------------------------------------------------------------
                         required time                         18.468    
                         arrival time                         -29.189    
  -------------------------------------------------------------------
                         slack                                -10.721    

Slack (VIOLATED) :        -10.651ns  (required time - arrival time)
  Source:                 computer/io1/dispAddr1/CLK
                            (falling edge-triggered cell DSP48E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 rise@20.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        19.906ns  (logic 11.695ns (58.750%)  route 8.211ns (41.250%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 18.536 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.788ns = ( 9.212 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    11.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    12.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     5.432 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.287    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.388 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.824     9.212    computer/io1/cursAddr1_0
    DSP48_X1Y10          DSP48E1                                      r  computer/io1/dispAddr1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206    13.418 r  computer/io1/dispAddr1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.420    computer/io1/dispAddr1_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.938 r  computer/io1/dispAddr1__0/P[0]
                         net (fo=1, routed)           0.826    15.764    computer/io1/dispAddr1__0_n_105
    SLICE_X18Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767    16.531 f  computer/io1/mem_reg_i_187/O[3]
                         net (fo=20, routed)          1.111    17.642    io1/dispAddr0[19]
    SLICE_X12Y26         LUT3 (Prop_lut3_I2_O)        0.307    17.949 r  mem_reg_i_388/O
                         net (fo=1, routed)           0.379    18.328    mem_reg_i_388_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.854 r  mem_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    18.854    mem_reg_i_279_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.188 r  mem_reg_i_192/O[1]
                         net (fo=3, routed)           0.340    19.528    mem_reg_i_192_n_6
    SLICE_X14Y27         LUT3 (Prop_lut3_I0_O)        0.303    19.831 f  mem_reg_i_277/O
                         net (fo=2, routed)           0.682    20.513    mem_reg_i_277_n_0
    SLICE_X14Y27         LUT5 (Prop_lut5_I0_O)        0.124    20.637 r  mem_reg_i_179/O
                         net (fo=2, routed)           0.672    21.309    mem_reg_i_179_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.707 r  mem_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    21.707    mem_reg_i_144_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.041 r  mem_reg_i_108/O[1]
                         net (fo=11, routed)          1.171    23.211    mem_reg_i_108_n_6
    SLICE_X10Y28         LUT5 (Prop_lut5_I2_O)        0.303    23.514 r  mem_reg_i_141/O
                         net (fo=1, routed)           0.000    23.514    mem_reg_i_141_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    23.866 r  mem_reg_i_107/O[3]
                         net (fo=3, routed)           0.608    24.475    mem_reg_i_107_n_4
    SLICE_X9Y29          LUT4 (Prop_lut4_I2_O)        0.307    24.782 r  mem_reg_i_135/O
                         net (fo=1, routed)           0.000    24.782    mem_reg_i_135_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.009 r  mem_reg_i_98/O[1]
                         net (fo=1, routed)           0.467    25.475    mem_reg_i_98_n_6
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.303    25.778 r  mem_reg_i_58/O
                         net (fo=1, routed)           0.000    25.778    mem_reg_i_58_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.358 r  mem_reg_i_27/O[2]
                         net (fo=2, routed)           0.456    26.814    computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_26_0[2]
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.682    27.496 r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_26/CO[3]
                         net (fo=7, routed)           0.836    28.332    computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_26_n_0
    SLICE_X9Y30          LUT3 (Prop_lut3_I1_O)        0.124    28.456 r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg_i_12/O
                         net (fo=1, routed)           0.662    29.118    computer/io1/GEN_2KRAM.dispCharRam/dispAddr[7]
    RAMB18_X0Y12         RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    15.144 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.835    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.926 r  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.610    18.536    computer/io1/GEN_2KRAM.dispCharRam/eth_clk
    RAMB18_X0Y12         RAMB18E1                                     r  computer/io1/GEN_2KRAM.dispCharRam/mem_reg/CLKBWRCLK
                         clock pessimism              0.577    19.113    
                         clock uncertainty           -0.079    19.034    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    18.468    computer/io1/GEN_2KRAM.dispCharRam/mem_reg
  -------------------------------------------------------------------
                         required time                         18.468    
                         arrival time                         -29.118    
  -------------------------------------------------------------------
                         slack                                -10.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/kbBuffer_reg_0_7_6_6/RAMA/WADR0
                            (falling edge-triggered cell RAMD32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.417ns  (logic 0.146ns (34.972%)  route 0.271ns (65.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 9.206 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.557ns = ( 9.443 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440    10.698    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421     8.278 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     8.796    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.822 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         0.622     9.443    computer/io1/eth_clk
    SLICE_X7Y7           FDRE                                         r  computer/io1/kbInPointer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.146     9.589 r  computer/io1/kbInPointer_reg[0]/Q
                         net (fo=20, routed)          0.271     9.861    computer/io1/kbBuffer_reg_0_7_6_6/ADDRD0
    SLICE_X6Y8           RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_6_6/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    10.446 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480    10.926    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     7.722 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     8.286    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.315 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         0.891     9.206    computer/io1/kbBuffer_reg_0_7_6_6/WCLK
    SLICE_X6Y8           RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_6_6/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.459    
    SLICE_X6Y8           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.773    computer/io1/kbBuffer_reg_0_7_6_6/RAMA
  -------------------------------------------------------------------
                         required time                         -9.773    
                         arrival time                           9.861    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/kbBuffer_reg_0_7_6_6/RAMA_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.417ns  (logic 0.146ns (34.972%)  route 0.271ns (65.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 9.206 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.557ns = ( 9.443 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440    10.698    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421     8.278 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     8.796    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.822 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         0.622     9.443    computer/io1/eth_clk
    SLICE_X7Y7           FDRE                                         r  computer/io1/kbInPointer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.146     9.589 r  computer/io1/kbInPointer_reg[0]/Q
                         net (fo=20, routed)          0.271     9.861    computer/io1/kbBuffer_reg_0_7_6_6/ADDRD0
    SLICE_X6Y8           RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_6_6/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    10.446 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480    10.926    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     7.722 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     8.286    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.315 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         0.891     9.206    computer/io1/kbBuffer_reg_0_7_6_6/WCLK
    SLICE_X6Y8           RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_6_6/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.459    
    SLICE_X6Y8           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.773    computer/io1/kbBuffer_reg_0_7_6_6/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.773    
                         arrival time                           9.861    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/kbBuffer_reg_0_7_6_6/RAMB/WADR0
                            (falling edge-triggered cell RAMD32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.417ns  (logic 0.146ns (34.972%)  route 0.271ns (65.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 9.206 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.557ns = ( 9.443 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440    10.698    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421     8.278 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     8.796    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.822 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         0.622     9.443    computer/io1/eth_clk
    SLICE_X7Y7           FDRE                                         r  computer/io1/kbInPointer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.146     9.589 r  computer/io1/kbInPointer_reg[0]/Q
                         net (fo=20, routed)          0.271     9.861    computer/io1/kbBuffer_reg_0_7_6_6/ADDRD0
    SLICE_X6Y8           RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_6_6/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    10.446 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480    10.926    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     7.722 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     8.286    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.315 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         0.891     9.206    computer/io1/kbBuffer_reg_0_7_6_6/WCLK
    SLICE_X6Y8           RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_6_6/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.459    
    SLICE_X6Y8           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.773    computer/io1/kbBuffer_reg_0_7_6_6/RAMB
  -------------------------------------------------------------------
                         required time                         -9.773    
                         arrival time                           9.861    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/kbBuffer_reg_0_7_6_6/RAMB_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.417ns  (logic 0.146ns (34.972%)  route 0.271ns (65.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 9.206 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.557ns = ( 9.443 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440    10.698    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421     8.278 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     8.796    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.822 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         0.622     9.443    computer/io1/eth_clk
    SLICE_X7Y7           FDRE                                         r  computer/io1/kbInPointer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.146     9.589 r  computer/io1/kbInPointer_reg[0]/Q
                         net (fo=20, routed)          0.271     9.861    computer/io1/kbBuffer_reg_0_7_6_6/ADDRD0
    SLICE_X6Y8           RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_6_6/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    10.446 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480    10.926    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     7.722 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     8.286    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.315 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         0.891     9.206    computer/io1/kbBuffer_reg_0_7_6_6/WCLK
    SLICE_X6Y8           RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_6_6/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.459    
    SLICE_X6Y8           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.773    computer/io1/kbBuffer_reg_0_7_6_6/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -9.773    
                         arrival time                           9.861    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/kbBuffer_reg_0_7_6_6/RAMC/WADR0
                            (falling edge-triggered cell RAMD32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.417ns  (logic 0.146ns (34.972%)  route 0.271ns (65.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 9.206 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.557ns = ( 9.443 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440    10.698    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421     8.278 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     8.796    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.822 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         0.622     9.443    computer/io1/eth_clk
    SLICE_X7Y7           FDRE                                         r  computer/io1/kbInPointer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.146     9.589 r  computer/io1/kbInPointer_reg[0]/Q
                         net (fo=20, routed)          0.271     9.861    computer/io1/kbBuffer_reg_0_7_6_6/ADDRD0
    SLICE_X6Y8           RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_6_6/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    10.446 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480    10.926    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     7.722 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     8.286    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.315 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         0.891     9.206    computer/io1/kbBuffer_reg_0_7_6_6/WCLK
    SLICE_X6Y8           RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_6_6/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.459    
    SLICE_X6Y8           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.773    computer/io1/kbBuffer_reg_0_7_6_6/RAMC
  -------------------------------------------------------------------
                         required time                         -9.773    
                         arrival time                           9.861    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/kbBuffer_reg_0_7_6_6/RAMC_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.417ns  (logic 0.146ns (34.972%)  route 0.271ns (65.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 9.206 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.557ns = ( 9.443 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440    10.698    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421     8.278 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     8.796    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.822 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         0.622     9.443    computer/io1/eth_clk
    SLICE_X7Y7           FDRE                                         r  computer/io1/kbInPointer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.146     9.589 r  computer/io1/kbInPointer_reg[0]/Q
                         net (fo=20, routed)          0.271     9.861    computer/io1/kbBuffer_reg_0_7_6_6/ADDRD0
    SLICE_X6Y8           RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_6_6/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    10.446 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480    10.926    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     7.722 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     8.286    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.315 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         0.891     9.206    computer/io1/kbBuffer_reg_0_7_6_6/WCLK
    SLICE_X6Y8           RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_6_6/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.459    
    SLICE_X6Y8           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.773    computer/io1/kbBuffer_reg_0_7_6_6/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -9.773    
                         arrival time                           9.861    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/kbBuffer_reg_0_7_6_6/RAMD/ADR0
                            (falling edge-triggered cell RAMS32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.417ns  (logic 0.146ns (34.972%)  route 0.271ns (65.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 9.206 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.557ns = ( 9.443 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440    10.698    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421     8.278 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     8.796    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.822 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         0.622     9.443    computer/io1/eth_clk
    SLICE_X7Y7           FDRE                                         r  computer/io1/kbInPointer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.146     9.589 r  computer/io1/kbInPointer_reg[0]/Q
                         net (fo=20, routed)          0.271     9.861    computer/io1/kbBuffer_reg_0_7_6_6/ADDRD0
    SLICE_X6Y8           RAMS32                                       r  computer/io1/kbBuffer_reg_0_7_6_6/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    10.446 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480    10.926    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     7.722 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     8.286    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.315 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         0.891     9.206    computer/io1/kbBuffer_reg_0_7_6_6/WCLK
    SLICE_X6Y8           RAMS32                                       r  computer/io1/kbBuffer_reg_0_7_6_6/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.459    
    SLICE_X6Y8           RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.314     9.773    computer/io1/kbBuffer_reg_0_7_6_6/RAMD
  -------------------------------------------------------------------
                         required time                         -9.773    
                         arrival time                           9.861    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/kbBuffer_reg_0_7_6_6/RAMD_D1/ADR0
                            (falling edge-triggered cell RAMS32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.417ns  (logic 0.146ns (34.972%)  route 0.271ns (65.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 9.206 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.557ns = ( 9.443 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440    10.698    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421     8.278 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     8.796    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.822 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         0.622     9.443    computer/io1/eth_clk
    SLICE_X7Y7           FDRE                                         r  computer/io1/kbInPointer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.146     9.589 r  computer/io1/kbInPointer_reg[0]/Q
                         net (fo=20, routed)          0.271     9.861    computer/io1/kbBuffer_reg_0_7_6_6/ADDRD0
    SLICE_X6Y8           RAMS32                                       r  computer/io1/kbBuffer_reg_0_7_6_6/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    10.446 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480    10.926    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     7.722 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     8.286    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.315 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         0.891     9.206    computer/io1/kbBuffer_reg_0_7_6_6/WCLK
    SLICE_X6Y8           RAMS32                                       r  computer/io1/kbBuffer_reg_0_7_6_6/RAMD_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.253     9.459    
    SLICE_X6Y8           RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.314     9.773    computer/io1/kbBuffer_reg_0_7_6_6/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -9.773    
                         arrival time                           9.861    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/kbBuffer_reg_0_7_0_5/RAMA/WADR1
                            (falling edge-triggered cell RAMD32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.422ns  (logic 0.146ns (34.560%)  route 0.276ns (65.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 9.206 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.557ns = ( 9.443 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440    10.698    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421     8.278 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     8.796    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.822 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         0.622     9.443    computer/io1/eth_clk
    SLICE_X7Y7           FDRE                                         r  computer/io1/kbInPointer_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.146     9.589 r  computer/io1/kbInPointer_reg[1]/Q
                         net (fo=19, routed)          0.276     9.866    computer/io1/kbBuffer_reg_0_7_0_5/ADDRD1
    SLICE_X6Y7           RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    10.446 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480    10.926    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     7.722 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     8.286    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.315 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         0.891     9.206    computer/io1/kbBuffer_reg_0_7_0_5/WCLK
    SLICE_X6Y7           RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.250     9.456    
    SLICE_X6Y7           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     9.769    computer/io1/kbBuffer_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -9.769    
                         arrival time                           9.866    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/kbBuffer_reg_0_7_0_5/RAMA_D1/WADR1
                            (falling edge-triggered cell RAMD32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 fall@10.000ns - eth_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.422ns  (logic 0.146ns (34.560%)  route 0.276ns (65.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 9.206 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.557ns = ( 9.443 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440    10.698    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421     8.278 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     8.796    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.822 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         0.622     9.443    computer/io1/eth_clk
    SLICE_X7Y7           FDRE                                         r  computer/io1/kbInPointer_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.146     9.589 r  computer/io1/kbInPointer_reg[1]/Q
                         net (fo=19, routed)          0.276     9.866    computer/io1/kbBuffer_reg_0_7_0_5/ADDRD1
    SLICE_X6Y7           RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    10.446 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480    10.926    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     7.722 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     8.286    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.315 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         0.891     9.206    computer/io1/kbBuffer_reg_0_7_0_5/WCLK
    SLICE_X6Y7           RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.250     9.456    
    SLICE_X6Y7           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.313     9.769    computer/io1/kbBuffer_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.769    
                         arrival time                           9.866    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y2      computer/ram1/mem_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y2      computer/ram1/mem_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y3      computer/ram1/mem_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y4      computer/ram1/mem_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y6      computer/ram1/mem_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y8      computer/ram1/mem_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y5      computer/ram1/mem_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y5      computer/ram1/mem_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y3      computer/ram1/mem_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y1      computer/ram1/mem_reg_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y7       computer/io1/kbBuffer_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y7       computer/io1/kbBuffer_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y7       computer/io1/kbBuffer_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y7       computer/io1/kbBuffer_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y7       computer/io1/kbBuffer_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y7       computer/io1/kbBuffer_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y7       computer/io1/kbBuffer_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y7       computer/io1/kbBuffer_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y7       computer/io1/kbBuffer_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y7       computer/io1/kbBuffer_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y7       computer/io1/kbBuffer_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y7       computer/io1/kbBuffer_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y7       computer/io1/kbBuffer_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y7       computer/io1/kbBuffer_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y7       computer/io1/kbBuffer_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y7       computer/io1/kbBuffer_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y7       computer/io1/kbBuffer_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y7       computer/io1/kbBuffer_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y8       computer/io1/kbBuffer_reg_0_7_6_6/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y8       computer/io1/kbBuffer_reg_0_7_6_6/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_wiz_0
  To Clock:  vga_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.471ns  (required time - arrival time)
  Source:                 computer/io1/dataOut_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/cpu1/BAL_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_wiz_0 rise@40.000ns - vga_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        4.758ns  (logic 2.040ns (42.873%)  route 2.718ns (57.127%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    1.678ns = ( 21.678 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    Y9                                                0.000    20.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    22.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 f  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    17.388 f  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         2.319    19.707    computer/cpu1/vga_clk
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124    19.831 f  computer/cpu1/kbReadPointer[2]_i_5/O
                         net (fo=2, routed)           0.575    20.406    computer/cpu1/kbReadPointer[2]_i_5_n_0
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.150    20.556 f  computer/cpu1/kbReadPointer[2]_i_2/O
                         net (fo=11, routed)          1.121    21.678    computer/io1/n_rd0
    SLICE_X8Y6           FDRE                                         r  computer/io1/dataOut_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.753    22.431 r  computer/io1/dataOut_reg[4]/Q
                         net (fo=1, routed)           1.020    23.451    computer/cpu1/interface1DataOut[4]
    SLICE_X8Y6           LUT5 (Prop_lut5_I0_O)        0.124    23.575 r  computer/cpu1/IR[4]_i_1/O
                         net (fo=8, routed)           0.512    24.087    computer/cpu1/cpuDataIn[4]
    SLICE_X10Y7          LUT6 (Prop_lut6_I0_O)        0.124    24.211 r  computer/cpu1/BusA_r[4]_i_2/O
                         net (fo=2, routed)           0.603    24.814    computer/cpu1/BusA_r[4]_i_2_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I3_O)        0.124    24.938 r  computer/cpu1/BAL[7]_i_15/O
                         net (fo=1, routed)           0.000    24.938    computer/cpu1/BAL[7]_i_15_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    25.546 r  computer/cpu1/BAL_reg[7]_i_6/O[3]
                         net (fo=1, routed)           0.583    26.129    computer/cpu1/BAL_reg[7]_i_6_n_4
    SLICE_X11Y12         LUT4 (Prop_lut4_I2_O)        0.307    26.436 r  computer/cpu1/BAL[7]_i_2/O
                         net (fo=1, routed)           0.000    26.436    computer/cpu1/BAL[7]_i_2_n_0
    SLICE_X11Y12         FDCE                                         r  computer/cpu1/BAL_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         1.574    38.501    computer/cpu1/vga_clk
    SLICE_X11Y12         FDCE                                         r  computer/cpu1/BAL_reg[7]/C
                         clock pessimism              0.462    38.963    
                         clock uncertainty           -0.088    38.875    
    SLICE_X11Y12         FDCE (Setup_fdce_C_D)        0.032    38.907    computer/cpu1/BAL_reg[7]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                         -26.436    
  -------------------------------------------------------------------
                         slack                                 12.471    

Slack (MET) :             12.656ns  (required time - arrival time)
  Source:                 computer/io1/dataOut_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/cpu1/BAL_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_wiz_0 rise@40.000ns - vga_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        4.616ns  (logic 2.152ns (46.621%)  route 2.464ns (53.379%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -2.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.499 - 40.000 ) 
    Source Clock Delay      (SCD):    1.678ns = ( 21.678 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    Y9                                                0.000    20.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    22.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 f  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    17.388 f  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         2.319    19.707    computer/cpu1/vga_clk
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124    19.831 f  computer/cpu1/kbReadPointer[2]_i_5/O
                         net (fo=2, routed)           0.575    20.406    computer/cpu1/kbReadPointer[2]_i_5_n_0
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.150    20.556 f  computer/cpu1/kbReadPointer[2]_i_2/O
                         net (fo=11, routed)          1.121    21.678    computer/io1/n_rd0
    SLICE_X8Y6           FDRE                                         r  computer/io1/dataOut_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.753    22.431 r  computer/io1/dataOut_reg[4]/Q
                         net (fo=1, routed)           1.020    23.451    computer/cpu1/interface1DataOut[4]
    SLICE_X8Y6           LUT5 (Prop_lut5_I0_O)        0.124    23.575 r  computer/cpu1/IR[4]_i_1/O
                         net (fo=8, routed)           0.512    24.087    computer/cpu1/cpuDataIn[4]
    SLICE_X10Y7          LUT6 (Prop_lut6_I0_O)        0.124    24.211 r  computer/cpu1/BusA_r[4]_i_2/O
                         net (fo=2, routed)           0.603    24.814    computer/cpu1/BusA_r[4]_i_2_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I3_O)        0.124    24.938 r  computer/cpu1/BAL[7]_i_15/O
                         net (fo=1, routed)           0.000    24.938    computer/cpu1/BAL[7]_i_15_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.451 r  computer/cpu1/BAL_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.451    computer/cpu1/BAL_reg[7]_i_6_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.670 r  computer/cpu1/BAL_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.329    25.998    computer/cpu1/BAL_reg[8]_i_2_n_7
    SLICE_X12Y13         LUT5 (Prop_lut5_I0_O)        0.295    26.293 r  computer/cpu1/BAL[8]_i_1/O
                         net (fo=1, routed)           0.000    26.293    computer/cpu1/BAL[8]_i_1_n_0
    SLICE_X12Y13         FDCE                                         r  computer/cpu1/BAL_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         1.572    38.499    computer/cpu1/vga_clk
    SLICE_X12Y13         FDCE                                         r  computer/cpu1/BAL_reg[8]/C
                         clock pessimism              0.462    38.961    
                         clock uncertainty           -0.088    38.872    
    SLICE_X12Y13         FDCE (Setup_fdce_C_D)        0.077    38.949    computer/cpu1/BAL_reg[8]
  -------------------------------------------------------------------
                         required time                         38.950    
                         arrival time                         -26.293    
  -------------------------------------------------------------------
                         slack                                 12.656    

Slack (MET) :             12.781ns  (required time - arrival time)
  Source:                 computer/io1/dataOut_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/cpu1/BAL_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_wiz_0 rise@40.000ns - vga_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        4.447ns  (logic 1.970ns (44.301%)  route 2.477ns (55.699%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    1.678ns = ( 21.678 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    Y9                                                0.000    20.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    22.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 f  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    17.388 f  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         2.319    19.707    computer/cpu1/vga_clk
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124    19.831 f  computer/cpu1/kbReadPointer[2]_i_5/O
                         net (fo=2, routed)           0.575    20.406    computer/cpu1/kbReadPointer[2]_i_5_n_0
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.150    20.556 f  computer/cpu1/kbReadPointer[2]_i_2/O
                         net (fo=11, routed)          1.121    21.678    computer/io1/n_rd0
    SLICE_X8Y6           FDRE                                         r  computer/io1/dataOut_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.753    22.431 r  computer/io1/dataOut_reg[4]/Q
                         net (fo=1, routed)           1.020    23.451    computer/cpu1/interface1DataOut[4]
    SLICE_X8Y6           LUT5 (Prop_lut5_I0_O)        0.124    23.575 r  computer/cpu1/IR[4]_i_1/O
                         net (fo=8, routed)           0.512    24.087    computer/cpu1/cpuDataIn[4]
    SLICE_X10Y7          LUT6 (Prop_lut6_I0_O)        0.124    24.211 r  computer/cpu1/BusA_r[4]_i_2/O
                         net (fo=2, routed)           0.603    24.814    computer/cpu1/BusA_r[4]_i_2_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I3_O)        0.124    24.938 r  computer/cpu1/BAL[7]_i_15/O
                         net (fo=1, routed)           0.000    24.938    computer/cpu1/BAL[7]_i_15_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    25.482 r  computer/cpu1/BAL_reg[7]_i_6/O[2]
                         net (fo=1, routed)           0.341    25.823    computer/cpu1/BAL_reg[7]_i_6_n_5
    SLICE_X11Y12         LUT4 (Prop_lut4_I2_O)        0.301    26.124 r  computer/cpu1/BAL[6]_i_1/O
                         net (fo=1, routed)           0.000    26.124    computer/cpu1/BAL[6]_i_1_n_0
    SLICE_X11Y12         FDCE                                         r  computer/cpu1/BAL_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         1.574    38.501    computer/cpu1/vga_clk
    SLICE_X11Y12         FDCE                                         r  computer/cpu1/BAL_reg[6]/C
                         clock pessimism              0.462    38.963    
                         clock uncertainty           -0.088    38.875    
    SLICE_X11Y12         FDCE (Setup_fdce_C_D)        0.031    38.905    computer/cpu1/BAL_reg[6]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                         -26.124    
  -------------------------------------------------------------------
                         slack                                 12.781    

Slack (MET) :             12.884ns  (required time - arrival time)
  Source:                 computer/cpu1/IR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/io1/dataOut_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_wiz_0 fall@20.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.621ns  (logic 2.258ns (26.193%)  route 6.363ns (73.807%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        1.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.050ns = ( 20.050 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         1.750    -0.862    computer/cpu1/vga_clk
    SLICE_X13Y12         FDCE                                         r  computer/cpu1/IR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.406 r  computer/cpu1/IR_reg[0]/Q
                         net (fo=60, routed)          1.053     0.648    computer/cpu1/IR[0]
    SLICE_X18Y13         LUT6 (Prop_lut6_I5_O)        0.124     0.772 f  computer/cpu1/MCycle[0]_i_8/O
                         net (fo=6, routed)           0.694     1.466    computer/cpu1/MCycle[0]_i_8_n_0
    SLICE_X18Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.590 f  computer/cpu1/PC[15]_i_20/O
                         net (fo=1, routed)           0.717     2.307    computer/cpu1/PC[15]_i_20_n_0
    SLICE_X19Y13         LUT5 (Prop_lut5_I1_O)        0.124     2.431 r  computer/cpu1/PC[15]_i_18/O
                         net (fo=1, routed)           0.304     2.734    computer/cpu1/PC[15]_i_18_n_0
    SLICE_X15Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.858 r  computer/cpu1/PC[15]_i_16/O
                         net (fo=1, routed)           0.000     2.858    computer/cpu1/PC[15]_i_16_n_0
    SLICE_X15Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     3.070 r  computer/cpu1/PC_reg[15]_i_11/O
                         net (fo=2, routed)           0.307     3.377    computer/cpu1/PC_reg[15]_i_11_n_0
    SLICE_X13Y13         LUT2 (Prop_lut2_I0_O)        0.299     3.676 r  computer/cpu1/PC[15]_i_7/O
                         net (fo=27, routed)          1.159     4.835    computer/cpu1/PC[15]_i_7_n_0
    SLICE_X8Y9           LUT3 (Prop_lut3_I1_O)        0.124     4.959 r  computer/cpu1/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     4.959    computer/cpu1/PC[3]_i_6_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     5.211 f  computer/cpu1/PC_reg[3]_i_2/O[0]
                         net (fo=8, routed)           0.442     5.654    computer/cpu1/PC_reg[3]_i_2_n_7
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.295     5.949 f  computer/cpu1/kbReadPointer[2]_i_3/O
                         net (fo=11, routed)          1.686     7.635    computer/io1/dataOut_reg[0]_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I5_O)        0.124     7.759 r  computer/io1/dataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     7.759    computer/io1/dataOut[7]_i_1_n_0
    SLICE_X5Y15          FDRE                                         r  computer/io1/dataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    Y9                                                0.000    20.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 f  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.926 f  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         2.043    18.969    computer/cpu1/vga_clk
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.100    19.069 f  computer/cpu1/kbReadPointer[2]_i_5/O
                         net (fo=2, routed)           0.473    19.542    computer/cpu1/kbReadPointer[2]_i_5_n_0
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.121    19.663 f  computer/cpu1/kbReadPointer[2]_i_2/O
                         net (fo=11, routed)          0.387    20.050    computer/io1/n_rd0
    SLICE_X5Y15          FDRE                                         r  computer/io1/dataOut_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.462    20.512    
                         clock uncertainty           -0.088    20.424    
    SLICE_X5Y15          FDRE (Setup_fdre_C_D)        0.219    20.643    computer/io1/dataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         20.643    
                         arrival time                          -7.759    
  -------------------------------------------------------------------
                         slack                                 12.884    

Slack (MET) :             12.891ns  (required time - arrival time)
  Source:                 computer/io1/dataOut_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/cpu1/BAL_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_wiz_0 rise@40.000ns - vga_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        4.337ns  (logic 1.858ns (42.838%)  route 2.479ns (57.162%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    1.678ns = ( 21.678 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    Y9                                                0.000    20.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    22.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 f  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    17.388 f  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         2.319    19.707    computer/cpu1/vga_clk
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124    19.831 f  computer/cpu1/kbReadPointer[2]_i_5/O
                         net (fo=2, routed)           0.575    20.406    computer/cpu1/kbReadPointer[2]_i_5_n_0
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.150    20.556 f  computer/cpu1/kbReadPointer[2]_i_2/O
                         net (fo=11, routed)          1.121    21.678    computer/io1/n_rd0
    SLICE_X8Y6           FDRE                                         r  computer/io1/dataOut_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.753    22.431 r  computer/io1/dataOut_reg[4]/Q
                         net (fo=1, routed)           1.020    23.451    computer/cpu1/interface1DataOut[4]
    SLICE_X8Y6           LUT5 (Prop_lut5_I0_O)        0.124    23.575 r  computer/cpu1/IR[4]_i_1/O
                         net (fo=8, routed)           0.512    24.087    computer/cpu1/cpuDataIn[4]
    SLICE_X10Y7          LUT6 (Prop_lut6_I0_O)        0.124    24.211 r  computer/cpu1/BusA_r[4]_i_2/O
                         net (fo=2, routed)           0.603    24.814    computer/cpu1/BusA_r[4]_i_2_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I3_O)        0.124    24.938 r  computer/cpu1/BAL[7]_i_15/O
                         net (fo=1, routed)           0.000    24.938    computer/cpu1/BAL[7]_i_15_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    25.365 r  computer/cpu1/BAL_reg[7]_i_6/O[1]
                         net (fo=1, routed)           0.344    25.709    computer/cpu1/BAL_reg[7]_i_6_n_6
    SLICE_X11Y12         LUT4 (Prop_lut4_I2_O)        0.306    26.015 r  computer/cpu1/BAL[5]_i_1/O
                         net (fo=1, routed)           0.000    26.015    computer/cpu1/BAL[5]_i_1_n_0
    SLICE_X11Y12         FDCE                                         r  computer/cpu1/BAL_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         1.574    38.501    computer/cpu1/vga_clk
    SLICE_X11Y12         FDCE                                         r  computer/cpu1/BAL_reg[5]/C
                         clock pessimism              0.462    38.963    
                         clock uncertainty           -0.088    38.875    
    SLICE_X11Y12         FDCE (Setup_fdce_C_D)        0.031    38.905    computer/cpu1/BAL_reg[5]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                         -26.015    
  -------------------------------------------------------------------
                         slack                                 12.891    

Slack (MET) :             12.932ns  (required time - arrival time)
  Source:                 computer/io1/dataOut_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/cpu1/BAL_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_wiz_0 rise@40.000ns - vga_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        4.294ns  (logic 1.672ns (38.936%)  route 2.622ns (61.064%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    1.678ns = ( 21.678 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    Y9                                                0.000    20.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    22.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 f  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    17.388 f  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         2.319    19.707    computer/cpu1/vga_clk
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124    19.831 f  computer/cpu1/kbReadPointer[2]_i_5/O
                         net (fo=2, routed)           0.575    20.406    computer/cpu1/kbReadPointer[2]_i_5_n_0
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.150    20.556 f  computer/cpu1/kbReadPointer[2]_i_2/O
                         net (fo=11, routed)          1.121    21.678    computer/io1/n_rd0
    SLICE_X8Y6           FDRE                                         r  computer/io1/dataOut_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.753    22.431 r  computer/io1/dataOut_reg[4]/Q
                         net (fo=1, routed)           1.020    23.451    computer/cpu1/interface1DataOut[4]
    SLICE_X8Y6           LUT5 (Prop_lut5_I0_O)        0.124    23.575 r  computer/cpu1/IR[4]_i_1/O
                         net (fo=8, routed)           0.512    24.087    computer/cpu1/cpuDataIn[4]
    SLICE_X10Y7          LUT6 (Prop_lut6_I0_O)        0.124    24.211 r  computer/cpu1/BusA_r[4]_i_2/O
                         net (fo=2, routed)           0.603    24.814    computer/cpu1/BusA_r[4]_i_2_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I3_O)        0.124    24.938 r  computer/cpu1/BAL[7]_i_15/O
                         net (fo=1, routed)           0.000    24.938    computer/cpu1/BAL[7]_i_15_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    25.190 r  computer/cpu1/BAL_reg[7]_i_6/O[0]
                         net (fo=1, routed)           0.487    25.677    computer/cpu1/BAL_reg[7]_i_6_n_7
    SLICE_X11Y12         LUT4 (Prop_lut4_I2_O)        0.295    25.972 r  computer/cpu1/BAL[4]_i_1/O
                         net (fo=1, routed)           0.000    25.972    computer/cpu1/BAL[4]_i_1_n_0
    SLICE_X11Y12         FDCE                                         r  computer/cpu1/BAL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         1.574    38.501    computer/cpu1/vga_clk
    SLICE_X11Y12         FDCE                                         r  computer/cpu1/BAL_reg[4]/C
                         clock pessimism              0.462    38.963    
                         clock uncertainty           -0.088    38.875    
    SLICE_X11Y12         FDCE (Setup_fdce_C_D)        0.029    38.903    computer/cpu1/BAL_reg[4]
  -------------------------------------------------------------------
                         required time                         38.903    
                         arrival time                         -25.972    
  -------------------------------------------------------------------
                         slack                                 12.932    

Slack (MET) :             13.173ns  (required time - arrival time)
  Source:                 computer/io1/dataOut_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/cpu1/BAL_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_wiz_0 rise@40.000ns - vga_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        4.447ns  (logic 2.075ns (46.658%)  route 2.372ns (53.342%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -2.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    1.284ns = ( 21.284 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    Y9                                                0.000    20.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    22.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 f  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    17.388 f  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         2.319    19.707    computer/cpu1/vga_clk
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124    19.831 f  computer/cpu1/kbReadPointer[2]_i_5/O
                         net (fo=2, routed)           0.575    20.406    computer/cpu1/kbReadPointer[2]_i_5_n_0
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.150    20.556 f  computer/cpu1/kbReadPointer[2]_i_2/O
                         net (fo=11, routed)          0.728    21.284    computer/io1/n_rd0
    SLICE_X6Y13          FDRE                                         r  computer/io1/dataOut_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.753    22.037 f  computer/io1/dataOut_reg[1]/Q
                         net (fo=1, routed)           0.844    22.881    computer/cpu1/interface1DataOut[1]
    SLICE_X6Y13          LUT5 (Prop_lut5_I0_O)        0.124    23.005 f  computer/cpu1/IR[1]_i_1/O
                         net (fo=8, routed)           0.735    23.741    computer/cpu1/cpuDataIn[1]
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.124    23.865 r  computer/cpu1/BusA_r[1]_i_2/O
                         net (fo=2, routed)           0.446    24.311    computer/cpu1/BusA_r[1]_i_2_n_0
    SLICE_X10Y11         LUT5 (Prop_lut5_I0_O)        0.124    24.435 r  computer/cpu1/BAL[3]_i_5/O
                         net (fo=1, routed)           0.000    24.435    computer/cpu1/BAL[3]_i_5_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    25.078 r  computer/cpu1/BAL_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.347    25.424    computer/cpu1/BAL_reg[3]_i_2_n_4
    SLICE_X11Y11         LUT4 (Prop_lut4_I2_O)        0.307    25.731 r  computer/cpu1/BAL[3]_i_1/O
                         net (fo=1, routed)           0.000    25.731    computer/cpu1/BAL[3]_i_1_n_0
    SLICE_X11Y11         FDCE                                         r  computer/cpu1/BAL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         1.575    38.502    computer/cpu1/vga_clk
    SLICE_X11Y11         FDCE                                         r  computer/cpu1/BAL_reg[3]/C
                         clock pessimism              0.462    38.964    
                         clock uncertainty           -0.088    38.875    
    SLICE_X11Y11         FDCE (Setup_fdce_C_D)        0.029    38.904    computer/cpu1/BAL_reg[3]
  -------------------------------------------------------------------
                         required time                         38.904    
                         arrival time                         -25.731    
  -------------------------------------------------------------------
                         slack                                 13.173    

Slack (MET) :             13.251ns  (required time - arrival time)
  Source:                 computer/io1/dataOut_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/cpu1/BAL_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_wiz_0 rise@40.000ns - vga_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        4.371ns  (logic 2.004ns (45.847%)  route 2.367ns (54.153%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -2.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    1.284ns = ( 21.284 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    Y9                                                0.000    20.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    22.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 f  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    17.388 f  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         2.319    19.707    computer/cpu1/vga_clk
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124    19.831 f  computer/cpu1/kbReadPointer[2]_i_5/O
                         net (fo=2, routed)           0.575    20.406    computer/cpu1/kbReadPointer[2]_i_5_n_0
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.150    20.556 f  computer/cpu1/kbReadPointer[2]_i_2/O
                         net (fo=11, routed)          0.728    21.284    computer/io1/n_rd0
    SLICE_X6Y13          FDRE                                         r  computer/io1/dataOut_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.753    22.037 f  computer/io1/dataOut_reg[1]/Q
                         net (fo=1, routed)           0.844    22.881    computer/cpu1/interface1DataOut[1]
    SLICE_X6Y13          LUT5 (Prop_lut5_I0_O)        0.124    23.005 f  computer/cpu1/IR[1]_i_1/O
                         net (fo=8, routed)           0.735    23.741    computer/cpu1/cpuDataIn[1]
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.124    23.865 r  computer/cpu1/BusA_r[1]_i_2/O
                         net (fo=2, routed)           0.446    24.311    computer/cpu1/BusA_r[1]_i_2_n_0
    SLICE_X10Y11         LUT5 (Prop_lut5_I0_O)        0.124    24.435 r  computer/cpu1/BAL[3]_i_5/O
                         net (fo=1, routed)           0.000    24.435    computer/cpu1/BAL[3]_i_5_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.013 r  computer/cpu1/BAL_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.341    25.354    computer/cpu1/BAL_reg[3]_i_2_n_5
    SLICE_X11Y11         LUT4 (Prop_lut4_I2_O)        0.301    25.655 r  computer/cpu1/BAL[2]_i_1/O
                         net (fo=1, routed)           0.000    25.655    computer/cpu1/BAL[2]_i_1_n_0
    SLICE_X11Y11         FDCE                                         r  computer/cpu1/BAL_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         1.575    38.502    computer/cpu1/vga_clk
    SLICE_X11Y11         FDCE                                         r  computer/cpu1/BAL_reg[2]/C
                         clock pessimism              0.462    38.964    
                         clock uncertainty           -0.088    38.875    
    SLICE_X11Y11         FDCE (Setup_fdce_C_D)        0.031    38.906    computer/cpu1/BAL_reg[2]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                         -25.655    
  -------------------------------------------------------------------
                         slack                                 13.251    

Slack (MET) :             13.295ns  (required time - arrival time)
  Source:                 computer/cpu1/IR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/io1/dataOut_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_wiz_0 fall@20.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.251ns  (logic 2.134ns (25.865%)  route 6.117ns (74.135%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        1.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.644ns = ( 20.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         1.750    -0.862    computer/cpu1/vga_clk
    SLICE_X13Y12         FDCE                                         r  computer/cpu1/IR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.406 r  computer/cpu1/IR_reg[0]/Q
                         net (fo=60, routed)          1.053     0.648    computer/cpu1/IR[0]
    SLICE_X18Y13         LUT6 (Prop_lut6_I5_O)        0.124     0.772 f  computer/cpu1/MCycle[0]_i_8/O
                         net (fo=6, routed)           0.694     1.466    computer/cpu1/MCycle[0]_i_8_n_0
    SLICE_X18Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.590 f  computer/cpu1/PC[15]_i_20/O
                         net (fo=1, routed)           0.717     2.307    computer/cpu1/PC[15]_i_20_n_0
    SLICE_X19Y13         LUT5 (Prop_lut5_I1_O)        0.124     2.431 r  computer/cpu1/PC[15]_i_18/O
                         net (fo=1, routed)           0.304     2.734    computer/cpu1/PC[15]_i_18_n_0
    SLICE_X15Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.858 r  computer/cpu1/PC[15]_i_16/O
                         net (fo=1, routed)           0.000     2.858    computer/cpu1/PC[15]_i_16_n_0
    SLICE_X15Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     3.070 r  computer/cpu1/PC_reg[15]_i_11/O
                         net (fo=2, routed)           0.307     3.377    computer/cpu1/PC_reg[15]_i_11_n_0
    SLICE_X13Y13         LUT2 (Prop_lut2_I0_O)        0.299     3.676 r  computer/cpu1/PC[15]_i_7/O
                         net (fo=27, routed)          1.159     4.835    computer/cpu1/PC[15]_i_7_n_0
    SLICE_X8Y9           LUT3 (Prop_lut3_I1_O)        0.124     4.959 r  computer/cpu1/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     4.959    computer/cpu1/PC[3]_i_6_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     5.211 f  computer/cpu1/PC_reg[3]_i_2/O[0]
                         net (fo=8, routed)           0.956     6.168    computer/cpu1/PC_reg[3]_i_2_n_7
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.295     6.463 r  computer/cpu1/dataOut[6]_i_1/O
                         net (fo=5, routed)           0.926     7.389    computer/io1/dataOut_reg[6]_0
    SLICE_X8Y6           FDRE                                         r  computer/io1/dataOut_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    Y9                                                0.000    20.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 f  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.926 f  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         2.043    18.969    computer/cpu1/vga_clk
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.100    19.069 f  computer/cpu1/kbReadPointer[2]_i_5/O
                         net (fo=2, routed)           0.473    19.542    computer/cpu1/kbReadPointer[2]_i_5_n_0
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.121    19.663 f  computer/cpu1/kbReadPointer[2]_i_2/O
                         net (fo=11, routed)          0.980    20.644    computer/io1/n_rd0
    SLICE_X8Y6           FDRE                                         r  computer/io1/dataOut_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.462    21.106    
                         clock uncertainty           -0.088    21.018    
    SLICE_X8Y6           FDRE (Setup_fdre_C_R)       -0.334    20.684    computer/io1/dataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         20.684    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                 13.295    

Slack (MET) :             13.388ns  (required time - arrival time)
  Source:                 computer/cpu1/IR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/io1/dataOut_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_wiz_0 fall@20.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.251ns  (logic 2.134ns (25.865%)  route 6.117ns (74.135%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        1.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.644ns = ( 20.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         1.750    -0.862    computer/cpu1/vga_clk
    SLICE_X13Y12         FDCE                                         r  computer/cpu1/IR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.406 r  computer/cpu1/IR_reg[0]/Q
                         net (fo=60, routed)          1.053     0.648    computer/cpu1/IR[0]
    SLICE_X18Y13         LUT6 (Prop_lut6_I5_O)        0.124     0.772 f  computer/cpu1/MCycle[0]_i_8/O
                         net (fo=6, routed)           0.694     1.466    computer/cpu1/MCycle[0]_i_8_n_0
    SLICE_X18Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.590 f  computer/cpu1/PC[15]_i_20/O
                         net (fo=1, routed)           0.717     2.307    computer/cpu1/PC[15]_i_20_n_0
    SLICE_X19Y13         LUT5 (Prop_lut5_I1_O)        0.124     2.431 r  computer/cpu1/PC[15]_i_18/O
                         net (fo=1, routed)           0.304     2.734    computer/cpu1/PC[15]_i_18_n_0
    SLICE_X15Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.858 r  computer/cpu1/PC[15]_i_16/O
                         net (fo=1, routed)           0.000     2.858    computer/cpu1/PC[15]_i_16_n_0
    SLICE_X15Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     3.070 r  computer/cpu1/PC_reg[15]_i_11/O
                         net (fo=2, routed)           0.307     3.377    computer/cpu1/PC_reg[15]_i_11_n_0
    SLICE_X13Y13         LUT2 (Prop_lut2_I0_O)        0.299     3.676 r  computer/cpu1/PC[15]_i_7/O
                         net (fo=27, routed)          1.159     4.835    computer/cpu1/PC[15]_i_7_n_0
    SLICE_X8Y9           LUT3 (Prop_lut3_I1_O)        0.124     4.959 r  computer/cpu1/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     4.959    computer/cpu1/PC[3]_i_6_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     5.211 f  computer/cpu1/PC_reg[3]_i_2/O[0]
                         net (fo=8, routed)           0.956     6.168    computer/cpu1/PC_reg[3]_i_2_n_7
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.295     6.463 r  computer/cpu1/dataOut[6]_i_1/O
                         net (fo=5, routed)           0.926     7.389    computer/io1/dataOut_reg[6]_0
    SLICE_X9Y6           FDRE                                         r  computer/io1/dataOut_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    Y9                                                0.000    20.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 f  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.926 f  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         2.043    18.969    computer/cpu1/vga_clk
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.100    19.069 f  computer/cpu1/kbReadPointer[2]_i_5/O
                         net (fo=2, routed)           0.473    19.542    computer/cpu1/kbReadPointer[2]_i_5_n_0
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.121    19.663 f  computer/cpu1/kbReadPointer[2]_i_2/O
                         net (fo=11, routed)          0.980    20.644    computer/io1/n_rd0
    SLICE_X9Y6           FDRE                                         r  computer/io1/dataOut_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.462    21.106    
                         clock uncertainty           -0.088    21.018    
    SLICE_X9Y6           FDRE (Setup_fdre_C_R)       -0.241    20.777    computer/io1/dataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         20.777    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                 13.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 computer/cpu1/DL_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/cpu1/PC_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.859%)  route 0.135ns (42.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.698    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         0.593    -0.586    computer/cpu1/vga_clk
    SLICE_X9Y8           FDCE                                         r  computer/cpu1/DL_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  computer/cpu1/DL_reg[2]/Q
                         net (fo=3, routed)           0.135    -0.309    computer/cpu1/DL_reg_n_0_[2]
    SLICE_X9Y10          LUT6 (Prop_lut6_I1_O)        0.045    -0.264 r  computer/cpu1/PC[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    computer/cpu1/PC[2]_i_1_n_0
    SLICE_X9Y10          FDCE                                         r  computer/cpu1/PC_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.926    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         0.861    -0.824    computer/cpu1/vga_clk
    SLICE_X9Y10          FDCE                                         r  computer/cpu1/PC_reg[2]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X9Y10          FDCE (Hold_fdce_C_D)         0.091    -0.480    computer/cpu1/PC_reg[2]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 computer/cpu1/P_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/cpu1/P_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.698    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         0.593    -0.586    computer/cpu1/vga_clk
    SLICE_X12Y7          FDRE                                         r  computer/cpu1/P_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  computer/cpu1/P_reg[1]/Q
                         net (fo=4, routed)           0.175    -0.246    computer/cpu1/alu/P_reg[1]_1
    SLICE_X12Y7          LUT6 (Prop_lut6_I5_O)        0.045    -0.201 r  computer/cpu1/alu/P[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    computer/cpu1/alu_n_11
    SLICE_X12Y7          FDRE                                         r  computer/cpu1/P_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.926    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         0.862    -0.823    computer/cpu1/vga_clk
    SLICE_X12Y7          FDRE                                         r  computer/cpu1/P_reg[1]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X12Y7          FDRE (Hold_fdre_C_D)         0.120    -0.466    computer/cpu1/P_reg[1]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 computer/cpu1/P_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/cpu1/P_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.698    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         0.593    -0.586    computer/cpu1/vga_clk
    SLICE_X12Y8          FDRE                                         r  computer/cpu1/P_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  computer/cpu1/P_reg[3]/Q
                         net (fo=20, routed)          0.175    -0.246    computer/cpu1/alu/P_reg[3]_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I5_O)        0.045    -0.201 r  computer/cpu1/alu/P[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    computer/cpu1/alu_n_8
    SLICE_X12Y8          FDRE                                         r  computer/cpu1/P_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.926    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         0.862    -0.823    computer/cpu1/vga_clk
    SLICE_X12Y8          FDRE                                         r  computer/cpu1/P_reg[3]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X12Y8          FDRE (Hold_fdre_C_D)         0.120    -0.466    computer/cpu1/P_reg[3]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 computer/io1/controlReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/io1/controlReg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.090ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.698    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         0.779    -0.399    computer/cpu1/vga_clk
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  computer/cpu1/kbReadPointer[2]_i_5/O
                         net (fo=2, routed)           0.191    -0.163    computer/cpu1/kbReadPointer[2]_i_5_n_0
    SLICE_X5Y15          LUT2 (Prop_lut2_I1_O)        0.045    -0.118 r  computer/cpu1/controlReg[7]_i_2/O
                         net (fo=12, routed)          0.148     0.030    computer/io1/n_wr0
    SLICE_X6Y15          FDRE                                         r  computer/io1/controlReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     0.194 r  computer/io1/controlReg_reg[5]/Q
                         net (fo=2, routed)           0.175     0.369    computer/cpu1/controlReg[0]
    SLICE_X6Y15          LUT3 (Prop_lut3_I2_O)        0.045     0.414 r  computer/cpu1/controlReg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.414    computer/io1/controlReg_reg[5]_0
    SLICE_X6Y15          FDRE                                         r  computer/io1/controlReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.926    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         1.083    -0.602    computer/cpu1/vga_clk
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.056    -0.546 r  computer/cpu1/kbReadPointer[2]_i_5/O
                         net (fo=2, routed)           0.231    -0.315    computer/cpu1/kbReadPointer[2]_i_5_n_0
    SLICE_X5Y15          LUT2 (Prop_lut2_I1_O)        0.056    -0.259 r  computer/cpu1/controlReg[7]_i_2/O
                         net (fo=12, routed)          0.169    -0.090    computer/io1/n_wr0
    SLICE_X6Y15          FDRE                                         r  computer/io1/controlReg_reg[5]/C
                         clock pessimism              0.120     0.030    
    SLICE_X6Y15          FDRE (Hold_fdre_C_D)         0.120     0.150    computer/io1/controlReg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 computer/cpu1/S_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/cpu1/BusA_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.187ns (45.030%)  route 0.228ns (54.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.698    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         0.593    -0.586    computer/cpu1/vga_clk
    SLICE_X11Y8          FDCE                                         r  computer/cpu1/S_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  computer/cpu1/S_reg[0]/Q
                         net (fo=12, routed)          0.228    -0.216    computer/cpu1/S_reg_n_0_[0]
    SLICE_X10Y7          LUT5 (Prop_lut5_I3_O)        0.046    -0.170 r  computer/cpu1/BusA_r[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    computer/cpu1/BusA[0]
    SLICE_X10Y7          FDCE                                         r  computer/cpu1/BusA_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.926    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         0.862    -0.823    computer/cpu1/vga_clk
    SLICE_X10Y7          FDCE                                         r  computer/cpu1/BusA_r_reg[0]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X10Y7          FDCE (Hold_fdce_C_D)         0.133    -0.437    computer/cpu1/BusA_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 computer/io1/kbReadPointer_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/io1/kbReadPointer_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 fall@20.000ns - vga_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.450ns  (logic 0.255ns (56.721%)  route 0.195ns (43.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.125ns = ( 20.125 - 20.000 ) 
    Source Clock Delay      (SCD):    0.220ns = ( 20.220 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    Y9                                                0.000    20.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    20.258 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440    20.698    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    18.278 f  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    18.796    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    18.822 f  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         0.779    19.601    computer/cpu1/vga_clk
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.045    19.646 f  computer/cpu1/kbReadPointer[2]_i_5/O
                         net (fo=2, routed)           0.191    19.837    computer/cpu1/kbReadPointer[2]_i_5_n_0
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.046    19.883 f  computer/cpu1/kbReadPointer[2]_i_2/O
                         net (fo=11, routed)          0.337    20.220    computer/io1/n_rd0
    SLICE_X7Y8           FDRE                                         r  computer/io1/kbReadPointer_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.210    20.430 r  computer/io1/kbReadPointer_reg[2]/Q
                         net (fo=14, routed)          0.195    20.625    computer/io1/kbReadPointer[2]
    SLICE_X7Y8           LUT5 (Prop_lut5_I2_O)        0.045    20.670 r  computer/io1/kbReadPointer[2]_i_1/O
                         net (fo=1, routed)           0.000    20.670    computer/io1/kbReadPointer[2]_i_1_n_0
    SLICE_X7Y8           FDRE                                         r  computer/io1/kbReadPointer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    Y9                                                0.000    20.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    20.446 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480    20.926    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    17.722 f  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    18.286    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    18.315 f  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         1.083    19.398    computer/cpu1/vga_clk
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.056    19.454 f  computer/cpu1/kbReadPointer[2]_i_5/O
                         net (fo=2, routed)           0.231    19.685    computer/cpu1/kbReadPointer[2]_i_5_n_0
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.057    19.742 f  computer/cpu1/kbReadPointer[2]_i_2/O
                         net (fo=11, routed)          0.383    20.125    computer/io1/n_rd0
    SLICE_X7Y8           FDRE                                         r  computer/io1/kbReadPointer_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.095    20.220    
    SLICE_X7Y8           FDRE (Hold_fdre_C_D)         0.179    20.399    computer/io1/kbReadPointer_reg[2]
  -------------------------------------------------------------------
                         required time                        -20.399    
                         arrival time                          20.670    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 computer/cpu1/S_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/cpu1/S_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.698    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         0.593    -0.586    computer/cpu1/vga_clk
    SLICE_X11Y8          FDCE                                         r  computer/cpu1/S_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.445 f  computer/cpu1/S_reg[0]/Q
                         net (fo=12, routed)          0.180    -0.264    computer/cpu1/S_reg_n_0_[0]
    SLICE_X11Y8          LUT3 (Prop_lut3_I2_O)        0.045    -0.219 r  computer/cpu1/S[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    computer/cpu1/S[0]
    SLICE_X11Y8          FDCE                                         r  computer/cpu1/S_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.926    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         0.862    -0.823    computer/cpu1/vga_clk
    SLICE_X11Y8          FDCE                                         r  computer/cpu1/S_reg[0]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X11Y8          FDCE (Hold_fdce_C_D)         0.091    -0.495    computer/cpu1/S_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 computer/io1/controlReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/io1/controlReg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.249ns (59.992%)  route 0.166ns (40.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.090ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.698    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         0.779    -0.399    computer/cpu1/vga_clk
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.045    -0.354 r  computer/cpu1/kbReadPointer[2]_i_5/O
                         net (fo=2, routed)           0.191    -0.163    computer/cpu1/kbReadPointer[2]_i_5_n_0
    SLICE_X5Y15          LUT2 (Prop_lut2_I1_O)        0.045    -0.118 r  computer/cpu1/controlReg[7]_i_2/O
                         net (fo=12, routed)          0.148     0.030    computer/io1/n_wr0
    SLICE_X6Y15          FDRE                                         r  computer/io1/controlReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.148     0.178 r  computer/io1/controlReg_reg[7]/Q
                         net (fo=2, routed)           0.166     0.344    computer/cpu1/controlReg[2]
    SLICE_X6Y15          LUT3 (Prop_lut3_I2_O)        0.101     0.445 r  computer/cpu1/controlReg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.445    computer/io1/controlReg_reg[7]_0
    SLICE_X6Y15          FDRE                                         r  computer/io1/controlReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.926    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         1.083    -0.602    computer/cpu1/vga_clk
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.056    -0.546 r  computer/cpu1/kbReadPointer[2]_i_5/O
                         net (fo=2, routed)           0.231    -0.315    computer/cpu1/kbReadPointer[2]_i_5_n_0
    SLICE_X5Y15          LUT2 (Prop_lut2_I1_O)        0.056    -0.259 r  computer/cpu1/controlReg[7]_i_2/O
                         net (fo=12, routed)          0.169    -0.090    computer/io1/n_wr0
    SLICE_X6Y15          FDRE                                         r  computer/io1/controlReg_reg[7]/C
                         clock pessimism              0.120     0.030    
    SLICE_X6Y15          FDRE (Hold_fdre_C_D)         0.131     0.161    computer/io1/controlReg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.161    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 computer/cpu1/BAH_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/cpu1/BAH_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.473%)  route 0.197ns (48.527%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.698    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         0.588    -0.591    computer/cpu1/vga_clk
    SLICE_X8Y17          FDCE                                         r  computer/cpu1/BAH_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  computer/cpu1/BAH_reg[3]/Q
                         net (fo=11, routed)          0.197    -0.230    computer/cpu1/BAH_reg_n_0_[3]
    SLICE_X8Y17          LUT5 (Prop_lut5_I4_O)        0.045    -0.185 r  computer/cpu1/BAH[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    computer/cpu1/BAH[3]_i_1_n_0
    SLICE_X8Y17          FDCE                                         r  computer/cpu1/BAH_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.926    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         0.855    -0.830    computer/cpu1/vga_clk
    SLICE_X8Y17          FDCE                                         r  computer/cpu1/BAH_reg[3]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X8Y17          FDCE (Hold_fdce_C_D)         0.120    -0.471    computer/cpu1/BAH_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 computer/cpu1/BAH_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/cpu1/BAH_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.698    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         0.588    -0.591    computer/cpu1/vga_clk
    SLICE_X9Y17          FDCE                                         r  computer/cpu1/BAH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  computer/cpu1/BAH_reg[4]/Q
                         net (fo=9, routed)           0.192    -0.258    computer/cpu1/BAH_reg_n_0_[4]
    SLICE_X9Y17          LUT5 (Prop_lut5_I4_O)        0.045    -0.213 r  computer/cpu1/BAH[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    computer/cpu1/BAH[4]_i_1_n_0
    SLICE_X9Y17          FDCE                                         r  computer/cpu1/BAH_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.926    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         0.855    -0.830    computer/cpu1/vga_clk
    SLICE_X9Y17          FDCE                                         r  computer/cpu1/BAH_reg[4]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X9Y17          FDCE (Hold_fdce_C_D)         0.091    -0.500    computer/cpu1/BAH_reg[4]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y35      computer/io1/dispByteLatch_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y36      computer/io1/dispByteLatch_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y28      computer/io1/dispByteLatch_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y36      computer/io1/dispByteLatch_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y36      computer/io1/dispByteLatch_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y36      computer/io1/dispByteLatch_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y27      computer/io1/dispByteLatch_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y36      computer/io1/dispByteLatch_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y15      computer/io1/controlReg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y15      computer/io1/controlReg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y35      computer/io1/dispByteLatch_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y35      computer/io1/dispByteLatch_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y36      computer/io1/dispByteLatch_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y36      computer/io1/dispByteLatch_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y36      computer/io1/dispByteLatch_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y36      computer/io1/dispByteLatch_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y36      computer/io1/dispByteLatch_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y36      computer/io1/dispByteLatch_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y6       computer/io1/dataOut_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y6       computer/io1/dataOut_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y6       computer/io1/dataOut_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y35      computer/io1/dispByteLatch_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y36      computer/io1/dispByteLatch_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y28      computer/io1/dispByteLatch_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y36      computer/io1/dispByteLatch_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y36      computer/io1/dispByteLatch_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y36      computer/io1/dispByteLatch_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y36      computer/io1/dispByteLatch_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_wiz_0
  To Clock:  eth_clk_wiz_0

Setup :          151  Failing Endpoints,  Worst Slack       -2.131ns,  Total Violation      -90.995ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.131ns  (required time - arrival time)
  Source:                 computer/cpu1/IR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_1_5/ADDRBWRADDR[2]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.952ns  (logic 2.466ns (22.516%)  route 8.486ns (77.484%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         1.750    -0.862    computer/cpu1/vga_clk
    SLICE_X13Y12         FDCE                                         r  computer/cpu1/IR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.406 r  computer/cpu1/IR_reg[0]/Q
                         net (fo=60, routed)          1.053     0.648    computer/cpu1/IR[0]
    SLICE_X18Y13         LUT6 (Prop_lut6_I5_O)        0.124     0.772 f  computer/cpu1/MCycle[0]_i_8/O
                         net (fo=6, routed)           0.694     1.466    computer/cpu1/MCycle[0]_i_8_n_0
    SLICE_X18Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.590 f  computer/cpu1/PC[15]_i_20/O
                         net (fo=1, routed)           0.717     2.307    computer/cpu1/PC[15]_i_20_n_0
    SLICE_X19Y13         LUT5 (Prop_lut5_I1_O)        0.124     2.431 r  computer/cpu1/PC[15]_i_18/O
                         net (fo=1, routed)           0.304     2.734    computer/cpu1/PC[15]_i_18_n_0
    SLICE_X15Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.858 r  computer/cpu1/PC[15]_i_16/O
                         net (fo=1, routed)           0.000     2.858    computer/cpu1/PC[15]_i_16_n_0
    SLICE_X15Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     3.070 r  computer/cpu1/PC_reg[15]_i_11/O
                         net (fo=2, routed)           0.307     3.377    computer/cpu1/PC_reg[15]_i_11_n_0
    SLICE_X13Y13         LUT2 (Prop_lut2_I0_O)        0.299     3.676 r  computer/cpu1/PC[15]_i_7/O
                         net (fo=27, routed)          1.156     4.832    computer/cpu1/PC[15]_i_7_n_0
    SLICE_X8Y9           LUT3 (Prop_lut3_I1_O)        0.124     4.956 r  computer/cpu1/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     4.956    computer/cpu1/PC[3]_i_5_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.534 r  computer/cpu1/PC_reg[3]_i_2/O[2]
                         net (fo=7, routed)           0.782     6.316    computer/cpu1/PC_reg[3]_i_2_n_5
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.301     6.617 r  computer/cpu1/mem_reg_0_5_i_14/O
                         net (fo=10, routed)          3.474    10.091    computer/ram1/ADDRARDADDR[2]
    RAMB36_X2Y5          RAMB36E1                                     r  computer/ram1/mem_reg_1_5/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.520     8.446    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y5          RAMB36E1                                     r  computer/ram1/mem_reg_1_5/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.288     8.734    
                         clock uncertainty           -0.208     8.526    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566     7.960    computer/ram1/mem_reg_1_5
  -------------------------------------------------------------------
                         required time                          7.960    
                         arrival time                         -10.091    
  -------------------------------------------------------------------
                         slack                                 -2.131    

Slack (VIOLATED) :        -1.961ns  (required time - arrival time)
  Source:                 computer/cpu1/IR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_0_5/ADDRBWRADDR[7]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.785ns  (logic 2.742ns (25.424%)  route 8.043ns (74.576%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         1.750    -0.862    computer/cpu1/vga_clk
    SLICE_X13Y12         FDCE                                         r  computer/cpu1/IR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.406 r  computer/cpu1/IR_reg[0]/Q
                         net (fo=60, routed)          1.053     0.648    computer/cpu1/IR[0]
    SLICE_X18Y13         LUT6 (Prop_lut6_I5_O)        0.124     0.772 f  computer/cpu1/MCycle[0]_i_8/O
                         net (fo=6, routed)           0.694     1.466    computer/cpu1/MCycle[0]_i_8_n_0
    SLICE_X18Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.590 f  computer/cpu1/PC[15]_i_20/O
                         net (fo=1, routed)           0.717     2.307    computer/cpu1/PC[15]_i_20_n_0
    SLICE_X19Y13         LUT5 (Prop_lut5_I1_O)        0.124     2.431 r  computer/cpu1/PC[15]_i_18/O
                         net (fo=1, routed)           0.304     2.734    computer/cpu1/PC[15]_i_18_n_0
    SLICE_X15Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.858 r  computer/cpu1/PC[15]_i_16/O
                         net (fo=1, routed)           0.000     2.858    computer/cpu1/PC[15]_i_16_n_0
    SLICE_X15Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     3.070 r  computer/cpu1/PC_reg[15]_i_11/O
                         net (fo=2, routed)           0.307     3.377    computer/cpu1/PC_reg[15]_i_11_n_0
    SLICE_X13Y13         LUT2 (Prop_lut2_I0_O)        0.299     3.676 r  computer/cpu1/PC[15]_i_7/O
                         net (fo=27, routed)          1.156     4.832    computer/cpu1/PC[15]_i_7_n_0
    SLICE_X8Y9           LUT3 (Prop_lut3_I1_O)        0.124     4.956 r  computer/cpu1/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     4.956    computer/cpu1/PC[3]_i_5_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.489 r  computer/cpu1/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.489    computer/cpu1/PC_reg[3]_i_2_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.804 r  computer/cpu1/PC_reg[7]_i_3/O[3]
                         net (fo=7, routed)           0.345     6.150    computer/cpu1/PC_reg[7]_i_3_n_4
    SLICE_X9Y11          LUT6 (Prop_lut6_I5_O)        0.307     6.457 r  computer/cpu1/mem_reg_0_5_i_9/O
                         net (fo=10, routed)          3.467     9.924    computer/ram1/ADDRARDADDR[7]
    RAMB36_X2Y4          RAMB36E1                                     r  computer/ram1/mem_reg_0_5/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.523     8.449    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y4          RAMB36E1                                     r  computer/ram1/mem_reg_0_5/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.288     8.737    
                         clock uncertainty           -0.208     8.529    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     7.963    computer/ram1/mem_reg_0_5
  -------------------------------------------------------------------
                         required time                          7.963    
                         arrival time                          -9.924    
  -------------------------------------------------------------------
                         slack                                 -1.961    

Slack (VIOLATED) :        -1.790ns  (required time - arrival time)
  Source:                 computer/cpu1/IR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_0_5/ADDRBWRADDR[2]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.614ns  (logic 2.466ns (23.233%)  route 8.148ns (76.767%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         1.750    -0.862    computer/cpu1/vga_clk
    SLICE_X13Y12         FDCE                                         r  computer/cpu1/IR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.406 r  computer/cpu1/IR_reg[0]/Q
                         net (fo=60, routed)          1.053     0.648    computer/cpu1/IR[0]
    SLICE_X18Y13         LUT6 (Prop_lut6_I5_O)        0.124     0.772 f  computer/cpu1/MCycle[0]_i_8/O
                         net (fo=6, routed)           0.694     1.466    computer/cpu1/MCycle[0]_i_8_n_0
    SLICE_X18Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.590 f  computer/cpu1/PC[15]_i_20/O
                         net (fo=1, routed)           0.717     2.307    computer/cpu1/PC[15]_i_20_n_0
    SLICE_X19Y13         LUT5 (Prop_lut5_I1_O)        0.124     2.431 r  computer/cpu1/PC[15]_i_18/O
                         net (fo=1, routed)           0.304     2.734    computer/cpu1/PC[15]_i_18_n_0
    SLICE_X15Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.858 r  computer/cpu1/PC[15]_i_16/O
                         net (fo=1, routed)           0.000     2.858    computer/cpu1/PC[15]_i_16_n_0
    SLICE_X15Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     3.070 r  computer/cpu1/PC_reg[15]_i_11/O
                         net (fo=2, routed)           0.307     3.377    computer/cpu1/PC_reg[15]_i_11_n_0
    SLICE_X13Y13         LUT2 (Prop_lut2_I0_O)        0.299     3.676 r  computer/cpu1/PC[15]_i_7/O
                         net (fo=27, routed)          1.156     4.832    computer/cpu1/PC[15]_i_7_n_0
    SLICE_X8Y9           LUT3 (Prop_lut3_I1_O)        0.124     4.956 r  computer/cpu1/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     4.956    computer/cpu1/PC[3]_i_5_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.534 r  computer/cpu1/PC_reg[3]_i_2/O[2]
                         net (fo=7, routed)           0.782     6.316    computer/cpu1/PC_reg[3]_i_2_n_5
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.301     6.617 r  computer/cpu1/mem_reg_0_5_i_14/O
                         net (fo=10, routed)          3.136     9.753    computer/ram1/ADDRARDADDR[2]
    RAMB36_X2Y4          RAMB36E1                                     r  computer/ram1/mem_reg_0_5/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.523     8.449    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y4          RAMB36E1                                     r  computer/ram1/mem_reg_0_5/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.288     8.737    
                         clock uncertainty           -0.208     8.529    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566     7.963    computer/ram1/mem_reg_0_5
  -------------------------------------------------------------------
                         required time                          7.963    
                         arrival time                          -9.753    
  -------------------------------------------------------------------
                         slack                                 -1.790    

Slack (VIOLATED) :        -1.626ns  (required time - arrival time)
  Source:                 computer/cpu1/IR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_1_5/ADDRBWRADDR[7]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.447ns  (logic 2.742ns (26.246%)  route 7.705ns (73.754%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         1.750    -0.862    computer/cpu1/vga_clk
    SLICE_X13Y12         FDCE                                         r  computer/cpu1/IR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.406 r  computer/cpu1/IR_reg[0]/Q
                         net (fo=60, routed)          1.053     0.648    computer/cpu1/IR[0]
    SLICE_X18Y13         LUT6 (Prop_lut6_I5_O)        0.124     0.772 f  computer/cpu1/MCycle[0]_i_8/O
                         net (fo=6, routed)           0.694     1.466    computer/cpu1/MCycle[0]_i_8_n_0
    SLICE_X18Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.590 f  computer/cpu1/PC[15]_i_20/O
                         net (fo=1, routed)           0.717     2.307    computer/cpu1/PC[15]_i_20_n_0
    SLICE_X19Y13         LUT5 (Prop_lut5_I1_O)        0.124     2.431 r  computer/cpu1/PC[15]_i_18/O
                         net (fo=1, routed)           0.304     2.734    computer/cpu1/PC[15]_i_18_n_0
    SLICE_X15Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.858 r  computer/cpu1/PC[15]_i_16/O
                         net (fo=1, routed)           0.000     2.858    computer/cpu1/PC[15]_i_16_n_0
    SLICE_X15Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     3.070 r  computer/cpu1/PC_reg[15]_i_11/O
                         net (fo=2, routed)           0.307     3.377    computer/cpu1/PC_reg[15]_i_11_n_0
    SLICE_X13Y13         LUT2 (Prop_lut2_I0_O)        0.299     3.676 r  computer/cpu1/PC[15]_i_7/O
                         net (fo=27, routed)          1.156     4.832    computer/cpu1/PC[15]_i_7_n_0
    SLICE_X8Y9           LUT3 (Prop_lut3_I1_O)        0.124     4.956 r  computer/cpu1/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     4.956    computer/cpu1/PC[3]_i_5_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.489 r  computer/cpu1/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.489    computer/cpu1/PC_reg[3]_i_2_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.804 r  computer/cpu1/PC_reg[7]_i_3/O[3]
                         net (fo=7, routed)           0.345     6.150    computer/cpu1/PC_reg[7]_i_3_n_4
    SLICE_X9Y11          LUT6 (Prop_lut6_I5_O)        0.307     6.457 r  computer/cpu1/mem_reg_0_5_i_9/O
                         net (fo=10, routed)          3.129     9.586    computer/ram1/ADDRARDADDR[7]
    RAMB36_X2Y5          RAMB36E1                                     r  computer/ram1/mem_reg_1_5/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.520     8.446    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y5          RAMB36E1                                     r  computer/ram1/mem_reg_1_5/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.288     8.734    
                         clock uncertainty           -0.208     8.526    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     7.960    computer/ram1/mem_reg_1_5
  -------------------------------------------------------------------
                         required time                          7.960    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                 -1.626    

Slack (VIOLATED) :        -1.607ns  (required time - arrival time)
  Source:                 computer/cpu1/IR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_1_2/ADDRBWRADDR[1]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.515ns  (logic 2.320ns (22.064%)  route 8.195ns (77.936%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         1.750    -0.862    computer/cpu1/vga_clk
    SLICE_X13Y12         FDCE                                         r  computer/cpu1/IR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.406 r  computer/cpu1/IR_reg[0]/Q
                         net (fo=60, routed)          1.053     0.648    computer/cpu1/IR[0]
    SLICE_X18Y13         LUT6 (Prop_lut6_I5_O)        0.124     0.772 f  computer/cpu1/MCycle[0]_i_8/O
                         net (fo=6, routed)           0.694     1.466    computer/cpu1/MCycle[0]_i_8_n_0
    SLICE_X18Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.590 f  computer/cpu1/PC[15]_i_20/O
                         net (fo=1, routed)           0.717     2.307    computer/cpu1/PC[15]_i_20_n_0
    SLICE_X19Y13         LUT5 (Prop_lut5_I1_O)        0.124     2.431 r  computer/cpu1/PC[15]_i_18/O
                         net (fo=1, routed)           0.304     2.734    computer/cpu1/PC[15]_i_18_n_0
    SLICE_X15Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.858 r  computer/cpu1/PC[15]_i_16/O
                         net (fo=1, routed)           0.000     2.858    computer/cpu1/PC[15]_i_16_n_0
    SLICE_X15Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     3.070 r  computer/cpu1/PC_reg[15]_i_11/O
                         net (fo=2, routed)           0.307     3.377    computer/cpu1/PC_reg[15]_i_11_n_0
    SLICE_X13Y13         LUT2 (Prop_lut2_I0_O)        0.299     3.676 r  computer/cpu1/PC[15]_i_7/O
                         net (fo=27, routed)          1.159     4.835    computer/cpu1/PC[15]_i_7_n_0
    SLICE_X8Y9           LUT3 (Prop_lut3_I1_O)        0.124     4.959 r  computer/cpu1/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     4.959    computer/cpu1/PC[3]_i_6_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.386 r  computer/cpu1/PC_reg[3]_i_2/O[1]
                         net (fo=7, routed)           1.055     6.441    computer/cpu1/PC_reg[3]_i_2_n_6
    SLICE_X6Y14          LUT6 (Prop_lut6_I5_O)        0.306     6.747 r  computer/cpu1/mem_reg_1_2_i_15/O
                         net (fo=10, routed)          2.907     9.653    computer/ram1/mem_reg_1_2_0[1]
    RAMB36_X1Y4          RAMB36E1                                     r  computer/ram1/mem_reg_1_2/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.606     8.532    computer/ram1/mem_reg_0_0_0
    RAMB36_X1Y4          RAMB36E1                                     r  computer/ram1/mem_reg_1_2/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.288     8.820    
                         clock uncertainty           -0.208     8.612    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566     8.046    computer/ram1/mem_reg_1_2
  -------------------------------------------------------------------
                         required time                          8.046    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                 -1.607    

Slack (VIOLATED) :        -1.583ns  (required time - arrival time)
  Source:                 computer/cpu1/IR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_1_1/ADDRBWRADDR[7]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.413ns  (logic 2.742ns (26.334%)  route 7.671ns (73.666%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         1.750    -0.862    computer/cpu1/vga_clk
    SLICE_X13Y12         FDCE                                         r  computer/cpu1/IR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.406 r  computer/cpu1/IR_reg[0]/Q
                         net (fo=60, routed)          1.053     0.648    computer/cpu1/IR[0]
    SLICE_X18Y13         LUT6 (Prop_lut6_I5_O)        0.124     0.772 f  computer/cpu1/MCycle[0]_i_8/O
                         net (fo=6, routed)           0.694     1.466    computer/cpu1/MCycle[0]_i_8_n_0
    SLICE_X18Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.590 f  computer/cpu1/PC[15]_i_20/O
                         net (fo=1, routed)           0.717     2.307    computer/cpu1/PC[15]_i_20_n_0
    SLICE_X19Y13         LUT5 (Prop_lut5_I1_O)        0.124     2.431 r  computer/cpu1/PC[15]_i_18/O
                         net (fo=1, routed)           0.304     2.734    computer/cpu1/PC[15]_i_18_n_0
    SLICE_X15Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.858 r  computer/cpu1/PC[15]_i_16/O
                         net (fo=1, routed)           0.000     2.858    computer/cpu1/PC[15]_i_16_n_0
    SLICE_X15Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     3.070 r  computer/cpu1/PC_reg[15]_i_11/O
                         net (fo=2, routed)           0.307     3.377    computer/cpu1/PC_reg[15]_i_11_n_0
    SLICE_X13Y13         LUT2 (Prop_lut2_I0_O)        0.299     3.676 r  computer/cpu1/PC[15]_i_7/O
                         net (fo=27, routed)          1.156     4.832    computer/cpu1/PC[15]_i_7_n_0
    SLICE_X8Y9           LUT3 (Prop_lut3_I1_O)        0.124     4.956 r  computer/cpu1/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     4.956    computer/cpu1/PC[3]_i_5_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.489 r  computer/cpu1/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.489    computer/cpu1/PC_reg[3]_i_2_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.804 r  computer/cpu1/PC_reg[7]_i_3/O[3]
                         net (fo=7, routed)           1.269     7.073    computer/cpu1/PC_reg[7]_i_3_n_4
    SLICE_X20Y15         LUT6 (Prop_lut6_I5_O)        0.307     7.380 r  computer/cpu1/mem_reg_0_0_i_10/O
                         net (fo=10, routed)          2.171     9.551    computer/ram1/mem_reg_0_0_1[7]
    RAMB36_X2Y3          RAMB36E1                                     r  computer/ram1/mem_reg_1_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.528     8.454    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y3          RAMB36E1                                     r  computer/ram1/mem_reg_1_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.288     8.742    
                         clock uncertainty           -0.208     8.534    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     7.968    computer/ram1/mem_reg_1_1
  -------------------------------------------------------------------
                         required time                          7.968    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                 -1.583    

Slack (VIOLATED) :        -1.570ns  (required time - arrival time)
  Source:                 computer/cpu1/IR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_0_5/ADDRBWRADDR[5]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.395ns  (logic 2.749ns (26.447%)  route 7.646ns (73.553%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         1.750    -0.862    computer/cpu1/vga_clk
    SLICE_X13Y12         FDCE                                         r  computer/cpu1/IR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.406 r  computer/cpu1/IR_reg[0]/Q
                         net (fo=60, routed)          1.053     0.648    computer/cpu1/IR[0]
    SLICE_X18Y13         LUT6 (Prop_lut6_I5_O)        0.124     0.772 f  computer/cpu1/MCycle[0]_i_8/O
                         net (fo=6, routed)           0.694     1.466    computer/cpu1/MCycle[0]_i_8_n_0
    SLICE_X18Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.590 f  computer/cpu1/PC[15]_i_20/O
                         net (fo=1, routed)           0.717     2.307    computer/cpu1/PC[15]_i_20_n_0
    SLICE_X19Y13         LUT5 (Prop_lut5_I1_O)        0.124     2.431 r  computer/cpu1/PC[15]_i_18/O
                         net (fo=1, routed)           0.304     2.734    computer/cpu1/PC[15]_i_18_n_0
    SLICE_X15Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.858 r  computer/cpu1/PC[15]_i_16/O
                         net (fo=1, routed)           0.000     2.858    computer/cpu1/PC[15]_i_16_n_0
    SLICE_X15Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     3.070 r  computer/cpu1/PC_reg[15]_i_11/O
                         net (fo=2, routed)           0.307     3.377    computer/cpu1/PC_reg[15]_i_11_n_0
    SLICE_X13Y13         LUT2 (Prop_lut2_I0_O)        0.299     3.676 r  computer/cpu1/PC[15]_i_7/O
                         net (fo=27, routed)          1.156     4.832    computer/cpu1/PC[15]_i_7_n_0
    SLICE_X8Y9           LUT3 (Prop_lut3_I1_O)        0.124     4.956 r  computer/cpu1/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     4.956    computer/cpu1/PC[3]_i_5_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.489 r  computer/cpu1/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.489    computer/cpu1/PC_reg[3]_i_2_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.812 r  computer/cpu1/PC_reg[7]_i_3/O[1]
                         net (fo=7, routed)           0.821     6.633    computer/cpu1/PC_reg[7]_i_3_n_6
    SLICE_X9Y19          LUT6 (Prop_lut6_I5_O)        0.306     6.939 r  computer/cpu1/mem_reg_0_5_i_11/O
                         net (fo=10, routed)          2.593     9.533    computer/ram1/ADDRARDADDR[5]
    RAMB36_X2Y4          RAMB36E1                                     r  computer/ram1/mem_reg_0_5/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.523     8.449    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y4          RAMB36E1                                     r  computer/ram1/mem_reg_0_5/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.288     8.737    
                         clock uncertainty           -0.208     8.529    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     7.963    computer/ram1/mem_reg_0_5
  -------------------------------------------------------------------
                         required time                          7.963    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                 -1.570    

Slack (VIOLATED) :        -1.365ns  (required time - arrival time)
  Source:                 computer/io1/dispByteLatch_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/io1/cursorHoriz_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.183ns  (logic 1.448ns (17.696%)  route 6.735ns (82.304%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -3.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         2.319    -0.293    computer/cpu1/vga_clk
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124    -0.169 r  computer/cpu1/kbReadPointer[2]_i_5/O
                         net (fo=2, routed)           0.575     0.406    computer/cpu1/kbReadPointer[2]_i_5_n_0
    SLICE_X5Y15          LUT2 (Prop_lut2_I1_O)        0.124     0.530 r  computer/cpu1/controlReg[7]_i_2/O
                         net (fo=12, routed)          1.263     1.793    computer/io1/n_wr0
    SLICE_X5Y36          FDRE                                         r  computer/io1/dispByteLatch_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456     2.249 f  computer/io1/dispByteLatch_reg[5]/Q
                         net (fo=24, routed)          1.300     3.550    computer/io1/dispByteLatch_reg_n_0_[5]
    SLICE_X3Y36          LUT4 (Prop_lut4_I2_O)        0.124     3.674 f  computer/io1/dispState[2]_i_11/O
                         net (fo=5, routed)           0.780     4.454    computer/io1/dispState[2]_i_11_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I0_O)        0.124     4.578 r  computer/io1/dispState[3]_i_12/O
                         net (fo=8, routed)           0.318     4.897    computer/io1/dispState[3]_i_12_n_0
    SLICE_X5Y35          LUT2 (Prop_lut2_I0_O)        0.124     5.021 f  computer/io1/dispState[3]_i_4/O
                         net (fo=7, routed)           0.883     5.903    computer/io1/dispState[3]_i_4_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I4_O)        0.124     6.027 r  computer/io1/cursorHoriz[3]_i_10/O
                         net (fo=4, routed)           0.606     6.633    computer/io1/cursorHoriz[3]_i_10_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I0_O)        0.124     6.757 f  computer/io1/cursorHoriz[2]_i_5/O
                         net (fo=1, routed)           0.797     7.555    computer/io1/cursorHoriz[2]_i_5_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I0_O)        0.124     7.679 f  computer/io1/cursorHoriz[2]_i_3/O
                         net (fo=1, routed)           0.552     8.231    computer/io1/cursorHoriz[2]_i_3_n_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I0_O)        0.124     8.355 r  computer/io1/cursorHoriz[2]_i_2/O
                         net (fo=1, routed)           1.497     9.852    computer/io1/cursorHoriz[2]_i_2_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.976 r  computer/io1/cursorHoriz[2]_i_1/O
                         net (fo=1, routed)           0.000     9.976    computer/io1/cursorHoriz[2]
    SLICE_X13Y16         FDRE                                         r  computer/io1/cursorHoriz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.570     8.497    computer/io1/eth_clk
    SLICE_X13Y16         FDRE                                         r  computer/io1/cursorHoriz_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.288     8.785    
                         clock uncertainty           -0.208     8.577    
    SLICE_X13Y16         FDRE (Setup_fdre_C_D)        0.034     8.611    computer/io1/cursorHoriz_reg[2]
  -------------------------------------------------------------------
                         required time                          8.611    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                 -1.365    

Slack (VIOLATED) :        -1.272ns  (required time - arrival time)
  Source:                 computer/cpu1/IR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_0_3/ADDRBWRADDR[1]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.177ns  (logic 2.320ns (22.796%)  route 7.857ns (77.204%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         1.750    -0.862    computer/cpu1/vga_clk
    SLICE_X13Y12         FDCE                                         r  computer/cpu1/IR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.406 r  computer/cpu1/IR_reg[0]/Q
                         net (fo=60, routed)          1.053     0.648    computer/cpu1/IR[0]
    SLICE_X18Y13         LUT6 (Prop_lut6_I5_O)        0.124     0.772 f  computer/cpu1/MCycle[0]_i_8/O
                         net (fo=6, routed)           0.694     1.466    computer/cpu1/MCycle[0]_i_8_n_0
    SLICE_X18Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.590 f  computer/cpu1/PC[15]_i_20/O
                         net (fo=1, routed)           0.717     2.307    computer/cpu1/PC[15]_i_20_n_0
    SLICE_X19Y13         LUT5 (Prop_lut5_I1_O)        0.124     2.431 r  computer/cpu1/PC[15]_i_18/O
                         net (fo=1, routed)           0.304     2.734    computer/cpu1/PC[15]_i_18_n_0
    SLICE_X15Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.858 r  computer/cpu1/PC[15]_i_16/O
                         net (fo=1, routed)           0.000     2.858    computer/cpu1/PC[15]_i_16_n_0
    SLICE_X15Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     3.070 r  computer/cpu1/PC_reg[15]_i_11/O
                         net (fo=2, routed)           0.307     3.377    computer/cpu1/PC_reg[15]_i_11_n_0
    SLICE_X13Y13         LUT2 (Prop_lut2_I0_O)        0.299     3.676 r  computer/cpu1/PC[15]_i_7/O
                         net (fo=27, routed)          1.159     4.835    computer/cpu1/PC[15]_i_7_n_0
    SLICE_X8Y9           LUT3 (Prop_lut3_I1_O)        0.124     4.959 r  computer/cpu1/PC[3]_i_6/O
                         net (fo=1, routed)           0.000     4.959    computer/cpu1/PC[3]_i_6_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.386 r  computer/cpu1/PC_reg[3]_i_2/O[1]
                         net (fo=7, routed)           1.055     6.441    computer/cpu1/PC_reg[3]_i_2_n_6
    SLICE_X6Y14          LUT6 (Prop_lut6_I5_O)        0.306     6.747 r  computer/cpu1/mem_reg_1_2_i_15/O
                         net (fo=10, routed)          2.569     9.315    computer/ram1/mem_reg_1_2_0[1]
    RAMB36_X1Y5          RAMB36E1                                     r  computer/ram1/mem_reg_0_3/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.603     8.529    computer/ram1/mem_reg_0_0_0
    RAMB36_X1Y5          RAMB36E1                                     r  computer/ram1/mem_reg_0_3/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.288     8.817    
                         clock uncertainty           -0.208     8.609    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566     8.043    computer/ram1/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                          8.043    
                         arrival time                          -9.315    
  -------------------------------------------------------------------
                         slack                                 -1.272    

Slack (VIOLATED) :        -1.241ns  (required time - arrival time)
  Source:                 computer/cpu1/IR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_0_1/ADDRBWRADDR[7]
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_clk_wiz_0 fall@10.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 2.742ns (27.217%)  route 7.333ns (72.783%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 8.458 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         1.750    -0.862    computer/cpu1/vga_clk
    SLICE_X13Y12         FDCE                                         r  computer/cpu1/IR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.406 r  computer/cpu1/IR_reg[0]/Q
                         net (fo=60, routed)          1.053     0.648    computer/cpu1/IR[0]
    SLICE_X18Y13         LUT6 (Prop_lut6_I5_O)        0.124     0.772 f  computer/cpu1/MCycle[0]_i_8/O
                         net (fo=6, routed)           0.694     1.466    computer/cpu1/MCycle[0]_i_8_n_0
    SLICE_X18Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.590 f  computer/cpu1/PC[15]_i_20/O
                         net (fo=1, routed)           0.717     2.307    computer/cpu1/PC[15]_i_20_n_0
    SLICE_X19Y13         LUT5 (Prop_lut5_I1_O)        0.124     2.431 r  computer/cpu1/PC[15]_i_18/O
                         net (fo=1, routed)           0.304     2.734    computer/cpu1/PC[15]_i_18_n_0
    SLICE_X15Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.858 r  computer/cpu1/PC[15]_i_16/O
                         net (fo=1, routed)           0.000     2.858    computer/cpu1/PC[15]_i_16_n_0
    SLICE_X15Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     3.070 r  computer/cpu1/PC_reg[15]_i_11/O
                         net (fo=2, routed)           0.307     3.377    computer/cpu1/PC_reg[15]_i_11_n_0
    SLICE_X13Y13         LUT2 (Prop_lut2_I0_O)        0.299     3.676 r  computer/cpu1/PC[15]_i_7/O
                         net (fo=27, routed)          1.156     4.832    computer/cpu1/PC[15]_i_7_n_0
    SLICE_X8Y9           LUT3 (Prop_lut3_I1_O)        0.124     4.956 r  computer/cpu1/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     4.956    computer/cpu1/PC[3]_i_5_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.489 r  computer/cpu1/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.489    computer/cpu1/PC_reg[3]_i_2_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.804 r  computer/cpu1/PC_reg[7]_i_3/O[3]
                         net (fo=7, routed)           1.269     7.073    computer/cpu1/PC_reg[7]_i_3_n_4
    SLICE_X20Y15         LUT6 (Prop_lut6_I5_O)        0.307     7.380 r  computer/cpu1/mem_reg_0_0_i_10/O
                         net (fo=10, routed)          1.833     9.213    computer/ram1/mem_reg_0_0_1[7]
    RAMB36_X2Y2          RAMB36E1                                     r  computer/ram1/mem_reg_0_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    Y9                                                0.000    10.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.532     8.458    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y2          RAMB36E1                                     r  computer/ram1/mem_reg_0_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.288     8.746    
                         clock uncertainty           -0.208     8.538    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566     7.972    computer/ram1/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                          7.972    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                 -1.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 clk_inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'vga_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_1_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@20.000ns - vga_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.905ns  (logic 0.116ns (6.089%)  route 1.789ns (93.911%))
  Logic Levels:           3  (BUFG=1 LUT2=1 LUT5=1)
  Clock Path Skew:        1.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 19.212 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.722ns = ( 18.278 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    Y9                                                0.000    20.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    20.258 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440    20.698    clk_inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    18.278 f  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    18.796    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    18.822 f  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         0.816    19.637    computer/cpu1/vga_clk
    SLICE_X7Y17          LUT5 (Prop_lut5_I4_O)        0.045    19.682 r  computer/cpu1/mem_reg_1_4_i_1/O
                         net (fo=4, routed)           0.248    19.931    computer/ram1/mem_reg_1_4_0
    SLICE_X8Y18          LUT2 (Prop_lut2_I0_O)        0.045    19.976 r  computer/ram1/mem_reg_1_7_ENARDEN_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.207    20.183    computer/ram1/mem_reg_1_7_ENARDEN_cooolgate_en_sig_16
    RAMB36_X0Y3          RAMB36E1                                     r  computer/ram1/mem_reg_1_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    20.446 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480    20.926    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    17.722 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    18.286    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.315 r  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         0.896    19.212    computer/ram1/eth_clk
    RAMB36_X0Y3          RAMB36E1                                     r  computer/ram1/mem_reg_1_7/CLKARDCLK
                         clock pessimism              0.556    19.767    
                         clock uncertainty            0.208    19.976    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096    20.072    computer/ram1/mem_reg_1_7
  -------------------------------------------------------------------
                         required time                        -20.072    
                         arrival time                          20.183    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 computer/cpu1/BAH_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_1_2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.187ns (19.826%)  route 0.756ns (80.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.698    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         0.588    -0.591    computer/cpu1/vga_clk
    SLICE_X9Y17          FDCE                                         r  computer/cpu1/BAH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  computer/cpu1/BAH_reg[4]/Q
                         net (fo=9, routed)           0.296    -0.154    computer/cpu1/BAH_reg_n_0_[4]
    SLICE_X9Y18          LUT4 (Prop_lut4_I0_O)        0.046    -0.108 r  computer/cpu1/mem_reg_1_2_i_4/O
                         net (fo=10, routed)          0.461     0.353    computer/ram1/mem_reg_1_2_0[12]
    RAMB36_X1Y4          RAMB36E1                                     r  computer/ram1/mem_reg_1_2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.926    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         0.888    -0.796    computer/ram1/eth_clk
    RAMB36_X1Y4          RAMB36E1                                     r  computer/ram1/mem_reg_1_2/CLKARDCLK
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.208    -0.032    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.121     0.089    computer/ram1/mem_reg_1_2
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 computer/cpu1/Set_Addr_To_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_0_7/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.186ns (18.166%)  route 0.838ns (81.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.698    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         0.590    -0.589    computer/cpu1/vga_clk
    SLICE_X15Y14         FDCE                                         r  computer/cpu1/Set_Addr_To_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  computer/cpu1/Set_Addr_To_r_reg[1]/Q
                         net (fo=106, routed)         0.469     0.022    computer/cpu1/Set_Addr_To_r[1]
    SLICE_X6Y16          LUT4 (Prop_lut4_I3_O)        0.045     0.067 r  computer/cpu1/mem_reg_0_5_i_3/O
                         net (fo=10, routed)          0.369     0.435    computer/ram1/ADDRARDADDR[13]
    RAMB36_X0Y2          RAMB36E1                                     r  computer/ram1/mem_reg_0_7/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.926    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         0.900    -0.784    computer/ram1/eth_clk
    RAMB36_X0Y2          RAMB36E1                                     r  computer/ram1/mem_reg_0_7/CLKARDCLK
                         clock pessimism              0.556    -0.229    
                         clock uncertainty            0.208    -0.020    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.163    computer/ram1/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         -0.163    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 computer/cpu1/PC_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_0_7/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.186ns (18.117%)  route 0.841ns (81.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.698    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         0.589    -0.590    computer/cpu1/vga_clk
    SLICE_X9Y16          FDCE                                         r  computer/cpu1/PC_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  computer/cpu1/PC_reg[11]/Q
                         net (fo=12, routed)          0.399    -0.050    computer/cpu1/data7[3]
    SLICE_X4Y16          LUT4 (Prop_lut4_I2_O)        0.045    -0.005 r  computer/cpu1/mem_reg_0_5_i_5/O
                         net (fo=10, routed)          0.442     0.437    computer/ram1/ADDRARDADDR[11]
    RAMB36_X0Y2          RAMB36E1                                     r  computer/ram1/mem_reg_0_7/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.926    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         0.900    -0.784    computer/ram1/eth_clk
    RAMB36_X0Y2          RAMB36E1                                     r  computer/ram1/mem_reg_0_7/CLKARDCLK
                         clock pessimism              0.556    -0.229    
                         clock uncertainty            0.208    -0.020    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.163    computer/ram1/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         -0.163    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 computer/cpu1/PC_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_0_6/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.186ns (18.135%)  route 0.840ns (81.865%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.698    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         0.589    -0.590    computer/cpu1/vga_clk
    SLICE_X9Y16          FDCE                                         r  computer/cpu1/PC_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  computer/cpu1/PC_reg[11]/Q
                         net (fo=12, routed)          0.399    -0.050    computer/cpu1/data7[3]
    SLICE_X4Y16          LUT4 (Prop_lut4_I2_O)        0.045    -0.005 r  computer/cpu1/mem_reg_0_5_i_5/O
                         net (fo=10, routed)          0.441     0.436    computer/ram1/ADDRARDADDR[11]
    RAMB36_X0Y4          RAMB36E1                                     r  computer/ram1/mem_reg_0_6/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.926    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         0.890    -0.794    computer/ram1/eth_clk
    RAMB36_X0Y4          RAMB36E1                                     r  computer/ram1/mem_reg_0_6/CLKARDCLK
                         clock pessimism              0.556    -0.239    
                         clock uncertainty            0.208    -0.030    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.153    computer/ram1/mem_reg_0_6
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clk_inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'vga_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_0_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.071ns (3.414%)  route 2.009ns (96.586%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        1.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -1.722ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.698    clk_inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         0.844    -0.334    computer/cpu1/vga_clk
    SLICE_X7Y15          LUT5 (Prop_lut5_I4_O)        0.045    -0.289 f  computer/cpu1/mem_reg_0_0_i_19/O
                         net (fo=2, routed)           0.647     0.358    computer/ram1/WEA[0]
    RAMB36_X1Y1          RAMB36E1                                     f  computer/ram1/mem_reg_0_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.926    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         0.902    -0.782    computer/ram1/eth_clk
    RAMB36_X1Y1          RAMB36E1                                     r  computer/ram1/mem_reg_0_0/CLKARDCLK
                         clock pessimism              0.556    -0.227    
                         clock uncertainty            0.208    -0.018    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_WEA[0])
                                                      0.089     0.071    computer/ram1/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clk_inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'vga_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_0_6/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 0.071ns (3.432%)  route 1.998ns (96.568%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -1.722ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.698    clk_inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         0.908    -0.271    computer/cpu1/vga_clk
    SLICE_X6Y17          LUT5 (Prop_lut5_I4_O)        0.045    -0.226 f  computer/cpu1/mem_reg_1_5_i_2/O
                         net (fo=2, routed)           0.572     0.346    computer/ram1/mem_reg_0_7_0[0]
    RAMB36_X0Y4          RAMB36E1                                     f  computer/ram1/mem_reg_0_6/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.926    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         0.890    -0.794    computer/ram1/eth_clk
    RAMB36_X0Y4          RAMB36E1                                     r  computer/ram1/mem_reg_0_6/CLKARDCLK
                         clock pessimism              0.556    -0.239    
                         clock uncertainty            0.208    -0.030    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_WEA[0])
                                                      0.089     0.059    computer/ram1/mem_reg_0_6
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 computer/cpu1/BAH_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_0_4/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.209ns (19.926%)  route 0.840ns (80.074%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.698    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         0.588    -0.591    computer/cpu1/vga_clk
    SLICE_X8Y17          FDCE                                         r  computer/cpu1/BAH_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  computer/cpu1/BAH_reg[5]/Q
                         net (fo=8, routed)           0.223    -0.204    computer/cpu1/BAH_reg_n_0_[5]
    SLICE_X8Y18          LUT4 (Prop_lut4_I0_O)        0.045    -0.159 r  computer/cpu1/mem_reg_1_2_i_3/O
                         net (fo=10, routed)          0.617     0.458    computer/ram1/mem_reg_1_2_0[13]
    RAMB36_X0Y7          RAMB36E1                                     r  computer/ram1/mem_reg_0_4/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.926    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         0.903    -0.781    computer/ram1/eth_clk
    RAMB36_X0Y7          RAMB36E1                                     r  computer/ram1/mem_reg_0_4/CLKARDCLK
                         clock pessimism              0.556    -0.226    
                         clock uncertainty            0.208    -0.017    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.166    computer/ram1/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.458    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 computer/cpu1/Set_Addr_To_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_1_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.186ns (17.956%)  route 0.850ns (82.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.698    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         0.590    -0.589    computer/cpu1/vga_clk
    SLICE_X15Y14         FDCE                                         r  computer/cpu1/Set_Addr_To_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  computer/cpu1/Set_Addr_To_r_reg[1]/Q
                         net (fo=106, routed)         0.335    -0.113    computer/cpu1/Set_Addr_To_r[1]
    SLICE_X9Y18          LUT6 (Prop_lut6_I4_O)        0.045    -0.068 r  computer/cpu1/mem_reg_1_2_i_11/O
                         net (fo=10, routed)          0.515     0.447    computer/ram1/mem_reg_1_2_0[5]
    RAMB36_X1Y4          RAMB36E1                                     r  computer/ram1/mem_reg_1_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.926    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         0.888    -0.796    computer/ram1/eth_clk
    RAMB36_X1Y4          RAMB36E1                                     r  computer/ram1/mem_reg_1_2/CLKARDCLK
                         clock pessimism              0.556    -0.241    
                         clock uncertainty            0.208    -0.032    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.151    computer/ram1/mem_reg_1_2
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 computer/cpu1/BAL_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            computer/ram1/mem_reg_0_7/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_wiz_0 rise@0.000ns - vga_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.186ns (17.763%)  route 0.861ns (82.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.698    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         0.591    -0.588    computer/cpu1/vga_clk
    SLICE_X11Y12         FDCE                                         r  computer/cpu1/BAL_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  computer/cpu1/BAL_reg[7]/Q
                         net (fo=8, routed)           0.255    -0.192    computer/cpu1/BAL_reg_n_0_[7]
    SLICE_X9Y11          LUT6 (Prop_lut6_I0_O)        0.045    -0.147 r  computer/cpu1/mem_reg_0_5_i_9/O
                         net (fo=10, routed)          0.606     0.459    computer/ram1/ADDRARDADDR[7]
    RAMB36_X0Y2          RAMB36E1                                     r  computer/ram1/mem_reg_0_7/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.926    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         0.900    -0.784    computer/ram1/eth_clk
    RAMB36_X0Y2          RAMB36E1                                     r  computer/ram1/mem_reg_0_7/CLKARDCLK
                         clock pessimism              0.556    -0.229    
                         clock uncertainty            0.208    -0.020    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.163    computer/ram1/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         -0.163    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.297    





---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_wiz_0
  To Clock:  vga_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.745ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_5/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/cpu1/BAL_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@40.000ns - eth_clk_wiz_0 fall@30.000ns)
  Data Path Delay:        8.785ns  (logic 4.619ns (52.580%)  route 4.166ns (47.420%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 29.083 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    Y9                                                0.000    30.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    31.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    32.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    25.432 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    27.287    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    27.388 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.694    29.083    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y4          RAMB36E1                                     r  computer/ram1/mem_reg_0_5/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    31.955 r  computer/ram1/mem_reg_0_5/CASCADEOUTB
                         net (fo=1, routed)           0.065    32.020    computer/ram1/mem_reg_0_5_n_1
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    32.445 r  computer/ram1/mem_reg_1_5/DOBDO[0]
                         net (fo=1, routed)           2.481    34.926    computer/cpu1/internalRam1DataOut[5]
    SLICE_X7Y9           LUT5 (Prop_lut5_I2_O)        0.124    35.050 r  computer/cpu1/IR[5]_i_1/O
                         net (fo=8, routed)           0.555    35.605    computer/cpu1/cpuDataIn[5]
    SLICE_X9Y9           LUT6 (Prop_lut6_I0_O)        0.124    35.729 r  computer/cpu1/BusA_r[5]_i_2/O
                         net (fo=2, routed)           0.482    36.211    computer/cpu1/BusA_r[5]_i_2_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I3_O)        0.124    36.335 r  computer/cpu1/BAL[7]_i_14/O
                         net (fo=1, routed)           0.000    36.335    computer/cpu1/BAL[7]_i_14_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    36.978 r  computer/cpu1/BAL_reg[7]_i_6/O[3]
                         net (fo=1, routed)           0.583    37.561    computer/cpu1/BAL_reg[7]_i_6_n_4
    SLICE_X11Y12         LUT4 (Prop_lut4_I2_O)        0.307    37.868 r  computer/cpu1/BAL[7]_i_2/O
                         net (fo=1, routed)           0.000    37.868    computer/cpu1/BAL[7]_i_2_n_0
    SLICE_X11Y12         FDCE                                         r  computer/cpu1/BAL_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         1.574    38.501    computer/cpu1/vga_clk
    SLICE_X11Y12         FDCE                                         r  computer/cpu1/BAL_reg[7]/C
                         clock pessimism              0.288    38.789    
                         clock uncertainty           -0.208    38.581    
    SLICE_X11Y12         FDCE (Setup_fdce_C_D)        0.032    38.613    computer/cpu1/BAL_reg[7]
  -------------------------------------------------------------------
                         required time                         38.613    
                         arrival time                         -37.868    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_5/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/cpu1/BAL_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@40.000ns - eth_clk_wiz_0 fall@30.000ns)
  Data Path Delay:        8.627ns  (logic 4.716ns (54.663%)  route 3.911ns (45.337%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.499 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 29.083 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    Y9                                                0.000    30.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    31.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    32.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    25.432 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    27.287    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    27.388 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.694    29.083    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y4          RAMB36E1                                     r  computer/ram1/mem_reg_0_5/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    31.955 r  computer/ram1/mem_reg_0_5/CASCADEOUTB
                         net (fo=1, routed)           0.065    32.020    computer/ram1/mem_reg_0_5_n_1
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    32.445 r  computer/ram1/mem_reg_1_5/DOBDO[0]
                         net (fo=1, routed)           2.481    34.926    computer/cpu1/internalRam1DataOut[5]
    SLICE_X7Y9           LUT5 (Prop_lut5_I2_O)        0.124    35.050 r  computer/cpu1/IR[5]_i_1/O
                         net (fo=8, routed)           0.555    35.605    computer/cpu1/cpuDataIn[5]
    SLICE_X9Y9           LUT6 (Prop_lut6_I0_O)        0.124    35.729 r  computer/cpu1/BusA_r[5]_i_2/O
                         net (fo=2, routed)           0.482    36.211    computer/cpu1/BusA_r[5]_i_2_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I3_O)        0.124    36.335 r  computer/cpu1/BAL[7]_i_14/O
                         net (fo=1, routed)           0.000    36.335    computer/cpu1/BAL[7]_i_14_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.868 r  computer/cpu1/BAL_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.868    computer/cpu1/BAL_reg[7]_i_6_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.087 r  computer/cpu1/BAL_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.329    37.415    computer/cpu1/BAL_reg[8]_i_2_n_7
    SLICE_X12Y13         LUT5 (Prop_lut5_I0_O)        0.295    37.710 r  computer/cpu1/BAL[8]_i_1/O
                         net (fo=1, routed)           0.000    37.710    computer/cpu1/BAL[8]_i_1_n_0
    SLICE_X12Y13         FDCE                                         r  computer/cpu1/BAL_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         1.572    38.499    computer/cpu1/vga_clk
    SLICE_X12Y13         FDCE                                         r  computer/cpu1/BAL_reg[8]/C
                         clock pessimism              0.288    38.787    
                         clock uncertainty           -0.208    38.579    
    SLICE_X12Y13         FDCE (Setup_fdce_C_D)        0.077    38.656    computer/cpu1/BAL_reg[8]
  -------------------------------------------------------------------
                         required time                         38.656    
                         arrival time                         -37.710    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/cpu1/BAL_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@40.000ns - eth_clk_wiz_0 fall@30.000ns)
  Data Path Delay:        8.534ns  (logic 4.716ns (55.261%)  route 3.818ns (44.739%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 29.094 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    Y9                                                0.000    30.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    31.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    32.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    25.432 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    27.287    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    27.388 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.705    29.094    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y2          RAMB36E1                                     r  computer/ram1/mem_reg_0_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    31.966 r  computer/ram1/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065    32.031    computer/ram1/mem_reg_0_1_n_1
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    32.456 f  computer/ram1/mem_reg_1_1/DOBDO[0]
                         net (fo=1, routed)           2.085    34.541    computer/cpu1/internalRam1DataOut[1]
    SLICE_X6Y13          LUT5 (Prop_lut5_I2_O)        0.124    34.665 f  computer/cpu1/IR[1]_i_1/O
                         net (fo=8, routed)           0.735    35.400    computer/cpu1/cpuDataIn[1]
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.124    35.524 r  computer/cpu1/BusA_r[1]_i_2/O
                         net (fo=2, routed)           0.446    35.970    computer/cpu1/BusA_r[1]_i_2_n_0
    SLICE_X10Y11         LUT5 (Prop_lut5_I0_O)        0.124    36.094 r  computer/cpu1/BAL[3]_i_5/O
                         net (fo=1, routed)           0.000    36.094    computer/cpu1/BAL[3]_i_5_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.627 r  computer/cpu1/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.627    computer/cpu1/BAL_reg[3]_i_2_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.846 r  computer/cpu1/BAL_reg[7]_i_6/O[0]
                         net (fo=1, routed)           0.487    37.333    computer/cpu1/BAL_reg[7]_i_6_n_7
    SLICE_X11Y12         LUT4 (Prop_lut4_I2_O)        0.295    37.628 r  computer/cpu1/BAL[4]_i_1/O
                         net (fo=1, routed)           0.000    37.628    computer/cpu1/BAL[4]_i_1_n_0
    SLICE_X11Y12         FDCE                                         r  computer/cpu1/BAL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         1.574    38.501    computer/cpu1/vga_clk
    SLICE_X11Y12         FDCE                                         r  computer/cpu1/BAL_reg[4]/C
                         clock pessimism              0.288    38.789    
                         clock uncertainty           -0.208    38.581    
    SLICE_X11Y12         FDCE (Setup_fdce_C_D)        0.029    38.610    computer/cpu1/BAL_reg[4]
  -------------------------------------------------------------------
                         required time                         38.610    
                         arrival time                         -37.628    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/cpu1/BAL_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@40.000ns - eth_clk_wiz_0 fall@30.000ns)
  Data Path Delay:        8.506ns  (logic 4.831ns (56.795%)  route 3.675ns (43.205%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 29.094 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    Y9                                                0.000    30.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    31.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    32.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    25.432 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    27.287    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    27.388 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.705    29.094    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y2          RAMB36E1                                     r  computer/ram1/mem_reg_0_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    31.966 r  computer/ram1/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065    32.031    computer/ram1/mem_reg_0_1_n_1
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    32.456 f  computer/ram1/mem_reg_1_1/DOBDO[0]
                         net (fo=1, routed)           2.085    34.541    computer/cpu1/internalRam1DataOut[1]
    SLICE_X6Y13          LUT5 (Prop_lut5_I2_O)        0.124    34.665 f  computer/cpu1/IR[1]_i_1/O
                         net (fo=8, routed)           0.735    35.400    computer/cpu1/cpuDataIn[1]
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.124    35.524 r  computer/cpu1/BusA_r[1]_i_2/O
                         net (fo=2, routed)           0.446    35.970    computer/cpu1/BusA_r[1]_i_2_n_0
    SLICE_X10Y11         LUT5 (Prop_lut5_I0_O)        0.124    36.094 r  computer/cpu1/BAL[3]_i_5/O
                         net (fo=1, routed)           0.000    36.094    computer/cpu1/BAL[3]_i_5_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.627 r  computer/cpu1/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.627    computer/cpu1/BAL_reg[3]_i_2_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.950 r  computer/cpu1/BAL_reg[7]_i_6/O[1]
                         net (fo=1, routed)           0.344    37.294    computer/cpu1/BAL_reg[7]_i_6_n_6
    SLICE_X11Y12         LUT4 (Prop_lut4_I2_O)        0.306    37.600 r  computer/cpu1/BAL[5]_i_1/O
                         net (fo=1, routed)           0.000    37.600    computer/cpu1/BAL[5]_i_1_n_0
    SLICE_X11Y12         FDCE                                         r  computer/cpu1/BAL_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         1.574    38.501    computer/cpu1/vga_clk
    SLICE_X11Y12         FDCE                                         r  computer/cpu1/BAL_reg[5]/C
                         clock pessimism              0.288    38.789    
                         clock uncertainty           -0.208    38.581    
    SLICE_X11Y12         FDCE (Setup_fdce_C_D)        0.031    38.612    computer/cpu1/BAL_reg[5]
  -------------------------------------------------------------------
                         required time                         38.612    
                         arrival time                         -37.600    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.056ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_5/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/cpu1/BAL_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@40.000ns - eth_clk_wiz_0 fall@30.000ns)
  Data Path Delay:        8.472ns  (logic 4.548ns (53.680%)  route 3.924ns (46.320%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.501 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 29.083 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    Y9                                                0.000    30.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    31.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    32.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    25.432 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    27.287    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    27.388 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.694    29.083    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y4          RAMB36E1                                     r  computer/ram1/mem_reg_0_5/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    31.955 r  computer/ram1/mem_reg_0_5/CASCADEOUTB
                         net (fo=1, routed)           0.065    32.020    computer/ram1/mem_reg_0_5_n_1
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    32.445 r  computer/ram1/mem_reg_1_5/DOBDO[0]
                         net (fo=1, routed)           2.481    34.926    computer/cpu1/internalRam1DataOut[5]
    SLICE_X7Y9           LUT5 (Prop_lut5_I2_O)        0.124    35.050 r  computer/cpu1/IR[5]_i_1/O
                         net (fo=8, routed)           0.555    35.605    computer/cpu1/cpuDataIn[5]
    SLICE_X9Y9           LUT6 (Prop_lut6_I0_O)        0.124    35.729 r  computer/cpu1/BusA_r[5]_i_2/O
                         net (fo=2, routed)           0.482    36.211    computer/cpu1/BusA_r[5]_i_2_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I3_O)        0.124    36.335 r  computer/cpu1/BAL[7]_i_14/O
                         net (fo=1, routed)           0.000    36.335    computer/cpu1/BAL[7]_i_14_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.913 r  computer/cpu1/BAL_reg[7]_i_6/O[2]
                         net (fo=1, routed)           0.341    37.254    computer/cpu1/BAL_reg[7]_i_6_n_5
    SLICE_X11Y12         LUT4 (Prop_lut4_I2_O)        0.301    37.555 r  computer/cpu1/BAL[6]_i_1/O
                         net (fo=1, routed)           0.000    37.555    computer/cpu1/BAL[6]_i_1_n_0
    SLICE_X11Y12         FDCE                                         r  computer/cpu1/BAL_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         1.574    38.501    computer/cpu1/vga_clk
    SLICE_X11Y12         FDCE                                         r  computer/cpu1/BAL_reg[6]/C
                         clock pessimism              0.288    38.789    
                         clock uncertainty           -0.208    38.581    
    SLICE_X11Y12         FDCE (Setup_fdce_C_D)        0.031    38.612    computer/cpu1/BAL_reg[6]
  -------------------------------------------------------------------
                         required time                         38.612    
                         arrival time                         -37.555    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/cpu1/BAL_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@40.000ns - eth_clk_wiz_0 fall@30.000ns)
  Data Path Delay:        8.297ns  (logic 4.619ns (55.672%)  route 3.678ns (44.327%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 29.094 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    Y9                                                0.000    30.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    31.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    32.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    25.432 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    27.287    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    27.388 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.705    29.094    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y2          RAMB36E1                                     r  computer/ram1/mem_reg_0_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    31.966 r  computer/ram1/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065    32.031    computer/ram1/mem_reg_0_1_n_1
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    32.456 f  computer/ram1/mem_reg_1_1/DOBDO[0]
                         net (fo=1, routed)           2.085    34.541    computer/cpu1/internalRam1DataOut[1]
    SLICE_X6Y13          LUT5 (Prop_lut5_I2_O)        0.124    34.665 f  computer/cpu1/IR[1]_i_1/O
                         net (fo=8, routed)           0.735    35.400    computer/cpu1/cpuDataIn[1]
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.124    35.524 r  computer/cpu1/BusA_r[1]_i_2/O
                         net (fo=2, routed)           0.446    35.970    computer/cpu1/BusA_r[1]_i_2_n_0
    SLICE_X10Y11         LUT5 (Prop_lut5_I0_O)        0.124    36.094 r  computer/cpu1/BAL[3]_i_5/O
                         net (fo=1, routed)           0.000    36.094    computer/cpu1/BAL[3]_i_5_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    36.737 r  computer/cpu1/BAL_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.347    37.084    computer/cpu1/BAL_reg[3]_i_2_n_4
    SLICE_X11Y11         LUT4 (Prop_lut4_I2_O)        0.307    37.391 r  computer/cpu1/BAL[3]_i_1/O
                         net (fo=1, routed)           0.000    37.391    computer/cpu1/BAL[3]_i_1_n_0
    SLICE_X11Y11         FDCE                                         r  computer/cpu1/BAL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         1.575    38.502    computer/cpu1/vga_clk
    SLICE_X11Y11         FDCE                                         r  computer/cpu1/BAL_reg[3]/C
                         clock pessimism              0.288    38.790    
                         clock uncertainty           -0.208    38.582    
    SLICE_X11Y11         FDCE (Setup_fdce_C_D)        0.029    38.611    computer/cpu1/BAL_reg[3]
  -------------------------------------------------------------------
                         required time                         38.611    
                         arrival time                         -37.391    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.298ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/cpu1/BAL_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@40.000ns - eth_clk_wiz_0 fall@30.000ns)
  Data Path Delay:        8.221ns  (logic 4.548ns (55.325%)  route 3.673ns (44.675%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 29.094 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    Y9                                                0.000    30.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    31.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    32.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    25.432 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    27.287    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    27.388 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.705    29.094    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y2          RAMB36E1                                     r  computer/ram1/mem_reg_0_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    31.966 r  computer/ram1/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065    32.031    computer/ram1/mem_reg_0_1_n_1
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    32.456 f  computer/ram1/mem_reg_1_1/DOBDO[0]
                         net (fo=1, routed)           2.085    34.541    computer/cpu1/internalRam1DataOut[1]
    SLICE_X6Y13          LUT5 (Prop_lut5_I2_O)        0.124    34.665 f  computer/cpu1/IR[1]_i_1/O
                         net (fo=8, routed)           0.735    35.400    computer/cpu1/cpuDataIn[1]
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.124    35.524 r  computer/cpu1/BusA_r[1]_i_2/O
                         net (fo=2, routed)           0.446    35.970    computer/cpu1/BusA_r[1]_i_2_n_0
    SLICE_X10Y11         LUT5 (Prop_lut5_I0_O)        0.124    36.094 r  computer/cpu1/BAL[3]_i_5/O
                         net (fo=1, routed)           0.000    36.094    computer/cpu1/BAL[3]_i_5_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    36.672 r  computer/cpu1/BAL_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.341    37.013    computer/cpu1/BAL_reg[3]_i_2_n_5
    SLICE_X11Y11         LUT4 (Prop_lut4_I2_O)        0.301    37.314 r  computer/cpu1/BAL[2]_i_1/O
                         net (fo=1, routed)           0.000    37.314    computer/cpu1/BAL[2]_i_1_n_0
    SLICE_X11Y11         FDCE                                         r  computer/cpu1/BAL_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         1.575    38.502    computer/cpu1/vga_clk
    SLICE_X11Y11         FDCE                                         r  computer/cpu1/BAL_reg[2]/C
                         clock pessimism              0.288    38.790    
                         clock uncertainty           -0.208    38.582    
    SLICE_X11Y11         FDCE (Setup_fdce_C_D)        0.031    38.613    computer/cpu1/BAL_reg[2]
  -------------------------------------------------------------------
                         required time                         38.613    
                         arrival time                         -37.314    
  -------------------------------------------------------------------
                         slack                                  1.298    

Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_3/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/cpu1/BusA_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@40.000ns - eth_clk_wiz_0 fall@30.000ns)
  Data Path Delay:        7.607ns  (logic 3.697ns (48.601%)  route 3.910ns (51.399%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 29.163 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    Y9                                                0.000    30.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    31.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    32.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    25.432 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    27.287    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    27.388 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.774    29.163    computer/ram1/mem_reg_0_0_0
    RAMB36_X1Y5          RAMB36E1                                     r  computer/ram1/mem_reg_0_3/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    32.035 r  computer/ram1/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065    32.100    computer/ram1/mem_reg_0_3_n_1
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    32.525 r  computer/ram1/mem_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           1.958    34.483    computer/cpu1/internalRam1DataOut[3]
    SLICE_X9Y7           LUT5 (Prop_lut5_I2_O)        0.124    34.607 r  computer/cpu1/IR[3]_i_1/O
                         net (fo=8, routed)           0.476    35.083    computer/cpu1/cpuDataIn[3]
    SLICE_X9Y8           LUT6 (Prop_lut6_I0_O)        0.124    35.207 f  computer/cpu1/BusA_r[3]_i_2/O
                         net (fo=2, routed)           0.839    36.046    computer/cpu1/BusA_r[3]_i_2_n_0
    SLICE_X11Y7          LUT5 (Prop_lut5_I4_O)        0.152    36.198 r  computer/cpu1/BusA_r[3]_i_1/O
                         net (fo=1, routed)           0.572    36.770    computer/cpu1/BusA[3]
    SLICE_X10Y7          FDCE                                         r  computer/cpu1/BusA_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         1.577    38.504    computer/cpu1/vga_clk
    SLICE_X10Y7          FDCE                                         r  computer/cpu1/BusA_r_reg[3]/C
                         clock pessimism              0.288    38.792    
                         clock uncertainty           -0.208    38.584    
    SLICE_X10Y7          FDCE (Setup_fdce_C_D)       -0.232    38.352    computer/cpu1/BusA_r_reg[3]
  -------------------------------------------------------------------
                         required time                         38.352    
                         arrival time                         -36.770    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/cpu1/BAL_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@40.000ns - eth_clk_wiz_0 fall@30.000ns)
  Data Path Delay:        7.880ns  (logic 4.205ns (53.363%)  route 3.675ns (46.637%))
  Logic Levels:           6  (CARRY4=1 LUT5=3 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 29.094 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    Y9                                                0.000    30.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    31.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    32.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    25.432 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    27.287    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    27.388 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.705    29.094    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y2          RAMB36E1                                     r  computer/ram1/mem_reg_0_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    31.966 r  computer/ram1/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065    32.031    computer/ram1/mem_reg_0_1_n_1
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    32.456 f  computer/ram1/mem_reg_1_1/DOBDO[0]
                         net (fo=1, routed)           2.085    34.541    computer/cpu1/internalRam1DataOut[1]
    SLICE_X6Y13          LUT5 (Prop_lut5_I2_O)        0.124    34.665 f  computer/cpu1/IR[1]_i_1/O
                         net (fo=8, routed)           0.735    35.400    computer/cpu1/cpuDataIn[1]
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.124    35.524 r  computer/cpu1/BusA_r[1]_i_2/O
                         net (fo=2, routed)           0.446    35.970    computer/cpu1/BusA_r[1]_i_2_n_0
    SLICE_X10Y11         LUT5 (Prop_lut5_I0_O)        0.124    36.094 r  computer/cpu1/BAL[3]_i_5/O
                         net (fo=1, routed)           0.000    36.094    computer/cpu1/BAL[3]_i_5_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    36.324 r  computer/cpu1/BAL_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.344    36.668    computer/cpu1/BAL_reg[3]_i_2_n_6
    SLICE_X11Y11         LUT5 (Prop_lut5_I4_O)        0.306    36.974 r  computer/cpu1/BAL[1]_i_1/O
                         net (fo=1, routed)           0.000    36.974    computer/cpu1/BAL[1]_i_1_n_0
    SLICE_X11Y11         FDCE                                         r  computer/cpu1/BAL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         1.575    38.502    computer/cpu1/vga_clk
    SLICE_X11Y11         FDCE                                         r  computer/cpu1/BAL_reg[1]/C
                         clock pessimism              0.288    38.790    
                         clock uncertainty           -0.208    38.582    
    SLICE_X11Y11         FDCE (Setup_fdce_C_D)        0.031    38.613    computer/cpu1/BAL_reg[1]
  -------------------------------------------------------------------
                         required time                         38.613    
                         arrival time                         -36.974    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 computer/ram1/mem_reg_0_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/cpu1/BusA_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_clk_wiz_0 rise@40.000ns - eth_clk_wiz_0 fall@30.000ns)
  Data Path Delay:        7.538ns  (logic 3.663ns (48.595%)  route 3.875ns (51.405%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 38.503 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 29.094 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    Y9                                                0.000    30.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    31.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    32.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    25.432 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    27.287    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    27.388 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.705    29.094    computer/ram1/mem_reg_0_0_0
    RAMB36_X2Y2          RAMB36E1                                     r  computer/ram1/mem_reg_0_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    31.966 r  computer/ram1/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065    32.031    computer/ram1/mem_reg_0_1_n_1
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    32.456 r  computer/ram1/mem_reg_1_1/DOBDO[0]
                         net (fo=1, routed)           2.085    34.541    computer/cpu1/internalRam1DataOut[1]
    SLICE_X6Y13          LUT5 (Prop_lut5_I2_O)        0.124    34.665 r  computer/cpu1/IR[1]_i_1/O
                         net (fo=8, routed)           0.735    35.400    computer/cpu1/cpuDataIn[1]
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.124    35.524 f  computer/cpu1/BusA_r[1]_i_2/O
                         net (fo=2, routed)           0.561    36.085    computer/cpu1/BusA_r[1]_i_2_n_0
    SLICE_X11Y10         LUT5 (Prop_lut5_I4_O)        0.118    36.203 r  computer/cpu1/BusA_r[1]_i_1/O
                         net (fo=1, routed)           0.429    36.632    computer/cpu1/BusA[1]
    SLICE_X10Y10         FDCE                                         r  computer/cpu1/BusA_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         1.576    38.503    computer/cpu1/vga_clk
    SLICE_X10Y10         FDCE                                         r  computer/cpu1/BusA_r_reg[1]/C
                         clock pessimism              0.288    38.791    
                         clock uncertainty           -0.208    38.583    
    SLICE_X10Y10         FDCE (Setup_fdce_C_D)       -0.226    38.357    computer/cpu1/BusA_r_reg[1]
  -------------------------------------------------------------------
                         required time                         38.357    
                         arrival time                         -36.632    
  -------------------------------------------------------------------
                         slack                                  1.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.017ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/kbReadPointer_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (vga_clk_wiz_0 fall@20.000ns - eth_clk_wiz_0 fall@30.000ns)
  Data Path Delay:        1.220ns  (logic 0.570ns (46.726%)  route 0.650ns (53.274%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.362ns = ( 21.362 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.419ns = ( 28.581 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    Y9                                                0.000    30.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    31.420 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    32.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    25.144 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    26.835    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.926 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.654    28.581    computer/io1/eth_clk
    SLICE_X7Y7           FDRE                                         r  computer/io1/kbInPointer_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.370    28.951 r  computer/io1/kbInPointer_reg[1]/Q
                         net (fo=19, routed)          0.367    29.318    computer/io1/kbInPointer[1]
    SLICE_X7Y7           LUT6 (Prop_lut6_I4_O)        0.100    29.418 r  computer/io1/kbReadPointer[2]_i_4/O
                         net (fo=5, routed)           0.282    29.701    computer/io1/kbReadPointer[2]_i_4_n_0
    SLICE_X7Y8           LUT3 (Prop_lut3_I1_O)        0.100    29.801 r  computer/io1/kbReadPointer[0]_i_1/O
                         net (fo=1, routed)           0.000    29.801    computer/io1/kbReadPointer[0]_i_1_n_0
    SLICE_X7Y8           FDRE                                         r  computer/io1/kbReadPointer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    Y9                                                0.000    20.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    22.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 f  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    17.388 f  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         2.319    19.707    computer/cpu1/vga_clk
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124    19.831 f  computer/cpu1/kbReadPointer[2]_i_5/O
                         net (fo=2, routed)           0.575    20.406    computer/cpu1/kbReadPointer[2]_i_5_n_0
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.150    20.556 f  computer/cpu1/kbReadPointer[2]_i_2/O
                         net (fo=11, routed)          0.805    21.362    computer/io1/n_rd0
    SLICE_X7Y8           FDRE                                         r  computer/io1/kbReadPointer_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.288    21.073    
                         clock uncertainty            0.208    21.282    
    SLICE_X7Y8           FDRE (Hold_fdre_C_D)         0.502    21.784    computer/io1/kbReadPointer_reg[0]
  -------------------------------------------------------------------
                         required time                        -21.784    
                         arrival time                          29.801    
  -------------------------------------------------------------------
                         slack                                  8.017    

Slack (MET) :             8.020ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/dataOut_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (vga_clk_wiz_0 fall@20.000ns - eth_clk_wiz_0 fall@30.000ns)
  Data Path Delay:        1.222ns  (logic 0.570ns (46.650%)  route 0.652ns (53.350%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.362ns = ( 21.362 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.419ns = ( 28.581 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    Y9                                                0.000    30.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    31.420 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    32.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    25.144 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    26.835    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.926 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.654    28.581    computer/io1/eth_clk
    SLICE_X7Y7           FDRE                                         r  computer/io1/kbInPointer_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.370    28.951 r  computer/io1/kbInPointer_reg[1]/Q
                         net (fo=19, routed)          0.367    29.318    computer/io1/kbInPointer[1]
    SLICE_X7Y7           LUT6 (Prop_lut6_I4_O)        0.100    29.418 f  computer/io1/kbReadPointer[2]_i_4/O
                         net (fo=5, routed)           0.284    29.703    computer/io1/kbReadPointer[2]_i_4_n_0
    SLICE_X7Y8           LUT3 (Prop_lut3_I2_O)        0.100    29.803 r  computer/io1/dataOut[0]_i_1/O
                         net (fo=1, routed)           0.000    29.803    computer/io1/dataOut[0]_i_1_n_0
    SLICE_X7Y8           FDRE                                         r  computer/io1/dataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    Y9                                                0.000    20.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    22.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 f  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    17.388 f  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         2.319    19.707    computer/cpu1/vga_clk
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124    19.831 f  computer/cpu1/kbReadPointer[2]_i_5/O
                         net (fo=2, routed)           0.575    20.406    computer/cpu1/kbReadPointer[2]_i_5_n_0
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.150    20.556 f  computer/cpu1/kbReadPointer[2]_i_2/O
                         net (fo=11, routed)          0.805    21.362    computer/io1/n_rd0
    SLICE_X7Y8           FDRE                                         r  computer/io1/dataOut_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.288    21.073    
                         clock uncertainty            0.208    21.282    
    SLICE_X7Y8           FDRE (Hold_fdre_C_D)         0.501    21.783    computer/io1/dataOut_reg[0]
  -------------------------------------------------------------------
                         required time                        -21.783    
                         arrival time                          29.803    
  -------------------------------------------------------------------
                         slack                                  8.020    

Slack (MET) :             8.123ns  (arrival time - required time)
  Source:                 computer/io1/kbBuffer_reg_0_7_0_5/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/dataOut_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (vga_clk_wiz_0 fall@20.000ns - eth_clk_wiz_0 fall@30.000ns)
  Data Path Delay:        1.552ns  (logic 1.067ns (68.745%)  route 0.485ns (31.255%))
  Logic Levels:           0  
  Clock Path Skew:        2.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 21.678 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.419ns = ( 28.581 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    Y9                                                0.000    30.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    31.420 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    32.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    25.144 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    26.835    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.926 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.654    28.581    computer/io1/kbBuffer_reg_0_7_0_5/WCLK
    SLICE_X6Y7           RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.067    29.648 r  computer/io1/kbBuffer_reg_0_7_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.485    30.133    computer/io1/p_0_in[3]
    SLICE_X9Y6           FDRE                                         r  computer/io1/dataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    Y9                                                0.000    20.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    22.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 f  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    17.388 f  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         2.319    19.707    computer/cpu1/vga_clk
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124    19.831 f  computer/cpu1/kbReadPointer[2]_i_5/O
                         net (fo=2, routed)           0.575    20.406    computer/cpu1/kbReadPointer[2]_i_5_n_0
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.150    20.556 f  computer/cpu1/kbReadPointer[2]_i_2/O
                         net (fo=11, routed)          1.121    21.678    computer/io1/n_rd0
    SLICE_X9Y6           FDRE                                         r  computer/io1/dataOut_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.288    21.389    
                         clock uncertainty            0.208    21.598    
    SLICE_X9Y6           FDRE (Hold_fdre_C_D)         0.412    22.010    computer/io1/dataOut_reg[3]
  -------------------------------------------------------------------
                         required time                        -22.010    
                         arrival time                          30.133    
  -------------------------------------------------------------------
                         slack                                  8.123    

Slack (MET) :             8.242ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/kbReadPointer_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (vga_clk_wiz_0 fall@20.000ns - eth_clk_wiz_0 fall@30.000ns)
  Data Path Delay:        1.445ns  (logic 0.570ns (39.450%)  route 0.875ns (60.550%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.362ns = ( 21.362 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.419ns = ( 28.581 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    Y9                                                0.000    30.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    31.420 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    32.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    25.144 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    26.835    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.926 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.654    28.581    computer/io1/eth_clk
    SLICE_X7Y7           FDRE                                         r  computer/io1/kbInPointer_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.370    28.951 r  computer/io1/kbInPointer_reg[1]/Q
                         net (fo=19, routed)          0.367    29.318    computer/io1/kbInPointer[1]
    SLICE_X7Y7           LUT6 (Prop_lut6_I4_O)        0.100    29.418 r  computer/io1/kbReadPointer[2]_i_4/O
                         net (fo=5, routed)           0.507    29.926    computer/io1/kbReadPointer[2]_i_4_n_0
    SLICE_X7Y8           LUT4 (Prop_lut4_I1_O)        0.100    30.026 r  computer/io1/kbReadPointer[1]_i_1/O
                         net (fo=1, routed)           0.000    30.026    computer/io1/kbReadPointer[1]_i_1_n_0
    SLICE_X7Y8           FDRE                                         r  computer/io1/kbReadPointer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    Y9                                                0.000    20.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    22.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 f  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    17.388 f  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         2.319    19.707    computer/cpu1/vga_clk
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124    19.831 f  computer/cpu1/kbReadPointer[2]_i_5/O
                         net (fo=2, routed)           0.575    20.406    computer/cpu1/kbReadPointer[2]_i_5_n_0
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.150    20.556 f  computer/cpu1/kbReadPointer[2]_i_2/O
                         net (fo=11, routed)          0.805    21.362    computer/io1/n_rd0
    SLICE_X7Y8           FDRE                                         r  computer/io1/kbReadPointer_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.288    21.073    
                         clock uncertainty            0.208    21.282    
    SLICE_X7Y8           FDRE (Hold_fdre_C_D)         0.502    21.784    computer/io1/kbReadPointer_reg[1]
  -------------------------------------------------------------------
                         required time                        -21.784    
                         arrival time                          30.026    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.243ns  (arrival time - required time)
  Source:                 computer/io1/kbInPointer_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/kbReadPointer_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (vga_clk_wiz_0 fall@20.000ns - eth_clk_wiz_0 fall@30.000ns)
  Data Path Delay:        1.447ns  (logic 0.570ns (39.395%)  route 0.877ns (60.605%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.362ns = ( 21.362 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.419ns = ( 28.581 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    Y9                                                0.000    30.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    31.420 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    32.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    25.144 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    26.835    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.926 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.654    28.581    computer/io1/eth_clk
    SLICE_X7Y7           FDRE                                         r  computer/io1/kbInPointer_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.370    28.951 r  computer/io1/kbInPointer_reg[1]/Q
                         net (fo=19, routed)          0.367    29.318    computer/io1/kbInPointer[1]
    SLICE_X7Y7           LUT6 (Prop_lut6_I4_O)        0.100    29.418 r  computer/io1/kbReadPointer[2]_i_4/O
                         net (fo=5, routed)           0.509    29.928    computer/io1/kbReadPointer[2]_i_4_n_0
    SLICE_X7Y8           LUT5 (Prop_lut5_I1_O)        0.100    30.028 r  computer/io1/kbReadPointer[2]_i_1/O
                         net (fo=1, routed)           0.000    30.028    computer/io1/kbReadPointer[2]_i_1_n_0
    SLICE_X7Y8           FDRE                                         r  computer/io1/kbReadPointer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    Y9                                                0.000    20.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    22.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 f  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    17.388 f  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         2.319    19.707    computer/cpu1/vga_clk
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124    19.831 f  computer/cpu1/kbReadPointer[2]_i_5/O
                         net (fo=2, routed)           0.575    20.406    computer/cpu1/kbReadPointer[2]_i_5_n_0
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.150    20.556 f  computer/cpu1/kbReadPointer[2]_i_2/O
                         net (fo=11, routed)          0.805    21.362    computer/io1/n_rd0
    SLICE_X7Y8           FDRE                                         r  computer/io1/kbReadPointer_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.288    21.073    
                         clock uncertainty            0.208    21.282    
    SLICE_X7Y8           FDRE (Hold_fdre_C_D)         0.503    21.785    computer/io1/kbReadPointer_reg[2]
  -------------------------------------------------------------------
                         required time                        -21.785    
                         arrival time                          30.028    
  -------------------------------------------------------------------
                         slack                                  8.243    

Slack (MET) :             8.250ns  (arrival time - required time)
  Source:                 computer/io1/kbBuffer_reg_0_7_0_5/RAMC_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/dataOut_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (vga_clk_wiz_0 fall@20.000ns - eth_clk_wiz_0 fall@30.000ns)
  Data Path Delay:        1.501ns  (logic 1.064ns (70.873%)  route 0.437ns (29.127%))
  Logic Levels:           0  
  Clock Path Skew:        2.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 21.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.419ns = ( 28.581 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    Y9                                                0.000    30.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    31.420 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    32.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    25.144 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    26.835    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.926 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.654    28.581    computer/io1/kbBuffer_reg_0_7_0_5/WCLK
    SLICE_X6Y7           RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMC_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.064    29.645 r  computer/io1/kbBuffer_reg_0_7_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.437    30.082    computer/io1/p_0_in[5]
    SLICE_X7Y9           FDRE                                         r  computer/io1/dataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    Y9                                                0.000    20.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    22.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 f  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    17.388 f  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         2.319    19.707    computer/cpu1/vga_clk
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124    19.831 f  computer/cpu1/kbReadPointer[2]_i_5/O
                         net (fo=2, routed)           0.575    20.406    computer/cpu1/kbReadPointer[2]_i_5_n_0
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.150    20.556 f  computer/cpu1/kbReadPointer[2]_i_2/O
                         net (fo=11, routed)          0.932    21.488    computer/io1/n_rd0
    SLICE_X7Y9           FDRE                                         r  computer/io1/dataOut_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.288    21.200    
                         clock uncertainty            0.208    21.408    
    SLICE_X7Y9           FDRE (Hold_fdre_C_D)         0.424    21.832    computer/io1/dataOut_reg[5]
  -------------------------------------------------------------------
                         required time                        -21.832    
                         arrival time                          30.082    
  -------------------------------------------------------------------
                         slack                                  8.250    

Slack (MET) :             8.359ns  (arrival time - required time)
  Source:                 computer/io1/kbBuffer_reg_0_7_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/dataOut_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (vga_clk_wiz_0 fall@20.000ns - eth_clk_wiz_0 fall@30.000ns)
  Data Path Delay:        1.687ns  (logic 1.083ns (64.216%)  route 0.604ns (35.784%))
  Logic Levels:           0  
  Clock Path Skew:        2.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 21.678 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.419ns = ( 28.581 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    Y9                                                0.000    30.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    31.420 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    32.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    25.144 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    26.835    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.926 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.654    28.581    computer/io1/kbBuffer_reg_0_7_0_5/WCLK
    SLICE_X6Y7           RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.083    29.664 r  computer/io1/kbBuffer_reg_0_7_0_5/RAMC/O
                         net (fo=1, routed)           0.604    30.267    computer/io1/p_0_in[4]
    SLICE_X8Y6           FDRE                                         r  computer/io1/dataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    Y9                                                0.000    20.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    22.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 f  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    17.388 f  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         2.319    19.707    computer/cpu1/vga_clk
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124    19.831 f  computer/cpu1/kbReadPointer[2]_i_5/O
                         net (fo=2, routed)           0.575    20.406    computer/cpu1/kbReadPointer[2]_i_5_n_0
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.150    20.556 f  computer/cpu1/kbReadPointer[2]_i_2/O
                         net (fo=11, routed)          1.121    21.678    computer/io1/n_rd0
    SLICE_X8Y6           FDRE                                         r  computer/io1/dataOut_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.288    21.389    
                         clock uncertainty            0.208    21.598    
    SLICE_X8Y6           FDRE (Hold_fdre_C_D)         0.311    21.909    computer/io1/dataOut_reg[4]
  -------------------------------------------------------------------
                         required time                        -21.909    
                         arrival time                          30.267    
  -------------------------------------------------------------------
                         slack                                  8.359    

Slack (MET) :             8.444ns  (arrival time - required time)
  Source:                 computer/io1/kbBuffer_reg_0_7_0_5/RAMB/CLK
                            (falling edge-triggered cell RAMD32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/dataOut_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (vga_clk_wiz_0 fall@20.000ns - eth_clk_wiz_0 fall@30.000ns)
  Data Path Delay:        1.704ns  (logic 1.088ns (63.839%)  route 0.616ns (36.161%))
  Logic Levels:           0  
  Clock Path Skew:        2.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 21.678 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.419ns = ( 28.581 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    Y9                                                0.000    30.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    31.420 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    32.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    25.144 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    26.835    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.926 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.654    28.581    computer/io1/kbBuffer_reg_0_7_0_5/WCLK
    SLICE_X6Y7           RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_0_5/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.088    29.669 r  computer/io1/kbBuffer_reg_0_7_0_5/RAMB/O
                         net (fo=1, routed)           0.616    30.285    computer/io1/p_0_in[2]
    SLICE_X9Y6           FDRE                                         r  computer/io1/dataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    Y9                                                0.000    20.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    22.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 f  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    17.388 f  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         2.319    19.707    computer/cpu1/vga_clk
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124    19.831 f  computer/cpu1/kbReadPointer[2]_i_5/O
                         net (fo=2, routed)           0.575    20.406    computer/cpu1/kbReadPointer[2]_i_5_n_0
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.150    20.556 f  computer/cpu1/kbReadPointer[2]_i_2/O
                         net (fo=11, routed)          1.121    21.678    computer/io1/n_rd0
    SLICE_X9Y6           FDRE                                         r  computer/io1/dataOut_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.288    21.389    
                         clock uncertainty            0.208    21.598    
    SLICE_X9Y6           FDRE (Hold_fdre_C_D)         0.243    21.841    computer/io1/dataOut_reg[2]
  -------------------------------------------------------------------
                         required time                        -21.841    
                         arrival time                          30.285    
  -------------------------------------------------------------------
                         slack                                  8.444    

Slack (MET) :             8.451ns  (arrival time - required time)
  Source:                 computer/io1/kbBuffer_reg_0_7_6_6/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/dataOut_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (vga_clk_wiz_0 fall@20.000ns - eth_clk_wiz_0 fall@30.000ns)
  Data Path Delay:        1.527ns  (logic 1.089ns (71.329%)  route 0.438ns (28.671%))
  Logic Levels:           0  
  Clock Path Skew:        2.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 21.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.419ns = ( 28.581 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    Y9                                                0.000    30.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    31.420 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    32.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    25.144 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    26.835    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.926 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.654    28.581    computer/io1/kbBuffer_reg_0_7_6_6/WCLK
    SLICE_X6Y8           RAMD32                                       r  computer/io1/kbBuffer_reg_0_7_6_6/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           RAMD32 (Prop_ramd32_CLK_O)
                                                      1.089    29.670 r  computer/io1/kbBuffer_reg_0_7_6_6/RAMA/O
                         net (fo=1, routed)           0.438    30.107    computer/io1/p_0_in[6]
    SLICE_X7Y9           FDRE                                         r  computer/io1/dataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    Y9                                                0.000    20.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    22.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 f  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    17.388 f  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         2.319    19.707    computer/cpu1/vga_clk
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124    19.831 f  computer/cpu1/kbReadPointer[2]_i_5/O
                         net (fo=2, routed)           0.575    20.406    computer/cpu1/kbReadPointer[2]_i_5_n_0
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.150    20.556 f  computer/cpu1/kbReadPointer[2]_i_2/O
                         net (fo=11, routed)          0.932    21.488    computer/io1/n_rd0
    SLICE_X7Y9           FDRE                                         r  computer/io1/dataOut_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.288    21.200    
                         clock uncertainty            0.208    21.408    
    SLICE_X7Y9           FDRE (Hold_fdre_C_D)         0.248    21.656    computer/io1/dataOut_reg[6]
  -------------------------------------------------------------------
                         required time                        -21.656    
                         arrival time                          30.107    
  -------------------------------------------------------------------
                         slack                                  8.451    

Slack (MET) :             8.805ns  (arrival time - required time)
  Source:                 computer/io1/dispByteSent_reg/C
                            (falling edge-triggered cell FDRE clocked by eth_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            computer/io1/dataOut_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by vga_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (vga_clk_wiz_0 fall@20.000ns - eth_clk_wiz_0 fall@30.000ns)
  Data Path Delay:        2.003ns  (logic 0.523ns (26.116%)  route 1.480ns (73.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 21.284 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.428ns = ( 28.572 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    Y9                                                0.000    30.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    31.420 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.162    32.582    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    25.144 f  clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    26.835    clk_inst/eth_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.926 f  clk_inst/clkout1_buf/O
                         net (fo=354, routed)         1.645    28.572    computer/io1/eth_clk
    SLICE_X6Y31          FDRE                                         r  computer/io1/dispByteSent_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.423    28.995 r  computer/io1/dispByteSent_reg/Q
                         net (fo=7, routed)           1.480    30.474    computer/io1/dispByteSent__0
    SLICE_X6Y13          LUT4 (Prop_lut4_I3_O)        0.100    30.574 r  computer/io1/dataOut[1]_i_1/O
                         net (fo=1, routed)           0.000    30.574    computer/io1/dataOut[1]_i_1_n_0
    SLICE_X6Y13          FDRE                                         r  computer/io1/dataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    Y9                                                0.000    20.000 f  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    sys_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 f  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.285    22.775    clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    15.432 f  clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    17.287    clk_inst/vga_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    17.388 f  clk_inst/clkout2_buf/O
                         net (fo=134, routed)         2.319    19.707    computer/cpu1/vga_clk
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124    19.831 f  computer/cpu1/kbReadPointer[2]_i_5/O
                         net (fo=2, routed)           0.575    20.406    computer/cpu1/kbReadPointer[2]_i_5_n_0
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.150    20.556 f  computer/cpu1/kbReadPointer[2]_i_2/O
                         net (fo=11, routed)          0.728    21.284    computer/io1/n_rd0
    SLICE_X6Y13          FDRE                                         r  computer/io1/dataOut_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.288    20.996    
                         clock uncertainty            0.208    21.204    
    SLICE_X6Y13          FDRE (Hold_fdre_C_D)         0.565    21.769    computer/io1/dataOut_reg[1]
  -------------------------------------------------------------------
                         required time                        -21.769    
                         arrival time                          30.574    
  -------------------------------------------------------------------
                         slack                                  8.805    





