

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>Lock Register</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="Advanced Topics,Special Register">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="Lock Register">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="Lock Register" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="LockRegister"
		  data-hnd-context="218"
		  data-hnd-title="Lock Register"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="AdvancedTopics.html">Advanced Topics</a></li><li><a href="SpecialQuirkyRegisters.html">Special / Quirky Registers</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="SpecialQuirkyRegisters.html" title="Special / Quirky Registers" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="InterruptsPerChannel.html" title="Interrupts Per Channel" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="PagedRegister.html" title="Paged Register" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>Lock Register</h2>

            <div class="main-content">
                
<p class="rvps2"><a name="Lock Register"></a><span class="rvts14">The software write access of a register can be locked based on the value of another register field or based on an expression consisting of different register fields or some external signal declared as input in signals table. Such a register for which the write access is locked is a "lock register".&nbsp;</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">In IDS lock register is created by specifying the property “lock” on the register template. The value of this property is the hierarchical path to another register field, depending on which the software access of the register is locked. The value of lock property can also be an expression consisting of different register fields and if the expression is true, then the register becomes read-only which is otherwise a read-writable register.&nbsp;</span></p>
<h3 class="rvps105"><span class="rvts0"><span class="rvts897">Logical view</span></span></h3>
<h3 class="rvps105"><span class="rvts0"><span class="rvts816"><br/></span></span></h3>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem3822.png"></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps12"><span class="rvts14">Consider an IDS specification consisting of registers regA, regB, regC and regD (see below). A lock property "</span><span class="rvts15">lock = regA.F1</span><span class="rvts14">" is applied on register “regC” this implies that the software write access of "regC" is locked depending on value of field “F1” of register "regA" The register "regC" is locked if the value of the field “F1” in register “regA” is equal to any non-zero value, otherwise "regC" is unlocked. Another lock property "</span><span class="rvts35">lock = regA.F1 || regB.Fb1 == 8’b00000001 &amp;&amp; regA.F2 == 4’b0011</span><span class="rvts14">" is specified on "regD", which is an expression consisting of different register fields. In this case the software write access of register "regD" is locked if every condition within the lock expression evaluates to true at run-time.</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps12"><span class="rvts15">Note:-&nbsp;</span></p>
<p class="rvps12"><span class="rvts14">Also, software clear, set or toggle access can be locked based on the value of another register field or based on an expression consisting of different register fields. For more details on properties&nbsp;</span><a class="rvts23" href="RTLProperties.html#Lock"> refer here</a></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps2"><span class="rvts15">Example: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/lock/lock.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/lock/lock.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/lock/lock.xlsx">IDS-Excel</a><span class="rvts21">&nbsp;</span><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/lock/lock.rd">SystemRDL</a></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 744px; height : 381px; padding : 1px;" src="lib/NewItem5405.png"></p>
<p class="rvps6"><span class="rvts15"><br/></span></p>
<p class="rvps3"><span class="rvts162"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 591px; height : 258px; padding : 1px;" src="lib/NewItem5406.png"></p>
<p class="rvps3"><span class="rvts16"><br/></span></p>
<p class="rvps3"><span class="rvts16"><br/></span></p>
<p class="rvps2"><span class="rvts16">Generated Verilog Output</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">module Special_regs_IDS(</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;. . .&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;. .</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign regA_wr_valid = regA_decode &amp;&amp; wr_stb;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign regA_enb &nbsp; &nbsp; &nbsp;= regA_wr_valid;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign regA_offset = block_offset+'h0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; assign regA_decode = (address[Special_regs_address_width-1 : 0] &nbsp;== regA_offset) ? 1'b1 : 1'b0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; always @(posedge clk)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; regA_F1_q &lt;= 16'b0000000000000000;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;. . .</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;. .</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; end // always clk</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . . .</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . .</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;</span><span class="rvts642">assign regC_wr_valid = regC_decode &amp;&amp; wr_stb &amp;&amp; !(regA_F1_q);</span><span class="rvts935"> &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . . .</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . .</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;</span><span class="rvts642">assign regD_wr_valid = regD_decode &amp;&amp; wr_stb &amp;&amp; !((regA_F1_q || (regB_Fb1_q == 8'b00000001 &amp;&amp; regA_F2_q == 4'b0011))) ;</span><span class="rvts304">&nbsp;</span><span class="rvts935"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . . .</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . .</span></p>
   <p class="rvps2"><span class="rvts356">endmodule</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts463"><br/></span></p>
<p class="rvps2"><span class="rvts16">Generated UVM Output</span></p>
<p class="rvps28"><span class="rvts360"><br/></span></p>
<div class="rvps28">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts463">&nbsp; </span><span class="rvts356">class Special_regs_regA extends uvm_reg;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; `uvm_object_utils(Special_regs_regA)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; rand uvm_reg_field F1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . . .</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . .</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; endclass</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; class Special_regs_regB extends uvm_reg;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; `uvm_object_utils(Special_regs_regB)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; rand uvm_reg_field F2;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; rand uvm_reg_field F3;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . . .</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . .</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; Endclass</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;class Special_regs_regC extends uvm_reg;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; `uvm_object_utils(Special_regs_regC)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; rand uvm_reg_field F4;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; rand uvm_reg_field F5;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . . .</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . .</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; endclass</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; ....</span></p>
   <p class="rvps2"><span class="rvts935"><br/></span></p>
   <p class="rvps2"><span class="rvts935">&nbsp;class lockCB_regC extends uvm_reg_cbs;</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; local uvm_reg_field &nbsp;m_F1;</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; function new(uvm_reg_field F1);</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; &nbsp; &nbsp; m_F1 = F1;</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; virtual function void post_predict(input uvm_reg_field &nbsp;fld,</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; &nbsp; &nbsp; input uvm_reg_data_t previous,</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; &nbsp; &nbsp; inout uvm_reg_data_t value,</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; &nbsp; &nbsp; input uvm_predict_e kind,</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; &nbsp; &nbsp; input uvm_path_e path,</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; &nbsp; &nbsp; input uvm_reg_map map);</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; &nbsp; &nbsp; if (kind == UVM_PREDICT_WRITE &amp;&amp; path == UVM_FRONTDOOR) begin</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if(m_F1.get()) begin</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; value = previous;</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts935">endclass</span></p>
   <p class="rvps2"><span class="rvts935"><br/></span></p>
   <p class="rvps2"><span class="rvts935">class lockCB_regD extends uvm_reg_cbs;</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; local uvm_reg_field &nbsp;m_F1;</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; local uvm_reg_field &nbsp;m_Fb1;</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; local uvm_reg_field &nbsp;m_F2;</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; function new(uvm_reg_field F1, uvm_reg_field Fb1, uvm_reg_field F2);</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; &nbsp; &nbsp; m_F1 = F1;</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; &nbsp; &nbsp; m_Fb1 = Fb1;</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; &nbsp; &nbsp; m_F2 = F2;</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; virtual function void post_predict(input uvm_reg_field &nbsp;fld,</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; &nbsp; &nbsp; input uvm_reg_data_t previous,</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; &nbsp; &nbsp; inout uvm_reg_data_t value,</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; &nbsp; &nbsp; input uvm_predict_e kind,</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; &nbsp; &nbsp; input uvm_path_e path,</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; &nbsp; &nbsp; input uvm_reg_map map);</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; &nbsp; &nbsp; if (kind == UVM_PREDICT_WRITE &amp;&amp; path == UVM_FRONTDOOR) begin</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if((m_F1.get() || (m_Fb1.get() == 8'b00000001 &amp;&amp; m_F2.get() == 4'b0011))) begin</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; value = previous;</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts935">endclass</span></p>
   <p class="rvps2"><span class="rvts935"><br/></span></p>
   <p class="rvps2"><span class="rvts935"><br/></span></p>
   <p class="rvps2"><span class="rvts356">/*----------------------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; Class &nbsp; &nbsp; &nbsp; : Special_regs_block</span></p>
   <p class="rvps2"><span class="rvts356">-----------------------------------------------------------------------*/</span></p>
   <p class="rvps2"><span class="rvts356">class Special_regs_block extends uvm_reg_block;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; `uvm_object_utils(Special_regs_block)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; rand Special_regs_regA regA;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; rand Special_regs_regB regB;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; rand Special_regs_regC regC;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; rand Special_regs_regD regD</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . . .</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . .</span></p>
   <p class="rvps2"><span class="rvts356">// Function : build</span></p>
   <p class="rvps2"><span class="rvts356">virtual function void build();</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;. . .</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;. .</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;</span><span class="rvts935"> &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts935">&nbsp; </span><span class="rvts642">// Registering callback class instances with register fields</span></p>
   <p class="rvps2"><span class="rvts304">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts642">begin</span></p>
   <p class="rvps2"><span class="rvts304">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts304">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts642">lockCB_regC lock_Special_regs_regC_Fc1;</span></p>
   <p class="rvps2"><span class="rvts304">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts642">lockCB_regD lock_Special_regs_regD_Fd1;</span></p>
   <p class="rvps2"><span class="rvts304">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts304">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts642">lock_Special_regs_regC_Fc1 = new(regA.F1);</span></p>
   <p class="rvps2"><span class="rvts304">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts642">uvm_reg_field_cb::add(regC.Fc1, lock_Special_regs_regC_Fc1);</span></p>
   <p class="rvps2"><span class="rvts304">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts304">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts642">lock_Special_regs_regD_Fd1 = new(regA.F1, regB.Fb1, regA.F2);</span></p>
   <p class="rvps2"><span class="rvts304">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts642">uvm_reg_field_cb::add(regD.Fd1, lock_Special_regs_regD_Fd1);</span></p>
   <p class="rvps2"><span class="rvts304">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts304">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts642">end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;lock_model();</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts356">endclass : Special_regs_block</span></p>
   <p class="rvps2"><span class="rvts463"><br/></span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts463">&nbsp;&nbsp;</span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem1636.png"></p>
<p class="rvps3"><span class="rvts303"><br/></span></p>
<p class="rvps2"><span class="rvts14">Lock on read can also be created using "lock_r" property which is similar to the "lock" property the only difference being that "lock_r" is used to lock read access only, e.g., {lock_r=locker.Fld}</span></p>
<p class="rvps2"><span class="rvts303"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem1635.png"></p>
<p class="rvps3"><span class="rvts303"><br/></span></p>
<p class="rvps2"><a name="Lock on read in UVM Output"></a><span class="rvts15">Lock on read in UVM Output</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts303">. &nbsp; &nbsp;. &nbsp; &nbsp;.</span></p>
   <p class="rvps2"><span class="rvts303">&nbsp; &nbsp; &nbsp;.</span></p>
   <p class="rvps2"><span class="rvts445"><br/></span></p>
   <p class="rvps2"><span class="rvts356">class lockCB_blockname_lockRead extends uvm_reg_cbs;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; local uvm_reg_field &nbsp;m_locker_Fld;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; function new(uvm_reg_field locker_Fld);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; m_locker_Fld = locker_Fld;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; virtual function void post_predict(input uvm_reg_field &nbsp;fld,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; input uvm_reg_data_t previous,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; inout uvm_reg_data_t value,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; input uvm_predict_e kind,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; input uvm_path_e path,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; input uvm_reg_map map);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; if (kind == UVM_PREDICT_READ &amp;&amp; path == UVM_FRONTDOOR) begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if(m_locker_Fld.get()) begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; value = 'h0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts356">endclass</span></p>
   <p class="rvps2"><span class="rvts445"><br/></span></p>
   <p class="rvps2"><span class="rvts356">. &nbsp; . &nbsp; . &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">class lockCB_blockname_lockReadWrite extends uvm_reg_cbs;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; local uvm_reg_field &nbsp;m_locker_Fld;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; function new(uvm_reg_field locker_Fld);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; m_locker_Fld = locker_Fld;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; virtual function void post_predict(input uvm_reg_field &nbsp;fld,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; input uvm_reg_data_t previous,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; inout uvm_reg_data_t value,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; input uvm_predict_e kind,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; input uvm_path_e path,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; input uvm_reg_map map);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; if (kind == UVM_PREDICT_READ &amp;&amp; path == UVM_FRONTDOOR) begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if(m_locker_Fld.get()) begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; value = 'h0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; if (kind == UVM_PREDICT_WRITE &amp;&amp; path == UVM_FRONTDOOR) begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if(m_locker_Fld.get()) begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; value = previous;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts356">endclass</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">. &nbsp;. &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;.</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; lockCB_blockname_lockRead lock_blockname_lockRead_Fld2;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; lockCB_blockname_lockWrite lock_blockname_lockWrite_Fld3;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; lockCB_blockname_lockReadWrite lock_blockname_lockReadWrite_Fld4;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; lock_blockname_lockRead_Fld2 = new(locker.Fld);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; uvm_reg_field_cb::add(lockRead.Fld2, lock_blockname_lockRead_Fld2);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; lock_blockname_lockWrite_Fld3 = new(locker.Fld);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; uvm_reg_field_cb::add(lockWrite.Fld3, lock_blockname_lockWrite_Fld3);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; lock_blockname_lockReadWrite_Fld4 = new(locker.Fld);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; uvm_reg_field_cb::add(lockReadWrite.Fld4, lock_blockname_lockReadWrite_Fld4);</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;.</span></p>
   <p class="rvps2"><span class="rvts356">. &nbsp;. &nbsp; .</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts303"><br/></span></p>
<p class="rvps2"><a name="Lock on read in ARV Output"></a><span class="rvts15">Lock on read in ARV™ Output</span></p>
<p class="rvps2"><span class="rvts303"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts14">Sequence for Read lock:-</span></p>
   <p class="rvps2"><span class="rvts303"><br/></span></p>
   <p class="rvps2"><span class="rvts356">. &nbsp; &nbsp;. &nbsp; &nbsp;.</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;.</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; "blockname.lockRead":</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;uvm_reg_map default_map;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;uvm_status_e status;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;uvm_reg_data_t wrdata, rddata;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;uvm_reg_swRW_seq SwRW;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;uvm_reg_swWO_seq SwWO;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;string seq_name;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;int bitwidth ;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;int unsigned all1s = 2**bitwidth - 1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;seq_name = {"Lock.",regs[j].get_full_name()};</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;config_pkg::uvm_global_current_seq = seq_name;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;SwWO = uvm_reg_swWO_seq::type_id::create(seq_name);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;SwWO.rg = regs[j];</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;SwWO.model = model;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;SwRW = uvm_reg_swRW_seq::type_id::create(seq_name);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;SwRW.rg = regs[j];</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;SwRW.model = model;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;//Lock the register by writng all terms in the lock expression and then call the RO sequence</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;bitwidth = 32;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;block.locker.Fld.write(status,32'b11111111111111111111111111111111, .path(UVM_FRONTDOOR), .map(default_map), .parent(this));</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;SwWO.start(v_seqr.prop_seqr);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;reset_all(this, v_seqr.prop_seqr);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;model.reset();</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;//UnLock the register and then call the RW sequence</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;bitwidth = 32;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;block.locker.Fld.write(status, 32'b0, .path(UVM_FRONTDOOR), .map(default_map), .parent(this));</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;SwRW.start(v_seqr.prop_seqr);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;reset_all(this, v_seqr.prop_seqr);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;model.reset();</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;config_pkg::uvm_global_current_seq = "";</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;end</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;.</span></p>
   <p class="rvps2"><span class="rvts356">. &nbsp;. &nbsp; .</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts303"><br/></span></p>
<p class="rvps2"><a name="lock_bitmask"></a><span class="rvts676">lock_bitmask</span></p>
<p class="rvps2"><span class="rvts676"><br/></span></p>
<p class="rvps2"><span class="rvts14">lock_bitmask is used to mask the bits of the lock. It produces output lock_bitmask. For every register it creates a *_bitmask. All *_bitmask signal widths will be determined by the bus_width property. If a register contains no field locks then the associated bitmask will be all 1's. If a register contains field lock(s), then if the register is not being accessed (decode), the associated bitmask will be all 1's. If a register map is being accessed (decode), the associated bitmasks will be 0 for the locked bits and 1 for the unlocked bits.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts392">Example</span><span class="rvts14">: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/lock_bitmask/lock_bitmask.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/lock_bitmask/lock_bitmask.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/lock_bitmask/lock_bitmask.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/lock_bitmask/lock_bitmask.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts303">&nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts16">IDS-NG Register View</span></p>
<p class="rvps3"><img alt="" style="width : 785px; height : 377px; padding : 1px;" src="lib/NewItem5014.png"></p>
<p class="rvps3"><span class="rvts303"><br/></span></p>
<p class="rvps2"><span class="rvts16">IDS-NG Spreadsheet View</span></p>
<p class="rvps3"><span class="rvts16"> &nbsp; &nbsp; &nbsp; &nbsp;</span><img alt="" style="width : 848px; height : 231px; padding : 1px;" src="lib/NewItem5015.png"></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps2"><span class="rvts16">SystemRDL</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">property lock_bitmask{type=boolean; component=addrmap;};</span></p>
   <p class="rvps2"><span class="rvts356">property lock{type=string; component=reg|field;};</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;addrmap Lock{</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;lock_bitmask=1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;signal{activelow;sync;signalwidth=1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; desc="The signal is sync and activelow with width1";}hj;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; reg reg_2{</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; field{</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; hw=rw;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; sw=rw;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; onwrite=w;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; }F1[7:0]=0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;};</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; reg reg_3{</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; field{</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;lock="hj&amp;&amp;reg_2.F1";</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; hw=rw;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; sw=rw;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; onwrite=w;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; }F3[31:0]=0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; };</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; reg_2 reg_2;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; reg_3 reg_3;</span></p>
   <p class="rvps2"><span class="rvts356">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps2"><span class="rvts16">Generated RTL Output</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">output [bus_width-1:0] lock_bitmask;</span></p>
   <p class="rvps2"><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; reg [bus_width-1 : 0] reg2_bitmask;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; reg [bus_width-1 : 0] reg3_bitmask;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; always @(*)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg2_bitmask &nbsp;= {32{1'b1}};</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg3_bitmask &nbsp;= {32{1'b1}};</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg3_bitmask[0] = reg3_decode ? (!((hj) &amp;&amp; (reg2_F1_r))) : 1'b1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg3_bitmask[1] = reg3_decode ? (!((hj) &amp;&amp; (reg2_F1_r))) : 1'b1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg3_bitmask[2] = reg3_decode ? (!((hj) &amp;&amp; (reg2_F1_r))) : 1'b1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg3_bitmask[3] = reg3_decode ? (!((hj) &amp;&amp; (reg2_F1_r))) : 1'b1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg3_bitmask[4] = reg3_decode ? (!((hj) &amp;&amp; (reg2_F1_r))) : 1'b1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg3_bitmask[5] = reg3_decode ? (!((hj) &amp;&amp; (reg2_F1_r))) : 1'b1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg3_bitmask[6] = reg3_decode ? (!((hj) &amp;&amp; (reg2_F1_r))) : 1'b1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg3_bitmask[7] = reg3_decode ? (!((hj) &amp;&amp; (reg2_F1_r))) : 1'b1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg3_bitmask[8] = reg3_decode ? (!((hj) &amp;&amp; (reg2_F1_r))) : 1'b1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg3_bitmask[9] = reg3_decode ? (!((hj) &amp;&amp; (reg2_F1_r))) : 1'b1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg3_bitmask[10] = reg3_decode ? (!((hj) &amp;&amp; (reg2_F1_r))) : 1'b1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg3_bitmask[11] = reg3_decode ? (!((hj) &amp;&amp; (reg2_F1_r))) : 1'b1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg3_bitmask[12] = reg3_decode ? (!((hj) &amp;&amp; (reg2_F1_r))) : 1'b1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg3_bitmask[13] = reg3_decode ? (!((hj) &amp;&amp; (reg2_F1_r))) : 1'b1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg3_bitmask[14] = reg3_decode ? (!((hj) &amp;&amp; (reg2_F1_r))) : 1'b1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg3_bitmask[15] = reg3_decode ? (!((hj) &amp;&amp; (reg2_F1_r))) : 1'b1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg3_bitmask[16] = reg3_decode ? (!((hj) &amp;&amp; (reg2_F1_r))) : 1'b1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg3_bitmask[17] = reg3_decode ? (!((hj) &amp;&amp; (reg2_F1_r))) : 1'b1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg3_bitmask[18] = reg3_decode ? (!((hj) &amp;&amp; (reg2_F1_r))) : 1'b1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg3_bitmask[19] = reg3_decode ? (!((hj) &amp;&amp; (reg2_F1_r))) : 1'b1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg3_bitmask[20] = reg3_decode ? (!((hj) &amp;&amp; (reg2_F1_r))) : 1'b1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg3_bitmask[21] = reg3_decode ? (!((hj) &amp;&amp; (reg2_F1_r))) : 1'b1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg3_bitmask[22] = reg3_decode ? (!((hj) &amp;&amp; (reg2_F1_r))) : 1'b1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg3_bitmask[23] = reg3_decode ? (!((hj) &amp;&amp; (reg2_F1_r))) : 1'b1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg3_bitmask[24] = reg3_decode ? (!((hj) &amp;&amp; (reg2_F1_r))) : 1'b1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg3_bitmask[25] = reg3_decode ? (!((hj) &amp;&amp; (reg2_F1_r))) : 1'b1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg3_bitmask[26] = reg3_decode ? (!((hj) &amp;&amp; (reg2_F1_r))) : 1'b1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg3_bitmask[27] = reg3_decode ? (!((hj) &amp;&amp; (reg2_F1_r))) : 1'b1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg3_bitmask[28] = reg3_decode ? (!((hj) &amp;&amp; (reg2_F1_r))) : 1'b1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg3_bitmask[29] = reg3_decode ? (!((hj) &amp;&amp; (reg2_F1_r))) : 1'b1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg3_bitmask[30] = reg3_decode ? (!((hj) &amp;&amp; (reg2_F1_r))) : 1'b1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg3_bitmask[31] = reg3_decode ? (!((hj) &amp;&amp; (reg2_F1_r))) : 1'b1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; assign lock_bitmask =</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; reg2_bitmask &amp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; reg3_bitmask ;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps12"><a name="lock_with_signal"></a><span class="rvts126">Lock with signal on Reg/Field within Repeated Reg/section:</span><span class="rvts1110">&nbsp;</span><span class="rvts1111"> &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps12"><span class="rvts36">Signal can be used for lock within repeated registers/sections by adding ‘</span><span class="rvts15">%d’ </span><span class="rvts14">keyword</span><span class="rvts15"> </span><span class="rvts14">with signal. It works only with multiple bit signals where the width of signal can be equal to or greater than the repeat value. Here, %d is preceded by a signal always.&nbsp;</span></p>
<p class="rvps12"><span class="rvts14">Ex. -Here property </span><span class="rvts15">{lock=S1}</span><span class="rvts14"> can be replaced with </span><span class="rvts15">{lock=S1%d}</span><span class="rvts14"> in case repeat is used.&nbsp;</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps12"><span class="rvts392">NOTE:&nbsp;</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 53px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps445 noindent"><span class="rvts193">Currently, this feature does not support multiple hierarchy Repeat Values.</span></li>
 <li class="rvps445 noindent"><span class="rvts193">This feature is only supported for signals and complex expressions are not supported.</span></li>
</ul>
<p class="rvps12"><span class="rvts392"><br/></span></p>
<p class="rvps12"><span class="rvts14">This property must only be used when user wants to enable software read/writes according to the individual bit of signal with respect to repeat.</span></p>
<p class="rvps12"><span class="rvts14">For example, if width of signal S1 and the value of hierarchical repeat is 3, then software read/write of first iteration will be enabled with first bit of S1, i.e., S1[0]. Similarly, the software read/write of second iteration will be enabled with the second bit of S1, i.e., S1[1] and so on.</span></p>
<p class="rvps12"><span class="rvts36"><br/></span></p>
<p class="rvps2"><span class="rvts15">When lock is applied on Reg:</span></p>
<p class="rvps2"><span class="rvts351"><br/></span></p>
<p class="rvps2"><span class="rvts15">Example: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/lock_r/lock_r.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/lock_r/lock_r.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/lock_r/lock_r.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/lock_r/lock_r.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Register View</span></p>
<p class="rvps12"><span class="rvts36"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 631px; height : 379px; padding : 1px;" src="lib/NewItem5407.png"></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Spreadsheet View</span></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 763px; height : 217px; padding : 1px;" src="lib/NewItem5408.png"></p>
<p class="rvps3"><span class="rvts676"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">property lock { type=string; component = reg|field;}; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; addrmap B1 {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // Signals</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;signal { activelow; sync; signalwidth = 3;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; desc= " This signal is sync and activelow with width 3"; } S1[3];</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;addrmap Group1 {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;reg R1 {&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">lock = "S1,r%d" ;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; field {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;hw = rw;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;sw = rw;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; } F1[31:0] = 32'h0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; };</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;R1 R1;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;};</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; Group1 Group1[3];</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; };</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated Verilog Code</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">generate</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; genvar Group1_i;</span></p>
   <p class="rvps2"><span class="rvts6">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts356">for( Group1_i = 0; Group1_i &lt; Group1_count; Group1_i = Group1_i + 1)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin : Group1_gen</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; assign Group1_R1_wr_valid[Group1_i] = Group1_R1_decode[Group1_i] &amp;&amp; wr_stb ; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; assign Group1_R1_rd_valid[Group1_i] = Group1_R1_decode[Group1_i] &amp;&amp; rd_stb &amp;&amp; </span><span class="rvts367">!(S1[Group1_i])</span><span class="rvts356"> ;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; assign Group1_R1_decode[Group1_i] &nbsp;= (address[Group1_address_width-1 : 0] &nbsp; &nbsp;== Group1_R1_offset[Group1_i][Group1_address_width-1 : 0] ) ? 1'b1 : 1'b0;</span></p>
   <p class="rvps2"><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; always @(posedge clk)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (Group1_R1_F1_in_enb[Group1_i]) &nbsp; // F1 : HW Write</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">. &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end //Group1_gen</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; endgenerate&nbsp;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">When lock is applied on field</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 579px; height : 404px; padding : 1px;" src="lib/NewItem2123.jpg"></p>
<h2 class="rvps444"><span class="rvts0"><span class="rvts200"><br/></span></span></h2>
<p class="rvps2"><span class="rvts15">Generated Verilog Code</span></p>
<p class="rvps2"><span class="rvts25"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">generate</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; genvar Group1_i;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; for( Group1_i = 0; Group1_i &lt; Group1_count; Group1_i = Group1_i + 1)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin : Group1_gen</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; assign Group1_R1_wr_valid[Group1_i] = Group1_R1_decode[Group1_i] &amp;&amp; wr_stb;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; assign Group1_R1_rd_valid[Group1_i] = Group1_R1_decode[Group1_i] &amp;&amp; rd_stb;</span></p>
   <p class="rvps2"><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; always @(posedge clk)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Group1_R1_F1_q[Group1_i] &lt;= 32'd0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (Group1_R1_F1_in_enb[Group1_i]) &nbsp; // F1 : HW Write</span></p>
   <p class="rvps2"><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (Group1_R1_wr_valid[Group1_i] &amp;&amp; </span><span class="rvts367">!(S1[Group1_i])</span><span class="rvts356"> ) &nbsp; // F1 : SW Write</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Group1_R1_F1_q[Group1_i] &lt;= ( wr_data[31 : 0] &amp; reg_enb[31 : 0] ) | (Group1_R1_F1_q[Group1_i] &amp; (~reg_enb[31 : 0]));</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end // sw_write_close</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end // always clk</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; assign </span><span class="rvts367">Group1_R1_F1_q_temp</span><span class="rvts356">[Group1_i] = </span><span class="rvts367">!(S1[Group1_i])</span><span class="rvts356"> ? Group1_R1_F1_q[Group1_i] : 32'b0;</span></p>
   <p class="rvps2"><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; assign Group1_R1_rd_data[Group1_i] = Group1_R1_rd_valid[Group1_i] ? {</span><span class="rvts367">Group1_R1_F1_q_temp</span><span class="rvts356">[Group1_i]} : 32'b00000000000000000000000000000000;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; assign Group1_R1_rd_data_wor = Group1_R1_rd_data[Group1_i];</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end //Group1_gen</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; endgenerate</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts15">Example In SystemRDL</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">property lock &nbsp;{ type=string; component = reg | field;};</span></p>
   <p class="rvps2"><span class="rvts356">property lock_r { type=string; component = reg | field;};</span></p>
   <p class="rvps2"><span class="rvts356">property lock_set { type=string; component = reg| field;}; &nbsp; property lock_clear { type=string; component = reg| field;}; &nbsp; property lock_toggle { type=string; component = reg| field;}; &nbsp; &nbsp;addrmap block_name {&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;reg {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; field { &nbsp; &nbsp;} Fld[15:0] = 16’h0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; field { &nbsp; &nbsp;} Fld2[31:16] = 16'h0;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;} Reg1; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;reg {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; field {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;lock_set = "Reg1.Fld" ;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; } Fld[31:0] = 32’h0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;} Reg2;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;reg {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; field {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;lock_clear = "Reg1.Fld" ;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; } Fld[31:0] = 32’h0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;} Reg3;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;reg {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; field {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;lock_toggle = "Reg1.Fld" ;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; } Fld[31:0] = 32’h0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;} Reg4;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;reg {&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; lock = "Reg1.Fld||Reg2.Fld==8'b00000000 &amp;&amp; Reg1.Fld2==4'b0011";</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; field { &nbsp; } Fld[31:0] = 32’h0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;} Reg5;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;reg {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; field {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;lock_r = "Reg1.Fld" ;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; } Fld[31:0] = 32’h0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;} Reg6;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts202"><br/></span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><a name="diff_rw"></a><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts16">Lock With Different Regwidths</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 577px; height : 202px; padding : 1px;" src="lib/NewItem3009.png"></p>
<p class="rvps2"><span class="rvts15">Generated Code</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><img alt="" style="padding : 1px;" src="lib/NewItem3010.png"></p>
<p class="rvps2"><a name="repeat"></a><span class="rvts16"><br/></span></p>
<p class="rvps2"><span class="rvts16">Lock with Repeat</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDSWord</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><img alt="" style="padding : 1px;" src="lib/NewItem3467.png"></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">property lock {type = string ; component = reg |field ;};</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">addrmap Block1 {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; reg Reg1 {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; }F1[31:0] = 0x0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; };</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; reg Reg2 {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; lock = "Reg1.F1";</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; }F2[31:0] = 0x0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; };</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; Reg1 Reg1 @0x0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; Reg2 Reg2[3] @0x4;</span></p>
   <p class="rvps2"><span class="rvts356">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated UVM Code</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts14">. &nbsp;. &nbsp;. &nbsp;. &nbsp;.</span></p>
   <p class="rvps2"><span class="rvts356">class lockCB_Block1_Reg2 extends uvm_reg_cbs;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; local uvm_reg_field &nbsp;m_Reg1_F1;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; function new(uvm_reg_field Reg1_F1);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; m_Reg1_F1 = Reg1_F1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; virtual function void post_predict(input uvm_reg_field &nbsp;fld,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; input uvm_reg_data_t previous,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; inout uvm_reg_data_t value,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; input uvm_predict_e kind,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; input uvm_path_e path,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; input uvm_reg_map map);</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; if (kind == UVM_PREDICT_WRITE &amp;&amp; path == UVM_FRONTDOOR) begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if(m_Reg1_F1.get()) begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; value = previous;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts356">endclass</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">. &nbsp;. &nbsp;. &nbsp;. &nbsp;.</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;// Registering callback class instances with register fields</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; </span><span class="rvts385">lockCB_Block1_Reg2 lock_Block1_Reg2_F2;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts385">foreach(Reg2[Reg2_i])</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts385">lock_Block1_Reg2_F2 = new(Reg1.F1);</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; </span><span class="rvts385">uvm_reg_field_cb::add(Reg2[Reg2_i].F2, lock_Block1_Reg2_F2);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; </span><span class="rvts385">end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;</span><span class="rvts385">end</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts385"><br/></span></p>
<p class="rvps2"><span class="rvts126">Lock</span><a name="Lock_repeat_section"></a><span class="rvts126"> Property with repeated section</span></p>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemRDL&nbsp;</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps6"><span class="rvts370">property lock {type = string ; component = reg|field;};</span></p>
   <p class="rvps6"><span class="rvts370">addrmap top {</span></p>
   <p class="rvps6"><span class="rvts370">&nbsp;&nbsp;&nbsp;regfile rom_check {</span></p>
   <p class="rvps6"><span class="rvts371"><br/></span></p>
   <p class="rvps6"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;reg LEN_ACCESS {</span></p>
   <p class="rvps6"><span class="rvts371"><br/></span></p>
   <p class="rvps6"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field { hw = na; } ROM_LOCK [2:2];</span></p>
   <p class="rvps6"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; } REN&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; [1:1] = 1'b1;</span></p>
   <p class="rvps6"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; } WEN&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; [0:0] = 1'b1;</span></p>
   <p class="rvps6"><span class="rvts370">&nbsp;&nbsp;&nbsp;};</span></p>
   <p class="rvps6"><span class="rvts371"><br/></span></p>
   <p class="rvps6"><span class="rvts370">&nbsp;&nbsp;&nbsp;reg LCM_ROM {&nbsp;</span></p>
   <p class="rvps6"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {}f1 = 1'b0;</span></p>
   <p class="rvps6"><span class="rvts370">&nbsp;&nbsp;&nbsp;};</span></p>
   <p class="rvps6"><span class="rvts370">&nbsp;&nbsp;&nbsp;reg KM_ENBLE {</span></p>
   <p class="rvps6"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {}f1 = 1'b0;</span></p>
   <p class="rvps6"><span class="rvts370">&nbsp;&nbsp;&nbsp;};</span></p>
   <p class="rvps6"><span class="rvts371"><br/></span></p>
   <p class="rvps6"><span class="rvts370">&nbsp;&nbsp;&nbsp;LEN_ACCESS ACCESS;</span></p>
   <p class="rvps6"><span class="rvts370">&nbsp;&nbsp;&nbsp;LCM_ROM LCM_ROM;</span></p>
   <p class="rvps6"><span class="rvts370">&nbsp;&nbsp;&nbsp;KM_ENBLE KM_ENBLE;</span></p>
   <p class="rvps6"><span class="rvts370">&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts370">&nbsp;ACCESS.ROM_LOCK-&gt;lock = "ACCESS.ROM_LOCK%d==1&amp;&amp;LCM_ROM%d==0&amp;&amp;KM_ENBLE%d==1";</span></p>
   <p class="rvps6"><span class="rvts370">};</span></p>
   <p class="rvps6"><span class="rvts370">rom_check rom_check[8];</span></p>
   <p class="rvps6"><span class="rvts370">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDSWord</span><span class="rvts126">&nbsp;</span></p>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem3569.png"></p>
<p class="rvps3"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated Verilog Code</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">always @(posedge clk)&nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;romcheck_ACCESS_ROMLOCK_q[romcheck_i] &lt;= 1'd0;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts809">&nbsp;&nbsp;&nbsp;</span><span class="rvts373">if (romcheck_ACCESS_wr_valid[romcheck_i] &amp;&amp; !((((romcheck_ACCESS_ROMLOCK_q[romcheck_i]) == 1'b1) &amp;&amp; ((romcheck_LCMROM_rd_data[romcheck_i]) == 32'b0)) &amp;&amp; ((romcheck_KMENBLE_rd_data[romcheck_i]) == 32'b1))) &nbsp; &nbsp; //ROMLOCK : SW Write</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;romcheck_ACCESS_ROMLOCK_q[romcheck_i] &lt;= (wr_data [2]&nbsp; &amp; reg_enb&nbsp; [2] ) | (romcheck_ACCESS_ROMLOCK_q[romcheck_i] &amp; (~reg_enb&nbsp; [2] ));</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end //end always</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated UVM Code</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">foreach (romcheck[romcheck_i])</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;romcheck[romcheck_i].map(default_map, 'h0 + romcheck_i * 'hC);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts809">&nbsp;&nbsp;</span><span class="rvts373">lockCB_top_romcheck_ACCESS lock_top_romcheck_ACCESS_ROMLOCK;</span></p>
   <p class="rvps2"><span class="rvts369">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">foreach(romcheck[romcheck_i])</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts809">&nbsp;</span><span class="rvts373">lock_top_romcheck_ACCESS_ROMLOCK = new(romcheck[romcheck_i].LCMROM, romcheck[romcheck_i].KMENBLE, romcheck[romcheck_i].ACCESS.ROMLOCK,2);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;uvm_reg_field_cb::add(romcheck[romcheck_i].ACCESS.ROMLOCK, lock_top_romcheck_ACCESS_ROMLOCK);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts1112">&nbsp;</span><span class="rvts76">Hig</span><a name="High"></a><span class="rvts76">h bit-low bit control for lock in repeated field</span></p>
<p class="rvps2"><span class="rvts60"><br/></span></p>
<p class="rvps2"><span class="rvts76">Example:&nbsp;</span></p>
<p class="rvps2"><span class="rvts60"><br/></span></p>
<p class="rvps2"><span class="rvts76">IDSWord input:</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><img alt="" style="width : 598px; height : 204px;" src="lib/NewItem4350.png"></p>
<p class="rvps2"><span class="rvts418">Verilog Output:</span></p>
<p class="rvps2"><span class="rvts418"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts415">// REGISTER : REG1 PORT SIGNAL</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;Reg1_enb,</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;Reg1_FA0</span><span class="rvts415">_in,</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;Reg1_FA0</span><span class="rvts415">_in_enb,</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;Reg1_FA0</span><span class="rvts415">_r,</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;Reg1_FA1</span><span class="rvts415">_in,</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;Reg1_FA1</span><span class="rvts415">_in_enb,</span></p>
   <p class="rvps2"><span class="rvts435">&nbsp;Reg1_FA1</span><span class="rvts415">_r,</span></p>
   <p class="rvps2"><span class="rvts1114">. . .&nbsp;</span></p>
   <p class="rvps2"><span class="rvts371"><br/></span></p>
   <p class="rvps2"><span class="rvts415">// FIELD&nbsp; : FA0</span></p>
   <p class="rvps2"><span class="rvts415">// HW ACCESS&nbsp; : RW&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; WIDTH : 1</span></p>
   <p class="rvps2"><span class="rvts415">// SW ACCESS&nbsp; : RW&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; OFFSET : 0</span></p>
   <p class="rvps2"><span class="rvts415">//-----------------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts415">/*DESCRIPTION&nbsp; &nbsp; :</span></p>
   <p class="rvps2"><span class="rvts415">*/</span></p>
   <p class="rvps2"><span class="rvts371"><br/></span></p>
   <p class="rvps2"><span class="rvts415">always @(posedge clk)&nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts415">if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_FA0_q &lt;= 1'd0;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts415">else</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts371"><br/></span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;if (Reg1_FA0_in_enb) &nbsp; &nbsp; //FA0 : HW Write</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_FA0_q &lt;= Reg1_FA0_in;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (</span><span class="rvts435">Reg1_wr_valid &amp;&amp; !(Reg1_CT0_q</span><span class="rvts415">))&nbsp; //FA0 : SW Write</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_FA0_q &lt;= (wr_data [0]&nbsp; &amp; reg_enb&nbsp; [0] ) | (Reg1_FA0_q &amp; (~reg_enb&nbsp; [0] ));</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts371"><br/></span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts1114">. . .</span></p>
   <p class="rvps2"><span class="rvts415">//----------------------------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;// FIELD&nbsp; : CT0</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;// HW ACCESS&nbsp; : RW&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; WIDTH : 1</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;// SW ACCESS&nbsp; : RW&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; OFFSET : 16</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;//-----------------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;/*DESCRIPTION&nbsp; &nbsp; :</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;*/</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;always @(posedge clk)&nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_CT0_q &lt;= 1'd1;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (Reg1_CT0_in_enb) //CT0 : HW Write</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_CT0_q &lt;= Reg1_CT0_in;</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts415">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (Reg1_wr_valid) //CT0 : SW Write</span></p>
   <p class="rvps2"><span class="rvts371"><br/></span></p>
   <p class="rvps2"><span class="rvts1114">&nbsp;&nbsp;&nbsp;&nbsp;. . .</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">Summary</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<ol style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside;">
 <li class="rvps2 noindent"><span class="rvts14">Lock property can be specified on registers inside block and regroup.</span></li>
 <li class="rvps2 noindent"><span class="rvts14">Signals too can be used inside the "lock" property.</span></li>
 <li class="rvps2 noindent"><span class="rvts34">The lock register and register or fields on which the lock property is dependent can be in different reg groups but not in different blocks.</span></li>
</ol>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts66">Custom</span><a name="custom"></a><span class="rvts66"> string in lock expressions of a field using eval</span><a name="eval"></a><span class="rvts66">()</span></p>
<p class="rvps2"><span class="rvts66"><br/></span></p>
<p class="rvps2"><span class="rvts44">This allows the user to add custom strings as lock values in the input specification along with the keyword "</span><span class="rvts117">eval()</span><span class="rvts44">". In the examples shown below, lock property has been applied along with the repeat property.</span></p>
<p class="rvps2"><span class="rvts44"><br/></span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts66">IDS-NG &nbsp;Input (Register View):</span></p>
<p class="rvps2"><img alt="" style="padding : 1px;" src="lib/NewItem4412.png"></p>
<p class="rvps2"><span class="rvts66"><br/></span></p>
<p class="rvps2"><span class="rvts66"><br/></span></p>
<p class="rvps2"><span class="rvts66">IDS-NG Input (Spreadsheet view):</span></p>
<p class="rvps2"><span class="rvts66"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem4413.png"></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts66">Verilog Output:</span></p>
<p class="rvps2"><span class="rvts66"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts877">// REGISTER : REG1 PORT SIGNAL</span></p>
   <p class="rvps2"><span class="rvts877">&nbsp;&nbsp;&nbsp;&nbsp;Reg1_Cc0_in,</span></p>
   <p class="rvps2"><span class="rvts877">&nbsp;&nbsp;&nbsp;&nbsp;Reg1_Cc0_in_enb,</span></p>
   <p class="rvps2"><span class="rvts877">&nbsp;&nbsp;&nbsp;&nbsp;Reg1_Cc1_in,</span></p>
   <p class="rvps2"><span class="rvts877">&nbsp;&nbsp;&nbsp;&nbsp;Reg1_Cc1_in_enb,</span></p>
   <p class="rvps2"><span class="rvts877">&nbsp;&nbsp;&nbsp;&nbsp;Reg1_Cc2_in,</span></p>
   <p class="rvps2"><span class="rvts877">&nbsp;&nbsp;&nbsp;&nbsp;Reg1_Cc2_in_enb,</span></p>
   <p class="rvps2"><span class="rvts877">&nbsp;&nbsp;&nbsp;&nbsp;Reg1_Cc3_in,</span></p>
   <p class="rvps2"><span class="rvts877">&nbsp;&nbsp;&nbsp;&nbsp;Reg1_Cc3_in_enb,</span></p>
   <p class="rvps2"><span class="rvts877">&nbsp;&nbsp;&nbsp;</span><span class="rvts1113">&nbsp;. . .</span></p>
   <p class="rvps2"><span class="rvts371"><br/></span></p>
   <p class="rvps159"><span class="rvts811">// FIELD&nbsp; : CC0</span></p>
   <p class="rvps159"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;// HW ACCESS&nbsp; : WO&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; WIDTH : 1</span></p>
   <p class="rvps159"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;// SW ACCESS&nbsp; : RW&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; OFFSET : 0</span></p>
   <p class="rvps159"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;//-----------------------------------------------------------------</span></p>
   <p class="rvps159"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;/*DESCRIPTION&nbsp; &nbsp; :</span></p>
   <p class="rvps159"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;*/</span></p>
   <p class="rvps2"><span class="rvts371"><br/></span></p>
   <p class="rvps159"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;always @(posedge clk)&nbsp; begin</span></p>
   <p class="rvps159"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
   <p class="rvps159"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps159"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_Cc0_q &lt;= 1'd0;</span></p>
   <p class="rvps159"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps159"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps159"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts371"><br/></span></p>
   <p class="rvps159"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (Reg1_Cc0_in_enb) &nbsp; &nbsp; //Cc0 : HW Write</span></p>
   <p class="rvps159"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps159"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_Cc0_q &lt;= Reg1_Cc0_in;</span></p>
   <p class="rvps159"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps159"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps159"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps159"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (Reg1_wr_valid &amp;&amp; </span><span class="rvts805">!(wr_data[16]</span><span class="rvts811">)) &nbsp; &nbsp; &nbsp; &nbsp; //CC0 : SW Write</span></p>
   <p class="rvps159"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps159"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_Cc0_q &lt;= (wr_data [0]&nbsp; &amp; reg_enb&nbsp; [0] ) | (Reg1_Cc0_q &amp; (~reg_enb&nbsp; [0] ));</span></p>
   <p class="rvps159"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps159"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps159"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps159"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;end //end always</span></p>
   <p class="rvps2"><span class="rvts371"><br/></span></p>
   <p class="rvps2"><span class="rvts1113">&nbsp;. . .</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts126">Th</span><a name="F_21792"></a><span class="rvts126">e uvm file for lock on signal</span></p>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<p class="rvps2"><span class="rvts34">In the event that the lock attribute is utilized for signals, this enhancement provides the callbacks excluded UVM file generation. An hdl path must be provided for any register that uses the lock property on a signal. In this case, we additionally introduce the hw_interface signal, which updates the current field of the register through the backdoor alone.&nbsp;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-Word Input</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 602px; height : 208px;" src="lib/NewItem4747.png"></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">Generated UVM output</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps247"><span class="rvts370">`ifndef CLASS_blocka_block</span></p>
   <p class="rvps247"><span class="rvts370">`define CLASS_blocka_block</span></p>
   <p class="rvps247"><span class="rvts1115">class blocka_block extends uvm_reg_block;</span></p>
   <p class="rvps247"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;`uvm_object_utils(blocka_block)</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps247"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts1115">virtual blocka_signal_interface blocka_hw;</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps247"><span class="rvts1115">&nbsp;&nbsp;&nbsp;&nbsp;local uvm_reg_addr_t m_offset;</span></p>
   <p class="rvps247"><span class="rvts1115">&nbsp;&nbsp;&nbsp;&nbsp;uvm_reg_data_t value;</span></p>
   <p class="rvps247"><span class="rvts1115">&nbsp;&nbsp;&nbsp;&nbsp;uvm_reg_data_t previous;</span></p>
   <p class="rvps247"><span class="rvts1115">&nbsp;&nbsp;&nbsp;&nbsp;uvm_status_e status;</span></p>
   <p class="rvps247"><span class="rvts1115">&nbsp;&nbsp;&nbsp;&nbsp;uvm_predict_e kind;</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps247"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;rand blocka_regd regd;</span></p>
   <p class="rvps247"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;rand blocka_rege rege;</span></p>
   <p class="rvps2"><span class="rvts29"></span><br/><span class="rvts29"><br/></span></p>
   <p class="rvps247"><span class="rvts370">if(regd.has_hdl_path()) begin</span></p>
   <p class="rvps247"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regd.clear_hdl_path();</span></p>
   <p class="rvps247"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps247"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regd.add_hdl_path_slice("regd_Fld_q", 0, 32);</span></p>
   <p class="rvps247"><span class="rvts370">if(rege.has_hdl_path()) begin</span></p>
   <p class="rvps247"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rege.clear_hdl_path();</span></p>
   <p class="rvps247"><span class="rvts1116">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts370">&nbsp;&nbsp;end</span></p>
   <p class="rvps247"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rege.add_hdl_path_slice("rege_Fld_q", 0, 32);</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps8"><span class="rvts1117">Parame</span><a name="Parameterized"></a><span class="rvts1117">terized lock support</span></p>
<p class="rvps58"><span class="rvts68">Enhancement has been done to support the expression containing the parameter for the lock property, as the parameter used in the expression for the lock to get the desired IDS-generated output. This will help to use the parameter’s name to generate specified output for the lock property. Here, </span><span class="rvts34">the name of a parameter will be used as well as its value (a constant) in a particular specification.</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts433">IDS-NG:</span></p>
<p class="rvps2"><span class="rvts433"><br/></span></p>
<p class="rvps2"><img alt="" style="padding : 1px;" src="lib/NewItem4753.png"></p>
<p class="rvps2"><span class="rvts433"><br/></span></p>
<p class="rvps2"><img alt="" style="padding : 1px;" src="lib/NewItem4754.png"></p>
<p class="rvps2"><span class="rvts433"><br/></span></p>
<p class="rvps2"><span class="rvts433">SystemRDL Input:</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps12"><span class="rvts370">property lock {type=string; component = reg | field;};</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addrmap &nbsp;#( unsigned longint</span><span class="rvts1118"> $lock_val=4’b0010) </span><span class="rvts370">{</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;regfile {</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;signal { signalwidth=1;} sig_1;</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg {</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw=w;&nbsp;</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw=r;</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} data[15:0] = 16'b0;</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} lock_control @ 0;</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg {</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw=w;&nbsp;</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw=r;</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;</span><span class="rvts1119">lock = "!(lock_control.data == $lock_val || sig_1</span><span class="rvts1118">)";</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} num_exp_ship[3:2] = 2'b01;</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} reg_lock @2;</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;} test_regfile;</span></p>
   <p class="rvps12"><span class="rvts370">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps12"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts451">Generated RTL output for given System RDL input&nbsp; -</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">Generated RTL:</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35">For field:</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts304">&nbsp;</span><span class="rvts370">always @(posedge clk)&nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;testregfile_reglock_numexpship_q &lt;= 2'd1;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts1119">if(testregfile_reglock_wr_valid &amp;&amp; !(!((((testregfile_lockcontrol_data_q) == 16'd2) || (sig1)))))</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; //NUMEXPSHIP : SW Write</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;testregfile_reglock_numexpship_q &lt;= (wr_data [3 : 2]&nbsp; &amp; reg_enb&nbsp; [3 : 2] ) | (testregfile_reglock_numexpship_q &amp; (~reg_enb&nbsp; [3 : 2] ));</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts684">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts35">For Register:</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">&nbsp;</span><span class="rvts1119">assign testregfile_reglock_wr_valid = testregfile_reglock_decode &amp;&amp; wr_stb &nbsp; &amp;&amp; !(!((((testregfile_lockcontrol_data_q) == 16'd2) || (sig1))))) </span><span class="rvts1118">&nbsp;&nbsp;</span><span class="rvts370">&nbsp;// Write valid protected by lock;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<p class="rvps2"><span class="rvts126">Remov</span><a name="uvm_lock_model"></a><span class="rvts126">al of lock model call function</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts393">Examples</span><span class="rvts35">: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_lock_model/uvm_lock_model.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts21"> &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_lock_model/uvm_lock_model.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_lock_model/uvm_lock_model.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/uvm_lock_model/uvm_lock_model.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 616px; height : 322px; padding : 1px;" src="lib/NewItem5176.png"></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 547px; height : 239px; padding : 1px;" src="lib/NewItem5177.png"></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemRDL</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">property uvm_lock_model { type = boolean; component = addrmap ; };</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">addrmap block1 {</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; </span><span class="rvts373">uvm_lock_model = false ;</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; reg reg1 {&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; field {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; } f1[31:16] = 16'h0;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; field {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; } f2[15:0] = 16'h0;</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; };</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; reg reg2 {&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; field {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; } f1[31:16] = 16'h0;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; field {</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; } f2[15:0] = 16'h0;</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; };</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; reg1 reg1 @0x0;</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; reg2 reg2 @0x4;</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">Generated UVM Output</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">`ifndef CLASS_block1_reg1</span></p>
   <p class="rvps2"><span class="rvts370">`define CLASS_block1_reg1</span></p>
   <p class="rvps2"><span class="rvts370">class block1_reg1 extends uvm_reg;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; `uvm_object_utils(block1_reg1)</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; rand uvm_reg_field f1;/**/</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; rand uvm_reg_field f2;/**/</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // Function : new</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; function new(string name = "block1_reg1");</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; super.new(name, 32, build_coverage(UVM_NO_COVERAGE));</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; add_coverage(build_coverage(UVM_NO_COVERAGE));</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // Function : build</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; virtual function void build();</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; this.f1 = uvm_reg_field::type_id::create("f1");</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; this.f1.configure(.parent(this), .size(16), .lsb_pos(16), .access("RW"), .volatile(0), .reset(16'd0), .has_reset(1), .is_rand(1), .individually_accessible(0));</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; this.f2 = uvm_reg_field::type_id::create("f2");</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; this.f2.configure(.parent(this), .size(16), .lsb_pos(0), .access("RW"), .volatile(0), .reset(16'd0), .has_reset(1), .is_rand(1), .individually_accessible(0));</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts370">endclass</span></p>
   <p class="rvps2"><span class="rvts370">`endif</span></p>
   <p class="rvps2"><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span></p>
   <p class="rvps2"><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span></p>
   <p class="rvps2"><span class="rvts370">`ifndef CLASS_block1_reg2</span></p>
   <p class="rvps2"><span class="rvts370">`define CLASS_block1_reg2</span></p>
   <p class="rvps2"><span class="rvts370">class block1_reg2 extends uvm_reg;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; `uvm_object_utils(block1_reg2)</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; rand uvm_reg_field f1;/**/</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; rand uvm_reg_field f2;/**/</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // Function : new</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; function new(string name = "block1_reg2");</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; super.new(name, 32, build_coverage(UVM_NO_COVERAGE));</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; add_coverage(build_coverage(UVM_NO_COVERAGE));</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // Function : build</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; virtual function void build();</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; this.f1 = uvm_reg_field::type_id::create("f1");</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; this.f1.configure(.parent(this), .size(16), .lsb_pos(16), .access("RW"), .volatile(0), .reset(16'd0), .has_reset(1), .is_rand(1), .individually_accessible(0));</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; this.f2 = uvm_reg_field::type_id::create("f2");</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; this.f2.configure(.parent(this), .size(16), .lsb_pos(0), .access("RW"), .volatile(0), .reset(16'd0), .has_reset(1), .is_rand(1), .individually_accessible(0));</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts370">endclass</span></p>
   <p class="rvps2"><span class="rvts370">`endif</span></p>
   <p class="rvps2"><span class="rvts370">`ifndef CLASS_block1_block</span></p>
   <p class="rvps2"><span class="rvts370">`define CLASS_block1_block</span></p>
   <p class="rvps2"><span class="rvts370">class block1_block extends uvm_reg_block;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; `uvm_object_utils(block1_block)</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; rand block1_reg1 reg1;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; rand block1_reg2 reg2;</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // Function : new</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; function new(string name = "block1_block");</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; super.new(name, UVM_NO_COVERAGE);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; // Function : build</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; virtual function void build();</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; //define default map and add reg/regfiles</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; default_map= create_map("default_map", 'h0, 4, UVM_BIG_ENDIAN, 1);</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; //REG1</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; reg1 = block1_reg1::type_id::create("reg1");</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; reg1.configure(this, null, "reg1");</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; reg1.build();</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; default_map.add_reg( reg1, 'h0, "RW");</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; //REG2</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; reg2 = block1_reg2::type_id::create("reg2");</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; reg2.configure(this, null, "reg2");</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; reg2.build();</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; default_map.add_reg( reg2, 'h4, "RW");</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">endclass</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts27">Lo</span><a name="Lock_66"></a><span class="rvts27">ck property with software access read-to-clear</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts34">The value of the lock property can also be an expression consisting of different register fields and if the expression is true, then the register becomes read-only which is otherwise a read-writable register. Now, enhancement have been done for supporting </span><span class="rvts36">lock property with software access read-to-clear (rc/wrc), i.e., </span><span class="rvts34">Using lock=”reg1.f1,rc” property on the field level to clear the counter value.</span></p>
<p class="rvps2"><span class="rvts371"><br/></span></p>
<p class="rvps2"><span class="rvts393">Examples</span><span class="rvts35">: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/lock_rc/lock_rc.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts21"> &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/lock_rc/lock_rc.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/lock_rc/lock_rc.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/lock_rc/lock_rc.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 664px; height : 349px; padding : 1px;" src="lib/NewItem5041.png"></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 765px; height : 191px; padding : 1px;" src="lib/NewItem5042.png"></p>
<p class="rvps3"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemRDL</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps197"><span class="rvts370">property lock {type = string; component = reg|field;};</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps197"><span class="rvts370">addrmap block1 {</span></p>
   <p class="rvps197"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;reg Reg1 {&nbsp;</span></p>
   <p class="rvps197"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
   <p class="rvps197"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps197"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
   <p class="rvps197"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
   <p class="rvps197"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;onread=r;</span></p>
   <p class="rvps197"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;onwrite=w;</span></p>
   <p class="rvps197"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} F1[31:0] = 32'h0;</span></p>
   <p class="rvps197"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;};</span></p>
   <p class="rvps197"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;Reg1 Reg1;</span></p>
   <p class="rvps197"><span class="rvts370">&nbsp;</span></p>
   <p class="rvps197"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;reg Reg2 {&nbsp;</span></p>
   <p class="rvps197"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
   <p class="rvps197"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps197"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {&nbsp;</span></p>
   <p class="rvps197"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">lock = "Reg1.F1,rc";</span></p>
   <p class="rvps197"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">&nbsp;counter;</span></p>
   <p class="rvps197"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = na;</span></p>
   <p class="rvps197"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
   <p class="rvps197"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;onread=rclr;</span></p>
   <p class="rvps197"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;onwrite=w;</span></p>
   <p class="rvps197"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} F1[31:0] = 32'h0;</span></p>
   <p class="rvps197"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;};</span></p>
   <p class="rvps197"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;Reg2 Reg2;</span></p>
   <p class="rvps197"><span class="rvts370">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps197"><span class="rvts35"><br/></span></p>
<p class="rvps197"><span class="rvts35">Generated Verilog Output</span></p>
<div class="rvps197">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps197"><span class="rvts877">module block1_ids(&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps197"><span class="rvts877">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps197"><span class="rvts877">&nbsp;&nbsp;&nbsp;&nbsp;// REGISTER : REG1 PORT SIGNAL</span></p>
   <p class="rvps197"><span class="rvts877">&nbsp;&nbsp;&nbsp;&nbsp;Reg1_enb,</span></p>
   <p class="rvps197"><span class="rvts877">&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F1_in,</span></p>
   <p class="rvps197"><span class="rvts877">&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F1_in_enb,</span></p>
   <p class="rvps197"><span class="rvts877">&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F1_r,</span></p>
   <p class="rvps197"><span class="rvts877">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps197"><span class="rvts877">&nbsp;&nbsp;&nbsp;&nbsp;Reg2_F1_overflow,</span></p>
   <p class="rvps197"><span class="rvts877">&nbsp;&nbsp;&nbsp;&nbsp;Reg2_F1_in_enb,</span></p>
   <p class="rvps197"><span class="rvts877">.</span></p>
   <p class="rvps197"><span class="rvts877">.</span></p>
   <p class="rvps197"><span class="rvts877">.</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps197"><span class="rvts877">begin</span></p>
   <p class="rvps197"><span class="rvts877">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (Reg2_wr_valid) //F1 : SW Write</span></p>
   <p class="rvps197"><span class="rvts877">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps197"><span class="rvts877">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg2_F1_q &lt;= (wr_data [31 : 0]&nbsp; &amp; reg_enb&nbsp; [31 : 0] ) | (Reg2_F1_q &amp; (~reg_enb&nbsp; [31 : 0] ));</span></p>
   <p class="rvps197"><span class="rvts877">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps197"><span class="rvts877">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps197"><span class="rvts877">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps197"><span class="rvts877">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts1120">if (Reg2_rd_valid &amp;&amp; !(Reg1_F1_q)) //F1 : SW Read to Clear</span></p>
   <p class="rvps197"><span class="rvts877">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps197"><span class="rvts877">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg2_F1_q &lt;= 32'h0;</span></p>
   <p class="rvps197"><span class="rvts877">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps197"><span class="rvts877">.</span></p>
   <p class="rvps197"><span class="rvts877">.</span></p>
  </td>
 </tr>
</table>
</div>
<p></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com/feature-tour/stunning-user-interface/">Effortlessly Create Professional Documentation with HelpNDoc's Clean UI</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

