Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sun Jul 24 09:47:53 2022
| Host         : dgraz running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file project_reti_logiche_timing_summary_routed.rpt -pb project_reti_logiche_timing_summary_routed.pb -rpx project_reti_logiche_timing_summary_routed.rpx -warn_on_violation
| Design       : project_reti_logiche
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   110         
LUTAR-1    Warning           LUT drives async reset alert  20          
TIMING-20  Warning           Non-clocked latch             40          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (647)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (353)
5. checking no_input_delay (10)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (647)
--------------------------
 There are 110 register/latch pins with no clock driven by root clock pin: i_clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_data[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_data[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_data[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_data[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_data[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_data[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_data[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_data[7] (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: i_rst (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: i_start (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cont/controller_clk_reg/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: cont/current_state_reg[0]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: cont/current_state_reg[1]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: cont/current_state_reg[2]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: cont/current_state_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cont/next_state_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cont/next_state_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cont/next_state_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cont/next_state_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[0]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[0]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[0]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[10]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[10]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[11]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[11]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[12]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[12]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[13]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[13]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[14]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[14]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[15]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[15]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[16]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[16]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[17]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[17]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[18]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[18]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[19]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[19]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[1]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[1]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[1]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[20]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[20]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[21]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[21]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[22]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[22]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[23]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[23]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[24]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[24]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[25]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[25]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[26]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[26]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[27]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[27]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[28]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[28]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[29]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[29]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[2]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[2]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[2]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[30]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[30]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[31]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[31]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[31]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[3]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[3]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[3]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[4]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[4]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[4]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[5]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[5]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[5]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[6]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[6]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[6]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[7]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[7]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[7]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[8]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[8]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[9]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cont/number_of_words_reg[9]_P/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (353)
--------------------------------------------------
 There are 353 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  380          inf        0.000                      0                  380           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           380 Endpoints
Min Delay           380 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            cont/base_write_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.679ns  (logic 1.178ns (13.578%)  route 7.501ns (86.422%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
    T18                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  i_start_IBUF_inst/O
                         net (fo=14, routed)          2.482     3.440    cont/i_start_IBUF
    SLICE_X1Y128         LUT2 (Prop_lut2_I1_O)        0.124     3.564 f  cont/controller_rst_BUFG_inst_i_1/O
                         net (fo=2, routed)           2.967     6.531    controller_rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.627 f  controller_rst_BUFG_inst/O
                         net (fo=41, routed)          2.053     8.679    cont/controller_rst_BUFG
    SLICE_X0Y116         FDCE                                         f  cont/base_write_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            cont/base_write_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.679ns  (logic 1.178ns (13.578%)  route 7.501ns (86.422%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
    T18                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  i_start_IBUF_inst/O
                         net (fo=14, routed)          2.482     3.440    cont/i_start_IBUF
    SLICE_X1Y128         LUT2 (Prop_lut2_I1_O)        0.124     3.564 f  cont/controller_rst_BUFG_inst_i_1/O
                         net (fo=2, routed)           2.967     6.531    controller_rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.627 f  controller_rst_BUFG_inst/O
                         net (fo=41, routed)          2.053     8.679    cont/controller_rst_BUFG
    SLICE_X0Y116         FDCE                                         f  cont/base_write_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            cont/base_write_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.679ns  (logic 1.178ns (13.578%)  route 7.501ns (86.422%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
    T18                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  i_start_IBUF_inst/O
                         net (fo=14, routed)          2.482     3.440    cont/i_start_IBUF
    SLICE_X1Y128         LUT2 (Prop_lut2_I1_O)        0.124     3.564 f  cont/controller_rst_BUFG_inst_i_1/O
                         net (fo=2, routed)           2.967     6.531    controller_rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.627 f  controller_rst_BUFG_inst/O
                         net (fo=41, routed)          2.053     8.679    cont/controller_rst_BUFG
    SLICE_X0Y116         FDCE                                         f  cont/base_write_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            cont/base_write_reg[3]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.679ns  (logic 1.178ns (13.578%)  route 7.501ns (86.422%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
    T18                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  i_start_IBUF_inst/O
                         net (fo=14, routed)          2.482     3.440    cont/i_start_IBUF
    SLICE_X1Y128         LUT2 (Prop_lut2_I1_O)        0.124     3.564 f  cont/controller_rst_BUFG_inst_i_1/O
                         net (fo=2, routed)           2.967     6.531    controller_rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.627 f  controller_rst_BUFG_inst/O
                         net (fo=41, routed)          2.053     8.679    cont/controller_rst_BUFG
    SLICE_X0Y116         FDPE                                         f  cont/base_write_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            cont/base_write_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.678ns  (logic 1.178ns (13.579%)  route 7.500ns (86.421%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
    T18                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  i_start_IBUF_inst/O
                         net (fo=14, routed)          2.482     3.440    cont/i_start_IBUF
    SLICE_X1Y128         LUT2 (Prop_lut2_I1_O)        0.124     3.564 f  cont/controller_rst_BUFG_inst_i_1/O
                         net (fo=2, routed)           2.967     6.531    controller_rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.627 f  controller_rst_BUFG_inst/O
                         net (fo=41, routed)          2.052     8.678    cont/controller_rst_BUFG
    SLICE_X0Y117         FDCE                                         f  cont/base_write_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            cont/base_write_reg[5]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.678ns  (logic 1.178ns (13.579%)  route 7.500ns (86.421%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
    T18                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  i_start_IBUF_inst/O
                         net (fo=14, routed)          2.482     3.440    cont/i_start_IBUF
    SLICE_X1Y128         LUT2 (Prop_lut2_I1_O)        0.124     3.564 f  cont/controller_rst_BUFG_inst_i_1/O
                         net (fo=2, routed)           2.967     6.531    controller_rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.627 f  controller_rst_BUFG_inst/O
                         net (fo=41, routed)          2.052     8.678    cont/controller_rst_BUFG
    SLICE_X0Y117         FDPE                                         f  cont/base_write_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            cont/base_write_reg[6]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.678ns  (logic 1.178ns (13.579%)  route 7.500ns (86.421%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
    T18                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  i_start_IBUF_inst/O
                         net (fo=14, routed)          2.482     3.440    cont/i_start_IBUF
    SLICE_X1Y128         LUT2 (Prop_lut2_I1_O)        0.124     3.564 f  cont/controller_rst_BUFG_inst_i_1/O
                         net (fo=2, routed)           2.967     6.531    controller_rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.627 f  controller_rst_BUFG_inst/O
                         net (fo=41, routed)          2.052     8.678    cont/controller_rst_BUFG
    SLICE_X0Y117         FDPE                                         f  cont/base_write_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            cont/base_write_reg[7]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.678ns  (logic 1.178ns (13.579%)  route 7.500ns (86.421%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
    T18                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  i_start_IBUF_inst/O
                         net (fo=14, routed)          2.482     3.440    cont/i_start_IBUF
    SLICE_X1Y128         LUT2 (Prop_lut2_I1_O)        0.124     3.564 f  cont/controller_rst_BUFG_inst_i_1/O
                         net (fo=2, routed)           2.967     6.531    controller_rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.627 f  controller_rst_BUFG_inst/O
                         net (fo=41, routed)          2.052     8.678    cont/controller_rst_BUFG
    SLICE_X0Y117         FDPE                                         f  cont/base_write_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            cont/base_write_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.676ns  (logic 1.178ns (13.582%)  route 7.498ns (86.418%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
    T18                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  i_start_IBUF_inst/O
                         net (fo=14, routed)          2.482     3.440    cont/i_start_IBUF
    SLICE_X1Y128         LUT2 (Prop_lut2_I1_O)        0.124     3.564 f  cont/controller_rst_BUFG_inst_i_1/O
                         net (fo=2, routed)           2.967     6.531    controller_rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.627 f  controller_rst_BUFG_inst/O
                         net (fo=41, routed)          2.050     8.676    cont/controller_rst_BUFG
    SLICE_X0Y118         FDCE                                         f  cont/base_write_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            cont/base_write_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.676ns  (logic 1.178ns (13.582%)  route 7.498ns (86.418%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
    T18                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  i_start_IBUF_inst/O
                         net (fo=14, routed)          2.482     3.440    cont/i_start_IBUF
    SLICE_X1Y128         LUT2 (Prop_lut2_I1_O)        0.124     3.564 f  cont/controller_rst_BUFG_inst_i_1/O
                         net (fo=2, routed)           2.967     6.531    controller_rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.627 f  controller_rst_BUFG_inst/O
                         net (fo=41, routed)          2.050     8.676    cont/controller_rst_BUFG
    SLICE_X0Y118         FDCE                                         f  cont/base_write_reg[11]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 str_mng/half_z_inout_shifter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            str_mng/half_z_inout_shifter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE                         0.000     0.000 r  str_mng/half_z_inout_shifter_reg[5]/C
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  str_mng/half_z_inout_shifter_reg[5]/Q
                         net (fo=2, routed)           0.059     0.200    str_mng/p_0_in[5]
    SLICE_X0Y128         FDRE                                         r  str_mng/half_z_inout_shifter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder/FF1/output_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            encoder/FF2/output_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.146ns (53.353%)  route 0.128ns (46.647%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDCE                         0.000     0.000 r  encoder/FF1/output_reg/C
    SLICE_X1Y114         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  encoder/FF1/output_reg/Q
                         net (fo=2, routed)           0.128     0.274    encoder/FF2/output
    SLICE_X1Y114         FDCE                                         r  encoder/FF2/output_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont/base_read_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cont/mem_address_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.191ns (63.886%)  route 0.108ns (36.114%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDCE                         0.000     0.000 r  cont/base_read_reg[0]/C
    SLICE_X1Y115         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  cont/base_read_reg[0]/Q
                         net (fo=2, routed)           0.108     0.254    cont/base_read_reg[0]
    SLICE_X0Y115         LUT3 (Prop_lut3_I0_O)        0.045     0.299 r  cont/mem_address_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.299    cont/mem_address_reg[0]_i_1_n_0
    SLICE_X0Y115         LDCE                                         r  cont/mem_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont/next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            cont/current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.178ns (59.298%)  route 0.122ns (40.702%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         LDCE                         0.000     0.000 r  cont/next_state_reg[2]/G
    SLICE_X2Y121         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  cont/next_state_reg[2]/Q
                         net (fo=4, routed)           0.122     0.300    cont/next_state[2]
    SLICE_X0Y121         FDCE                                         r  cont/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont/number_of_words_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            cont/number_of_words_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.203ns (67.483%)  route 0.098ns (32.517%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         LDCE                         0.000     0.000 r  cont/number_of_words_reg[0]_LDC/G
    SLICE_X4Y113         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cont/number_of_words_reg[0]_LDC/Q
                         net (fo=4, routed)           0.098     0.256    cont/number_of_words_reg[0]_LDC_n_0
    SLICE_X5Y113         LUT3 (Prop_lut3_I1_O)        0.045     0.301 r  cont/number_of_words[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.301    cont/number_of_words02_in[0]
    SLICE_X5Y113         FDPE                                         r  cont/number_of_words_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont/next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cont/current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.178ns (57.056%)  route 0.134ns (42.944%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         LDCE                         0.000     0.000 r  cont/next_state_reg[0]/G
    SLICE_X2Y121         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  cont/next_state_reg[0]/Q
                         net (fo=4, routed)           0.134     0.312    cont/next_state[0]
    SLICE_X0Y121         FDCE                                         r  cont/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder/p2k_reg/G
                            (positive level-sensitive latch)
  Destination:            str_mng/half_z_inout_shifter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.158ns (45.144%)  route 0.192ns (54.856%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         LDCE                         0.000     0.000 r  encoder/p2k_reg/G
    SLICE_X0Y125         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  encoder/p2k_reg/Q
                         net (fo=2, routed)           0.192     0.350    str_mng/conv_encoder_out[0]
    SLICE_X0Y128         FDRE                                         r  str_mng/half_z_inout_shifter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont/next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            cont/current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.178ns (50.523%)  route 0.174ns (49.477%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         LDCE                         0.000     0.000 r  cont/next_state_reg[1]/G
    SLICE_X2Y121         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  cont/next_state_reg[1]/Q
                         net (fo=4, routed)           0.174     0.352    cont/next_state[1]
    SLICE_X0Y121         FDCE                                         r  cont/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder/p1k_reg/G
                            (positive level-sensitive latch)
  Destination:            str_mng/half_z_inout_shifter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.158ns (44.739%)  route 0.195ns (55.261%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         LDCE                         0.000     0.000 r  encoder/p1k_reg/G
    SLICE_X0Y125         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  encoder/p1k_reg/Q
                         net (fo=2, routed)           0.195     0.353    str_mng/conv_encoder_out[1]
    SLICE_X0Y127         FDRE                                         r  str_mng/half_z_inout_shifter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cont/next_state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            cont/current_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.178ns (50.080%)  route 0.177ns (49.920%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         LDCE                         0.000     0.000 r  cont/next_state_reg[3]/G
    SLICE_X2Y121         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  cont/next_state_reg[3]/Q
                         net (fo=4, routed)           0.177     0.355    cont/next_state[3]
    SLICE_X0Y121         FDCE                                         r  cont/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------





