#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000286739090b0 .scope module, "usingjk" "usingjk" 2 27;
 .timescale 0 0;
v000002867395d130_0 .net "FA", 0 0, v00000286738fe300_0;  1 drivers
v000002867395cff0_0 .net "FB", 0 0, v00000286738fed00_0;  1 drivers
v000002867395e350_0 .net "state", 1 0, L_000002867395d3b0;  1 drivers
v000002867395ce10_0 .var "t_clock", 0 0;
v000002867395c9b0_0 .var "t_reset", 0 0;
v000002867395d630_0 .var "t_x_in", 0 0;
L_000002867395d3b0 .concat [ 1 1 0 0], v00000286738fed00_0, v00000286738fe300_0;
S_0000028673909240 .scope module, "p" "using_jk" 2 30, 2 1 0, S_00000286739090b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "FA";
    .port_info 1 /OUTPUT 1 "FB";
    .port_info 2 /INPUT 1 "x_in";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /INPUT 1 "reset";
L_00000286738fa800 .functor BUFZ 1, v000002867395d630_0, C4<0>, C4<0>, C4<0>;
L_00000286738fa790 .functor NOT 1, v00000286738fe300_0, C4<0>, C4<0>, C4<0>;
L_00000286738fa9c0 .functor AND 1, L_00000286738fa790, v000002867395d630_0, C4<1>, C4<1>;
L_00000286738faaa0 .functor NOT 1, v000002867395d630_0, C4<0>, C4<0>, C4<0>;
L_00000286738fab10 .functor NOT 1, v00000286738fe300_0, C4<0>, C4<0>, C4<0>;
L_00000286738fa870 .functor AND 1, L_00000286738fab10, v000002867395d630_0, C4<1>, C4<1>;
v000002867395d270_0 .net "FA", 0 0, v00000286738fe300_0;  alias, 1 drivers
v000002867395d770_0 .net "FB", 0 0, v00000286738fed00_0;  alias, 1 drivers
v000002867395d450_0 .net "JA", 0 0, L_00000286738fa800;  1 drivers
v000002867395d310_0 .net "JB", 0 0, L_00000286738fa9c0;  1 drivers
v000002867395d950_0 .net "KA", 0 0, L_00000286738faaa0;  1 drivers
v000002867395d090_0 .net "KB", 0 0, L_00000286738fa870;  1 drivers
v000002867395cf50_0 .net *"_ivl_2", 0 0, L_00000286738fa790;  1 drivers
v000002867395cc30_0 .net *"_ivl_8", 0 0, L_00000286738fab10;  1 drivers
v000002867395e210_0 .net "clock", 0 0, v000002867395ce10_0;  1 drivers
v000002867395e3f0_0 .net "reset", 0 0, v000002867395c9b0_0;  1 drivers
v000002867395ceb0_0 .net "x_in", 0 0, v000002867395d630_0;  1 drivers
S_0000028673906a20 .scope module, "J_A" "JKFF" 2 10, 2 14 0, S_0000028673909240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "J";
    .port_info 2 /INPUT 1 "K";
    .port_info 3 /INPUT 1 "Clk";
    .port_info 4 /INPUT 1 "rst";
L_00000286738fa4f0 .functor NOT 1, v00000286738fe300_0, C4<0>, C4<0>, C4<0>;
L_00000286738fa5d0 .functor AND 1, L_00000286738fa800, L_00000286738fa4f0, C4<1>, C4<1>;
L_00000286738fa560 .functor NOT 1, L_00000286738faaa0, C4<0>, C4<0>, C4<0>;
L_000002867395f410 .functor AND 1, L_00000286738fa560, v00000286738fe300_0, C4<1>, C4<1>;
L_000002867395f250 .functor OR 1, L_00000286738fa5d0, L_000002867395f410, C4<0>, C4<0>;
v00000286738fe620_0 .net "Clk", 0 0, v000002867395ce10_0;  alias, 1 drivers
v00000286738fe760_0 .net "J", 0 0, L_00000286738fa800;  alias, 1 drivers
v00000286738fe800_0 .net "JK", 0 0, L_000002867395f250;  1 drivers
v00000286738fe3a0_0 .net "K", 0 0, L_00000286738faaa0;  alias, 1 drivers
v00000286738ff0c0_0 .net "Q", 0 0, v00000286738fe300_0;  alias, 1 drivers
v00000286738feda0_0 .net *"_ivl_0", 0 0, L_00000286738fa4f0;  1 drivers
v00000286738fe440_0 .net *"_ivl_2", 0 0, L_00000286738fa5d0;  1 drivers
v00000286738fef80_0 .net *"_ivl_4", 0 0, L_00000286738fa560;  1 drivers
v00000286738fe4e0_0 .net *"_ivl_6", 0 0, L_000002867395f410;  1 drivers
v00000286738ff200_0 .net "rst", 0 0, v000002867395c9b0_0;  alias, 1 drivers
S_0000028673906bb0 .scope module, "JK1" "DFF" 2 18, 2 21 0, S_0000028673906a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "Clk";
    .port_info 3 /INPUT 1 "rst";
v00000286738ff020_0 .net "Clk", 0 0, v000002867395ce10_0;  alias, 1 drivers
v00000286738febc0_0 .net "D", 0 0, L_000002867395f250;  alias, 1 drivers
v00000286738fe300_0 .var "Q", 0 0;
v00000286738ff160_0 .net "rst", 0 0, v000002867395c9b0_0;  alias, 1 drivers
E_00000286738fd0d0/0 .event negedge, v00000286738ff160_0;
E_00000286738fd0d0/1 .event posedge, v00000286738ff020_0;
E_00000286738fd0d0 .event/or E_00000286738fd0d0/0, E_00000286738fd0d0/1;
S_00000286738b6c10 .scope module, "J_B" "JKFF" 2 11, 2 14 0, S_0000028673909240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "J";
    .port_info 2 /INPUT 1 "K";
    .port_info 3 /INPUT 1 "Clk";
    .port_info 4 /INPUT 1 "rst";
L_000002867395f4f0 .functor NOT 1, v00000286738fed00_0, C4<0>, C4<0>, C4<0>;
L_000002867395ee60 .functor AND 1, L_00000286738fa9c0, L_000002867395f4f0, C4<1>, C4<1>;
L_000002867395f480 .functor NOT 1, L_00000286738fa870, C4<0>, C4<0>, C4<0>;
L_000002867395eae0 .functor AND 1, L_000002867395f480, v00000286738fed00_0, C4<1>, C4<1>;
L_000002867395efb0 .functor OR 1, L_000002867395ee60, L_000002867395eae0, C4<0>, C4<0>;
v00000286738fe8a0_0 .net "Clk", 0 0, v000002867395ce10_0;  alias, 1 drivers
v00000286738fe940_0 .net "J", 0 0, L_00000286738fa9c0;  alias, 1 drivers
v00000286738fe9e0_0 .net "JK", 0 0, L_000002867395efb0;  1 drivers
v00000286738fee40_0 .net "K", 0 0, L_00000286738fa870;  alias, 1 drivers
v00000286738fea80_0 .net "Q", 0 0, v00000286738fed00_0;  alias, 1 drivers
v00000286738feee0_0 .net *"_ivl_0", 0 0, L_000002867395f4f0;  1 drivers
v00000286738feb20_0 .net *"_ivl_2", 0 0, L_000002867395ee60;  1 drivers
v000002867395d8b0_0 .net *"_ivl_4", 0 0, L_000002867395f480;  1 drivers
v000002867395d1d0_0 .net *"_ivl_6", 0 0, L_000002867395eae0;  1 drivers
v000002867395e2b0_0 .net "rst", 0 0, v000002867395c9b0_0;  alias, 1 drivers
S_00000286738b6da0 .scope module, "JK1" "DFF" 2 18, 2 21 0, S_00000286738b6c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "Clk";
    .port_info 3 /INPUT 1 "rst";
v00000286738fec60_0 .net "Clk", 0 0, v000002867395ce10_0;  alias, 1 drivers
v00000286738fe6c0_0 .net "D", 0 0, L_000002867395efb0;  alias, 1 drivers
v00000286738fed00_0 .var "Q", 0 0;
v00000286738fe580_0 .net "rst", 0 0, v000002867395c9b0_0;  alias, 1 drivers
    .scope S_0000028673906bb0;
T_0 ;
    %wait E_00000286738fd0d0;
    %load/vec4 v00000286738ff160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000286738fe300_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000286738febc0_0;
    %assign/vec4 v00000286738fe300_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000286738b6da0;
T_1 ;
    %wait E_00000286738fd0d0;
    %load/vec4 v00000286738fe580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000286738fed00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000286738fe6c0_0;
    %assign/vec4 v00000286738fed00_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000286739090b0;
T_2 ;
    %vpi_call 2 35 "$dumpfile", "u.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000286739090b0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000286739090b0;
T_3 ;
    %delay 150, 0;
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000286739090b0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002867395c9b0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v000002867395c9b0_0;
    %inv;
    %store/vec4 v000002867395c9b0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %end;
    .thread T_4;
    .scope S_00000286739090b0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002867395ce10_0, 0, 1;
    %pushi/vec4 28, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v000002867395ce10_0;
    %inv;
    %store/vec4 v000002867395ce10_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %end;
    .thread T_5;
    .scope S_00000286739090b0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002867395d630_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002867395d630_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 20, 0;
    %load/vec4 v000002867395d630_0;
    %inv;
    %store/vec4 v000002867395d630_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "djk.v";
