INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alberto/Desktop/Universidad/Cuarto/SED/practica_0/practica_0.sim/sim_1/impl/timing/xsim/p1_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Alberto/Desktop/Universidad/Cuarto/SED/practica_0/practica_0.srcs/sim_1/new/p1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p1_tb
