#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001dd997c34c0 .scope module, "testbench" "testbench" 2 16;
 .timescale 0 0;
v000001dd997fa3e0_0 .net "PC", 31 0, v000001dd997f3ef0_0;  1 drivers
v000001dd997fa020_0 .var "clk", 0 0;
v000001dd997fa520_0 .net "clkout", 0 0, L_000001dd997f1990;  1 drivers
v000001dd997fa0c0_0 .net "cycles_consumed", 31 0, v000001dd997f8c00_0;  1 drivers
v000001dd997f9f80_0 .net "regs0", 31 0, L_000001dd997f1840;  1 drivers
v000001dd997fb240_0 .net "regs1", 31 0, L_000001dd997f1ca0;  1 drivers
v000001dd997fa700_0 .net "regs2", 31 0, L_000001dd997f2020;  1 drivers
v000001dd997fbba0_0 .net "regs3", 31 0, L_000001dd997f2330;  1 drivers
v000001dd997fbc40_0 .net "regs4", 31 0, L_000001dd997f2170;  1 drivers
v000001dd997faac0_0 .net "regs5", 31 0, L_000001dd997f2090;  1 drivers
v000001dd997faf20_0 .var "rst", 0 0;
S_000001dd997d8890 .scope module, "cpu" "processor" 2 29, 3 4 0, S_000001dd997c34c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000001dd997d8ff0 .param/l "RType" 0 4 9, C4<000000>;
P_000001dd997d9028 .param/l "add" 0 4 11, C4<100000>;
P_000001dd997d9060 .param/l "addi" 0 4 13, C4<001000>;
P_000001dd997d9098 .param/l "addu" 0 4 11, C4<100001>;
P_000001dd997d90d0 .param/l "and_" 0 4 11, C4<100100>;
P_000001dd997d9108 .param/l "andi" 0 4 13, C4<001100>;
P_000001dd997d9140 .param/l "beq" 0 4 13, C4<000100>;
P_000001dd997d9178 .param/l "bne" 0 4 13, C4<000101>;
P_000001dd997d91b0 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_000001dd997d91e8 .param/l "j" 0 4 14, C4<000010>;
P_000001dd997d9220 .param/l "jal" 0 4 14, C4<000011>;
P_000001dd997d9258 .param/l "jr" 0 4 12, C4<001000>;
P_000001dd997d9290 .param/l "lw" 0 4 13, C4<100011>;
P_000001dd997d92c8 .param/l "nor_" 0 4 11, C4<100111>;
P_000001dd997d9300 .param/l "or_" 0 4 11, C4<100101>;
P_000001dd997d9338 .param/l "ori" 0 4 13, C4<001101>;
P_000001dd997d9370 .param/l "sgt" 0 4 12, C4<101011>;
P_000001dd997d93a8 .param/l "sll" 0 4 12, C4<000000>;
P_000001dd997d93e0 .param/l "slt" 0 4 11, C4<101010>;
P_000001dd997d9418 .param/l "slti" 0 4 13, C4<101010>;
P_000001dd997d9450 .param/l "srl" 0 4 12, C4<000010>;
P_000001dd997d9488 .param/l "sub" 0 4 11, C4<100010>;
P_000001dd997d94c0 .param/l "subu" 0 4 11, C4<100011>;
P_000001dd997d94f8 .param/l "sw" 0 4 13, C4<101011>;
P_000001dd997d9530 .param/l "xor_" 0 4 11, C4<100110>;
P_000001dd997d9568 .param/l "xori" 0 4 13, C4<001110>;
L_000001dd997f1a00 .functor NOT 1, v000001dd997faf20_0, C4<0>, C4<0>, C4<0>;
L_000001dd997f1d80 .functor NOT 1, v000001dd997faf20_0, C4<0>, C4<0>, C4<0>;
L_000001dd997f1df0 .functor NOT 1, v000001dd997faf20_0, C4<0>, C4<0>, C4<0>;
L_000001dd997f1a70 .functor NOT 1, v000001dd997faf20_0, C4<0>, C4<0>, C4<0>;
L_000001dd997f17d0 .functor NOT 1, v000001dd997faf20_0, C4<0>, C4<0>, C4<0>;
L_000001dd997f1e60 .functor NOT 1, v000001dd997faf20_0, C4<0>, C4<0>, C4<0>;
L_000001dd997f1b50 .functor NOT 1, v000001dd997faf20_0, C4<0>, C4<0>, C4<0>;
L_000001dd997f1760 .functor NOT 1, v000001dd997faf20_0, C4<0>, C4<0>, C4<0>;
L_000001dd997f1990 .functor OR 1, v000001dd997fa020_0, v000001dd997cbad0_0, C4<0>, C4<0>;
L_000001dd997f1ed0 .functor OR 1, L_000001dd997fa980, L_000001dd997fade0, C4<0>, C4<0>;
L_000001dd997f1f40 .functor AND 1, L_000001dd997fb600, L_000001dd997fbd80, C4<1>, C4<1>;
L_000001dd997f2100 .functor OR 1, L_000001dd997fab60, L_000001dd997fb6a0, C4<0>, C4<0>;
L_000001dd997f2250 .functor NOT 1, v000001dd997faf20_0, C4<0>, C4<0>, C4<0>;
L_000001dd997f21e0 .functor OR 1, L_000001dd998a2ca0, L_000001dd998a1440, C4<0>, C4<0>;
L_000001dd997f22c0 .functor OR 1, L_000001dd997f21e0, L_000001dd998a20c0, C4<0>, C4<0>;
L_000001dd997f23a0 .functor OR 1, L_000001dd998a14e0, L_000001dd998a23e0, C4<0>, C4<0>;
L_000001dd997f1d10 .functor AND 1, L_000001dd998a2340, L_000001dd997f23a0, C4<1>, C4<1>;
L_000001dd997f24f0 .functor OR 1, L_000001dd998a1580, L_000001dd998a13a0, C4<0>, C4<0>;
L_000001dd997f2560 .functor AND 1, L_000001dd998a1ee0, L_000001dd997f24f0, C4<1>, C4<1>;
v000001dd997f4350_0 .net "ALUOp", 3 0, v000001dd997cbdf0_0;  1 drivers
v000001dd997f4030_0 .net "ALUResult", 31 0, v000001dd997f0f70_0;  1 drivers
v000001dd997f3b30_0 .net "ALUSrc", 0 0, v000001dd997caef0_0;  1 drivers
v000001dd997f2e10_0 .net "ALUin2", 31 0, L_000001dd998a18a0;  1 drivers
v000001dd997f2cd0_0 .net "MemReadEn", 0 0, v000001dd997cb710_0;  1 drivers
v000001dd997f27d0_0 .net "MemWriteEn", 0 0, v000001dd997cc6b0_0;  1 drivers
v000001dd997f33b0_0 .net "MemtoReg", 0 0, v000001dd997cb7b0_0;  1 drivers
v000001dd997f29b0_0 .net "PC", 31 0, v000001dd997f3ef0_0;  alias, 1 drivers
v000001dd997f4490_0 .net "PCPlus1", 31 0, L_000001dd997fa480;  1 drivers
v000001dd997f3810_0 .net "PCsrc", 0 0, v000001dd997effd0_0;  1 drivers
v000001dd997f34f0_0 .net "RegDst", 0 0, v000001dd997cc610_0;  1 drivers
v000001dd997f2ff0_0 .net "RegWriteEn", 0 0, v000001dd997cca70_0;  1 drivers
v000001dd997f2870_0 .net "WriteRegister", 4 0, L_000001dd998a1d00;  1 drivers
v000001dd997f3590_0 .net *"_ivl_0", 0 0, L_000001dd997f1a00;  1 drivers
L_000001dd99844f10 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001dd997f3130_0 .net/2u *"_ivl_10", 4 0, L_000001dd99844f10;  1 drivers
L_000001dd99845300 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd997f3a90_0 .net *"_ivl_101", 25 0, L_000001dd99845300;  1 drivers
L_000001dd99845348 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd997f43f0_0 .net/2u *"_ivl_102", 31 0, L_000001dd99845348;  1 drivers
v000001dd997f2b90_0 .net *"_ivl_104", 0 0, L_000001dd997fb600;  1 drivers
L_000001dd99845390 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001dd997f2a50_0 .net/2u *"_ivl_106", 5 0, L_000001dd99845390;  1 drivers
v000001dd997f4530_0 .net *"_ivl_108", 0 0, L_000001dd997fbd80;  1 drivers
v000001dd997f2690_0 .net *"_ivl_111", 0 0, L_000001dd997f1f40;  1 drivers
L_000001dd998453d8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001dd997f3e50_0 .net/2u *"_ivl_112", 5 0, L_000001dd998453d8;  1 drivers
v000001dd997f3bd0_0 .net *"_ivl_114", 0 0, L_000001dd997fab60;  1 drivers
L_000001dd99845420 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001dd997f3d10_0 .net/2u *"_ivl_116", 5 0, L_000001dd99845420;  1 drivers
v000001dd997f3630_0 .net *"_ivl_118", 0 0, L_000001dd997fb6a0;  1 drivers
L_000001dd99844f58 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001dd997f3270_0 .net/2u *"_ivl_12", 5 0, L_000001dd99844f58;  1 drivers
v000001dd997f2730_0 .net *"_ivl_121", 0 0, L_000001dd997f2100;  1 drivers
v000001dd997f40d0_0 .net *"_ivl_123", 9 0, L_000001dd997fb740;  1 drivers
v000001dd997f3f90_0 .net *"_ivl_124", 31 0, L_000001dd997fa200;  1 drivers
L_000001dd99845468 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd997f39f0_0 .net *"_ivl_127", 21 0, L_000001dd99845468;  1 drivers
v000001dd997f3310_0 .net *"_ivl_128", 31 0, L_000001dd997fb920;  1 drivers
v000001dd997f36d0_0 .net *"_ivl_130", 31 0, L_000001dd997fb9c0;  1 drivers
v000001dd997f3db0_0 .net *"_ivl_132", 31 0, L_000001dd997fbb00;  1 drivers
v000001dd997f3770_0 .net *"_ivl_136", 0 0, L_000001dd997f2250;  1 drivers
L_000001dd998454f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd997f38b0_0 .net/2u *"_ivl_138", 31 0, L_000001dd998454f8;  1 drivers
v000001dd997f3950_0 .net *"_ivl_14", 0 0, L_000001dd997faa20;  1 drivers
L_000001dd998455d0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001dd997f4170_0 .net/2u *"_ivl_142", 5 0, L_000001dd998455d0;  1 drivers
v000001dd997f2910_0 .net *"_ivl_144", 0 0, L_000001dd998a2ca0;  1 drivers
L_000001dd99845618 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001dd997f2af0_0 .net/2u *"_ivl_146", 5 0, L_000001dd99845618;  1 drivers
v000001dd997f2c30_0 .net *"_ivl_148", 0 0, L_000001dd998a1440;  1 drivers
v000001dd997f2d70_0 .net *"_ivl_151", 0 0, L_000001dd997f21e0;  1 drivers
L_000001dd99845660 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001dd997f3c70_0 .net/2u *"_ivl_152", 5 0, L_000001dd99845660;  1 drivers
v000001dd997f2eb0_0 .net *"_ivl_154", 0 0, L_000001dd998a20c0;  1 drivers
v000001dd997f2f50_0 .net *"_ivl_157", 0 0, L_000001dd997f22c0;  1 drivers
L_000001dd998456a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd997f5000_0 .net/2u *"_ivl_158", 15 0, L_000001dd998456a8;  1 drivers
L_000001dd99844fa0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001dd997f4a60_0 .net/2u *"_ivl_16", 4 0, L_000001dd99844fa0;  1 drivers
v000001dd997f47e0_0 .net *"_ivl_160", 31 0, L_000001dd998a16c0;  1 drivers
v000001dd997f5f00_0 .net *"_ivl_163", 0 0, L_000001dd998a2700;  1 drivers
v000001dd997f6400_0 .net *"_ivl_164", 15 0, L_000001dd998a2520;  1 drivers
v000001dd997f5d20_0 .net *"_ivl_166", 31 0, L_000001dd998a1760;  1 drivers
v000001dd997f5dc0_0 .net *"_ivl_170", 31 0, L_000001dd998a1800;  1 drivers
L_000001dd998456f0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd997f5280_0 .net *"_ivl_173", 25 0, L_000001dd998456f0;  1 drivers
L_000001dd99845738 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd997f4e20_0 .net/2u *"_ivl_174", 31 0, L_000001dd99845738;  1 drivers
v000001dd997f4ec0_0 .net *"_ivl_176", 0 0, L_000001dd998a2340;  1 drivers
L_000001dd99845780 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001dd997f4740_0 .net/2u *"_ivl_178", 5 0, L_000001dd99845780;  1 drivers
v000001dd997f53c0_0 .net *"_ivl_180", 0 0, L_000001dd998a14e0;  1 drivers
L_000001dd998457c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001dd997f4880_0 .net/2u *"_ivl_182", 5 0, L_000001dd998457c8;  1 drivers
v000001dd997f5640_0 .net *"_ivl_184", 0 0, L_000001dd998a23e0;  1 drivers
v000001dd997f4c40_0 .net *"_ivl_187", 0 0, L_000001dd997f23a0;  1 drivers
v000001dd997f56e0_0 .net *"_ivl_189", 0 0, L_000001dd997f1d10;  1 drivers
v000001dd997f4b00_0 .net *"_ivl_19", 4 0, L_000001dd997fac00;  1 drivers
L_000001dd99845810 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001dd997f5960_0 .net/2u *"_ivl_190", 5 0, L_000001dd99845810;  1 drivers
v000001dd997f6040_0 .net *"_ivl_192", 0 0, L_000001dd998a2c00;  1 drivers
L_000001dd99845858 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dd997f5460_0 .net/2u *"_ivl_194", 31 0, L_000001dd99845858;  1 drivers
v000001dd997f4f60_0 .net *"_ivl_196", 31 0, L_000001dd998a2200;  1 drivers
L_000001dd99844ec8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001dd997f5780_0 .net/2u *"_ivl_2", 5 0, L_000001dd99844ec8;  1 drivers
v000001dd997f4ce0_0 .net *"_ivl_20", 4 0, L_000001dd997faca0;  1 drivers
v000001dd997f5c80_0 .net *"_ivl_200", 31 0, L_000001dd998a0fe0;  1 drivers
L_000001dd998458a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd997f5e60_0 .net *"_ivl_203", 25 0, L_000001dd998458a0;  1 drivers
L_000001dd998458e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd997f4920_0 .net/2u *"_ivl_204", 31 0, L_000001dd998458e8;  1 drivers
v000001dd997f5fa0_0 .net *"_ivl_206", 0 0, L_000001dd998a1ee0;  1 drivers
L_000001dd99845930 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001dd997f4d80_0 .net/2u *"_ivl_208", 5 0, L_000001dd99845930;  1 drivers
v000001dd997f60e0_0 .net *"_ivl_210", 0 0, L_000001dd998a1580;  1 drivers
L_000001dd99845978 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001dd997f49c0_0 .net/2u *"_ivl_212", 5 0, L_000001dd99845978;  1 drivers
v000001dd997f4ba0_0 .net *"_ivl_214", 0 0, L_000001dd998a13a0;  1 drivers
v000001dd997f6180_0 .net *"_ivl_217", 0 0, L_000001dd997f24f0;  1 drivers
v000001dd997f5a00_0 .net *"_ivl_219", 0 0, L_000001dd997f2560;  1 drivers
L_000001dd998459c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001dd997f5500_0 .net/2u *"_ivl_220", 5 0, L_000001dd998459c0;  1 drivers
v000001dd997f50a0_0 .net *"_ivl_222", 0 0, L_000001dd998a1080;  1 drivers
v000001dd997f5320_0 .net *"_ivl_224", 31 0, L_000001dd998a1a80;  1 drivers
v000001dd997f55a0_0 .net *"_ivl_24", 0 0, L_000001dd997f1df0;  1 drivers
L_000001dd99844fe8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001dd997f5820_0 .net/2u *"_ivl_26", 4 0, L_000001dd99844fe8;  1 drivers
v000001dd997f58c0_0 .net *"_ivl_29", 4 0, L_000001dd997fae80;  1 drivers
v000001dd997f5aa0_0 .net *"_ivl_32", 0 0, L_000001dd997f1a70;  1 drivers
L_000001dd99845030 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001dd997f5b40_0 .net/2u *"_ivl_34", 4 0, L_000001dd99845030;  1 drivers
v000001dd997f6220_0 .net *"_ivl_37", 4 0, L_000001dd997fb100;  1 drivers
v000001dd997f62c0_0 .net *"_ivl_40", 0 0, L_000001dd997f17d0;  1 drivers
L_000001dd99845078 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd997f5be0_0 .net/2u *"_ivl_42", 15 0, L_000001dd99845078;  1 drivers
v000001dd997f6360_0 .net *"_ivl_45", 15 0, L_000001dd997fba60;  1 drivers
v000001dd997f64a0_0 .net *"_ivl_48", 0 0, L_000001dd997f1e60;  1 drivers
v000001dd997f5140_0 .net *"_ivl_5", 5 0, L_000001dd997fa2a0;  1 drivers
L_000001dd998450c0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd997f6540_0 .net/2u *"_ivl_50", 36 0, L_000001dd998450c0;  1 drivers
L_000001dd99845108 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd997f51e0_0 .net/2u *"_ivl_52", 31 0, L_000001dd99845108;  1 drivers
v000001dd997f46a0_0 .net *"_ivl_55", 4 0, L_000001dd997fad40;  1 drivers
v000001dd997f78a0_0 .net *"_ivl_56", 36 0, L_000001dd997fb420;  1 drivers
v000001dd997f8700_0 .net *"_ivl_58", 36 0, L_000001dd997fbce0;  1 drivers
v000001dd997f9560_0 .net *"_ivl_62", 0 0, L_000001dd997f1b50;  1 drivers
L_000001dd99845150 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001dd997f7760_0 .net/2u *"_ivl_64", 5 0, L_000001dd99845150;  1 drivers
v000001dd997f7bc0_0 .net *"_ivl_67", 5 0, L_000001dd997fb560;  1 drivers
v000001dd997f8d40_0 .net *"_ivl_70", 0 0, L_000001dd997f1760;  1 drivers
L_000001dd99845198 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd997f9240_0 .net/2u *"_ivl_72", 57 0, L_000001dd99845198;  1 drivers
L_000001dd998451e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd997f8de0_0 .net/2u *"_ivl_74", 31 0, L_000001dd998451e0;  1 drivers
v000001dd997f8ac0_0 .net *"_ivl_77", 25 0, L_000001dd997fb2e0;  1 drivers
v000001dd997f8660_0 .net *"_ivl_78", 57 0, L_000001dd997fa840;  1 drivers
v000001dd997f7d00_0 .net *"_ivl_8", 0 0, L_000001dd997f1d80;  1 drivers
v000001dd997f7da0_0 .net *"_ivl_80", 57 0, L_000001dd997fa160;  1 drivers
L_000001dd99845228 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dd997f8e80_0 .net/2u *"_ivl_84", 31 0, L_000001dd99845228;  1 drivers
L_000001dd99845270 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001dd997f8ca0_0 .net/2u *"_ivl_88", 5 0, L_000001dd99845270;  1 drivers
v000001dd997f87a0_0 .net *"_ivl_90", 0 0, L_000001dd997fa980;  1 drivers
L_000001dd998452b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001dd997f79e0_0 .net/2u *"_ivl_92", 5 0, L_000001dd998452b8;  1 drivers
v000001dd997f8840_0 .net *"_ivl_94", 0 0, L_000001dd997fade0;  1 drivers
v000001dd997f7940_0 .net *"_ivl_97", 0 0, L_000001dd997f1ed0;  1 drivers
v000001dd997f8b60_0 .net *"_ivl_98", 31 0, L_000001dd997fb380;  1 drivers
v000001dd997f7f80_0 .net "adderResult", 31 0, L_000001dd997f9ee0;  1 drivers
v000001dd997f8020_0 .net "address", 31 0, L_000001dd997fa8e0;  1 drivers
v000001dd997f82a0_0 .net "clk", 0 0, L_000001dd997f1990;  alias, 1 drivers
v000001dd997f8c00_0 .var "cycles_consumed", 31 0;
v000001dd997f80c0_0 .net "extImm", 31 0, L_000001dd998a1260;  1 drivers
v000001dd997f8f20_0 .net "funct", 5 0, L_000001dd997fb7e0;  1 drivers
v000001dd997f8fc0_0 .net "hlt", 0 0, v000001dd997cbad0_0;  1 drivers
v000001dd997f9060_0 .net "imm", 15 0, L_000001dd997fb1a0;  1 drivers
v000001dd997f92e0_0 .net "immediate", 31 0, L_000001dd998a19e0;  1 drivers
v000001dd997f88e0_0 .net "input_clk", 0 0, v000001dd997fa020_0;  1 drivers
v000001dd997f7c60_0 .net "instruction", 31 0, L_000001dd998a11c0;  1 drivers
v000001dd997f8160_0 .net "memoryReadData", 31 0, v000001dd997f02f0_0;  1 drivers
v000001dd997f9380_0 .net "nextPC", 31 0, L_000001dd997fa5c0;  1 drivers
v000001dd997f9100_0 .net "opcode", 5 0, L_000001dd997fb880;  1 drivers
v000001dd997f9420_0 .net "rd", 4 0, L_000001dd997fafc0;  1 drivers
v000001dd997f8200_0 .net "readData1", 31 0, L_000001dd997f2480;  1 drivers
v000001dd997f7e40_0 .net "readData1_w", 31 0, L_000001dd998a2660;  1 drivers
v000001dd997f85c0_0 .net "readData2", 31 0, L_000001dd997f1ae0;  1 drivers
v000001dd997f8340_0 .net "regs0", 31 0, L_000001dd997f1840;  alias, 1 drivers
v000001dd997f7ee0_0 .net "regs1", 31 0, L_000001dd997f1ca0;  alias, 1 drivers
v000001dd997f83e0_0 .net "regs2", 31 0, L_000001dd997f2020;  alias, 1 drivers
v000001dd997f7a80_0 .net "regs3", 31 0, L_000001dd997f2330;  alias, 1 drivers
v000001dd997f91a0_0 .net "regs4", 31 0, L_000001dd997f2170;  alias, 1 drivers
v000001dd997f76c0_0 .net "regs5", 31 0, L_000001dd997f2090;  alias, 1 drivers
v000001dd997f8480_0 .net "rs", 4 0, L_000001dd997fb060;  1 drivers
v000001dd997f94c0_0 .net "rst", 0 0, v000001dd997faf20_0;  1 drivers
v000001dd997f8520_0 .net "rt", 4 0, L_000001dd997fb4c0;  1 drivers
v000001dd997f8980_0 .net "shamt", 31 0, L_000001dd997fa340;  1 drivers
v000001dd997f8a20_0 .net "wire_instruction", 31 0, L_000001dd997f1c30;  1 drivers
v000001dd997f7800_0 .net "writeData", 31 0, L_000001dd998a27a0;  1 drivers
v000001dd997f7b20_0 .net "zero", 0 0, L_000001dd998a1120;  1 drivers
L_000001dd997fa2a0 .part L_000001dd998a11c0, 26, 6;
L_000001dd997fb880 .functor MUXZ 6, L_000001dd997fa2a0, L_000001dd99844ec8, L_000001dd997f1a00, C4<>;
L_000001dd997faa20 .cmp/eq 6, L_000001dd997fb880, L_000001dd99844f58;
L_000001dd997fac00 .part L_000001dd998a11c0, 11, 5;
L_000001dd997faca0 .functor MUXZ 5, L_000001dd997fac00, L_000001dd99844fa0, L_000001dd997faa20, C4<>;
L_000001dd997fafc0 .functor MUXZ 5, L_000001dd997faca0, L_000001dd99844f10, L_000001dd997f1d80, C4<>;
L_000001dd997fae80 .part L_000001dd998a11c0, 21, 5;
L_000001dd997fb060 .functor MUXZ 5, L_000001dd997fae80, L_000001dd99844fe8, L_000001dd997f1df0, C4<>;
L_000001dd997fb100 .part L_000001dd998a11c0, 16, 5;
L_000001dd997fb4c0 .functor MUXZ 5, L_000001dd997fb100, L_000001dd99845030, L_000001dd997f1a70, C4<>;
L_000001dd997fba60 .part L_000001dd998a11c0, 0, 16;
L_000001dd997fb1a0 .functor MUXZ 16, L_000001dd997fba60, L_000001dd99845078, L_000001dd997f17d0, C4<>;
L_000001dd997fad40 .part L_000001dd998a11c0, 6, 5;
L_000001dd997fb420 .concat [ 5 32 0 0], L_000001dd997fad40, L_000001dd99845108;
L_000001dd997fbce0 .functor MUXZ 37, L_000001dd997fb420, L_000001dd998450c0, L_000001dd997f1e60, C4<>;
L_000001dd997fa340 .part L_000001dd997fbce0, 0, 32;
L_000001dd997fb560 .part L_000001dd998a11c0, 0, 6;
L_000001dd997fb7e0 .functor MUXZ 6, L_000001dd997fb560, L_000001dd99845150, L_000001dd997f1b50, C4<>;
L_000001dd997fb2e0 .part L_000001dd998a11c0, 0, 26;
L_000001dd997fa840 .concat [ 26 32 0 0], L_000001dd997fb2e0, L_000001dd998451e0;
L_000001dd997fa160 .functor MUXZ 58, L_000001dd997fa840, L_000001dd99845198, L_000001dd997f1760, C4<>;
L_000001dd997fa8e0 .part L_000001dd997fa160, 0, 32;
L_000001dd997fa480 .arith/sum 32, v000001dd997f3ef0_0, L_000001dd99845228;
L_000001dd997fa980 .cmp/eq 6, L_000001dd997fb880, L_000001dd99845270;
L_000001dd997fade0 .cmp/eq 6, L_000001dd997fb880, L_000001dd998452b8;
L_000001dd997fb380 .concat [ 6 26 0 0], L_000001dd997fb880, L_000001dd99845300;
L_000001dd997fb600 .cmp/eq 32, L_000001dd997fb380, L_000001dd99845348;
L_000001dd997fbd80 .cmp/eq 6, L_000001dd997fb7e0, L_000001dd99845390;
L_000001dd997fab60 .cmp/eq 6, L_000001dd997fb880, L_000001dd998453d8;
L_000001dd997fb6a0 .cmp/eq 6, L_000001dd997fb880, L_000001dd99845420;
L_000001dd997fb740 .part L_000001dd997fb1a0, 0, 10;
L_000001dd997fa200 .concat [ 10 22 0 0], L_000001dd997fb740, L_000001dd99845468;
L_000001dd997fb920 .arith/sum 32, v000001dd997f3ef0_0, L_000001dd997fa200;
L_000001dd997fb9c0 .functor MUXZ 32, L_000001dd997fb920, L_000001dd997fa8e0, L_000001dd997f2100, C4<>;
L_000001dd997fbb00 .functor MUXZ 32, L_000001dd997fb9c0, L_000001dd997f2480, L_000001dd997f1f40, C4<>;
L_000001dd997f9ee0 .functor MUXZ 32, L_000001dd997fbb00, L_000001dd997fa8e0, L_000001dd997f1ed0, C4<>;
L_000001dd998a11c0 .functor MUXZ 32, L_000001dd997f1c30, L_000001dd998454f8, L_000001dd997f2250, C4<>;
L_000001dd998a2ca0 .cmp/eq 6, L_000001dd997fb880, L_000001dd998455d0;
L_000001dd998a1440 .cmp/eq 6, L_000001dd997fb880, L_000001dd99845618;
L_000001dd998a20c0 .cmp/eq 6, L_000001dd997fb880, L_000001dd99845660;
L_000001dd998a16c0 .concat [ 16 16 0 0], L_000001dd997fb1a0, L_000001dd998456a8;
L_000001dd998a2700 .part L_000001dd997fb1a0, 15, 1;
LS_000001dd998a2520_0_0 .concat [ 1 1 1 1], L_000001dd998a2700, L_000001dd998a2700, L_000001dd998a2700, L_000001dd998a2700;
LS_000001dd998a2520_0_4 .concat [ 1 1 1 1], L_000001dd998a2700, L_000001dd998a2700, L_000001dd998a2700, L_000001dd998a2700;
LS_000001dd998a2520_0_8 .concat [ 1 1 1 1], L_000001dd998a2700, L_000001dd998a2700, L_000001dd998a2700, L_000001dd998a2700;
LS_000001dd998a2520_0_12 .concat [ 1 1 1 1], L_000001dd998a2700, L_000001dd998a2700, L_000001dd998a2700, L_000001dd998a2700;
L_000001dd998a2520 .concat [ 4 4 4 4], LS_000001dd998a2520_0_0, LS_000001dd998a2520_0_4, LS_000001dd998a2520_0_8, LS_000001dd998a2520_0_12;
L_000001dd998a1760 .concat [ 16 16 0 0], L_000001dd997fb1a0, L_000001dd998a2520;
L_000001dd998a1260 .functor MUXZ 32, L_000001dd998a1760, L_000001dd998a16c0, L_000001dd997f22c0, C4<>;
L_000001dd998a1800 .concat [ 6 26 0 0], L_000001dd997fb880, L_000001dd998456f0;
L_000001dd998a2340 .cmp/eq 32, L_000001dd998a1800, L_000001dd99845738;
L_000001dd998a14e0 .cmp/eq 6, L_000001dd997fb7e0, L_000001dd99845780;
L_000001dd998a23e0 .cmp/eq 6, L_000001dd997fb7e0, L_000001dd998457c8;
L_000001dd998a2c00 .cmp/eq 6, L_000001dd997fb880, L_000001dd99845810;
L_000001dd998a2200 .functor MUXZ 32, L_000001dd998a1260, L_000001dd99845858, L_000001dd998a2c00, C4<>;
L_000001dd998a19e0 .functor MUXZ 32, L_000001dd998a2200, L_000001dd997fa340, L_000001dd997f1d10, C4<>;
L_000001dd998a0fe0 .concat [ 6 26 0 0], L_000001dd997fb880, L_000001dd998458a0;
L_000001dd998a1ee0 .cmp/eq 32, L_000001dd998a0fe0, L_000001dd998458e8;
L_000001dd998a1580 .cmp/eq 6, L_000001dd997fb7e0, L_000001dd99845930;
L_000001dd998a13a0 .cmp/eq 6, L_000001dd997fb7e0, L_000001dd99845978;
L_000001dd998a1080 .cmp/eq 6, L_000001dd997fb880, L_000001dd998459c0;
L_000001dd998a1a80 .functor MUXZ 32, L_000001dd997f2480, v000001dd997f3ef0_0, L_000001dd998a1080, C4<>;
L_000001dd998a2660 .functor MUXZ 32, L_000001dd998a1a80, L_000001dd997f1ae0, L_000001dd997f2560, C4<>;
L_000001dd998a25c0 .part v000001dd997f0f70_0, 0, 8;
S_000001dd997d8a20 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_000001dd997d8890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001dd997b7520 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001dd997f2410 .functor NOT 1, v000001dd997caef0_0, C4<0>, C4<0>, C4<0>;
v000001dd997cc570_0 .net *"_ivl_0", 0 0, L_000001dd997f2410;  1 drivers
v000001dd997cb670_0 .net "in1", 31 0, L_000001dd997f1ae0;  alias, 1 drivers
v000001dd997cb5d0_0 .net "in2", 31 0, L_000001dd998a19e0;  alias, 1 drivers
v000001dd997cbe90_0 .net "out", 31 0, L_000001dd998a18a0;  alias, 1 drivers
v000001dd997cb530_0 .net "s", 0 0, v000001dd997caef0_0;  alias, 1 drivers
L_000001dd998a18a0 .functor MUXZ 32, L_000001dd998a19e0, L_000001dd997f1ae0, L_000001dd997f2410, C4<>;
S_000001dd99792ef0 .scope module, "CU" "controlUnit" 3 67, 6 1 0, S_000001dd997d8890;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001dd99842010 .param/l "RType" 0 4 9, C4<000000>;
P_000001dd99842048 .param/l "add" 0 4 11, C4<100000>;
P_000001dd99842080 .param/l "addi" 0 4 13, C4<001000>;
P_000001dd998420b8 .param/l "addu" 0 4 11, C4<100001>;
P_000001dd998420f0 .param/l "and_" 0 4 11, C4<100100>;
P_000001dd99842128 .param/l "andi" 0 4 13, C4<001100>;
P_000001dd99842160 .param/l "beq" 0 4 13, C4<000100>;
P_000001dd99842198 .param/l "bne" 0 4 13, C4<000101>;
P_000001dd998421d0 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_000001dd99842208 .param/l "j" 0 4 14, C4<000010>;
P_000001dd99842240 .param/l "jal" 0 4 14, C4<000011>;
P_000001dd99842278 .param/l "jr" 0 4 12, C4<001000>;
P_000001dd998422b0 .param/l "lw" 0 4 13, C4<100011>;
P_000001dd998422e8 .param/l "nor_" 0 4 11, C4<100111>;
P_000001dd99842320 .param/l "or_" 0 4 11, C4<100101>;
P_000001dd99842358 .param/l "ori" 0 4 13, C4<001101>;
P_000001dd99842390 .param/l "sgt" 0 4 12, C4<101011>;
P_000001dd998423c8 .param/l "sll" 0 4 12, C4<000000>;
P_000001dd99842400 .param/l "slt" 0 4 11, C4<101010>;
P_000001dd99842438 .param/l "slti" 0 4 13, C4<101010>;
P_000001dd99842470 .param/l "srl" 0 4 12, C4<000010>;
P_000001dd998424a8 .param/l "sub" 0 4 11, C4<100010>;
P_000001dd998424e0 .param/l "subu" 0 4 11, C4<100011>;
P_000001dd99842518 .param/l "sw" 0 4 13, C4<101011>;
P_000001dd99842550 .param/l "xor_" 0 4 11, C4<100110>;
P_000001dd99842588 .param/l "xori" 0 4 13, C4<001110>;
v000001dd997cbdf0_0 .var "ALUOp", 3 0;
v000001dd997caef0_0 .var "ALUSrc", 0 0;
v000001dd997cb710_0 .var "MemReadEn", 0 0;
v000001dd997cc6b0_0 .var "MemWriteEn", 0 0;
v000001dd997cb7b0_0 .var "MemtoReg", 0 0;
v000001dd997cc610_0 .var "RegDst", 0 0;
v000001dd997cca70_0 .var "RegWriteEn", 0 0;
v000001dd997cc750_0 .net "funct", 5 0, L_000001dd997fb7e0;  alias, 1 drivers
v000001dd997cbad0_0 .var "hlt", 0 0;
v000001dd997cc7f0_0 .net "opcode", 5 0, L_000001dd997fb880;  alias, 1 drivers
v000001dd997cb850_0 .net "rst", 0 0, v000001dd997faf20_0;  alias, 1 drivers
E_000001dd997b7960 .event anyedge, v000001dd997cb850_0, v000001dd997cc7f0_0, v000001dd997cc750_0;
S_000001dd99793080 .scope module, "PCMux" "mux2x1" 3 59, 5 1 0, S_000001dd997d8890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001dd997b77a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001dd997f1bc0 .functor NOT 1, v000001dd997effd0_0, C4<0>, C4<0>, C4<0>;
v000001dd997cbb70_0 .net *"_ivl_0", 0 0, L_000001dd997f1bc0;  1 drivers
v000001dd997cc890_0 .net "in1", 31 0, L_000001dd997fa480;  alias, 1 drivers
v000001dd997cc930_0 .net "in2", 31 0, L_000001dd997f9ee0;  alias, 1 drivers
v000001dd997cc9d0_0 .net "out", 31 0, L_000001dd997fa5c0;  alias, 1 drivers
v000001dd997ccb10_0 .net "s", 0 0, v000001dd997effd0_0;  alias, 1 drivers
L_000001dd997fa5c0 .functor MUXZ 32, L_000001dd997f9ee0, L_000001dd997fa480, L_000001dd997f1bc0, C4<>;
S_000001dd99760be0 .scope module, "RF" "registerFile" 3 73, 7 1 0, S_000001dd997d8890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000001dd997f2480 .functor BUFZ 32, L_000001dd998a2020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dd997f1ae0 .functor BUFZ 32, L_000001dd998a1da0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dd997ef990_1 .array/port v000001dd997ef990, 1;
L_000001dd997f1840 .functor BUFZ 32, v000001dd997ef990_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dd997ef990_2 .array/port v000001dd997ef990, 2;
L_000001dd997f1ca0 .functor BUFZ 32, v000001dd997ef990_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dd997ef990_3 .array/port v000001dd997ef990, 3;
L_000001dd997f2020 .functor BUFZ 32, v000001dd997ef990_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dd997ef990_4 .array/port v000001dd997ef990, 4;
L_000001dd997f2330 .functor BUFZ 32, v000001dd997ef990_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dd997ef990_5 .array/port v000001dd997ef990, 5;
L_000001dd997f2170 .functor BUFZ 32, v000001dd997ef990_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dd997ef990_6 .array/port v000001dd997ef990, 6;
L_000001dd997f2090 .functor BUFZ 32, v000001dd997ef990_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dd997ccc50_0 .net *"_ivl_0", 31 0, L_000001dd998a2020;  1 drivers
v000001dd997cccf0_0 .net *"_ivl_10", 6 0, L_000001dd998a28e0;  1 drivers
L_000001dd99845588 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dd997cb0d0_0 .net *"_ivl_13", 1 0, L_000001dd99845588;  1 drivers
v000001dd997cb170_0 .net *"_ivl_2", 6 0, L_000001dd998a2b60;  1 drivers
L_000001dd99845540 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dd997cb350_0 .net *"_ivl_5", 1 0, L_000001dd99845540;  1 drivers
v000001dd997cb490_0 .net *"_ivl_8", 31 0, L_000001dd998a1da0;  1 drivers
v000001dd997a8d10_0 .net "clk", 0 0, L_000001dd997f1990;  alias, 1 drivers
v000001dd997a8e50_0 .var/i "i", 31 0;
v000001dd997f1150_0 .net "readData1", 31 0, L_000001dd997f2480;  alias, 1 drivers
v000001dd997efdf0_0 .net "readData2", 31 0, L_000001dd997f1ae0;  alias, 1 drivers
v000001dd997f0cf0_0 .net "readRegister1", 4 0, L_000001dd997fb060;  alias, 1 drivers
v000001dd997f0d90_0 .net "readRegister2", 4 0, L_000001dd997fb4c0;  alias, 1 drivers
v000001dd997ef990 .array "registers", 31 0, 31 0;
v000001dd997f04d0_0 .net "regs0", 31 0, L_000001dd997f1840;  alias, 1 drivers
v000001dd997efe90_0 .net "regs1", 31 0, L_000001dd997f1ca0;  alias, 1 drivers
v000001dd997f0a70_0 .net "regs2", 31 0, L_000001dd997f2020;  alias, 1 drivers
v000001dd997f0610_0 .net "regs3", 31 0, L_000001dd997f2330;  alias, 1 drivers
v000001dd997f0070_0 .net "regs4", 31 0, L_000001dd997f2170;  alias, 1 drivers
v000001dd997f11f0_0 .net "regs5", 31 0, L_000001dd997f2090;  alias, 1 drivers
v000001dd997f0570_0 .net "rst", 0 0, v000001dd997faf20_0;  alias, 1 drivers
v000001dd997f0c50_0 .net "we", 0 0, v000001dd997cca70_0;  alias, 1 drivers
v000001dd997ef8f0_0 .net "writeData", 31 0, L_000001dd998a27a0;  alias, 1 drivers
v000001dd997efa30_0 .net "writeRegister", 4 0, L_000001dd998a1d00;  alias, 1 drivers
E_000001dd997b7aa0/0 .event negedge, v000001dd997cb850_0;
E_000001dd997b7aa0/1 .event posedge, v000001dd997a8d10_0;
E_000001dd997b7aa0 .event/or E_000001dd997b7aa0/0, E_000001dd997b7aa0/1;
L_000001dd998a2020 .array/port v000001dd997ef990, L_000001dd998a2b60;
L_000001dd998a2b60 .concat [ 5 2 0 0], L_000001dd997fb060, L_000001dd99845540;
L_000001dd998a1da0 .array/port v000001dd997ef990, L_000001dd998a28e0;
L_000001dd998a28e0 .concat [ 5 2 0 0], L_000001dd997fb4c0, L_000001dd99845588;
S_000001dd99760d70 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 7 29, 7 29 0, S_000001dd99760be0;
 .timescale 0 0;
v000001dd997ccbb0_0 .var/i "i", 31 0;
S_000001dd9977a830 .scope module, "RFMux" "mux2x1" 3 71, 5 1 0, S_000001dd997d8890;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001dd997b8120 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001dd997f1fb0 .functor NOT 1, v000001dd997cc610_0, C4<0>, C4<0>, C4<0>;
v000001dd997ef7b0_0 .net *"_ivl_0", 0 0, L_000001dd997f1fb0;  1 drivers
v000001dd997f1290_0 .net "in1", 4 0, L_000001dd997fb4c0;  alias, 1 drivers
v000001dd997f10b0_0 .net "in2", 4 0, L_000001dd997fafc0;  alias, 1 drivers
v000001dd997efad0_0 .net "out", 4 0, L_000001dd998a1d00;  alias, 1 drivers
v000001dd997f1330_0 .net "s", 0 0, v000001dd997cc610_0;  alias, 1 drivers
L_000001dd998a1d00 .functor MUXZ 5, L_000001dd997fafc0, L_000001dd997fb4c0, L_000001dd997f1fb0, C4<>;
S_000001dd9977a9c0 .scope module, "WBMux" "mux2x1" 3 98, 5 1 0, S_000001dd997d8890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001dd997b7ae0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001dd997f18b0 .functor NOT 1, v000001dd997cb7b0_0, C4<0>, C4<0>, C4<0>;
v000001dd997f06b0_0 .net *"_ivl_0", 0 0, L_000001dd997f18b0;  1 drivers
v000001dd997f0e30_0 .net "in1", 31 0, v000001dd997f0f70_0;  alias, 1 drivers
v000001dd997eff30_0 .net "in2", 31 0, v000001dd997f02f0_0;  alias, 1 drivers
v000001dd997efd50_0 .net "out", 31 0, L_000001dd998a27a0;  alias, 1 drivers
v000001dd997f0ed0_0 .net "s", 0 0, v000001dd997cb7b0_0;  alias, 1 drivers
L_000001dd998a27a0 .functor MUXZ 32, v000001dd997f02f0_0, v000001dd997f0f70_0, L_000001dd997f18b0, C4<>;
S_000001dd9975f2a0 .scope module, "alu" "ALU" 3 88, 8 1 0, S_000001dd997d8890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001dd9975f430 .param/l "ADD" 0 8 12, C4<0000>;
P_000001dd9975f468 .param/l "AND" 0 8 12, C4<0010>;
P_000001dd9975f4a0 .param/l "NOR" 0 8 12, C4<0101>;
P_000001dd9975f4d8 .param/l "OR" 0 8 12, C4<0011>;
P_000001dd9975f510 .param/l "SGT" 0 8 12, C4<0111>;
P_000001dd9975f548 .param/l "SLL" 0 8 12, C4<1000>;
P_000001dd9975f580 .param/l "SLT" 0 8 12, C4<0110>;
P_000001dd9975f5b8 .param/l "SRL" 0 8 12, C4<1001>;
P_000001dd9975f5f0 .param/l "SUB" 0 8 12, C4<0001>;
P_000001dd9975f628 .param/l "XOR" 0 8 12, C4<0100>;
P_000001dd9975f660 .param/l "data_width" 0 8 3, +C4<00000000000000000000000000100000>;
P_000001dd9975f698 .param/l "sel_width" 0 8 4, +C4<00000000000000000000000000000100>;
L_000001dd99845a08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dd997efcb0_0 .net/2u *"_ivl_0", 31 0, L_000001dd99845a08;  1 drivers
v000001dd997f0930_0 .net "opSel", 3 0, v000001dd997cbdf0_0;  alias, 1 drivers
v000001dd997f0750_0 .net "operand1", 31 0, L_000001dd998a2660;  alias, 1 drivers
v000001dd997ef850_0 .net "operand2", 31 0, L_000001dd998a18a0;  alias, 1 drivers
v000001dd997f0f70_0 .var "result", 31 0;
v000001dd997f0110_0 .net "zero", 0 0, L_000001dd998a1120;  alias, 1 drivers
E_000001dd997b7ea0 .event anyedge, v000001dd997cbdf0_0, v000001dd997f0750_0, v000001dd997cbe90_0;
L_000001dd998a1120 .cmp/eq 32, v000001dd997f0f70_0, L_000001dd99845a08;
S_000001dd99748fd0 .scope module, "branchcontroller" "BranchController" 3 53, 9 1 0, S_000001dd997d8890;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001dd998445e0 .param/l "RType" 0 4 9, C4<000000>;
P_000001dd99844618 .param/l "add" 0 4 11, C4<100000>;
P_000001dd99844650 .param/l "addi" 0 4 13, C4<001000>;
P_000001dd99844688 .param/l "addu" 0 4 11, C4<100001>;
P_000001dd998446c0 .param/l "and_" 0 4 11, C4<100100>;
P_000001dd998446f8 .param/l "andi" 0 4 13, C4<001100>;
P_000001dd99844730 .param/l "beq" 0 4 13, C4<000100>;
P_000001dd99844768 .param/l "bne" 0 4 13, C4<000101>;
P_000001dd998447a0 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_000001dd998447d8 .param/l "j" 0 4 14, C4<000010>;
P_000001dd99844810 .param/l "jal" 0 4 14, C4<000011>;
P_000001dd99844848 .param/l "jr" 0 4 12, C4<001000>;
P_000001dd99844880 .param/l "lw" 0 4 13, C4<100011>;
P_000001dd998448b8 .param/l "nor_" 0 4 11, C4<100111>;
P_000001dd998448f0 .param/l "or_" 0 4 11, C4<100101>;
P_000001dd99844928 .param/l "ori" 0 4 13, C4<001101>;
P_000001dd99844960 .param/l "sgt" 0 4 12, C4<101011>;
P_000001dd99844998 .param/l "sll" 0 4 12, C4<000000>;
P_000001dd998449d0 .param/l "slt" 0 4 11, C4<101010>;
P_000001dd99844a08 .param/l "slti" 0 4 13, C4<101010>;
P_000001dd99844a40 .param/l "srl" 0 4 12, C4<000010>;
P_000001dd99844a78 .param/l "sub" 0 4 11, C4<100010>;
P_000001dd99844ab0 .param/l "subu" 0 4 11, C4<100011>;
P_000001dd99844ae8 .param/l "sw" 0 4 13, C4<101011>;
P_000001dd99844b20 .param/l "xor_" 0 4 11, C4<100110>;
P_000001dd99844b58 .param/l "xori" 0 4 13, C4<001110>;
v000001dd997effd0_0 .var "PCsrc", 0 0;
v000001dd997f07f0_0 .net "funct", 5 0, L_000001dd997fb7e0;  alias, 1 drivers
v000001dd997f0430_0 .net "opcode", 5 0, L_000001dd997fb880;  alias, 1 drivers
v000001dd997f0390_0 .net "operand1", 31 0, L_000001dd997f2480;  alias, 1 drivers
v000001dd997efb70_0 .net "operand2", 31 0, L_000001dd998a18a0;  alias, 1 drivers
v000001dd997efc10_0 .net "rst", 0 0, v000001dd997faf20_0;  alias, 1 drivers
E_000001dd997b7c60/0 .event anyedge, v000001dd997cb850_0, v000001dd997cc7f0_0, v000001dd997f1150_0, v000001dd997cbe90_0;
E_000001dd997b7c60/1 .event anyedge, v000001dd997cc750_0;
E_000001dd997b7c60 .event/or E_000001dd997b7c60/0, E_000001dd997b7c60/1;
S_000001dd99749160 .scope module, "dataMemory" "DM" 3 93, 10 1 0, S_000001dd997d8890;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001dd997f01b0_0 .net "address", 7 0, L_000001dd998a25c0;  1 drivers
v000001dd997f13d0_0 .net "clock", 0 0, L_000001dd997f1990;  alias, 1 drivers
v000001dd997f0890_0 .net "data", 31 0, L_000001dd997f1ae0;  alias, 1 drivers
v000001dd997f1010 .array "datamem", 0 1023, 31 0;
v000001dd997f0250_0 .var/i "i", 31 0;
v000001dd997f02f0_0 .var "q", 31 0;
v000001dd997f1470_0 .net "rden", 0 0, v000001dd997cb710_0;  alias, 1 drivers
v000001dd997f09d0_0 .net "wren", 0 0, v000001dd997cc6b0_0;  alias, 1 drivers
E_000001dd997b7620 .event negedge, v000001dd997a8d10_0;
S_000001dd99844ba0 .scope module, "instructionMemory" "IM" 3 63, 11 2 0, S_000001dd997d8890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000001dd997f1c30 .functor BUFZ 32, L_000001dd997fa660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dd997f0b10 .array "InstMem", 0 1023, 31 0;
v000001dd997f0bb0_0 .net *"_ivl_0", 31 0, L_000001dd997fa660;  1 drivers
v000001dd997f1510_0 .net *"_ivl_3", 9 0, L_000001dd997fa7a0;  1 drivers
v000001dd997ef670_0 .net *"_ivl_4", 11 0, L_000001dd998a1620;  1 drivers
L_000001dd998454b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dd997ef710_0 .net *"_ivl_7", 1 0, L_000001dd998454b0;  1 drivers
v000001dd997f4210_0 .net "address", 31 0, v000001dd997f3ef0_0;  alias, 1 drivers
v000001dd997f3090_0 .net "q", 31 0, L_000001dd997f1c30;  alias, 1 drivers
L_000001dd997fa660 .array/port v000001dd997f0b10, L_000001dd998a1620;
L_000001dd997fa7a0 .part v000001dd997f3ef0_0, 0, 10;
L_000001dd998a1620 .concat [ 10 2 0 0], L_000001dd997fa7a0, L_000001dd998454b0;
S_000001dd99844d30 .scope module, "pc" "programCounter" 3 60, 12 1 0, S_000001dd997d8890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001dd997b77e0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001dd997f3450_0 .net "PCin", 31 0, L_000001dd997fa5c0;  alias, 1 drivers
v000001dd997f3ef0_0 .var "PCout", 31 0;
v000001dd997f31d0_0 .net "clk", 0 0, L_000001dd997f1990;  alias, 1 drivers
v000001dd997f42b0_0 .net "rst", 0 0, v000001dd997faf20_0;  alias, 1 drivers
    .scope S_000001dd99748fd0;
T_0 ;
    %wait E_000001dd997b7c60;
    %load/vec4 v000001dd997efc10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd997effd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001dd997f0430_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001dd997f0390_0;
    %load/vec4 v000001dd997efb70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001dd997f0430_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.9, 4;
    %load/vec4 v000001dd997f0390_0;
    %load/vec4 v000001dd997efb70_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001dd997f0430_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.6;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001dd997f0430_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001dd997f0430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001dd997f07f0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.4;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd997effd0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd997effd0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001dd99844d30;
T_1 ;
    %wait E_000001dd997b7aa0;
    %load/vec4 v000001dd997f42b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001dd997f3ef0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001dd997f3450_0;
    %assign/vec4 v000001dd997f3ef0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001dd99844ba0;
T_2 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd997f0b10, 0, 4;
    %pushi/vec4 537067518, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd997f0b10, 0, 4;
    %pushi/vec4 537133055, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd997f0b10, 0, 4;
    %pushi/vec4 2820931586, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd997f0b10, 0, 4;
    %pushi/vec4 2820997150, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd997f0b10, 0, 4;
    %pushi/vec4 2821062666, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd997f0b10, 0, 4;
    %pushi/vec4 2823290878, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd997f0b10, 0, 4;
    %pushi/vec4 2823356415, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd997f0b10, 0, 4;
    %pushi/vec4 2823356416, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd997f0b10, 0, 4;
    %pushi/vec4 2823421962, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd997f0b10, 0, 4;
    %pushi/vec4 2825650174, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd997f0b10, 0, 4;
    %pushi/vec4 2825715711, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd997f0b10, 0, 4;
    %pushi/vec4 2825715712, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd997f0b10, 0, 4;
    %pushi/vec4 2825781258, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd997f0b10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd997f0b10, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001dd99792ef0;
T_3 ;
    %wait E_000001dd997b7960;
    %load/vec4 v000001dd997cb850_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001dd997cbad0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001dd997cbdf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd997caef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd997cca70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd997cc6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd997cb7b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd997cb710_0, 0;
    %assign/vec4 v000001dd997cc610_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001dd997cbad0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001dd997cbdf0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001dd997caef0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001dd997cca70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001dd997cc6b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001dd997cb7b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001dd997cb710_0, 0, 1;
    %store/vec4 v000001dd997cc610_0, 0, 1;
    %load/vec4 v000001dd997cc7f0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %jmp T_3.15;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd997cbad0_0, 0;
    %jmp T_3.15;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd997cc610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd997cca70_0, 0;
    %load/vec4 v000001dd997cc750_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %jmp T_3.30;
T_3.16 ;
    %jmp T_3.30;
T_3.17 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dd997cbdf0_0, 0;
    %jmp T_3.30;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dd997cbdf0_0, 0;
    %jmp T_3.30;
T_3.19 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001dd997cbdf0_0, 0;
    %jmp T_3.30;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001dd997cbdf0_0, 0;
    %jmp T_3.30;
T_3.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001dd997cbdf0_0, 0;
    %jmp T_3.30;
T_3.22 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001dd997cbdf0_0, 0;
    %jmp T_3.30;
T_3.23 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001dd997cbdf0_0, 0;
    %jmp T_3.30;
T_3.24 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001dd997cbdf0_0, 0;
    %jmp T_3.30;
T_3.25 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001dd997cbdf0_0, 0;
    %jmp T_3.30;
T_3.26 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001dd997cbdf0_0, 0;
    %jmp T_3.30;
T_3.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd997caef0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001dd997cbdf0_0, 0;
    %jmp T_3.30;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd997caef0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001dd997cbdf0_0, 0;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dd997cbdf0_0, 0;
    %jmp T_3.30;
T_3.30 ;
    %pop/vec4 1;
    %jmp T_3.15;
T_3.4 ;
    %jmp T_3.15;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd997cca70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd997cc610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd997caef0_0, 0;
    %jmp T_3.15;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd997cca70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd997cc610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd997caef0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001dd997cbdf0_0, 0;
    %jmp T_3.15;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd997cca70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd997caef0_0, 0;
    %jmp T_3.15;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001dd997cbdf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd997cca70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd997caef0_0, 0;
    %jmp T_3.15;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001dd997cbdf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd997cca70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd997caef0_0, 0;
    %jmp T_3.15;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001dd997cbdf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd997cca70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd997caef0_0, 0;
    %jmp T_3.15;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd997cb710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd997cca70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd997caef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd997cb7b0_0, 0;
    %jmp T_3.15;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd997cc6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dd997caef0_0, 0;
    %jmp T_3.15;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001dd997cbdf0_0, 0;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001dd99760be0;
T_4 ;
    %wait E_000001dd997b7aa0;
    %fork t_1, S_000001dd99760d70;
    %jmp t_0;
    .scope S_000001dd99760d70;
t_1 ;
    %load/vec4 v000001dd997f0570_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dd997ccbb0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001dd997ccbb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001dd997ccbb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd997ef990, 0, 4;
    %load/vec4 v000001dd997ccbb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dd997ccbb0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001dd997f0c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001dd997ef8f0_0;
    %load/vec4 v000001dd997efa30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd997ef990, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd997ef990, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001dd99760be0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001dd99760be0;
T_5 ;
    %delay 2002, 0;
    %vpi_call 7 61 "$display", "Reading Register File : " {0 0 0};
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000001dd997a8e50_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001dd997a8e50_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_5.1, 5;
    %ix/getv/s 4, v000001dd997a8e50_0;
    %load/vec4a v000001dd997ef990, 4;
    %ix/getv/s 4, v000001dd997a8e50_0;
    %load/vec4a v000001dd997ef990, 4;
    %vpi_call 7 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", v000001dd997a8e50_0, S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v000001dd997a8e50_0;
    %subi 1, 0, 32;
    %store/vec4 v000001dd997a8e50_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001dd9975f2a0;
T_6 ;
    %wait E_000001dd997b7ea0;
    %load/vec4 v000001dd997f0930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001dd997f0f70_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001dd997f0750_0;
    %load/vec4 v000001dd997ef850_0;
    %add;
    %assign/vec4 v000001dd997f0f70_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001dd997f0750_0;
    %load/vec4 v000001dd997ef850_0;
    %sub;
    %assign/vec4 v000001dd997f0f70_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001dd997f0750_0;
    %load/vec4 v000001dd997ef850_0;
    %and;
    %assign/vec4 v000001dd997f0f70_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001dd997f0750_0;
    %load/vec4 v000001dd997ef850_0;
    %or;
    %assign/vec4 v000001dd997f0f70_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001dd997f0750_0;
    %load/vec4 v000001dd997ef850_0;
    %xor;
    %assign/vec4 v000001dd997f0f70_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001dd997f0750_0;
    %load/vec4 v000001dd997ef850_0;
    %or;
    %inv;
    %assign/vec4 v000001dd997f0f70_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001dd997f0750_0;
    %load/vec4 v000001dd997ef850_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001dd997f0f70_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001dd997ef850_0;
    %load/vec4 v000001dd997f0750_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001dd997f0f70_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001dd997f0750_0;
    %ix/getv 4, v000001dd997ef850_0;
    %shiftl 4;
    %assign/vec4 v000001dd997f0f70_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001dd997f0750_0;
    %ix/getv 4, v000001dd997ef850_0;
    %shiftr 4;
    %assign/vec4 v000001dd997f0f70_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001dd99749160;
T_7 ;
    %wait E_000001dd997b7620;
    %load/vec4 v000001dd997f1470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001dd997f01b0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001dd997f1010, 4;
    %assign/vec4 v000001dd997f02f0_0, 0;
T_7.0 ;
    %load/vec4 v000001dd997f09d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001dd997f0890_0;
    %load/vec4 v000001dd997f01b0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dd997f1010, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001dd99749160;
T_8 ;
    %delay 2002, 0;
    %vpi_call 10 24 "$display", "Reading Data Memory Content : " {0 0 0};
    %pushi/vec4 30, 0, 32;
    %store/vec4 v000001dd997f0250_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001dd997f0250_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v000001dd997f0250_0;
    %load/vec4a v000001dd997f1010, 4;
    %vpi_call 10 26 "$display", "Mem[%d] = %d", &PV<v000001dd997f0250_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001dd997f0250_0;
    %subi 1, 0, 32;
    %store/vec4 v000001dd997f0250_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001dd997d8890;
T_9 ;
    %wait E_000001dd997b7aa0;
    %load/vec4 v000001dd997f94c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dd997f8c00_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001dd997f8c00_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001dd997f8c00_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001dd997c34c0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd997fa020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd997faf20_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_000001dd997c34c0;
T_11 ;
    %delay 1, 0;
    %load/vec4 v000001dd997fa020_0;
    %inv;
    %assign/vec4 v000001dd997fa020_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_000001dd997c34c0;
T_12 ;
    %vpi_call 2 35 "$dumpfile", "testoutdump.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd997faf20_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd997faf20_0, 0, 1;
    %delay 2002, 0;
    %vpi_call 2 42 "$display", "Number of cycles consumed: %d", v000001dd997fa0c0_0 {0 0 0};
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    ".\testbench.v";
    "./processor.v";
    "./opcodes.v";
    "./mux2x1.v";
    "./controlUnit.v";
    "./registerFile.v";
    "./ALU.v";
    "./BranchController.v";
    "./DM.v";
    "./IM.v";
    "./programCounter.v";
