// Seed: 415227784
module module_0 (
    input uwire id_0,
    input wor id_1,
    output uwire id_2,
    output wor id_3
    , id_7 = 1,
    output supply0 id_4,
    input tri0 id_5
);
  parameter id_8 = 1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd75
) (
    input supply0 id_0,
    input tri void _id_1,
    output tri1 id_2,
    input uwire id_3,
    input wire id_4,
    input wand id_5
    , id_9,
    output wire id_6[-1 : id_1  .  find],
    output tri0 id_7#1
);
  assign id_6 = id_0;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_6,
      id_2,
      id_7,
      id_5
  );
  wire id_10;
endmodule
