// Seed: 886851549
module module_0;
  reg id_1;
  ;
  always begin : LABEL_0
    id_1 <= "";
    begin : LABEL_1
      #id_2 id_1 <= id_2;
    end
  end
  logic id_3;
endmodule
module module_1 #(
    parameter id_0 = 32'd54
) (
    input tri0 _id_0
    , id_9,
    output supply0 id_1,
    input wire id_2,
    input uwire id_3,
    output wand id_4,
    input wire id_5,
    input supply1 id_6,
    input tri id_7[-1 : id_0]
);
  function void id_10();
    @(1) id_9 = -1;
  endfunction
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  initial begin
    id_10();
  end
endmodule
