Coverage Report by instance with details

=================================================================================
=== Instance: /top/fifo_if
=== Design Unit: work.FIFO_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         86        86         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/fifo_if --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       almostempty           1           1      100.00 
                                        almostfull           1           1      100.00 
                                               clk           1           1      100.00 
                                     data_in[0-15]           1           1      100.00 
                                    data_out[0-15]           1           1      100.00 
                                             empty           1           1      100.00 
                                              full           1           1      100.00 
                                          overflow           1           1      100.00 
                                             rd_en           1           1      100.00 
                                             rst_n           1           1      100.00 
                                         underflow           1           1      100.00 
                                            wr_ack           1           1      100.00 
                                             wr_en           1           1      100.00 

Total Node Count     =         43 
Toggled Node Count   =         43 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (86 of 86 bins)

=================================================================================
=== Instance: /top/DUT/fifo_sva
=== Design Unit: work.FIFO_sva
=================================================================================

Assertion Coverage:
    Assertions                      15        15         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/DUT/fifo_sva/assert__almostfull_full
                     FIFO_sva.sv(92)                    0          1
/top/DUT/fifo_sva/assert__almostempty_empty
                     FIFO_sva.sv(91)                    0          1
/top/DUT/fifo_sva/assert__wr_ack_full_assert
                     FIFO_sva.sv(90)                    0          1
/top/DUT/fifo_sva/assert__wr_notempty_assert
                     FIFO_sva.sv(89)                    0          1
/top/DUT/fifo_sva/assert__rd_notfull_assert
                     FIFO_sva.sv(88)                    0          1
/top/DUT/fifo_sva/assert__rd_ptr_wrap_assert
                     FIFO_sva.sv(86)                    0          1
/top/DUT/fifo_sva/assert__wr_ptr_wrap_assert
                     FIFO_sva.sv(85)                    0          1
/top/DUT/fifo_sva/assert__almostempty_assert
                     FIFO_sva.sv(84)                    0          1
/top/DUT/fifo_sva/assert__almostfull_assert
                     FIFO_sva.sv(83)                    0          1
/top/DUT/fifo_sva/assert__full_assert
                     FIFO_sva.sv(82)                    0          1
/top/DUT/fifo_sva/assert__empty_assert
                     FIFO_sva.sv(81)                    0          1
/top/DUT/fifo_sva/assert__under_flow_assert
                     FIFO_sva.sv(80)                    0          1
/top/DUT/fifo_sva/assert__over_flow_assert
                     FIFO_sva.sv(79)                    0          1
/top/DUT/fifo_sva/assert__wr_ack_assert
                     FIFO_sva.sv(78)                    0          1
/top/DUT/fifo_sva/rst_n_assert
                     FIFO_sva.sv(10)                    0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top/DUT/fifo_sva

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_sva.sv
------------------------------------IF Branch------------------------------------
    9                                       5508     Count coming in to IF
    9               1                        104             if(~fifo_if.rst_n) begin
                                            5404     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/DUT/fifo_sva --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_sva.sv
    3                                                module FIFO_sva (
    4                                                    FIFO_if.DUT fifo_if
    5                                                );
    6                                                
    7                                                	
    8               1                       5508         always_comb begin 


=================================================================================
=== Instance: /top/DUT
=== Design Unit: work.FIFO
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        23        23         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top/DUT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO.sv
------------------------------------IF Branch------------------------------------
    20                                     10101     Count coming in to IF
    20              1                        103     	if (!fifo_if.rst_n) begin
    25              1                       3354     	else if (fifo_if.wr_en && count < FIFO_DEPTH) begin
    31              1                       3682     	else if(fifo_if.full & fifo_if.wr_en) begin 
    35              1                       2962     	else begin
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    42                                     10101     Count coming in to IF
    42              1                        103     	if (!fifo_if.rst_n) begin
    47              1                       3002     	else if (fifo_if.rd_en && count != 0) begin
    52              1                         34     	else if (fifo_if.rd_en && fifo_if.empty) begin
    55              1                       6962     	else begin
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    61                                      8188     Count coming in to IF
    61              1                        103     	if (!fifo_if.rst_n) begin
    64              1                       8085     	else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    65                                      8085     Count coming in to IF
    65              1                       2334     		if	( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b10) && !fifo_if.full) 
    67              1                        911     		else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b01) && !fifo_if.empty)
    69              1                       1087     		else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b11) && fifo_if.full)
    71              1                         16     		else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b11) && fifo_if.empty)
                                            3737     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    76                                      4400     Count coming in to IF
    76              1                       1586     assign fifo_if.full = (count == FIFO_DEPTH)? 1 : 0;
    76              2                       2814     assign fifo_if.full = (count == FIFO_DEPTH)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    77                                      4400     Count coming in to IF
    77              1                         67     assign fifo_if.empty = (count == 0)? 1 : 0;
    77              2                       4333     assign fifo_if.empty = (count == 0)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                      4400     Count coming in to IF
    79              1                       1906     assign fifo_if.almostfull = (count == FIFO_DEPTH-1)? 1 : 0; 
    79              2                       2494     assign fifo_if.almostfull = (count == FIFO_DEPTH-1)? 1 : 0; 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    80                                      4400     Count coming in to IF
    80              1                         76     assign fifo_if.almostempty = (count == 1)? 1 : 0;
    80              2                       4324     assign fifo_if.almostempty = (count == 1)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      24        22         2    91.66%

================================Condition Details================================

Condition Coverage for instance /top/DUT --

  File FIFO.sv
----------------Focused Condition View-------------------
Line       25 Item    1  (fifo_if.wr_en && (count < 8))
Condition totals: 2 of 2 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fifo_if.wr_en         Y
    (count < 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_if.wr_en_0       -                             
  Row   2:          1  fifo_if.wr_en_1       (count < 8)                   
  Row   3:          1  (count < 8)_0         fifo_if.wr_en                 
  Row   4:          1  (count < 8)_1         fifo_if.wr_en                 

----------------Focused Condition View-------------------
Line       31 Item    1  (fifo_if.full & fifo_if.wr_en)
Condition totals: 1 of 2 input terms covered = 50.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   fifo_if.full         N  '_0' not hit             Hit '_0'
  fifo_if.wr_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fifo_if.full_0        fifo_if.wr_en                 
  Row   2:          1  fifo_if.full_1        fifo_if.wr_en                 
  Row   3:          1  fifo_if.wr_en_0       fifo_if.full                  
  Row   4:          1  fifo_if.wr_en_1       fifo_if.full                  

----------------Focused Condition View-------------------
Line       47 Item    1  (fifo_if.rd_en && (count != 0))
Condition totals: 2 of 2 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fifo_if.rd_en         Y
   (count != 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_if.rd_en_0       -                             
  Row   2:          1  fifo_if.rd_en_1       (count != 0)                  
  Row   3:          1  (count != 0)_0        fifo_if.rd_en                 
  Row   4:          1  (count != 0)_1        fifo_if.rd_en                 

----------------Focused Condition View-------------------
Line       52 Item    1  (fifo_if.rd_en && fifo_if.empty)
Condition totals: 1 of 2 input terms covered = 50.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fifo_if.rd_en         Y
  fifo_if.empty         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_if.rd_en_0       -                             
  Row   2:          1  fifo_if.rd_en_1       fifo_if.empty                 
  Row   3:    ***0***  fifo_if.empty_0       fifo_if.rd_en                 
  Row   4:          1  fifo_if.empty_1       fifo_if.rd_en                 

----------------Focused Condition View-------------------
Line       65 Item    1  ((~fifo_if.rd_en && fifo_if.wr_en) && ~fifo_if.full)
Condition totals: 3 of 3 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fifo_if.rd_en         Y
  fifo_if.wr_en         Y
   fifo_if.full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_if.rd_en_0       (~fifo_if.full && fifo_if.wr_en)
  Row   2:          1  fifo_if.rd_en_1       -                             
  Row   3:          1  fifo_if.wr_en_0       ~fifo_if.rd_en                
  Row   4:          1  fifo_if.wr_en_1       (~fifo_if.full && ~fifo_if.rd_en)
  Row   5:          1  fifo_if.full_0        (~fifo_if.rd_en && fifo_if.wr_en)
  Row   6:          1  fifo_if.full_1        (~fifo_if.rd_en && fifo_if.wr_en)

----------------Focused Condition View-------------------
Line       67 Item    1  ((fifo_if.rd_en && ~fifo_if.wr_en) && ~fifo_if.empty)
Condition totals: 3 of 3 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fifo_if.rd_en         Y
  fifo_if.wr_en         Y
  fifo_if.empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_if.rd_en_0       -                             
  Row   2:          1  fifo_if.rd_en_1       (~fifo_if.empty && ~fifo_if.wr_en)
  Row   3:          1  fifo_if.wr_en_0       (~fifo_if.empty && fifo_if.rd_en)
  Row   4:          1  fifo_if.wr_en_1       fifo_if.rd_en                 
  Row   5:          1  fifo_if.empty_0       (fifo_if.rd_en && ~fifo_if.wr_en)
  Row   6:          1  fifo_if.empty_1       (fifo_if.rd_en && ~fifo_if.wr_en)

----------------Focused Condition View-------------------
Line       69 Item    1  ((fifo_if.rd_en && fifo_if.wr_en) && fifo_if.full)
Condition totals: 3 of 3 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fifo_if.rd_en         Y
  fifo_if.wr_en         Y
   fifo_if.full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_if.rd_en_0       -                             
  Row   2:          1  fifo_if.rd_en_1       (fifo_if.full && fifo_if.wr_en)
  Row   3:          1  fifo_if.wr_en_0       fifo_if.rd_en                 
  Row   4:          1  fifo_if.wr_en_1       (fifo_if.full && fifo_if.rd_en)
  Row   5:          1  fifo_if.full_0        (fifo_if.rd_en && fifo_if.wr_en)
  Row   6:          1  fifo_if.full_1        (fifo_if.rd_en && fifo_if.wr_en)

----------------Focused Condition View-------------------
Line       71 Item    1  ((fifo_if.rd_en && fifo_if.wr_en) && fifo_if.empty)
Condition totals: 3 of 3 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fifo_if.rd_en         Y
  fifo_if.wr_en         Y
  fifo_if.empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_if.rd_en_0       -                             
  Row   2:          1  fifo_if.rd_en_1       (fifo_if.empty && fifo_if.wr_en)
  Row   3:          1  fifo_if.wr_en_0       fifo_if.rd_en                 
  Row   4:          1  fifo_if.wr_en_1       (fifo_if.empty && fifo_if.rd_en)
  Row   5:          1  fifo_if.empty_0       (fifo_if.rd_en && fifo_if.wr_en)
  Row   6:          1  fifo_if.empty_1       (fifo_if.rd_en && fifo_if.wr_en)

----------------Focused Condition View-------------------
Line       76 Item    1  (count == 8)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 8)_0        -                             
  Row   2:          1  (count == 8)_1        -                             

----------------Focused Condition View-------------------
Line       77 Item    1  (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 0)_0        -                             
  Row   2:          1  (count == 0)_1        -                             

----------------Focused Condition View-------------------
Line       79 Item    1  (count == (8 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (count == (8 - 1))         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == (8 - 1))_0  -                             
  Row   2:          1  (count == (8 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       80 Item    1  (count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 1)_0        -                             
  Row   2:          1  (count == 1)_1        -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      31        31         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/DUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO.sv
    9                                                module FIFO(FIFO_if.DUT fifo_if);
    10                                               
    11                                                
    12                                               localparam max_fifo_addr = $clog2(FIFO_DEPTH);
    13                                               
    14                                               reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
    15                                               
    16                                               reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
    17                                               reg [max_fifo_addr:0] count;
    18                                               
    19              1                      10101     always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
    20                                               	if (!fifo_if.rst_n) begin
    21              1                        103     		wr_ptr <= 0;
    22              1                        103     		fifo_if.wr_ack <= 0;
    23              1                        103     		fifo_if.overflow <= 0;
    24                                               	end
    25                                               	else if (fifo_if.wr_en && count < FIFO_DEPTH) begin
    26              1                       3354     		mem[wr_ptr] <= fifo_if.data_in;
    27              1                       3354     		fifo_if.wr_ack <= 1;
    28              1                       3354     		wr_ptr <= wr_ptr + 1;
    29              1                       3354     		fifo_if.overflow <= 0;
    30                                               	end
    31                                               	else if(fifo_if.full & fifo_if.wr_en) begin 
    32              1                       3682     		fifo_if.wr_ack <= 0; 
    33              1                       3682     		fifo_if.overflow <= 1;
    34                                               	end 
    35                                               	else begin
    36              1                       2962     		fifo_if.overflow <= 0;
    37              1                       2962     		fifo_if.wr_ack <= 0;
    38                                               	end
    39                                               end
    40                                               
    41              1                      10101     always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
    42                                               	if (!fifo_if.rst_n) begin
    43              1                        103     		rd_ptr <= 0;
    44              1                        103     		fifo_if.data_out <= 0 ;
    45              1                        103     		fifo_if.underflow <= 0;
    46                                               	end
    47                                               	else if (fifo_if.rd_en && count != 0) begin
    48              1                       3002     		fifo_if.data_out <= mem[rd_ptr];
    49              1                       3002     		rd_ptr <= rd_ptr + 1;
    50              1                       3002     		fifo_if.underflow <= 0;
    51                                               	end
    52                                               	else if (fifo_if.rd_en && fifo_if.empty) begin
    53              1                         34     		fifo_if.underflow <= 1;
    54                                               	end
    55                                               	else begin
    56              1                       6962     		fifo_if.underflow <= 0;
    57                                               	end
    58                                               end
    59                                               
    60              1                       8188     always @(posedge fifo_if.clk or negedge fifo_if.rst_n) begin
    61                                               	if (!fifo_if.rst_n) begin
    62              1                        103     		count <= 0;
    63                                               	end
    64                                               	else begin
    65                                               		if	( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b10) && !fifo_if.full) 
    66              1                       2334     			count <= count + 1;
    67                                               		else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b01) && !fifo_if.empty)
    68              1                        911     			count <= count - 1;
    69                                               		else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b11) && fifo_if.full)
    70              1                       1087     			count <= count - 1;
    71                                               		else if ( ({fifo_if.wr_en, fifo_if.rd_en} == 2'b11) && fifo_if.empty)
    72              1                         16     			count <= count + 1;
    73                                               	end
    74                                               end
    75                                               
    76              1                       4401     assign fifo_if.full = (count == FIFO_DEPTH)? 1 : 0;
    77              1                       4401     assign fifo_if.empty = (count == 0)? 1 : 0;
    78                                               
    79              1                       4401     assign fifo_if.almostfull = (count == FIFO_DEPTH-1)? 1 : 0; 
    80              1                       4401     assign fifo_if.almostempty = (count == 1)? 1 : 0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         20        20         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/DUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                        count[0-3]           1           1      100.00 
                                       rd_ptr[0-2]           1           1      100.00 
                                       wr_ptr[0-2]           1           1      100.00 

Total Node Count     =         10 
Toggled Node Count   =         10 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (20 of 20 bins)

=================================================================================
=== Instance: /top
=== Design Unit: work.top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       6         6         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File top.sv
    6                                                module top;
    7                                                
    8                                                    bit clk ;
    9                                                
    10                                                   FIFO_if fifo_if(clk);
    11                                                   FIFO DUT(fifo_if);
    12                                                   bind FIFO FIFO_sva fifo_sva(fifo_if);
    13                                               
    14                                                   initial begin
    15              1                          1             clk = 1;
    16              1                          1             forever begin
    17              1                      20100                 #1 clk = ~clk;
    17              2                      20099     
    18                                                       end
    19                                                   end
    20                                               
    21                                                   initial begin
    22              1                          1             uvm_config_db #(virtual FIFO_if)::set(null,"*","fifo_vif",fifo_if);
    23              1                          1             run_test("FIFO_test");

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /FIFO_pkg
=== Design Unit: work.FIFO_pkg
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        130        27       103    20.76%

================================Toggle Details================================

Toggle Coverage for instance /FIFO_pkg --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                corret_count[0-12]           1           1      100.00 
                                  corret_count[13]           0           1       50.00 
                               corret_count[14-31]           0           0        0.00 
                                 error_count[0-31]           0           0        0.00 
                                     test_finished           0           0        0.00 

Total Node Count     =         65 
Toggled Node Count   =         13 
Untoggled Node Count =         52 

Toggle Coverage      =      20.76% (27 of 130 bins)

=================================================================================
=== Instance: /FIFO_seq_item_pkg
=== Design Unit: work.FIFO_seq_item_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_seq_item_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_seq_item.sv
------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               1                    ***0***     `uvm_object_utils(FIFO_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    8                                      10050     Count coming in to IF
    8               2                    ***0***     `uvm_object_utils(FIFO_seq_item)
                                           10050     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               3                    ***0***     `uvm_object_utils(FIFO_seq_item)
    8               4                    ***0***     `uvm_object_utils(FIFO_seq_item)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    8                                      10050     Count coming in to IF
    8               5                    ***0***     `uvm_object_utils(FIFO_seq_item)
                                           10050     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               6                    ***0***     `uvm_object_utils(FIFO_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /FIFO_seq_item_pkg --

  File FIFO_seq_item.sv
----------------Focused Condition View-------------------
Line       8 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       8 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         5        10    33.33%

================================Statement Details================================

Statement Coverage for instance /FIFO_seq_item_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_seq_item.sv
    1                                                package FIFO_seq_item_pkg;
    2                                                
    3                                                import FIFO_pkg::*;
    4                                                import uvm_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                
    7                                                class FIFO_seq_item extends uvm_sequence_item;
    8               1                    ***0***     `uvm_object_utils(FIFO_seq_item)
    8               2                    ***0***     
    8               3                    ***0***     
    8               4                    ***0***     
    8               5                    ***0***     
    8               6                      10050     
    8               7                    ***0***     
    8               8                    ***0***     
    8               9                      10050     
    8              10                    ***0***     
    9                                                
    10                                                   function new(string name = "FIFO_seq_item");
    11              1                      30151             super.new(name);
    12                                                   endfunction //new()
    13                                               
    14                                                   int RD_EN_ON_DIST, WR_EN_ON_DIST;
    15                                               
    16                                                   function void set_dist(int rd_en_dist = 30, wr_en_dist = 70);
    17              1                      10000             RD_EN_ON_DIST = rd_en_dist;
    18              1                      10000             WR_EN_ON_DIST = wr_en_dist;
    19                                                       
    20                                                   endfunction
    21                                               
    22                                                   rand bit [FIFO_WIDTH-1:0] data_in;
    23                                                   rand bit rst_n, wr_en, rd_en;
    24                                               
    25                                                   logic [FIFO_WIDTH-1:0] data_out;
    26                                                   logic wr_ack, overflow;
    27                                                   logic full, empty, almostfull, almostempty, underflow;
    28                                               
    29                                                   constraint src_c{
    30                                                       rst_n dist { 1:/199, 0:/1};
    31                                                       wr_en dist { 1:/WR_EN_ON_DIST, 0:/(100 - WR_EN_ON_DIST)};
    32                                                       rd_en dist { 1:/RD_EN_ON_DIST, 0:/(100 - RD_EN_ON_DIST)};
    33                                                       }
    34                                               
    35                                               
    36                                                   function string convert2string();
    37                                                       
    38              1                    ***0***             return $sformatf("%s rst_n= 0b%0b, data_in = 0b%0b, wr_en = 0b%0b, rd_en = 0b%0b, data_out = 0b%0b, wr_ack = 0b%0b, overflow = 0b%0b,
    39                                                                            full = 0b%0b, empty = 0b%0b, almostfull = 0b%0b, almostempty = 0b%0b, underflow = 0b%0b",super.convert2string(), rst_n, data_in, wr_en, rd_en, data_out,
    40                                                                            wr_ack, overflow,full, empty, almostfull, almostempty, underflow);
    41                                                       
    42                                                   endfunction
    43                                               
    44                                                   function string convert2string_stimulus();
    45                                                       
    46              1                    ***0***             return $sformatf("rst_n= 0b%0b, data_in = 0b%0b, wr_en = 0b%0b, rd_en = 0b%0b, data_out = 0b%0b, wr_ack = 0b%0b, overflow = 0b%0b,


=================================================================================
=== Instance: /FIFO_seq_pkg
=== Design Unit: work.FIFO_seq_pkg
=================================================================================

Assertion Coverage:
    Assertions                       4         4         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/FIFO_seq_pkg/FIFO_write_only_seq/body/#ublk#225236087#40/immed__44
                     FIFO_seq.sv(44)                    0          1
/FIFO_seq_pkg/FIFO_write_after_ovf_seq/body/#ublk#225236087#62/immed__66
                     FIFO_seq.sv(66)                    0          1
/FIFO_seq_pkg/FIFO_read_after_empty_seq/body/#ublk#225236087#84/immed__88
                     FIFO_seq.sv(88)                    0          1
/FIFO_seq_pkg/FIFO_write_read_seq/body/#ublk#225236087#107/immed__111
                     FIFO_seq.sv(111)                   0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        60        12        48    20.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_seq_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_seq.sv
------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               1                    ***0***     `uvm_object_utils(FIFO_read_only_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    8                                          1     Count coming in to IF
    8               2                    ***0***     `uvm_object_utils(FIFO_read_only_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               3                    ***0***     `uvm_object_utils(FIFO_read_only_seq)
    8               4                    ***0***     `uvm_object_utils(FIFO_read_only_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    8                                          1     Count coming in to IF
    8               5                    ***0***     `uvm_object_utils(FIFO_read_only_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    8                                    ***0***     Count coming in to IF
    8               6                    ***0***     `uvm_object_utils(FIFO_read_only_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    32                                   ***0***     Count coming in to IF
    32              1                    ***0***     `uvm_object_utils(FIFO_write_only_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    32                                         1     Count coming in to IF
    32              2                    ***0***     `uvm_object_utils(FIFO_write_only_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    32                                   ***0***     Count coming in to IF
    32              3                    ***0***     `uvm_object_utils(FIFO_write_only_seq)
    32              4                    ***0***     `uvm_object_utils(FIFO_write_only_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    32                                         1     Count coming in to IF
    32              5                    ***0***     `uvm_object_utils(FIFO_write_only_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    32                                   ***0***     Count coming in to IF
    32              6                    ***0***     `uvm_object_utils(FIFO_write_only_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    54                                   ***0***     Count coming in to IF
    54              1                    ***0***     `uvm_object_utils(FIFO_write_after_ovf_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    54                                         1     Count coming in to IF
    54              2                    ***0***     `uvm_object_utils(FIFO_write_after_ovf_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    54                                   ***0***     Count coming in to IF
    54              3                    ***0***     `uvm_object_utils(FIFO_write_after_ovf_seq)
    54              4                    ***0***     `uvm_object_utils(FIFO_write_after_ovf_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    54                                         1     Count coming in to IF
    54              5                    ***0***     `uvm_object_utils(FIFO_write_after_ovf_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    54                                   ***0***     Count coming in to IF
    54              6                    ***0***     `uvm_object_utils(FIFO_write_after_ovf_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    76                                   ***0***     Count coming in to IF
    76              1                    ***0***     `uvm_object_utils(FIFO_read_after_empty_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    76                                         1     Count coming in to IF
    76              2                    ***0***     `uvm_object_utils(FIFO_read_after_empty_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    76                                   ***0***     Count coming in to IF
    76              3                    ***0***     `uvm_object_utils(FIFO_read_after_empty_seq)
    76              4                    ***0***     `uvm_object_utils(FIFO_read_after_empty_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    76                                         1     Count coming in to IF
    76              5                    ***0***     `uvm_object_utils(FIFO_read_after_empty_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    76                                   ***0***     Count coming in to IF
    76              6                    ***0***     `uvm_object_utils(FIFO_read_after_empty_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    98                                   ***0***     Count coming in to IF
    98              1                    ***0***     `uvm_object_utils(FIFO_write_read_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    98                                         1     Count coming in to IF
    98              2                    ***0***     `uvm_object_utils(FIFO_write_read_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    98                                   ***0***     Count coming in to IF
    98              3                    ***0***     `uvm_object_utils(FIFO_write_read_seq)
    98              4                    ***0***     `uvm_object_utils(FIFO_write_read_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    98                                         1     Count coming in to IF
    98              5                    ***0***     `uvm_object_utils(FIFO_write_read_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    98                                   ***0***     Count coming in to IF
    98              6                    ***0***     `uvm_object_utils(FIFO_write_read_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    118                                  ***0***     Count coming in to IF
    118             1                    ***0***     `uvm_object_utils(FIFO_rst_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    118                                        1     Count coming in to IF
    118             2                    ***0***     `uvm_object_utils(FIFO_rst_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    118                                  ***0***     Count coming in to IF
    118             3                    ***0***     `uvm_object_utils(FIFO_rst_seq)
    118             4                    ***0***     `uvm_object_utils(FIFO_rst_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    118                                        1     Count coming in to IF
    118             5                    ***0***     `uvm_object_utils(FIFO_rst_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    118                                  ***0***     Count coming in to IF
    118             6                    ***0***     `uvm_object_utils(FIFO_rst_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      12         0        12     0.00%

================================Condition Details================================

Condition Coverage for instance /FIFO_seq_pkg --

  File FIFO_seq.sv
----------------Focused Condition View-------------------
Line       8 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       8 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       32 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       32 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       54 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       54 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       76 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       76 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       98 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       98 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       118 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       118 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     110        62        48    56.36%

================================Statement Details================================

Statement Coverage for instance /FIFO_seq_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_seq.sv
    1                                                package FIFO_seq_pkg;
    2                                                import FIFO_pkg::*;
    3                                                import FIFO_seq_item_pkg::*;
    4                                                import uvm_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                
    7                                                class FIFO_read_only_seq extends uvm_sequence #(FIFO_seq_item);
    8               1                    ***0***     `uvm_object_utils(FIFO_read_only_seq)
    8               2                    ***0***     
    8               3                    ***0***     
    8               4                    ***0***     
    8               5                    ***0***     
    8               6                          1     
    8               7                    ***0***     
    8               8                    ***0***     
    8               9                          1     
    8              10                    ***0***     
    9                                                
    10                                                   FIFO_seq_item seq_item;
    11                                               
    12                                                   function new(string name = "FIFO_read_only_seq");
    13              1                          1             super.new(name);
    14                                                   endfunction //new()
    15                                               
    16                                                   task body();
    17                                               
    18              1                          8             repeat(8)begin
    19              1                          8                 seq_item = FIFO_seq_item::type_id::create("seq_item");
    20              1                          8                 seq_item.constraint_mode(0);
    21              1                          8                 start_item(seq_item);
    22                                                           // assert (seq_item.randomize());
    23              1                          8                 seq_item.wr_en = 0 ;
    24              1                          8                 seq_item.rd_en = 1 ;
    25              1                          8                 seq_item.rst_n = 1 ;
    26              1                          8                 finish_item(seq_item); 
    27                                                       end
    28                                                   endtask //body
    29                                               endclass //className extends superClass
    30                                               
    31                                               class FIFO_write_only_seq extends uvm_sequence #(FIFO_seq_item);
    32              1                    ***0***     `uvm_object_utils(FIFO_write_only_seq)
    32              2                    ***0***     
    32              3                    ***0***     
    32              4                    ***0***     
    32              5                    ***0***     
    32              6                          1     
    32              7                    ***0***     
    32              8                    ***0***     
    32              9                          1     
    32             10                    ***0***     
    33                                               
    34                                                   FIFO_seq_item seq_item;
    35                                               
    36                                                   function new(string name = "FIFO_write_only_seq");
    37              1                          1             super.new(name);
    38                                                   endfunction //new()
    39                                                   task body();
    40              1                          8             repeat(8)begin
    41              1                          8                 seq_item = FIFO_seq_item::type_id::create("seq_item");
    42              1                          8                 seq_item.constraint_mode(0);
    43              1                          8                 start_item(seq_item);
    44                                                           assert (seq_item.randomize());
    45              1                          8                 seq_item.wr_en = 1 ;
    46              1                          8                 seq_item.rd_en = 0 ;
    47              1                          8                 seq_item.rst_n = 1 ;
    48              1                          8                 finish_item(seq_item); 
    49                                                       end
    50                                                   endtask //body
    51                                               endclass //className extends superClass
    52                                               
    53                                               class FIFO_write_after_ovf_seq extends uvm_sequence #(FIFO_seq_item);
    54              1                    ***0***     `uvm_object_utils(FIFO_write_after_ovf_seq)
    54              2                    ***0***     
    54              3                    ***0***     
    54              4                    ***0***     
    54              5                    ***0***     
    54              6                          1     
    54              7                    ***0***     
    54              8                    ***0***     
    54              9                          1     
    54             10                    ***0***     
    55                                               
    56                                                   FIFO_seq_item seq_item;
    57                                               
    58                                                   function new(string name = "FIFO_write_after_ovf_seq");
    59              1                          1             super.new(name);
    60                                                   endfunction //new()
    61                                                   task body();
    62              1                         16             repeat(16)begin
    63              1                         16                 seq_item = FIFO_seq_item::type_id::create("seq_item");
    64              1                         16                 seq_item.constraint_mode(0);
    65              1                         16                 start_item(seq_item);
    66                                                           assert (seq_item.randomize());
    67              1                         16                 seq_item.wr_en = 1 ;
    68              1                         16                 seq_item.rd_en = 0 ;
    69              1                         16                 seq_item.rst_n = 1 ;
    70              1                         16                 finish_item(seq_item); 
    71                                                       end
    72                                                   endtask //body
    73                                               endclass //className extends superClass
    74                                               
    75                                               class FIFO_read_after_empty_seq extends uvm_sequence #(FIFO_seq_item);
    76              1                    ***0***     `uvm_object_utils(FIFO_read_after_empty_seq)
    76              2                    ***0***     
    76              3                    ***0***     
    76              4                    ***0***     
    76              5                    ***0***     
    76              6                          1     
    76              7                    ***0***     
    76              8                    ***0***     
    76              9                          1     
    76             10                    ***0***     
    77                                               
    78                                                   FIFO_seq_item seq_item;
    79                                               
    80                                                   function new(string name = "FIFO_read_after_empty_seq");
    81              1                          1             super.new(name);
    82                                                   endfunction //new()
    83                                                   task body();
    84              1                         16             repeat(16)begin
    85              1                         16                 seq_item = FIFO_seq_item::type_id::create("seq_item");
    86              1                         16                 seq_item.constraint_mode(0);
    87              1                         16                 start_item(seq_item);
    88                                                           assert (seq_item.randomize());
    89              1                         16                 seq_item.wr_en = 0 ;
    90              1                         16                 seq_item.rd_en = 1 ;
    91              1                         16                 seq_item.rst_n = 1 ;
    92              1                         16                 finish_item(seq_item); 
    93                                                       end
    94                                                   endtask //body
    95                                               endclass //className extends superClass
    96                                               
    97                                               class FIFO_write_read_seq extends uvm_sequence #(FIFO_seq_item);
    98              1                    ***0***     `uvm_object_utils(FIFO_write_read_seq)
    98              2                    ***0***     
    98              3                    ***0***     
    98              4                    ***0***     
    98              5                    ***0***     
    98              6                          1     
    98              7                    ***0***     
    98              8                    ***0***     
    98              9                          1     
    98             10                    ***0***     
    99                                               
    100                                                  FIFO_seq_item seq_item;
    101                                              
    102                                                  function new(string name = "FIFO_write_read_seq");
    103             1                          1             super.new(name);
    104                                                  endfunction //new()
    105                                              
    106                                                  task body();
    107             1                      10000             repeat(10000)begin
    108             1                      10000                 seq_item = FIFO_seq_item::type_id::create("seq_item");
    109             1                      10000                 seq_item.set_dist(); // default rd_en = 30% and wr_en = 70%
    110             1                      10000                 start_item(seq_item);
    111                                                          assert (seq_item.randomize());
    112             1                      10000                 finish_item(seq_item); 
    113                                                      end
    114                                                  endtask //body
    115                                              endclass //className extends superClass
    116                                              
    117                                              class FIFO_rst_seq extends uvm_sequence #(FIFO_seq_item);
    118             1                    ***0***     `uvm_object_utils(FIFO_rst_seq)
    118             2                    ***0***     
    118             3                    ***0***     
    118             4                    ***0***     
    118             5                    ***0***     
    118             6                          1     
    118             7                    ***0***     
    118             8                    ***0***     
    118             9                          1     
    118            10                    ***0***     
    119                                              
    120                                                  FIFO_seq_item seq_item;
    121                                              
    122                                                  function new(string name = "FIFO_rst_seq");
    123             1                          1             super.new(name);
    124                                                  endfunction //new()
    125                                              
    126                                                  task body();
    127             1                          1             seq_item = FIFO_seq_item::type_id::create("seq_item");
    128                                              
    129             1                          1             start_item(seq_item);
    130             1                          1             seq_item.rst_n = 0 ;
    131             1                          1             finish_item(seq_item); 
    132                                              
    133             1                          1             start_item(seq_item);
    134             1                          1             seq_item.rst_n = 1 ;
    135             1                          1             finish_item(seq_item); 


=================================================================================
=== Instance: /FIFO_cov_pkg
=== Design Unit: work.FIFO_cov_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses         16        na        na        na
            Covergroup Bins         64        64         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /FIFO_cov_pkg/FIFO_cov/cvr_gp                   100.00%        100          -    Covered              
    covered/total bins:                                    64         64          -                      
    missing/total bins:                                     0         64          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint wr_en_c                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      2981          1          -    Covered              
        bin auto[1]                                      7069          1          -    Covered              
    Coverpoint rd_en_c                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      6997          1          -    Covered              
        bin auto[1]                                      3053          1          -    Covered              
    Coverpoint wr_ack_c                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      6696          1          -    Covered              
        bin auto[1]                                      3354          1          -    Covered              
    Coverpoint ovf_c                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      6368          1          -    Covered              
        bin auto[1]                                      3682          1          -    Covered              
    Coverpoint unf_c                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     10016          1          -    Covered              
        bin auto[1]                                        34          1          -    Covered              
    Coverpoint full_c                                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      4828          1          -    Covered              
        bin auto[1]                                      5222          1          -    Covered              
    Coverpoint empty_c                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      9942          1          -    Covered              
        bin auto[1]                                       108          1          -    Covered              
    Coverpoint #cov_seq_item.almostempty__0#          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      9912          1          -    Covered              
        bin auto[1]                                       138          1          -    Covered              
    Coverpoint #cov_seq_item.almostfull__1#           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      6840          1          -    Covered              
        bin auto[1]                                      3210          1          -    Covered              
    Cross cross_1                                     100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                1020          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                2334          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                1087          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                2595          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 929          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2033          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin nwr_nrd_ack                         0                     -    ZERO                 
            illegal_bin wr_rd_ack                           0                     -    ZERO                 
    Cross cross_2                                     100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                1087          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                2595          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                1020          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                2334          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 929          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2033          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin nwr_nrd_ovf                         0                     -    ZERO                 
            illegal_bin wr_rd_ovf                           0                     -    ZERO                 
    Cross cross_3                                     100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  16          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                2091          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                  18          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 911          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                4929          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2033          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin nwr_nrd_unf                         0                     -    ZERO                 
            illegal_bin wr_rd_unf                           0                     -    ZERO                 
    Cross cross_4                                     100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[0]>                2107          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 929          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                4181          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 748          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                1041          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 992          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin wr_nrd_full                         0                     -    ZERO                 
            illegal_bin nwr_nrd_full                        0                     -    ZERO                 
    Cross cross_5                                     100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[0],auto[1],auto[1]>                  33          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                  23          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                2107          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                4929          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 896          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2010          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin wr_nrd_empty                        0                     -    ZERO                 
            illegal_bin nwr_nrd_empty                       0                     -    ZERO                 
    Cross cross_6                                     100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                1757          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 474          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 345          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 634          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 350          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 455          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                4584          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                1399          1          -    Covered              
    Cross cross_7                                     100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  45          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                  10          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                  50          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                  33          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                2062          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 919          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                4879          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2000          1          -    Covered              
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for instance /FIFO_cov_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_cov.sv
    1                                                package FIFO_cov_pkg;
    2                                                
    3                                                import FIFO_seq_item_pkg::*;
    4                                                import FIFO_pkg::*;
    5                                                    
    6                                                import uvm_pkg::*;
    7                                                `include "uvm_macros.svh"
    8                                                
    9                                                
    10                                               
    11                                               class FIFO_cov extends uvm_component;
    12              1                    ***0***     `uvm_component_utils(FIFO_cov)
    12              2                    ***0***     
    12              3                          2     
    13                                               
    14                                               uvm_analysis_export #(FIFO_seq_item) cov_export;
    15                                               uvm_tlm_analysis_fifo #(FIFO_seq_item) cov_fifo;
    16                                               
    17                                               FIFO_seq_item cov_seq_item;
    18                                               
    19                                                   
    20                                                       covergroup cvr_gp;
    21                                                           wr_en_c : coverpoint cov_seq_item.wr_en;
    22                                                           rd_en_c : coverpoint cov_seq_item.rd_en;
    23                                                           wr_ack_c: coverpoint cov_seq_item.wr_ack;
    24                                                           ovf_c   : coverpoint cov_seq_item.overflow;
    25                                                           unf_c   : coverpoint cov_seq_item.underflow;
    26                                                           full_c  : coverpoint cov_seq_item.full;
    27                                                           empty_c : coverpoint cov_seq_item.empty;
    28                                                           cross_1: cross wr_en_c, rd_en_c, wr_ack_c iff(cov_seq_item.rst_n){
    29                                                               illegal_bins wr_rd_ack =    binsof(wr_en_c ) intersect {0} && 
    30                                                                                           binsof(rd_en_c ) intersect {1} && 
    31                                                                                           binsof(wr_ack_c) intersect {1}   ;
    32                                                               illegal_bins nwr_nrd_ack =  binsof(wr_en_c ) intersect {0} &&
    33                                                                                           binsof(rd_en_c ) intersect {0} && 
    34                                                                                           binsof(wr_ack_c) intersect {1};
    35                                                           }
    36                                                           cross_2: cross wr_en_c, rd_en_c, ovf_c iff(cov_seq_item.rst_n){
    37                                                               illegal_bins wr_rd_ovf =    binsof(wr_en_c) intersect {0} && 
    38                                                                                           binsof(rd_en_c) intersect {1} && 
    39                                                                                           binsof(ovf_c)intersect {1}   ;
    40                                                               illegal_bins nwr_nrd_ovf =  binsof(wr_en_c)  intersect {0} &&
    41                                                                                           binsof(rd_en_c) intersect {0}  && 
    42                                                                                           binsof(ovf_c) intersect {1};
    43                                                           }
    44                                                           cross_3: cross wr_en_c, rd_en_c, unf_c  iff(cov_seq_item.rst_n){
    45                                                               illegal_bins wr_rd_unf =    binsof(wr_en_c) intersect {1} && 
    46                                                                                           binsof(rd_en_c) intersect {0} && 
    47                                                                                           binsof(unf_c)intersect {1}   ;
    48                                                               illegal_bins nwr_nrd_unf =  binsof(wr_en_c)  intersect {0} &&
    49                                                                                           binsof(rd_en_c) intersect {0}  && 
    50                                                                                           binsof(unf_c) intersect {1};
    51                                                           }
    52                                                           cross_4: cross wr_en_c, rd_en_c, full_c  iff(cov_seq_item.rst_n){
    53                                                               illegal_bins nwr_nrd_full =  binsof(wr_en_c)  intersect {0} &&
    54                                                                                           binsof(rd_en_c) intersect {1}  && 
    55                                                                                           binsof(full_c) intersect {1};        
    56                                               
    57                                                               illegal_bins wr_nrd_full =  binsof(wr_en_c)  intersect {1} &&
    58                                                                                           binsof(rd_en_c) intersect {1}  && 
    59                                                                                           binsof(full_c) intersect {1};           
    60                                                           }
    61                                                           cross_5: cross wr_en_c, rd_en_c, empty_c       iff(cov_seq_item.rst_n){
    62                                                               illegal_bins nwr_nrd_empty =  binsof(wr_en_c)  intersect {1} &&
    63                                                                                           binsof(rd_en_c) intersect {0}  && 
    64                                                                                           binsof(empty_c) intersect {1};    
    65                                                               illegal_bins wr_nrd_empty =  binsof(wr_en_c)  intersect {1} &&
    66                                                                                           binsof(rd_en_c) intersect {1}  && 
    67                                                                                           binsof(empty_c) intersect {1};    
    68                                                           }
    69                                                           cross_6: cross wr_en_c, rd_en_c, cov_seq_item.almostfull  iff(cov_seq_item.rst_n);
    70                                                           cross_7: cross wr_en_c, rd_en_c, cov_seq_item.almostempty iff(cov_seq_item.rst_n) ;
    71                                                       endgroup
    72                                               
    73                                                   function new(string name = "FIFO_cov", uvm_component parent = null);
    74              1                          1             super.new(name, parent);   
    75              1                          1             cvr_gp = new();     
    76                                                   endfunction //new()
    77                                               
    78                                                   function void build_phase(uvm_phase phase);
    79              1                          1             super.build_phase(phase);
    80              1                          1             cov_export = new("cov_export",this);
    81              1                          1             cov_fifo   = new("cov_fifo",this);
    82                                                       
    83                                                   endfunction
    84                                               
    85                                                   function void connect_phase(uvm_phase phase);
    86              1                          1             super.connect_phase(phase);
    87              1                          1             cov_export.connect(cov_fifo.analysis_export);
    88                                                   endfunction
    89                                               
    90                                                   task run_phase(uvm_phase phase);
    91              1                          1             super.run_phase(phase);
    92              1                          1             forever begin
    93                                               
    94              1                      10051                 cov_fifo.get(cov_seq_item);
    95              1                      10050                 cvr_gp.sample();


=================================================================================
=== Instance: /FIFO_config_pkg
=== Design Unit: work.FIFO_config_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_config_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_config.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***     `uvm_object_utils(FIFO_cfg)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               2                    ***0***     `uvm_object_utils(FIFO_cfg)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***     `uvm_object_utils(FIFO_cfg)
    7               4                    ***0***     `uvm_object_utils(FIFO_cfg)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               5                    ***0***     `uvm_object_utils(FIFO_cfg)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***     `uvm_object_utils(FIFO_cfg)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /FIFO_config_pkg --

  File FIFO_config.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /FIFO_config_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_config.sv
    1                                                package FIFO_config_pkg;
    2                                                
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                
    6                                                class FIFO_cfg extends uvm_object;
    7               1                    ***0***     `uvm_object_utils(FIFO_cfg)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                    ***0***     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                    ***0***     
    7              10                    ***0***     
    8                                                
    9                                                virtual FIFO_if fifo_vif;
    10                                               
    11                                               
    12                                                   function new(string name = "FIFO_cfg");
    13              1                          3             super.new(name);


=================================================================================
=== Instance: /FIFO_sb_pkg
=== Design Unit: work.FIFO_sb_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        32        26         6    81.25%

================================Branch Details================================

Branch Coverage for instance /FIFO_sb_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_sb.sv
------------------------------------IF Branch------------------------------------
    40                                         1     Count coming in to IF
    40              1                    ***0***             if(! uvm_config_db #(FIFO_cfg)::get(this, "", "CFG",fifo_cfg))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    41                                   ***0***     Count coming in to IF
    41              1                    ***0***                 `uvm_fatal("build phse","sb -Unable to get configration from config db")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    64                                         1     Count coming in to IF
    64              1                          1             `uvm_info("report phase",$sformatf("Total succsessful transactions: %0d",corret_count),UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    65                                         1     Count coming in to IF
    65              1                          1             `uvm_info("report phase",$sformatf("Total failed transactions: %0d",error_count),UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    74                                     10050     Count coming in to IF
    74              1                      10050             if( data_out_ref == sb_seq_item.data_out && wr_ack_ref == sb_seq_item.wr_ack  && 
    79              1                    ***0***             else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    94                                     10050     Count coming in to IF
    94              1                         52             if(~sb_seq_item.rst_n) begin
    107             1                       9998             else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    108                                     9998     Count coming in to IF
    108             1                       3002                 if(sb_seq_item.rd_en && !empty_ref)begin
    117             1                         34                 else if(sb_seq_item.rd_en && empty_ref)
    119             1                       6962                 else 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    112                                     3002     Count coming in to IF
    112             1                        911                     if(!sb_seq_item.wr_en)
    114             1                       1087                     else if(sb_seq_item.wr_en && full_ref)
                                            1004     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    122                                     9998     Count coming in to IF
    122             1                       3354                 if(sb_seq_item.wr_en && !full_ref)begin
    132             1                       3682                 else if(sb_seq_item.wr_en && full_ref)begin
    136             1                       2962                 else  begin
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    127                                     3354     Count coming in to IF
    127             1                       2334                     if(!sb_seq_item.rd_en)
    129             1                         16                     else if(sb_seq_item.rd_en && empty_ref)
                                            1004     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    141                                     9998     Count coming in to IF
    141             1                       5222                 full_ref = (counter == FIFO_DEPTH)? 1 : 0 ;
    141             2                       4776                 full_ref = (counter == FIFO_DEPTH)? 1 : 0 ;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    142                                     9998     Count coming in to IF
    142             1                         56                 empty_ref = (counter == 0)? 1 : 0 ;
    142             2                       9942                 empty_ref = (counter == 0)? 1 : 0 ;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    143                                     9998     Count coming in to IF
    143             1                       3210                 almostfull_ref = (counter == FIFO_DEPTH-1)? 1 : 0 ;
    143             2                       6788                 almostfull_ref = (counter == FIFO_DEPTH-1)? 1 : 0 ;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    144                                     9998     Count coming in to IF
    144             1                        138                 almostempty_ref = (counter == 1)? 1 : 0 ;
    144             2                       9860                 almostempty_ref = (counter == 1)? 1 : 0 ;
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      24        12        12    50.00%

================================Condition Details================================

Condition Coverage for instance /FIFO_sb_pkg --

  File FIFO_sb.sv
----------------Focused Condition View-------------------
Line       74 Item    1  ((this.data_out_ref == sb_seq_item.data_out) && (this.wr_ack_ref == sb_seq_item.wr_ack) && (this.overflow_ref == sb_seq_item.overflow) && (this.full_ref == sb_seq_item.full) && (this.empty_ref == sb_seq_item.empty) && (this.almostfull_ref == sb_seq_item.almostfull) && (this.almostempty_ref == sb_seq_item.almostempty) && (this.underflow_ref == sb_seq_item.underflow))
Condition totals: 0 of 8 input terms covered = 0.00%

                                         Input Term   Covered  Reason for no coverage   Hint
                                        -----------  --------  -----------------------  --------------
        (this.data_out_ref == sb_seq_item.data_out)         N  '_0' not hit             Hit '_0'
            (this.wr_ack_ref == sb_seq_item.wr_ack)         N  '_0' not hit             Hit '_0'
        (this.overflow_ref == sb_seq_item.overflow)         N  '_0' not hit             Hit '_0'
                (this.full_ref == sb_seq_item.full)         N  '_0' not hit             Hit '_0'
              (this.empty_ref == sb_seq_item.empty)         N  '_0' not hit             Hit '_0'
    (this.almostfull_ref == sb_seq_item.almostfull)         N  '_0' not hit             Hit '_0'
  (this.almostempty_ref == sb_seq_item.almostempty)         N  '_0' not hit             Hit '_0'
      (this.underflow_ref == sb_seq_item.underflow)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                                           Non-masking condition(s)      
 ---------  ---------  --------------------                                 -------------------------     
  Row   1:    ***0***  (this.data_out_ref == sb_seq_item.data_out)_0        -                             
  Row   2:          1  (this.data_out_ref == sb_seq_item.data_out)_1        ((this.wr_ack_ref == sb_seq_item.wr_ack) && ((this.overflow_ref == sb_seq_item.overflow) && ((this.full_ref == sb_seq_item.full) && ((this.empty_ref == sb_seq_item.empty) && ((this.almostfull_ref == sb_seq_item.almostfull) && ((this.almostempty_ref == sb_seq_item.almostempty) && (this.underflow_ref == sb_seq_item.underflow)))))))
  Row   3:    ***0***  (this.wr_ack_ref == sb_seq_item.wr_ack)_0            (this.data_out_ref == sb_seq_item.data_out)
  Row   4:          1  (this.wr_ack_ref == sb_seq_item.wr_ack)_1            ((this.data_out_ref == sb_seq_item.data_out) && ((this.overflow_ref == sb_seq_item.overflow) && ((this.full_ref == sb_seq_item.full) && ((this.empty_ref == sb_seq_item.empty) && ((this.almostfull_ref == sb_seq_item.almostfull) && ((this.almostempty_ref == sb_seq_item.almostempty) && (this.underflow_ref == sb_seq_item.underflow)))))))
  Row   5:    ***0***  (this.overflow_ref == sb_seq_item.overflow)_0        ((this.data_out_ref == sb_seq_item.data_out) && (this.wr_ack_ref == sb_seq_item.wr_ack))
  Row   6:          1  (this.overflow_ref == sb_seq_item.overflow)_1        ((this.data_out_ref == sb_seq_item.data_out) && (this.wr_ack_ref == sb_seq_item.wr_ack) && ((this.full_ref == sb_seq_item.full) && ((this.empty_ref == sb_seq_item.empty) && ((this.almostfull_ref == sb_seq_item.almostfull) && ((this.almostempty_ref == sb_seq_item.almostempty) && (this.underflow_ref == sb_seq_item.underflow))))))
  Row   7:    ***0***  (this.full_ref == sb_seq_item.full)_0                ((this.data_out_ref == sb_seq_item.data_out) && (this.wr_ack_ref == sb_seq_item.wr_ack) && (this.overflow_ref == sb_seq_item.overflow))
  Row   8:          1  (this.full_ref == sb_seq_item.full)_1                ((this.data_out_ref == sb_seq_item.data_out) && (this.wr_ack_ref == sb_seq_item.wr_ack) && (this.overflow_ref == sb_seq_item.overflow) && ((this.empty_ref == sb_seq_item.empty) && ((this.almostfull_ref == sb_seq_item.almostfull) && ((this.almostempty_ref == sb_seq_item.almostempty) && (this.underflow_ref == sb_seq_item.underflow)))))
  Row   9:    ***0***  (this.empty_ref == sb_seq_item.empty)_0              ((this.data_out_ref == sb_seq_item.data_out) && (this.wr_ack_ref == sb_seq_item.wr_ack) && (this.overflow_ref == sb_seq_item.overflow) && (this.full_ref == sb_seq_item.full))
 Row   10:          1  (this.empty_ref == sb_seq_item.empty)_1              ((this.data_out_ref == sb_seq_item.data_out) && (this.wr_ack_ref == sb_seq_item.wr_ack) && (this.overflow_ref == sb_seq_item.overflow) && (this.full_ref == sb_seq_item.full) && ((this.almostfull_ref == sb_seq_item.almostfull) && ((this.almostempty_ref == sb_seq_item.almostempty) && (this.underflow_ref == sb_seq_item.underflow))))
 Row   11:    ***0***  (this.almostfull_ref == sb_seq_item.almostfull)_0    ((this.data_out_ref == sb_seq_item.data_out) && (this.wr_ack_ref == sb_seq_item.wr_ack) && (this.overflow_ref == sb_seq_item.overflow) && (this.full_ref == sb_seq_item.full) && (this.empty_ref == sb_seq_item.empty))
 Row   12:          1  (this.almostfull_ref == sb_seq_item.almostfull)_1    ((this.data_out_ref == sb_seq_item.data_out) && (this.wr_ack_ref == sb_seq_item.wr_ack) && (this.overflow_ref == sb_seq_item.overflow) && (this.full_ref == sb_seq_item.full) && (this.empty_ref == sb_seq_item.empty) && ((this.almostempty_ref == sb_seq_item.almostempty) && (this.underflow_ref == sb_seq_item.underflow)))
 Row   13:    ***0***  (this.almostempty_ref == sb_seq_item.almostempty)_0  ((this.data_out_ref == sb_seq_item.data_out) && (this.wr_ack_ref == sb_seq_item.wr_ack) && (this.overflow_ref == sb_seq_item.overflow) && (this.full_ref == sb_seq_item.full) && (this.empty_ref == sb_seq_item.empty) && (this.almostfull_ref == sb_seq_item.almostfull))
 Row   14:          1  (this.almostempty_ref == sb_seq_item.almostempty)_1  ((this.data_out_ref == sb_seq_item.data_out) && (this.wr_ack_ref == sb_seq_item.wr_ack) && (this.overflow_ref == sb_seq_item.overflow) && (this.full_ref == sb_seq_item.full) && (this.empty_ref == sb_seq_item.empty) && (this.almostfull_ref == sb_seq_item.almostfull) && (this.underflow_ref == sb_seq_item.underflow))
 Row   15:    ***0***  (this.underflow_ref == sb_seq_item.underflow)_0      ((this.data_out_ref == sb_seq_item.data_out) && (this.wr_ack_ref == sb_seq_item.wr_ack) && (this.overflow_ref == sb_seq_item.overflow) && (this.full_ref == sb_seq_item.full) && (this.empty_ref == sb_seq_item.empty) && (this.almostfull_ref == sb_seq_item.almostfull) && (this.almostempty_ref == sb_seq_item.almostempty))
 Row   16:          1  (this.underflow_ref == sb_seq_item.underflow)_1      ((this.data_out_ref == sb_seq_item.data_out) && (this.wr_ack_ref == sb_seq_item.wr_ack) && (this.overflow_ref == sb_seq_item.overflow) && (this.full_ref == sb_seq_item.full) && (this.empty_ref == sb_seq_item.empty) && (this.almostfull_ref == sb_seq_item.almostfull) && (this.almostempty_ref == sb_seq_item.almostempty))

----------------Focused Condition View-------------------
Line       108 Item    1  (sb_seq_item.rd_en && ~this.empty_ref)
Condition totals: 2 of 2 input terms covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  sb_seq_item.rd_en         Y
     this.empty_ref         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  sb_seq_item.rd_en_0   -                             
  Row   2:          1  sb_seq_item.rd_en_1   ~this.empty_ref               
  Row   3:          1  this.empty_ref_0      sb_seq_item.rd_en             
  Row   4:          1  this.empty_ref_1      sb_seq_item.rd_en             

----------------Focused Condition View-------------------
Line       114 Item    1  (sb_seq_item.wr_en && this.full_ref)
Condition totals: 1 of 2 input terms covered = 50.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  sb_seq_item.wr_en         N  '_0' not hit             Hit '_0'
      this.full_ref         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  sb_seq_item.wr_en_0   -                             
  Row   2:          1  sb_seq_item.wr_en_1   this.full_ref                 
  Row   3:          1  this.full_ref_0       sb_seq_item.wr_en             
  Row   4:          1  this.full_ref_1       sb_seq_item.wr_en             

----------------Focused Condition View-------------------
Line       117 Item    1  (sb_seq_item.rd_en && this.empty_ref)
Condition totals: 1 of 2 input terms covered = 50.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  sb_seq_item.rd_en         Y
     this.empty_ref         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  sb_seq_item.rd_en_0   -                             
  Row   2:          1  sb_seq_item.rd_en_1   this.empty_ref                
  Row   3:    ***0***  this.empty_ref_0      sb_seq_item.rd_en             
  Row   4:          1  this.empty_ref_1      sb_seq_item.rd_en             

----------------Focused Condition View-------------------
Line       122 Item    1  (sb_seq_item.wr_en && ~this.full_ref)
Condition totals: 2 of 2 input terms covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  sb_seq_item.wr_en         Y
      this.full_ref         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  sb_seq_item.wr_en_0   -                             
  Row   2:          1  sb_seq_item.wr_en_1   ~this.full_ref                
  Row   3:          1  this.full_ref_0       sb_seq_item.wr_en             
  Row   4:          1  this.full_ref_1       sb_seq_item.wr_en             

----------------Focused Condition View-------------------
Line       129 Item    1  (sb_seq_item.rd_en && this.empty_ref)
Condition totals: 1 of 2 input terms covered = 50.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  sb_seq_item.rd_en         N  '_0' not hit             Hit '_0'
     this.empty_ref         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  sb_seq_item.rd_en_0   -                             
  Row   2:          1  sb_seq_item.rd_en_1   this.empty_ref                
  Row   3:          1  this.empty_ref_0      sb_seq_item.rd_en             
  Row   4:          1  this.empty_ref_1      sb_seq_item.rd_en             

----------------Focused Condition View-------------------
Line       132 Item    1  (sb_seq_item.wr_en && this.full_ref)
Condition totals: 1 of 2 input terms covered = 50.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  sb_seq_item.wr_en         Y
      this.full_ref         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  sb_seq_item.wr_en_0   -                             
  Row   2:          1  sb_seq_item.wr_en_1   this.full_ref                 
  Row   3:    ***0***  this.full_ref_0       sb_seq_item.wr_en             
  Row   4:          1  this.full_ref_1       sb_seq_item.wr_en             

----------------Focused Condition View-------------------
Line       141 Item    1  (this.counter == 8)
Condition totals: 1 of 1 input term covered = 100.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (this.counter == 8)         Y

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (this.counter == 8)_0  -                             
  Row   2:          1  (this.counter == 8)_1  -                             

----------------Focused Condition View-------------------
Line       142 Item    1  (this.counter == 0)
Condition totals: 1 of 1 input term covered = 100.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (this.counter == 0)         Y

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (this.counter == 0)_0  -                             
  Row   2:          1  (this.counter == 0)_1  -                             

----------------Focused Condition View-------------------
Line       143 Item    1  (this.counter == (8 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  (this.counter == (8 - 1))         Y

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  (this.counter == (8 - 1))_0  -                             
  Row   2:          1  (this.counter == (8 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       144 Item    1  (this.counter == 1)
Condition totals: 1 of 1 input term covered = 100.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (this.counter == 1)         Y

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (this.counter == 1)_0  -                             
  Row   2:          1  (this.counter == 1)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      63        50        13    79.36%

================================Statement Details================================

Statement Coverage for instance /FIFO_sb_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_sb.sv
    1                                                package FIFO_sb_pkg;
    2                                                
    3                                                import FIFO_seq_item_pkg::*;
    4                                                import FIFO_config_pkg::*;
    5                                                import FIFO_pkg::*;
    6                                                
    7                                                import uvm_pkg::*;
    8                                                `include "uvm_macros.svh"
    9                                                
    10                                               class FIFO_sb extends uvm_scoreboard;
    11              1                    ***0***     `uvm_component_utils(FIFO_sb)
    11              2                    ***0***     
    11              3                          2     
    12                                               
    13                                                   uvm_analysis_export #(FIFO_seq_item) sb_export;
    14                                                   uvm_tlm_analysis_fifo #(FIFO_seq_item) sb_fifo;
    15                                               
    16                                                   FIFO_cfg fifo_cfg ;
    17                                               
    18                                                   FIFO_seq_item sb_seq_item;
    19                                                   
    20                                                   bit [FIFO_WIDTH-1:0] data_out_ref;
    21                                                   bit wr_ack_ref, overflow_ref;
    22                                                   bit full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;
    23                                               
    24                                                   bit [FIFO_WIDTH-1:0] mem_ref [FIFO_DEPTH-1:0];
    25              1                          1         int counter =0 ;
    26                                                   localparam max_fifo_addr = $clog2(FIFO_DEPTH);
    27                                                   bit [max_fifo_addr-1:0] w_ptr, r_ptr;
    28                                               
    29                                               
    30                                               
    31                                                   function new(string name = "FIFO_sb", uvm_component parent = null);
    32              1                          1             super.new(name, parent);        
    33                                                   endfunction //new()
    34                                               
    35                                                   function void build_phase(uvm_phase phase);
    36              1                          1             super.build_phase(phase);
    37              1                          1             sb_export = new("sb_export",this);
    38              1                          1             sb_fifo   = new("sb_fifo",this);
    39              1                          1             fifo_cfg  = FIFO_cfg::type_id::create("fifo_cfg");
    40                                                       if(! uvm_config_db #(FIFO_cfg)::get(this, "", "CFG",fifo_cfg))
    41              1                    ***0***                 `uvm_fatal("build phse","sb -Unable to get configration from config db")
    42                                                   endfunction
    43                                               
    44                                                   function void connect_phase(uvm_phase phase);
    45              1                          1             super.connect_phase(phase);
    46              1                          1             sb_export.connect(sb_fifo.analysis_export);
    47                                                       
    48                                                   endfunction
    49                                               
    50                                               
    51                                                   task run_phase(uvm_phase phase);
    52              1                          1             super.run_phase(phase);
    53              1                          1             forever begin
    54              1                      10051                 sb_fifo.get(sb_seq_item);
    55                                                           /*check res*/
    56              1                      10050                 check_data(sb_seq_item);
    57                                                           
    58                                                       end
    59                                                   endtask //
    60                                               
    61                                                   function void report_phase(uvm_phase phase);
    62              1                          1             super.report_phase(phase);
    63                                               
    64              1                          1             `uvm_info("report phase",$sformatf("Total succsessful transactions: %0d",corret_count),UVM_LOW)
    65              1                          1             `uvm_info("report phase",$sformatf("Total failed transactions: %0d",error_count),UVM_LOW)
    66                                                       
    67                                                   endfunction
    68                                               
    69                                               
    70                                               
    71                                               
    72                                                   function void   check_data(FIFO_seq_item sb_seq_item);
    73              1                      10050             refrence_model(sb_seq_item);
    74                                                       if( data_out_ref == sb_seq_item.data_out && wr_ack_ref == sb_seq_item.wr_ack  && 
    75                                                           overflow_ref == sb_seq_item.overflow && full_ref == sb_seq_item.full      &&
    76                                                           empty_ref    == sb_seq_item.empty    && almostfull_ref == sb_seq_item.almostfull &&
    77                                                           almostempty_ref == sb_seq_item.almostempty && underflow_ref == sb_seq_item.underflow)
    78              1                      10050                 corret_count++ ;
    79                                                       else begin
    80              1                    ***0***                 error_count++ ;
    81              1                    ***0***                 $display("error @time:%0t data_ref      = %0h and data      = %0h",$time, data_out_ref   , sb_seq_item.data_out);
    82              1                    ***0***                 $display("error @time:%0t overflow_ref  = %0h and overflow  = %0h",$time, overflow_ref   , sb_seq_item.overflow);
    83              1                    ***0***                 $display("error @time:%0t empty_ref     = %0h and empty     = %0h",$time, empty_ref      , sb_seq_item.empty);
    84              1                    ***0***                 $display("error @time:%0t almostempt_ref= %0h and almostempt= %0h",$time, almostempty_ref, sb_seq_item.almostempty);
    85              1                    ***0***                 $display("error @time:%0t wr_ack_ref    = %0h and wr_ack    = %0h",$time, wr_ack_ref     , sb_seq_item.wr_ack);
    86              1                    ***0***                 $display("error @time:%0t almostfull_ref= %0h and almostfull= %0h",$time, almostfull_ref , sb_seq_item.almostfull);
    87              1                    ***0***                 $display("error @time:%0t full_ref      = %0h and full      = %0h",$time, full_ref , sb_seq_item.full);
    88              1                    ***0***                 $display("error @time:%0t underflow_ref = %0h and underflow = %0h",$time, underflow_ref  , sb_seq_item.underflow);
    89              1                    ***0***                 $display("%0p\n",mem_ref);
    90                                                       end
    91                                                   endfunction //
    92                                               
    93                                                   function void refrence_model(FIFO_seq_item sb_seq_item);
    94                                                       if(~sb_seq_item.rst_n) begin
    95              1                         52                 data_out_ref    = 0 ;
    96              1                         52                 wr_ack_ref      = 0 ;
    97              1                         52                 overflow_ref    = 0 ;
    98              1                         52                 full_ref        = 0 ;
    99              1                         52                 empty_ref       = 1 ;
    100             1                         52                 almostfull_ref  = 0 ;
    101             1                         52                 almostempty_ref = 0 ;
    102             1                         52                 underflow_ref   = 0 ;
    103             1                         52                 counter         = 0 ;
    104             1                         52                 w_ptr           = 0 ;
    105             1                         52                 r_ptr           = 0 ;
    106                                                      end
    107                                                      else begin
    108                                                          if(sb_seq_item.rd_en && !empty_ref)begin
    109             1                       3002                     data_out_ref = mem_ref[r_ptr];
    110             1                       3002                     r_ptr++;
    111             1                       3002                     underflow_ref = 0;
    112                                                              if(!sb_seq_item.wr_en)
    113             1                        911                         counter--;
    114                                                              else if(sb_seq_item.wr_en && full_ref)
    115             1                       1087                         counter--;
    116                                                          end
    117                                                          else if(sb_seq_item.rd_en && empty_ref)
    118             1                         34                     underflow_ref = 1;
    119                                                          else 
    120             1                       6962                     underflow_ref = 0;
    121                                              
    122                                                          if(sb_seq_item.wr_en && !full_ref)begin
    123             1                       3354                     mem_ref[w_ptr] = sb_seq_item.data_in;
    124             1                       3354                     w_ptr++     ;
    125             1                       3354                     wr_ack_ref = 1;
    126             1                       3354                     overflow_ref = 0;
    127                                                              if(!sb_seq_item.rd_en)
    128             1                       2334                         counter++   ;
    129                                                              else if(sb_seq_item.rd_en && empty_ref)
    130             1                         16                         counter++;
    131                                                          end
    132                                                          else if(sb_seq_item.wr_en && full_ref)begin
    133             1                       3682                     wr_ack_ref = 0;
    134             1                       3682                     overflow_ref = 1;
    135                                                          end
    136                                                          else  begin
    137             1                       2962                     overflow_ref = 0;
    138             1                       2962                     wr_ack_ref = 0;
    139                                                          end
    140                                              
    141             1                       9998                 full_ref = (counter == FIFO_DEPTH)? 1 : 0 ;
    142             1                       9998                 empty_ref = (counter == 0)? 1 : 0 ;
    143             1                       9998                 almostfull_ref = (counter == FIFO_DEPTH-1)? 1 : 0 ;
    144             1                       9998                 almostempty_ref = (counter == 1)? 1 : 0 ;


=================================================================================
=== Instance: /FIFO_mon_pkg
=== Design Unit: work.FIFO_mon_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_mon_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_monitor.sv
------------------------------------IF Branch------------------------------------
    50                                     10050     Count coming in to IF
    50              1                    ***0***                 `uvm_info("run_phase",res_seq_item.convert2string_stimulus(),UVM_HIGH)
                                           10050     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      24        21         3    87.50%

================================Statement Details================================

Statement Coverage for instance /FIFO_mon_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_monitor.sv
    1                                                package FIFO_mon_pkg;
    2                                                
    3                                                import FIFO_pkg::*;
    4                                                import FIFO_seq_item_pkg::*;
    5                                                
    6                                                import uvm_pkg::*;
    7                                                `include "uvm_macros.svh"
    8                                                
    9                                                class FIFO_mon extends uvm_monitor;
    10              1                    ***0***     `uvm_component_utils(FIFO_mon)
    10              2                    ***0***     
    10              3                          2     
    11                                               
    12                                                   uvm_analysis_port #(FIFO_seq_item) mon_ap;
    13                                               
    14                                                   FIFO_seq_item res_seq_item;
    15                                               
    16                                                   virtual FIFO_if fifo_vif;
    17                                               
    18                                                   function new(string name = "FIFO_mon", uvm_component parent = null);
    19              1                          1             super.new(name, parent);
    20                                                   endfunction //new()
    21                                               
    22                                                   function void build_phase(uvm_phase phase);
    23              1                          1             super.build_phase(phase);
    24              1                          1             mon_ap = new("mon_ap", this);
    25                                                   endfunction
    26                                               
    27                                                   task run_phase(uvm_phase phase);
    28              1                          1             super.run_phase(phase);
    29                                               
    30              1                          1             forever begin
    31              1                      10051                 res_seq_item = FIFO_seq_item::type_id::create("res_seq_item");
    32                                               
    33              1                      10051                 @(negedge fifo_vif.clk);
    34                                               
    35              1                      10050                 res_seq_item.rst_n       = fifo_vif.rst_n      ;
    36              1                      10050                 res_seq_item.wr_en       = fifo_vif.wr_en      ;
    37              1                      10050                 res_seq_item.rd_en       = fifo_vif.rd_en      ;
    38              1                      10050                 res_seq_item.data_in     = fifo_vif.data_in    ;
    39              1                      10050                 res_seq_item.data_out    = fifo_vif.data_out   ;
    40              1                      10050                 res_seq_item.wr_ack      = fifo_vif.wr_ack     ;
    41              1                      10050                 res_seq_item.overflow    = fifo_vif.overflow   ;
    42              1                      10050                 res_seq_item.full        = fifo_vif.full       ;
    43              1                      10050                 res_seq_item.empty       = fifo_vif.empty      ;
    44              1                      10050                 res_seq_item.almostfull  = fifo_vif.almostfull ;
    45              1                      10050                 res_seq_item.almostempty = fifo_vif.almostempty;
    46              1                      10050                 res_seq_item.underflow   = fifo_vif.underflow  ;
    47                                               
    48                                                           
    49              1                      10050                 mon_ap.write(res_seq_item);
    50              1                    ***0***                 `uvm_info("run_phase",res_seq_item.convert2string_stimulus(),UVM_HIGH)


=================================================================================
=== Instance: /FIFO_driver_pkg
=== Design Unit: work.FIFO_driver_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_driver_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_driver.sv
------------------------------------IF Branch------------------------------------
    33                                     10050     Count coming in to IF
    33              1                    ***0***                 `uvm_info("run phase", seq_item.convert2string_stimulus(), UVM_HIGH)
                                           10050     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        12         3    80.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_driver_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_driver.sv
    1                                                package FIFO_driver_pkg;
    2                                                
    3                                                import FIFO_seq_item_pkg::*;
    4                                                import uvm_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                
    7                                                class FIFO_driver extends uvm_driver #(FIFO_seq_item);
    8               1                    ***0***     `uvm_component_utils(FIFO_driver)
    8               2                    ***0***     
    8               3                          2     
    9                                                
    10                                                   virtual FIFO_if fifo_vif;
    11                                               
    12                                                   FIFO_seq_item seq_item;
    13                                               
    14                                                   function new(string name = "FIFO_driver", uvm_component parent = null);
    15              1                          1             super.new(name, parent);
    16                                                   endfunction //new()
    17                                               
    18                                                   task run_phase(uvm_phase phase);
    19              1                          1             super.run_phase(phase);
    20              1                          1             forever begin
    21              1                      10051                 seq_item = FIFO_seq_item::type_id::create("seq_item");
    22              1                      10051                 seq_item_port.get_next_item(seq_item);
    23                                               
    24              1                      10050                 fifo_vif.rst_n      = seq_item.rst_n    ;
    25              1                      10050                 fifo_vif.wr_en      = seq_item.wr_en    ;
    26              1                      10050                 fifo_vif.rd_en      = seq_item.rd_en    ;
    27              1                      10050                 fifo_vif.data_in    = seq_item.data_in  ;
    28                                               
    29                                               
    30              1                      10050                 @(negedge fifo_vif.clk);
    31                                               
    32              1                      10050                 seq_item_port.item_done();
    33              1                    ***0***                 `uvm_info("run phase", seq_item.convert2string_stimulus(), UVM_HIGH)


=================================================================================
=== Instance: /FIFO_sqr_pkg
=== Design Unit: work.FIFO_sqr_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         2         2    50.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_sqr_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_sqr.sv
    1                                                package FIFO_sqr_pkg;
    2                                                
    3                                                import FIFO_seq_item_pkg::*;
    4                                                import uvm_pkg::*;
    5                                                
    6                                                `include "uvm_macros.svh"
    7                                                
    8                                                class FIFO_sqr extends uvm_sequencer #(FIFO_seq_item);
    9               1                    ***0***     `uvm_component_utils(FIFO_sqr)
    9               2                    ***0***     
    9               3                          2     
    10                                                   function new(string name = "FIFO_sqr", uvm_component parent = null);
    11              1                          1             super.new(name, parent);


=================================================================================
=== Instance: /FIFO_agt_pkg
=== Design Unit: work.FIFO_agt_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         1         3    25.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_agt_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_agt.sv
------------------------------------IF Branch------------------------------------
    37                                         1     Count coming in to IF
    37              1                    ***0***             if(!uvm_config_db #(FIFO_cfg)::get(this, "","CFG", fifo_cfg))   
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    38                                   ***0***     Count coming in to IF
    38              1                    ***0***                 `uvm_fatal("build phase","AGENT -Unable to get configration object from config db")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16        13         3    81.25%

================================Statement Details================================

Statement Coverage for instance /FIFO_agt_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_agt.sv
    1                                                package FIFO_agt_pkg;
    2                                                
    3                                                import FIFO_seq_item_pkg::*;
    4                                                import FIFO_sqr_pkg::*;
    5                                                import FIFO_config_pkg::*;
    6                                                import FIFO_driver_pkg::*;
    7                                                import FIFO_seq_item_pkg::*;
    8                                                import FIFO_mon_pkg::*;
    9                                                
    10                                               import uvm_pkg::*;
    11                                               `include "uvm_macros.svh"
    12                                               
    13                                               class FIFO_agt extends uvm_agent;
    14              1                    ***0***     `uvm_component_utils(FIFO_agt)
    14              2                    ***0***     
    14              3                          2     
    15                                               
    16                                                   uvm_analysis_port #(FIFO_seq_item) agt_ap;
    17                                               
    18                                                   virtual FIFO_if fifo_vif;
    19                                                   FIFO_cfg fifo_cfg;
    20                                               
    21                                                   FIFO_sqr sqr;
    22                                                   FIFO_driver driver;
    23                                                   FIFO_mon mon;
    24                                               
    25                                                   function new(string name = "FIFO_agt", uvm_component parent = null);
    26              1                          1             super.new(name, parent);
    27                                                   endfunction //new()
    28                                               
    29                                                   function void build_phase(uvm_phase phase);
    30              1                          1             super.build_phase(phase);
    31              1                          1             sqr     = FIFO_sqr::type_id::create("sqr", this);
    32              1                          1             driver  = FIFO_driver::type_id::create("driver", this);
    33              1                          1             mon     = FIFO_mon::type_id::create("mon",this);
    34              1                          1             agt_ap = new("agt_ap", this);
    35              1                          1             fifo_cfg = FIFO_cfg::type_id::create("fifo_cfg"); 
    36                                               
    37                                                       if(!uvm_config_db #(FIFO_cfg)::get(this, "","CFG", fifo_cfg))   
    38              1                    ***0***                 `uvm_fatal("build phase","AGENT -Unable to get configration object from config db")
    39                                                       
    40                                                   endfunction
    41                                               
    42                                                   function void connect_phase(uvm_phase phase);
    43              1                          1             super.connect_phase(phase);
    44              1                          1             driver.fifo_vif = fifo_cfg.fifo_vif;
    45              1                          1             mon.fifo_vif    = fifo_cfg.fifo_vif;
    46              1                          1             driver.seq_item_port.connect(sqr.seq_item_export);
    47              1                          1             mon.mon_ap.connect(agt_ap);


=================================================================================
=== Instance: /FIFO_env_pkg
=== Design Unit: work.FIFO_env_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         9         2    81.81%

================================Statement Details================================

Statement Coverage for instance /FIFO_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_env.sv
    1                                                package FIFO_env_pkg;
    2                                                
    3                                                import FIFO_sqr_pkg::*;
    4                                                import FIFO_agt_pkg::*;
    5                                                import FIFO_sb_pkg::*;
    6                                                import FIFO_cov_pkg::*;
    7                                                
    8                                                import uvm_pkg::*;
    9                                                `include "uvm_macros.svh"
    10                                               
    11                                               class FIFO_env extends uvm_env;
    12              1                    ***0***     `uvm_component_utils(FIFO_env)
    12              2                    ***0***     
    12              3                          2     
    13                                               
    14                                                   FIFO_agt agt;
    15                                                   FIFO_sb sb;
    16                                                   FIFO_cov cov;
    17                                               
    18                                                   function new(string name= "FIFO_env", uvm_component parent = null);
    19              1                          1             super.new(name, parent);
    20                                                   endfunction //new()
    21                                               
    22                                                   function void build_phase(uvm_phase phase);
    23              1                          1             super.build_phase(phase);
    24              1                          1             agt = FIFO_agt::type_id::create("agt",this);
    25              1                          1             sb = FIFO_sb::type_id::create("sb",this);
    26              1                          1             cov = FIFO_cov::type_id::create("FIFO_cov",this);
    27                                                   endfunction
    28                                               
    29                                                   function void connect_phase(uvm_phase phase);
    30              1                          1             super.connect_phase(phase);
    31              1                          1             agt.agt_ap.connect(sb.sb_export);
    32              1                          1             agt.agt_ap.connect(cov.cov_export);


=================================================================================
=== Instance: /FIFO_test_pkg
=== Design Unit: work.FIFO_test_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        28        13        15    46.42%

================================Branch Details================================

Branch Coverage for instance /FIFO_test_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_test.sv
------------------------------------IF Branch------------------------------------
    39                                         1     Count coming in to IF
    39              1                    ***0***             if(!uvm_config_db #(virtual FIFO_if)::get(this, "","fifo_vif", fifo_cfg.fifo_vif))   
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    40                                   ***0***     Count coming in to IF
    40              1                    ***0***                 `uvm_fatal("build phase","test -Unable to get v_if from config db")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    50                                         1     Count coming in to IF
    50              1                          1             `uvm_info("run phase","Starting reset sequence",UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    52                                         1     Count coming in to IF
    52              1                          1             `uvm_info("run phase","Finishing reset sequence",UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    54                                         1     Count coming in to IF
    54              1                          1             `uvm_info("run phase","Starting write only sequence",UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    56                                         1     Count coming in to IF
    56              1                          1             `uvm_info("run phase","Finishing write only sequence",UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    58                                         1     Count coming in to IF
    58              1                          1             `uvm_info("run phase","Starting read only sequence",UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    60                                         1     Count coming in to IF
    60              1                          1             `uvm_info("run phase","Finishing read only sequence",UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    62                                         1     Count coming in to IF
    62              1                          1             `uvm_info("run phase","Starting write read sequence",UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    64                                         1     Count coming in to IF
    64              1                          1             `uvm_info("run phase","Finishing write read sequence",UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    66                                         1     Count coming in to IF
    66              1                          1             `uvm_info("run phase","Starting write after overflow sequence",UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    68                                         1     Count coming in to IF
    68              1                          1             `uvm_info("run phase","Finishing write after overflow sequence",UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    70                                         1     Count coming in to IF
    70              1                          1             `uvm_info("run phase","Starting read after empty sequence",UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    72                                         1     Count coming in to IF
    72              1                          1             `uvm_info("run phase","Finishing write after empty sequence",UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      36        33         3    91.66%

================================Statement Details================================

Statement Coverage for instance /FIFO_test_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_test.sv
    1                                                package FIFO_test_pkg;
    2                                                
    3                                                import FIFO_env_pkg::*;
    4                                                import FIFO_seq_pkg::*;
    5                                                import FIFO_config_pkg::*;
    6                                                
    7                                                
    8                                                import uvm_pkg::*;
    9                                                `include "uvm_macros.svh"
    10                                               
    11                                               class FIFO_test extends uvm_test;
    12              1                    ***0***     `uvm_component_utils(FIFO_test)
    12              2                    ***0***     
    12              3                          4     
    13                                               
    14                                                   FIFO_cfg fifo_cfg;
    15                                                   virtual FIFO_if fifo_vif;
    16                                                   FIFO_env env;
    17                                                   FIFO_read_only_seq read_only_seq;
    18                                                   FIFO_write_only_seq write_only_seq;
    19                                                   FIFO_write_read_seq write_read_seq;
    20                                                   FIFO_read_after_empty_seq read_after_empty_seq; 
    21                                                   FIFO_write_after_ovf_seq  write_after_ovf_seq; 
    22                                                   FIFO_rst_seq rst_seq;
    23                                               
    24                                                   function new(string name = "FIFO_test", uvm_component parent = null);
    25              1                          1             super.new(name, parent);
    26                                                   endfunction //new()
    27                                               
    28                                                   function void build_phase(uvm_phase phase);
    29              1                          1             super.build_phase(phase);
    30              1                          1             fifo_cfg   = FIFO_cfg::type_id::create("fifo_cfg");
    31              1                          1             env        = FIFO_env::type_id::create("env", this);
    32              1                          1             read_only_seq   = FIFO_read_only_seq::type_id::create("read_only_seq", this);
    33              1                          1             write_only_seq   = FIFO_write_only_seq::type_id::create("write_only_seq", this);
    34              1                          1             write_read_seq   = FIFO_write_read_seq::type_id::create("write_read_seq", this);
    35              1                          1             read_after_empty_seq   = FIFO_read_after_empty_seq::type_id::create("read_after_empty_seq", this);
    36              1                          1             write_after_ovf_seq   = FIFO_write_after_ovf_seq::type_id::create("write_after_ovf_seq", this);
    37              1                          1             rst_seq    = FIFO_rst_seq::type_id::create("rst_seq", this);
    38                                               
    39                                                       if(!uvm_config_db #(virtual FIFO_if)::get(this, "","fifo_vif", fifo_cfg.fifo_vif))   
    40              1                    ***0***                 `uvm_fatal("build phase","test -Unable to get v_if from config db")
    41                                                       
    42              1                          1             uvm_config_db #(FIFO_cfg)::set(this, "*","CFG", fifo_cfg);
    43                                               
    44                                                   endfunction
    45                                               
    46                                                   task run_phase(uvm_phase phase);
    47              1                          1             super.run_phase(phase);
    48              1                          1             phase.raise_objection(this);
    49                                                       
    50              1                          1             `uvm_info("run phase","Starting reset sequence",UVM_LOW)
    51              1                          1             rst_seq.start(env.agt.sqr);
    52              1                          1             `uvm_info("run phase","Finishing reset sequence",UVM_LOW)
    53                                                       
    54              1                          1             `uvm_info("run phase","Starting write only sequence",UVM_LOW)
    55              1                          1             write_only_seq.start(env.agt.sqr);
    56              1                          1             `uvm_info("run phase","Finishing write only sequence",UVM_LOW)
    57                                               
    58              1                          1             `uvm_info("run phase","Starting read only sequence",UVM_LOW)
    59              1                          1             read_only_seq.start(env.agt.sqr);
    60              1                          1             `uvm_info("run phase","Finishing read only sequence",UVM_LOW)
    61                                                       
    62              1                          1             `uvm_info("run phase","Starting write read sequence",UVM_LOW)
    63              1                          1             write_read_seq.start(env.agt.sqr);
    64              1                          1             `uvm_info("run phase","Finishing write read sequence",UVM_LOW)
    65                                               
    66              1                          1             `uvm_info("run phase","Starting write after overflow sequence",UVM_LOW)
    67              1                          1             write_after_ovf_seq.start(env.agt.sqr);
    68              1                          1             `uvm_info("run phase","Finishing write after overflow sequence",UVM_LOW)
    69                                               
    70              1                          1             `uvm_info("run phase","Starting read after empty sequence",UVM_LOW)
    71              1                          1             read_after_empty_seq.start(env.agt.sqr);
    72              1                          1             `uvm_info("run phase","Finishing write after empty sequence",UVM_LOW)
    73                                               
    74              1                          1             phase.drop_objection(this);


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /FIFO_cov_pkg/FIFO_cov/cvr_gp                   100.00%        100          -    Covered              
    covered/total bins:                                    64         64          -                      
    missing/total bins:                                     0         64          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint wr_en_c                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      2981          1          -    Covered              
        bin auto[1]                                      7069          1          -    Covered              
    Coverpoint rd_en_c                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      6997          1          -    Covered              
        bin auto[1]                                      3053          1          -    Covered              
    Coverpoint wr_ack_c                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      6696          1          -    Covered              
        bin auto[1]                                      3354          1          -    Covered              
    Coverpoint ovf_c                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      6368          1          -    Covered              
        bin auto[1]                                      3682          1          -    Covered              
    Coverpoint unf_c                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     10016          1          -    Covered              
        bin auto[1]                                        34          1          -    Covered              
    Coverpoint full_c                                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      4828          1          -    Covered              
        bin auto[1]                                      5222          1          -    Covered              
    Coverpoint empty_c                                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      9942          1          -    Covered              
        bin auto[1]                                       108          1          -    Covered              
    Coverpoint #cov_seq_item.almostempty__0#          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      9912          1          -    Covered              
        bin auto[1]                                       138          1          -    Covered              
    Coverpoint #cov_seq_item.almostfull__1#           100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      6840          1          -    Covered              
        bin auto[1]                                      3210          1          -    Covered              
    Cross cross_1                                     100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                1020          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                2334          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                1087          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                2595          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 929          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2033          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin nwr_nrd_ack                         0                     -    ZERO                 
            illegal_bin wr_rd_ack                           0                     -    ZERO                 
    Cross cross_2                                     100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                1087          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                2595          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                1020          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                2334          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 929          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2033          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin nwr_nrd_ovf                         0                     -    ZERO                 
            illegal_bin wr_rd_ovf                           0                     -    ZERO                 
    Cross cross_3                                     100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  16          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                2091          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                  18          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 911          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                4929          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2033          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin nwr_nrd_unf                         0                     -    ZERO                 
            illegal_bin wr_rd_unf                           0                     -    ZERO                 
    Cross cross_4                                     100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[0]>                2107          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 929          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                4181          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                 748          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                1041          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                 992          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin wr_nrd_full                         0                     -    ZERO                 
            illegal_bin nwr_nrd_full                        0                     -    ZERO                 
    Cross cross_5                                     100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[0],auto[1],auto[1]>                  33          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                  23          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                2107          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                4929          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 896          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2010          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin wr_nrd_empty                        0                     -    ZERO                 
            illegal_bin nwr_nrd_empty                       0                     -    ZERO                 
    Cross cross_6                                     100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                1757          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 474          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 345          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 634          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                 350          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 455          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                4584          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                1399          1          -    Covered              
    Cross cross_7                                     100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  45          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                  10          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                  50          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                  33          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                2062          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 919          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                4879          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2000          1          -    Covered              

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 1

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/DUT/fifo_sva/assert__almostfull_full
                     FIFO_sva.sv(92)                    0          1
/top/DUT/fifo_sva/assert__almostempty_empty
                     FIFO_sva.sv(91)                    0          1
/top/DUT/fifo_sva/assert__wr_ack_full_assert
                     FIFO_sva.sv(90)                    0          1
/top/DUT/fifo_sva/assert__wr_notempty_assert
                     FIFO_sva.sv(89)                    0          1
/top/DUT/fifo_sva/assert__rd_notfull_assert
                     FIFO_sva.sv(88)                    0          1
/top/DUT/fifo_sva/assert__rd_ptr_wrap_assert
                     FIFO_sva.sv(86)                    0          1
/top/DUT/fifo_sva/assert__wr_ptr_wrap_assert
                     FIFO_sva.sv(85)                    0          1
/top/DUT/fifo_sva/assert__almostempty_assert
                     FIFO_sva.sv(84)                    0          1
/top/DUT/fifo_sva/assert__almostfull_assert
                     FIFO_sva.sv(83)                    0          1
/top/DUT/fifo_sva/assert__full_assert
                     FIFO_sva.sv(82)                    0          1
/top/DUT/fifo_sva/assert__empty_assert
                     FIFO_sva.sv(81)                    0          1
/top/DUT/fifo_sva/assert__under_flow_assert
                     FIFO_sva.sv(80)                    0          1
/top/DUT/fifo_sva/assert__over_flow_assert
                     FIFO_sva.sv(79)                    0          1
/top/DUT/fifo_sva/assert__wr_ack_assert
                     FIFO_sva.sv(78)                    0          1
/top/DUT/fifo_sva/rst_n_assert
                     FIFO_sva.sv(10)                    0          1
/FIFO_seq_pkg/FIFO_write_only_seq/body/#ublk#225236087#40/immed__44
                     FIFO_seq.sv(44)                    0          1
/FIFO_seq_pkg/FIFO_write_after_ovf_seq/body/#ublk#225236087#62/immed__66
                     FIFO_seq.sv(66)                    0          1
/FIFO_seq_pkg/FIFO_read_after_empty_seq/body/#ublk#225236087#84/immed__88
                     FIFO_seq.sv(88)                    0          1
/FIFO_seq_pkg/FIFO_write_read_seq/body/#ublk#225236087#107/immed__111
                     FIFO_seq.sv(111)                   0          1

Total Coverage By Instance (filtered view): 71.48%

