/*
 * MNT ZZ9000 Amiga Graphics and Coprocessor Card Operating System (ZZ9000OS)
 *
 * Copyright (C) 2020-2026, Lucie L. Hartmann <lucie@mntre.com>
 *                          MNT Research GmbH, Berlin
 *                          https://mntre.com
 * Copyright (C) 2026,      Dimitris Panokostas <midwan@gmail.com>
 *
 * More Info: https://mntre.com/zz9000
 *
 * SPDX-License-Identifier: GPL-3.0-or-later
 * GNU General Public License v3.0 or later
 *
 * https://spdx.org/licenses/GPL-3.0-or-later.html
 *
 */

#ifndef ZZ_REGS_H
#define ZZ_REGS_H

#include "zz_custom_mode.h"

// Registers offsets relative to the register base, although the offset on the ARM side is always 0.
enum zz_reg_offsets {
  REG_ZZ_UNUSED_REG00   = 0x00,
  REG_ZZ_MODE           = 0x02,
  REG_ZZ_CONFIG         = 0x04,
  REG_ZZ_SPRITE_X       = 0x06,
  REG_ZZ_SPRITE_Y       = 0x08,
  REG_ZZ_PAN_HI         = 0x0A,
  REG_ZZ_PAN_LO         = 0x0C,
  REG_ZZ_VCAP_MODE      = 0x0E,
  
  REG_ZZ_X1             = 0x10,
  REG_ZZ_Y1             = 0x12,
  REG_ZZ_X2             = 0x14,
  REG_ZZ_Y2             = 0x16,
  REG_ZZ_ROW_PITCH      = 0x18,
  REG_ZZ_X3             = 0x1A,
  REG_ZZ_Y3             = 0x1C,
  REG_ZZ_RGB_HI         = 0x1E,

  REG_ZZ_RGB_LO         = 0x20,
  REG_ZZ_FILLRECT       = 0x22,
  REG_ZZ_COPYRECT       = 0x24,
  REG_ZZ_FILLTEMPLATE   = 0x26,
  REG_ZZ_BLIT_SRC_HI    = 0x28,
  REG_ZZ_BLIT_SRC_LO    = 0x2A,
  REG_ZZ_BLIT_DST_HI    = 0x2C,
  REG_ZZ_BLIT_DST_LO    = 0x2E,

  REG_ZZ_COLORMODE      = 0x30,
  REG_ZZ_SRC_PITCH      = 0x32,
  REG_ZZ_RGB2_HI        = 0x34,
  REG_ZZ_RGB2_LO        = 0x36,
  REG_ZZ_P2C            = 0x38,
  REG_ZZ_DRAWLINE       = 0x3A,
  REG_ZZ_P2D            = 0x3C,
  REG_ZZ_INVERTRECT     = 0x3E,

  REG_ZZ_USER1          = 0x40,
  REG_ZZ_USER2          = 0x42,
  REG_ZZ_USER3          = 0x44,
  REG_ZZ_USER4          = 0x46,
  REG_ZZ_SPRITE_BITMAP  = 0x48,
  REG_ZZ_SPRITE_COLORS  = 0x4A,
  REG_ZZ_VBLANK_STATUS  = 0x4C,
  REG_ZZ_UNUSED_REG4E   = 0x4E,

  REG_ZZ_SCRATCH_COPY   = 0x50,
  REG_ZZ_CVMODE_PARAM   = 0x52,
  REG_ZZ_CVMODE_VAL     = 0x54,
  REG_ZZ_CVMODE_SEL     = 0x56,
  REG_ZZ_CVMODE         = 0x58,
  REG_ZZ_BLITTER_DMA_OP = 0x5A,
  REG_ZZ_ACC_OP         = 0x5C,
  REG_ZZ_SET_SPLIT_POS  = 0x5E,

  REG_ZZ_SET_FEATURE    = 0x60,
  REG_ZZ_UNUSED_REG62   = 0x62,
  REG_ZZ_UNUSED_REG64   = 0x64,
  REG_ZZ_UNUSED_REG66   = 0x66,
  REG_ZZ_UNUSED_REG68   = 0x68,
  REG_ZZ_UNUSED_REG6A   = 0x6A,
  REG_ZZ_UNUSED_REG6C   = 0x6C,
  REG_ZZ_UNUSED_REG6E   = 0x6E,

  REG_ZZ_AUDIO_SWAB     = 0x70,
  REG_ZZ_DECODER_FIFO   = 0x72,
  REG_ZZ_AUDIO_SCALE    = 0x74,
  REG_ZZ_AUDIO_PARAM    = 0x76,
  REG_ZZ_AUDIO_VAL      = 0x78,
  REG_ZZ_DECODER_PARAM  = 0x7A,
  REG_ZZ_DECODER_VAL    = 0x7C,
  REG_ZZ_DECODE         = 0x7E,

  REG_ZZ_ETH_TX         = 0x80,
  REG_ZZ_ETH_RX         = 0x82,
  REG_ZZ_ETH_MAC_HI     = 0x84,
  REG_ZZ_ETH_MAC_HI2    = 0x86,
  REG_ZZ_ETH_MAC_LO     = 0x88,
  REG_ZZ_ETH_TX_STATUS  = 0x8A,  /* read: bit 15 async TX present, 14..0 frames done */
  REG_ZZ_ETH_RX_STATUS  = 0x8C,
  REG_ZZ_ETH_RX_STATS   = 0x8E,

  REG_ZZ_ARM_RUN_HI     = 0x90,
  REG_ZZ_ARM_RUN_LO     = 0x92,
  REG_ZZ_ARM_ARGC       = 0x94,
  REG_ZZ_ARM_ARGV0      = 0x96,
  REG_ZZ_ARM_ARGV1      = 0x98,
  REG_ZZ_ARM_ARGV2      = 0x9A,
  REG_ZZ_ARM_ARGV3      = 0x9C,
  REG_ZZ_ARM_ARGV4      = 0x9E,

  REG_ZZ_ARM_ARGV5      = 0xA0,
  REG_ZZ_ARM_ARGV6      = 0xA2,
  REG_ZZ_ARM_ARGV7      = 0xA4,
  /* Read in the low half of the 0xA4 longword: bit 15 says the per-frame
   * GEM receive-checksum verdict is present, bits 1..0 are the verdict for
   * the frame currently presented in the RX window. */
  REG_ZZ_ETH_RX_META    = 0xA6,
  REG_ZZ_LOOP_GAP       = 0xA8,  /* read: longest service-loop pass, us; resets */
  REG_ZZ_LOOP_GAP_TAG   = 0xAA,  /* read: 15..12 what it did, 11..0 passes >1 ms */
  REG_ZZ_ETH_ERRORS     = 0xAC,  /* read: GEM RX FIFO overruns; 0xAE: error interrupts */
  REG_ZZ_ETH_ERRORS_LO  = 0xAE,

  REG_ZZ_ARM_EV_SERIAL  = 0xB0,
  REG_ZZ_ARM_EV_CODE    = 0xB2,

  REG_ZZ_SDBLK_TX_HI    = 0xB4,
  REG_ZZ_SDBLK_TX_LO    = 0xB6,
  REG_ZZ_SDBLK_RX_HI    = 0xB8,
  REG_ZZ_SDBLK_RX_LO    = 0xBA,
  REG_ZZ_SD_STATUS       = 0xBC,
  REG_ZZ_UNUSED_BBE      = 0xBE,

  REG_ZZ_FW_VERSION     = 0xC0,
  REG_ZZ_SD_BOOT_CMD    = 0xC2,
  REG_ZZ_SD_BOOT_STATUS = 0xC4,
  REG_ZZ_SD_BOOT_INFO   = 0xC6,
  REG_ZZ_SD_CAPACITY    = 0xC8,
  REG_ZZ_FWUP_CMD       = 0xCA,
  REG_ZZ_FWUP_LEN       = 0xCC,
  REG_ZZ_FWUP_STATUS    = 0xCE,

  REG_ZZ_USBBLK_TX_HI   = 0xD0,
  REG_ZZ_USBBLK_TX_LO   = 0xD2,
  REG_ZZ_USBBLK_RX_HI   = 0xD4,
  REG_ZZ_USBBLK_RX_LO   = 0xD6,
  REG_ZZ_USB_STATUS     = 0xD8,
  REG_ZZ_USB_BUFSEL     = 0xDA,
  REG_ZZ_USB_CAPACITY   = 0xDC,
  REG_ZZ_USB_PROXY_CMD  = 0xDE,

  REG_ZZ_TEMPERATURE    = 0xE0,
  REG_ZZ_VOLTAGE_AUX    = 0xE2,
  REG_ZZ_VOLTAGE_INT    = 0xE4,
  /* The lower half of the voltage-int read group is a firmware-owned
   * capability bitmap. Old firmware returned zero here. */
  REG_ZZ_FW_CAPABILITIES = 0xE6,
  /* ZZ9000.CFG query: write a zz_config_key id, then read back the
   * 32-bit group at 0xE8 — value in the upper half (0xE8 on Z2),
   * present flag in the lower half (0xEA on Z2). */
  REG_ZZ_CONFIG_KEY     = 0xE8,
  REG_ZZ_CONFIG_PRESENT = 0xEA,
  /* ZZ9000.CFG raw file access: write 0 to reset status to IDLE
   * (0xFFFF), write 1 to stage the current file contents into the
   * shared buffer (card base + 0xA000). Then read back the 32-bit
   * group at 0xEC — zz_config_file_status in the upper half (0xEC on
   * Z2), staged byte count in the lower half (0xEE on Z2). Poll for
   * status != IDLE after issuing command 1. */
  REG_ZZ_CONFIG_FILE     = 0xEC,
  REG_ZZ_CONFIG_FILE_LEN = 0xEE,

  REG_ZZ_PRINT_CHR      = 0xF0,
  REG_ZZ_PRINT_HEX      = 0xF2,
  REG_ZZ_AUDIO_CONFIG   = 0xF4,
  REG_ZZ_AUDIO_RX_STATUS = 0xF6,
  REG_ZZ_AUDIO_TX_STATUS = 0xF8,
  REG_ZZ_UNUSED_REGFA   = 0xFA,
  REG_ZZ_DEBUG          = 0xFC,
  REG_ZZ_DEBUG_TIMER    = 0xFE,

  REG_ZZ_SDK_MAGIC      = 0x100,
  REG_ZZ_SDK_VERSION    = 0x102,
  REG_ZZ_SDK_MAILBOX_HI = 0x104,
  REG_ZZ_SDK_MAILBOX_LO = 0x106,
  REG_ZZ_SDK_DOORBELL   = 0x108,
  REG_ZZ_SDK_STATUS     = 0x10A,
  REG_ZZ_SDK_IRQ_ACK    = 0x10C,
  REG_ZZ_SDK_DIAG_WRITE = 0x110,
  REG_ZZ_SDK_DIAG_DATA  = 0x114,
  REG_ZZ_SDK_DIAG_ZADDR = 0x118,
};

#define ZZ_FW_CAP_VIDEOCAP_PROFILE (1U << 0)
#define ZZ_FW_CAP_VIDEOCAP_LIVE    (1U << 1)
#define ZZ_FW_CAP_Z2_APERTURE_LAYOUT (1U << 2)
#define ZZ_FW_CAP_VIDEOCAP_CENTERED_1080P (1U << 3)
#define ZZ_FW_CAP_VIDEOCAP_CENTERED_1080P_50 (1U << 4)
#define ZZ_FW_CAP_VIDEOCAP_SOURCE_SYNC (1U << 5)
#define ZZ_FW_CAP_VIDEOCAP_SCANOUT_ORIGIN (1U << 6)
/* The centered 1080p profiles are intentionally excluded here: firmware
 * advertises them dynamically only when the loaded bitstream exposes both
 * required paths (viewport layout AND full-rate capture). Bit 3 stays the
 * 60 Hz variant; bit 4 is the 50 Hz variant on the same eligibility. Bit 5
 * (the source-locked match pair: profile + virtual mode 0x100) additionally
 * requires the source-sync controller (REG3 bit 14) on top of bits 3/4.
 *
 * Bit 6 is static: the ISR re-derives the capture-area scanout origin and
 * clears the RTG pan width at every capture VDMA restart, so a driver's
 * legacy native-pan write can no longer displace or skew the picture
 * (zz9000-drivers #84). Drivers gate the raw 0x00e00000 native pan on
 * this bit; without it they keep writing the legacy tuned constant.
 *
 * Bit 7 is the staged custom-modeline transaction (contract in
 * zz_custom_mode.h): SELECT 0x56 with slot 20 begins a transaction,
 * PARAM 0x52 / VALUE 0x54 stage one 16-bit word at a time, COMMIT 0x58
 * carries slot | (color << 8) with no scale, and the commit status
 * (IDLE/OK/INVALID/CLOCK_FAILED) reads back from the 0x58 group's
 * upper half. Older firmware reports 0 here: drivers without the bit
 * must stay on the preset-only path.
 */
#define ZZ_FW_CAPABILITIES \
  (ZZ_FW_CAP_VIDEOCAP_PROFILE | ZZ_FW_CAP_VIDEOCAP_LIVE | \
   ZZ_FW_CAP_Z2_APERTURE_LAYOUT | ZZ_FW_CAP_VIDEOCAP_SCANOUT_ORIGIN | \
   ZZ_FW_CAP_CUSTOM_MODE)

enum zz9k_card_features {
  CARD_FEATURE_NONE,
  CARD_FEATURE_SECONDARY_PALETTE,
  CARD_FEATURE_NONSTANDARD_VSYNC,
  CARD_FEATURE_VIDEO_OVERLAY,
  CARD_FEATURE_DPMS,
  CARD_FEATURE_NUM,
};

#endif
