
ByggernGR1_Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000e0  00800200  0000166c  00001700  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000166c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000011  008002e0  008002e0  000017e0  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000017e0  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000268  00000000  00000000  0000183c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001c84  00000000  00000000  00001aa4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000e67  00000000  00000000  00003728  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000013b1  00000000  00000000  0000458f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000054c  00000000  00000000  00005940  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000006ce  00000000  00000000  00005e8c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000c6e  00000000  00000000  0000655a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001b8  00000000  00000000  000071c8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	8e c1       	rjmp	.+796    	; 0x332 <__vector_5>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	c7 c3       	rjmp	.+1934   	; 0x82c <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	31 04       	cpc	r3, r1
      e6:	83 04       	cpc	r8, r3
      e8:	83 04       	cpc	r8, r3
      ea:	83 04       	cpc	r8, r3
      ec:	83 04       	cpc	r8, r3
      ee:	83 04       	cpc	r8, r3
      f0:	83 04       	cpc	r8, r3
      f2:	83 04       	cpc	r8, r3
      f4:	31 04       	cpc	r3, r1
      f6:	83 04       	cpc	r8, r3
      f8:	83 04       	cpc	r8, r3
      fa:	83 04       	cpc	r8, r3
      fc:	83 04       	cpc	r8, r3
      fe:	83 04       	cpc	r8, r3
     100:	83 04       	cpc	r8, r3
     102:	83 04       	cpc	r8, r3
     104:	33 04       	cpc	r3, r3
     106:	83 04       	cpc	r8, r3
     108:	83 04       	cpc	r8, r3
     10a:	83 04       	cpc	r8, r3
     10c:	83 04       	cpc	r8, r3
     10e:	83 04       	cpc	r8, r3
     110:	83 04       	cpc	r8, r3
     112:	83 04       	cpc	r8, r3
     114:	83 04       	cpc	r8, r3
     116:	83 04       	cpc	r8, r3
     118:	83 04       	cpc	r8, r3
     11a:	83 04       	cpc	r8, r3
     11c:	83 04       	cpc	r8, r3
     11e:	83 04       	cpc	r8, r3
     120:	83 04       	cpc	r8, r3
     122:	83 04       	cpc	r8, r3
     124:	33 04       	cpc	r3, r3
     126:	83 04       	cpc	r8, r3
     128:	83 04       	cpc	r8, r3
     12a:	83 04       	cpc	r8, r3
     12c:	83 04       	cpc	r8, r3
     12e:	83 04       	cpc	r8, r3
     130:	83 04       	cpc	r8, r3
     132:	83 04       	cpc	r8, r3
     134:	83 04       	cpc	r8, r3
     136:	83 04       	cpc	r8, r3
     138:	83 04       	cpc	r8, r3
     13a:	83 04       	cpc	r8, r3
     13c:	83 04       	cpc	r8, r3
     13e:	83 04       	cpc	r8, r3
     140:	83 04       	cpc	r8, r3
     142:	83 04       	cpc	r8, r3
     144:	7f 04       	cpc	r7, r15
     146:	83 04       	cpc	r8, r3
     148:	83 04       	cpc	r8, r3
     14a:	83 04       	cpc	r8, r3
     14c:	83 04       	cpc	r8, r3
     14e:	83 04       	cpc	r8, r3
     150:	83 04       	cpc	r8, r3
     152:	83 04       	cpc	r8, r3
     154:	5c 04       	cpc	r5, r12
     156:	83 04       	cpc	r8, r3
     158:	83 04       	cpc	r8, r3
     15a:	83 04       	cpc	r8, r3
     15c:	83 04       	cpc	r8, r3
     15e:	83 04       	cpc	r8, r3
     160:	83 04       	cpc	r8, r3
     162:	83 04       	cpc	r8, r3
     164:	83 04       	cpc	r8, r3
     166:	83 04       	cpc	r8, r3
     168:	83 04       	cpc	r8, r3
     16a:	83 04       	cpc	r8, r3
     16c:	83 04       	cpc	r8, r3
     16e:	83 04       	cpc	r8, r3
     170:	83 04       	cpc	r8, r3
     172:	83 04       	cpc	r8, r3
     174:	50 04       	cpc	r5, r0
     176:	83 04       	cpc	r8, r3
     178:	83 04       	cpc	r8, r3
     17a:	83 04       	cpc	r8, r3
     17c:	83 04       	cpc	r8, r3
     17e:	83 04       	cpc	r8, r3
     180:	83 04       	cpc	r8, r3
     182:	83 04       	cpc	r8, r3
     184:	6e 04       	cpc	r6, r14

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ec e6       	ldi	r30, 0x6C	; 108
     19e:	f6 e1       	ldi	r31, 0x16	; 22
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a0 3e       	cpi	r26, 0xE0	; 224
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a0 ee       	ldi	r26, 0xE0	; 224
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a1 3f       	cpi	r26, 0xF1	; 241
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	f5 d0       	rcall	.+490    	; 0x3ac <main>
     1c2:	0c 94 34 0b 	jmp	0x1668	; 0x1668 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <adc_init>:
#include <avr/io.h>

void adc_init(){
	
	//Set bit ADPS0, ADPS1 and ADPS2 in ADCSRA to set prescaler to 128:
	ADCSRA |= (1 << ADPS0);
     1c8:	ea e7       	ldi	r30, 0x7A	; 122
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	81 60       	ori	r24, 0x01	; 1
     1d0:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADPS1);
     1d2:	80 81       	ld	r24, Z
     1d4:	82 60       	ori	r24, 0x02	; 2
     1d6:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADPS2);
     1d8:	80 81       	ld	r24, Z
     1da:	84 60       	ori	r24, 0x04	; 4
     1dc:	80 83       	st	Z, r24
	
	//NOT SURE:
	ADMUX |= (1 << REFS0);
     1de:	ac e7       	ldi	r26, 0x7C	; 124
     1e0:	b0 e0       	ldi	r27, 0x00	; 0
     1e2:	8c 91       	ld	r24, X
     1e4:	80 64       	ori	r24, 0x40	; 64
     1e6:	8c 93       	st	X, r24
	
	//Set bit ADEN in ADC Control and status register ADCSRA to enable ADC:
	ADCSRA |= (1 << ADEN);
     1e8:	80 81       	ld	r24, Z
     1ea:	80 68       	ori	r24, 0x80	; 128
     1ec:	80 83       	st	Z, r24
     1ee:	08 95       	ret

000001f0 <adc_read>:



uint16_t adc_read(){
	//Set bit ADSC in ADC Control and status register to start conversion:
	ADCSRA |= (1 << ADSC);
     1f0:	ea e7       	ldi	r30, 0x7A	; 122
     1f2:	f0 e0       	ldi	r31, 0x00	; 0
     1f4:	80 81       	ld	r24, Z
     1f6:	80 64       	ori	r24, 0x40	; 64
     1f8:	80 83       	st	Z, r24
	
	//Wait until conversion is complete by checking ADIF bit in ADCSRA:
	while(!(ADCSRA & (1 << ADIF)))
     1fa:	80 81       	ld	r24, Z
     1fc:	84 fd       	sbrc	r24, 4
     1fe:	06 c0       	rjmp	.+12     	; 0x20c <adc_read+0x1c>
	
	//Return the ten first bits of the result from conversion stored in ADC:
	return ADC & 0x03FF;
     200:	80 91 78 00 	lds	r24, 0x0078
     204:	90 91 79 00 	lds	r25, 0x0079
     208:	93 70       	andi	r25, 0x03	; 3
     20a:	08 95       	ret
     20c:	08 95       	ret

0000020e <can_init>:
		mcp_write(MCP_TXB0D0+i, message->data[i]);
	}
	
	
	mcp_requestSend(1);
}
     20e:	cf 93       	push	r28
     210:	df 93       	push	r29
     212:	1f 92       	push	r1
     214:	cd b7       	in	r28, 0x3d	; 61
     216:	de b7       	in	r29, 0x3e	; 62
     218:	55 d1       	rcall	.+682    	; 0x4c4 <mcp_init>
     21a:	8e e0       	ldi	r24, 0x0E	; 14
     21c:	27 d1       	rcall	.+590    	; 0x46c <mcp_read>
     21e:	89 83       	std	Y+1, r24	; 0x01
     220:	44 e0       	ldi	r20, 0x04	; 4
     222:	60 e0       	ldi	r22, 0x00	; 0
     224:	80 e6       	ldi	r24, 0x60	; 96
     226:	2f d1       	rcall	.+606    	; 0x486 <mcp_bitModify>
     228:	4f ef       	ldi	r20, 0xFF	; 255
     22a:	61 e0       	ldi	r22, 0x01	; 1
     22c:	8b e2       	ldi	r24, 0x2B	; 43
     22e:	2b d1       	rcall	.+598    	; 0x486 <mcp_bitModify>
     230:	40 e0       	ldi	r20, 0x00	; 0
     232:	60 ee       	ldi	r22, 0xE0	; 224
     234:	8f e0       	ldi	r24, 0x0F	; 15
     236:	27 d1       	rcall	.+590    	; 0x486 <mcp_bitModify>
     238:	8e e0       	ldi	r24, 0x0E	; 14
     23a:	18 d1       	rcall	.+560    	; 0x46c <mcp_read>
     23c:	89 83       	std	Y+1, r24	; 0x01
     23e:	89 81       	ldd	r24, Y+1	; 0x01
     240:	80 7e       	andi	r24, 0xE0	; 224
     242:	80 34       	cpi	r24, 0x40	; 64
     244:	41 f0       	breq	.+16     	; 0x256 <can_init+0x48>
     246:	80 38       	cpi	r24, 0x80	; 128
     248:	51 f0       	breq	.+20     	; 0x25e <can_init+0x50>
     24a:	81 11       	cpse	r24, r1
     24c:	0b c0       	rjmp	.+22     	; 0x264 <can_init+0x56>
     24e:	88 e0       	ldi	r24, 0x08	; 8
     250:	92 e0       	ldi	r25, 0x02	; 2
     252:	01 d6       	rcall	.+3074   	; 0xe56 <puts>
     254:	07 c0       	rjmp	.+14     	; 0x264 <can_init+0x56>
     256:	80 e2       	ldi	r24, 0x20	; 32
     258:	92 e0       	ldi	r25, 0x02	; 2
     25a:	fd d5       	rcall	.+3066   	; 0xe56 <puts>
     25c:	03 c0       	rjmp	.+6      	; 0x264 <can_init+0x56>
     25e:	8a e3       	ldi	r24, 0x3A	; 58
     260:	92 e0       	ldi	r25, 0x02	; 2
     262:	f9 d5       	rcall	.+3058   	; 0xe56 <puts>
     264:	0f 90       	pop	r0
     266:	df 91       	pop	r29
     268:	cf 91       	pop	r28
     26a:	08 95       	ret

0000026c <can_recieve>:

can_message can_recieve(){
     26c:	9f 92       	push	r9
     26e:	af 92       	push	r10
     270:	bf 92       	push	r11
     272:	cf 92       	push	r12
     274:	df 92       	push	r13
     276:	ef 92       	push	r14
     278:	ff 92       	push	r15
     27a:	0f 93       	push	r16
     27c:	1f 93       	push	r17
     27e:	cf 93       	push	r28
     280:	df 93       	push	r29
     282:	cd b7       	in	r28, 0x3d	; 61
     284:	de b7       	in	r29, 0x3e	; 62
     286:	2c 97       	sbiw	r28, 0x0c	; 12
     288:	0f b6       	in	r0, 0x3f	; 63
     28a:	f8 94       	cli
     28c:	de bf       	out	0x3e, r29	; 62
     28e:	0f be       	out	0x3f, r0	; 63
     290:	cd bf       	out	0x3d, r28	; 61
     292:	7c 01       	movw	r14, r24
	can_message message;
	
	volatile uint8_t canIntf = mcp_read(MCP_CANINTF);	 
     294:	8c e2       	ldi	r24, 0x2C	; 44
     296:	ea d0       	rcall	.+468    	; 0x46c <mcp_read>
     298:	8c 87       	std	Y+12, r24	; 0x0c
	
	if(mcp_read(MCP_CANSTAT) & 0x0C){
     29a:	8e e0       	ldi	r24, 0x0E	; 14
     29c:	e7 d0       	rcall	.+462    	; 0x46c <mcp_read>
     29e:	8c 70       	andi	r24, 0x0C	; 12
     2a0:	19 f1       	breq	.+70     	; 0x2e8 <can_recieve+0x7c>
		message.id = mcp_read(MCP_RXB0SIDH)<<8 | mcp_read(MCP_RXB0SIDL);
     2a2:	81 e6       	ldi	r24, 0x61	; 97
     2a4:	e3 d0       	rcall	.+454    	; 0x46c <mcp_read>
     2a6:	c8 2e       	mov	r12, r24
     2a8:	82 e6       	ldi	r24, 0x62	; 98
     2aa:	e0 d0       	rcall	.+448    	; 0x46c <mcp_read>
     2ac:	d1 2c       	mov	r13, r1
     2ae:	dc 2c       	mov	r13, r12
     2b0:	cc 24       	eor	r12, r12
     2b2:	c8 2a       	or	r12, r24
		message.length = mcp_read(MCP_RXB0DLC) & 0x0F;
     2b4:	85 e6       	ldi	r24, 0x65	; 101
     2b6:	da d0       	rcall	.+436    	; 0x46c <mcp_read>
     2b8:	8f 70       	andi	r24, 0x0F	; 15
     2ba:	98 2e       	mov	r9, r24
		for(uint8_t i = 0; i < message.length; i++){
     2bc:	c1 f0       	breq	.+48     	; 0x2ee <can_recieve+0x82>
     2be:	8e 01       	movw	r16, r28
     2c0:	0c 5f       	subi	r16, 0xFC	; 252
     2c2:	1f 4f       	sbci	r17, 0xFF	; 255
     2c4:	0f 2e       	mov	r0, r31
     2c6:	f6 e6       	ldi	r31, 0x66	; 102
     2c8:	af 2e       	mov	r10, r31
     2ca:	f0 2d       	mov	r31, r0
     2cc:	a8 0e       	add	r10, r24
     2ce:	0f 2e       	mov	r0, r31
     2d0:	f6 e6       	ldi	r31, 0x66	; 102
     2d2:	bf 2e       	mov	r11, r31
     2d4:	f0 2d       	mov	r31, r0
			message.data[i] = mcp_read(MCP_RXB0D0 + i);
     2d6:	8b 2d       	mov	r24, r11
     2d8:	c9 d0       	rcall	.+402    	; 0x46c <mcp_read>
     2da:	f8 01       	movw	r30, r16
     2dc:	81 93       	st	Z+, r24
     2de:	8f 01       	movw	r16, r30
     2e0:	b3 94       	inc	r11
	volatile uint8_t canIntf = mcp_read(MCP_CANINTF);	 
	
	if(mcp_read(MCP_CANSTAT) & 0x0C){
		message.id = mcp_read(MCP_RXB0SIDH)<<8 | mcp_read(MCP_RXB0SIDL);
		message.length = mcp_read(MCP_RXB0DLC) & 0x0F;
		for(uint8_t i = 0; i < message.length; i++){
     2e2:	ba 10       	cpse	r11, r10
     2e4:	f8 cf       	rjmp	.-16     	; 0x2d6 <can_recieve+0x6a>
     2e6:	03 c0       	rjmp	.+6      	; 0x2ee <can_recieve+0x82>
			message.data[i] = mcp_read(MCP_RXB0D0 + i);
		}
	}else{
		printf("No new message\n");
     2e8:	82 e5       	ldi	r24, 0x52	; 82
     2ea:	92 e0       	ldi	r25, 0x02	; 2
     2ec:	b4 d5       	rcall	.+2920   	; 0xe56 <puts>
	}
	
	//on the MCP_CANINTF register, set bit 0 to value 0. E.g. mask 0B00000001, value 0
	mcp_bitModify(MCP_CANINTF, 1, 0);
     2ee:	40 e0       	ldi	r20, 0x00	; 0
     2f0:	61 e0       	ldi	r22, 0x01	; 1
     2f2:	8c e2       	ldi	r24, 0x2C	; 44
     2f4:	c8 d0       	rcall	.+400    	; 0x486 <mcp_bitModify>
	
	return message;
     2f6:	da 82       	std	Y+2, r13	; 0x02
     2f8:	c9 82       	std	Y+1, r12	; 0x01
     2fa:	9b 82       	std	Y+3, r9	; 0x03
     2fc:	8b e0       	ldi	r24, 0x0B	; 11
     2fe:	fe 01       	movw	r30, r28
     300:	31 96       	adiw	r30, 0x01	; 1
     302:	d7 01       	movw	r26, r14
     304:	01 90       	ld	r0, Z+
     306:	0d 92       	st	X+, r0
     308:	8a 95       	dec	r24
     30a:	e1 f7       	brne	.-8      	; 0x304 <can_recieve+0x98>
}
     30c:	c7 01       	movw	r24, r14
     30e:	2c 96       	adiw	r28, 0x0c	; 12
     310:	0f b6       	in	r0, 0x3f	; 63
     312:	f8 94       	cli
     314:	de bf       	out	0x3e, r29	; 62
     316:	0f be       	out	0x3f, r0	; 63
     318:	cd bf       	out	0x3d, r28	; 61
     31a:	df 91       	pop	r29
     31c:	cf 91       	pop	r28
     31e:	1f 91       	pop	r17
     320:	0f 91       	pop	r16
     322:	ff 90       	pop	r15
     324:	ef 90       	pop	r14
     326:	df 90       	pop	r13
     328:	cf 90       	pop	r12
     32a:	bf 90       	pop	r11
     32c:	af 90       	pop	r10
     32e:	9f 90       	pop	r9
     330:	08 95       	ret

00000332 <__vector_5>:
#define F_CPU 16000000
#define BAUD 9600
#define BAUDRATE F_CPU/16/BAUD-1

//Interrupt service routine for MCP
ISR(INT4_vect){
     332:	1f 92       	push	r1
     334:	0f 92       	push	r0
     336:	0f b6       	in	r0, 0x3f	; 63
     338:	0f 92       	push	r0
     33a:	11 24       	eor	r1, r1
     33c:	0b b6       	in	r0, 0x3b	; 59
     33e:	0f 92       	push	r0
     340:	2f 93       	push	r18
     342:	3f 93       	push	r19
     344:	4f 93       	push	r20
     346:	5f 93       	push	r21
     348:	6f 93       	push	r22
     34a:	7f 93       	push	r23
     34c:	8f 93       	push	r24
     34e:	9f 93       	push	r25
     350:	af 93       	push	r26
     352:	bf 93       	push	r27
     354:	ef 93       	push	r30
     356:	ff 93       	push	r31
     358:	cf 93       	push	r28
     35a:	df 93       	push	r29
     35c:	cd b7       	in	r28, 0x3d	; 61
     35e:	de b7       	in	r29, 0x3e	; 62
     360:	2b 97       	sbiw	r28, 0x0b	; 11
     362:	de bf       	out	0x3e, r29	; 62
     364:	cd bf       	out	0x3d, r28	; 61
	//printf("\nInterrupt occurred...");
	volatile can_message recMessage = can_recieve();
     366:	ce 01       	movw	r24, r28
     368:	01 96       	adiw	r24, 0x01	; 1
     36a:	80 df       	rcall	.-256    	; 0x26c <can_recieve>
	//printf("X: %d\n Y: %d \n",(recMessage.data[0]), (recMessage.data[1]));
	servo_set(utilities_joyToServo(recMessage.data[0]));
     36c:	8c 81       	ldd	r24, Y+4	; 0x04
     36e:	06 d3       	rcall	.+1548   	; 0x97c <utilities_joyToServo>
     370:	e8 d1       	rcall	.+976    	; 0x742 <servo_set>
	motor_setSetpoint(recMessage.data[1]);
     372:	8d 81       	ldd	r24, Y+5	; 0x05
     374:	3d d1       	rcall	.+634    	; 0x5f0 <motor_setSetpoint>
// 	int16_t val = utilities_joyToMotor(recMessage.data[1]);
// 	
// 	printf("\nValue: %d \n", val);
	
	
}
     376:	2b 96       	adiw	r28, 0x0b	; 11
     378:	0f b6       	in	r0, 0x3f	; 63
     37a:	f8 94       	cli
     37c:	de bf       	out	0x3e, r29	; 62
     37e:	0f be       	out	0x3f, r0	; 63
     380:	cd bf       	out	0x3d, r28	; 61
     382:	df 91       	pop	r29
     384:	cf 91       	pop	r28
     386:	ff 91       	pop	r31
     388:	ef 91       	pop	r30
     38a:	bf 91       	pop	r27
     38c:	af 91       	pop	r26
     38e:	9f 91       	pop	r25
     390:	8f 91       	pop	r24
     392:	7f 91       	pop	r23
     394:	6f 91       	pop	r22
     396:	5f 91       	pop	r21
     398:	4f 91       	pop	r20
     39a:	3f 91       	pop	r19
     39c:	2f 91       	pop	r18
     39e:	0f 90       	pop	r0
     3a0:	0b be       	out	0x3b, r0	; 59
     3a2:	0f 90       	pop	r0
     3a4:	0f be       	out	0x3f, r0	; 63
     3a6:	0f 90       	pop	r0
     3a8:	1f 90       	pop	r1
     3aa:	18 95       	reti

000003ac <main>:
 
int main(void){	
     3ac:	cf 93       	push	r28
     3ae:	df 93       	push	r29
     3b0:	cd b7       	in	r28, 0x3d	; 61
     3b2:	de b7       	in	r29, 0x3e	; 62
     3b4:	66 97       	sbiw	r28, 0x16	; 22
     3b6:	0f b6       	in	r0, 0x3f	; 63
     3b8:	f8 94       	cli
     3ba:	de bf       	out	0x3e, r29	; 62
     3bc:	0f be       	out	0x3f, r0	; 63
     3be:	cd bf       	out	0x3d, r28	; 61
	UART_init(BAUDRATE);
     3c0:	87 e6       	ldi	r24, 0x67	; 103
     3c2:	90 e0       	ldi	r25, 0x00	; 0
     3c4:	c6 d2       	rcall	.+1420   	; 0x952 <UART_init>
	UART_parsePrint();
     3c6:	d4 d2       	rcall	.+1448   	; 0x970 <UART_parsePrint>
	can_init();
     3c8:	22 df       	rcall	.-444    	; 0x20e <can_init>
	servo_init();
     3ca:	9d d1       	rcall	.+826    	; 0x706 <servo_init>
	adc_init();
     3cc:	fd de       	rcall	.-518    	; 0x1c8 <adc_init>
	motor_init();
     3ce:	94 d0       	rcall	.+296    	; 0x4f8 <motor_init>
	solenoid_init();
     3d0:	d3 d1       	rcall	.+934    	; 0x778 <solenoid_init>
	
	
	/*  BEGIN INITIALIZATION OF INTERRUPTS */
	//Set to falling edge
	EICRB |= (1 << ISC41);
     3d2:	ea e6       	ldi	r30, 0x6A	; 106
     3d4:	f0 e0       	ldi	r31, 0x00	; 0
     3d6:	80 81       	ld	r24, Z
     3d8:	82 60       	ori	r24, 0x02	; 2
     3da:	80 83       	st	Z, r24
	//Set mask
	EIMSK |= (1 << INT4);
     3dc:	ec 9a       	sbi	0x1d, 4	; 29
	//Enable interrupts - disable with cli()
	sei();
     3de:	78 94       	sei
	/*  END INITIALIZATION OF INTERRUPTS */
	 printf("Init Complete");
     3e0:	81 e6       	ldi	r24, 0x61	; 97
     3e2:	92 e0       	ldi	r25, 0x02	; 2
     3e4:	9f 93       	push	r25
     3e6:	8f 93       	push	r24
     3e8:	25 d5       	rcall	.+2634   	; 0xe34 <printf>
	
	motor_calibrate();
     3ea:	60 d1       	rcall	.+704    	; 0x6ac <motor_calibrate>
	
	
	//BEGIN CAN TEST:
	volatile can_message newMessage = {
     3ec:	fe 01       	movw	r30, r28
     3ee:	31 96       	adiw	r30, 0x01	; 1
     3f0:	8b e0       	ldi	r24, 0x0B	; 11
     3f2:	df 01       	movw	r26, r30
     3f4:	1d 92       	st	X+, r1
     3f6:	8a 95       	dec	r24
     3f8:	e9 f7       	brne	.-6      	; 0x3f4 <main+0x48>
     3fa:	81 e0       	ldi	r24, 0x01	; 1
     3fc:	8b 83       	std	Y+3, r24	; 0x03
     3fe:	8a e1       	ldi	r24, 0x1A	; 26
     400:	8c 83       	std	Y+4, r24	; 0x04
     402:	8b e0       	ldi	r24, 0x0B	; 11
     404:	de 01       	movw	r26, r28
     406:	1c 96       	adiw	r26, 0x0c	; 12
     408:	01 90       	ld	r0, Z+
     40a:	0d 92       	st	X+, r0
     40c:	8a 95       	dec	r24
     40e:	e1 f7       	brne	.-8      	; 0x408 <main+0x5c>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     410:	87 ea       	ldi	r24, 0xA7	; 167
     412:	91 e6       	ldi	r25, 0x61	; 97
     414:	01 97       	sbiw	r24, 0x01	; 1
     416:	f1 f7       	brne	.-4      	; 0x414 <main+0x68>
     418:	00 c0       	rjmp	.+0      	; 0x41a <main+0x6e>
     41a:	00 00       	nop
	//can_send(&newMessage);
	_delay_ms(100);
	
	//END CAN TEST.
	
	motor_setDir(LEFT);
     41c:	80 e0       	ldi	r24, 0x00	; 0
     41e:	c1 d0       	rcall	.+386    	; 0x5a2 <motor_setDir>
	motor_setSpeed(0);
     420:	80 e0       	ldi	r24, 0x00	; 0
     422:	d0 d0       	rcall	.+416    	; 0x5c4 <motor_setSpeed>
	solenoid_hit();
     424:	b2 d1       	rcall	.+868    	; 0x78a <solenoid_hit>
     426:	0f 90       	pop	r0
     428:	0f 90       	pop	r0
// 		//printf("\nEncoder value: %d\n", motor_getEncoder());
// 		
// 		motor_setDir(RIGHT);
// 		motor_setSpeed(100);
// 		_delay_ms(2500);
		printf("\nIR value: %d\n", adc_read());
     42a:	0f 2e       	mov	r0, r31
     42c:	ff e6       	ldi	r31, 0x6F	; 111
     42e:	ef 2e       	mov	r14, r31
     430:	f2 e0       	ldi	r31, 0x02	; 2
     432:	ff 2e       	mov	r15, r31
     434:	f0 2d       	mov	r31, r0
		printf("\nEncoder value: %d\n", motor_getEncoder());
     436:	0e e7       	ldi	r16, 0x7E	; 126
     438:	12 e0       	ldi	r17, 0x02	; 2
// 		//printf("\nEncoder value: %d\n", motor_getEncoder());
// 		
// 		motor_setDir(RIGHT);
// 		motor_setSpeed(100);
// 		_delay_ms(2500);
		printf("\nIR value: %d\n", adc_read());
     43a:	da de       	rcall	.-588    	; 0x1f0 <adc_read>
     43c:	9f 93       	push	r25
     43e:	8f 93       	push	r24
     440:	ff 92       	push	r15
     442:	ef 92       	push	r14
     444:	f7 d4       	rcall	.+2542   	; 0xe34 <printf>
		printf("\nEncoder value: %d\n", motor_getEncoder());
     446:	71 d0       	rcall	.+226    	; 0x52a <motor_getEncoder>
     448:	9f 93       	push	r25
     44a:	8f 93       	push	r24
     44c:	1f 93       	push	r17
     44e:	0f 93       	push	r16
     450:	f1 d4       	rcall	.+2530   	; 0xe34 <printf>
		motor_joyPositionControl();
     452:	d1 d0       	rcall	.+418    	; 0x5f6 <motor_joyPositionControl>
     454:	a9 ef       	ldi	r26, 0xF9	; 249
     456:	b0 e0       	ldi	r27, 0x00	; 0
     458:	11 97       	sbiw	r26, 0x01	; 1
     45a:	f1 f7       	brne	.-4      	; 0x458 <main+0xac>
     45c:	00 c0       	rjmp	.+0      	; 0x45e <main+0xb2>
     45e:	00 00       	nop
     460:	0f b6       	in	r0, 0x3f	; 63
     462:	f8 94       	cli
     464:	de bf       	out	0x3e, r29	; 62
     466:	0f be       	out	0x3f, r0	; 63
     468:	cd bf       	out	0x3d, r28	; 61
     46a:	e7 cf       	rjmp	.-50     	; 0x43a <main+0x8e>

0000046c <mcp_read>:
     46c:	cf 93       	push	r28
     46e:	c8 2f       	mov	r28, r24
     470:	2f 98       	cbi	0x05, 7	; 5
     472:	83 e0       	ldi	r24, 0x03	; 3
     474:	a4 d1       	rcall	.+840    	; 0x7be <spi_transmit>
     476:	8c 2f       	mov	r24, r28
     478:	a2 d1       	rcall	.+836    	; 0x7be <spi_transmit>
     47a:	80 e0       	ldi	r24, 0x00	; 0
     47c:	a0 d1       	rcall	.+832    	; 0x7be <spi_transmit>
     47e:	2f 9a       	sbi	0x05, 7	; 5
     480:	a3 d1       	rcall	.+838    	; 0x7c8 <spi_read>
     482:	cf 91       	pop	r28
     484:	08 95       	ret

00000486 <mcp_bitModify>:
     486:	1f 93       	push	r17
     488:	cf 93       	push	r28
     48a:	df 93       	push	r29
     48c:	18 2f       	mov	r17, r24
     48e:	d6 2f       	mov	r29, r22
     490:	c4 2f       	mov	r28, r20
     492:	2f 98       	cbi	0x05, 7	; 5
     494:	85 e0       	ldi	r24, 0x05	; 5
     496:	93 d1       	rcall	.+806    	; 0x7be <spi_transmit>
     498:	81 2f       	mov	r24, r17
     49a:	91 d1       	rcall	.+802    	; 0x7be <spi_transmit>
     49c:	8d 2f       	mov	r24, r29
     49e:	8f d1       	rcall	.+798    	; 0x7be <spi_transmit>
     4a0:	8c 2f       	mov	r24, r28
     4a2:	8d d1       	rcall	.+794    	; 0x7be <spi_transmit>
     4a4:	2f 9a       	sbi	0x05, 7	; 5
     4a6:	df 91       	pop	r29
     4a8:	cf 91       	pop	r28
     4aa:	1f 91       	pop	r17
     4ac:	08 95       	ret

000004ae <mcp_reset>:
     4ae:	2f 98       	cbi	0x05, 7	; 5
     4b0:	80 ec       	ldi	r24, 0xC0	; 192
     4b2:	85 d1       	rcall	.+778    	; 0x7be <spi_transmit>
     4b4:	83 ec       	ldi	r24, 0xC3	; 195
     4b6:	99 e0       	ldi	r25, 0x09	; 9
     4b8:	01 97       	sbiw	r24, 0x01	; 1
     4ba:	f1 f7       	brne	.-4      	; 0x4b8 <mcp_reset+0xa>
     4bc:	00 c0       	rjmp	.+0      	; 0x4be <mcp_reset+0x10>
     4be:	00 00       	nop
     4c0:	2f 9a       	sbi	0x05, 7	; 5
     4c2:	08 95       	ret

000004c4 <mcp_init>:
     4c4:	27 9a       	sbi	0x04, 7	; 4
     4c6:	2f 9a       	sbi	0x05, 7	; 5
     4c8:	69 d1       	rcall	.+722    	; 0x79c <spi_init>
     4ca:	f1 cf       	rjmp	.-30     	; 0x4ae <mcp_reset>
     4cc:	08 95       	ret

000004ce <motor_reset>:
	}
	else {
		motor_setSpeed(0);
	}
	
}
     4ce:	e2 e0       	ldi	r30, 0x02	; 2
     4d0:	f1 e0       	ldi	r31, 0x01	; 1
     4d2:	80 81       	ld	r24, Z
     4d4:	8f 7b       	andi	r24, 0xBF	; 191
     4d6:	80 83       	st	Z, r24
     4d8:	2f e7       	ldi	r18, 0x7F	; 127
     4da:	88 e3       	ldi	r24, 0x38	; 56
     4dc:	91 e0       	ldi	r25, 0x01	; 1
     4de:	21 50       	subi	r18, 0x01	; 1
     4e0:	80 40       	sbci	r24, 0x00	; 0
     4e2:	90 40       	sbci	r25, 0x00	; 0
     4e4:	e1 f7       	brne	.-8      	; 0x4de <motor_reset+0x10>
     4e6:	00 c0       	rjmp	.+0      	; 0x4e8 <motor_reset+0x1a>
     4e8:	00 00       	nop
     4ea:	80 81       	ld	r24, Z
     4ec:	80 64       	ori	r24, 0x40	; 64
     4ee:	80 83       	st	Z, r24
     4f0:	82 e9       	ldi	r24, 0x92	; 146
     4f2:	92 e0       	ldi	r25, 0x02	; 2
     4f4:	b0 c4       	rjmp	.+2400   	; 0xe56 <puts>
     4f6:	08 95       	ret

000004f8 <motor_init>:
     4f8:	69 d1       	rcall	.+722    	; 0x7cc <TWI_Master_Initialise>
     4fa:	e1 e0       	ldi	r30, 0x01	; 1
     4fc:	f1 e0       	ldi	r31, 0x01	; 1
     4fe:	80 81       	ld	r24, Z
     500:	82 60       	ori	r24, 0x02	; 2
     502:	80 83       	st	Z, r24
     504:	80 81       	ld	r24, Z
     506:	88 60       	ori	r24, 0x08	; 8
     508:	80 83       	st	Z, r24
     50a:	80 81       	ld	r24, Z
     50c:	80 61       	ori	r24, 0x10	; 16
     50e:	80 83       	st	Z, r24
     510:	80 81       	ld	r24, Z
     512:	80 62       	ori	r24, 0x20	; 32
     514:	80 83       	st	Z, r24
     516:	80 81       	ld	r24, Z
     518:	80 64       	ori	r24, 0x40	; 64
     51a:	80 83       	st	Z, r24
     51c:	e2 e0       	ldi	r30, 0x02	; 2
     51e:	f1 e0       	ldi	r31, 0x01	; 1
     520:	80 81       	ld	r24, Z
     522:	80 61       	ori	r24, 0x10	; 16
     524:	80 83       	st	Z, r24
     526:	d3 cf       	rjmp	.-90     	; 0x4ce <motor_reset>
     528:	08 95       	ret

0000052a <motor_getEncoder>:
     52a:	cf 93       	push	r28
     52c:	df 93       	push	r29
     52e:	1f 92       	push	r1
     530:	1f 92       	push	r1
     532:	cd b7       	in	r28, 0x3d	; 61
     534:	de b7       	in	r29, 0x3e	; 62
     536:	e2 e0       	ldi	r30, 0x02	; 2
     538:	f1 e0       	ldi	r31, 0x01	; 1
     53a:	80 81       	ld	r24, Z
     53c:	8f 7d       	andi	r24, 0xDF	; 223
     53e:	80 83       	st	Z, r24
     540:	80 81       	ld	r24, Z
     542:	87 7f       	andi	r24, 0xF7	; 247
     544:	80 83       	st	Z, r24
     546:	2f ef       	ldi	r18, 0xFF	; 255
     548:	89 ef       	ldi	r24, 0xF9	; 249
     54a:	90 e0       	ldi	r25, 0x00	; 0
     54c:	21 50       	subi	r18, 0x01	; 1
     54e:	80 40       	sbci	r24, 0x00	; 0
     550:	90 40       	sbci	r25, 0x00	; 0
     552:	e1 f7       	brne	.-8      	; 0x54c <motor_getEncoder+0x22>
     554:	00 c0       	rjmp	.+0      	; 0x556 <motor_getEncoder+0x2c>
     556:	00 00       	nop
     558:	80 91 06 01 	lds	r24, 0x0106
     55c:	90 e0       	ldi	r25, 0x00	; 0
     55e:	98 2f       	mov	r25, r24
     560:	88 27       	eor	r24, r24
     562:	9a 83       	std	Y+2, r25	; 0x02
     564:	89 83       	std	Y+1, r24	; 0x01
     566:	80 81       	ld	r24, Z
     568:	88 60       	ori	r24, 0x08	; 8
     56a:	80 83       	st	Z, r24
     56c:	2f ef       	ldi	r18, 0xFF	; 255
     56e:	89 ef       	ldi	r24, 0xF9	; 249
     570:	90 e0       	ldi	r25, 0x00	; 0
     572:	21 50       	subi	r18, 0x01	; 1
     574:	80 40       	sbci	r24, 0x00	; 0
     576:	90 40       	sbci	r25, 0x00	; 0
     578:	e1 f7       	brne	.-8      	; 0x572 <motor_getEncoder+0x48>
     57a:	00 c0       	rjmp	.+0      	; 0x57c <motor_getEncoder+0x52>
     57c:	00 00       	nop
     57e:	20 91 06 01 	lds	r18, 0x0106
     582:	89 81       	ldd	r24, Y+1	; 0x01
     584:	9a 81       	ldd	r25, Y+2	; 0x02
     586:	82 0f       	add	r24, r18
     588:	91 1d       	adc	r25, r1
     58a:	9a 83       	std	Y+2, r25	; 0x02
     58c:	89 83       	std	Y+1, r24	; 0x01
     58e:	80 81       	ld	r24, Z
     590:	80 62       	ori	r24, 0x20	; 32
     592:	80 83       	st	Z, r24
     594:	89 81       	ldd	r24, Y+1	; 0x01
     596:	9a 81       	ldd	r25, Y+2	; 0x02
     598:	0f 90       	pop	r0
     59a:	0f 90       	pop	r0
     59c:	df 91       	pop	r29
     59e:	cf 91       	pop	r28
     5a0:	08 95       	ret

000005a2 <motor_setDir>:
     5a2:	88 23       	and	r24, r24
     5a4:	19 f0       	breq	.+6      	; 0x5ac <motor_setDir+0xa>
     5a6:	81 30       	cpi	r24, 0x01	; 1
     5a8:	39 f0       	breq	.+14     	; 0x5b8 <motor_setDir+0x16>
     5aa:	08 95       	ret
     5ac:	e2 e0       	ldi	r30, 0x02	; 2
     5ae:	f1 e0       	ldi	r31, 0x01	; 1
     5b0:	80 81       	ld	r24, Z
     5b2:	8d 7f       	andi	r24, 0xFD	; 253
     5b4:	80 83       	st	Z, r24
     5b6:	08 95       	ret
     5b8:	e2 e0       	ldi	r30, 0x02	; 2
     5ba:	f1 e0       	ldi	r31, 0x01	; 1
     5bc:	80 81       	ld	r24, Z
     5be:	82 60       	ori	r24, 0x02	; 2
     5c0:	80 83       	st	Z, r24
     5c2:	08 95       	ret

000005c4 <motor_setSpeed>:
     5c4:	cf 93       	push	r28
     5c6:	df 93       	push	r29
     5c8:	00 d0       	rcall	.+0      	; 0x5ca <motor_setSpeed+0x6>
     5ca:	cd b7       	in	r28, 0x3d	; 61
     5cc:	de b7       	in	r29, 0x3e	; 62
     5ce:	9e e5       	ldi	r25, 0x5E	; 94
     5d0:	99 83       	std	Y+1, r25	; 0x01
     5d2:	1a 82       	std	Y+2, r1	; 0x02
     5d4:	8b 83       	std	Y+3, r24	; 0x03
     5d6:	04 d1       	rcall	.+520    	; 0x7e0 <TWI_Transceiver_Busy>
     5d8:	81 11       	cpse	r24, r1
     5da:	fd cf       	rjmp	.-6      	; 0x5d6 <motor_setSpeed+0x12>
     5dc:	63 e0       	ldi	r22, 0x03	; 3
     5de:	ce 01       	movw	r24, r28
     5e0:	01 96       	adiw	r24, 0x01	; 1
     5e2:	02 d1       	rcall	.+516    	; 0x7e8 <TWI_Start_Transceiver_With_Data>
     5e4:	0f 90       	pop	r0
     5e6:	0f 90       	pop	r0
     5e8:	0f 90       	pop	r0
     5ea:	df 91       	pop	r29
     5ec:	cf 91       	pop	r28
     5ee:	08 95       	ret

000005f0 <motor_setSetpoint>:

void motor_setSetpoint(uint8_t joyVal) {
	joySetPoint = joyVal;
     5f0:	80 93 06 02 	sts	0x0206, r24
     5f4:	08 95       	ret

000005f6 <motor_joyPositionControl>:
}

void motor_joyPositionControl() {
     5f6:	cf 92       	push	r12
     5f8:	df 92       	push	r13
     5fa:	ef 92       	push	r14
     5fc:	ff 92       	push	r15
     5fe:	cf 93       	push	r28
     600:	df 93       	push	r29
	float desiredEnc = (float)joySetPoint * (9000.0 / 255.0);
     602:	60 91 06 02 	lds	r22, 0x0206
     606:	70 e0       	ldi	r23, 0x00	; 0
     608:	80 e0       	ldi	r24, 0x00	; 0
     60a:	90 e0       	ldi	r25, 0x00	; 0
     60c:	cc d2       	rcall	.+1432   	; 0xba6 <__floatunsisf>
     60e:	2d e2       	ldi	r18, 0x2D	; 45
     610:	3d e2       	ldi	r19, 0x2D	; 45
     612:	4d e0       	ldi	r20, 0x0D	; 13
     614:	52 e4       	ldi	r21, 0x42	; 66
     616:	55 d3       	rcall	.+1706   	; 0xcc2 <__mulsf3>
	float pK = .01;
	
	int16_t error = (int16_t)desiredEnc - motor_getEncoder();
     618:	95 d2       	rcall	.+1322   	; 0xb44 <__fixsfsi>
     61a:	6b 01       	movw	r12, r22
     61c:	7c 01       	movw	r14, r24
     61e:	85 df       	rcall	.-246    	; 0x52a <motor_getEncoder>
     620:	c8 1a       	sub	r12, r24
     622:	d9 0a       	sbc	r13, r25
	
	
	uint16_t speed = (uint16_t)(abs(error*pK));
     624:	b6 01       	movw	r22, r12
     626:	88 27       	eor	r24, r24
     628:	77 fd       	sbrc	r23, 7
     62a:	80 95       	com	r24
     62c:	98 2f       	mov	r25, r24
     62e:	bd d2       	rcall	.+1402   	; 0xbaa <__floatsisf>
     630:	2a e0       	ldi	r18, 0x0A	; 10
     632:	37 ed       	ldi	r19, 0xD7	; 215
     634:	43 e2       	ldi	r20, 0x23	; 35
     636:	5c e3       	ldi	r21, 0x3C	; 60
     638:	44 d3       	rcall	.+1672   	; 0xcc2 <__mulsf3>
     63a:	ac d3       	rcall	.+1880   	; 0xd94 <abs>
     63c:	ec 01       	movw	r28, r24
	if(speed > 150) {
     63e:	87 39       	cpi	r24, 0x97	; 151
     640:	91 05       	cpc	r25, r1
     642:	20 f4       	brcc	.+8      	; 0x64c <motor_joyPositionControl+0x56>
		speed = 150;
	}
	else if(speed < 60) {
     644:	8c 33       	cpi	r24, 0x3C	; 60
     646:	91 05       	cpc	r25, r1
     648:	20 f0       	brcs	.+8      	; 0x652 <motor_joyPositionControl+0x5c>
     64a:	05 c0       	rjmp	.+10     	; 0x656 <motor_joyPositionControl+0x60>
	int16_t error = (int16_t)desiredEnc - motor_getEncoder();
	
	
	uint16_t speed = (uint16_t)(abs(error*pK));
	if(speed > 150) {
		speed = 150;
     64c:	c6 e9       	ldi	r28, 0x96	; 150
     64e:	d0 e0       	ldi	r29, 0x00	; 0
     650:	02 c0       	rjmp	.+4      	; 0x656 <motor_joyPositionControl+0x60>
	}
	else if(speed < 60) {
		speed = 60;
     652:	cc e3       	ldi	r28, 0x3C	; 60
     654:	d0 e0       	ldi	r29, 0x00	; 0
	}
	
	printf("\nError: %d Speed: %d \n", error, speed);
     656:	df 93       	push	r29
     658:	cf 93       	push	r28
     65a:	df 92       	push	r13
     65c:	cf 92       	push	r12
     65e:	80 ea       	ldi	r24, 0xA0	; 160
     660:	92 e0       	ldi	r25, 0x02	; 2
     662:	9f 93       	push	r25
     664:	8f 93       	push	r24
     666:	e6 d3       	rcall	.+1996   	; 0xe34 <printf>
	
	//positive error is left driving
	if(error > 200) {
     668:	0f 90       	pop	r0
     66a:	0f 90       	pop	r0
     66c:	0f 90       	pop	r0
     66e:	0f 90       	pop	r0
     670:	0f 90       	pop	r0
     672:	0f 90       	pop	r0
     674:	89 ec       	ldi	r24, 0xC9	; 201
     676:	c8 16       	cp	r12, r24
     678:	d1 04       	cpc	r13, r1
     67a:	2c f0       	brlt	.+10     	; 0x686 <motor_joyPositionControl+0x90>
		motor_setDir(LEFT);
     67c:	80 e0       	ldi	r24, 0x00	; 0
     67e:	91 df       	rcall	.-222    	; 0x5a2 <motor_setDir>
		motor_setSpeed((uint8_t)speed);
     680:	8c 2f       	mov	r24, r28
     682:	a0 df       	rcall	.-192    	; 0x5c4 <motor_setSpeed>
     684:	0c c0       	rjmp	.+24     	; 0x69e <motor_joyPositionControl+0xa8>
	}
	else if (error < -200) {
     686:	88 e3       	ldi	r24, 0x38	; 56
     688:	c8 16       	cp	r12, r24
     68a:	8f ef       	ldi	r24, 0xFF	; 255
     68c:	d8 06       	cpc	r13, r24
     68e:	2c f4       	brge	.+10     	; 0x69a <motor_joyPositionControl+0xa4>
		motor_setDir(RIGHT);
     690:	81 e0       	ldi	r24, 0x01	; 1
     692:	87 df       	rcall	.-242    	; 0x5a2 <motor_setDir>
		motor_setSpeed((uint8_t)speed);
     694:	8c 2f       	mov	r24, r28
     696:	96 df       	rcall	.-212    	; 0x5c4 <motor_setSpeed>
     698:	02 c0       	rjmp	.+4      	; 0x69e <motor_joyPositionControl+0xa8>
	}
	else {
		motor_setSpeed(0);
     69a:	80 e0       	ldi	r24, 0x00	; 0
     69c:	93 df       	rcall	.-218    	; 0x5c4 <motor_setSpeed>
	}
	
	
 }
     69e:	df 91       	pop	r29
     6a0:	cf 91       	pop	r28
     6a2:	ff 90       	pop	r15
     6a4:	ef 90       	pop	r14
     6a6:	df 90       	pop	r13
     6a8:	cf 90       	pop	r12
     6aa:	08 95       	ret

000006ac <motor_calibrate>:
// 	}
// 	
// }

//Drive motor left until the encoder values stop changing
void motor_calibrate() {
     6ac:	cf 93       	push	r28
     6ae:	df 93       	push	r29
	motor_setDir(RIGHT);
     6b0:	81 e0       	ldi	r24, 0x01	; 1
     6b2:	77 df       	rcall	.-274    	; 0x5a2 <motor_setDir>
	int16_t prevEnc = 3000;
	int16_t Enc = 0;
	motor_setSpeed(90);
     6b4:	8a e5       	ldi	r24, 0x5A	; 90
     6b6:	86 df       	rcall	.-244    	; 0x5c4 <motor_setSpeed>
// }

//Drive motor left until the encoder values stop changing
void motor_calibrate() {
	motor_setDir(RIGHT);
	int16_t prevEnc = 3000;
     6b8:	c8 eb       	ldi	r28, 0xB8	; 184
     6ba:	db e0       	ldi	r29, 0x0B	; 11
	int16_t Enc = 0;
	motor_setSpeed(90);
	while(prevEnc != motor_getEncoder()) {
     6bc:	0e c0       	rjmp	.+28     	; 0x6da <motor_calibrate+0x2e>
		printf("Driving right!\n");
     6be:	87 eb       	ldi	r24, 0xB7	; 183
     6c0:	92 e0       	ldi	r25, 0x02	; 2
     6c2:	c9 d3       	rcall	.+1938   	; 0xe56 <puts>
		Enc = motor_getEncoder();
     6c4:	32 df       	rcall	.-412    	; 0x52a <motor_getEncoder>
     6c6:	ec 01       	movw	r28, r24
     6c8:	2f ef       	ldi	r18, 0xFF	; 255
     6ca:	81 ee       	ldi	r24, 0xE1	; 225
     6cc:	94 e0       	ldi	r25, 0x04	; 4
     6ce:	21 50       	subi	r18, 0x01	; 1
     6d0:	80 40       	sbci	r24, 0x00	; 0
     6d2:	90 40       	sbci	r25, 0x00	; 0
     6d4:	e1 f7       	brne	.-8      	; 0x6ce <motor_calibrate+0x22>
     6d6:	00 c0       	rjmp	.+0      	; 0x6d8 <motor_calibrate+0x2c>
     6d8:	00 00       	nop
void motor_calibrate() {
	motor_setDir(RIGHT);
	int16_t prevEnc = 3000;
	int16_t Enc = 0;
	motor_setSpeed(90);
	while(prevEnc != motor_getEncoder()) {
     6da:	27 df       	rcall	.-434    	; 0x52a <motor_getEncoder>
     6dc:	8c 17       	cp	r24, r28
     6de:	9d 07       	cpc	r25, r29
     6e0:	71 f7       	brne	.-36     	; 0x6be <motor_calibrate+0x12>
		printf("Driving right!\n");
		Enc = motor_getEncoder();
		_delay_ms(100);
		prevEnc = Enc;
	}
	motor_setSpeed(0);
     6e2:	80 e0       	ldi	r24, 0x00	; 0
     6e4:	6f df       	rcall	.-290    	; 0x5c4 <motor_setSpeed>
	printf("Stop Motor!\n");
     6e6:	86 ec       	ldi	r24, 0xC6	; 198
     6e8:	92 e0       	ldi	r25, 0x02	; 2
     6ea:	b5 d3       	rcall	.+1898   	; 0xe56 <puts>
     6ec:	2f ef       	ldi	r18, 0xFF	; 255
     6ee:	8b e7       	ldi	r24, 0x7B	; 123
     6f0:	92 e9       	ldi	r25, 0x92	; 146
     6f2:	21 50       	subi	r18, 0x01	; 1
     6f4:	80 40       	sbci	r24, 0x00	; 0
     6f6:	90 40       	sbci	r25, 0x00	; 0
     6f8:	e1 f7       	brne	.-8      	; 0x6f2 <motor_calibrate+0x46>
     6fa:	00 c0       	rjmp	.+0      	; 0x6fc <motor_calibrate+0x50>
     6fc:	00 00       	nop
	
	_delay_ms(3000);
	
	//Reset the encoder:
	motor_reset();
     6fe:	e7 de       	rcall	.-562    	; 0x4ce <motor_reset>
     700:	df 91       	pop	r29
     702:	cf 91       	pop	r28
     704:	08 95       	ret

00000706 <servo_init>:
     706:	25 9a       	sbi	0x04, 5	; 4
     708:	e1 e8       	ldi	r30, 0x81	; 129
     70a:	f0 e0       	ldi	r31, 0x00	; 0
     70c:	80 81       	ld	r24, Z
     70e:	82 60       	ori	r24, 0x02	; 2
     710:	80 83       	st	Z, r24
     712:	a0 e8       	ldi	r26, 0x80	; 128
     714:	b0 e0       	ldi	r27, 0x00	; 0
     716:	8c 91       	ld	r24, X
     718:	80 68       	ori	r24, 0x80	; 128
     71a:	8c 93       	st	X, r24
     71c:	8c 91       	ld	r24, X
     71e:	82 60       	ori	r24, 0x02	; 2
     720:	8c 93       	st	X, r24
     722:	80 81       	ld	r24, Z
     724:	88 61       	ori	r24, 0x18	; 24
     726:	80 83       	st	Z, r24
     728:	8f e3       	ldi	r24, 0x3F	; 63
     72a:	9c e9       	ldi	r25, 0x9C	; 156
     72c:	90 93 87 00 	sts	0x0087, r25
     730:	80 93 86 00 	sts	0x0086, r24
     734:	88 eb       	ldi	r24, 0xB8	; 184
     736:	9b e0       	ldi	r25, 0x0B	; 11
     738:	90 93 89 00 	sts	0x0089, r25
     73c:	80 93 88 00 	sts	0x0088, r24
     740:	08 95       	ret

00000742 <servo_set>:
     742:	80 3d       	cpi	r24, 0xD0	; 208
     744:	27 e0       	ldi	r18, 0x07	; 7
     746:	92 07       	cpc	r25, r18
     748:	38 f4       	brcc	.+14     	; 0x758 <servo_set+0x16>
     74a:	80 ed       	ldi	r24, 0xD0	; 208
     74c:	97 e0       	ldi	r25, 0x07	; 7
     74e:	90 93 89 00 	sts	0x0089, r25
     752:	80 93 88 00 	sts	0x0088, r24
     756:	08 95       	ret
     758:	8d 33       	cpi	r24, 0x3D	; 61
     75a:	2f e0       	ldi	r18, 0x0F	; 15
     75c:	92 07       	cpc	r25, r18
     75e:	38 f0       	brcs	.+14     	; 0x76e <servo_set+0x2c>
     760:	8c e3       	ldi	r24, 0x3C	; 60
     762:	9f e0       	ldi	r25, 0x0F	; 15
     764:	90 93 89 00 	sts	0x0089, r25
     768:	80 93 88 00 	sts	0x0088, r24
     76c:	08 95       	ret
     76e:	90 93 89 00 	sts	0x0089, r25
     772:	80 93 88 00 	sts	0x0088, r24
     776:	08 95       	ret

00000778 <solenoid_init>:
     778:	81 9a       	sbi	0x10, 1	; 16
     77a:	82 ed       	ldi	r24, 0xD2	; 210
     77c:	92 e0       	ldi	r25, 0x02	; 2
     77e:	9f 93       	push	r25
     780:	8f 93       	push	r24
     782:	58 d3       	rcall	.+1712   	; 0xe34 <printf>
     784:	0f 90       	pop	r0
     786:	0f 90       	pop	r0
     788:	08 95       	ret

0000078a <solenoid_hit>:
     78a:	89 9a       	sbi	0x11, 1	; 17
     78c:	89 ef       	ldi	r24, 0xF9	; 249
     78e:	90 e0       	ldi	r25, 0x00	; 0
     790:	01 97       	sbiw	r24, 0x01	; 1
     792:	f1 f7       	brne	.-4      	; 0x790 <solenoid_hit+0x6>
     794:	00 c0       	rjmp	.+0      	; 0x796 <solenoid_hit+0xc>
     796:	00 00       	nop
     798:	89 98       	cbi	0x11, 1	; 17
     79a:	08 95       	ret

0000079c <spi_init>:
#include <avr/io.h>


void spi_init(){
	// set data direction on SPI pins
	DDRB |= (1 << DDB1)|(1 << DDB2);
     79c:	84 b1       	in	r24, 0x04	; 4
     79e:	86 60       	ori	r24, 0x06	; 6
     7a0:	84 b9       	out	0x04, r24	; 4
	
	// Chip select pin set high:
	DDRB |= (1 << DDB0)|(1<<DDB7);
     7a2:	84 b1       	in	r24, 0x04	; 4
     7a4:	81 68       	ori	r24, 0x81	; 129
     7a6:	84 b9       	out	0x04, r24	; 4
	PORTB |= (1 << DDB0);
     7a8:	28 9a       	sbi	0x05, 0	; 5
	
	// Set mode to "Master"
	SPCR |= (1 << MSTR);
     7aa:	8c b5       	in	r24, 0x2c	; 44
     7ac:	80 61       	ori	r24, 0x10	; 16
     7ae:	8c bd       	out	0x2c, r24	; 44
	// Set clock rate to fck/16
	SPCR |= (1 << SPR0);
     7b0:	8c b5       	in	r24, 0x2c	; 44
     7b2:	81 60       	ori	r24, 0x01	; 1
     7b4:	8c bd       	out	0x2c, r24	; 44
	// Enable SPI
	SPCR |= (1 << SPE);
     7b6:	8c b5       	in	r24, 0x2c	; 44
     7b8:	80 64       	ori	r24, 0x40	; 64
     7ba:	8c bd       	out	0x2c, r24	; 44
     7bc:	08 95       	ret

000007be <spi_transmit>:


void spi_transmit(char data){
	
	// Inputs data, start transmission
	SPDR = data;
     7be:	8e bd       	out	0x2e, r24	; 46
	
	// Checks transmission complete flag
	while(!(SPSR & (1 << SPIF))){}
     7c0:	0d b4       	in	r0, 0x2d	; 45
     7c2:	07 fe       	sbrs	r0, 7
     7c4:	fd cf       	rjmp	.-6      	; 0x7c0 <spi_transmit+0x2>
	
}
     7c6:	08 95       	ret

000007c8 <spi_read>:

char spi_read(){
	return SPDR;
     7c8:	8e b5       	in	r24, 0x2e	; 46
}
     7ca:	08 95       	ret

000007cc <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     7cc:	8c e0       	ldi	r24, 0x0C	; 12
     7ce:	80 93 b8 00 	sts	0x00B8, r24
     7d2:	8f ef       	ldi	r24, 0xFF	; 255
     7d4:	80 93 bb 00 	sts	0x00BB, r24
     7d8:	84 e0       	ldi	r24, 0x04	; 4
     7da:	80 93 bc 00 	sts	0x00BC, r24
     7de:	08 95       	ret

000007e0 <TWI_Transceiver_Busy>:
     7e0:	80 91 bc 00 	lds	r24, 0x00BC
     7e4:	81 70       	andi	r24, 0x01	; 1
     7e6:	08 95       	ret

000007e8 <TWI_Start_Transceiver_With_Data>:
     7e8:	ec eb       	ldi	r30, 0xBC	; 188
     7ea:	f0 e0       	ldi	r31, 0x00	; 0
     7ec:	20 81       	ld	r18, Z
     7ee:	20 fd       	sbrc	r18, 0
     7f0:	fd cf       	rjmp	.-6      	; 0x7ec <TWI_Start_Transceiver_With_Data+0x4>
     7f2:	60 93 e2 02 	sts	0x02E2, r22
     7f6:	fc 01       	movw	r30, r24
     7f8:	20 81       	ld	r18, Z
     7fa:	20 93 e3 02 	sts	0x02E3, r18
     7fe:	20 fd       	sbrc	r18, 0
     800:	0c c0       	rjmp	.+24     	; 0x81a <TWI_Start_Transceiver_With_Data+0x32>
     802:	62 30       	cpi	r22, 0x02	; 2
     804:	50 f0       	brcs	.+20     	; 0x81a <TWI_Start_Transceiver_With_Data+0x32>
     806:	dc 01       	movw	r26, r24
     808:	11 96       	adiw	r26, 0x01	; 1
     80a:	e4 ee       	ldi	r30, 0xE4	; 228
     80c:	f2 e0       	ldi	r31, 0x02	; 2
     80e:	81 e0       	ldi	r24, 0x01	; 1
     810:	9d 91       	ld	r25, X+
     812:	91 93       	st	Z+, r25
     814:	8f 5f       	subi	r24, 0xFF	; 255
     816:	86 13       	cpse	r24, r22
     818:	fb cf       	rjmp	.-10     	; 0x810 <TWI_Start_Transceiver_With_Data+0x28>
     81a:	10 92 e1 02 	sts	0x02E1, r1
     81e:	88 ef       	ldi	r24, 0xF8	; 248
     820:	80 93 07 02 	sts	0x0207, r24
     824:	85 ea       	ldi	r24, 0xA5	; 165
     826:	80 93 bc 00 	sts	0x00BC, r24
     82a:	08 95       	ret

0000082c <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
//#pragma vector=TWI_vect  Removes to comply with interrupts
ISR(TWI_vect)
{
     82c:	1f 92       	push	r1
     82e:	0f 92       	push	r0
     830:	0f b6       	in	r0, 0x3f	; 63
     832:	0f 92       	push	r0
     834:	11 24       	eor	r1, r1
     836:	0b b6       	in	r0, 0x3b	; 59
     838:	0f 92       	push	r0
     83a:	2f 93       	push	r18
     83c:	3f 93       	push	r19
     83e:	8f 93       	push	r24
     840:	9f 93       	push	r25
     842:	af 93       	push	r26
     844:	bf 93       	push	r27
     846:	ef 93       	push	r30
     848:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     84a:	80 91 b9 00 	lds	r24, 0x00B9
     84e:	90 e0       	ldi	r25, 0x00	; 0
     850:	fc 01       	movw	r30, r24
     852:	38 97       	sbiw	r30, 0x08	; 8
     854:	e1 35       	cpi	r30, 0x51	; 81
     856:	f1 05       	cpc	r31, r1
     858:	08 f0       	brcs	.+2      	; 0x85c <__vector_39+0x30>
     85a:	55 c0       	rjmp	.+170    	; 0x906 <__vector_39+0xda>
     85c:	ee 58       	subi	r30, 0x8E	; 142
     85e:	ff 4f       	sbci	r31, 0xFF	; 255
     860:	93 c2       	rjmp	.+1318   	; 0xd88 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     862:	10 92 e0 02 	sts	0x02E0, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     866:	e0 91 e0 02 	lds	r30, 0x02E0
     86a:	80 91 e2 02 	lds	r24, 0x02E2
     86e:	e8 17       	cp	r30, r24
     870:	70 f4       	brcc	.+28     	; 0x88e <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     872:	81 e0       	ldi	r24, 0x01	; 1
     874:	8e 0f       	add	r24, r30
     876:	80 93 e0 02 	sts	0x02E0, r24
     87a:	f0 e0       	ldi	r31, 0x00	; 0
     87c:	ed 51       	subi	r30, 0x1D	; 29
     87e:	fd 4f       	sbci	r31, 0xFD	; 253
     880:	80 81       	ld	r24, Z
     882:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     886:	85 e8       	ldi	r24, 0x85	; 133
     888:	80 93 bc 00 	sts	0x00BC, r24
     88c:	43 c0       	rjmp	.+134    	; 0x914 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     88e:	80 91 e1 02 	lds	r24, 0x02E1
     892:	81 60       	ori	r24, 0x01	; 1
     894:	80 93 e1 02 	sts	0x02E1, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     898:	84 e9       	ldi	r24, 0x94	; 148
     89a:	80 93 bc 00 	sts	0x00BC, r24
     89e:	3a c0       	rjmp	.+116    	; 0x914 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     8a0:	e0 91 e0 02 	lds	r30, 0x02E0
     8a4:	81 e0       	ldi	r24, 0x01	; 1
     8a6:	8e 0f       	add	r24, r30
     8a8:	80 93 e0 02 	sts	0x02E0, r24
     8ac:	80 91 bb 00 	lds	r24, 0x00BB
     8b0:	f0 e0       	ldi	r31, 0x00	; 0
     8b2:	ed 51       	subi	r30, 0x1D	; 29
     8b4:	fd 4f       	sbci	r31, 0xFD	; 253
     8b6:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     8b8:	20 91 e0 02 	lds	r18, 0x02E0
     8bc:	30 e0       	ldi	r19, 0x00	; 0
     8be:	80 91 e2 02 	lds	r24, 0x02E2
     8c2:	90 e0       	ldi	r25, 0x00	; 0
     8c4:	01 97       	sbiw	r24, 0x01	; 1
     8c6:	28 17       	cp	r18, r24
     8c8:	39 07       	cpc	r19, r25
     8ca:	24 f4       	brge	.+8      	; 0x8d4 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8cc:	85 ec       	ldi	r24, 0xC5	; 197
     8ce:	80 93 bc 00 	sts	0x00BC, r24
     8d2:	20 c0       	rjmp	.+64     	; 0x914 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8d4:	85 e8       	ldi	r24, 0x85	; 133
     8d6:	80 93 bc 00 	sts	0x00BC, r24
     8da:	1c c0       	rjmp	.+56     	; 0x914 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     8dc:	80 91 bb 00 	lds	r24, 0x00BB
     8e0:	e0 91 e0 02 	lds	r30, 0x02E0
     8e4:	f0 e0       	ldi	r31, 0x00	; 0
     8e6:	ed 51       	subi	r30, 0x1D	; 29
     8e8:	fd 4f       	sbci	r31, 0xFD	; 253
     8ea:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     8ec:	80 91 e1 02 	lds	r24, 0x02E1
     8f0:	81 60       	ori	r24, 0x01	; 1
     8f2:	80 93 e1 02 	sts	0x02E1, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8f6:	84 e9       	ldi	r24, 0x94	; 148
     8f8:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     8fc:	0b c0       	rjmp	.+22     	; 0x914 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8fe:	85 ea       	ldi	r24, 0xA5	; 165
     900:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     904:	07 c0       	rjmp	.+14     	; 0x914 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     906:	80 91 b9 00 	lds	r24, 0x00B9
     90a:	80 93 07 02 	sts	0x0207, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     90e:	84 e0       	ldi	r24, 0x04	; 4
     910:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     914:	ff 91       	pop	r31
     916:	ef 91       	pop	r30
     918:	bf 91       	pop	r27
     91a:	af 91       	pop	r26
     91c:	9f 91       	pop	r25
     91e:	8f 91       	pop	r24
     920:	3f 91       	pop	r19
     922:	2f 91       	pop	r18
     924:	0f 90       	pop	r0
     926:	0b be       	out	0x3b, r0	; 59
     928:	0f 90       	pop	r0
     92a:	0f be       	out	0x3f, r0	; 63
     92c:	0f 90       	pop	r0
     92e:	1f 90       	pop	r1
     930:	18 95       	reti

00000932 <UART_recieve>:
     932:	e0 ec       	ldi	r30, 0xC0	; 192
     934:	f0 e0       	ldi	r31, 0x00	; 0
     936:	80 81       	ld	r24, Z
     938:	88 23       	and	r24, r24
     93a:	ec f7       	brge	.-6      	; 0x936 <UART_recieve+0x4>
     93c:	80 91 c6 00 	lds	r24, 0x00C6
     940:	08 95       	ret

00000942 <UART_transmit>:
     942:	e0 ec       	ldi	r30, 0xC0	; 192
     944:	f0 e0       	ldi	r31, 0x00	; 0
     946:	90 81       	ld	r25, Z
     948:	95 ff       	sbrs	r25, 5
     94a:	fd cf       	rjmp	.-6      	; 0x946 <UART_transmit+0x4>
     94c:	80 93 c6 00 	sts	0x00C6, r24
     950:	08 95       	ret

00000952 <UART_init>:
     952:	90 93 c5 00 	sts	0x00C5, r25
     956:	80 93 c4 00 	sts	0x00C4, r24
     95a:	e1 ec       	ldi	r30, 0xC1	; 193
     95c:	f0 e0       	ldi	r31, 0x00	; 0
     95e:	80 81       	ld	r24, Z
     960:	88 61       	ori	r24, 0x18	; 24
     962:	80 83       	st	Z, r24
     964:	e2 ec       	ldi	r30, 0xC2	; 194
     966:	f0 e0       	ldi	r31, 0x00	; 0
     968:	80 81       	ld	r24, Z
     96a:	86 60       	ori	r24, 0x06	; 6
     96c:	80 83       	st	Z, r24
     96e:	08 95       	ret

00000970 <UART_parsePrint>:
     970:	69 e9       	ldi	r22, 0x99	; 153
     972:	74 e0       	ldi	r23, 0x04	; 4
     974:	81 ea       	ldi	r24, 0xA1	; 161
     976:	94 e0       	ldi	r25, 0x04	; 4
     978:	13 c2       	rjmp	.+1062   	; 0xda0 <fdevopen>
     97a:	08 95       	ret

0000097c <utilities_joyToServo>:

#include "servo.h"

uint16_t utilities_joyToServo(uint8_t joyVal) {
	//switch to math without integers
	double newVal = (double)joyVal;
     97c:	68 2f       	mov	r22, r24
     97e:	70 e0       	ldi	r23, 0x00	; 0
     980:	80 e0       	ldi	r24, 0x00	; 0
     982:	90 e0       	ldi	r25, 0x00	; 0
     984:	10 d1       	rcall	.+544    	; 0xba6 <__floatunsisf>
	
	//Go from 0-255 -> 0-1
	newVal /= 255;
     986:	20 e0       	ldi	r18, 0x00	; 0
     988:	30 e0       	ldi	r19, 0x00	; 0
     98a:	4f e7       	ldi	r20, 0x7F	; 127
     98c:	53 e4       	ldi	r21, 0x43	; 67
     98e:	72 d0       	rcall	.+228    	; 0xa74 <__divsf3>
	
	//Go from 0-1 -> 0-(HIGH_VAL-LOW_VAL)
	newVal *= (HIGH_VAL-LOW_VAL);
     990:	20 e0       	ldi	r18, 0x00	; 0
     992:	30 e8       	ldi	r19, 0x80	; 128
     994:	4d ee       	ldi	r20, 0xED	; 237
     996:	54 e4       	ldi	r21, 0x44	; 68
     998:	94 d1       	rcall	.+808    	; 0xcc2 <__mulsf3>
	
	//Go from 0-(HIGH_VAL-LOW_VAL) -> LOW_VAL-HIGH_VAL
	newVal += LOW_VAL;
     99a:	20 e0       	ldi	r18, 0x00	; 0
     99c:	30 e0       	ldi	r19, 0x00	; 0
     99e:	4a ef       	ldi	r20, 0xFA	; 250
     9a0:	54 e4       	ldi	r21, 0x44	; 68
     9a2:	04 d0       	rcall	.+8      	; 0x9ac <__addsf3>
	
	return (uint16_t)newVal;
     9a4:	d4 d0       	rcall	.+424    	; 0xb4e <__fixunssfsi>
}
     9a6:	cb 01       	movw	r24, r22
     9a8:	08 95       	ret

000009aa <__subsf3>:
     9aa:	50 58       	subi	r21, 0x80	; 128

000009ac <__addsf3>:
     9ac:	bb 27       	eor	r27, r27
     9ae:	aa 27       	eor	r26, r26
     9b0:	0e d0       	rcall	.+28     	; 0x9ce <__addsf3x>
     9b2:	4d c1       	rjmp	.+666    	; 0xc4e <__fp_round>
     9b4:	3e d1       	rcall	.+636    	; 0xc32 <__fp_pscA>
     9b6:	30 f0       	brcs	.+12     	; 0x9c4 <__addsf3+0x18>
     9b8:	43 d1       	rcall	.+646    	; 0xc40 <__fp_pscB>
     9ba:	20 f0       	brcs	.+8      	; 0x9c4 <__addsf3+0x18>
     9bc:	31 f4       	brne	.+12     	; 0x9ca <__addsf3+0x1e>
     9be:	9f 3f       	cpi	r25, 0xFF	; 255
     9c0:	11 f4       	brne	.+4      	; 0x9c6 <__addsf3+0x1a>
     9c2:	1e f4       	brtc	.+6      	; 0x9ca <__addsf3+0x1e>
     9c4:	33 c1       	rjmp	.+614    	; 0xc2c <__fp_nan>
     9c6:	0e f4       	brtc	.+2      	; 0x9ca <__addsf3+0x1e>
     9c8:	e0 95       	com	r30
     9ca:	e7 fb       	bst	r30, 7
     9cc:	29 c1       	rjmp	.+594    	; 0xc20 <__fp_inf>

000009ce <__addsf3x>:
     9ce:	e9 2f       	mov	r30, r25
     9d0:	4f d1       	rcall	.+670    	; 0xc70 <__fp_split3>
     9d2:	80 f3       	brcs	.-32     	; 0x9b4 <__addsf3+0x8>
     9d4:	ba 17       	cp	r27, r26
     9d6:	62 07       	cpc	r22, r18
     9d8:	73 07       	cpc	r23, r19
     9da:	84 07       	cpc	r24, r20
     9dc:	95 07       	cpc	r25, r21
     9de:	18 f0       	brcs	.+6      	; 0x9e6 <__addsf3x+0x18>
     9e0:	71 f4       	brne	.+28     	; 0x9fe <__addsf3x+0x30>
     9e2:	9e f5       	brtc	.+102    	; 0xa4a <__addsf3x+0x7c>
     9e4:	67 c1       	rjmp	.+718    	; 0xcb4 <__fp_zero>
     9e6:	0e f4       	brtc	.+2      	; 0x9ea <__addsf3x+0x1c>
     9e8:	e0 95       	com	r30
     9ea:	0b 2e       	mov	r0, r27
     9ec:	ba 2f       	mov	r27, r26
     9ee:	a0 2d       	mov	r26, r0
     9f0:	0b 01       	movw	r0, r22
     9f2:	b9 01       	movw	r22, r18
     9f4:	90 01       	movw	r18, r0
     9f6:	0c 01       	movw	r0, r24
     9f8:	ca 01       	movw	r24, r20
     9fa:	a0 01       	movw	r20, r0
     9fc:	11 24       	eor	r1, r1
     9fe:	ff 27       	eor	r31, r31
     a00:	59 1b       	sub	r21, r25
     a02:	99 f0       	breq	.+38     	; 0xa2a <__addsf3x+0x5c>
     a04:	59 3f       	cpi	r21, 0xF9	; 249
     a06:	50 f4       	brcc	.+20     	; 0xa1c <__addsf3x+0x4e>
     a08:	50 3e       	cpi	r21, 0xE0	; 224
     a0a:	68 f1       	brcs	.+90     	; 0xa66 <__addsf3x+0x98>
     a0c:	1a 16       	cp	r1, r26
     a0e:	f0 40       	sbci	r31, 0x00	; 0
     a10:	a2 2f       	mov	r26, r18
     a12:	23 2f       	mov	r18, r19
     a14:	34 2f       	mov	r19, r20
     a16:	44 27       	eor	r20, r20
     a18:	58 5f       	subi	r21, 0xF8	; 248
     a1a:	f3 cf       	rjmp	.-26     	; 0xa02 <__addsf3x+0x34>
     a1c:	46 95       	lsr	r20
     a1e:	37 95       	ror	r19
     a20:	27 95       	ror	r18
     a22:	a7 95       	ror	r26
     a24:	f0 40       	sbci	r31, 0x00	; 0
     a26:	53 95       	inc	r21
     a28:	c9 f7       	brne	.-14     	; 0xa1c <__addsf3x+0x4e>
     a2a:	7e f4       	brtc	.+30     	; 0xa4a <__addsf3x+0x7c>
     a2c:	1f 16       	cp	r1, r31
     a2e:	ba 0b       	sbc	r27, r26
     a30:	62 0b       	sbc	r22, r18
     a32:	73 0b       	sbc	r23, r19
     a34:	84 0b       	sbc	r24, r20
     a36:	ba f0       	brmi	.+46     	; 0xa66 <__addsf3x+0x98>
     a38:	91 50       	subi	r25, 0x01	; 1
     a3a:	a1 f0       	breq	.+40     	; 0xa64 <__addsf3x+0x96>
     a3c:	ff 0f       	add	r31, r31
     a3e:	bb 1f       	adc	r27, r27
     a40:	66 1f       	adc	r22, r22
     a42:	77 1f       	adc	r23, r23
     a44:	88 1f       	adc	r24, r24
     a46:	c2 f7       	brpl	.-16     	; 0xa38 <__addsf3x+0x6a>
     a48:	0e c0       	rjmp	.+28     	; 0xa66 <__addsf3x+0x98>
     a4a:	ba 0f       	add	r27, r26
     a4c:	62 1f       	adc	r22, r18
     a4e:	73 1f       	adc	r23, r19
     a50:	84 1f       	adc	r24, r20
     a52:	48 f4       	brcc	.+18     	; 0xa66 <__addsf3x+0x98>
     a54:	87 95       	ror	r24
     a56:	77 95       	ror	r23
     a58:	67 95       	ror	r22
     a5a:	b7 95       	ror	r27
     a5c:	f7 95       	ror	r31
     a5e:	9e 3f       	cpi	r25, 0xFE	; 254
     a60:	08 f0       	brcs	.+2      	; 0xa64 <__addsf3x+0x96>
     a62:	b3 cf       	rjmp	.-154    	; 0x9ca <__addsf3+0x1e>
     a64:	93 95       	inc	r25
     a66:	88 0f       	add	r24, r24
     a68:	08 f0       	brcs	.+2      	; 0xa6c <__addsf3x+0x9e>
     a6a:	99 27       	eor	r25, r25
     a6c:	ee 0f       	add	r30, r30
     a6e:	97 95       	ror	r25
     a70:	87 95       	ror	r24
     a72:	08 95       	ret

00000a74 <__divsf3>:
     a74:	0c d0       	rcall	.+24     	; 0xa8e <__divsf3x>
     a76:	eb c0       	rjmp	.+470    	; 0xc4e <__fp_round>
     a78:	e3 d0       	rcall	.+454    	; 0xc40 <__fp_pscB>
     a7a:	40 f0       	brcs	.+16     	; 0xa8c <__divsf3+0x18>
     a7c:	da d0       	rcall	.+436    	; 0xc32 <__fp_pscA>
     a7e:	30 f0       	brcs	.+12     	; 0xa8c <__divsf3+0x18>
     a80:	21 f4       	brne	.+8      	; 0xa8a <__divsf3+0x16>
     a82:	5f 3f       	cpi	r21, 0xFF	; 255
     a84:	19 f0       	breq	.+6      	; 0xa8c <__divsf3+0x18>
     a86:	cc c0       	rjmp	.+408    	; 0xc20 <__fp_inf>
     a88:	51 11       	cpse	r21, r1
     a8a:	15 c1       	rjmp	.+554    	; 0xcb6 <__fp_szero>
     a8c:	cf c0       	rjmp	.+414    	; 0xc2c <__fp_nan>

00000a8e <__divsf3x>:
     a8e:	f0 d0       	rcall	.+480    	; 0xc70 <__fp_split3>
     a90:	98 f3       	brcs	.-26     	; 0xa78 <__divsf3+0x4>

00000a92 <__divsf3_pse>:
     a92:	99 23       	and	r25, r25
     a94:	c9 f3       	breq	.-14     	; 0xa88 <__divsf3+0x14>
     a96:	55 23       	and	r21, r21
     a98:	b1 f3       	breq	.-20     	; 0xa86 <__divsf3+0x12>
     a9a:	95 1b       	sub	r25, r21
     a9c:	55 0b       	sbc	r21, r21
     a9e:	bb 27       	eor	r27, r27
     aa0:	aa 27       	eor	r26, r26
     aa2:	62 17       	cp	r22, r18
     aa4:	73 07       	cpc	r23, r19
     aa6:	84 07       	cpc	r24, r20
     aa8:	38 f0       	brcs	.+14     	; 0xab8 <__divsf3_pse+0x26>
     aaa:	9f 5f       	subi	r25, 0xFF	; 255
     aac:	5f 4f       	sbci	r21, 0xFF	; 255
     aae:	22 0f       	add	r18, r18
     ab0:	33 1f       	adc	r19, r19
     ab2:	44 1f       	adc	r20, r20
     ab4:	aa 1f       	adc	r26, r26
     ab6:	a9 f3       	breq	.-22     	; 0xaa2 <__divsf3_pse+0x10>
     ab8:	33 d0       	rcall	.+102    	; 0xb20 <__divsf3_pse+0x8e>
     aba:	0e 2e       	mov	r0, r30
     abc:	3a f0       	brmi	.+14     	; 0xacc <__divsf3_pse+0x3a>
     abe:	e0 e8       	ldi	r30, 0x80	; 128
     ac0:	30 d0       	rcall	.+96     	; 0xb22 <__divsf3_pse+0x90>
     ac2:	91 50       	subi	r25, 0x01	; 1
     ac4:	50 40       	sbci	r21, 0x00	; 0
     ac6:	e6 95       	lsr	r30
     ac8:	00 1c       	adc	r0, r0
     aca:	ca f7       	brpl	.-14     	; 0xabe <__divsf3_pse+0x2c>
     acc:	29 d0       	rcall	.+82     	; 0xb20 <__divsf3_pse+0x8e>
     ace:	fe 2f       	mov	r31, r30
     ad0:	27 d0       	rcall	.+78     	; 0xb20 <__divsf3_pse+0x8e>
     ad2:	66 0f       	add	r22, r22
     ad4:	77 1f       	adc	r23, r23
     ad6:	88 1f       	adc	r24, r24
     ad8:	bb 1f       	adc	r27, r27
     ada:	26 17       	cp	r18, r22
     adc:	37 07       	cpc	r19, r23
     ade:	48 07       	cpc	r20, r24
     ae0:	ab 07       	cpc	r26, r27
     ae2:	b0 e8       	ldi	r27, 0x80	; 128
     ae4:	09 f0       	breq	.+2      	; 0xae8 <__divsf3_pse+0x56>
     ae6:	bb 0b       	sbc	r27, r27
     ae8:	80 2d       	mov	r24, r0
     aea:	bf 01       	movw	r22, r30
     aec:	ff 27       	eor	r31, r31
     aee:	93 58       	subi	r25, 0x83	; 131
     af0:	5f 4f       	sbci	r21, 0xFF	; 255
     af2:	2a f0       	brmi	.+10     	; 0xafe <__divsf3_pse+0x6c>
     af4:	9e 3f       	cpi	r25, 0xFE	; 254
     af6:	51 05       	cpc	r21, r1
     af8:	68 f0       	brcs	.+26     	; 0xb14 <__divsf3_pse+0x82>
     afa:	92 c0       	rjmp	.+292    	; 0xc20 <__fp_inf>
     afc:	dc c0       	rjmp	.+440    	; 0xcb6 <__fp_szero>
     afe:	5f 3f       	cpi	r21, 0xFF	; 255
     b00:	ec f3       	brlt	.-6      	; 0xafc <__divsf3_pse+0x6a>
     b02:	98 3e       	cpi	r25, 0xE8	; 232
     b04:	dc f3       	brlt	.-10     	; 0xafc <__divsf3_pse+0x6a>
     b06:	86 95       	lsr	r24
     b08:	77 95       	ror	r23
     b0a:	67 95       	ror	r22
     b0c:	b7 95       	ror	r27
     b0e:	f7 95       	ror	r31
     b10:	9f 5f       	subi	r25, 0xFF	; 255
     b12:	c9 f7       	brne	.-14     	; 0xb06 <__divsf3_pse+0x74>
     b14:	88 0f       	add	r24, r24
     b16:	91 1d       	adc	r25, r1
     b18:	96 95       	lsr	r25
     b1a:	87 95       	ror	r24
     b1c:	97 f9       	bld	r25, 7
     b1e:	08 95       	ret
     b20:	e1 e0       	ldi	r30, 0x01	; 1
     b22:	66 0f       	add	r22, r22
     b24:	77 1f       	adc	r23, r23
     b26:	88 1f       	adc	r24, r24
     b28:	bb 1f       	adc	r27, r27
     b2a:	62 17       	cp	r22, r18
     b2c:	73 07       	cpc	r23, r19
     b2e:	84 07       	cpc	r24, r20
     b30:	ba 07       	cpc	r27, r26
     b32:	20 f0       	brcs	.+8      	; 0xb3c <__divsf3_pse+0xaa>
     b34:	62 1b       	sub	r22, r18
     b36:	73 0b       	sbc	r23, r19
     b38:	84 0b       	sbc	r24, r20
     b3a:	ba 0b       	sbc	r27, r26
     b3c:	ee 1f       	adc	r30, r30
     b3e:	88 f7       	brcc	.-30     	; 0xb22 <__divsf3_pse+0x90>
     b40:	e0 95       	com	r30
     b42:	08 95       	ret

00000b44 <__fixsfsi>:
     b44:	04 d0       	rcall	.+8      	; 0xb4e <__fixunssfsi>
     b46:	68 94       	set
     b48:	b1 11       	cpse	r27, r1
     b4a:	b5 c0       	rjmp	.+362    	; 0xcb6 <__fp_szero>
     b4c:	08 95       	ret

00000b4e <__fixunssfsi>:
     b4e:	98 d0       	rcall	.+304    	; 0xc80 <__fp_splitA>
     b50:	88 f0       	brcs	.+34     	; 0xb74 <__fixunssfsi+0x26>
     b52:	9f 57       	subi	r25, 0x7F	; 127
     b54:	90 f0       	brcs	.+36     	; 0xb7a <__fixunssfsi+0x2c>
     b56:	b9 2f       	mov	r27, r25
     b58:	99 27       	eor	r25, r25
     b5a:	b7 51       	subi	r27, 0x17	; 23
     b5c:	a0 f0       	brcs	.+40     	; 0xb86 <__fixunssfsi+0x38>
     b5e:	d1 f0       	breq	.+52     	; 0xb94 <__fixunssfsi+0x46>
     b60:	66 0f       	add	r22, r22
     b62:	77 1f       	adc	r23, r23
     b64:	88 1f       	adc	r24, r24
     b66:	99 1f       	adc	r25, r25
     b68:	1a f0       	brmi	.+6      	; 0xb70 <__fixunssfsi+0x22>
     b6a:	ba 95       	dec	r27
     b6c:	c9 f7       	brne	.-14     	; 0xb60 <__fixunssfsi+0x12>
     b6e:	12 c0       	rjmp	.+36     	; 0xb94 <__fixunssfsi+0x46>
     b70:	b1 30       	cpi	r27, 0x01	; 1
     b72:	81 f0       	breq	.+32     	; 0xb94 <__fixunssfsi+0x46>
     b74:	9f d0       	rcall	.+318    	; 0xcb4 <__fp_zero>
     b76:	b1 e0       	ldi	r27, 0x01	; 1
     b78:	08 95       	ret
     b7a:	9c c0       	rjmp	.+312    	; 0xcb4 <__fp_zero>
     b7c:	67 2f       	mov	r22, r23
     b7e:	78 2f       	mov	r23, r24
     b80:	88 27       	eor	r24, r24
     b82:	b8 5f       	subi	r27, 0xF8	; 248
     b84:	39 f0       	breq	.+14     	; 0xb94 <__fixunssfsi+0x46>
     b86:	b9 3f       	cpi	r27, 0xF9	; 249
     b88:	cc f3       	brlt	.-14     	; 0xb7c <__fixunssfsi+0x2e>
     b8a:	86 95       	lsr	r24
     b8c:	77 95       	ror	r23
     b8e:	67 95       	ror	r22
     b90:	b3 95       	inc	r27
     b92:	d9 f7       	brne	.-10     	; 0xb8a <__fixunssfsi+0x3c>
     b94:	3e f4       	brtc	.+14     	; 0xba4 <__fixunssfsi+0x56>
     b96:	90 95       	com	r25
     b98:	80 95       	com	r24
     b9a:	70 95       	com	r23
     b9c:	61 95       	neg	r22
     b9e:	7f 4f       	sbci	r23, 0xFF	; 255
     ba0:	8f 4f       	sbci	r24, 0xFF	; 255
     ba2:	9f 4f       	sbci	r25, 0xFF	; 255
     ba4:	08 95       	ret

00000ba6 <__floatunsisf>:
     ba6:	e8 94       	clt
     ba8:	09 c0       	rjmp	.+18     	; 0xbbc <__floatsisf+0x12>

00000baa <__floatsisf>:
     baa:	97 fb       	bst	r25, 7
     bac:	3e f4       	brtc	.+14     	; 0xbbc <__floatsisf+0x12>
     bae:	90 95       	com	r25
     bb0:	80 95       	com	r24
     bb2:	70 95       	com	r23
     bb4:	61 95       	neg	r22
     bb6:	7f 4f       	sbci	r23, 0xFF	; 255
     bb8:	8f 4f       	sbci	r24, 0xFF	; 255
     bba:	9f 4f       	sbci	r25, 0xFF	; 255
     bbc:	99 23       	and	r25, r25
     bbe:	a9 f0       	breq	.+42     	; 0xbea <__floatsisf+0x40>
     bc0:	f9 2f       	mov	r31, r25
     bc2:	96 e9       	ldi	r25, 0x96	; 150
     bc4:	bb 27       	eor	r27, r27
     bc6:	93 95       	inc	r25
     bc8:	f6 95       	lsr	r31
     bca:	87 95       	ror	r24
     bcc:	77 95       	ror	r23
     bce:	67 95       	ror	r22
     bd0:	b7 95       	ror	r27
     bd2:	f1 11       	cpse	r31, r1
     bd4:	f8 cf       	rjmp	.-16     	; 0xbc6 <__floatsisf+0x1c>
     bd6:	fa f4       	brpl	.+62     	; 0xc16 <__floatsisf+0x6c>
     bd8:	bb 0f       	add	r27, r27
     bda:	11 f4       	brne	.+4      	; 0xbe0 <__floatsisf+0x36>
     bdc:	60 ff       	sbrs	r22, 0
     bde:	1b c0       	rjmp	.+54     	; 0xc16 <__floatsisf+0x6c>
     be0:	6f 5f       	subi	r22, 0xFF	; 255
     be2:	7f 4f       	sbci	r23, 0xFF	; 255
     be4:	8f 4f       	sbci	r24, 0xFF	; 255
     be6:	9f 4f       	sbci	r25, 0xFF	; 255
     be8:	16 c0       	rjmp	.+44     	; 0xc16 <__floatsisf+0x6c>
     bea:	88 23       	and	r24, r24
     bec:	11 f0       	breq	.+4      	; 0xbf2 <__floatsisf+0x48>
     bee:	96 e9       	ldi	r25, 0x96	; 150
     bf0:	11 c0       	rjmp	.+34     	; 0xc14 <__floatsisf+0x6a>
     bf2:	77 23       	and	r23, r23
     bf4:	21 f0       	breq	.+8      	; 0xbfe <__floatsisf+0x54>
     bf6:	9e e8       	ldi	r25, 0x8E	; 142
     bf8:	87 2f       	mov	r24, r23
     bfa:	76 2f       	mov	r23, r22
     bfc:	05 c0       	rjmp	.+10     	; 0xc08 <__floatsisf+0x5e>
     bfe:	66 23       	and	r22, r22
     c00:	71 f0       	breq	.+28     	; 0xc1e <__floatsisf+0x74>
     c02:	96 e8       	ldi	r25, 0x86	; 134
     c04:	86 2f       	mov	r24, r22
     c06:	70 e0       	ldi	r23, 0x00	; 0
     c08:	60 e0       	ldi	r22, 0x00	; 0
     c0a:	2a f0       	brmi	.+10     	; 0xc16 <__floatsisf+0x6c>
     c0c:	9a 95       	dec	r25
     c0e:	66 0f       	add	r22, r22
     c10:	77 1f       	adc	r23, r23
     c12:	88 1f       	adc	r24, r24
     c14:	da f7       	brpl	.-10     	; 0xc0c <__floatsisf+0x62>
     c16:	88 0f       	add	r24, r24
     c18:	96 95       	lsr	r25
     c1a:	87 95       	ror	r24
     c1c:	97 f9       	bld	r25, 7
     c1e:	08 95       	ret

00000c20 <__fp_inf>:
     c20:	97 f9       	bld	r25, 7
     c22:	9f 67       	ori	r25, 0x7F	; 127
     c24:	80 e8       	ldi	r24, 0x80	; 128
     c26:	70 e0       	ldi	r23, 0x00	; 0
     c28:	60 e0       	ldi	r22, 0x00	; 0
     c2a:	08 95       	ret

00000c2c <__fp_nan>:
     c2c:	9f ef       	ldi	r25, 0xFF	; 255
     c2e:	80 ec       	ldi	r24, 0xC0	; 192
     c30:	08 95       	ret

00000c32 <__fp_pscA>:
     c32:	00 24       	eor	r0, r0
     c34:	0a 94       	dec	r0
     c36:	16 16       	cp	r1, r22
     c38:	17 06       	cpc	r1, r23
     c3a:	18 06       	cpc	r1, r24
     c3c:	09 06       	cpc	r0, r25
     c3e:	08 95       	ret

00000c40 <__fp_pscB>:
     c40:	00 24       	eor	r0, r0
     c42:	0a 94       	dec	r0
     c44:	12 16       	cp	r1, r18
     c46:	13 06       	cpc	r1, r19
     c48:	14 06       	cpc	r1, r20
     c4a:	05 06       	cpc	r0, r21
     c4c:	08 95       	ret

00000c4e <__fp_round>:
     c4e:	09 2e       	mov	r0, r25
     c50:	03 94       	inc	r0
     c52:	00 0c       	add	r0, r0
     c54:	11 f4       	brne	.+4      	; 0xc5a <__fp_round+0xc>
     c56:	88 23       	and	r24, r24
     c58:	52 f0       	brmi	.+20     	; 0xc6e <__fp_round+0x20>
     c5a:	bb 0f       	add	r27, r27
     c5c:	40 f4       	brcc	.+16     	; 0xc6e <__fp_round+0x20>
     c5e:	bf 2b       	or	r27, r31
     c60:	11 f4       	brne	.+4      	; 0xc66 <__fp_round+0x18>
     c62:	60 ff       	sbrs	r22, 0
     c64:	04 c0       	rjmp	.+8      	; 0xc6e <__fp_round+0x20>
     c66:	6f 5f       	subi	r22, 0xFF	; 255
     c68:	7f 4f       	sbci	r23, 0xFF	; 255
     c6a:	8f 4f       	sbci	r24, 0xFF	; 255
     c6c:	9f 4f       	sbci	r25, 0xFF	; 255
     c6e:	08 95       	ret

00000c70 <__fp_split3>:
     c70:	57 fd       	sbrc	r21, 7
     c72:	90 58       	subi	r25, 0x80	; 128
     c74:	44 0f       	add	r20, r20
     c76:	55 1f       	adc	r21, r21
     c78:	59 f0       	breq	.+22     	; 0xc90 <__fp_splitA+0x10>
     c7a:	5f 3f       	cpi	r21, 0xFF	; 255
     c7c:	71 f0       	breq	.+28     	; 0xc9a <__fp_splitA+0x1a>
     c7e:	47 95       	ror	r20

00000c80 <__fp_splitA>:
     c80:	88 0f       	add	r24, r24
     c82:	97 fb       	bst	r25, 7
     c84:	99 1f       	adc	r25, r25
     c86:	61 f0       	breq	.+24     	; 0xca0 <__fp_splitA+0x20>
     c88:	9f 3f       	cpi	r25, 0xFF	; 255
     c8a:	79 f0       	breq	.+30     	; 0xcaa <__fp_splitA+0x2a>
     c8c:	87 95       	ror	r24
     c8e:	08 95       	ret
     c90:	12 16       	cp	r1, r18
     c92:	13 06       	cpc	r1, r19
     c94:	14 06       	cpc	r1, r20
     c96:	55 1f       	adc	r21, r21
     c98:	f2 cf       	rjmp	.-28     	; 0xc7e <__fp_split3+0xe>
     c9a:	46 95       	lsr	r20
     c9c:	f1 df       	rcall	.-30     	; 0xc80 <__fp_splitA>
     c9e:	08 c0       	rjmp	.+16     	; 0xcb0 <__fp_splitA+0x30>
     ca0:	16 16       	cp	r1, r22
     ca2:	17 06       	cpc	r1, r23
     ca4:	18 06       	cpc	r1, r24
     ca6:	99 1f       	adc	r25, r25
     ca8:	f1 cf       	rjmp	.-30     	; 0xc8c <__fp_splitA+0xc>
     caa:	86 95       	lsr	r24
     cac:	71 05       	cpc	r23, r1
     cae:	61 05       	cpc	r22, r1
     cb0:	08 94       	sec
     cb2:	08 95       	ret

00000cb4 <__fp_zero>:
     cb4:	e8 94       	clt

00000cb6 <__fp_szero>:
     cb6:	bb 27       	eor	r27, r27
     cb8:	66 27       	eor	r22, r22
     cba:	77 27       	eor	r23, r23
     cbc:	cb 01       	movw	r24, r22
     cbe:	97 f9       	bld	r25, 7
     cc0:	08 95       	ret

00000cc2 <__mulsf3>:
     cc2:	0b d0       	rcall	.+22     	; 0xcda <__mulsf3x>
     cc4:	c4 cf       	rjmp	.-120    	; 0xc4e <__fp_round>
     cc6:	b5 df       	rcall	.-150    	; 0xc32 <__fp_pscA>
     cc8:	28 f0       	brcs	.+10     	; 0xcd4 <__mulsf3+0x12>
     cca:	ba df       	rcall	.-140    	; 0xc40 <__fp_pscB>
     ccc:	18 f0       	brcs	.+6      	; 0xcd4 <__mulsf3+0x12>
     cce:	95 23       	and	r25, r21
     cd0:	09 f0       	breq	.+2      	; 0xcd4 <__mulsf3+0x12>
     cd2:	a6 cf       	rjmp	.-180    	; 0xc20 <__fp_inf>
     cd4:	ab cf       	rjmp	.-170    	; 0xc2c <__fp_nan>
     cd6:	11 24       	eor	r1, r1
     cd8:	ee cf       	rjmp	.-36     	; 0xcb6 <__fp_szero>

00000cda <__mulsf3x>:
     cda:	ca df       	rcall	.-108    	; 0xc70 <__fp_split3>
     cdc:	a0 f3       	brcs	.-24     	; 0xcc6 <__mulsf3+0x4>

00000cde <__mulsf3_pse>:
     cde:	95 9f       	mul	r25, r21
     ce0:	d1 f3       	breq	.-12     	; 0xcd6 <__mulsf3+0x14>
     ce2:	95 0f       	add	r25, r21
     ce4:	50 e0       	ldi	r21, 0x00	; 0
     ce6:	55 1f       	adc	r21, r21
     ce8:	62 9f       	mul	r22, r18
     cea:	f0 01       	movw	r30, r0
     cec:	72 9f       	mul	r23, r18
     cee:	bb 27       	eor	r27, r27
     cf0:	f0 0d       	add	r31, r0
     cf2:	b1 1d       	adc	r27, r1
     cf4:	63 9f       	mul	r22, r19
     cf6:	aa 27       	eor	r26, r26
     cf8:	f0 0d       	add	r31, r0
     cfa:	b1 1d       	adc	r27, r1
     cfc:	aa 1f       	adc	r26, r26
     cfe:	64 9f       	mul	r22, r20
     d00:	66 27       	eor	r22, r22
     d02:	b0 0d       	add	r27, r0
     d04:	a1 1d       	adc	r26, r1
     d06:	66 1f       	adc	r22, r22
     d08:	82 9f       	mul	r24, r18
     d0a:	22 27       	eor	r18, r18
     d0c:	b0 0d       	add	r27, r0
     d0e:	a1 1d       	adc	r26, r1
     d10:	62 1f       	adc	r22, r18
     d12:	73 9f       	mul	r23, r19
     d14:	b0 0d       	add	r27, r0
     d16:	a1 1d       	adc	r26, r1
     d18:	62 1f       	adc	r22, r18
     d1a:	83 9f       	mul	r24, r19
     d1c:	a0 0d       	add	r26, r0
     d1e:	61 1d       	adc	r22, r1
     d20:	22 1f       	adc	r18, r18
     d22:	74 9f       	mul	r23, r20
     d24:	33 27       	eor	r19, r19
     d26:	a0 0d       	add	r26, r0
     d28:	61 1d       	adc	r22, r1
     d2a:	23 1f       	adc	r18, r19
     d2c:	84 9f       	mul	r24, r20
     d2e:	60 0d       	add	r22, r0
     d30:	21 1d       	adc	r18, r1
     d32:	82 2f       	mov	r24, r18
     d34:	76 2f       	mov	r23, r22
     d36:	6a 2f       	mov	r22, r26
     d38:	11 24       	eor	r1, r1
     d3a:	9f 57       	subi	r25, 0x7F	; 127
     d3c:	50 40       	sbci	r21, 0x00	; 0
     d3e:	8a f0       	brmi	.+34     	; 0xd62 <__mulsf3_pse+0x84>
     d40:	e1 f0       	breq	.+56     	; 0xd7a <__mulsf3_pse+0x9c>
     d42:	88 23       	and	r24, r24
     d44:	4a f0       	brmi	.+18     	; 0xd58 <__mulsf3_pse+0x7a>
     d46:	ee 0f       	add	r30, r30
     d48:	ff 1f       	adc	r31, r31
     d4a:	bb 1f       	adc	r27, r27
     d4c:	66 1f       	adc	r22, r22
     d4e:	77 1f       	adc	r23, r23
     d50:	88 1f       	adc	r24, r24
     d52:	91 50       	subi	r25, 0x01	; 1
     d54:	50 40       	sbci	r21, 0x00	; 0
     d56:	a9 f7       	brne	.-22     	; 0xd42 <__mulsf3_pse+0x64>
     d58:	9e 3f       	cpi	r25, 0xFE	; 254
     d5a:	51 05       	cpc	r21, r1
     d5c:	70 f0       	brcs	.+28     	; 0xd7a <__mulsf3_pse+0x9c>
     d5e:	60 cf       	rjmp	.-320    	; 0xc20 <__fp_inf>
     d60:	aa cf       	rjmp	.-172    	; 0xcb6 <__fp_szero>
     d62:	5f 3f       	cpi	r21, 0xFF	; 255
     d64:	ec f3       	brlt	.-6      	; 0xd60 <__mulsf3_pse+0x82>
     d66:	98 3e       	cpi	r25, 0xE8	; 232
     d68:	dc f3       	brlt	.-10     	; 0xd60 <__mulsf3_pse+0x82>
     d6a:	86 95       	lsr	r24
     d6c:	77 95       	ror	r23
     d6e:	67 95       	ror	r22
     d70:	b7 95       	ror	r27
     d72:	f7 95       	ror	r31
     d74:	e7 95       	ror	r30
     d76:	9f 5f       	subi	r25, 0xFF	; 255
     d78:	c1 f7       	brne	.-16     	; 0xd6a <__mulsf3_pse+0x8c>
     d7a:	fe 2b       	or	r31, r30
     d7c:	88 0f       	add	r24, r24
     d7e:	91 1d       	adc	r25, r1
     d80:	96 95       	lsr	r25
     d82:	87 95       	ror	r24
     d84:	97 f9       	bld	r25, 7
     d86:	08 95       	ret

00000d88 <__tablejump2__>:
     d88:	ee 0f       	add	r30, r30
     d8a:	ff 1f       	adc	r31, r31

00000d8c <__tablejump__>:
     d8c:	05 90       	lpm	r0, Z+
     d8e:	f4 91       	lpm	r31, Z
     d90:	e0 2d       	mov	r30, r0
     d92:	19 94       	eijmp

00000d94 <abs>:
     d94:	97 ff       	sbrs	r25, 7
     d96:	03 c0       	rjmp	.+6      	; 0xd9e <abs+0xa>
     d98:	91 95       	neg	r25
     d9a:	81 95       	neg	r24
     d9c:	91 09       	sbc	r25, r1
     d9e:	08 95       	ret

00000da0 <fdevopen>:
     da0:	0f 93       	push	r16
     da2:	1f 93       	push	r17
     da4:	cf 93       	push	r28
     da6:	df 93       	push	r29
     da8:	ec 01       	movw	r28, r24
     daa:	8b 01       	movw	r16, r22
     dac:	00 97       	sbiw	r24, 0x00	; 0
     dae:	31 f4       	brne	.+12     	; 0xdbc <fdevopen+0x1c>
     db0:	61 15       	cp	r22, r1
     db2:	71 05       	cpc	r23, r1
     db4:	19 f4       	brne	.+6      	; 0xdbc <fdevopen+0x1c>
     db6:	80 e0       	ldi	r24, 0x00	; 0
     db8:	90 e0       	ldi	r25, 0x00	; 0
     dba:	37 c0       	rjmp	.+110    	; 0xe2a <fdevopen+0x8a>
     dbc:	6e e0       	ldi	r22, 0x0E	; 14
     dbe:	70 e0       	ldi	r23, 0x00	; 0
     dc0:	81 e0       	ldi	r24, 0x01	; 1
     dc2:	90 e0       	ldi	r25, 0x00	; 0
     dc4:	63 d2       	rcall	.+1222   	; 0x128c <calloc>
     dc6:	fc 01       	movw	r30, r24
     dc8:	00 97       	sbiw	r24, 0x00	; 0
     dca:	a9 f3       	breq	.-22     	; 0xdb6 <fdevopen+0x16>
     dcc:	80 e8       	ldi	r24, 0x80	; 128
     dce:	83 83       	std	Z+3, r24	; 0x03
     dd0:	01 15       	cp	r16, r1
     dd2:	11 05       	cpc	r17, r1
     dd4:	71 f0       	breq	.+28     	; 0xdf2 <fdevopen+0x52>
     dd6:	13 87       	std	Z+11, r17	; 0x0b
     dd8:	02 87       	std	Z+10, r16	; 0x0a
     dda:	81 e8       	ldi	r24, 0x81	; 129
     ddc:	83 83       	std	Z+3, r24	; 0x03
     dde:	80 91 e7 02 	lds	r24, 0x02E7
     de2:	90 91 e8 02 	lds	r25, 0x02E8
     de6:	89 2b       	or	r24, r25
     de8:	21 f4       	brne	.+8      	; 0xdf2 <fdevopen+0x52>
     dea:	f0 93 e8 02 	sts	0x02E8, r31
     dee:	e0 93 e7 02 	sts	0x02E7, r30
     df2:	20 97       	sbiw	r28, 0x00	; 0
     df4:	c9 f0       	breq	.+50     	; 0xe28 <fdevopen+0x88>
     df6:	d1 87       	std	Z+9, r29	; 0x09
     df8:	c0 87       	std	Z+8, r28	; 0x08
     dfa:	83 81       	ldd	r24, Z+3	; 0x03
     dfc:	82 60       	ori	r24, 0x02	; 2
     dfe:	83 83       	std	Z+3, r24	; 0x03
     e00:	80 91 e9 02 	lds	r24, 0x02E9
     e04:	90 91 ea 02 	lds	r25, 0x02EA
     e08:	89 2b       	or	r24, r25
     e0a:	71 f4       	brne	.+28     	; 0xe28 <fdevopen+0x88>
     e0c:	f0 93 ea 02 	sts	0x02EA, r31
     e10:	e0 93 e9 02 	sts	0x02E9, r30
     e14:	80 91 eb 02 	lds	r24, 0x02EB
     e18:	90 91 ec 02 	lds	r25, 0x02EC
     e1c:	89 2b       	or	r24, r25
     e1e:	21 f4       	brne	.+8      	; 0xe28 <fdevopen+0x88>
     e20:	f0 93 ec 02 	sts	0x02EC, r31
     e24:	e0 93 eb 02 	sts	0x02EB, r30
     e28:	cf 01       	movw	r24, r30
     e2a:	df 91       	pop	r29
     e2c:	cf 91       	pop	r28
     e2e:	1f 91       	pop	r17
     e30:	0f 91       	pop	r16
     e32:	08 95       	ret

00000e34 <printf>:
     e34:	cf 93       	push	r28
     e36:	df 93       	push	r29
     e38:	cd b7       	in	r28, 0x3d	; 61
     e3a:	de b7       	in	r29, 0x3e	; 62
     e3c:	fe 01       	movw	r30, r28
     e3e:	36 96       	adiw	r30, 0x06	; 6
     e40:	61 91       	ld	r22, Z+
     e42:	71 91       	ld	r23, Z+
     e44:	af 01       	movw	r20, r30
     e46:	80 91 e9 02 	lds	r24, 0x02E9
     e4a:	90 91 ea 02 	lds	r25, 0x02EA
     e4e:	30 d0       	rcall	.+96     	; 0xeb0 <vfprintf>
     e50:	df 91       	pop	r29
     e52:	cf 91       	pop	r28
     e54:	08 95       	ret

00000e56 <puts>:
     e56:	0f 93       	push	r16
     e58:	1f 93       	push	r17
     e5a:	cf 93       	push	r28
     e5c:	df 93       	push	r29
     e5e:	e0 91 e9 02 	lds	r30, 0x02E9
     e62:	f0 91 ea 02 	lds	r31, 0x02EA
     e66:	23 81       	ldd	r18, Z+3	; 0x03
     e68:	21 ff       	sbrs	r18, 1
     e6a:	1b c0       	rjmp	.+54     	; 0xea2 <puts+0x4c>
     e6c:	ec 01       	movw	r28, r24
     e6e:	00 e0       	ldi	r16, 0x00	; 0
     e70:	10 e0       	ldi	r17, 0x00	; 0
     e72:	89 91       	ld	r24, Y+
     e74:	60 91 e9 02 	lds	r22, 0x02E9
     e78:	70 91 ea 02 	lds	r23, 0x02EA
     e7c:	db 01       	movw	r26, r22
     e7e:	18 96       	adiw	r26, 0x08	; 8
     e80:	ed 91       	ld	r30, X+
     e82:	fc 91       	ld	r31, X
     e84:	19 97       	sbiw	r26, 0x09	; 9
     e86:	88 23       	and	r24, r24
     e88:	31 f0       	breq	.+12     	; 0xe96 <puts+0x40>
     e8a:	19 95       	eicall
     e8c:	89 2b       	or	r24, r25
     e8e:	89 f3       	breq	.-30     	; 0xe72 <puts+0x1c>
     e90:	0f ef       	ldi	r16, 0xFF	; 255
     e92:	1f ef       	ldi	r17, 0xFF	; 255
     e94:	ee cf       	rjmp	.-36     	; 0xe72 <puts+0x1c>
     e96:	8a e0       	ldi	r24, 0x0A	; 10
     e98:	19 95       	eicall
     e9a:	89 2b       	or	r24, r25
     e9c:	11 f4       	brne	.+4      	; 0xea2 <puts+0x4c>
     e9e:	c8 01       	movw	r24, r16
     ea0:	02 c0       	rjmp	.+4      	; 0xea6 <puts+0x50>
     ea2:	8f ef       	ldi	r24, 0xFF	; 255
     ea4:	9f ef       	ldi	r25, 0xFF	; 255
     ea6:	df 91       	pop	r29
     ea8:	cf 91       	pop	r28
     eaa:	1f 91       	pop	r17
     eac:	0f 91       	pop	r16
     eae:	08 95       	ret

00000eb0 <vfprintf>:
     eb0:	2f 92       	push	r2
     eb2:	3f 92       	push	r3
     eb4:	4f 92       	push	r4
     eb6:	5f 92       	push	r5
     eb8:	6f 92       	push	r6
     eba:	7f 92       	push	r7
     ebc:	8f 92       	push	r8
     ebe:	9f 92       	push	r9
     ec0:	af 92       	push	r10
     ec2:	bf 92       	push	r11
     ec4:	cf 92       	push	r12
     ec6:	df 92       	push	r13
     ec8:	ef 92       	push	r14
     eca:	ff 92       	push	r15
     ecc:	0f 93       	push	r16
     ece:	1f 93       	push	r17
     ed0:	cf 93       	push	r28
     ed2:	df 93       	push	r29
     ed4:	cd b7       	in	r28, 0x3d	; 61
     ed6:	de b7       	in	r29, 0x3e	; 62
     ed8:	2c 97       	sbiw	r28, 0x0c	; 12
     eda:	0f b6       	in	r0, 0x3f	; 63
     edc:	f8 94       	cli
     ede:	de bf       	out	0x3e, r29	; 62
     ee0:	0f be       	out	0x3f, r0	; 63
     ee2:	cd bf       	out	0x3d, r28	; 61
     ee4:	7c 01       	movw	r14, r24
     ee6:	6b 01       	movw	r12, r22
     ee8:	8a 01       	movw	r16, r20
     eea:	fc 01       	movw	r30, r24
     eec:	17 82       	std	Z+7, r1	; 0x07
     eee:	16 82       	std	Z+6, r1	; 0x06
     ef0:	83 81       	ldd	r24, Z+3	; 0x03
     ef2:	81 ff       	sbrs	r24, 1
     ef4:	b0 c1       	rjmp	.+864    	; 0x1256 <vfprintf+0x3a6>
     ef6:	ce 01       	movw	r24, r28
     ef8:	01 96       	adiw	r24, 0x01	; 1
     efa:	4c 01       	movw	r8, r24
     efc:	f7 01       	movw	r30, r14
     efe:	93 81       	ldd	r25, Z+3	; 0x03
     f00:	f6 01       	movw	r30, r12
     f02:	93 fd       	sbrc	r25, 3
     f04:	85 91       	lpm	r24, Z+
     f06:	93 ff       	sbrs	r25, 3
     f08:	81 91       	ld	r24, Z+
     f0a:	6f 01       	movw	r12, r30
     f0c:	88 23       	and	r24, r24
     f0e:	09 f4       	brne	.+2      	; 0xf12 <vfprintf+0x62>
     f10:	9e c1       	rjmp	.+828    	; 0x124e <vfprintf+0x39e>
     f12:	85 32       	cpi	r24, 0x25	; 37
     f14:	39 f4       	brne	.+14     	; 0xf24 <vfprintf+0x74>
     f16:	93 fd       	sbrc	r25, 3
     f18:	85 91       	lpm	r24, Z+
     f1a:	93 ff       	sbrs	r25, 3
     f1c:	81 91       	ld	r24, Z+
     f1e:	6f 01       	movw	r12, r30
     f20:	85 32       	cpi	r24, 0x25	; 37
     f22:	21 f4       	brne	.+8      	; 0xf2c <vfprintf+0x7c>
     f24:	b7 01       	movw	r22, r14
     f26:	90 e0       	ldi	r25, 0x00	; 0
     f28:	0f d3       	rcall	.+1566   	; 0x1548 <fputc>
     f2a:	e8 cf       	rjmp	.-48     	; 0xefc <vfprintf+0x4c>
     f2c:	51 2c       	mov	r5, r1
     f2e:	31 2c       	mov	r3, r1
     f30:	20 e0       	ldi	r18, 0x00	; 0
     f32:	20 32       	cpi	r18, 0x20	; 32
     f34:	a0 f4       	brcc	.+40     	; 0xf5e <vfprintf+0xae>
     f36:	8b 32       	cpi	r24, 0x2B	; 43
     f38:	69 f0       	breq	.+26     	; 0xf54 <vfprintf+0xa4>
     f3a:	30 f4       	brcc	.+12     	; 0xf48 <vfprintf+0x98>
     f3c:	80 32       	cpi	r24, 0x20	; 32
     f3e:	59 f0       	breq	.+22     	; 0xf56 <vfprintf+0xa6>
     f40:	83 32       	cpi	r24, 0x23	; 35
     f42:	69 f4       	brne	.+26     	; 0xf5e <vfprintf+0xae>
     f44:	20 61       	ori	r18, 0x10	; 16
     f46:	2c c0       	rjmp	.+88     	; 0xfa0 <vfprintf+0xf0>
     f48:	8d 32       	cpi	r24, 0x2D	; 45
     f4a:	39 f0       	breq	.+14     	; 0xf5a <vfprintf+0xaa>
     f4c:	80 33       	cpi	r24, 0x30	; 48
     f4e:	39 f4       	brne	.+14     	; 0xf5e <vfprintf+0xae>
     f50:	21 60       	ori	r18, 0x01	; 1
     f52:	26 c0       	rjmp	.+76     	; 0xfa0 <vfprintf+0xf0>
     f54:	22 60       	ori	r18, 0x02	; 2
     f56:	24 60       	ori	r18, 0x04	; 4
     f58:	23 c0       	rjmp	.+70     	; 0xfa0 <vfprintf+0xf0>
     f5a:	28 60       	ori	r18, 0x08	; 8
     f5c:	21 c0       	rjmp	.+66     	; 0xfa0 <vfprintf+0xf0>
     f5e:	27 fd       	sbrc	r18, 7
     f60:	27 c0       	rjmp	.+78     	; 0xfb0 <vfprintf+0x100>
     f62:	30 ed       	ldi	r19, 0xD0	; 208
     f64:	38 0f       	add	r19, r24
     f66:	3a 30       	cpi	r19, 0x0A	; 10
     f68:	78 f4       	brcc	.+30     	; 0xf88 <vfprintf+0xd8>
     f6a:	26 ff       	sbrs	r18, 6
     f6c:	06 c0       	rjmp	.+12     	; 0xf7a <vfprintf+0xca>
     f6e:	fa e0       	ldi	r31, 0x0A	; 10
     f70:	5f 9e       	mul	r5, r31
     f72:	30 0d       	add	r19, r0
     f74:	11 24       	eor	r1, r1
     f76:	53 2e       	mov	r5, r19
     f78:	13 c0       	rjmp	.+38     	; 0xfa0 <vfprintf+0xf0>
     f7a:	8a e0       	ldi	r24, 0x0A	; 10
     f7c:	38 9e       	mul	r3, r24
     f7e:	30 0d       	add	r19, r0
     f80:	11 24       	eor	r1, r1
     f82:	33 2e       	mov	r3, r19
     f84:	20 62       	ori	r18, 0x20	; 32
     f86:	0c c0       	rjmp	.+24     	; 0xfa0 <vfprintf+0xf0>
     f88:	8e 32       	cpi	r24, 0x2E	; 46
     f8a:	21 f4       	brne	.+8      	; 0xf94 <vfprintf+0xe4>
     f8c:	26 fd       	sbrc	r18, 6
     f8e:	5f c1       	rjmp	.+702    	; 0x124e <vfprintf+0x39e>
     f90:	20 64       	ori	r18, 0x40	; 64
     f92:	06 c0       	rjmp	.+12     	; 0xfa0 <vfprintf+0xf0>
     f94:	8c 36       	cpi	r24, 0x6C	; 108
     f96:	11 f4       	brne	.+4      	; 0xf9c <vfprintf+0xec>
     f98:	20 68       	ori	r18, 0x80	; 128
     f9a:	02 c0       	rjmp	.+4      	; 0xfa0 <vfprintf+0xf0>
     f9c:	88 36       	cpi	r24, 0x68	; 104
     f9e:	41 f4       	brne	.+16     	; 0xfb0 <vfprintf+0x100>
     fa0:	f6 01       	movw	r30, r12
     fa2:	93 fd       	sbrc	r25, 3
     fa4:	85 91       	lpm	r24, Z+
     fa6:	93 ff       	sbrs	r25, 3
     fa8:	81 91       	ld	r24, Z+
     faa:	6f 01       	movw	r12, r30
     fac:	81 11       	cpse	r24, r1
     fae:	c1 cf       	rjmp	.-126    	; 0xf32 <vfprintf+0x82>
     fb0:	98 2f       	mov	r25, r24
     fb2:	9f 7d       	andi	r25, 0xDF	; 223
     fb4:	95 54       	subi	r25, 0x45	; 69
     fb6:	93 30       	cpi	r25, 0x03	; 3
     fb8:	28 f4       	brcc	.+10     	; 0xfc4 <vfprintf+0x114>
     fba:	0c 5f       	subi	r16, 0xFC	; 252
     fbc:	1f 4f       	sbci	r17, 0xFF	; 255
     fbe:	ff e3       	ldi	r31, 0x3F	; 63
     fc0:	f9 83       	std	Y+1, r31	; 0x01
     fc2:	0d c0       	rjmp	.+26     	; 0xfde <vfprintf+0x12e>
     fc4:	83 36       	cpi	r24, 0x63	; 99
     fc6:	31 f0       	breq	.+12     	; 0xfd4 <vfprintf+0x124>
     fc8:	83 37       	cpi	r24, 0x73	; 115
     fca:	71 f0       	breq	.+28     	; 0xfe8 <vfprintf+0x138>
     fcc:	83 35       	cpi	r24, 0x53	; 83
     fce:	09 f0       	breq	.+2      	; 0xfd2 <vfprintf+0x122>
     fd0:	57 c0       	rjmp	.+174    	; 0x1080 <vfprintf+0x1d0>
     fd2:	21 c0       	rjmp	.+66     	; 0x1016 <vfprintf+0x166>
     fd4:	f8 01       	movw	r30, r16
     fd6:	80 81       	ld	r24, Z
     fd8:	89 83       	std	Y+1, r24	; 0x01
     fda:	0e 5f       	subi	r16, 0xFE	; 254
     fdc:	1f 4f       	sbci	r17, 0xFF	; 255
     fde:	44 24       	eor	r4, r4
     fe0:	43 94       	inc	r4
     fe2:	51 2c       	mov	r5, r1
     fe4:	54 01       	movw	r10, r8
     fe6:	14 c0       	rjmp	.+40     	; 0x1010 <vfprintf+0x160>
     fe8:	38 01       	movw	r6, r16
     fea:	f2 e0       	ldi	r31, 0x02	; 2
     fec:	6f 0e       	add	r6, r31
     fee:	71 1c       	adc	r7, r1
     ff0:	f8 01       	movw	r30, r16
     ff2:	a0 80       	ld	r10, Z
     ff4:	b1 80       	ldd	r11, Z+1	; 0x01
     ff6:	26 ff       	sbrs	r18, 6
     ff8:	03 c0       	rjmp	.+6      	; 0x1000 <vfprintf+0x150>
     ffa:	65 2d       	mov	r22, r5
     ffc:	70 e0       	ldi	r23, 0x00	; 0
     ffe:	02 c0       	rjmp	.+4      	; 0x1004 <vfprintf+0x154>
    1000:	6f ef       	ldi	r22, 0xFF	; 255
    1002:	7f ef       	ldi	r23, 0xFF	; 255
    1004:	c5 01       	movw	r24, r10
    1006:	2c 87       	std	Y+12, r18	; 0x0c
    1008:	94 d2       	rcall	.+1320   	; 0x1532 <strnlen>
    100a:	2c 01       	movw	r4, r24
    100c:	83 01       	movw	r16, r6
    100e:	2c 85       	ldd	r18, Y+12	; 0x0c
    1010:	2f 77       	andi	r18, 0x7F	; 127
    1012:	22 2e       	mov	r2, r18
    1014:	16 c0       	rjmp	.+44     	; 0x1042 <vfprintf+0x192>
    1016:	38 01       	movw	r6, r16
    1018:	f2 e0       	ldi	r31, 0x02	; 2
    101a:	6f 0e       	add	r6, r31
    101c:	71 1c       	adc	r7, r1
    101e:	f8 01       	movw	r30, r16
    1020:	a0 80       	ld	r10, Z
    1022:	b1 80       	ldd	r11, Z+1	; 0x01
    1024:	26 ff       	sbrs	r18, 6
    1026:	03 c0       	rjmp	.+6      	; 0x102e <vfprintf+0x17e>
    1028:	65 2d       	mov	r22, r5
    102a:	70 e0       	ldi	r23, 0x00	; 0
    102c:	02 c0       	rjmp	.+4      	; 0x1032 <vfprintf+0x182>
    102e:	6f ef       	ldi	r22, 0xFF	; 255
    1030:	7f ef       	ldi	r23, 0xFF	; 255
    1032:	c5 01       	movw	r24, r10
    1034:	2c 87       	std	Y+12, r18	; 0x0c
    1036:	6b d2       	rcall	.+1238   	; 0x150e <strnlen_P>
    1038:	2c 01       	movw	r4, r24
    103a:	2c 85       	ldd	r18, Y+12	; 0x0c
    103c:	20 68       	ori	r18, 0x80	; 128
    103e:	22 2e       	mov	r2, r18
    1040:	83 01       	movw	r16, r6
    1042:	23 fc       	sbrc	r2, 3
    1044:	19 c0       	rjmp	.+50     	; 0x1078 <vfprintf+0x1c8>
    1046:	83 2d       	mov	r24, r3
    1048:	90 e0       	ldi	r25, 0x00	; 0
    104a:	48 16       	cp	r4, r24
    104c:	59 06       	cpc	r5, r25
    104e:	a0 f4       	brcc	.+40     	; 0x1078 <vfprintf+0x1c8>
    1050:	b7 01       	movw	r22, r14
    1052:	80 e2       	ldi	r24, 0x20	; 32
    1054:	90 e0       	ldi	r25, 0x00	; 0
    1056:	78 d2       	rcall	.+1264   	; 0x1548 <fputc>
    1058:	3a 94       	dec	r3
    105a:	f5 cf       	rjmp	.-22     	; 0x1046 <vfprintf+0x196>
    105c:	f5 01       	movw	r30, r10
    105e:	27 fc       	sbrc	r2, 7
    1060:	85 91       	lpm	r24, Z+
    1062:	27 fe       	sbrs	r2, 7
    1064:	81 91       	ld	r24, Z+
    1066:	5f 01       	movw	r10, r30
    1068:	b7 01       	movw	r22, r14
    106a:	90 e0       	ldi	r25, 0x00	; 0
    106c:	6d d2       	rcall	.+1242   	; 0x1548 <fputc>
    106e:	31 10       	cpse	r3, r1
    1070:	3a 94       	dec	r3
    1072:	f1 e0       	ldi	r31, 0x01	; 1
    1074:	4f 1a       	sub	r4, r31
    1076:	51 08       	sbc	r5, r1
    1078:	41 14       	cp	r4, r1
    107a:	51 04       	cpc	r5, r1
    107c:	79 f7       	brne	.-34     	; 0x105c <vfprintf+0x1ac>
    107e:	de c0       	rjmp	.+444    	; 0x123c <vfprintf+0x38c>
    1080:	84 36       	cpi	r24, 0x64	; 100
    1082:	11 f0       	breq	.+4      	; 0x1088 <vfprintf+0x1d8>
    1084:	89 36       	cpi	r24, 0x69	; 105
    1086:	31 f5       	brne	.+76     	; 0x10d4 <vfprintf+0x224>
    1088:	f8 01       	movw	r30, r16
    108a:	27 ff       	sbrs	r18, 7
    108c:	07 c0       	rjmp	.+14     	; 0x109c <vfprintf+0x1ec>
    108e:	60 81       	ld	r22, Z
    1090:	71 81       	ldd	r23, Z+1	; 0x01
    1092:	82 81       	ldd	r24, Z+2	; 0x02
    1094:	93 81       	ldd	r25, Z+3	; 0x03
    1096:	0c 5f       	subi	r16, 0xFC	; 252
    1098:	1f 4f       	sbci	r17, 0xFF	; 255
    109a:	08 c0       	rjmp	.+16     	; 0x10ac <vfprintf+0x1fc>
    109c:	60 81       	ld	r22, Z
    109e:	71 81       	ldd	r23, Z+1	; 0x01
    10a0:	88 27       	eor	r24, r24
    10a2:	77 fd       	sbrc	r23, 7
    10a4:	80 95       	com	r24
    10a6:	98 2f       	mov	r25, r24
    10a8:	0e 5f       	subi	r16, 0xFE	; 254
    10aa:	1f 4f       	sbci	r17, 0xFF	; 255
    10ac:	2f 76       	andi	r18, 0x6F	; 111
    10ae:	b2 2e       	mov	r11, r18
    10b0:	97 ff       	sbrs	r25, 7
    10b2:	09 c0       	rjmp	.+18     	; 0x10c6 <vfprintf+0x216>
    10b4:	90 95       	com	r25
    10b6:	80 95       	com	r24
    10b8:	70 95       	com	r23
    10ba:	61 95       	neg	r22
    10bc:	7f 4f       	sbci	r23, 0xFF	; 255
    10be:	8f 4f       	sbci	r24, 0xFF	; 255
    10c0:	9f 4f       	sbci	r25, 0xFF	; 255
    10c2:	20 68       	ori	r18, 0x80	; 128
    10c4:	b2 2e       	mov	r11, r18
    10c6:	2a e0       	ldi	r18, 0x0A	; 10
    10c8:	30 e0       	ldi	r19, 0x00	; 0
    10ca:	a4 01       	movw	r20, r8
    10cc:	6f d2       	rcall	.+1246   	; 0x15ac <__ultoa_invert>
    10ce:	a8 2e       	mov	r10, r24
    10d0:	a8 18       	sub	r10, r8
    10d2:	43 c0       	rjmp	.+134    	; 0x115a <vfprintf+0x2aa>
    10d4:	85 37       	cpi	r24, 0x75	; 117
    10d6:	29 f4       	brne	.+10     	; 0x10e2 <vfprintf+0x232>
    10d8:	2f 7e       	andi	r18, 0xEF	; 239
    10da:	b2 2e       	mov	r11, r18
    10dc:	2a e0       	ldi	r18, 0x0A	; 10
    10de:	30 e0       	ldi	r19, 0x00	; 0
    10e0:	25 c0       	rjmp	.+74     	; 0x112c <vfprintf+0x27c>
    10e2:	f2 2f       	mov	r31, r18
    10e4:	f9 7f       	andi	r31, 0xF9	; 249
    10e6:	bf 2e       	mov	r11, r31
    10e8:	8f 36       	cpi	r24, 0x6F	; 111
    10ea:	c1 f0       	breq	.+48     	; 0x111c <vfprintf+0x26c>
    10ec:	18 f4       	brcc	.+6      	; 0x10f4 <vfprintf+0x244>
    10ee:	88 35       	cpi	r24, 0x58	; 88
    10f0:	79 f0       	breq	.+30     	; 0x1110 <vfprintf+0x260>
    10f2:	ad c0       	rjmp	.+346    	; 0x124e <vfprintf+0x39e>
    10f4:	80 37       	cpi	r24, 0x70	; 112
    10f6:	19 f0       	breq	.+6      	; 0x10fe <vfprintf+0x24e>
    10f8:	88 37       	cpi	r24, 0x78	; 120
    10fa:	21 f0       	breq	.+8      	; 0x1104 <vfprintf+0x254>
    10fc:	a8 c0       	rjmp	.+336    	; 0x124e <vfprintf+0x39e>
    10fe:	2f 2f       	mov	r18, r31
    1100:	20 61       	ori	r18, 0x10	; 16
    1102:	b2 2e       	mov	r11, r18
    1104:	b4 fe       	sbrs	r11, 4
    1106:	0d c0       	rjmp	.+26     	; 0x1122 <vfprintf+0x272>
    1108:	8b 2d       	mov	r24, r11
    110a:	84 60       	ori	r24, 0x04	; 4
    110c:	b8 2e       	mov	r11, r24
    110e:	09 c0       	rjmp	.+18     	; 0x1122 <vfprintf+0x272>
    1110:	24 ff       	sbrs	r18, 4
    1112:	0a c0       	rjmp	.+20     	; 0x1128 <vfprintf+0x278>
    1114:	9f 2f       	mov	r25, r31
    1116:	96 60       	ori	r25, 0x06	; 6
    1118:	b9 2e       	mov	r11, r25
    111a:	06 c0       	rjmp	.+12     	; 0x1128 <vfprintf+0x278>
    111c:	28 e0       	ldi	r18, 0x08	; 8
    111e:	30 e0       	ldi	r19, 0x00	; 0
    1120:	05 c0       	rjmp	.+10     	; 0x112c <vfprintf+0x27c>
    1122:	20 e1       	ldi	r18, 0x10	; 16
    1124:	30 e0       	ldi	r19, 0x00	; 0
    1126:	02 c0       	rjmp	.+4      	; 0x112c <vfprintf+0x27c>
    1128:	20 e1       	ldi	r18, 0x10	; 16
    112a:	32 e0       	ldi	r19, 0x02	; 2
    112c:	f8 01       	movw	r30, r16
    112e:	b7 fe       	sbrs	r11, 7
    1130:	07 c0       	rjmp	.+14     	; 0x1140 <vfprintf+0x290>
    1132:	60 81       	ld	r22, Z
    1134:	71 81       	ldd	r23, Z+1	; 0x01
    1136:	82 81       	ldd	r24, Z+2	; 0x02
    1138:	93 81       	ldd	r25, Z+3	; 0x03
    113a:	0c 5f       	subi	r16, 0xFC	; 252
    113c:	1f 4f       	sbci	r17, 0xFF	; 255
    113e:	06 c0       	rjmp	.+12     	; 0x114c <vfprintf+0x29c>
    1140:	60 81       	ld	r22, Z
    1142:	71 81       	ldd	r23, Z+1	; 0x01
    1144:	80 e0       	ldi	r24, 0x00	; 0
    1146:	90 e0       	ldi	r25, 0x00	; 0
    1148:	0e 5f       	subi	r16, 0xFE	; 254
    114a:	1f 4f       	sbci	r17, 0xFF	; 255
    114c:	a4 01       	movw	r20, r8
    114e:	2e d2       	rcall	.+1116   	; 0x15ac <__ultoa_invert>
    1150:	a8 2e       	mov	r10, r24
    1152:	a8 18       	sub	r10, r8
    1154:	fb 2d       	mov	r31, r11
    1156:	ff 77       	andi	r31, 0x7F	; 127
    1158:	bf 2e       	mov	r11, r31
    115a:	b6 fe       	sbrs	r11, 6
    115c:	0b c0       	rjmp	.+22     	; 0x1174 <vfprintf+0x2c4>
    115e:	2b 2d       	mov	r18, r11
    1160:	2e 7f       	andi	r18, 0xFE	; 254
    1162:	a5 14       	cp	r10, r5
    1164:	50 f4       	brcc	.+20     	; 0x117a <vfprintf+0x2ca>
    1166:	b4 fe       	sbrs	r11, 4
    1168:	0a c0       	rjmp	.+20     	; 0x117e <vfprintf+0x2ce>
    116a:	b2 fc       	sbrc	r11, 2
    116c:	08 c0       	rjmp	.+16     	; 0x117e <vfprintf+0x2ce>
    116e:	2b 2d       	mov	r18, r11
    1170:	2e 7e       	andi	r18, 0xEE	; 238
    1172:	05 c0       	rjmp	.+10     	; 0x117e <vfprintf+0x2ce>
    1174:	7a 2c       	mov	r7, r10
    1176:	2b 2d       	mov	r18, r11
    1178:	03 c0       	rjmp	.+6      	; 0x1180 <vfprintf+0x2d0>
    117a:	7a 2c       	mov	r7, r10
    117c:	01 c0       	rjmp	.+2      	; 0x1180 <vfprintf+0x2d0>
    117e:	75 2c       	mov	r7, r5
    1180:	24 ff       	sbrs	r18, 4
    1182:	0d c0       	rjmp	.+26     	; 0x119e <vfprintf+0x2ee>
    1184:	fe 01       	movw	r30, r28
    1186:	ea 0d       	add	r30, r10
    1188:	f1 1d       	adc	r31, r1
    118a:	80 81       	ld	r24, Z
    118c:	80 33       	cpi	r24, 0x30	; 48
    118e:	11 f4       	brne	.+4      	; 0x1194 <vfprintf+0x2e4>
    1190:	29 7e       	andi	r18, 0xE9	; 233
    1192:	09 c0       	rjmp	.+18     	; 0x11a6 <vfprintf+0x2f6>
    1194:	22 ff       	sbrs	r18, 2
    1196:	06 c0       	rjmp	.+12     	; 0x11a4 <vfprintf+0x2f4>
    1198:	73 94       	inc	r7
    119a:	73 94       	inc	r7
    119c:	04 c0       	rjmp	.+8      	; 0x11a6 <vfprintf+0x2f6>
    119e:	82 2f       	mov	r24, r18
    11a0:	86 78       	andi	r24, 0x86	; 134
    11a2:	09 f0       	breq	.+2      	; 0x11a6 <vfprintf+0x2f6>
    11a4:	73 94       	inc	r7
    11a6:	23 fd       	sbrc	r18, 3
    11a8:	12 c0       	rjmp	.+36     	; 0x11ce <vfprintf+0x31e>
    11aa:	20 ff       	sbrs	r18, 0
    11ac:	06 c0       	rjmp	.+12     	; 0x11ba <vfprintf+0x30a>
    11ae:	5a 2c       	mov	r5, r10
    11b0:	73 14       	cp	r7, r3
    11b2:	18 f4       	brcc	.+6      	; 0x11ba <vfprintf+0x30a>
    11b4:	53 0c       	add	r5, r3
    11b6:	57 18       	sub	r5, r7
    11b8:	73 2c       	mov	r7, r3
    11ba:	73 14       	cp	r7, r3
    11bc:	60 f4       	brcc	.+24     	; 0x11d6 <vfprintf+0x326>
    11be:	b7 01       	movw	r22, r14
    11c0:	80 e2       	ldi	r24, 0x20	; 32
    11c2:	90 e0       	ldi	r25, 0x00	; 0
    11c4:	2c 87       	std	Y+12, r18	; 0x0c
    11c6:	c0 d1       	rcall	.+896    	; 0x1548 <fputc>
    11c8:	73 94       	inc	r7
    11ca:	2c 85       	ldd	r18, Y+12	; 0x0c
    11cc:	f6 cf       	rjmp	.-20     	; 0x11ba <vfprintf+0x30a>
    11ce:	73 14       	cp	r7, r3
    11d0:	10 f4       	brcc	.+4      	; 0x11d6 <vfprintf+0x326>
    11d2:	37 18       	sub	r3, r7
    11d4:	01 c0       	rjmp	.+2      	; 0x11d8 <vfprintf+0x328>
    11d6:	31 2c       	mov	r3, r1
    11d8:	24 ff       	sbrs	r18, 4
    11da:	11 c0       	rjmp	.+34     	; 0x11fe <vfprintf+0x34e>
    11dc:	b7 01       	movw	r22, r14
    11de:	80 e3       	ldi	r24, 0x30	; 48
    11e0:	90 e0       	ldi	r25, 0x00	; 0
    11e2:	2c 87       	std	Y+12, r18	; 0x0c
    11e4:	b1 d1       	rcall	.+866    	; 0x1548 <fputc>
    11e6:	2c 85       	ldd	r18, Y+12	; 0x0c
    11e8:	22 ff       	sbrs	r18, 2
    11ea:	16 c0       	rjmp	.+44     	; 0x1218 <vfprintf+0x368>
    11ec:	21 ff       	sbrs	r18, 1
    11ee:	03 c0       	rjmp	.+6      	; 0x11f6 <vfprintf+0x346>
    11f0:	88 e5       	ldi	r24, 0x58	; 88
    11f2:	90 e0       	ldi	r25, 0x00	; 0
    11f4:	02 c0       	rjmp	.+4      	; 0x11fa <vfprintf+0x34a>
    11f6:	88 e7       	ldi	r24, 0x78	; 120
    11f8:	90 e0       	ldi	r25, 0x00	; 0
    11fa:	b7 01       	movw	r22, r14
    11fc:	0c c0       	rjmp	.+24     	; 0x1216 <vfprintf+0x366>
    11fe:	82 2f       	mov	r24, r18
    1200:	86 78       	andi	r24, 0x86	; 134
    1202:	51 f0       	breq	.+20     	; 0x1218 <vfprintf+0x368>
    1204:	21 fd       	sbrc	r18, 1
    1206:	02 c0       	rjmp	.+4      	; 0x120c <vfprintf+0x35c>
    1208:	80 e2       	ldi	r24, 0x20	; 32
    120a:	01 c0       	rjmp	.+2      	; 0x120e <vfprintf+0x35e>
    120c:	8b e2       	ldi	r24, 0x2B	; 43
    120e:	27 fd       	sbrc	r18, 7
    1210:	8d e2       	ldi	r24, 0x2D	; 45
    1212:	b7 01       	movw	r22, r14
    1214:	90 e0       	ldi	r25, 0x00	; 0
    1216:	98 d1       	rcall	.+816    	; 0x1548 <fputc>
    1218:	a5 14       	cp	r10, r5
    121a:	30 f4       	brcc	.+12     	; 0x1228 <vfprintf+0x378>
    121c:	b7 01       	movw	r22, r14
    121e:	80 e3       	ldi	r24, 0x30	; 48
    1220:	90 e0       	ldi	r25, 0x00	; 0
    1222:	92 d1       	rcall	.+804    	; 0x1548 <fputc>
    1224:	5a 94       	dec	r5
    1226:	f8 cf       	rjmp	.-16     	; 0x1218 <vfprintf+0x368>
    1228:	aa 94       	dec	r10
    122a:	f4 01       	movw	r30, r8
    122c:	ea 0d       	add	r30, r10
    122e:	f1 1d       	adc	r31, r1
    1230:	80 81       	ld	r24, Z
    1232:	b7 01       	movw	r22, r14
    1234:	90 e0       	ldi	r25, 0x00	; 0
    1236:	88 d1       	rcall	.+784    	; 0x1548 <fputc>
    1238:	a1 10       	cpse	r10, r1
    123a:	f6 cf       	rjmp	.-20     	; 0x1228 <vfprintf+0x378>
    123c:	33 20       	and	r3, r3
    123e:	09 f4       	brne	.+2      	; 0x1242 <vfprintf+0x392>
    1240:	5d ce       	rjmp	.-838    	; 0xefc <vfprintf+0x4c>
    1242:	b7 01       	movw	r22, r14
    1244:	80 e2       	ldi	r24, 0x20	; 32
    1246:	90 e0       	ldi	r25, 0x00	; 0
    1248:	7f d1       	rcall	.+766    	; 0x1548 <fputc>
    124a:	3a 94       	dec	r3
    124c:	f7 cf       	rjmp	.-18     	; 0x123c <vfprintf+0x38c>
    124e:	f7 01       	movw	r30, r14
    1250:	86 81       	ldd	r24, Z+6	; 0x06
    1252:	97 81       	ldd	r25, Z+7	; 0x07
    1254:	02 c0       	rjmp	.+4      	; 0x125a <vfprintf+0x3aa>
    1256:	8f ef       	ldi	r24, 0xFF	; 255
    1258:	9f ef       	ldi	r25, 0xFF	; 255
    125a:	2c 96       	adiw	r28, 0x0c	; 12
    125c:	0f b6       	in	r0, 0x3f	; 63
    125e:	f8 94       	cli
    1260:	de bf       	out	0x3e, r29	; 62
    1262:	0f be       	out	0x3f, r0	; 63
    1264:	cd bf       	out	0x3d, r28	; 61
    1266:	df 91       	pop	r29
    1268:	cf 91       	pop	r28
    126a:	1f 91       	pop	r17
    126c:	0f 91       	pop	r16
    126e:	ff 90       	pop	r15
    1270:	ef 90       	pop	r14
    1272:	df 90       	pop	r13
    1274:	cf 90       	pop	r12
    1276:	bf 90       	pop	r11
    1278:	af 90       	pop	r10
    127a:	9f 90       	pop	r9
    127c:	8f 90       	pop	r8
    127e:	7f 90       	pop	r7
    1280:	6f 90       	pop	r6
    1282:	5f 90       	pop	r5
    1284:	4f 90       	pop	r4
    1286:	3f 90       	pop	r3
    1288:	2f 90       	pop	r2
    128a:	08 95       	ret

0000128c <calloc>:
    128c:	0f 93       	push	r16
    128e:	1f 93       	push	r17
    1290:	cf 93       	push	r28
    1292:	df 93       	push	r29
    1294:	86 9f       	mul	r24, r22
    1296:	80 01       	movw	r16, r0
    1298:	87 9f       	mul	r24, r23
    129a:	10 0d       	add	r17, r0
    129c:	96 9f       	mul	r25, r22
    129e:	10 0d       	add	r17, r0
    12a0:	11 24       	eor	r1, r1
    12a2:	c8 01       	movw	r24, r16
    12a4:	0d d0       	rcall	.+26     	; 0x12c0 <malloc>
    12a6:	ec 01       	movw	r28, r24
    12a8:	00 97       	sbiw	r24, 0x00	; 0
    12aa:	21 f0       	breq	.+8      	; 0x12b4 <calloc+0x28>
    12ac:	a8 01       	movw	r20, r16
    12ae:	60 e0       	ldi	r22, 0x00	; 0
    12b0:	70 e0       	ldi	r23, 0x00	; 0
    12b2:	38 d1       	rcall	.+624    	; 0x1524 <memset>
    12b4:	ce 01       	movw	r24, r28
    12b6:	df 91       	pop	r29
    12b8:	cf 91       	pop	r28
    12ba:	1f 91       	pop	r17
    12bc:	0f 91       	pop	r16
    12be:	08 95       	ret

000012c0 <malloc>:
    12c0:	cf 93       	push	r28
    12c2:	df 93       	push	r29
    12c4:	82 30       	cpi	r24, 0x02	; 2
    12c6:	91 05       	cpc	r25, r1
    12c8:	10 f4       	brcc	.+4      	; 0x12ce <malloc+0xe>
    12ca:	82 e0       	ldi	r24, 0x02	; 2
    12cc:	90 e0       	ldi	r25, 0x00	; 0
    12ce:	e0 91 ef 02 	lds	r30, 0x02EF
    12d2:	f0 91 f0 02 	lds	r31, 0x02F0
    12d6:	20 e0       	ldi	r18, 0x00	; 0
    12d8:	30 e0       	ldi	r19, 0x00	; 0
    12da:	a0 e0       	ldi	r26, 0x00	; 0
    12dc:	b0 e0       	ldi	r27, 0x00	; 0
    12de:	30 97       	sbiw	r30, 0x00	; 0
    12e0:	39 f1       	breq	.+78     	; 0x1330 <malloc+0x70>
    12e2:	40 81       	ld	r20, Z
    12e4:	51 81       	ldd	r21, Z+1	; 0x01
    12e6:	48 17       	cp	r20, r24
    12e8:	59 07       	cpc	r21, r25
    12ea:	b8 f0       	brcs	.+46     	; 0x131a <malloc+0x5a>
    12ec:	48 17       	cp	r20, r24
    12ee:	59 07       	cpc	r21, r25
    12f0:	71 f4       	brne	.+28     	; 0x130e <malloc+0x4e>
    12f2:	82 81       	ldd	r24, Z+2	; 0x02
    12f4:	93 81       	ldd	r25, Z+3	; 0x03
    12f6:	10 97       	sbiw	r26, 0x00	; 0
    12f8:	29 f0       	breq	.+10     	; 0x1304 <malloc+0x44>
    12fa:	13 96       	adiw	r26, 0x03	; 3
    12fc:	9c 93       	st	X, r25
    12fe:	8e 93       	st	-X, r24
    1300:	12 97       	sbiw	r26, 0x02	; 2
    1302:	2c c0       	rjmp	.+88     	; 0x135c <malloc+0x9c>
    1304:	90 93 f0 02 	sts	0x02F0, r25
    1308:	80 93 ef 02 	sts	0x02EF, r24
    130c:	27 c0       	rjmp	.+78     	; 0x135c <malloc+0x9c>
    130e:	21 15       	cp	r18, r1
    1310:	31 05       	cpc	r19, r1
    1312:	31 f0       	breq	.+12     	; 0x1320 <malloc+0x60>
    1314:	42 17       	cp	r20, r18
    1316:	53 07       	cpc	r21, r19
    1318:	18 f0       	brcs	.+6      	; 0x1320 <malloc+0x60>
    131a:	a9 01       	movw	r20, r18
    131c:	db 01       	movw	r26, r22
    131e:	01 c0       	rjmp	.+2      	; 0x1322 <malloc+0x62>
    1320:	ef 01       	movw	r28, r30
    1322:	9a 01       	movw	r18, r20
    1324:	bd 01       	movw	r22, r26
    1326:	df 01       	movw	r26, r30
    1328:	02 80       	ldd	r0, Z+2	; 0x02
    132a:	f3 81       	ldd	r31, Z+3	; 0x03
    132c:	e0 2d       	mov	r30, r0
    132e:	d7 cf       	rjmp	.-82     	; 0x12de <malloc+0x1e>
    1330:	21 15       	cp	r18, r1
    1332:	31 05       	cpc	r19, r1
    1334:	f9 f0       	breq	.+62     	; 0x1374 <malloc+0xb4>
    1336:	28 1b       	sub	r18, r24
    1338:	39 0b       	sbc	r19, r25
    133a:	24 30       	cpi	r18, 0x04	; 4
    133c:	31 05       	cpc	r19, r1
    133e:	80 f4       	brcc	.+32     	; 0x1360 <malloc+0xa0>
    1340:	8a 81       	ldd	r24, Y+2	; 0x02
    1342:	9b 81       	ldd	r25, Y+3	; 0x03
    1344:	61 15       	cp	r22, r1
    1346:	71 05       	cpc	r23, r1
    1348:	21 f0       	breq	.+8      	; 0x1352 <malloc+0x92>
    134a:	fb 01       	movw	r30, r22
    134c:	93 83       	std	Z+3, r25	; 0x03
    134e:	82 83       	std	Z+2, r24	; 0x02
    1350:	04 c0       	rjmp	.+8      	; 0x135a <malloc+0x9a>
    1352:	90 93 f0 02 	sts	0x02F0, r25
    1356:	80 93 ef 02 	sts	0x02EF, r24
    135a:	fe 01       	movw	r30, r28
    135c:	32 96       	adiw	r30, 0x02	; 2
    135e:	44 c0       	rjmp	.+136    	; 0x13e8 <malloc+0x128>
    1360:	fe 01       	movw	r30, r28
    1362:	e2 0f       	add	r30, r18
    1364:	f3 1f       	adc	r31, r19
    1366:	81 93       	st	Z+, r24
    1368:	91 93       	st	Z+, r25
    136a:	22 50       	subi	r18, 0x02	; 2
    136c:	31 09       	sbc	r19, r1
    136e:	39 83       	std	Y+1, r19	; 0x01
    1370:	28 83       	st	Y, r18
    1372:	3a c0       	rjmp	.+116    	; 0x13e8 <malloc+0x128>
    1374:	20 91 ed 02 	lds	r18, 0x02ED
    1378:	30 91 ee 02 	lds	r19, 0x02EE
    137c:	23 2b       	or	r18, r19
    137e:	41 f4       	brne	.+16     	; 0x1390 <malloc+0xd0>
    1380:	20 91 02 02 	lds	r18, 0x0202
    1384:	30 91 03 02 	lds	r19, 0x0203
    1388:	30 93 ee 02 	sts	0x02EE, r19
    138c:	20 93 ed 02 	sts	0x02ED, r18
    1390:	20 91 00 02 	lds	r18, 0x0200
    1394:	30 91 01 02 	lds	r19, 0x0201
    1398:	21 15       	cp	r18, r1
    139a:	31 05       	cpc	r19, r1
    139c:	41 f4       	brne	.+16     	; 0x13ae <malloc+0xee>
    139e:	2d b7       	in	r18, 0x3d	; 61
    13a0:	3e b7       	in	r19, 0x3e	; 62
    13a2:	40 91 04 02 	lds	r20, 0x0204
    13a6:	50 91 05 02 	lds	r21, 0x0205
    13aa:	24 1b       	sub	r18, r20
    13ac:	35 0b       	sbc	r19, r21
    13ae:	e0 91 ed 02 	lds	r30, 0x02ED
    13b2:	f0 91 ee 02 	lds	r31, 0x02EE
    13b6:	e2 17       	cp	r30, r18
    13b8:	f3 07       	cpc	r31, r19
    13ba:	a0 f4       	brcc	.+40     	; 0x13e4 <malloc+0x124>
    13bc:	2e 1b       	sub	r18, r30
    13be:	3f 0b       	sbc	r19, r31
    13c0:	28 17       	cp	r18, r24
    13c2:	39 07       	cpc	r19, r25
    13c4:	78 f0       	brcs	.+30     	; 0x13e4 <malloc+0x124>
    13c6:	ac 01       	movw	r20, r24
    13c8:	4e 5f       	subi	r20, 0xFE	; 254
    13ca:	5f 4f       	sbci	r21, 0xFF	; 255
    13cc:	24 17       	cp	r18, r20
    13ce:	35 07       	cpc	r19, r21
    13d0:	48 f0       	brcs	.+18     	; 0x13e4 <malloc+0x124>
    13d2:	4e 0f       	add	r20, r30
    13d4:	5f 1f       	adc	r21, r31
    13d6:	50 93 ee 02 	sts	0x02EE, r21
    13da:	40 93 ed 02 	sts	0x02ED, r20
    13de:	81 93       	st	Z+, r24
    13e0:	91 93       	st	Z+, r25
    13e2:	02 c0       	rjmp	.+4      	; 0x13e8 <malloc+0x128>
    13e4:	e0 e0       	ldi	r30, 0x00	; 0
    13e6:	f0 e0       	ldi	r31, 0x00	; 0
    13e8:	cf 01       	movw	r24, r30
    13ea:	df 91       	pop	r29
    13ec:	cf 91       	pop	r28
    13ee:	08 95       	ret

000013f0 <free>:
    13f0:	cf 93       	push	r28
    13f2:	df 93       	push	r29
    13f4:	00 97       	sbiw	r24, 0x00	; 0
    13f6:	09 f4       	brne	.+2      	; 0x13fa <free+0xa>
    13f8:	87 c0       	rjmp	.+270    	; 0x1508 <free+0x118>
    13fa:	fc 01       	movw	r30, r24
    13fc:	32 97       	sbiw	r30, 0x02	; 2
    13fe:	13 82       	std	Z+3, r1	; 0x03
    1400:	12 82       	std	Z+2, r1	; 0x02
    1402:	c0 91 ef 02 	lds	r28, 0x02EF
    1406:	d0 91 f0 02 	lds	r29, 0x02F0
    140a:	20 97       	sbiw	r28, 0x00	; 0
    140c:	81 f4       	brne	.+32     	; 0x142e <free+0x3e>
    140e:	20 81       	ld	r18, Z
    1410:	31 81       	ldd	r19, Z+1	; 0x01
    1412:	28 0f       	add	r18, r24
    1414:	39 1f       	adc	r19, r25
    1416:	80 91 ed 02 	lds	r24, 0x02ED
    141a:	90 91 ee 02 	lds	r25, 0x02EE
    141e:	82 17       	cp	r24, r18
    1420:	93 07       	cpc	r25, r19
    1422:	79 f5       	brne	.+94     	; 0x1482 <free+0x92>
    1424:	f0 93 ee 02 	sts	0x02EE, r31
    1428:	e0 93 ed 02 	sts	0x02ED, r30
    142c:	6d c0       	rjmp	.+218    	; 0x1508 <free+0x118>
    142e:	de 01       	movw	r26, r28
    1430:	20 e0       	ldi	r18, 0x00	; 0
    1432:	30 e0       	ldi	r19, 0x00	; 0
    1434:	ae 17       	cp	r26, r30
    1436:	bf 07       	cpc	r27, r31
    1438:	50 f4       	brcc	.+20     	; 0x144e <free+0x5e>
    143a:	12 96       	adiw	r26, 0x02	; 2
    143c:	4d 91       	ld	r20, X+
    143e:	5c 91       	ld	r21, X
    1440:	13 97       	sbiw	r26, 0x03	; 3
    1442:	9d 01       	movw	r18, r26
    1444:	41 15       	cp	r20, r1
    1446:	51 05       	cpc	r21, r1
    1448:	09 f1       	breq	.+66     	; 0x148c <free+0x9c>
    144a:	da 01       	movw	r26, r20
    144c:	f3 cf       	rjmp	.-26     	; 0x1434 <free+0x44>
    144e:	b3 83       	std	Z+3, r27	; 0x03
    1450:	a2 83       	std	Z+2, r26	; 0x02
    1452:	40 81       	ld	r20, Z
    1454:	51 81       	ldd	r21, Z+1	; 0x01
    1456:	84 0f       	add	r24, r20
    1458:	95 1f       	adc	r25, r21
    145a:	8a 17       	cp	r24, r26
    145c:	9b 07       	cpc	r25, r27
    145e:	71 f4       	brne	.+28     	; 0x147c <free+0x8c>
    1460:	8d 91       	ld	r24, X+
    1462:	9c 91       	ld	r25, X
    1464:	11 97       	sbiw	r26, 0x01	; 1
    1466:	84 0f       	add	r24, r20
    1468:	95 1f       	adc	r25, r21
    146a:	02 96       	adiw	r24, 0x02	; 2
    146c:	91 83       	std	Z+1, r25	; 0x01
    146e:	80 83       	st	Z, r24
    1470:	12 96       	adiw	r26, 0x02	; 2
    1472:	8d 91       	ld	r24, X+
    1474:	9c 91       	ld	r25, X
    1476:	13 97       	sbiw	r26, 0x03	; 3
    1478:	93 83       	std	Z+3, r25	; 0x03
    147a:	82 83       	std	Z+2, r24	; 0x02
    147c:	21 15       	cp	r18, r1
    147e:	31 05       	cpc	r19, r1
    1480:	29 f4       	brne	.+10     	; 0x148c <free+0x9c>
    1482:	f0 93 f0 02 	sts	0x02F0, r31
    1486:	e0 93 ef 02 	sts	0x02EF, r30
    148a:	3e c0       	rjmp	.+124    	; 0x1508 <free+0x118>
    148c:	d9 01       	movw	r26, r18
    148e:	13 96       	adiw	r26, 0x03	; 3
    1490:	fc 93       	st	X, r31
    1492:	ee 93       	st	-X, r30
    1494:	12 97       	sbiw	r26, 0x02	; 2
    1496:	4d 91       	ld	r20, X+
    1498:	5d 91       	ld	r21, X+
    149a:	a4 0f       	add	r26, r20
    149c:	b5 1f       	adc	r27, r21
    149e:	ea 17       	cp	r30, r26
    14a0:	fb 07       	cpc	r31, r27
    14a2:	79 f4       	brne	.+30     	; 0x14c2 <free+0xd2>
    14a4:	80 81       	ld	r24, Z
    14a6:	91 81       	ldd	r25, Z+1	; 0x01
    14a8:	84 0f       	add	r24, r20
    14aa:	95 1f       	adc	r25, r21
    14ac:	02 96       	adiw	r24, 0x02	; 2
    14ae:	d9 01       	movw	r26, r18
    14b0:	11 96       	adiw	r26, 0x01	; 1
    14b2:	9c 93       	st	X, r25
    14b4:	8e 93       	st	-X, r24
    14b6:	82 81       	ldd	r24, Z+2	; 0x02
    14b8:	93 81       	ldd	r25, Z+3	; 0x03
    14ba:	13 96       	adiw	r26, 0x03	; 3
    14bc:	9c 93       	st	X, r25
    14be:	8e 93       	st	-X, r24
    14c0:	12 97       	sbiw	r26, 0x02	; 2
    14c2:	e0 e0       	ldi	r30, 0x00	; 0
    14c4:	f0 e0       	ldi	r31, 0x00	; 0
    14c6:	8a 81       	ldd	r24, Y+2	; 0x02
    14c8:	9b 81       	ldd	r25, Y+3	; 0x03
    14ca:	00 97       	sbiw	r24, 0x00	; 0
    14cc:	19 f0       	breq	.+6      	; 0x14d4 <free+0xe4>
    14ce:	fe 01       	movw	r30, r28
    14d0:	ec 01       	movw	r28, r24
    14d2:	f9 cf       	rjmp	.-14     	; 0x14c6 <free+0xd6>
    14d4:	ce 01       	movw	r24, r28
    14d6:	02 96       	adiw	r24, 0x02	; 2
    14d8:	28 81       	ld	r18, Y
    14da:	39 81       	ldd	r19, Y+1	; 0x01
    14dc:	82 0f       	add	r24, r18
    14de:	93 1f       	adc	r25, r19
    14e0:	20 91 ed 02 	lds	r18, 0x02ED
    14e4:	30 91 ee 02 	lds	r19, 0x02EE
    14e8:	28 17       	cp	r18, r24
    14ea:	39 07       	cpc	r19, r25
    14ec:	69 f4       	brne	.+26     	; 0x1508 <free+0x118>
    14ee:	30 97       	sbiw	r30, 0x00	; 0
    14f0:	29 f4       	brne	.+10     	; 0x14fc <free+0x10c>
    14f2:	10 92 f0 02 	sts	0x02F0, r1
    14f6:	10 92 ef 02 	sts	0x02EF, r1
    14fa:	02 c0       	rjmp	.+4      	; 0x1500 <free+0x110>
    14fc:	13 82       	std	Z+3, r1	; 0x03
    14fe:	12 82       	std	Z+2, r1	; 0x02
    1500:	d0 93 ee 02 	sts	0x02EE, r29
    1504:	c0 93 ed 02 	sts	0x02ED, r28
    1508:	df 91       	pop	r29
    150a:	cf 91       	pop	r28
    150c:	08 95       	ret

0000150e <strnlen_P>:
    150e:	fc 01       	movw	r30, r24
    1510:	05 90       	lpm	r0, Z+
    1512:	61 50       	subi	r22, 0x01	; 1
    1514:	70 40       	sbci	r23, 0x00	; 0
    1516:	01 10       	cpse	r0, r1
    1518:	d8 f7       	brcc	.-10     	; 0x1510 <strnlen_P+0x2>
    151a:	80 95       	com	r24
    151c:	90 95       	com	r25
    151e:	8e 0f       	add	r24, r30
    1520:	9f 1f       	adc	r25, r31
    1522:	08 95       	ret

00001524 <memset>:
    1524:	dc 01       	movw	r26, r24
    1526:	01 c0       	rjmp	.+2      	; 0x152a <memset+0x6>
    1528:	6d 93       	st	X+, r22
    152a:	41 50       	subi	r20, 0x01	; 1
    152c:	50 40       	sbci	r21, 0x00	; 0
    152e:	e0 f7       	brcc	.-8      	; 0x1528 <memset+0x4>
    1530:	08 95       	ret

00001532 <strnlen>:
    1532:	fc 01       	movw	r30, r24
    1534:	61 50       	subi	r22, 0x01	; 1
    1536:	70 40       	sbci	r23, 0x00	; 0
    1538:	01 90       	ld	r0, Z+
    153a:	01 10       	cpse	r0, r1
    153c:	d8 f7       	brcc	.-10     	; 0x1534 <strnlen+0x2>
    153e:	80 95       	com	r24
    1540:	90 95       	com	r25
    1542:	8e 0f       	add	r24, r30
    1544:	9f 1f       	adc	r25, r31
    1546:	08 95       	ret

00001548 <fputc>:
    1548:	0f 93       	push	r16
    154a:	1f 93       	push	r17
    154c:	cf 93       	push	r28
    154e:	df 93       	push	r29
    1550:	18 2f       	mov	r17, r24
    1552:	09 2f       	mov	r16, r25
    1554:	eb 01       	movw	r28, r22
    1556:	8b 81       	ldd	r24, Y+3	; 0x03
    1558:	81 fd       	sbrc	r24, 1
    155a:	03 c0       	rjmp	.+6      	; 0x1562 <fputc+0x1a>
    155c:	8f ef       	ldi	r24, 0xFF	; 255
    155e:	9f ef       	ldi	r25, 0xFF	; 255
    1560:	20 c0       	rjmp	.+64     	; 0x15a2 <fputc+0x5a>
    1562:	82 ff       	sbrs	r24, 2
    1564:	10 c0       	rjmp	.+32     	; 0x1586 <fputc+0x3e>
    1566:	4e 81       	ldd	r20, Y+6	; 0x06
    1568:	5f 81       	ldd	r21, Y+7	; 0x07
    156a:	2c 81       	ldd	r18, Y+4	; 0x04
    156c:	3d 81       	ldd	r19, Y+5	; 0x05
    156e:	42 17       	cp	r20, r18
    1570:	53 07       	cpc	r21, r19
    1572:	7c f4       	brge	.+30     	; 0x1592 <fputc+0x4a>
    1574:	e8 81       	ld	r30, Y
    1576:	f9 81       	ldd	r31, Y+1	; 0x01
    1578:	9f 01       	movw	r18, r30
    157a:	2f 5f       	subi	r18, 0xFF	; 255
    157c:	3f 4f       	sbci	r19, 0xFF	; 255
    157e:	39 83       	std	Y+1, r19	; 0x01
    1580:	28 83       	st	Y, r18
    1582:	10 83       	st	Z, r17
    1584:	06 c0       	rjmp	.+12     	; 0x1592 <fputc+0x4a>
    1586:	e8 85       	ldd	r30, Y+8	; 0x08
    1588:	f9 85       	ldd	r31, Y+9	; 0x09
    158a:	81 2f       	mov	r24, r17
    158c:	19 95       	eicall
    158e:	89 2b       	or	r24, r25
    1590:	29 f7       	brne	.-54     	; 0x155c <fputc+0x14>
    1592:	2e 81       	ldd	r18, Y+6	; 0x06
    1594:	3f 81       	ldd	r19, Y+7	; 0x07
    1596:	2f 5f       	subi	r18, 0xFF	; 255
    1598:	3f 4f       	sbci	r19, 0xFF	; 255
    159a:	3f 83       	std	Y+7, r19	; 0x07
    159c:	2e 83       	std	Y+6, r18	; 0x06
    159e:	81 2f       	mov	r24, r17
    15a0:	90 2f       	mov	r25, r16
    15a2:	df 91       	pop	r29
    15a4:	cf 91       	pop	r28
    15a6:	1f 91       	pop	r17
    15a8:	0f 91       	pop	r16
    15aa:	08 95       	ret

000015ac <__ultoa_invert>:
    15ac:	fa 01       	movw	r30, r20
    15ae:	aa 27       	eor	r26, r26
    15b0:	28 30       	cpi	r18, 0x08	; 8
    15b2:	51 f1       	breq	.+84     	; 0x1608 <__ultoa_invert+0x5c>
    15b4:	20 31       	cpi	r18, 0x10	; 16
    15b6:	81 f1       	breq	.+96     	; 0x1618 <__ultoa_invert+0x6c>
    15b8:	e8 94       	clt
    15ba:	6f 93       	push	r22
    15bc:	6e 7f       	andi	r22, 0xFE	; 254
    15be:	6e 5f       	subi	r22, 0xFE	; 254
    15c0:	7f 4f       	sbci	r23, 0xFF	; 255
    15c2:	8f 4f       	sbci	r24, 0xFF	; 255
    15c4:	9f 4f       	sbci	r25, 0xFF	; 255
    15c6:	af 4f       	sbci	r26, 0xFF	; 255
    15c8:	b1 e0       	ldi	r27, 0x01	; 1
    15ca:	3e d0       	rcall	.+124    	; 0x1648 <__ultoa_invert+0x9c>
    15cc:	b4 e0       	ldi	r27, 0x04	; 4
    15ce:	3c d0       	rcall	.+120    	; 0x1648 <__ultoa_invert+0x9c>
    15d0:	67 0f       	add	r22, r23
    15d2:	78 1f       	adc	r23, r24
    15d4:	89 1f       	adc	r24, r25
    15d6:	9a 1f       	adc	r25, r26
    15d8:	a1 1d       	adc	r26, r1
    15da:	68 0f       	add	r22, r24
    15dc:	79 1f       	adc	r23, r25
    15de:	8a 1f       	adc	r24, r26
    15e0:	91 1d       	adc	r25, r1
    15e2:	a1 1d       	adc	r26, r1
    15e4:	6a 0f       	add	r22, r26
    15e6:	71 1d       	adc	r23, r1
    15e8:	81 1d       	adc	r24, r1
    15ea:	91 1d       	adc	r25, r1
    15ec:	a1 1d       	adc	r26, r1
    15ee:	20 d0       	rcall	.+64     	; 0x1630 <__ultoa_invert+0x84>
    15f0:	09 f4       	brne	.+2      	; 0x15f4 <__ultoa_invert+0x48>
    15f2:	68 94       	set
    15f4:	3f 91       	pop	r19
    15f6:	2a e0       	ldi	r18, 0x0A	; 10
    15f8:	26 9f       	mul	r18, r22
    15fa:	11 24       	eor	r1, r1
    15fc:	30 19       	sub	r19, r0
    15fe:	30 5d       	subi	r19, 0xD0	; 208
    1600:	31 93       	st	Z+, r19
    1602:	de f6       	brtc	.-74     	; 0x15ba <__ultoa_invert+0xe>
    1604:	cf 01       	movw	r24, r30
    1606:	08 95       	ret
    1608:	46 2f       	mov	r20, r22
    160a:	47 70       	andi	r20, 0x07	; 7
    160c:	40 5d       	subi	r20, 0xD0	; 208
    160e:	41 93       	st	Z+, r20
    1610:	b3 e0       	ldi	r27, 0x03	; 3
    1612:	0f d0       	rcall	.+30     	; 0x1632 <__ultoa_invert+0x86>
    1614:	c9 f7       	brne	.-14     	; 0x1608 <__ultoa_invert+0x5c>
    1616:	f6 cf       	rjmp	.-20     	; 0x1604 <__ultoa_invert+0x58>
    1618:	46 2f       	mov	r20, r22
    161a:	4f 70       	andi	r20, 0x0F	; 15
    161c:	40 5d       	subi	r20, 0xD0	; 208
    161e:	4a 33       	cpi	r20, 0x3A	; 58
    1620:	18 f0       	brcs	.+6      	; 0x1628 <__ultoa_invert+0x7c>
    1622:	49 5d       	subi	r20, 0xD9	; 217
    1624:	31 fd       	sbrc	r19, 1
    1626:	40 52       	subi	r20, 0x20	; 32
    1628:	41 93       	st	Z+, r20
    162a:	02 d0       	rcall	.+4      	; 0x1630 <__ultoa_invert+0x84>
    162c:	a9 f7       	brne	.-22     	; 0x1618 <__ultoa_invert+0x6c>
    162e:	ea cf       	rjmp	.-44     	; 0x1604 <__ultoa_invert+0x58>
    1630:	b4 e0       	ldi	r27, 0x04	; 4
    1632:	a6 95       	lsr	r26
    1634:	97 95       	ror	r25
    1636:	87 95       	ror	r24
    1638:	77 95       	ror	r23
    163a:	67 95       	ror	r22
    163c:	ba 95       	dec	r27
    163e:	c9 f7       	brne	.-14     	; 0x1632 <__ultoa_invert+0x86>
    1640:	00 97       	sbiw	r24, 0x00	; 0
    1642:	61 05       	cpc	r22, r1
    1644:	71 05       	cpc	r23, r1
    1646:	08 95       	ret
    1648:	9b 01       	movw	r18, r22
    164a:	ac 01       	movw	r20, r24
    164c:	0a 2e       	mov	r0, r26
    164e:	06 94       	lsr	r0
    1650:	57 95       	ror	r21
    1652:	47 95       	ror	r20
    1654:	37 95       	ror	r19
    1656:	27 95       	ror	r18
    1658:	ba 95       	dec	r27
    165a:	c9 f7       	brne	.-14     	; 0x164e <__ultoa_invert+0xa2>
    165c:	62 0f       	add	r22, r18
    165e:	73 1f       	adc	r23, r19
    1660:	84 1f       	adc	r24, r20
    1662:	95 1f       	adc	r25, r21
    1664:	a0 1d       	adc	r26, r0
    1666:	08 95       	ret

00001668 <_exit>:
    1668:	f8 94       	cli

0000166a <__stop_program>:
    166a:	ff cf       	rjmp	.-2      	; 0x166a <__stop_program>
