library ieee;
use ieee.std_logic_1164.all;

ENTITY adder IS
  GENERIC(Width : INTEGER := 32); 
  PORT(
    a, b   : in  BIT_VECTOR(Width-1 DOWNTO 0);
    cin    : in  BIT;
    y      : out BIT_VECTOR(Width-1 DOWNTO 0);
    cout   : out BIT
  ); 
END adder;

ARCHITECTURE teste OF adder IS
  COMPONENT som_1a
    PORT(a, b, cin : in BIT; s, cout : out BIT);
  END COMPONENT;

  SIGNAL v : BIT_VECTOR(Width DOWNTO 0);
BEGIN
  v(0) <= cin;
  cout <= v(Width);

  sum: FOR i IN 0 TO Width-1 GENERATE
    interno: som_1a PORT MAP (
      a => a(i),
      b => b(i),
      cin => v(i),
      s => y(i),
      cout => v(i+1)
    );
  END GENERATE;
END teste;