// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.365000,HLS_SYN_LAT=14,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=74,HLS_SYN_FF=9219,HLS_SYN_LUT=33865,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [175:0] x_V;
output  [10:0] y_0_V;
output   y_0_V_ap_vld;
output  [10:0] y_1_V;
output   y_1_V_ap_vld;
output  [10:0] y_2_V;
output   y_2_V_ap_vld;
output  [10:0] y_3_V;
output   y_3_V_ap_vld;
output  [10:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
reg    ap_block_pp0_stage0_11001;
reg   [175:0] x_V_preg;
reg   [175:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [10:0] p_Val2_12_fu_310_p4;
reg  signed [10:0] p_Val2_12_reg_1489;
reg   [10:0] p_Val2_12_reg_1489_pp0_iter1_reg;
reg  signed [10:0] p_Val2_12_reg_1489_pp0_iter2_reg;
reg  signed [10:0] p_Val2_12_reg_1489_pp0_iter3_reg;
reg  signed [10:0] p_Val2_12_reg_1489_pp0_iter4_reg;
reg  signed [10:0] p_Val2_12_reg_1489_pp0_iter5_reg;
reg  signed [10:0] p_Val2_12_reg_1489_pp0_iter6_reg;
reg  signed [10:0] p_Val2_12_reg_1489_pp0_iter7_reg;
reg  signed [10:0] p_Val2_12_reg_1489_pp0_iter8_reg;
wire  signed [10:0] p_Val2_5_fu_324_p4;
reg  signed [10:0] p_Val2_5_reg_1500;
reg  signed [10:0] p_Val2_5_reg_1500_pp0_iter1_reg;
reg  signed [10:0] p_Val2_5_reg_1500_pp0_iter2_reg;
reg  signed [10:0] p_Val2_5_reg_1500_pp0_iter3_reg;
reg  signed [10:0] p_Val2_5_reg_1500_pp0_iter4_reg;
reg  signed [10:0] p_Val2_5_reg_1500_pp0_iter5_reg;
reg  signed [10:0] p_Val2_5_reg_1500_pp0_iter6_reg;
reg  signed [10:0] p_Val2_5_reg_1500_pp0_iter7_reg;
reg  signed [10:0] p_Val2_5_reg_1500_pp0_iter8_reg;
wire  signed [10:0] p_Val2_4_fu_334_p4;
reg  signed [10:0] p_Val2_4_reg_1509;
reg  signed [10:0] p_Val2_4_reg_1509_pp0_iter1_reg;
reg  signed [10:0] p_Val2_4_reg_1509_pp0_iter2_reg;
reg  signed [10:0] p_Val2_4_reg_1509_pp0_iter3_reg;
reg  signed [10:0] p_Val2_4_reg_1509_pp0_iter4_reg;
reg  signed [10:0] p_Val2_4_reg_1509_pp0_iter5_reg;
reg  signed [10:0] p_Val2_4_reg_1509_pp0_iter6_reg;
reg  signed [10:0] p_Val2_4_reg_1509_pp0_iter7_reg;
reg  signed [10:0] p_Val2_4_reg_1509_pp0_iter8_reg;
reg  signed [10:0] p_Val2_2_reg_1521;
reg  signed [10:0] p_Val2_2_reg_1521_pp0_iter1_reg;
reg  signed [10:0] p_Val2_2_reg_1521_pp0_iter2_reg;
reg  signed [10:0] p_Val2_2_reg_1521_pp0_iter3_reg;
reg  signed [10:0] p_Val2_2_reg_1521_pp0_iter4_reg;
reg  signed [10:0] p_Val2_2_reg_1521_pp0_iter5_reg;
reg  signed [10:0] p_Val2_2_reg_1521_pp0_iter6_reg;
reg  signed [10:0] p_Val2_2_reg_1521_pp0_iter7_reg;
reg  signed [10:0] p_Val2_2_reg_1521_pp0_iter8_reg;
wire  signed [15:0] sext_ln728_fu_355_p1;
reg  signed [15:0] sext_ln728_reg_1531;
reg  signed [15:0] sext_ln728_reg_1531_pp0_iter1_reg;
reg  signed [15:0] sext_ln728_reg_1531_pp0_iter2_reg;
reg  signed [15:0] sext_ln728_reg_1531_pp0_iter3_reg;
reg  signed [15:0] sext_ln728_reg_1531_pp0_iter4_reg;
reg  signed [15:0] sext_ln728_reg_1531_pp0_iter5_reg;
reg  signed [15:0] sext_ln728_reg_1531_pp0_iter6_reg;
reg  signed [15:0] sext_ln728_reg_1531_pp0_iter7_reg;
wire  signed [15:0] mul_ln1192_1_fu_1331_p2;
reg  signed [15:0] mul_ln1192_1_reg_1536;
wire  signed [10:0] p_Val2_23_fu_371_p4;
reg  signed [10:0] p_Val2_23_reg_1551;
reg  signed [10:0] p_Val2_23_reg_1551_pp0_iter1_reg;
reg  signed [10:0] p_Val2_23_reg_1551_pp0_iter2_reg;
reg  signed [10:0] p_Val2_23_reg_1551_pp0_iter3_reg;
reg  signed [10:0] p_Val2_23_reg_1551_pp0_iter4_reg;
reg  signed [10:0] p_Val2_23_reg_1551_pp0_iter5_reg;
reg  signed [10:0] p_Val2_23_reg_1551_pp0_iter6_reg;
reg  signed [10:0] p_Val2_23_reg_1551_pp0_iter7_reg;
reg   [10:0] trunc_ln708_9_reg_1563;
reg   [10:0] trunc_ln_reg_1568;
wire  signed [15:0] sext_ln1118_6_fu_433_p1;
reg  signed [15:0] sext_ln1118_6_reg_1578;
wire  signed [11:0] lhs_V_3_fu_465_p1;
reg  signed [11:0] lhs_V_3_reg_1588;
reg  signed [11:0] lhs_V_3_reg_1588_pp0_iter2_reg;
reg  signed [11:0] lhs_V_3_reg_1588_pp0_iter3_reg;
reg  signed [11:0] lhs_V_3_reg_1588_pp0_iter4_reg;
reg  signed [11:0] lhs_V_3_reg_1588_pp0_iter5_reg;
reg  signed [11:0] lhs_V_3_reg_1588_pp0_iter6_reg;
reg  signed [11:0] lhs_V_3_reg_1588_pp0_iter7_reg;
reg   [10:0] trunc_ln708_4_reg_1593;
reg   [10:0] trunc_ln708_6_reg_1598;
wire  signed [17:0] grp_fu_1372_p3;
reg  signed [17:0] ret_V_21_reg_1603;
reg   [10:0] trunc_ln708_s_reg_1608;
wire  signed [11:0] r_V_46_fu_528_p3;
reg  signed [11:0] r_V_46_reg_1613;
reg  signed [11:0] r_V_46_reg_1613_pp0_iter3_reg;
reg  signed [11:0] r_V_46_reg_1613_pp0_iter4_reg;
reg  signed [11:0] r_V_46_reg_1613_pp0_iter5_reg;
reg  signed [11:0] r_V_46_reg_1613_pp0_iter6_reg;
reg  signed [11:0] r_V_46_reg_1613_pp0_iter7_reg;
reg  signed [11:0] r_V_46_reg_1613_pp0_iter8_reg;
reg   [10:0] trunc_ln708_7_reg_1623;
reg   [10:0] trunc_ln708_10_reg_1628;
reg  signed [6:0] outsin_V_reg_1643;
reg   [6:0] outcos_V_9_reg_1649;
reg  signed [6:0] outcos_V_2_reg_1654;
reg  signed [6:0] outcos_V_10_reg_1659;
reg  signed [6:0] outcos_V_4_reg_1665;
reg  signed [6:0] outcos_V_4_reg_1665_pp0_iter9_reg;
reg  signed [6:0] outcos_V_4_reg_1665_pp0_iter10_reg;
reg  signed [6:0] outcos_V_4_reg_1665_pp0_iter11_reg;
reg  signed [6:0] outcos_V_4_reg_1665_pp0_iter12_reg;
wire  signed [21:0] r_V_21_fu_1398_p2;
reg  signed [21:0] r_V_21_reg_1671;
wire  signed [25:0] r_V_23_fu_1404_p2;
reg  signed [25:0] r_V_23_reg_1676;
wire  signed [15:0] mul_ln728_fu_1410_p2;
reg  signed [15:0] mul_ln728_reg_1681;
wire   [7:0] ret_V_17_fu_691_p2;
reg   [7:0] ret_V_17_reg_1686;
wire   [14:0] ret_V_29_fu_745_p2;
reg   [14:0] ret_V_29_reg_1691;
reg   [14:0] ret_V_29_reg_1691_pp0_iter10_reg;
wire   [12:0] ret_V_30_fu_765_p2;
reg   [12:0] ret_V_30_reg_1696;
wire  signed [17:0] grp_fu_1415_p3;
reg  signed [17:0] ret_V_7_reg_1701;
wire   [7:0] r_V_52_fu_829_p2;
reg   [7:0] r_V_52_reg_1706;
wire  signed [13:0] r_V_53_fu_838_p2;
reg  signed [13:0] r_V_53_reg_1711;
wire  signed [21:0] r_V_17_fu_1431_p2;
reg  signed [21:0] r_V_17_reg_1717;
wire  signed [17:0] grp_fu_1437_p3;
reg  signed [17:0] ret_V_10_reg_1722;
wire  signed [20:0] grp_fu_1423_p3;
reg  signed [20:0] sub_ln700_2_reg_1727;
wire  signed [40:0] mul_ln700_2_fu_877_p2;
reg  signed [40:0] mul_ln700_2_reg_1732;
wire   [13:0] r_V_25_fu_886_p2;
reg   [13:0] r_V_25_reg_1737;
wire  signed [20:0] grp_fu_1445_p3;
reg  signed [20:0] ret_V_40_reg_1742;
wire   [7:0] ret_V_24_fu_915_p2;
reg   [7:0] ret_V_24_reg_1747;
reg   [6:0] outsin_V_9_reg_1752;
wire   [12:0] add_ln1192_fu_946_p2;
reg  signed [12:0] add_ln1192_reg_1757;
reg  signed [6:0] outsin_V_1_reg_1762;
wire  signed [31:0] r_V_14_fu_1453_p2;
reg  signed [31:0] r_V_14_reg_1767;
reg   [6:0] outsin_V_5_reg_1772;
reg   [10:0] trunc_ln708_5_reg_1777;
reg   [10:0] trunc_ln708_5_reg_1777_pp0_iter11_reg;
reg   [10:0] trunc_ln708_5_reg_1777_pp0_iter12_reg;
reg   [10:0] trunc_ln708_5_reg_1777_pp0_iter13_reg;
wire  signed [34:0] r_V_27_fu_1468_p2;
reg  signed [34:0] r_V_27_reg_1782;
reg   [6:0] outcos_V_5_reg_1787;
wire  signed [29:0] r_V_36_fu_1474_p2;
reg  signed [29:0] r_V_36_reg_1792;
reg   [6:0] outcos_V_7_reg_1797;
reg   [10:0] trunc_ln708_1_reg_1802;
reg   [10:0] trunc_ln708_1_reg_1802_pp0_iter12_reg;
reg   [10:0] trunc_ln708_1_reg_1802_pp0_iter13_reg;
wire   [38:0] r_V_15_fu_1159_p2;
reg   [38:0] r_V_15_reg_1807;
reg   [6:0] outsin_V_6_reg_1812;
wire   [44:0] r_V_30_fu_1185_p2;
reg   [44:0] r_V_30_reg_1817;
wire   [13:0] r_V_32_fu_1199_p2;
reg   [13:0] r_V_32_reg_1822;
wire   [43:0] r_V_39_fu_1221_p2;
reg   [43:0] r_V_39_reg_1827;
wire   [13:0] r_V_43_fu_1235_p2;
reg   [13:0] r_V_43_reg_1832;
wire  signed [40:0] mul_ln1192_2_fu_1247_p2;
reg  signed [40:0] mul_ln1192_2_reg_1837;
wire   [50:0] mul_ln1192_5_fu_1259_p2;
reg   [50:0] mul_ln1192_5_reg_1842;
wire   [45:0] mul_ln1192_7_fu_1271_p2;
reg   [45:0] mul_ln1192_7_reg_1847;
wire   [40:0] mul_ln1192_3_fu_1280_p2;
reg   [40:0] mul_ln1192_3_reg_1852;
reg   [10:0] trunc_ln708_8_reg_1857;
reg   [10:0] trunc_ln708_11_reg_1862;
reg    ap_block_pp0_stage0_subdone;
wire   [10:0] grp_generic_sincos_11_6_s_fu_225_in_V;
wire   [6:0] grp_generic_sincos_11_6_s_fu_225_ap_return_0;
wire   [6:0] grp_generic_sincos_11_6_s_fu_225_ap_return_1;
reg    grp_generic_sincos_11_6_s_fu_225_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call30;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call30;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call30;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call30;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call30;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call30;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call30;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call30;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call30;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call30;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call30;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call30;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call30;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call30;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call30;
reg    ap_block_pp0_stage0_11001_ignoreCallOp22;
wire   [10:0] grp_generic_sincos_11_6_s_fu_230_in_V;
wire   [6:0] grp_generic_sincos_11_6_s_fu_230_ap_return_0;
wire   [6:0] grp_generic_sincos_11_6_s_fu_230_ap_return_1;
reg    grp_generic_sincos_11_6_s_fu_230_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call74;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call74;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call74;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call74;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call74;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call74;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call74;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call74;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call74;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call74;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call74;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call74;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call74;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call74;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call74;
reg    ap_block_pp0_stage0_11001_ignoreCallOp26;
wire   [10:0] grp_generic_sincos_11_6_s_fu_235_in_V;
wire   [6:0] grp_generic_sincos_11_6_s_fu_235_ap_return_0;
wire   [6:0] grp_generic_sincos_11_6_s_fu_235_ap_return_1;
reg    grp_generic_sincos_11_6_s_fu_235_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call80;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call80;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call80;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call80;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call80;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call80;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call80;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call80;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call80;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call80;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call80;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call80;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call80;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call80;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call80;
reg    ap_block_pp0_stage0_11001_ignoreCallOp28;
wire   [10:0] grp_generic_sincos_11_6_s_fu_240_in_V;
wire   [6:0] grp_generic_sincos_11_6_s_fu_240_ap_return_0;
wire   [6:0] grp_generic_sincos_11_6_s_fu_240_ap_return_1;
reg    grp_generic_sincos_11_6_s_fu_240_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call102;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call102;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call102;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call102;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call102;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call102;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call102;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call102;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call102;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call102;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call102;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call102;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call102;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call102;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call102;
reg    ap_block_pp0_stage0_11001_ignoreCallOp30;
wire   [10:0] grp_generic_sincos_11_6_s_fu_245_in_V;
wire   [6:0] grp_generic_sincos_11_6_s_fu_245_ap_return_0;
wire   [6:0] grp_generic_sincos_11_6_s_fu_245_ap_return_1;
reg    grp_generic_sincos_11_6_s_fu_245_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call86;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call86;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call86;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call86;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call86;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call86;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call86;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call86;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call86;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call86;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call86;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call86;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call86;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call86;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call86;
reg    ap_block_pp0_stage0_11001_ignoreCallOp45;
wire   [10:0] grp_generic_sincos_11_6_s_fu_250_in_V;
wire   [6:0] grp_generic_sincos_11_6_s_fu_250_ap_return_0;
wire   [6:0] grp_generic_sincos_11_6_s_fu_250_ap_return_1;
reg    grp_generic_sincos_11_6_s_fu_250_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call97;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call97;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call97;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call97;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call97;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call97;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call97;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call97;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call97;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call97;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call97;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call97;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call97;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call97;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call97;
reg    ap_block_pp0_stage0_11001_ignoreCallOp52;
wire   [6:0] grp_generic_sincos_11_6_s_fu_255_ap_return_0;
wire   [6:0] grp_generic_sincos_11_6_s_fu_255_ap_return_1;
reg    grp_generic_sincos_11_6_s_fu_255_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call231;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call231;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call231;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call231;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call231;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call231;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call231;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call231;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call231;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call231;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call231;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call231;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call231;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call231;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call231;
reg    ap_block_pp0_stage0_11001_ignoreCallOp70;
wire   [10:0] grp_generic_sincos_11_6_s_fu_260_in_V;
wire   [6:0] grp_generic_sincos_11_6_s_fu_260_ap_return_0;
wire   [6:0] grp_generic_sincos_11_6_s_fu_260_ap_return_1;
reg    grp_generic_sincos_11_6_s_fu_260_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call37;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call37;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call37;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call37;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call37;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call37;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call37;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call37;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call37;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call37;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call37;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call37;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call37;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call37;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call37;
reg    ap_block_pp0_stage0_11001_ignoreCallOp78;
wire   [6:0] grp_generic_sincos_11_6_s_fu_265_ap_return_0;
wire   [6:0] grp_generic_sincos_11_6_s_fu_265_ap_return_1;
reg    grp_generic_sincos_11_6_s_fu_265_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call51;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call51;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call51;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call51;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call51;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call51;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call51;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call51;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call51;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call51;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call51;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call51;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call51;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call51;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call51;
reg    ap_block_pp0_stage0_11001_ignoreCallOp79;
wire   [6:0] grp_generic_sincos_11_6_s_fu_270_ap_return_0;
wire   [6:0] grp_generic_sincos_11_6_s_fu_270_ap_return_1;
reg    grp_generic_sincos_11_6_s_fu_270_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call112;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call112;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call112;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call112;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call112;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call112;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call112;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call112;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call112;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call112;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call112;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call112;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call112;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call112;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call112;
reg    ap_block_pp0_stage0_11001_ignoreCallOp85;
wire   [6:0] grp_generic_sincos_11_6_s_fu_275_ap_return_0;
wire   [6:0] grp_generic_sincos_11_6_s_fu_275_ap_return_1;
reg    grp_generic_sincos_11_6_s_fu_275_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call173;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call173;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call173;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call173;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call173;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call173;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call173;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call173;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call173;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call173;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call173;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call173;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call173;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call173;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call173;
reg    ap_block_pp0_stage0_11001_ignoreCallOp86;
wire   [6:0] grp_generic_sincos_11_6_s_fu_280_ap_return_0;
wire   [6:0] grp_generic_sincos_11_6_s_fu_280_ap_return_1;
reg    grp_generic_sincos_11_6_s_fu_280_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call198;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call198;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call198;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call198;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call198;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call198;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call198;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call198;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call198;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call198;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call198;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call198;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call198;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call198;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call198;
reg    ap_block_pp0_stage0_11001_ignoreCallOp87;
wire   [6:0] grp_generic_sincos_11_6_s_fu_285_ap_return_0;
wire   [6:0] grp_generic_sincos_11_6_s_fu_285_ap_return_1;
reg    grp_generic_sincos_11_6_s_fu_285_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call241;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call241;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call241;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call241;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call241;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call241;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call241;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call241;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call241;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call241;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call241;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call241;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call241;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call241;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call241;
reg    ap_block_pp0_stage0_11001_ignoreCallOp95;
wire   [10:0] grp_generic_sincos_11_6_s_fu_290_in_V;
wire   [6:0] grp_generic_sincos_11_6_s_fu_290_ap_return_0;
wire   [6:0] grp_generic_sincos_11_6_s_fu_290_ap_return_1;
reg    grp_generic_sincos_11_6_s_fu_290_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call62;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call62;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call62;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call62;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call62;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call62;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call62;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call62;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call62;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call62;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call62;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call62;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call62;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call62;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call62;
reg    ap_block_pp0_stage0_11001_ignoreCallOp110;
wire   [10:0] grp_generic_sincos_11_6_s_fu_295_in_V;
wire   [6:0] grp_generic_sincos_11_6_s_fu_295_ap_return_0;
wire   [6:0] grp_generic_sincos_11_6_s_fu_295_ap_return_1;
reg    grp_generic_sincos_11_6_s_fu_295_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call118;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call118;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call118;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call118;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call118;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call118;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call118;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call118;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call118;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call118;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call118;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call118;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call118;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call118;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call118;
reg    ap_block_pp0_stage0_11001_ignoreCallOp118;
wire   [6:0] grp_generic_sincos_11_6_s_fu_300_ap_return_0;
wire   [6:0] grp_generic_sincos_11_6_s_fu_300_ap_return_1;
reg    grp_generic_sincos_11_6_s_fu_300_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call213;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call213;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call213;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call213;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call213;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call213;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call213;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call213;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call213;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call213;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call213;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call213;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call213;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call213;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call213;
reg    ap_block_pp0_stage0_11001_ignoreCallOp121;
wire   [6:0] grp_generic_sincos_11_6_s_fu_305_ap_return_0;
wire   [6:0] grp_generic_sincos_11_6_s_fu_305_ap_return_1;
reg    grp_generic_sincos_11_6_s_fu_305_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call257;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call257;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call257;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call257;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call257;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call257;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call257;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call257;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call257;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call257;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call257;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call257;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call257;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call257;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call257;
reg    ap_block_pp0_stage0_11001_ignoreCallOp124;
reg    ap_block_pp0_stage0_01001;
wire  signed [15:0] grp_fu_1337_p3;
wire  signed [15:0] grp_fu_1346_p3;
(* use_dsp48 = "no" *) wire   [15:0] ret_V_32_fu_405_p2;
wire   [14:0] shl_ln1118_5_fu_426_p3;
wire   [12:0] shl_ln1118_6_fu_437_p3;
wire  signed [15:0] sext_ln1118_7_fu_444_p1;
wire   [15:0] r_V_51_fu_448_p2;
wire  signed [11:0] rhs_V_4_fu_468_p1;
wire   [11:0] ret_V_37_fu_471_p2;
wire  signed [12:0] lhs_V_5_fu_477_p1;
wire   [12:0] ret_V_14_fu_481_p2;
wire  signed [15:0] grp_fu_1354_p3;
wire  signed [15:0] grp_fu_1363_p3;
wire  signed [15:0] grp_fu_1380_p3;
wire  signed [20:0] grp_fu_1389_p3;
wire  signed [15:0] sext_ln1118_4_fu_535_p1;
wire   [14:0] shl_ln1118_7_fu_571_p3;
wire   [11:0] shl_ln1118_8_fu_582_p3;
wire  signed [15:0] sext_ln1118_18_fu_578_p1;
wire  signed [15:0] sext_ln1118_19_fu_589_p1;
wire   [15:0] r_V_55_fu_566_p2;
wire   [15:0] r_V_56_fu_593_p2;
wire   [15:0] add_ln1192_21_fu_599_p2;
wire   [15:0] ret_V_46_fu_605_p2;
wire   [10:0] sub_ln703_fu_621_p2;
wire  signed [11:0] rhs_V_3_fu_661_p1;
wire   [11:0] ret_V_36_fu_664_p2;
wire  signed [12:0] lhs_V_4_fu_669_p1;
wire   [12:0] ret_V_12_fu_673_p2;
wire  signed [7:0] sext_ln703_16_fu_687_p1;
wire   [12:0] shl_ln_fu_700_p3;
wire  signed [13:0] sext_ln1118_1_fu_707_p1;
wire  signed [13:0] sext_ln1118_fu_697_p1;
wire   [12:0] shl_ln1118_1_fu_720_p3;
wire  signed [13:0] sext_ln1118_3_fu_727_p1;
wire  signed [13:0] sext_ln1118_2_fu_717_p1;
wire   [13:0] r_V_44_fu_711_p2;
wire   [13:0] r_V_45_fu_731_p2;
wire  signed [14:0] sext_ln703_1_fu_737_p1;
wire  signed [14:0] sext_ln703_2_fu_741_p1;
wire   [7:0] r_V_47_fu_751_p3;
wire  signed [12:0] sext_ln703_3_fu_758_p1;
wire  signed [12:0] sext_ln703_4_fu_761_p1;
wire  signed [11:0] r_V_7_fu_774_p1;
wire   [11:0] r_V_50_fu_777_p2;
wire  signed [11:0] sext_ln703_7_fu_783_p1;
wire   [11:0] ret_V_34_fu_786_p2;
wire  signed [11:0] ret_V_fu_792_p2;
wire  signed [11:0] rhs_V_1_fu_809_p3;
wire  signed [7:0] r_V_10_fu_825_p1;
wire  signed [6:0] r_V_53_fu_838_p0;
wire  signed [13:0] r_V_12_fu_835_p1;
wire  signed [6:0] r_V_53_fu_838_p1;
wire  signed [15:0] rhs_V_8_fu_850_p3;
wire  signed [25:0] mul_ln700_2_fu_877_p0;
wire  signed [21:0] mul_ln700_2_fu_877_p1;
wire  signed [6:0] r_V_25_fu_886_p0;
wire  signed [13:0] r_V_24_fu_883_p1;
wire  signed [6:0] r_V_25_fu_886_p1;
wire  signed [7:0] r_V_26_fu_895_p0;
wire  signed [15:0] sext_ln1116_6_fu_892_p1;
wire  signed [7:0] r_V_26_fu_895_p1;
wire  signed [15:0] r_V_26_fu_895_p2;
wire  signed [7:0] sext_ln703_18_fu_912_p1;
wire   [7:0] r_V_48_fu_929_p3;
wire  signed [12:0] sext_ln703_5_fu_937_p1;
wire   [12:0] ret_V_31_fu_941_p2;
wire   [12:0] lhs_V_1_fu_956_p3;
wire  signed [13:0] sext_ln728_3_fu_963_p1;
wire  signed [13:0] ret_V_8_fu_967_p2;
wire  signed [13:0] mul_ln700_3_fu_999_p1;
wire  signed [30:0] grp_fu_1459_p3;
wire   [40:0] shl_ln700_1_fu_1004_p3;
wire   [40:0] mul_ln700_3_fu_999_p2;
wire   [36:0] rhs_V_5_fu_1021_p3;
wire  signed [40:0] sext_ln728_5_fu_1029_p1;
wire   [40:0] sub_ln700_1_fu_1011_p2;
wire   [40:0] ret_V_39_fu_1033_p2;
(* use_dsp48 = "no" *) wire  signed [20:0] ret_V_19_fu_1049_p2;
wire  signed [7:0] r_V_33_fu_1068_p0;
wire  signed [15:0] sext_ln1116_11_fu_1065_p1;
wire  signed [7:0] r_V_33_fu_1068_p1;
wire  signed [6:0] r_V_35_fu_1077_p0;
wire  signed [13:0] r_V_34_fu_1074_p1;
wire  signed [6:0] r_V_35_fu_1077_p1;
wire  signed [15:0] r_V_33_fu_1068_p2;
wire  signed [13:0] r_V_35_fu_1077_p2;
wire  signed [19:0] lhs_V_fu_1101_p3;
wire  signed [6:0] r_V_49_fu_1120_p0;
wire  signed [13:0] r_V_fu_1116_p1;
wire  signed [6:0] r_V_49_fu_1120_p1;
wire   [13:0] r_V_49_fu_1120_p2;
wire   [18:0] rhs_V_fu_1126_p3;
wire  signed [20:0] sext_ln728_1_fu_1134_p1;
wire  signed [20:0] grp_fu_1480_p3;
(* use_dsp48 = "no" *) wire   [20:0] ret_V_33_fu_1138_p2;
wire  signed [31:0] r_V_15_fu_1159_p0;
wire  signed [6:0] r_V_15_fu_1159_p1;
wire  signed [6:0] r_V_29_fu_1172_p0;
wire  signed [13:0] r_V_28_fu_1169_p1;
wire  signed [6:0] r_V_29_fu_1172_p1;
wire   [13:0] r_V_29_fu_1172_p2;
wire  signed [34:0] r_V_30_fu_1185_p0;
wire  signed [13:0] r_V_30_fu_1185_p1;
wire  signed [6:0] r_V_32_fu_1199_p0;
wire  signed [13:0] r_V_31_fu_1195_p1;
wire  signed [6:0] r_V_32_fu_1199_p1;
wire  signed [6:0] r_V_38_fu_1208_p0;
wire  signed [13:0] r_V_37_fu_1205_p1;
wire  signed [6:0] r_V_38_fu_1208_p1;
wire   [13:0] r_V_38_fu_1208_p2;
wire  signed [29:0] r_V_39_fu_1221_p0;
wire  signed [13:0] r_V_39_fu_1221_p1;
wire  signed [6:0] r_V_43_fu_1235_p0;
wire  signed [13:0] r_V_42_fu_1231_p1;
wire  signed [6:0] r_V_43_fu_1235_p1;
wire  signed [38:0] mul_ln1192_2_fu_1247_p0;
wire  signed [6:0] mul_ln1192_2_fu_1247_p1;
wire  signed [44:0] mul_ln1192_5_fu_1259_p0;
wire  signed [13:0] mul_ln1192_5_fu_1259_p1;
wire  signed [43:0] mul_ln1192_7_fu_1271_p0;
wire  signed [13:0] mul_ln1192_7_fu_1271_p1;
wire  signed [6:0] mul_ln1192_3_fu_1280_p1;
wire   [50:0] ret_V_43_fu_1285_p2;
wire   [45:0] ret_V_47_fu_1300_p2;
wire   [40:0] ret_V_35_fu_1315_p2;
wire  signed [5:0] mul_ln1192_1_fu_1331_p0;
wire   [8:0] grp_fu_1337_p0;
wire   [15:0] grp_fu_1337_p2;
wire   [5:0] grp_fu_1346_p0;
wire  signed [12:0] grp_fu_1354_p0;
wire  signed [15:0] sext_ln1118_12_fu_487_p1;
wire  signed [12:0] grp_fu_1354_p1;
wire   [15:0] grp_fu_1354_p2;
wire   [7:0] grp_fu_1363_p0;
wire  signed [10:0] grp_fu_1363_p1;
wire  signed [15:0] sext_ln1118_14_fu_507_p1;
wire   [10:0] grp_fu_1363_p2;
wire   [7:0] grp_fu_1372_p0;
wire   [13:0] grp_fu_1372_p2;
wire   [7:0] grp_fu_1380_p0;
wire  signed [10:0] grp_fu_1380_p1;
wire   [8:0] grp_fu_1380_p2;
wire   [20:0] grp_fu_1389_p2;
wire  signed [10:0] r_V_21_fu_1398_p0;
wire  signed [21:0] r_V_20_fu_658_p1;
wire  signed [10:0] r_V_21_fu_1398_p1;
wire  signed [12:0] r_V_23_fu_1404_p0;
wire  signed [25:0] r_V_22_fu_679_p1;
wire  signed [12:0] r_V_23_fu_1404_p1;
wire  signed [5:0] mul_ln728_fu_1410_p0;
wire  signed [10:0] mul_ln728_fu_1410_p1;
wire  signed [10:0] r_V_17_fu_1431_p0;
wire  signed [21:0] r_V_16_fu_771_p1;
wire  signed [10:0] r_V_17_fu_1431_p1;
wire  signed [5:0] grp_fu_1445_p0;
wire   [20:0] grp_fu_1445_p2;
wire   [30:0] grp_fu_1459_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to13;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 x_V_preg = 176'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

generic_sincos_11_6_s grp_generic_sincos_11_6_s_fu_225(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_11_6_s_fu_225_in_V),
    .ap_return_0(grp_generic_sincos_11_6_s_fu_225_ap_return_0),
    .ap_return_1(grp_generic_sincos_11_6_s_fu_225_ap_return_1),
    .ap_ce(grp_generic_sincos_11_6_s_fu_225_ap_ce)
);

generic_sincos_11_6_s grp_generic_sincos_11_6_s_fu_230(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_11_6_s_fu_230_in_V),
    .ap_return_0(grp_generic_sincos_11_6_s_fu_230_ap_return_0),
    .ap_return_1(grp_generic_sincos_11_6_s_fu_230_ap_return_1),
    .ap_ce(grp_generic_sincos_11_6_s_fu_230_ap_ce)
);

generic_sincos_11_6_s grp_generic_sincos_11_6_s_fu_235(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_11_6_s_fu_235_in_V),
    .ap_return_0(grp_generic_sincos_11_6_s_fu_235_ap_return_0),
    .ap_return_1(grp_generic_sincos_11_6_s_fu_235_ap_return_1),
    .ap_ce(grp_generic_sincos_11_6_s_fu_235_ap_ce)
);

generic_sincos_11_6_s grp_generic_sincos_11_6_s_fu_240(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_11_6_s_fu_240_in_V),
    .ap_return_0(grp_generic_sincos_11_6_s_fu_240_ap_return_0),
    .ap_return_1(grp_generic_sincos_11_6_s_fu_240_ap_return_1),
    .ap_ce(grp_generic_sincos_11_6_s_fu_240_ap_ce)
);

generic_sincos_11_6_s grp_generic_sincos_11_6_s_fu_245(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_11_6_s_fu_245_in_V),
    .ap_return_0(grp_generic_sincos_11_6_s_fu_245_ap_return_0),
    .ap_return_1(grp_generic_sincos_11_6_s_fu_245_ap_return_1),
    .ap_ce(grp_generic_sincos_11_6_s_fu_245_ap_ce)
);

generic_sincos_11_6_s grp_generic_sincos_11_6_s_fu_250(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_11_6_s_fu_250_in_V),
    .ap_return_0(grp_generic_sincos_11_6_s_fu_250_ap_return_0),
    .ap_return_1(grp_generic_sincos_11_6_s_fu_250_ap_return_1),
    .ap_ce(grp_generic_sincos_11_6_s_fu_250_ap_ce)
);

generic_sincos_11_6_s grp_generic_sincos_11_6_s_fu_255(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_9_reg_1563),
    .ap_return_0(grp_generic_sincos_11_6_s_fu_255_ap_return_0),
    .ap_return_1(grp_generic_sincos_11_6_s_fu_255_ap_return_1),
    .ap_ce(grp_generic_sincos_11_6_s_fu_255_ap_ce)
);

generic_sincos_11_6_s grp_generic_sincos_11_6_s_fu_260(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_11_6_s_fu_260_in_V),
    .ap_return_0(grp_generic_sincos_11_6_s_fu_260_ap_return_0),
    .ap_return_1(grp_generic_sincos_11_6_s_fu_260_ap_return_1),
    .ap_ce(grp_generic_sincos_11_6_s_fu_260_ap_ce)
);

generic_sincos_11_6_s grp_generic_sincos_11_6_s_fu_265(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln_reg_1568),
    .ap_return_0(grp_generic_sincos_11_6_s_fu_265_ap_return_0),
    .ap_return_1(grp_generic_sincos_11_6_s_fu_265_ap_return_1),
    .ap_ce(grp_generic_sincos_11_6_s_fu_265_ap_ce)
);

generic_sincos_11_6_s grp_generic_sincos_11_6_s_fu_270(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(p_Val2_12_reg_1489_pp0_iter1_reg),
    .ap_return_0(grp_generic_sincos_11_6_s_fu_270_ap_return_0),
    .ap_return_1(grp_generic_sincos_11_6_s_fu_270_ap_return_1),
    .ap_ce(grp_generic_sincos_11_6_s_fu_270_ap_ce)
);

generic_sincos_11_6_s grp_generic_sincos_11_6_s_fu_275(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_4_reg_1593),
    .ap_return_0(grp_generic_sincos_11_6_s_fu_275_ap_return_0),
    .ap_return_1(grp_generic_sincos_11_6_s_fu_275_ap_return_1),
    .ap_ce(grp_generic_sincos_11_6_s_fu_275_ap_ce)
);

generic_sincos_11_6_s grp_generic_sincos_11_6_s_fu_280(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_6_reg_1598),
    .ap_return_0(grp_generic_sincos_11_6_s_fu_280_ap_return_0),
    .ap_return_1(grp_generic_sincos_11_6_s_fu_280_ap_return_1),
    .ap_ce(grp_generic_sincos_11_6_s_fu_280_ap_ce)
);

generic_sincos_11_6_s grp_generic_sincos_11_6_s_fu_285(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_s_reg_1608),
    .ap_return_0(grp_generic_sincos_11_6_s_fu_285_ap_return_0),
    .ap_return_1(grp_generic_sincos_11_6_s_fu_285_ap_return_1),
    .ap_ce(grp_generic_sincos_11_6_s_fu_285_ap_ce)
);

generic_sincos_11_6_s grp_generic_sincos_11_6_s_fu_290(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_11_6_s_fu_290_in_V),
    .ap_return_0(grp_generic_sincos_11_6_s_fu_290_ap_return_0),
    .ap_return_1(grp_generic_sincos_11_6_s_fu_290_ap_return_1),
    .ap_ce(grp_generic_sincos_11_6_s_fu_290_ap_ce)
);

generic_sincos_11_6_s grp_generic_sincos_11_6_s_fu_295(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_11_6_s_fu_295_in_V),
    .ap_return_0(grp_generic_sincos_11_6_s_fu_295_ap_return_0),
    .ap_return_1(grp_generic_sincos_11_6_s_fu_295_ap_return_1),
    .ap_ce(grp_generic_sincos_11_6_s_fu_295_ap_ce)
);

generic_sincos_11_6_s grp_generic_sincos_11_6_s_fu_300(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_7_reg_1623),
    .ap_return_0(grp_generic_sincos_11_6_s_fu_300_ap_return_0),
    .ap_return_1(grp_generic_sincos_11_6_s_fu_300_ap_return_1),
    .ap_ce(grp_generic_sincos_11_6_s_fu_300_ap_ce)
);

generic_sincos_11_6_s grp_generic_sincos_11_6_s_fu_305(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_10_reg_1628),
    .ap_return_0(grp_generic_sincos_11_6_s_fu_305_ap_return_0),
    .ap_return_1(grp_generic_sincos_11_6_s_fu_305_ap_return_1),
    .ap_ce(grp_generic_sincos_11_6_s_fu_305_ap_ce)
);

myproject_mul_mul_6s_11s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 16 ))
myproject_mul_mul_6s_11s_16_1_1_U7(
    .din0(mul_ln1192_1_fu_1331_p0),
    .din1(p_Val2_4_fu_334_p4),
    .dout(mul_ln1192_1_fu_1331_p2)
);

myproject_mac_muladd_9ns_11s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
myproject_mac_muladd_9ns_11s_16ns_16_1_1_U8(
    .din0(grp_fu_1337_p0),
    .din1(p_Val2_12_fu_310_p4),
    .din2(grp_fu_1337_p2),
    .dout(grp_fu_1337_p3)
);

myproject_mac_muladd_6ns_11s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
myproject_mac_muladd_6ns_11s_16s_16_1_1_U9(
    .din0(grp_fu_1346_p0),
    .din1(p_Val2_2_reg_1521),
    .din2(mul_ln1192_1_reg_1536),
    .dout(grp_fu_1346_p3)
);

myproject_mac_mulsub_13s_13s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
myproject_mac_mulsub_13s_13s_16ns_16_1_1_U10(
    .din0(grp_fu_1354_p0),
    .din1(grp_fu_1354_p1),
    .din2(grp_fu_1354_p2),
    .dout(grp_fu_1354_p3)
);

myproject_mac_muladd_8ns_11s_11ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 16 ))
myproject_mac_muladd_8ns_11s_11ns_16_1_1_U11(
    .din0(grp_fu_1363_p0),
    .din1(grp_fu_1363_p1),
    .din2(grp_fu_1363_p2),
    .dout(grp_fu_1363_p3)
);

myproject_mac_muladd_8ns_11s_14ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_8ns_11s_14ns_18_1_1_U12(
    .din0(grp_fu_1372_p0),
    .din1(p_Val2_12_reg_1489),
    .din2(grp_fu_1372_p2),
    .dout(grp_fu_1372_p3)
);

myproject_mac_muladd_8ns_11s_9ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 16 ))
myproject_mac_muladd_8ns_11s_9ns_16_1_1_U13(
    .din0(grp_fu_1380_p0),
    .din1(grp_fu_1380_p1),
    .din2(grp_fu_1380_p2),
    .dout(grp_fu_1380_p3)
);

myproject_mac_muladd_18s_11s_21ns_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
myproject_mac_muladd_18s_11s_21ns_21_1_1_U14(
    .din0(ret_V_21_reg_1603),
    .din1(p_Val2_12_reg_1489_pp0_iter1_reg),
    .din2(grp_fu_1389_p2),
    .dout(grp_fu_1389_p3)
);

myproject_mul_mul_11s_11s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_11s_11s_22_1_1_U15(
    .din0(r_V_21_fu_1398_p0),
    .din1(r_V_21_fu_1398_p1),
    .dout(r_V_21_fu_1398_p2)
);

myproject_mul_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_13s_13s_26_1_1_U16(
    .din0(r_V_23_fu_1404_p0),
    .din1(r_V_23_fu_1404_p1),
    .dout(r_V_23_fu_1404_p2)
);

myproject_mul_mul_6s_11s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 16 ))
myproject_mul_mul_6s_11s_16_1_1_U17(
    .din0(mul_ln728_fu_1410_p0),
    .din1(mul_ln728_fu_1410_p1),
    .dout(mul_ln728_fu_1410_p2)
);

myproject_mac_mul_sub_12s_7s_12s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 18 ))
myproject_mac_mul_sub_12s_7s_12s_18_1_1_U18(
    .din0(ret_V_fu_792_p2),
    .din1(outcos_V_2_reg_1654),
    .din2(rhs_V_1_fu_809_p3),
    .dout(grp_fu_1415_p3)
);

myproject_mac_mulsub_11s_11s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mac_mulsub_11s_11s_16s_21_1_1_U19(
    .din0(p_Val2_4_reg_1509_pp0_iter8_reg),
    .din1(p_Val2_4_reg_1509_pp0_iter8_reg),
    .din2(rhs_V_8_fu_850_p3),
    .dout(grp_fu_1423_p3)
);

myproject_mul_mul_11s_11s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_11s_11s_22_1_1_U20(
    .din0(r_V_17_fu_1431_p0),
    .din1(r_V_17_fu_1431_p1),
    .dout(r_V_17_fu_1431_p2)
);

myproject_mac_muladd_11s_7s_16s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_11s_7s_16s_18_1_1_U21(
    .din0(p_Val2_5_reg_1500_pp0_iter8_reg),
    .din1(outcos_V_4_reg_1665),
    .din2(rhs_V_8_fu_850_p3),
    .dout(grp_fu_1437_p3)
);

myproject_mac_muladd_6s_16s_21ns_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
myproject_mac_muladd_6s_16s_21ns_21_1_1_U22(
    .din0(grp_fu_1445_p0),
    .din1(r_V_26_fu_895_p2),
    .din2(grp_fu_1445_p2),
    .dout(grp_fu_1445_p3)
);

myproject_mul_mul_18s_14s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_18s_14s_32_1_1_U23(
    .din0(ret_V_7_reg_1701),
    .din1(ret_V_8_fu_967_p2),
    .dout(r_V_14_fu_1453_p2)
);

myproject_mac_mulsub_22s_18s_31ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
myproject_mac_mulsub_22s_18s_31ns_31_1_1_U24(
    .din0(r_V_17_reg_1717),
    .din1(ret_V_10_reg_1722),
    .din2(grp_fu_1459_p2),
    .dout(grp_fu_1459_p3)
);

myproject_mul_mul_21s_14s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 35 ))
myproject_mul_mul_21s_14s_35_1_1_U25(
    .din0(ret_V_19_fu_1049_p2),
    .din1(r_V_53_reg_1711),
    .dout(r_V_27_fu_1468_p2)
);

myproject_mul_mul_16s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_16s_14s_30_1_1_U26(
    .din0(r_V_33_fu_1068_p2),
    .din1(r_V_35_fu_1077_p2),
    .dout(r_V_36_fu_1474_p2)
);

myproject_mac_muladd_13s_7s_20s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 21 ))
myproject_mac_muladd_13s_7s_20s_21_1_1_U27(
    .din0(add_ln1192_reg_1757),
    .din1(outsin_V_1_reg_1762),
    .din2(lhs_V_fu_1101_p3),
    .dout(grp_fu_1480_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 176'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_reg_1757[12 : 1] <= add_ln1192_fu_946_p2[12 : 1];
        lhs_V_3_reg_1588_pp0_iter2_reg <= lhs_V_3_reg_1588;
        lhs_V_3_reg_1588_pp0_iter3_reg <= lhs_V_3_reg_1588_pp0_iter2_reg;
        lhs_V_3_reg_1588_pp0_iter4_reg <= lhs_V_3_reg_1588_pp0_iter3_reg;
        lhs_V_3_reg_1588_pp0_iter5_reg <= lhs_V_3_reg_1588_pp0_iter4_reg;
        lhs_V_3_reg_1588_pp0_iter6_reg <= lhs_V_3_reg_1588_pp0_iter5_reg;
        lhs_V_3_reg_1588_pp0_iter7_reg <= lhs_V_3_reg_1588_pp0_iter6_reg;
        mul_ln1192_2_reg_1837 <= mul_ln1192_2_fu_1247_p2;
        mul_ln1192_3_reg_1852 <= mul_ln1192_3_fu_1280_p2;
        mul_ln1192_5_reg_1842 <= mul_ln1192_5_fu_1259_p2;
        mul_ln1192_7_reg_1847 <= mul_ln1192_7_fu_1271_p2;
        mul_ln700_2_reg_1732 <= mul_ln700_2_fu_877_p2;
        mul_ln728_reg_1681 <= mul_ln728_fu_1410_p2;
        outcos_V_10_reg_1659 <= grp_generic_sincos_11_6_s_fu_240_ap_return_1;
        outcos_V_2_reg_1654 <= grp_generic_sincos_11_6_s_fu_235_ap_return_1;
        outcos_V_4_reg_1665 <= grp_generic_sincos_11_6_s_fu_225_ap_return_1;
        outcos_V_4_reg_1665_pp0_iter10_reg <= outcos_V_4_reg_1665_pp0_iter9_reg;
        outcos_V_4_reg_1665_pp0_iter11_reg <= outcos_V_4_reg_1665_pp0_iter10_reg;
        outcos_V_4_reg_1665_pp0_iter12_reg <= outcos_V_4_reg_1665_pp0_iter11_reg;
        outcos_V_4_reg_1665_pp0_iter9_reg <= outcos_V_4_reg_1665;
        outcos_V_5_reg_1787 <= grp_generic_sincos_11_6_s_fu_280_ap_return_1;
        outcos_V_7_reg_1797 <= grp_generic_sincos_11_6_s_fu_285_ap_return_1;
        outcos_V_9_reg_1649 <= grp_generic_sincos_11_6_s_fu_230_ap_return_1;
        outsin_V_1_reg_1762 <= grp_generic_sincos_11_6_s_fu_265_ap_return_0;
        outsin_V_5_reg_1772 <= grp_generic_sincos_11_6_s_fu_270_ap_return_0;
        outsin_V_6_reg_1812 <= grp_generic_sincos_11_6_s_fu_295_ap_return_0;
        outsin_V_9_reg_1752 <= grp_generic_sincos_11_6_s_fu_255_ap_return_0;
        outsin_V_reg_1643 <= grp_generic_sincos_11_6_s_fu_225_ap_return_0;
        p_Val2_12_reg_1489_pp0_iter2_reg <= p_Val2_12_reg_1489_pp0_iter1_reg;
        p_Val2_12_reg_1489_pp0_iter3_reg <= p_Val2_12_reg_1489_pp0_iter2_reg;
        p_Val2_12_reg_1489_pp0_iter4_reg <= p_Val2_12_reg_1489_pp0_iter3_reg;
        p_Val2_12_reg_1489_pp0_iter5_reg <= p_Val2_12_reg_1489_pp0_iter4_reg;
        p_Val2_12_reg_1489_pp0_iter6_reg <= p_Val2_12_reg_1489_pp0_iter5_reg;
        p_Val2_12_reg_1489_pp0_iter7_reg <= p_Val2_12_reg_1489_pp0_iter6_reg;
        p_Val2_12_reg_1489_pp0_iter8_reg <= p_Val2_12_reg_1489_pp0_iter7_reg;
        p_Val2_23_reg_1551_pp0_iter2_reg <= p_Val2_23_reg_1551_pp0_iter1_reg;
        p_Val2_23_reg_1551_pp0_iter3_reg <= p_Val2_23_reg_1551_pp0_iter2_reg;
        p_Val2_23_reg_1551_pp0_iter4_reg <= p_Val2_23_reg_1551_pp0_iter3_reg;
        p_Val2_23_reg_1551_pp0_iter5_reg <= p_Val2_23_reg_1551_pp0_iter4_reg;
        p_Val2_23_reg_1551_pp0_iter6_reg <= p_Val2_23_reg_1551_pp0_iter5_reg;
        p_Val2_23_reg_1551_pp0_iter7_reg <= p_Val2_23_reg_1551_pp0_iter6_reg;
        p_Val2_2_reg_1521_pp0_iter2_reg <= p_Val2_2_reg_1521_pp0_iter1_reg;
        p_Val2_2_reg_1521_pp0_iter3_reg <= p_Val2_2_reg_1521_pp0_iter2_reg;
        p_Val2_2_reg_1521_pp0_iter4_reg <= p_Val2_2_reg_1521_pp0_iter3_reg;
        p_Val2_2_reg_1521_pp0_iter5_reg <= p_Val2_2_reg_1521_pp0_iter4_reg;
        p_Val2_2_reg_1521_pp0_iter6_reg <= p_Val2_2_reg_1521_pp0_iter5_reg;
        p_Val2_2_reg_1521_pp0_iter7_reg <= p_Val2_2_reg_1521_pp0_iter6_reg;
        p_Val2_2_reg_1521_pp0_iter8_reg <= p_Val2_2_reg_1521_pp0_iter7_reg;
        p_Val2_4_reg_1509_pp0_iter2_reg <= p_Val2_4_reg_1509_pp0_iter1_reg;
        p_Val2_4_reg_1509_pp0_iter3_reg <= p_Val2_4_reg_1509_pp0_iter2_reg;
        p_Val2_4_reg_1509_pp0_iter4_reg <= p_Val2_4_reg_1509_pp0_iter3_reg;
        p_Val2_4_reg_1509_pp0_iter5_reg <= p_Val2_4_reg_1509_pp0_iter4_reg;
        p_Val2_4_reg_1509_pp0_iter6_reg <= p_Val2_4_reg_1509_pp0_iter5_reg;
        p_Val2_4_reg_1509_pp0_iter7_reg <= p_Val2_4_reg_1509_pp0_iter6_reg;
        p_Val2_4_reg_1509_pp0_iter8_reg <= p_Val2_4_reg_1509_pp0_iter7_reg;
        p_Val2_5_reg_1500_pp0_iter2_reg <= p_Val2_5_reg_1500_pp0_iter1_reg;
        p_Val2_5_reg_1500_pp0_iter3_reg <= p_Val2_5_reg_1500_pp0_iter2_reg;
        p_Val2_5_reg_1500_pp0_iter4_reg <= p_Val2_5_reg_1500_pp0_iter3_reg;
        p_Val2_5_reg_1500_pp0_iter5_reg <= p_Val2_5_reg_1500_pp0_iter4_reg;
        p_Val2_5_reg_1500_pp0_iter6_reg <= p_Val2_5_reg_1500_pp0_iter5_reg;
        p_Val2_5_reg_1500_pp0_iter7_reg <= p_Val2_5_reg_1500_pp0_iter6_reg;
        p_Val2_5_reg_1500_pp0_iter8_reg <= p_Val2_5_reg_1500_pp0_iter7_reg;
        r_V_14_reg_1767 <= r_V_14_fu_1453_p2;
        r_V_15_reg_1807 <= r_V_15_fu_1159_p2;
        r_V_17_reg_1717 <= r_V_17_fu_1431_p2;
        r_V_21_reg_1671 <= r_V_21_fu_1398_p2;
        r_V_23_reg_1676 <= r_V_23_fu_1404_p2;
        r_V_25_reg_1737 <= r_V_25_fu_886_p2;
        r_V_27_reg_1782 <= r_V_27_fu_1468_p2;
        r_V_30_reg_1817 <= r_V_30_fu_1185_p2;
        r_V_32_reg_1822 <= r_V_32_fu_1199_p2;
        r_V_36_reg_1792 <= r_V_36_fu_1474_p2;
        r_V_39_reg_1827 <= r_V_39_fu_1221_p2;
        r_V_43_reg_1832 <= r_V_43_fu_1235_p2;
        r_V_46_reg_1613[11 : 1] <= r_V_46_fu_528_p3[11 : 1];
        r_V_46_reg_1613_pp0_iter3_reg[11 : 1] <= r_V_46_reg_1613[11 : 1];
        r_V_46_reg_1613_pp0_iter4_reg[11 : 1] <= r_V_46_reg_1613_pp0_iter3_reg[11 : 1];
        r_V_46_reg_1613_pp0_iter5_reg[11 : 1] <= r_V_46_reg_1613_pp0_iter4_reg[11 : 1];
        r_V_46_reg_1613_pp0_iter6_reg[11 : 1] <= r_V_46_reg_1613_pp0_iter5_reg[11 : 1];
        r_V_46_reg_1613_pp0_iter7_reg[11 : 1] <= r_V_46_reg_1613_pp0_iter6_reg[11 : 1];
        r_V_46_reg_1613_pp0_iter8_reg[11 : 1] <= r_V_46_reg_1613_pp0_iter7_reg[11 : 1];
        r_V_52_reg_1706 <= r_V_52_fu_829_p2;
        r_V_53_reg_1711 <= r_V_53_fu_838_p2;
        ret_V_17_reg_1686 <= ret_V_17_fu_691_p2;
        ret_V_24_reg_1747 <= ret_V_24_fu_915_p2;
        ret_V_29_reg_1691 <= ret_V_29_fu_745_p2;
        ret_V_29_reg_1691_pp0_iter10_reg <= ret_V_29_reg_1691;
        ret_V_30_reg_1696[12 : 1] <= ret_V_30_fu_765_p2[12 : 1];
        sext_ln728_reg_1531_pp0_iter2_reg <= sext_ln728_reg_1531_pp0_iter1_reg;
        sext_ln728_reg_1531_pp0_iter3_reg <= sext_ln728_reg_1531_pp0_iter2_reg;
        sext_ln728_reg_1531_pp0_iter4_reg <= sext_ln728_reg_1531_pp0_iter3_reg;
        sext_ln728_reg_1531_pp0_iter5_reg <= sext_ln728_reg_1531_pp0_iter4_reg;
        sext_ln728_reg_1531_pp0_iter6_reg <= sext_ln728_reg_1531_pp0_iter5_reg;
        sext_ln728_reg_1531_pp0_iter7_reg <= sext_ln728_reg_1531_pp0_iter6_reg;
        trunc_ln708_10_reg_1628 <= {{ret_V_46_fu_605_p2[15:5]}};
        trunc_ln708_11_reg_1862 <= {{ret_V_47_fu_1300_p2[45:35]}};
        trunc_ln708_1_reg_1802 <= {{ret_V_33_fu_1138_p2[20:10]}};
        trunc_ln708_1_reg_1802_pp0_iter12_reg <= trunc_ln708_1_reg_1802;
        trunc_ln708_1_reg_1802_pp0_iter13_reg <= trunc_ln708_1_reg_1802_pp0_iter12_reg;
        trunc_ln708_5_reg_1777 <= {{ret_V_39_fu_1033_p2[40:30]}};
        trunc_ln708_5_reg_1777_pp0_iter11_reg <= trunc_ln708_5_reg_1777;
        trunc_ln708_5_reg_1777_pp0_iter12_reg <= trunc_ln708_5_reg_1777_pp0_iter11_reg;
        trunc_ln708_5_reg_1777_pp0_iter13_reg <= trunc_ln708_5_reg_1777_pp0_iter12_reg;
        trunc_ln708_7_reg_1623 <= {{grp_fu_1389_p3[20:10]}};
        trunc_ln708_8_reg_1857 <= {{ret_V_43_fu_1285_p2[50:40]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lhs_V_3_reg_1588 <= lhs_V_3_fu_465_p1;
        mul_ln1192_1_reg_1536 <= mul_ln1192_1_fu_1331_p2;
        p_Val2_12_reg_1489 <= {{x_V_in_sig[164:154]}};
        p_Val2_12_reg_1489_pp0_iter1_reg <= p_Val2_12_reg_1489;
        p_Val2_23_reg_1551 <= {{x_V_in_sig[43:33]}};
        p_Val2_23_reg_1551_pp0_iter1_reg <= p_Val2_23_reg_1551;
        p_Val2_2_reg_1521 <= {{x_V_in_sig[32:22]}};
        p_Val2_2_reg_1521_pp0_iter1_reg <= p_Val2_2_reg_1521;
        p_Val2_4_reg_1509 <= {{x_V_in_sig[175:165]}};
        p_Val2_4_reg_1509_pp0_iter1_reg <= p_Val2_4_reg_1509;
        p_Val2_5_reg_1500 <= {{x_V_in_sig[54:44]}};
        p_Val2_5_reg_1500_pp0_iter1_reg <= p_Val2_5_reg_1500;
        sext_ln1118_6_reg_1578[15 : 4] <= sext_ln1118_6_fu_433_p1[15 : 4];
        sext_ln728_reg_1531 <= sext_ln728_fu_355_p1;
        sext_ln728_reg_1531_pp0_iter1_reg <= sext_ln728_reg_1531;
        trunc_ln708_4_reg_1593 <= {{grp_fu_1354_p3[15:5]}};
        trunc_ln708_6_reg_1598 <= {{grp_fu_1363_p3[15:5]}};
        trunc_ln708_9_reg_1563 <= {{grp_fu_1337_p3[15:5]}};
        trunc_ln708_s_reg_1608 <= {{grp_fu_1380_p3[15:5]}};
        trunc_ln_reg_1568 <= {{ret_V_32_fu_405_p2[15:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ret_V_10_reg_1722 <= grp_fu_1437_p3;
        ret_V_40_reg_1742 <= grp_fu_1445_p3;
        ret_V_7_reg_1701 <= grp_fu_1415_p3;
        sub_ln700_2_reg_1727 <= grp_fu_1423_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ret_V_21_reg_1603 <= grp_fu_1372_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to13 = 1'b1;
    end else begin
        ap_idle_pp0_0to13 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to13 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp22) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_11_6_s_fu_225_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_11_6_s_fu_225_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp26) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_11_6_s_fu_230_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_11_6_s_fu_230_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp28) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_11_6_s_fu_235_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_11_6_s_fu_235_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp30) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_11_6_s_fu_240_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_11_6_s_fu_240_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp45) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_11_6_s_fu_245_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_11_6_s_fu_245_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp52) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_11_6_s_fu_250_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_11_6_s_fu_250_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp70) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_11_6_s_fu_255_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_11_6_s_fu_255_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp78) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_11_6_s_fu_260_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_11_6_s_fu_260_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp79) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_11_6_s_fu_265_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_11_6_s_fu_265_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp85) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_11_6_s_fu_270_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_11_6_s_fu_270_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp86) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_11_6_s_fu_275_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_11_6_s_fu_275_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp87) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_11_6_s_fu_280_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_11_6_s_fu_280_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp95) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_11_6_s_fu_285_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_11_6_s_fu_285_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp110) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_11_6_s_fu_290_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_11_6_s_fu_290_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp118) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_11_6_s_fu_295_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_11_6_s_fu_295_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp121) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_11_6_s_fu_300_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_11_6_s_fu_300_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp124) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_11_6_s_fu_305_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_11_6_s_fu_305_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_21_fu_599_p2 = (r_V_55_fu_566_p2 + r_V_56_fu_593_p2);

assign add_ln1192_fu_946_p2 = ($signed(13'd6944) + $signed(ret_V_31_fu_941_p2));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp110 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp118 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp121 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp124 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp22 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp26 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp28 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp30 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp45 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp52 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp70 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp78 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp79 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp85 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp86 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp87 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp95 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call173 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call198 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call213 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call257 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call173 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call198 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call213 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call257 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call173 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call198 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call213 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call257 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call173 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call198 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call213 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call257 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call173 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call198 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call213 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call257 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call173 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call198 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call213 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call257 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call97 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call102 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call112 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call118 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call173 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call198 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call213 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call231 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call241 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call257 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call30 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call37 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call51 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call62 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call74 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call80 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call86 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call97 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call173 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call198 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call213 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call257 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call173 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call198 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call213 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call257 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call173 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call198 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call213 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call257 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call173 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call198 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call213 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call257 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call173 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call198 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call213 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call257 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call173 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call198 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call213 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call257 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call173 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call198 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call213 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call257 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call173 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call198 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call213 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call257 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call37 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1337_p0 = 16'd156;

assign grp_fu_1337_p2 = {{p_Val2_23_fu_371_p4}, {5'd0}};

assign grp_fu_1346_p0 = 16'd22;

assign grp_fu_1354_p0 = sext_ln1118_12_fu_487_p1;

assign grp_fu_1354_p1 = sext_ln1118_12_fu_487_p1;

assign grp_fu_1354_p2 = {{p_Val2_2_reg_1521}, {5'd0}};

assign grp_fu_1363_p0 = 16'd75;

assign grp_fu_1363_p1 = sext_ln1118_14_fu_507_p1;

assign grp_fu_1363_p2 = 16'd864;

assign grp_fu_1372_p0 = 18'd75;

assign grp_fu_1372_p2 = 18'd4512;

assign grp_fu_1380_p0 = 16'd91;

assign grp_fu_1380_p1 = sext_ln1118_14_fu_507_p1;

assign grp_fu_1380_p2 = 16'd160;

assign grp_fu_1389_p2 = {{p_Val2_23_reg_1551_pp0_iter1_reg}, {10'd0}};

assign grp_fu_1445_p0 = 21'd2097131;

assign grp_fu_1445_p2 = {{mul_ln728_reg_1681}, {5'd0}};

assign grp_fu_1459_p2 = {{sub_ln700_2_reg_1727}, {10'd0}};

assign grp_generic_sincos_11_6_s_fu_225_in_V = {{x_V_in_sig[32:22]}};

assign grp_generic_sincos_11_6_s_fu_230_in_V = x_V_in_sig[10:0];

assign grp_generic_sincos_11_6_s_fu_235_in_V = ($signed(p_Val2_12_fu_310_p4) - $signed(p_Val2_5_fu_324_p4));

assign grp_generic_sincos_11_6_s_fu_240_in_V = {{x_V_in_sig[43:33]}};

assign grp_generic_sincos_11_6_s_fu_245_in_V = ($signed(11'd2035) + $signed(p_Val2_2_reg_1521));

assign grp_generic_sincos_11_6_s_fu_250_in_V = {{r_V_51_fu_448_p2[15:5]}};

assign grp_generic_sincos_11_6_s_fu_260_in_V = ($signed(p_Val2_4_reg_1509_pp0_iter1_reg) + $signed(p_Val2_5_reg_1500_pp0_iter1_reg));

assign grp_generic_sincos_11_6_s_fu_290_in_V = (11'd9 + sub_ln703_fu_621_p2);

assign grp_generic_sincos_11_6_s_fu_295_in_V = ($signed(11'd2046) + $signed(p_Val2_23_reg_1551_pp0_iter2_reg));

assign lhs_V_1_fu_956_p3 = {{r_V_52_reg_1706}, {5'd0}};

assign lhs_V_3_fu_465_p1 = p_Val2_12_reg_1489;

assign lhs_V_4_fu_669_p1 = $signed(ret_V_36_fu_664_p2);

assign lhs_V_5_fu_477_p1 = $signed(ret_V_37_fu_471_p2);

assign lhs_V_fu_1101_p3 = {{ret_V_29_reg_1691_pp0_iter10_reg}, {5'd0}};

assign mul_ln1192_1_fu_1331_p0 = 16'd65514;

assign mul_ln1192_2_fu_1247_p0 = r_V_15_reg_1807;

assign mul_ln1192_2_fu_1247_p1 = outsin_V_6_reg_1812;

assign mul_ln1192_2_fu_1247_p2 = ($signed(mul_ln1192_2_fu_1247_p0) * $signed(mul_ln1192_2_fu_1247_p1));

assign mul_ln1192_3_fu_1280_p1 = outcos_V_4_reg_1665_pp0_iter12_reg;

assign mul_ln1192_3_fu_1280_p2 = ($signed(mul_ln1192_2_reg_1837) * $signed(mul_ln1192_3_fu_1280_p1));

assign mul_ln1192_5_fu_1259_p0 = r_V_30_reg_1817;

assign mul_ln1192_5_fu_1259_p1 = r_V_32_reg_1822;

assign mul_ln1192_5_fu_1259_p2 = ($signed(mul_ln1192_5_fu_1259_p0) * $signed(mul_ln1192_5_fu_1259_p1));

assign mul_ln1192_7_fu_1271_p0 = r_V_39_reg_1827;

assign mul_ln1192_7_fu_1271_p1 = r_V_43_reg_1832;

assign mul_ln1192_7_fu_1271_p2 = ($signed(mul_ln1192_7_fu_1271_p0) * $signed(mul_ln1192_7_fu_1271_p1));

assign mul_ln700_2_fu_877_p0 = r_V_23_reg_1676;

assign mul_ln700_2_fu_877_p1 = r_V_21_reg_1671;

assign mul_ln700_2_fu_877_p2 = ($signed(mul_ln700_2_fu_877_p0) * $signed(mul_ln700_2_fu_877_p1));

assign mul_ln700_3_fu_999_p1 = r_V_25_reg_1737;

assign mul_ln700_3_fu_999_p2 = ($signed(mul_ln700_2_reg_1732) * $signed(mul_ln700_3_fu_999_p1));

assign mul_ln728_fu_1410_p0 = 16'd65515;

assign mul_ln728_fu_1410_p1 = sext_ln728_reg_1531_pp0_iter7_reg;

assign p_Val2_12_fu_310_p4 = {{x_V_in_sig[164:154]}};

assign p_Val2_23_fu_371_p4 = {{x_V_in_sig[43:33]}};

assign p_Val2_4_fu_334_p4 = {{x_V_in_sig[175:165]}};

assign p_Val2_5_fu_324_p4 = {{x_V_in_sig[54:44]}};

assign r_V_10_fu_825_p1 = $signed(grp_generic_sincos_11_6_s_fu_250_ap_return_0);

assign r_V_12_fu_835_p1 = outcos_V_10_reg_1659;

assign r_V_15_fu_1159_p0 = r_V_14_reg_1767;

assign r_V_15_fu_1159_p1 = outsin_V_5_reg_1772;

assign r_V_15_fu_1159_p2 = ($signed(r_V_15_fu_1159_p0) * $signed(r_V_15_fu_1159_p1));

assign r_V_16_fu_771_p1 = p_Val2_2_reg_1521_pp0_iter8_reg;

assign r_V_17_fu_1431_p0 = r_V_16_fu_771_p1;

assign r_V_17_fu_1431_p1 = r_V_16_fu_771_p1;

assign r_V_20_fu_658_p1 = p_Val2_23_reg_1551_pp0_iter7_reg;

assign r_V_21_fu_1398_p0 = r_V_20_fu_658_p1;

assign r_V_21_fu_1398_p1 = r_V_20_fu_658_p1;

assign r_V_22_fu_679_p1 = $signed(ret_V_12_fu_673_p2);

assign r_V_23_fu_1404_p0 = r_V_22_fu_679_p1;

assign r_V_23_fu_1404_p1 = r_V_22_fu_679_p1;

assign r_V_24_fu_883_p1 = outsin_V_reg_1643;

assign r_V_25_fu_886_p0 = r_V_24_fu_883_p1;

assign r_V_25_fu_886_p1 = r_V_24_fu_883_p1;

assign r_V_25_fu_886_p2 = ($signed(r_V_25_fu_886_p0) * $signed(r_V_25_fu_886_p1));

assign r_V_26_fu_895_p0 = sext_ln1116_6_fu_892_p1;

assign r_V_26_fu_895_p1 = sext_ln1116_6_fu_892_p1;

assign r_V_26_fu_895_p2 = ($signed(r_V_26_fu_895_p0) * $signed(r_V_26_fu_895_p1));

assign r_V_28_fu_1169_p1 = $signed(outcos_V_5_reg_1787);

assign r_V_29_fu_1172_p0 = r_V_28_fu_1169_p1;

assign r_V_29_fu_1172_p1 = r_V_28_fu_1169_p1;

assign r_V_29_fu_1172_p2 = ($signed(r_V_29_fu_1172_p0) * $signed(r_V_29_fu_1172_p1));

assign r_V_30_fu_1185_p0 = r_V_27_reg_1782;

assign r_V_30_fu_1185_p1 = r_V_29_fu_1172_p2;

assign r_V_30_fu_1185_p2 = ($signed(r_V_30_fu_1185_p0) * $signed(r_V_30_fu_1185_p1));

assign r_V_31_fu_1195_p1 = $signed(grp_generic_sincos_11_6_s_fu_300_ap_return_1);

assign r_V_32_fu_1199_p0 = r_V_31_fu_1195_p1;

assign r_V_32_fu_1199_p1 = r_V_31_fu_1195_p1;

assign r_V_32_fu_1199_p2 = ($signed(r_V_32_fu_1199_p0) * $signed(r_V_32_fu_1199_p1));

assign r_V_33_fu_1068_p0 = sext_ln1116_11_fu_1065_p1;

assign r_V_33_fu_1068_p1 = sext_ln1116_11_fu_1065_p1;

assign r_V_33_fu_1068_p2 = ($signed(r_V_33_fu_1068_p0) * $signed(r_V_33_fu_1068_p1));

assign r_V_34_fu_1074_p1 = $signed(outsin_V_9_reg_1752);

assign r_V_35_fu_1077_p0 = r_V_34_fu_1074_p1;

assign r_V_35_fu_1077_p1 = r_V_34_fu_1074_p1;

assign r_V_35_fu_1077_p2 = ($signed(r_V_35_fu_1077_p0) * $signed(r_V_35_fu_1077_p1));

assign r_V_37_fu_1205_p1 = $signed(outcos_V_7_reg_1797);

assign r_V_38_fu_1208_p0 = r_V_37_fu_1205_p1;

assign r_V_38_fu_1208_p1 = r_V_37_fu_1205_p1;

assign r_V_38_fu_1208_p2 = ($signed(r_V_38_fu_1208_p0) * $signed(r_V_38_fu_1208_p1));

assign r_V_39_fu_1221_p0 = r_V_36_reg_1792;

assign r_V_39_fu_1221_p1 = r_V_38_fu_1208_p2;

assign r_V_39_fu_1221_p2 = ($signed(r_V_39_fu_1221_p0) * $signed(r_V_39_fu_1221_p1));

assign r_V_42_fu_1231_p1 = $signed(grp_generic_sincos_11_6_s_fu_305_ap_return_1);

assign r_V_43_fu_1235_p0 = r_V_42_fu_1231_p1;

assign r_V_43_fu_1235_p1 = r_V_42_fu_1231_p1;

assign r_V_43_fu_1235_p2 = ($signed(r_V_43_fu_1235_p0) * $signed(r_V_43_fu_1235_p1));

assign r_V_44_fu_711_p2 = ($signed(sext_ln1118_1_fu_707_p1) + $signed(sext_ln1118_fu_697_p1));

assign r_V_45_fu_731_p2 = ($signed(sext_ln1118_3_fu_727_p1) + $signed(sext_ln1118_2_fu_717_p1));

assign r_V_46_fu_528_p3 = {{p_Val2_4_reg_1509_pp0_iter1_reg}, {1'd0}};

assign r_V_47_fu_751_p3 = {{outsin_V_reg_1643}, {1'd0}};

assign r_V_48_fu_929_p3 = {{grp_generic_sincos_11_6_s_fu_260_ap_return_1}, {1'd0}};

assign r_V_49_fu_1120_p0 = r_V_fu_1116_p1;

assign r_V_49_fu_1120_p1 = r_V_fu_1116_p1;

assign r_V_49_fu_1120_p2 = ($signed(r_V_49_fu_1120_p0) * $signed(r_V_49_fu_1120_p1));

assign r_V_50_fu_777_p2 = ($signed(12'd0) - $signed(r_V_7_fu_774_p1));

assign r_V_51_fu_448_p2 = ($signed(sext_ln1118_6_fu_433_p1) - $signed(sext_ln1118_7_fu_444_p1));

assign r_V_52_fu_829_p2 = ($signed(8'd0) - $signed(r_V_10_fu_825_p1));

assign r_V_53_fu_838_p0 = r_V_12_fu_835_p1;

assign r_V_53_fu_838_p1 = r_V_12_fu_835_p1;

assign r_V_53_fu_838_p2 = ($signed(r_V_53_fu_838_p0) * $signed(r_V_53_fu_838_p1));

assign r_V_55_fu_566_p2 = ($signed(sext_ln1118_6_reg_1578) - $signed(sext_ln1118_4_fu_535_p1));

assign r_V_56_fu_593_p2 = ($signed(sext_ln1118_18_fu_578_p1) - $signed(sext_ln1118_19_fu_589_p1));

assign r_V_7_fu_774_p1 = p_Val2_4_reg_1509_pp0_iter8_reg;

assign r_V_fu_1116_p1 = $signed(grp_generic_sincos_11_6_s_fu_290_ap_return_0);

assign ret_V_12_fu_673_p2 = ($signed(13'd17) + $signed(lhs_V_4_fu_669_p1));

assign ret_V_14_fu_481_p2 = ($signed(13'd22) + $signed(lhs_V_5_fu_477_p1));

assign ret_V_17_fu_691_p2 = ($signed(8'd13) + $signed(sext_ln703_16_fu_687_p1));

assign ret_V_19_fu_1049_p2 = ($signed(21'd54272) + $signed(ret_V_40_reg_1742));

assign ret_V_24_fu_915_p2 = ($signed(8'd15) + $signed(sext_ln703_18_fu_912_p1));

assign ret_V_29_fu_745_p2 = ($signed(sext_ln703_1_fu_737_p1) - $signed(sext_ln703_2_fu_741_p1));

assign ret_V_30_fu_765_p2 = ($signed(sext_ln703_3_fu_758_p1) + $signed(sext_ln703_4_fu_761_p1));

assign ret_V_31_fu_941_p2 = ($signed(ret_V_30_reg_1696) - $signed(sext_ln703_5_fu_937_p1));

assign ret_V_32_fu_405_p2 = ($signed(16'd800) + $signed(grp_fu_1346_p3));

assign ret_V_33_fu_1138_p2 = ($signed(sext_ln728_1_fu_1134_p1) + $signed(grp_fu_1480_p3));

assign ret_V_34_fu_786_p2 = ($signed(r_V_50_fu_777_p2) - $signed(sext_ln703_7_fu_783_p1));

assign ret_V_35_fu_1315_p2 = ($signed(41'd2168958484480) + $signed(mul_ln1192_3_reg_1852));

assign ret_V_36_fu_664_p2 = ($signed(lhs_V_3_reg_1588_pp0_iter7_reg) - $signed(rhs_V_3_fu_661_p1));

assign ret_V_37_fu_471_p2 = ($signed(lhs_V_3_fu_465_p1) - $signed(rhs_V_4_fu_468_p1));

assign ret_V_39_fu_1033_p2 = ($signed(sext_ln728_5_fu_1029_p1) + $signed(sub_ln700_1_fu_1011_p2));

assign ret_V_43_fu_1285_p2 = ($signed(51'd2217714953224192) + $signed(mul_ln1192_5_reg_1842));

assign ret_V_46_fu_605_p2 = (16'd384 + add_ln1192_21_fu_599_p2);

assign ret_V_47_fu_1300_p2 = ($signed(46'd69269232549888) + $signed(mul_ln1192_7_reg_1847));

assign ret_V_8_fu_967_p2 = ($signed(sext_ln728_3_fu_963_p1) + $signed(r_V_53_reg_1711));

assign ret_V_fu_792_p2 = (12'd103 + ret_V_34_fu_786_p2);

assign rhs_V_1_fu_809_p3 = {{grp_generic_sincos_11_6_s_fu_245_ap_return_0}, {5'd0}};

assign rhs_V_3_fu_661_p1 = p_Val2_5_reg_1500_pp0_iter7_reg;

assign rhs_V_4_fu_468_p1 = p_Val2_23_reg_1551;

assign rhs_V_5_fu_1021_p3 = {{grp_generic_sincos_11_6_s_fu_275_ap_return_0}, {30'd0}};

assign rhs_V_8_fu_850_p3 = {{p_Val2_4_reg_1509_pp0_iter8_reg}, {5'd0}};

assign rhs_V_fu_1126_p3 = {{r_V_49_fu_1120_p2}, {5'd0}};

assign sext_ln1116_11_fu_1065_p1 = $signed(ret_V_24_reg_1747);

assign sext_ln1116_6_fu_892_p1 = $signed(ret_V_17_reg_1686);

assign sext_ln1118_12_fu_487_p1 = $signed(ret_V_14_fu_481_p2);

assign sext_ln1118_14_fu_507_p1 = p_Val2_23_reg_1551;

assign sext_ln1118_18_fu_578_p1 = $signed(shl_ln1118_7_fu_571_p3);

assign sext_ln1118_19_fu_589_p1 = $signed(shl_ln1118_8_fu_582_p3);

assign sext_ln1118_1_fu_707_p1 = $signed(shl_ln_fu_700_p3);

assign sext_ln1118_2_fu_717_p1 = p_Val2_5_reg_1500_pp0_iter8_reg;

assign sext_ln1118_3_fu_727_p1 = $signed(shl_ln1118_1_fu_720_p3);

assign sext_ln1118_4_fu_535_p1 = r_V_46_fu_528_p3;

assign sext_ln1118_6_fu_433_p1 = $signed(shl_ln1118_5_fu_426_p3);

assign sext_ln1118_7_fu_444_p1 = $signed(shl_ln1118_6_fu_437_p3);

assign sext_ln1118_fu_697_p1 = p_Val2_12_reg_1489_pp0_iter8_reg;

assign sext_ln703_16_fu_687_p1 = $signed(grp_generic_sincos_11_6_s_fu_240_ap_return_0);

assign sext_ln703_18_fu_912_p1 = outcos_V_10_reg_1659;

assign sext_ln703_1_fu_737_p1 = $signed(r_V_44_fu_711_p2);

assign sext_ln703_2_fu_741_p1 = $signed(r_V_45_fu_731_p2);

assign sext_ln703_3_fu_758_p1 = r_V_46_reg_1613_pp0_iter8_reg;

assign sext_ln703_4_fu_761_p1 = $signed(r_V_47_fu_751_p3);

assign sext_ln703_5_fu_937_p1 = $signed(r_V_48_fu_929_p3);

assign sext_ln703_7_fu_783_p1 = $signed(outcos_V_9_reg_1649);

assign sext_ln728_1_fu_1134_p1 = $signed(rhs_V_fu_1126_p3);

assign sext_ln728_3_fu_963_p1 = $signed(lhs_V_1_fu_956_p3);

assign sext_ln728_5_fu_1029_p1 = $signed(rhs_V_5_fu_1021_p3);

assign sext_ln728_fu_355_p1 = p_Val2_4_fu_334_p4;

assign shl_ln1118_1_fu_720_p3 = {{p_Val2_5_reg_1500_pp0_iter8_reg}, {2'd0}};

assign shl_ln1118_5_fu_426_p3 = {{p_Val2_4_reg_1509}, {4'd0}};

assign shl_ln1118_6_fu_437_p3 = {{p_Val2_4_reg_1509}, {2'd0}};

assign shl_ln1118_7_fu_571_p3 = {{p_Val2_23_reg_1551_pp0_iter1_reg}, {4'd0}};

assign shl_ln1118_8_fu_582_p3 = {{p_Val2_23_reg_1551_pp0_iter1_reg}, {1'd0}};

assign shl_ln700_1_fu_1004_p3 = {{grp_fu_1459_p3}, {10'd0}};

assign shl_ln_fu_700_p3 = {{p_Val2_12_reg_1489_pp0_iter8_reg}, {2'd0}};

assign sub_ln700_1_fu_1011_p2 = (shl_ln700_1_fu_1004_p3 - mul_ln700_3_fu_999_p2);

assign sub_ln703_fu_621_p2 = ($signed(p_Val2_12_reg_1489_pp0_iter2_reg) - $signed(p_Val2_2_reg_1521_pp0_iter2_reg));

assign y_0_V = trunc_ln708_1_reg_1802_pp0_iter13_reg;

assign y_1_V = {{ret_V_35_fu_1315_p2[40:30]}};

assign y_2_V = trunc_ln708_5_reg_1777_pp0_iter13_reg;

assign y_3_V = trunc_ln708_8_reg_1857;

assign y_4_V = trunc_ln708_11_reg_1862;

always @ (posedge ap_clk) begin
    sext_ln1118_6_reg_1578[3:0] <= 4'b0000;
    r_V_46_reg_1613[0] <= 1'b0;
    r_V_46_reg_1613_pp0_iter3_reg[0] <= 1'b0;
    r_V_46_reg_1613_pp0_iter4_reg[0] <= 1'b0;
    r_V_46_reg_1613_pp0_iter5_reg[0] <= 1'b0;
    r_V_46_reg_1613_pp0_iter6_reg[0] <= 1'b0;
    r_V_46_reg_1613_pp0_iter7_reg[0] <= 1'b0;
    r_V_46_reg_1613_pp0_iter8_reg[0] <= 1'b0;
    ret_V_30_reg_1696[0] <= 1'b0;
    add_ln1192_reg_1757[0] <= 1'b0;
end

endmodule //myproject
