
*** Running vivado
    with args -log core.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source core.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Mar 11 00:41:53 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source core.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1468.871 ; gain = 0.023 ; free physical = 507 ; free virtual = 24181
Command: synth_design -top core -part xc7z020clg484-2 -flatten_hierarchy none -gated_clock_conversion auto -incremental_mode off
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/singlePortBlock18/singlePortBlock18.xci
/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/dualPortBlock18/dualPortBlock18.xci
/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/DualPortBlock16/DualPortBlock16.xci
/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/dualPortBlockAXI18/dualPortBlockAXI18.xci
/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/programBlock16/programBlock16.xci

INFO: [IP_Flow 19-2162] IP 'singlePortBlock18' is locked:
* Current project part 'xc7z020clg484-2' and the part 'xc7z020clg484-3' used to customize the IP 'singlePortBlock18' do not match.
INFO: [IP_Flow 19-2162] IP 'dualPortBlock18' is locked:
* Current project part 'xc7z020clg484-2' and the part 'xc7z020clg484-3' used to customize the IP 'dualPortBlock18' do not match.
INFO: [IP_Flow 19-2162] IP 'DualPortBlock16' is locked:
* Current project part 'xc7z020clg484-2' and the part 'xc7z020clg484-3' used to customize the IP 'DualPortBlock16' do not match.
INFO: [IP_Flow 19-2162] IP 'dualPortBlockAXI18' is locked:
* Current project part 'xc7z020clg484-2' and the part 'xc7z020clg484-3' used to customize the IP 'dualPortBlockAXI18' do not match.
INFO: [IP_Flow 19-2162] IP 'programBlock16' is locked:
* Current project part 'xc7z020clg484-2' and the part 'xc7z020clg484-3' used to customize the IP 'programBlock16' do not match.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1798518
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1968.246 ; gain = 419.828 ; free physical = 533 ; free virtual = 23575
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'pop' is not allowed [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/thread.v:36]
INFO: [Synth 8-11241] undeclared symbol 'bmp_addr0', assumed default net type 'wire' [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/core.v:196]
INFO: [Synth 8-11241] undeclared symbol 'bmp0_dout', assumed default net type 'wire' [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/core.v:198]
INFO: [Synth 8-11241] undeclared symbol 'rstb_busy_bmp0', assumed default net type 'wire' [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/core.v:201]
INFO: [Synth 8-11241] undeclared symbol 'bmp_addr1', assumed default net type 'wire' [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/core.v:241]
INFO: [Synth 8-11241] undeclared symbol 'bmp1_dout', assumed default net type 'wire' [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/core.v:243]
INFO: [Synth 8-11241] undeclared symbol 'rstb_busy_bmp1', assumed default net type 'wire' [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/core.v:246]
INFO: [Synth 8-6157] synthesizing module 'core' [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/core.v:3]
INFO: [Synth 8-6157] synthesizing module 'thread' [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/thread.v:4]
	Parameter THREAD_ID bound to: 7'b0000000 
INFO: [Synth 8-6157] synthesizing module 'instructionDecode' [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/instructionDecode.v:3]
INFO: [Synth 8-6155] done synthesizing module 'instructionDecode' (0#1) [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/instructionDecode.v:3]
INFO: [Synth 8-6157] synthesizing module 'registerFile' [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/registerFIle.v:1]
	Parameter THREAD_ID bound to: 7'b0000000 
INFO: [Synth 8-6155] done synthesizing module 'registerFile' (0#1) [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/registerFIle.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/alu.v:3]
INFO: [Synth 8-6157] synthesizing module 'barrelShifter' [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/barrelShifter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'barrelShifter' (0#1) [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/barrelShifter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/alu.v:3]
INFO: [Synth 8-6157] synthesizing module 'flags' [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/flags.v:4]
INFO: [Synth 8-6155] done synthesizing module 'flags' (0#1) [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/flags.v:4]
INFO: [Synth 8-6157] synthesizing module 'pc' [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/pc.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pc' (0#1) [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/pc.v:3]
INFO: [Synth 8-6157] synthesizing module 'opSel' [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/opSel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'opSel' (0#1) [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/opSel.v:3]
INFO: [Synth 8-6155] done synthesizing module 'thread' (0#1) [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/thread.v:4]
INFO: [Synth 8-6157] synthesizing module 'thread__parameterized0' [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/thread.v:4]
	Parameter THREAD_ID bound to: 7'b0000001 
INFO: [Synth 8-6157] synthesizing module 'registerFile__parameterized0' [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/registerFIle.v:1]
	Parameter THREAD_ID bound to: 7'b0000001 
INFO: [Synth 8-6155] done synthesizing module 'registerFile__parameterized0' (0#1) [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/registerFIle.v:1]
INFO: [Synth 8-6155] done synthesizing module 'thread__parameterized0' (0#1) [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/thread.v:4]
INFO: [Synth 8-638] synthesizing module 'programBlock16' [/home/mihir/Prism/hardware/fpga_design/fpga_design.gen/sources_1/ip/programBlock16/synth/programBlock16.vhd:79]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: programBlock16.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 18 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 18 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 18 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.825799 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_9' declared at '/home/mihir/Prism/hardware/fpga_design/fpga_design.gen/sources_1/ip/singlePortBlock18/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_9' [/home/mihir/Prism/hardware/fpga_design/fpga_design.gen/sources_1/ip/programBlock16/synth/programBlock16.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'programBlock16' (0#1) [/home/mihir/Prism/hardware/fpga_design/fpga_design.gen/sources_1/ip/programBlock16/synth/programBlock16.vhd:79]
INFO: [Synth 8-638] synthesizing module 'DualPortBlock16' [/home/mihir/Prism/hardware/fpga_design/fpga_design.gen/sources_1/ip/DualPortBlock16/synth/DualPortBlock16.vhd:76]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: DualPortBlock16.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.1441 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_9' declared at '/home/mihir/Prism/hardware/fpga_design/fpga_design.gen/sources_1/ip/singlePortBlock18/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_9' [/home/mihir/Prism/hardware/fpga_design/fpga_design.gen/sources_1/ip/DualPortBlock16/synth/DualPortBlock16.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'DualPortBlock16' (0#1) [/home/mihir/Prism/hardware/fpga_design/fpga_design.gen/sources_1/ip/DualPortBlock16/synth/DualPortBlock16.vhd:76]
INFO: [Synth 8-638] synthesizing module 'dualPortBlock18' [/home/mihir/Prism/hardware/fpga_design/fpga_design.gen/sources_1/ip/dualPortBlock18/synth/dualPortBlock18.vhd:80]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: dualPortBlock18.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.742599 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_9' declared at '/home/mihir/Prism/hardware/fpga_design/fpga_design.gen/sources_1/ip/singlePortBlock18/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_9' [/home/mihir/Prism/hardware/fpga_design/fpga_design.gen/sources_1/ip/dualPortBlock18/synth/dualPortBlock18.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'dualPortBlock18' (0#1) [/home/mihir/Prism/hardware/fpga_design/fpga_design.gen/sources_1/ip/dualPortBlock18/synth/dualPortBlock18.vhd:80]
WARNING: [Synth 8-689] width (1) of port connection 'addrb' does not match port width (10) of module 'dualPortBlock18' [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/core.v:196]
WARNING: [Synth 8-689] width (1) of port connection 'doutb' does not match port width (16) of module 'dualPortBlock18' [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/core.v:198]
WARNING: [Synth 8-689] width (1) of port connection 'addrb' does not match port width (10) of module 'dualPortBlock18' [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/core.v:241]
WARNING: [Synth 8-689] width (1) of port connection 'doutb' does not match port width (16) of module 'dualPortBlock18' [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/core.v:243]
INFO: [Synth 8-6155] done synthesizing module 'core' (0#1) [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/core.v:3]
WARNING: [Synth 8-3848] Net bmp_addr0 in module/entity core does not have driver. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/core.v:196]
WARNING: [Synth 8-3848] Net bmp_addr1 in module/entity core does not have driver. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/core.v:241]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RSTA[0] in module blk_mem_gen_generic_cstr__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEA[1] in module blk_mem_gen_generic_cstr__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RSTB[0] in module blk_mem_gen_generic_cstr__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[1] in module blk_mem_gen_generic_cstr__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_generic_cstr__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_generic_cstr__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEA in module blk_mem_input_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEB in module blk_mem_input_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_input_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_input_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AClk in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[3] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[2] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[1] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[31] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[30] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[29] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[28] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[27] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[26] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[25] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[24] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[23] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[22] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[21] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[20] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[19] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[18] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[17] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[16] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[15] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[14] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[13] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[12] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[11] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[10] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[9] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[8] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[7] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[6] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[5] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[4] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[3] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[2] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[1] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[0] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[7] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[6] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[5] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[4] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[3] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[2] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[1] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[0] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[2] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[1] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[0] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWBURST[1] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWBURST[0] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWVALID in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[15] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[14] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[13] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[12] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[11] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[10] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[9] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[8] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[7] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[6] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[5] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[4] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[3] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[2] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[1] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[0] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[0] in module blk_mem_gen_v8_4_9_synth__parameterized1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:20 ; elapsed = 00:01:25 . Memory (MB): peak = 2408.027 ; gain = 859.609 ; free physical = 638 ; free virtual = 22904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:01:25 . Memory (MB): peak = 2408.027 ; gain = 859.609 ; free physical = 590 ; free virtual = 22856
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:20 ; elapsed = 00:01:25 . Memory (MB): peak = 2408.027 ; gain = 859.609 ; free physical = 590 ; free virtual = 22856
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2408.027 ; gain = 0.000 ; free physical = 691 ; free virtual = 22948
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc]
WARNING: [Vivado 12-508] No pins matched 'chunkID0_IBUF[0]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'chunkID0_IBUF[0]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'chunkID0_IBUF[1]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'chunkID0_IBUF[1]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'chunkID1_IBUF[0]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'chunkID1_IBUF[0]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'chunkID1_IBUF[1]_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'chunkID1_IBUF[1]_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'clk_IBUF_BUFG_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'clk_IBUF_BUFG_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'clk_IBUF_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'clk_IBUF_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'clk_axi_IBUF_BUFG_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'clk_axi_IBUF_BUFG_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'clk_axi_IBUF_inst/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'clk_axi_IBUF_inst/I'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/GND/G'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/VCC/P'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/VCC/P'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/GND/G'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/VCC/P'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/VCC/P'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_WITH_REG.ENA_dly_reg_D_reg/CE'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_WITH_REG.ENA_dly_reg_D_reg/R'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_WITH_REG.ENA_dly_reg_reg/CE'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_WITH_REG.ENA_dly_reg_reg/R'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_WITH_REG.ENB_dly_reg_D_reg/CE'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_WITH_REG.ENB_dly_reg_D_reg/R'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_WITH_REG.ENB_dly_reg_reg/CE'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_WITH_REG.ENB_dly_reg_reg/R'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_i_1/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_i_1/I0'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_i_1/I1'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg/CE'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg/R'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_BUSY_WITH_REG.RSTA_BUSY_i_1/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_BUSY_WITH_REG.RSTA_BUSY_i_1/I0'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_BUSY_WITH_REG.RSTA_BUSY_i_1/I1'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_BUSY_WITH_REG.RSTA_BUSY_i_1/I2'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_BUSY_WITH_REG.RSTA_BUSY_reg/CE'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_BUSY_WITH_REG.RSTA_BUSY_reg/R'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/R'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/A0'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/A1'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/A2'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/A3'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CE'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/R'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.nSPRAM_RST_BUSY.RSTB_BUSY_WITH_REG.RSTB_BUSY_i_1/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.nSPRAM_RST_BUSY.RSTB_BUSY_WITH_REG.RSTB_BUSY_i_1/I0'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.nSPRAM_RST_BUSY.RSTB_BUSY_WITH_REG.RSTB_BUSY_i_1/I1'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.nSPRAM_RST_BUSY.RSTB_BUSY_WITH_REG.RSTB_BUSY_i_1/I2'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.nSPRAM_RST_BUSY.RSTB_BUSY_WITH_REG.RSTB_BUSY_i_1/I3'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.nSPRAM_RST_BUSY.RSTB_BUSY_WITH_REG.RSTB_BUSY_reg/CE'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.nSPRAM_RST_BUSY.RSTB_BUSY_WITH_REG.RSTB_BUSY_reg/R'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/VCC/P'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram_i_1/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram_i_1/I0'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram_i_1/I1'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram_i_2/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram_i_2/I0'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram_i_2/I1'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_1/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_1/I0'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_10/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_10/I0'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_10/I1'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_10/I2'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_11/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_11/I0'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_11/I1'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_11/I2'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_2/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_2/I0'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_2/I1'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_2/I2'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_3/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_3/I0'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_3/I1'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_3/I2'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_4/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_4/I0'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_4/I1'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_4/I2'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_5/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_5/I0'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_5/I1'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_5/I2'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_6/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_6/I0'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_6/I1'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_6/I2'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_7/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_7/I0'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_7/I1'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_7/I2'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'coreProgMem_i_8/O'. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
INFO: [Common 17-14] Message 'Vivado 12-508' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc:1]
Finished Parsing XDC File [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/core_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/core_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2448.047 ; gain = 0.000 ; free physical = 789 ; free virtual = 23065
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-929] The number of objects selected for the constraint defined at line 1 of constraint file '/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc' exceeds the default limit of 10000, this constraint will be excluded from synthesis.
WARNING: [Constraints 18-929] The number of objects selected for the constraint defined at line 22437 of constraint file '/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constrainsts_1.xdc' exceeds the default limit of 10000, this constraint will be excluded from synthesis.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2448.047 ; gain = 0.000 ; free physical = 797 ; free virtual = 23074
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:01 ; elapsed = 00:02:07 . Memory (MB): peak = 2448.047 ; gain = 899.629 ; free physical = 614 ; free virtual = 23000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:01 ; elapsed = 00:02:07 . Memory (MB): peak = 2456.051 ; gain = 907.633 ; free physical = 614 ; free virtual = 22999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bmp0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bmp1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fb0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fb1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sb0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sb1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for coreProgMem. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:01 ; elapsed = 00:02:07 . Memory (MB): peak = 2456.051 ; gain = 907.633 ; free physical = 536 ; free virtual = 22921
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg' [/home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/alu.v:23]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:04 ; elapsed = 00:02:09 . Memory (MB): peak = 2456.051 ; gain = 907.633 ; free physical = 541 ; free virtual = 22928
---------------------------------------------------------------------------------
INFO: Gated Clock Conversion is not possible as flatten_hierarchy is auto or none
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 4     
+---XORs : 
	   3 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               32 Bit    Registers := 30    
	               18 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 10    
	                1 Bit    Registers := 46    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 12    
	   5 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 30    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_op2_pipe1_reg is absorbed into DSP mul_reg_reg.
DSP Report: register mul_op2_reg is absorbed into DSP mul_reg_reg.
DSP Report: register mul_op1_pipe1_reg is absorbed into DSP mul_reg_reg.
DSP Report: register mul_op1_reg is absorbed into DSP mul_reg_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_reg.
DSP Report: Generating DSP mul_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_op2_pipe1_reg is absorbed into DSP mul_reg_reg.
DSP Report: register mul_op2_reg is absorbed into DSP mul_reg_reg.
DSP Report: register mul_op1_pipe1_reg is absorbed into DSP mul_reg_reg.
DSP Report: register mul_op1_reg is absorbed into DSP mul_reg_reg.
DSP Report: register mul_reg_reg is absorbed into DSP mul_reg_reg.
DSP Report: operator mul_reg0 is absorbed into DSP mul_reg_reg.
WARNING: [Synth 8-3332] Sequential element (temp_reg[31]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[30]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[29]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[28]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[27]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[26]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[25]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[24]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[23]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[22]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[21]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[20]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[19]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[18]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[17]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[16]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[15]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[14]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[13]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[12]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[11]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[10]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[9]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[8]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[7]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[6]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[5]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[4]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[3]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[2]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[1]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[0]) is unused and will be removed from module alu.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:52 ; elapsed = 00:02:58 . Memory (MB): peak = 2472.059 ; gain = 923.641 ; free physical = 718 ; free virtual = 23016
---------------------------------------------------------------------------------
 Sort Area is  mul_reg_reg_0 : 0 0 : 2042 2042 : Used 1 time 0
 Sort Area is  mul_reg_reg_2 : 0 0 : 2042 2042 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu         | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|alu         | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:24 ; elapsed = 00:03:30 . Memory (MB): peak = 2472.059 ; gain = 923.641 ; free physical = 808 ; free virtual = 23128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:17 ; elapsed = 00:04:24 . Memory (MB): peak = 2472.059 ; gain = 923.641 ; free physical = 680 ; free virtual = 22996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:24 ; elapsed = 00:04:30 . Memory (MB): peak = 2472.059 ; gain = 923.641 ; free physical = 689 ; free virtual = 23030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Gated Clock Conversion
---------------------------------------------------------------------------------
Gated clock conversion will not work if '-flatten_hierarchy none' switch to synth_design is specified.
---------------------------------------------------------------------------------
End Gated Clock Conversion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:41 ; elapsed = 00:04:47 . Memory (MB): peak = 2511.840 ; gain = 963.422 ; free physical = 851 ; free virtual = 23163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:41 ; elapsed = 00:04:47 . Memory (MB): peak = 2511.840 ; gain = 963.422 ; free physical = 850 ; free virtual = 23162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:42 ; elapsed = 00:04:48 . Memory (MB): peak = 2511.840 ; gain = 963.422 ; free physical = 763 ; free virtual = 23096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|blk_mem_gen_prim_width | SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] | 4      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|blk_mem_gen_prim_width | SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
+-----------------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu         | ((A'*B')')' | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|alu         | ((A'*B')')' | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |CARRY4   |    32|
|3     |DSP48E1  |     2|
|4     |LUT1     |     4|
|5     |LUT2     |   152|
|6     |LUT3     |    19|
|7     |LUT4     |   213|
|8     |LUT5     |    75|
|9     |LUT6     |   672|
|10    |MUXF7    |   256|
|11    |MUXF8    |   128|
|12    |RAMB18E1 |     7|
|14    |SRL16E   |     9|
|15    |FDCE     |   923|
|16    |FDRE     |   129|
|17    |IBUF     |    85|
|18    |OBUF     |    52|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:42 ; elapsed = 00:04:48 . Memory (MB): peak = 2511.840 ; gain = 963.422 ; free physical = 762 ; free virtual = 23095
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 495 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:23 ; elapsed = 00:04:30 . Memory (MB): peak = 2511.840 ; gain = 923.402 ; free physical = 782 ; free virtual = 23196
Synthesis Optimization Complete : Time (s): cpu = 00:04:43 ; elapsed = 00:04:49 . Memory (MB): peak = 2511.848 ; gain = 963.422 ; free physical = 782 ; free virtual = 23196
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2511.848 ; gain = 0.000 ; free physical = 950 ; free virtual = 23381
INFO: [Netlist 29-17] Analyzing 425 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2567.867 ; gain = 0.000 ; free physical = 774 ; free virtual = 23196
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 3399912a
INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 244 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:34 ; elapsed = 00:05:29 . Memory (MB): peak = 2567.867 ; gain = 1098.996 ; free physical = 703 ; free virtual = 23125
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1916.752; main = 1715.478; forked = 320.613
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3397.785; main = 2567.871; forked = 1011.770
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2591.879 ; gain = 0.000 ; free physical = 702 ; free virtual = 23124
INFO: [Common 17-1381] The checkpoint '/home/mihir/Prism/hardware/fpga_design/fpga_design.runs/synth_1/core.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file core_utilization_synth.rpt -pb core_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 11 00:47:51 2025...
