Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Feb 24 13:08:45 2023
| Host         : tom-tom running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.183        0.000                      0                   33        0.215        0.000                      0                   33        1.100        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_p       {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                           1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0           8.183        0.000                      0                   33        0.215        0.000                      0                   33        4.600        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkfbout                    
(none)        clkout0                     
(none)                      clkout0       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  U0_clocks/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  U0_clocks/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  U0_clocks/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  U0_clocks/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  U0_clocks/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  U0_clocks/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { U0_clocks/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y1    U0_clocks/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  U0_clocks/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  U0_clocks/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  U0_clocks/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  U0_clocks/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        8.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.183ns  (required time - arrival time)
  Source:                 inst_count/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_count/count_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.345ns (22.581%)  route 1.183ns (77.419%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.715ns = ( 8.285 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.276ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           1.081     1.987    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          1.300    -2.276    boundary                            inst_count/clk
    SLICE_X10Y155        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[22]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X10Y155        FDRE (Prop_fdre_C_Q)         0.259    -2.017 r  reconfigurable pblock_inst_count    inst_count/count_reg[22]/Q
                         net (fo=2, routed)           0.468    -1.549    reconfigurable                      inst_count/count_reg[22]
    SLICE_X11Y155        LUT6 (Prop_lut6_I1_O)        0.043    -1.506 r  reconfigurable pblock_inst_count    inst_count/count_out[3]_i_4/O
                         net (fo=1, routed)           0.525    -0.981    reconfigurable                      inst_count/count_out[3]_i_4_n_0
    SLICE_X11Y152        LUT5 (Prop_lut5_I1_O)        0.043    -0.938 r  reconfigurable pblock_inst_count    inst_count/count_out[3]_i_1/O
                         net (fo=4, routed)           0.190    -0.749    reconfigurable                      inst_count/count_out[3]_i_1_n_0
    SLICE_X11Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)   10.000    10.000 r                                      
    AD12                                              0.000    10.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000    10.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.986    11.789    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          1.167     8.285    boundary                            inst_count/clk
    SLICE_X11Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[0]/C
                         clock pessimism             -0.587     7.699                                            
                         clock uncertainty           -0.064     7.635                                            
    SLICE_X11Y151        FDRE (Setup_fdre_C_CE)      -0.201     7.434    reconfigurable   pblock_inst_count      inst_count/count_out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.434                                            
                         arrival time                           0.749                                            
  -------------------------------------------------------------------
                         slack                                  8.183                                            

Slack (MET) :             8.183ns  (required time - arrival time)
  Source:                 inst_count/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_count/count_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.345ns (22.581%)  route 1.183ns (77.419%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.715ns = ( 8.285 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.276ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           1.081     1.987    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          1.300    -2.276    boundary                            inst_count/clk
    SLICE_X10Y155        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[22]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X10Y155        FDRE (Prop_fdre_C_Q)         0.259    -2.017 r  reconfigurable pblock_inst_count    inst_count/count_reg[22]/Q
                         net (fo=2, routed)           0.468    -1.549    reconfigurable                      inst_count/count_reg[22]
    SLICE_X11Y155        LUT6 (Prop_lut6_I1_O)        0.043    -1.506 r  reconfigurable pblock_inst_count    inst_count/count_out[3]_i_4/O
                         net (fo=1, routed)           0.525    -0.981    reconfigurable                      inst_count/count_out[3]_i_4_n_0
    SLICE_X11Y152        LUT5 (Prop_lut5_I1_O)        0.043    -0.938 r  reconfigurable pblock_inst_count    inst_count/count_out[3]_i_1/O
                         net (fo=4, routed)           0.190    -0.749    reconfigurable                      inst_count/count_out[3]_i_1_n_0
    SLICE_X11Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)   10.000    10.000 r                                      
    AD12                                              0.000    10.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000    10.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.986    11.789    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          1.167     8.285    boundary                            inst_count/clk
    SLICE_X11Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[1]/C
                         clock pessimism             -0.587     7.699                                            
                         clock uncertainty           -0.064     7.635                                            
    SLICE_X11Y151        FDRE (Setup_fdre_C_CE)      -0.201     7.434    reconfigurable   pblock_inst_count      inst_count/count_out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.434                                            
                         arrival time                           0.749                                            
  -------------------------------------------------------------------
                         slack                                  8.183                                            

Slack (MET) :             8.183ns  (required time - arrival time)
  Source:                 inst_count/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_count/count_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.345ns (22.581%)  route 1.183ns (77.419%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.715ns = ( 8.285 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.276ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           1.081     1.987    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          1.300    -2.276    boundary                            inst_count/clk
    SLICE_X10Y155        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[22]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X10Y155        FDRE (Prop_fdre_C_Q)         0.259    -2.017 r  reconfigurable pblock_inst_count    inst_count/count_reg[22]/Q
                         net (fo=2, routed)           0.468    -1.549    reconfigurable                      inst_count/count_reg[22]
    SLICE_X11Y155        LUT6 (Prop_lut6_I1_O)        0.043    -1.506 r  reconfigurable pblock_inst_count    inst_count/count_out[3]_i_4/O
                         net (fo=1, routed)           0.525    -0.981    reconfigurable                      inst_count/count_out[3]_i_4_n_0
    SLICE_X11Y152        LUT5 (Prop_lut5_I1_O)        0.043    -0.938 r  reconfigurable pblock_inst_count    inst_count/count_out[3]_i_1/O
                         net (fo=4, routed)           0.190    -0.749    reconfigurable                      inst_count/count_out[3]_i_1_n_0
    SLICE_X11Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)   10.000    10.000 r                                      
    AD12                                              0.000    10.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000    10.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.986    11.789    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          1.167     8.285    boundary                            inst_count/clk
    SLICE_X11Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[2]/C
                         clock pessimism             -0.587     7.699                                            
                         clock uncertainty           -0.064     7.635                                            
    SLICE_X11Y151        FDRE (Setup_fdre_C_CE)      -0.201     7.434    reconfigurable   pblock_inst_count      inst_count/count_out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.434                                            
                         arrival time                           0.749                                            
  -------------------------------------------------------------------
                         slack                                  8.183                                            

Slack (MET) :             8.183ns  (required time - arrival time)
  Source:                 inst_count/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_count/count_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.345ns (22.581%)  route 1.183ns (77.419%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.715ns = ( 8.285 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.276ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           1.081     1.987    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          1.300    -2.276    boundary                            inst_count/clk
    SLICE_X10Y155        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[22]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X10Y155        FDRE (Prop_fdre_C_Q)         0.259    -2.017 r  reconfigurable pblock_inst_count    inst_count/count_reg[22]/Q
                         net (fo=2, routed)           0.468    -1.549    reconfigurable                      inst_count/count_reg[22]
    SLICE_X11Y155        LUT6 (Prop_lut6_I1_O)        0.043    -1.506 r  reconfigurable pblock_inst_count    inst_count/count_out[3]_i_4/O
                         net (fo=1, routed)           0.525    -0.981    reconfigurable                      inst_count/count_out[3]_i_4_n_0
    SLICE_X11Y152        LUT5 (Prop_lut5_I1_O)        0.043    -0.938 r  reconfigurable pblock_inst_count    inst_count/count_out[3]_i_1/O
                         net (fo=4, routed)           0.190    -0.749    reconfigurable                      inst_count/count_out[3]_i_1_n_0
    SLICE_X11Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)   10.000    10.000 r                                      
    AD12                                              0.000    10.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000    10.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.986    11.789    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          1.167     8.285    boundary                            inst_count/clk
    SLICE_X11Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[3]/C
                         clock pessimism             -0.587     7.699                                            
                         clock uncertainty           -0.064     7.635                                            
    SLICE_X11Y151        FDRE (Setup_fdre_C_CE)      -0.201     7.434    reconfigurable   pblock_inst_count      inst_count/count_out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.434                                            
                         arrival time                           0.749                                            
  -------------------------------------------------------------------
                         slack                                  8.183                                            

Slack (MET) :             8.642ns  (required time - arrival time)
  Source:                 inst_count/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_count/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.863ns (64.156%)  route 0.482ns (35.844%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.715ns = ( 8.285 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.276ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           1.081     1.987    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          1.300    -2.276    boundary                            inst_count/clk
    SLICE_X10Y150        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[3]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X10Y150        FDRE (Prop_fdre_C_Q)         0.259    -2.017 r  reconfigurable pblock_inst_count    inst_count/count_reg[3]/Q
                         net (fo=2, routed)           0.482    -1.535    reconfigurable                      inst_count/count_reg[3]
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.223    -1.312 r  reconfigurable pblock_inst_count    inst_count/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.312    reconfigurable                      inst_count/count_reg[0]_i_1_n_0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.258 r  reconfigurable pblock_inst_count    inst_count/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.258    reconfigurable                      inst_count/count_reg[4]_i_1_n_0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.204 r  reconfigurable pblock_inst_count    inst_count/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.204    reconfigurable                      inst_count/count_reg[8]_i_1_n_0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.150 r  reconfigurable pblock_inst_count    inst_count/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.150    reconfigurable                      inst_count/count_reg[12]_i_1_n_0
    SLICE_X10Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.096 r  reconfigurable pblock_inst_count    inst_count/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.096    reconfigurable                      inst_count/count_reg[16]_i_1_n_0
    SLICE_X10Y155        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    -0.931 r  reconfigurable pblock_inst_count    inst_count/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.931    reconfigurable                      inst_count/count_reg[20]_i_1_n_6
    SLICE_X10Y155        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[21]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)   10.000    10.000 r                                      
    AD12                                              0.000    10.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000    10.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.986    11.789    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          1.167     8.285    boundary                            inst_count/clk
    SLICE_X10Y155        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[21]/C
                         clock pessimism             -0.587     7.699                                            
                         clock uncertainty           -0.064     7.635                                            
    SLICE_X10Y155        FDRE (Setup_fdre_C_D)        0.076     7.711    reconfigurable   pblock_inst_count      inst_count/count_reg[21]
  -------------------------------------------------------------------
                         required time                          7.711                                            
                         arrival time                           0.931                                            
  -------------------------------------------------------------------
                         slack                                  8.642                                            

Slack (MET) :             8.644ns  (required time - arrival time)
  Source:                 inst_count/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_count/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.860ns (64.076%)  route 0.482ns (35.924%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.716ns = ( 8.284 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.276ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           1.081     1.987    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          1.300    -2.276    boundary                            inst_count/clk
    SLICE_X10Y150        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[3]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X10Y150        FDRE (Prop_fdre_C_Q)         0.259    -2.017 r  reconfigurable pblock_inst_count    inst_count/count_reg[3]/Q
                         net (fo=2, routed)           0.482    -1.535    reconfigurable                      inst_count/count_reg[3]
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.223    -1.312 r  reconfigurable pblock_inst_count    inst_count/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.312    reconfigurable                      inst_count/count_reg[0]_i_1_n_0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.258 r  reconfigurable pblock_inst_count    inst_count/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.258    reconfigurable                      inst_count/count_reg[4]_i_1_n_0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.204 r  reconfigurable pblock_inst_count    inst_count/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.204    reconfigurable                      inst_count/count_reg[8]_i_1_n_0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.150 r  reconfigurable pblock_inst_count    inst_count/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.150    reconfigurable                      inst_count/count_reg[12]_i_1_n_0
    SLICE_X10Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.096 r  reconfigurable pblock_inst_count    inst_count/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.096    reconfigurable                      inst_count/count_reg[16]_i_1_n_0
    SLICE_X10Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.042 r  reconfigurable pblock_inst_count    inst_count/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.042    reconfigurable                      inst_count/count_reg[20]_i_1_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    -0.934 r  reconfigurable pblock_inst_count    inst_count/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.934    reconfigurable                      inst_count/count_reg[24]_i_1_n_7
    SLICE_X10Y156        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[24]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)   10.000    10.000 r                                      
    AD12                                              0.000    10.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000    10.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.986    11.789    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          1.166     8.284    boundary                            inst_count/clk
    SLICE_X10Y156        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[24]/C
                         clock pessimism             -0.587     7.698                                            
                         clock uncertainty           -0.064     7.634                                            
    SLICE_X10Y156        FDRE (Setup_fdre_C_D)        0.076     7.710    reconfigurable   pblock_inst_count      inst_count/count_reg[24]
  -------------------------------------------------------------------
                         required time                          7.710                                            
                         arrival time                           0.934                                            
  -------------------------------------------------------------------
                         slack                                  8.644                                            

Slack (MET) :             8.656ns  (required time - arrival time)
  Source:                 inst_count/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_count/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.849ns (63.779%)  route 0.482ns (36.221%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.715ns = ( 8.285 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.276ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           1.081     1.987    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          1.300    -2.276    boundary                            inst_count/clk
    SLICE_X10Y150        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[3]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X10Y150        FDRE (Prop_fdre_C_Q)         0.259    -2.017 r  reconfigurable pblock_inst_count    inst_count/count_reg[3]/Q
                         net (fo=2, routed)           0.482    -1.535    reconfigurable                      inst_count/count_reg[3]
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.223    -1.312 r  reconfigurable pblock_inst_count    inst_count/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.312    reconfigurable                      inst_count/count_reg[0]_i_1_n_0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.258 r  reconfigurable pblock_inst_count    inst_count/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.258    reconfigurable                      inst_count/count_reg[4]_i_1_n_0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.204 r  reconfigurable pblock_inst_count    inst_count/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.204    reconfigurable                      inst_count/count_reg[8]_i_1_n_0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.150 r  reconfigurable pblock_inst_count    inst_count/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.150    reconfigurable                      inst_count/count_reg[12]_i_1_n_0
    SLICE_X10Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.096 r  reconfigurable pblock_inst_count    inst_count/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.096    reconfigurable                      inst_count/count_reg[16]_i_1_n_0
    SLICE_X10Y155        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    -0.945 r  reconfigurable pblock_inst_count    inst_count/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.945    reconfigurable                      inst_count/count_reg[20]_i_1_n_4
    SLICE_X10Y155        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[23]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)   10.000    10.000 r                                      
    AD12                                              0.000    10.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000    10.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.986    11.789    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          1.167     8.285    boundary                            inst_count/clk
    SLICE_X10Y155        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[23]/C
                         clock pessimism             -0.587     7.699                                            
                         clock uncertainty           -0.064     7.635                                            
    SLICE_X10Y155        FDRE (Setup_fdre_C_D)        0.076     7.711    reconfigurable   pblock_inst_count      inst_count/count_reg[23]
  -------------------------------------------------------------------
                         required time                          7.711                                            
                         arrival time                           0.945                                            
  -------------------------------------------------------------------
                         slack                                  8.656                                            

Slack (MET) :             8.695ns  (required time - arrival time)
  Source:                 inst_count/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_count/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.810ns (62.686%)  route 0.482ns (37.314%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.715ns = ( 8.285 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.276ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           1.081     1.987    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          1.300    -2.276    boundary                            inst_count/clk
    SLICE_X10Y150        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[3]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X10Y150        FDRE (Prop_fdre_C_Q)         0.259    -2.017 r  reconfigurable pblock_inst_count    inst_count/count_reg[3]/Q
                         net (fo=2, routed)           0.482    -1.535    reconfigurable                      inst_count/count_reg[3]
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.223    -1.312 r  reconfigurable pblock_inst_count    inst_count/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.312    reconfigurable                      inst_count/count_reg[0]_i_1_n_0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.258 r  reconfigurable pblock_inst_count    inst_count/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.258    reconfigurable                      inst_count/count_reg[4]_i_1_n_0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.204 r  reconfigurable pblock_inst_count    inst_count/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.204    reconfigurable                      inst_count/count_reg[8]_i_1_n_0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.150 r  reconfigurable pblock_inst_count    inst_count/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.150    reconfigurable                      inst_count/count_reg[12]_i_1_n_0
    SLICE_X10Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.096 r  reconfigurable pblock_inst_count    inst_count/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.096    reconfigurable                      inst_count/count_reg[16]_i_1_n_0
    SLICE_X10Y155        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    -0.984 r  reconfigurable pblock_inst_count    inst_count/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.984    reconfigurable                      inst_count/count_reg[20]_i_1_n_5
    SLICE_X10Y155        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[22]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)   10.000    10.000 r                                      
    AD12                                              0.000    10.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000    10.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.986    11.789    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          1.167     8.285    boundary                            inst_count/clk
    SLICE_X10Y155        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[22]/C
                         clock pessimism             -0.587     7.699                                            
                         clock uncertainty           -0.064     7.635                                            
    SLICE_X10Y155        FDRE (Setup_fdre_C_D)        0.076     7.711    reconfigurable   pblock_inst_count      inst_count/count_reg[22]
  -------------------------------------------------------------------
                         required time                          7.711                                            
                         arrival time                           0.984                                            
  -------------------------------------------------------------------
                         slack                                  8.695                                            

Slack (MET) :             8.696ns  (required time - arrival time)
  Source:                 inst_count/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_count/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.809ns (62.657%)  route 0.482ns (37.343%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.715ns = ( 8.285 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.276ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           1.081     1.987    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          1.300    -2.276    boundary                            inst_count/clk
    SLICE_X10Y150        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[3]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X10Y150        FDRE (Prop_fdre_C_Q)         0.259    -2.017 r  reconfigurable pblock_inst_count    inst_count/count_reg[3]/Q
                         net (fo=2, routed)           0.482    -1.535    reconfigurable                      inst_count/count_reg[3]
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.223    -1.312 r  reconfigurable pblock_inst_count    inst_count/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.312    reconfigurable                      inst_count/count_reg[0]_i_1_n_0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.258 r  reconfigurable pblock_inst_count    inst_count/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.258    reconfigurable                      inst_count/count_reg[4]_i_1_n_0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.204 r  reconfigurable pblock_inst_count    inst_count/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.204    reconfigurable                      inst_count/count_reg[8]_i_1_n_0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.150 r  reconfigurable pblock_inst_count    inst_count/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.150    reconfigurable                      inst_count/count_reg[12]_i_1_n_0
    SLICE_X10Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    -0.985 r  reconfigurable pblock_inst_count    inst_count/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.985    reconfigurable                      inst_count/count_reg[16]_i_1_n_6
    SLICE_X10Y154        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[17]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)   10.000    10.000 r                                      
    AD12                                              0.000    10.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000    10.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.986    11.789    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          1.167     8.285    boundary                            inst_count/clk
    SLICE_X10Y154        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[17]/C
                         clock pessimism             -0.587     7.699                                            
                         clock uncertainty           -0.064     7.635                                            
    SLICE_X10Y154        FDRE (Setup_fdre_C_D)        0.076     7.711    reconfigurable   pblock_inst_count      inst_count/count_reg[17]
  -------------------------------------------------------------------
                         required time                          7.711                                            
                         arrival time                           0.985                                            
  -------------------------------------------------------------------
                         slack                                  8.696                                            

Slack (MET) :             8.699ns  (required time - arrival time)
  Source:                 inst_count/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_count/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.806ns (62.570%)  route 0.482ns (37.430%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.715ns = ( 8.285 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.276ns
    Clock Pessimism Removal (CPR):    -0.587ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           1.081     1.987    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          1.300    -2.276    boundary                            inst_count/clk
    SLICE_X10Y150        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[3]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X10Y150        FDRE (Prop_fdre_C_Q)         0.259    -2.017 r  reconfigurable pblock_inst_count    inst_count/count_reg[3]/Q
                         net (fo=2, routed)           0.482    -1.535    reconfigurable                      inst_count/count_reg[3]
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.223    -1.312 r  reconfigurable pblock_inst_count    inst_count/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.312    reconfigurable                      inst_count/count_reg[0]_i_1_n_0
    SLICE_X10Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.258 r  reconfigurable pblock_inst_count    inst_count/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.258    reconfigurable                      inst_count/count_reg[4]_i_1_n_0
    SLICE_X10Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.204 r  reconfigurable pblock_inst_count    inst_count/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.204    reconfigurable                      inst_count/count_reg[8]_i_1_n_0
    SLICE_X10Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.150 r  reconfigurable pblock_inst_count    inst_count/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.150    reconfigurable                      inst_count/count_reg[12]_i_1_n_0
    SLICE_X10Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.096 r  reconfigurable pblock_inst_count    inst_count/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.096    reconfigurable                      inst_count/count_reg[16]_i_1_n_0
    SLICE_X10Y155        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    -0.988 r  reconfigurable pblock_inst_count    inst_count/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.988    reconfigurable                      inst_count/count_reg[20]_i_1_n_7
    SLICE_X10Y155        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[20]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)   10.000    10.000 r                                      
    AD12                                              0.000    10.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000    10.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.986    11.789    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          1.167     8.285    boundary                            inst_count/clk
    SLICE_X10Y155        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[20]/C
                         clock pessimism             -0.587     7.699                                            
                         clock uncertainty           -0.064     7.635                                            
    SLICE_X10Y155        FDRE (Setup_fdre_C_D)        0.076     7.711    reconfigurable   pblock_inst_count      inst_count/count_reg[20]
  -------------------------------------------------------------------
                         required time                          7.711                                            
                         arrival time                           0.988                                            
  -------------------------------------------------------------------
                         slack                                  8.699                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 inst_count/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_count/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.193ns (62.794%)  route 0.114ns (37.206%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.640ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.503     0.891    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          0.592    -0.591    boundary                            inst_count/clk
    SLICE_X10Y150        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X10Y150        FDRE (Prop_fdre_C_Q)         0.118    -0.473 r  reconfigurable pblock_inst_count    inst_count/count_reg[2]/Q
                         net (fo=2, routed)           0.114    -0.358    reconfigurable                      inst_count/count_reg[2]
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075    -0.283 r  reconfigurable pblock_inst_count    inst_count/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.283    reconfigurable                      inst_count/count_reg[0]_i_1_n_5
    SLICE_X10Y150        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[2]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.553     1.023    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          0.793    -0.640    boundary                            inst_count/clk
    SLICE_X10Y150        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[2]/C
                         clock pessimism              0.050    -0.591                                            
    SLICE_X10Y150        FDRE (Hold_fdre_C_D)         0.092    -0.499    reconfigurable   pblock_inst_count      inst_count/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.499                                            
                         arrival time                          -0.283                                            
  -------------------------------------------------------------------
                         slack                                  0.215                                            

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 inst_count/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_count/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.641ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.503     0.891    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          0.591    -0.592    boundary                            inst_count/clk
    SLICE_X10Y154        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[18]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X10Y154        FDRE (Prop_fdre_C_Q)         0.118    -0.474 r  reconfigurable pblock_inst_count    inst_count/count_reg[18]/Q
                         net (fo=2, routed)           0.115    -0.359    reconfigurable                      inst_count/count_reg[18]
    SLICE_X10Y154        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075    -0.284 r  reconfigurable pblock_inst_count    inst_count/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.284    reconfigurable                      inst_count/count_reg[16]_i_1_n_5
    SLICE_X10Y154        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[18]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.553     1.023    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          0.792    -0.641    boundary                            inst_count/clk
    SLICE_X10Y154        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[18]/C
                         clock pessimism              0.050    -0.592                                            
    SLICE_X10Y154        FDRE (Hold_fdre_C_D)         0.092    -0.500    reconfigurable   pblock_inst_count      inst_count/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.500                                            
                         arrival time                          -0.284                                            
  -------------------------------------------------------------------
                         slack                                  0.216                                            

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 inst_count/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_count/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.663%)  route 0.115ns (37.337%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.641ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.503     0.891    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          0.591    -0.592    boundary                            inst_count/clk
    SLICE_X10Y153        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[14]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X10Y153        FDRE (Prop_fdre_C_Q)         0.118    -0.474 r  reconfigurable pblock_inst_count    inst_count/count_reg[14]/Q
                         net (fo=2, routed)           0.115    -0.359    reconfigurable                      inst_count/count_reg[14]
    SLICE_X10Y153        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075    -0.284 r  reconfigurable pblock_inst_count    inst_count/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.284    reconfigurable                      inst_count/count_reg[12]_i_1_n_5
    SLICE_X10Y153        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[14]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.553     1.023    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          0.792    -0.641    boundary                            inst_count/clk
    SLICE_X10Y153        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[14]/C
                         clock pessimism              0.050    -0.592                                            
    SLICE_X10Y153        FDRE (Hold_fdre_C_D)         0.092    -0.500    reconfigurable   pblock_inst_count      inst_count/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.500                                            
                         arrival time                          -0.284                                            
  -------------------------------------------------------------------
                         slack                                  0.216                                            

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 inst_count/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_count/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.663%)  route 0.115ns (37.337%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.641ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.503     0.891    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          0.591    -0.592    boundary                            inst_count/clk
    SLICE_X10Y155        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[22]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X10Y155        FDRE (Prop_fdre_C_Q)         0.118    -0.474 r  reconfigurable pblock_inst_count    inst_count/count_reg[22]/Q
                         net (fo=2, routed)           0.115    -0.359    reconfigurable                      inst_count/count_reg[22]
    SLICE_X10Y155        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075    -0.284 r  reconfigurable pblock_inst_count    inst_count/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.284    reconfigurable                      inst_count/count_reg[20]_i_1_n_5
    SLICE_X10Y155        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[22]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.553     1.023    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          0.792    -0.641    boundary                            inst_count/clk
    SLICE_X10Y155        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[22]/C
                         clock pessimism              0.050    -0.592                                            
    SLICE_X10Y155        FDRE (Hold_fdre_C_D)         0.092    -0.500    reconfigurable   pblock_inst_count      inst_count/count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.500                                            
                         arrival time                          -0.284                                            
  -------------------------------------------------------------------
                         slack                                  0.216                                            

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 inst_count/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_count/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.193ns (62.365%)  route 0.116ns (37.635%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.640ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.503     0.891    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          0.592    -0.591    boundary                            inst_count/clk
    SLICE_X10Y152        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[10]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X10Y152        FDRE (Prop_fdre_C_Q)         0.118    -0.473 r  reconfigurable pblock_inst_count    inst_count/count_reg[10]/Q
                         net (fo=2, routed)           0.116    -0.356    reconfigurable                      inst_count/count_reg[10]
    SLICE_X10Y152        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075    -0.281 r  reconfigurable pblock_inst_count    inst_count/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.281    reconfigurable                      inst_count/count_reg[8]_i_1_n_5
    SLICE_X10Y152        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[10]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.553     1.023    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          0.793    -0.640    boundary                            inst_count/clk
    SLICE_X10Y152        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[10]/C
                         clock pessimism              0.050    -0.591                                            
    SLICE_X10Y152        FDRE (Hold_fdre_C_D)         0.092    -0.499    reconfigurable   pblock_inst_count      inst_count/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.499                                            
                         arrival time                          -0.281                                            
  -------------------------------------------------------------------
                         slack                                  0.217                                            

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 inst_count/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_count/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.193ns (62.365%)  route 0.116ns (37.635%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.640ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.503     0.891    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          0.592    -0.591    boundary                            inst_count/clk
    SLICE_X10Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[6]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X10Y151        FDRE (Prop_fdre_C_Q)         0.118    -0.473 r  reconfigurable pblock_inst_count    inst_count/count_reg[6]/Q
                         net (fo=2, routed)           0.116    -0.356    reconfigurable                      inst_count/count_reg[6]
    SLICE_X10Y151        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075    -0.281 r  reconfigurable pblock_inst_count    inst_count/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.281    reconfigurable                      inst_count/count_reg[4]_i_1_n_5
    SLICE_X10Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[6]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.553     1.023    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          0.793    -0.640    boundary                            inst_count/clk
    SLICE_X10Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[6]/C
                         clock pessimism              0.050    -0.591                                            
    SLICE_X10Y151        FDRE (Hold_fdre_C_D)         0.092    -0.499    reconfigurable   pblock_inst_count      inst_count/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.499                                            
                         arrival time                          -0.281                                            
  -------------------------------------------------------------------
                         slack                                  0.217                                            

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 inst_count/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_count/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.219ns (65.696%)  route 0.114ns (34.304%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.640ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.503     0.891    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          0.592    -0.591    boundary                            inst_count/clk
    SLICE_X10Y150        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X10Y150        FDRE (Prop_fdre_C_Q)         0.118    -0.473 r  reconfigurable pblock_inst_count    inst_count/count_reg[2]/Q
                         net (fo=2, routed)           0.114    -0.358    reconfigurable                      inst_count/count_reg[2]
    SLICE_X10Y150        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101    -0.257 r  reconfigurable pblock_inst_count    inst_count/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.257    reconfigurable                      inst_count/count_reg[0]_i_1_n_4
    SLICE_X10Y150        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[3]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.553     1.023    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          0.793    -0.640    boundary                            inst_count/clk
    SLICE_X10Y150        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[3]/C
                         clock pessimism              0.050    -0.591                                            
    SLICE_X10Y150        FDRE (Hold_fdre_C_D)         0.092    -0.499    reconfigurable   pblock_inst_count      inst_count/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.499                                            
                         arrival time                          -0.257                                            
  -------------------------------------------------------------------
                         slack                                  0.241                                            

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 inst_count/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_count/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.219ns (65.659%)  route 0.115ns (34.341%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.641ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.503     0.891    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          0.591    -0.592    boundary                            inst_count/clk
    SLICE_X10Y154        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[18]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X10Y154        FDRE (Prop_fdre_C_Q)         0.118    -0.474 r  reconfigurable pblock_inst_count    inst_count/count_reg[18]/Q
                         net (fo=2, routed)           0.115    -0.359    reconfigurable                      inst_count/count_reg[18]
    SLICE_X10Y154        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101    -0.258 r  reconfigurable pblock_inst_count    inst_count/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.258    reconfigurable                      inst_count/count_reg[16]_i_1_n_4
    SLICE_X10Y154        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[19]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.553     1.023    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          0.792    -0.641    boundary                            inst_count/clk
    SLICE_X10Y154        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[19]/C
                         clock pessimism              0.050    -0.592                                            
    SLICE_X10Y154        FDRE (Hold_fdre_C_D)         0.092    -0.500    reconfigurable   pblock_inst_count      inst_count/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.500                                            
                         arrival time                          -0.258                                            
  -------------------------------------------------------------------
                         slack                                  0.242                                            

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 inst_count/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_count/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.219ns (65.569%)  route 0.115ns (34.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.641ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.503     0.891    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          0.591    -0.592    boundary                            inst_count/clk
    SLICE_X10Y153        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[14]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X10Y153        FDRE (Prop_fdre_C_Q)         0.118    -0.474 r  reconfigurable pblock_inst_count    inst_count/count_reg[14]/Q
                         net (fo=2, routed)           0.115    -0.359    reconfigurable                      inst_count/count_reg[14]
    SLICE_X10Y153        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101    -0.258 r  reconfigurable pblock_inst_count    inst_count/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.258    reconfigurable                      inst_count/count_reg[12]_i_1_n_4
    SLICE_X10Y153        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[15]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.553     1.023    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          0.792    -0.641    boundary                            inst_count/clk
    SLICE_X10Y153        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[15]/C
                         clock pessimism              0.050    -0.592                                            
    SLICE_X10Y153        FDRE (Hold_fdre_C_D)         0.092    -0.500    reconfigurable   pblock_inst_count      inst_count/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.500                                            
                         arrival time                          -0.258                                            
  -------------------------------------------------------------------
                         slack                                  0.242                                            

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 inst_count/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_count/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.219ns (65.569%)  route 0.115ns (34.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.641ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.503     0.891    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          0.591    -0.592    boundary                            inst_count/clk
    SLICE_X10Y155        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[22]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X10Y155        FDRE (Prop_fdre_C_Q)         0.118    -0.474 r  reconfigurable pblock_inst_count    inst_count/count_reg[22]/Q
                         net (fo=2, routed)           0.115    -0.359    reconfigurable                      inst_count/count_reg[22]
    SLICE_X10Y155        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101    -0.258 r  reconfigurable pblock_inst_count    inst_count/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.258    reconfigurable                      inst_count/count_reg[20]_i_1_n_4
    SLICE_X10Y155        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[23]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.553     1.023    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          0.792    -0.641    boundary                            inst_count/clk
    SLICE_X10Y155        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[23]/C
                         clock pessimism              0.050    -0.592                                            
    SLICE_X10Y155        FDRE (Hold_fdre_C_D)         0.092    -0.500    reconfigurable   pblock_inst_count      inst_count/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.500                                            
                         arrival time                          -0.258                                            
  -------------------------------------------------------------------
                         slack                                  0.242                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U0_clocks/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0    U0_clocks/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y1  U0_clocks/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X11Y151    inst_count/count_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X11Y151    inst_count/count_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X11Y151    inst_count/count_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X11Y151    inst_count/count_out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X10Y150    inst_count/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X10Y152    inst_count/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X10Y152    inst_count/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X10Y153    inst_count/count_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  U0_clocks/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X11Y151    inst_count/count_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X11Y151    inst_count/count_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X11Y151    inst_count/count_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X11Y151    inst_count/count_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X11Y151    inst_count/count_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X11Y151    inst_count/count_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X11Y151    inst_count/count_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X11Y151    inst_count/count_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X10Y150    inst_count/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X10Y150    inst_count/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X11Y151    inst_count/count_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X11Y151    inst_count/count_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X11Y151    inst_count/count_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X11Y151    inst_count/count_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X11Y151    inst_count/count_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X11Y151    inst_count/count_out_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X11Y151    inst_count/count_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X11Y151    inst_count/count_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X10Y150    inst_count/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X10Y150    inst_count/count_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U0_clocks/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0_clocks/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 0.030ns (1.504%)  route 1.965ns (98.496%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.065ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkfbout fall edge)
                                                      2.500     2.500 f                 
    AD12                                              0.000     2.500 f  static         clk_p (IN)
                         net (fo=0)                   0.000     2.500    static         U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.970 f  static         U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.553     3.523    static         U0_clocks/clkin1
  -------------------------------------------------------------------    ----------------------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.493     0.030 f  static         U0_clocks/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.007     1.037    static         U0_clocks/clkfbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.067 f  static         U0_clocks/clkf_buf/O
                         net (fo=1, routed)           0.958     2.025    static         U0_clocks/clkfbout_buf
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  static         U0_clocks/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    ----------------------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U0_clocks/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U0_clocks/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.694ns  (logic 0.083ns (2.247%)  route 3.611ns (97.753%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.065ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkfbout rise edge)
                                                      0.000     0.000 r                 
    AD12                                              0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  static         U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.986     1.789    static         U0_clocks/clkin1
  -------------------------------------------------------------------    ----------------------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.759    -4.970 r  static         U0_clocks/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.005    -2.965    static         U0_clocks/clkfbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  static         U0_clocks/clkf_buf/O
                         net (fo=1, routed)           1.606    -1.276    static         U0_clocks/clkfbout_buf
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  static         U0_clocks/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    ----------------------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_count/count_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.802ns  (logic 3.504ns (60.400%)  route 2.298ns (39.600%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           1.081     1.987    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          1.300    -2.276    boundary                            inst_count/clk
    SLICE_X11Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[3]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X11Y151        FDRE (Prop_fdre_C_Q)         0.204    -2.072 r  reconfigurable pblock_inst_count    inst_count/count_out_reg[3]/Q
                         net (fo=2, routed)           2.298     0.225    boundary                            count_out_OBUF[3]
    V20                  OBUF (Prop_obuf_I_O)         3.300     3.526 r  static                              count_out[3]_OBUF_inst/O
                         net (fo=0)                   0.000     3.526    static                              count_out[3]
    V20                                                               r  static                              count_out[3] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.793ns  (logic 3.489ns (60.219%)  route 2.305ns (39.781%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           1.081     1.987    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          1.300    -2.276    boundary                            inst_count/clk
    SLICE_X11Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X11Y151        FDRE (Prop_fdre_C_Q)         0.223    -2.053 r  reconfigurable pblock_inst_count    inst_count/count_out_reg[2]/Q
                         net (fo=3, routed)           2.305     0.251    boundary                            count_out_OBUF[2]
    V26                  OBUF (Prop_obuf_I_O)         3.266     3.517 r  static                              count_out[2]_OBUF_inst/O
                         net (fo=0)                   0.000     3.517    static                              count_out[2]
    V26                                                               r  static                              count_out[2] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.738ns  (logic 3.465ns (60.377%)  route 2.274ns (39.623%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           1.081     1.987    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          1.300    -2.276    boundary                            inst_count/clk
    SLICE_X11Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X11Y151        FDRE (Prop_fdre_C_Q)         0.223    -2.053 r  reconfigurable pblock_inst_count    inst_count/count_out_reg[0]/Q
                         net (fo=5, routed)           2.274     0.220    boundary                            count_out_OBUF[0]
    W23                  OBUF (Prop_obuf_I_O)         3.242     3.462 r  static                              count_out[0]_OBUF_inst/O
                         net (fo=0)                   0.000     3.462    static                              count_out[0]
    W23                                                               r  static                              count_out[0] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.633ns  (logic 3.531ns (62.672%)  route 2.103ns (37.328%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           1.081     1.987    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          1.300    -2.276    boundary                            inst_count/clk
    SLICE_X11Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X11Y151        FDRE (Prop_fdre_C_Q)         0.204    -2.072 r  reconfigurable pblock_inst_count    inst_count/count_out_reg[1]/Q
                         net (fo=4, routed)           2.103     0.030    boundary                            count_out_OBUF[1]
    W24                  OBUF (Prop_obuf_I_O)         3.327     3.357 r  static                              count_out[1]_OBUF_inst/O
                         net (fo=0)                   0.000     3.357    static                              count_out[1]
    W24                                                               r  static                              count_out[1] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_count/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.338ns  (logic 1.481ns (63.348%)  route 0.857ns (36.652%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.503     0.891    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          0.592    -0.591    boundary                            inst_count/clk
    SLICE_X11Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X11Y151        FDRE (Prop_fdre_C_Q)         0.091    -0.500 r  reconfigurable pblock_inst_count    inst_count/count_out_reg[1]/Q
                         net (fo=4, routed)           0.857     0.357    boundary                            count_out_OBUF[1]
    W24                  OBUF (Prop_obuf_I_O)         1.390     1.747 r  static                              count_out[1]_OBUF_inst/O
                         net (fo=0)                   0.000     1.747    static                              count_out[1]
    W24                                                               r  static                              count_out[1] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.398ns  (logic 1.450ns (60.474%)  route 0.948ns (39.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.503     0.891    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          0.592    -0.591    boundary                            inst_count/clk
    SLICE_X11Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X11Y151        FDRE (Prop_fdre_C_Q)         0.100    -0.491 r  reconfigurable pblock_inst_count    inst_count/count_out_reg[0]/Q
                         net (fo=5, routed)           0.948     0.457    boundary                            count_out_OBUF[0]
    W23                  OBUF (Prop_obuf_I_O)         1.350     1.807 r  static                              count_out[0]_OBUF_inst/O
                         net (fo=0)                   0.000     1.807    static                              count_out[0]
    W23                                                               r  static                              count_out[0] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.423ns  (logic 1.456ns (60.101%)  route 0.967ns (39.899%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.503     0.891    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          0.592    -0.591    boundary                            inst_count/clk
    SLICE_X11Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[3]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X11Y151        FDRE (Prop_fdre_C_Q)         0.091    -0.500 r  reconfigurable pblock_inst_count    inst_count/count_out_reg[3]/Q
                         net (fo=2, routed)           0.967     0.467    boundary                            count_out_OBUF[3]
    V20                  OBUF (Prop_obuf_I_O)         1.365     1.832 r  static                              count_out[3]_OBUF_inst/O
                         net (fo=0)                   0.000     1.832    static                              count_out[3]
    V20                                                               r  static                              count_out[3] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.433ns  (logic 1.474ns (60.566%)  route 0.960ns (39.434%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.503     0.891    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          0.592    -0.591    boundary                            inst_count/clk
    SLICE_X11Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X11Y151        FDRE (Prop_fdre_C_Q)         0.100    -0.491 r  reconfigurable pblock_inst_count    inst_count/count_out_reg[2]/Q
                         net (fo=3, routed)           0.960     0.469    boundary                            count_out_OBUF[2]
    V26                  OBUF (Prop_obuf_I_O)         1.374     1.843 r  static                              count_out[2]_OBUF_inst/O
                         net (fo=0)                   0.000     1.843    static                              count_out[2]
    V26                                                               r  static                              count_out[2] (OUT)
  -------------------------------------------------------------------    -------------------------------------------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout0

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.257ns  (logic 1.046ns (24.569%)  route 3.211ns (75.431%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.715ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    E18                                               0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    E18                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.211     4.257    boundary                            inst_count/rst
    SLICE_X10Y150        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[0]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.986     1.789    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          1.167    -1.715    boundary                            inst_count/clk
    SLICE_X10Y150        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.257ns  (logic 1.046ns (24.569%)  route 3.211ns (75.431%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.715ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    E18                                               0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    E18                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.211     4.257    boundary                            inst_count/rst
    SLICE_X10Y150        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[1]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.986     1.789    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          1.167    -1.715    boundary                            inst_count/clk
    SLICE_X10Y150        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.257ns  (logic 1.046ns (24.569%)  route 3.211ns (75.431%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.715ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    E18                                               0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    E18                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.211     4.257    boundary                            inst_count/rst
    SLICE_X10Y150        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[2]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.986     1.789    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          1.167    -1.715    boundary                            inst_count/clk
    SLICE_X10Y150        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.257ns  (logic 1.046ns (24.569%)  route 3.211ns (75.431%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.715ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    E18                                               0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    E18                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.211     4.257    boundary                            inst_count/rst
    SLICE_X10Y150        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[3]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.986     1.789    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          1.167    -1.715    boundary                            inst_count/clk
    SLICE_X10Y150        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.152ns  (logic 1.046ns (25.194%)  route 3.106ns (74.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.715ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    E18                                               0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    E18                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.106     4.152    boundary                            inst_count/rst
    SLICE_X10Y152        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[10]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.986     1.789    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          1.167    -1.715    boundary                            inst_count/clk
    SLICE_X10Y152        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.152ns  (logic 1.046ns (25.194%)  route 3.106ns (74.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.715ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    E18                                               0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    E18                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.106     4.152    boundary                            inst_count/rst
    SLICE_X10Y152        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[11]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.986     1.789    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          1.167    -1.715    boundary                            inst_count/clk
    SLICE_X10Y152        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[11]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.152ns  (logic 1.046ns (25.194%)  route 3.106ns (74.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.715ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    E18                                               0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    E18                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.106     4.152    boundary                            inst_count/rst
    SLICE_X10Y152        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[8]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.986     1.789    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          1.167    -1.715    boundary                            inst_count/clk
    SLICE_X10Y152        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[8]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.152ns  (logic 1.046ns (25.194%)  route 3.106ns (74.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.715ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    E18                                               0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    E18                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.106     4.152    boundary                            inst_count/rst
    SLICE_X10Y152        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[9]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.986     1.789    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          1.167    -1.715    boundary                            inst_count/clk
    SLICE_X10Y152        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.100ns  (logic 1.046ns (25.510%)  route 3.054ns (74.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.715ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    E18                                               0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    E18                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.054     4.100    boundary                            inst_count/rst
    SLICE_X10Y154        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[16]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.986     1.789    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          1.167    -1.715    boundary                            inst_count/clk
    SLICE_X10Y154        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[16]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.100ns  (logic 1.046ns (25.510%)  route 3.054ns (74.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.715ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    E18                                               0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    E18                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          3.054     4.100    boundary                            inst_count/rst
    SLICE_X10Y154        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[17]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.986     1.789    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    -4.970 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    -2.965    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -2.882 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          1.167    -1.715    boundary                            inst_count/clk
    SLICE_X10Y154        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.206ns (11.984%)  route 1.510ns (88.016%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    E18                                               0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    E18                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          1.510     1.715    boundary                            inst_count/rst
    SLICE_X11Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[0]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.553     1.023    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          0.793    -0.640    boundary                            inst_count/clk
    SLICE_X11Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.206ns (11.984%)  route 1.510ns (88.016%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    E18                                               0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    E18                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          1.510     1.715    boundary                            inst_count/rst
    SLICE_X11Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[1]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.553     1.023    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          0.793    -0.640    boundary                            inst_count/clk
    SLICE_X11Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.206ns (11.984%)  route 1.510ns (88.016%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    E18                                               0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    E18                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          1.510     1.715    boundary                            inst_count/rst
    SLICE_X11Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[2]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.553     1.023    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          0.793    -0.640    boundary                            inst_count/clk
    SLICE_X11Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.206ns (11.984%)  route 1.510ns (88.016%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    E18                                               0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    E18                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          1.510     1.715    boundary                            inst_count/rst
    SLICE_X11Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[3]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.553     1.023    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          0.793    -0.640    boundary                            inst_count/clk
    SLICE_X11Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.206ns (11.984%)  route 1.510ns (88.016%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    E18                                               0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    E18                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          1.510     1.715    boundary                            inst_count/rst
    SLICE_X10Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[4]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.553     1.023    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          0.793    -0.640    boundary                            inst_count/clk
    SLICE_X10Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.206ns (11.984%)  route 1.510ns (88.016%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    E18                                               0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    E18                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          1.510     1.715    boundary                            inst_count/rst
    SLICE_X10Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[5]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.553     1.023    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          0.793    -0.640    boundary                            inst_count/clk
    SLICE_X10Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.206ns (11.984%)  route 1.510ns (88.016%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    E18                                               0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    E18                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          1.510     1.715    boundary                            inst_count/rst
    SLICE_X10Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[6]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.553     1.023    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          0.793    -0.640    boundary                            inst_count/clk
    SLICE_X10Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.206ns (11.984%)  route 1.510ns (88.016%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    E18                                               0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    E18                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          1.510     1.715    boundary                            inst_count/rst
    SLICE_X10Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[7]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.553     1.023    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          0.793    -0.640    boundary                            inst_count/clk
    SLICE_X10Y151        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.773ns  (logic 0.206ns (11.593%)  route 1.567ns (88.407%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.641ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    E18                                               0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    E18                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          1.567     1.773    boundary                            inst_count/rst
    SLICE_X10Y155        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[20]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.553     1.023    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          0.792    -0.641    boundary                            inst_count/clk
    SLICE_X10Y155        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[20]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.773ns  (logic 0.206ns (11.593%)  route 1.567ns (88.407%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.641ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    E18                                               0.000     0.000 r  static                              rst_n (IN)
                         net (fo=0)                   0.000     0.000    static                              rst_n
    E18                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  static                              rst_n_IBUF_inst/O
                         net (fo=30, routed)          1.567     1.773    boundary                            inst_count/rst
    SLICE_X10Y155        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[21]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                                      
    AD12                                              0.000     0.000 r  static                              clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              U0_clocks/clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  static                              U0_clocks/clkin1_buf/O
                         net (fo=1, routed)           0.553     1.023    static                              U0_clocks/clkin1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  static                              U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    static                              U0_clocks/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  static                              U0_clocks/clkout1_buf/O
                         net (fo=29, routed)          0.792    -0.641    boundary                            inst_count/clk
    SLICE_X10Y155        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[21]/C





