lw $t5, 4($zero)
lw $t4, 4($zero)
mult $t5, $t4
mflo $v0
jr $zero

comment: different registers
