{"Source Block": ["hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@149:165@HdlStmProcess", "\nreg up_reset_core = 1'b1;\n\nassign up_cfg_is_writeable = up_reset_core;\n\nalways @(posedge up_clk or negedge ext_resetn) begin\n  if (ext_resetn == 1'b0) begin\n    up_reset_vector <= 3'b111;\n  end else begin\n    up_reset_vector <= {1'b0,up_reset_vector[2:1]};\n  end\nend\n\nwire core_reset_all = up_reset_core | core_reset_ext;\n\nalways @(posedge core_clk or posedge core_reset_all) begin\n  if (core_reset_all == 1'b1) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[154, "always @(posedge up_clk or negedge ext_resetn) begin\n"], [155, "  if (ext_resetn == 1'b0) begin\n"], [156, "    up_reset_vector <= 3'b111;\n"], [157, "  end else begin\n"], [158, "    up_reset_vector <= {1'b0,up_reset_vector[2:1]};\n"], [160, "end\n"]], "Add": [[158, "  always @(posedge up_clk or negedge ext_resetn) begin\n"], [158, "    if (ext_resetn == 1'b0) begin\n"], [158, "      up_reset_vector <= 3'b111;\n"], [158, "    end else begin\n"], [158, "      up_reset_vector <= {1'b0,up_reset_vector[2:1]};\n"], [158, "    end\n"]]}}