/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2020-2024 HabanaLabs, Ltd.
 * Copyright (C) 2023-2024, Intel Corporation.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_NIC0_TXS0_REGS_H_
#define ASIC_REG_NIC0_TXS0_REGS_H_

/*****************************************
 *   NIC0_TXS0
 *   (Prototype: NIC_TXS)
 *****************************************
 */

#define NIC0_TXS0_TMR_SCAN_EN 0x5450000

#define NIC0_TXS0_TICK_WRAP 0x5450004

#define NIC0_TXS0_SCAN_TIME_COMPARE_0 0x5450008

#define NIC0_TXS0_SCAN_TIME_COMPARE_1 0x545000C

#define NIC0_TXS0_SLICE_CREDIT 0x5450010

#define NIC0_TXS0_SLICE_FORCE_FULL 0x5450014

#define NIC0_TXS0_FIRST_SCHEDQ_ID 0x5450018

#define NIC0_TXS0_LAST_SCHEDQ_ID 0x545001C

#define NIC0_TXS0_PUSH_MASK 0x5450020

#define NIC0_TXS0_POP_MASK 0x5450024

#define NIC0_TXS0_PUSH_RELEASE_INVALIDATE 0x5450028

#define NIC0_TXS0_POP_RELEASE_INVALIDATE 0x545002C

#define NIC0_TXS0_LIST_MEM_READ_MASK 0x5450030

#define NIC0_TXS0_FIFO_MEM_READ_MASK 0x5450034

#define NIC0_TXS0_LIST_MEM_WRITE_MASK 0x5450038

#define NIC0_TXS0_FIFO_MEM_WRITE_MASK 0x545003C

#define NIC0_TXS0_BASE_ADDRESS_63_32 0x5450040

#define NIC0_TXS0_BASE_ADDRESS_31_7 0x5450044

#define NIC0_TXS0_AXI_PROT 0x545004C

#define NIC0_TXS0_RATE_LIMIT 0x5450050

#define NIC0_TXS0_CACHE_CFG 0x5450054

#define NIC0_TXS0_SCHEDQ_MEM_INIT 0x5450058

#define NIC0_TXS0_SCHEDQ_UPDATE_EN 0x545005C

#define NIC0_TXS0_SCHEDQ_UPDATE_FIFO 0x5450060

#define NIC0_TXS0_SCHEDQ_UPDATE_DESC_31_0 0x5450064

#define NIC0_TXS0_SCHEDQ_UPDATE_DESC_63_32 0x5450068

#define NIC0_TXS0_SCHEDQ_UPDATE_DESC_95_64 0x545006C

#define NIC0_TXS0_SCHEDQ_UPDATE_DESC_127_96 0x5450070

#define NIC0_TXS0_SCHEDQ_UPDATE_DESC_159_128 0x5450074

#define NIC0_TXS0_SCHEDQ_UPDATE_DESC_191_160 0x5450078

#define NIC0_TXS0_SCHEDQ_UPDATE_DESC_217_192 0x545007C

#define NIC0_TXS0_FORCE_HIT_EN 0x5450080

#define NIC0_TXS0_INVALIDATE_LIST 0x5450084

#define NIC0_TXS0_INVALIDATE_LIST_STATUS 0x5450088

#define NIC0_TXS0_INVALIDATE_FREE_LIST 0x545008C

#define NIC0_TXS0_INVALIDATE_FREE_LIST_STAT 0x5450090

#define NIC0_TXS0_PUSH_PREFETCH_EN 0x5450094

#define NIC0_TXS0_PUSH_RELEASE_EN 0x5450098

#define NIC0_TXS0_PUSH_LOCK_EN 0x545009C

#define NIC0_TXS0_PUSH_PREFETCH_NEXT_EN 0x54500A0

#define NIC0_TXS0_POP_PREFETCH_EN 0x54500A4

#define NIC0_TXS0_POP_RELEASE_EN 0x54500A8

#define NIC0_TXS0_POP_LOCK_EN 0x54500AC

#define NIC0_TXS0_POP_PREFETCH_NEXT_EN 0x54500B0

#define NIC0_TXS0_LIST_MASK 0x54500B4

#define NIC0_TXS0_RELEASE_INCALIDATE 0x54500B8

#define NIC0_TXS0_BASE_ADDRESS_FREE_LIST_63_32 0x54500BC

#define NIC0_TXS0_BASE_ADDRESS_FREE_LIST_31_0 0x54500C0

#define NIC0_TXS0_FREE_LIST_EN 0x54500C4

#define NIC0_TXS0_PUSH_FORCE_HIT_EN 0x54500C8

#define NIC0_TXS0_PRODUCER_UPDATE_EN 0x54500CC

#define NIC0_TXS0_PRODUCER_UPDATE 0x54500D0

#define NIC0_TXS0_PRIOQ_CREDIT_FORCE 0x54500D4

#define NIC0_TXS0_PRIOQ_CREDIT_0 0x54500D8

#define NIC0_TXS0_PRIOQ_CREDIT_1 0x54500DC

#define NIC0_TXS0_PRIOQ_CREDIT_2 0x54500E0

#define NIC0_TXS0_PRIOQ_CREDIT_3 0x54500E4

#define NIC0_TXS0_PRIOQ_CREDIT_4 0x54500E8

#define NIC0_TXS0_PRIOQ_CREDIT_5 0x54500EC

#define NIC0_TXS0_PRIOQ_CREDIT_6 0x54500F0

#define NIC0_TXS0_PRIOQ_CREDIT_7 0x54500F4

#define NIC0_TXS0_DBG_COUNT_SELECT0 0x54500F8

#define NIC0_TXS0_DBG_COUNT_SELECT1 0x54500FC

#define NIC0_TXS0_DBG_COUNT_SELECT2 0x5450100

#define NIC0_TXS0_DBG_COUNT_SELECT3 0x5450104

#define NIC0_TXS0_DBG_COUNT_SELECT4 0x5450108

#define NIC0_TXS0_DBG_COUNT_SELECT5 0x545010C

#define NIC0_TXS0_DBG_COUNT_SELECT6 0x5450110

#define NIC0_TXS0_DBG_COUNT_SELECT7 0x5450114

#define NIC0_TXS0_DBG_COUNT_SELECT8 0x5450118

#define NIC0_TXS0_DBG_COUNT_SELECT9 0x545011C

#define NIC0_TXS0_DBG_COUNT_SELECT10 0x5450120

#define NIC0_TXS0_DBG_COUNT_SELECT11 0x5450124

#define NIC0_TXS0_IGNORE_BURST_EN 0x5450140

#define NIC0_TXS0_IGNORE_BURST_THRESHOLD_0 0x5450144

#define NIC0_TXS0_IGNORE_BURST_THRESHOLD_1 0x5450148

#define NIC0_TXS0_IGNORE_BURST_THRESHOLD_2 0x545014C

#define NIC0_TXS0_IGNORE_BURST_THRESHOLD_3 0x5450150

#define NIC0_TXS0_IGNORE_BURST_THRESHOLD_4 0x5450154

#define NIC0_TXS0_IGNORE_BURST_THRESHOLD_5 0x5450158

#define NIC0_TXS0_IGNORE_BURST_THRESHOLD_6 0x545015C

#define NIC0_TXS0_IGNORE_BURST_THRESHOLD_7 0x5450160

#define NIC0_TXS0_RANDOM_PSUH_CFG 0x5450164

#define NIC0_TXS0_DBG_HW_EVENT_TRIGER 0x5450168

#define NIC0_TXS0_INTERRUPT_CAUSE 0x545016C

#define NIC0_TXS0_INTERRUPT_MASK 0x5450170

#define NIC0_TXS0_INTERRUPT_CLR 0x5450174

#define NIC0_TXS0_LOAD_SLICE_HIT_EN 0x5450178

#define NIC0_TXS0_SLICE_ACTIVE_47_32 0x545017C

#define NIC0_TXS0_SLICE_ACTIVE_31_0 0x5450180

#define NIC0_TXS0_AXI_CACHE 0x5450184

#define NIC0_TXS0_SLICE_GW_ADDR 0x5450188

#define NIC0_TXS0_SLICE_GW_DATA 0x545018C

#define NIC0_TXS0_SCANNER_CREDIT_EN 0x5450190

#define NIC0_TXS0_FREE_LIST_PUSH_MASK_EN 0x5450194

#define NIC0_TXS0_FREE_AEMPTY_THRESHOLD 0x5450198

#define NIC0_TXS0_AXI_USER_LO 0x5450200

#define NIC0_TXS0_AXI_USER_HI 0x5450204

#define NIC0_TXS0_NCH_SYNCED 0x5450210

#define NIC0_TXS0_NCH_ASYNCED 0x5450214

#define NIC0_TXS0_NCH_ASYNCED_RES 0x5450218

#define NIC0_TXS0_STATS_CFG 0x5450220

#define NIC0_TXS0_STATS_TOT_PUSH_REQ 0x5450230

#define NIC0_TXS0_STATS_TOT_PUSH_RES 0x5450234

#define NIC0_TXS0_STATS_TOT_SCHED_QP_REQ 0x5450238

#define NIC0_TXS0_STATS_TOT_SCHED_QP_RES 0x545023C

#define NIC0_TXS0_STATS_TOT_RETURN_SLICE 0x5450240

#define NIC0_TXS0_STATS_WIN_PUSH_REQ 0x5450250

#define NIC0_TXS0_STATS_WIN_PUSH_RES 0x5450254

#define NIC0_TXS0_STATS_WIN_SCHED_QP_REQ 0x5450258

#define NIC0_TXS0_STATS_WIN_SCHED_QP_RES 0x545025C

#define NIC0_TXS0_STATS_WIN_RETURN_SLICE 0x5450260

#define NIC0_TXS0_ASYNC_NICL_APB_ADDR_MASK 0x5450270

#define NIC0_TXS0_ASYNC_NICL_APB_SPLIT_ADDR0 0x5450274

#define NIC0_TXS0_ASYNC_NICL_APB_SPLIT_ADDR1 0x5450278

#define NIC0_TXS0_ASYNC_NICL_APB_SPLIT_ADDR2 0x545027C

#define NIC0_TXS0_ASYNC_NICL_APB_SPLIT_ADDR3 0x5450280

#define NIC0_TXS0_ASYNC_NICD_APB_ADDR_MASK 0x5450290

#define NIC0_TXS0_ASYNC_NICD_APB_SPLIT_ADDR0 0x5450294

#define NIC0_TXS0_ASYNC_NICD_APB_SPLIT_ADDR1 0x5450298

#define NIC0_TXS0_ASYNC_NICD_APB_SPLIT_ADDR2 0x545029C

#define NIC0_TXS0_ASYNC_NICD_APB_SPLIT_ADDR3 0x54502A0

#define NIC0_TXS0_TX_APB_ADDR_MASK 0x54502B0

#define NIC0_TXS0_TX_APB_SPLIT_ADDR0 0x54502B4

#define NIC0_TXS0_TX_APB_SPLIT_ADDR1 0x54502B8

#define NIC0_TXS0_TX_APB_SPLIT_ADDR2 0x54502BC

#define NIC0_TXS0_TX_APB_SPLIT_ADDR3 0x54502C0

#define NIC0_TXS0_TX_APB_SPLIT_ADDR4 0x54502C4

#define NIC0_TXS0_TX_APB_SPLIT_ADDR5 0x54502C8

#define NIC0_TXS0_TX_APB_SPLIT_ADDR6 0x54502CC

#define NIC0_TXS0_HW_EVENT_CFG 0x54502E0

#define NIC0_TXS0_CHICKEN_BITS 0x54502E8

#define NIC0_TXS0_CLK_GATE_CFG 0x54502F0

#endif /* ASIC_REG_NIC0_TXS0_REGS_H_ */
