Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Mar 29 22:48:56 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_methodology -file alchitry_top_methodology_drc_routed.rpt -pb alchitry_top_methodology_drc_routed.pb -rpx alchitry_top_methodology_drc_routed.rpx
| Design       : alchitry_top
| Device       : xc7a35tftg256-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 8
+-----------+----------+-------------------------------+--------+
| Rule      | Severity | Description                   | Checks |
+-----------+----------+-------------------------------+--------+
| TIMING-18 | Warning  | Missing input or output delay | 8      |
+-----------+----------+-------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rst_n relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on mataddr[0] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on mataddr[1] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on mataddr[2] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on mataddr[3] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on mataddr[4] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on matclk relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on matoe relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>


