
---------- Begin Simulation Statistics ----------
simSeconds                                   0.101570                       # Number of seconds simulated (Second)
simTicks                                 101569758780                       # Number of ticks simulated (Tick)
finalTick                                101569758780                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  26918.95                       # Real time elapsed on the host (Second)
hostTickRate                                  3773169                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1900632                       # Number of bytes of host memory used (Byte)
simInsts                                    540056289                       # Number of instructions simulated (Count)
simOps                                      993765724                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    20062                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      36917                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       283494509                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              1.560300                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.640903                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                      370503008                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                  213825                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                    1099902622                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued               1445947                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined            24038347                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined         39638307                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved              69828                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          283228350                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              3.883448                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.306107                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                 46611616     16.46%     16.46% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  9885481      3.49%     19.95% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  6785985      2.40%     22.34% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                 10937567      3.86%     26.21% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                125502603     44.31%     70.52% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                 24786492      8.75%     79.27% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                 18692895      6.60%     85.87% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                 14673460      5.18%     91.05% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                 25352251      8.95%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            283228350                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                 596836      0.17%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                     2      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%      0.17% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead             165879188     48.31%     48.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite            168439603     49.05%     97.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead          4964960      1.45%     98.98% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite         3494640      1.02%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass      2773550      0.25%      0.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu    268190152     24.38%     24.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult      1385075      0.13%     24.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         2834      0.00%     24.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      1852880      0.17%     24.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     24.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     24.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     24.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     24.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     24.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     24.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     24.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd           25      0.00%     24.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     24.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu      2565309      0.23%     25.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     25.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt        73483      0.01%     25.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc       900008      0.08%     25.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     25.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     25.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     25.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift            0      0.00%     25.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     25.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     25.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     25.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd       110232      0.01%     25.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     25.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     25.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt       110310      0.01%     25.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv       110207      0.01%     25.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     25.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult           81      0.00%     25.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     25.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     25.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     25.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     25.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     25.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     25.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     25.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     25.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     25.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     25.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     25.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     25.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     25.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     25.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     25.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     25.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     25.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     25.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     25.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     25.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead    614113992     55.83%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite    178307378     16.21%     97.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      9421255      0.86%     98.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite     19985851      1.82%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total    1099902622                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        3.879802                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                          343375229                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.312187                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads              2748196586                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites              380069114                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses      348326570                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 79658183                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                14724559                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        13563144                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                 1396482022                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    44022279                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numSquashedInsts                   361560                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.TotalUntaints                    25934134                       # Total number of times a register went from tainted to untainted (Count)
system.cpu0.VPUntaints                       17206933                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu0.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu0.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu0.SL1Untaints                       3339984                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu0.DelayedSL1Untaints                     45                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu0.STLFwdUntaints                    5349424                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu0.STLBwdUntaints                        577                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu0.DelayedSTLFwdUntaints               37171                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu0.DelayedSTLBwdUntaints                   0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu0.SL1UntaintedHit                   3344919                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu0.SL1TaintedHit                     4139574                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu0.DelayedSL1UntaintedHit                 45                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu0.DelayedSL1TaintedHit                18722                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu0.SL1Miss                            184603                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu0.DelayedSL1Miss                         67                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu0.timesIdled                           1561                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         266159                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                    61980862                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads      50479018                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores     37817885                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads      8252841                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores      5246846                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch           24      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return      6174957     16.66%     16.66% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect      5538486     14.94%     31.60% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect       682794      1.84%     33.45% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond     22324737     60.23%     93.68% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond      2318575      6.26%     99.94% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%     99.94% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond        23843      0.06%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total      37063416                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch           24      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return       227419      9.26%      9.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect       250008     10.18%     19.43% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect        23729      0.97%     20.40% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond      1796456     73.12%     93.52% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond       158361      6.45%     99.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%     99.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond          881      0.04%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total      2456878                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch            6      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return           24      0.08%      0.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect          764      2.69%      2.80% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect          262      0.92%      3.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond        26661     93.89%     97.61% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond          376      1.32%     98.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%     98.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond          304      1.07%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total        28397                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return      5947538     17.19%     17.19% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect      5288478     15.28%     32.47% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect       659065      1.90%     34.37% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond     20528276     59.32%     93.69% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond      2160213      6.24%     99.93% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%     99.93% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond        22962      0.07%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total     34606532                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect          351      1.28%      1.28% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect          259      0.94%      2.22% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond        26371     96.01%     98.23% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond          186      0.68%     98.90% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.90% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond          301      1.10%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total        27468                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget     12761969     34.43%     34.43% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB     17421022     47.00%     81.44% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS      6174957     16.66%     98.10% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect       705468      1.90%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total     37063416                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch        10240     36.11%     36.11% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return        17943     63.28%     99.39% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect           24      0.08%     99.47% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect          149      0.53%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total        28356                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted         22324761                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken      9571371                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect            28397                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss          1260                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.NotTakenMispredicted        10444                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu0.branchPred.TakenMispredicted        17953                       # Number branches predicted taken but are actually not taken (Count)
system.cpu0.branchPred.BTBLookups            37063416                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates                9848                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits               20589527                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.555522                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted           1984                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups         706637                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits            705468                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            1169                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch           24      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return      6174957     16.66%     16.66% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect      5538486     14.94%     31.60% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect       682794      1.84%     33.45% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond     22324737     60.23%     93.68% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond      2318575      6.26%     99.94% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%     99.94% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond        23843      0.06%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total     37063416                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch           24      0.00%      0.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return      6174931     37.48%     37.48% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect          989      0.01%     37.49% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect       682794      4.14%     41.63% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond      9590788     58.22%     99.85% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond          520      0.00%     99.86% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%     99.86% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond        23843      0.14%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total     16473889                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect          764      7.76%      7.76% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%      7.76% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond         8708     88.42%     96.18% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond          376      3.82%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total         9848                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect          764      7.76%      7.76% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%      7.76% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond         8708     88.42%     96.18% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond          376      3.82%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total         9848                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups       706637                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits       705468                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses         1169                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords          566                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords       707203                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.loop_predictor.used       341936                       # Number of times the loop predictor is the provider. (Count)
system.cpu0.branchPred.loop_predictor.correct       341723                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu0.branchPred.loop_predictor.wrong          213                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.ras.pushes             6448699                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops               6448694                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes            501156                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used               5947538                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct            5947538                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.statistical_corrector.correct     11751558                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu0.branchPred.statistical_corrector.wrong      8776718                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.longestMatchProviderCorrect      4689316                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.altMatchProviderCorrect         8034                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderCorrect          481                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalProviderCorrect     15459369                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWrong        15019                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWrong         4844                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderWrong           23                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalProviderWrong         1456                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWouldHaveHit         1078                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWouldHaveHit         3783                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::2        54921                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::6      1419756                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::9        55109                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::10        56283                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::11        30570                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::12        88116                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::13        79767                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::14        50153                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::15        83633                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::16        30606                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::17        54932                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::18        72991                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::19        58742                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::20        21011                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::21       239339                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::22       115495                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::24        74541                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::26      1258334                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::28        75880                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::32       373659                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::36       423375                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.altMatchProvider::0       222746                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::2      1336641                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::6        73176                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::9       113798                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::10        34899                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::11        48025                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::12        18346                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::13        74226                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::14        82658                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::15        57481                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::16        58076                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::17        91457                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::18       111258                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::19       194203                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::20        16168                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::21       886490                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::22       416123                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::24        68042                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::26       260767                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::28       136953                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::32       415680                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu0.clk_domain.clock                      294                       # Clock period in ticks (Tick)
system.cpu0.commit.commitSquashedInsts       23865623                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls         143997                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.numCommittedDist::samples    280181539                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     1.237335                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.503200                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      201365535     71.87%     71.87% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1       19212189      6.86%     78.73% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2        8190342      2.92%     81.65% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3       13259835      4.73%     86.38% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        4167979      1.49%     87.87% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5        4559078      1.63%     89.50% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6        1453830      0.52%     90.02% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         666213      0.24%     90.25% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8       27306538      9.75%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    280181539                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                      95998                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls              5947543                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass      2646180      0.76%      0.76% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu    254743961     73.48%     74.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult      1381215      0.40%     74.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         2681      0.00%     74.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      1639954      0.47%     75.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     75.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     75.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     75.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     75.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     75.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     75.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd            8      0.00%     75.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu      2494752      0.72%     75.84% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     75.84% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt        73052      0.02%     75.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc       880032      0.25%     76.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     76.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     76.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift            0      0.00%     76.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     76.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     76.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd       109563      0.03%     76.14% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.14% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.14% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt       109606      0.03%     76.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv       109534      0.03%     76.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult           67      0.00%     76.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     76.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     76.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     76.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     76.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     76.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead     45981175     13.26%     89.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite     29189478      8.42%     97.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      1298984      0.37%     98.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      6018217      1.74%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total    346678459                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples     27306538                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu0.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu0.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu0.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu0.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu0.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu0.commitStats0.numInsts           181692358                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps             346678459                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP     181692358                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP       346678459                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 1.560300                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.640903                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs          82487854                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts          13154905                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts        335996301                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts        47280159                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts       35207695                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass      2646180      0.76%      0.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu    254743961     73.48%     74.24% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult      1381215      0.40%     74.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv         2681      0.00%     74.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd      1639954      0.47%     75.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     75.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     75.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     75.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     75.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     75.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     75.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     75.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd            8      0.00%     75.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     75.12% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu      2494752      0.72%     75.84% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     75.84% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt        73052      0.02%     75.86% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc       880032      0.25%     76.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     76.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     76.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     76.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0      0.00%     76.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     76.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     76.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     76.11% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd       109563      0.03%     76.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt       109606      0.03%     76.17% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv       109534      0.03%     76.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult           67      0.00%     76.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     76.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     76.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     76.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     76.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead     45981175     13.26%     89.47% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite     29189478      8.42%     97.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead      1298984      0.37%     98.26% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite      6018217      1.74%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total    346678459                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl     34606532                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl     27976967                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl      6629565                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl     20528276                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl     14078256                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall      5947543                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn      5947538                       # Class of control type instructions committed (Count)
system.cpu0.decode.idleCycles                12929414                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            204661054                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                 48993395                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles             16548833                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 95654                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved            17309198                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1161                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts             371753070                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 5231                       # Number of squashed instructions handled by decode (Count)
system.cpu0.executeStats0.numInsts          362000660                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches        35689884                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts       48178196                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts      35838143                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           1.276923                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads     154828557                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites    163155101                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads      15152711                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites      7304718                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads    396643249                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites    254729702                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs         84016339                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads    155090696                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches          24301447                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    254174638                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                 193594                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 482                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         2448                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles          381                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                 28626457                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                15241                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         283228350                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             1.319961                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.324944                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               203022674     71.68%     71.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                 9323058      3.29%     74.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                 7476530      2.64%     77.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 5716980      2.02%     79.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                 3877213      1.37%     81.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                 5956894      2.10%     83.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                47855001     16.90%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           283228350                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts            195864818                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.690895                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches          37063416                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.130738                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles     28953604                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    95654                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                   3387466                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                   58095                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts             370716833                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                 426                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                50479018                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts               37817885                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                71295                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                     1349                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                   54992                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents         38513                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect         24399                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect        16943                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               41342                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit               361945005                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount              361889714                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                234942006                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                423395006                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       1.276532                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.554900                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                   20214428                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.taintedForwLoads             7567920                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                3198859                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  45                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation              38513                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores               2610190                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads               36425                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                   172                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          47280159                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            18.477395                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           88.123920                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9              39170016     82.85%     82.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19             3155113      6.67%     89.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29             1271309      2.69%     92.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              203705      0.43%     92.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49              381734      0.81%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59               46742      0.10%     93.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69              338825      0.72%     94.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79              133963      0.28%     94.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89              163141      0.35%     94.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99              373622      0.79%     95.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109            349708      0.74%     96.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119            329115      0.70%     97.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             51933      0.11%     97.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139            137746      0.29%     97.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149            182917      0.39%     97.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159             46850      0.10%     98.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169             90572      0.19%     98.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179            128244      0.27%     98.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189             51326      0.11%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199             54072      0.11%     98.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209             54284      0.11%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219             59561      0.13%     98.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229            101772      0.22%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239             13951      0.03%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249             18803      0.04%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259             26406      0.06%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269             11381      0.02%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279              5595      0.01%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289              4622      0.01%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299              2910      0.01%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows          320221      0.68%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            3485                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            47280159                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               48186596                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses               35858523                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    35569                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                    99343                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses               28626880                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      762                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean  18222373722                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value  18222373722                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value  18222373722                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  83347385058                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED  18222373722                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 95654                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                21263207                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                3766072                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          2645                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 57177162                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles            200923610                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts             371228215                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                  883                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                409867                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.SQFullEvents              55492767                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents      142569183                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands          547801223                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                 1154386303                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups               411845318                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 15482889                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps            511032857                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                36768326                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                     50                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                 50                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 80713477                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       623012248                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      744135047                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts               181692358                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                 346678459                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                  793                       # Number of system calls (Count)
system.cpu1.numCycles                        48177141                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              0.975609                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              1.025001                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                      141296620                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                  374384                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                     198790233                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued               1061590                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined            53079603                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined        100569932                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved             175769                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples           48157491                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              4.127919                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             2.967302                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                 11754187     24.41%     24.41% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                  1735577      3.60%     28.01% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  2086782      4.33%     32.35% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                  2995366      6.22%     38.56% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                  4858737     10.09%     48.65% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  6288397     13.06%     61.71% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                  4951090     10.28%     71.99% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                  4587319      9.53%     81.52% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                  8900036     18.48%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total             48157491                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                 163972      1.06%      1.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                 5009      0.03%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0      0.00%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd              171      0.00%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                2      0.00%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult              33      0.00%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0      0.00%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0      0.00%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0      0.00%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0      0.00%      1.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead               9090593     58.98%     60.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite               501987      3.26%     63.34% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead          5405478     35.07%     98.41% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite          244920      1.59%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass       135560      0.07%      0.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     73330005     36.89%     36.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult      1917267      0.96%     37.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv            0      0.00%     37.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd     11529643      5.80%     43.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     43.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0      0.00%     43.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     43.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     43.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     43.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     43.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     43.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0      0.00%     43.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     43.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu            2      0.00%     43.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     43.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0      0.00%     43.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc      5103490      2.57%     46.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     46.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     46.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     46.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0      0.00%     46.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     46.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     46.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     46.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd      5693254      2.86%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     49.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp        70420      0.04%     49.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt       868155      0.44%     49.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv       127106      0.06%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult      4614598      2.32%     52.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     52.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     52.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt        70420      0.04%     52.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     52.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     52.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     52.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     52.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     52.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     52.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     52.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     52.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     52.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     52.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     52.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     52.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     52.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     52.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0      0.00%     52.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0      0.00%     52.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0      0.00%     52.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead     57754765     29.05%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite      2135336      1.07%     82.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead     34846939     17.53%     99.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite       593273      0.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total     198790233                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        4.126236                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                           15412165                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.077530                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               320325032                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites              128967594                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       79986599                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                141886680                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                65831421                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses        37039331                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                  140498860                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                    73567978                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numSquashedInsts                  1247619                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.TotalUntaints                     3073531                       # Total number of times a register went from tainted to untainted (Count)
system.cpu1.VPUntaints                        2804128                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu1.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu1.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu1.SL1Untaints                        263324                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu1.DelayedSL1Untaints                      1                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu1.STLFwdUntaints                       6077                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu1.STLBwdUntaints                          0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu1.DelayedSTLFwdUntaints                   1                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu1.DelayedSTLBwdUntaints                   0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu1.SL1UntaintedHit                    794975                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu1.SL1TaintedHit                     8941108                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu1.DelayedSL1UntaintedHit                355                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu1.DelayedSL1TaintedHit                55024                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu1.SL1Miss                            186860                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu1.DelayedSL1Miss                       3602                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu1.timesIdled                            162                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          19650                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                   157278705                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.MemDepUnit__0.insertedLoads      15960086                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      2555207                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads      3003315                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores      1015792                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return       164826      1.81%      1.81% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect       144566      1.58%      3.39% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect            5      0.00%      3.39% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond      8513153     93.30%     96.69% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond       302018      3.31%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond          111      0.00%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total       9124681                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch            2      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return        91920      2.62%      2.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect        71661      2.05%      4.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect            3      0.00%      4.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond      3199714     91.32%     95.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond       140463      4.01%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond           65      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total      3503828                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect           78      0.03%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect            2      0.00%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond       267862     99.94%     99.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond           86      0.03%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond            6      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total       268034                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return        72906      1.30%      1.30% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect        72905      1.30%      2.59% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect            2      0.00%      2.59% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond      5313439     94.53%     97.12% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond       161555      2.87%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond           46      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total      5620853                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect           32      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect            2      0.00%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond       267796     99.98%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond           22      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond            5      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total       267857                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget      4597884     50.39%     50.39% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB      4361899     47.80%     98.19% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS       164825      1.81%    100.00% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect           73      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total      9124681                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch       135544     50.57%     50.57% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return       132490     49.43%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total       268034                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted          8513155                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken      3916173                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect           268034                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss           164                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.NotTakenMispredicted       135552                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu1.branchPred.TakenMispredicted       132482                       # Number branches predicted taken but are actually not taken (Count)
system.cpu1.branchPred.BTBLookups             9124681                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates              135544                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                8069750                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.884387                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted            317                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups            116                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                73                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses              43                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return       164826      1.81%      1.81% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect       144566      1.58%      3.39% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect            5      0.00%      3.39% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond      8513153     93.30%     96.69% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond       302018      3.31%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond          111      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total      9124681                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return       164826     15.62%     15.62% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect          122      0.01%     15.64% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect            5      0.00%     15.64% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond       889765     84.34%     99.98% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond          100      0.01%     99.99% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0      0.00%     99.99% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond          111      0.01%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total      1054931                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect           78      0.06%      0.06% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0      0.00%      0.06% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond       135380     99.88%     99.94% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond           86      0.06%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total       135544                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect           78      0.06%      0.06% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.06% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond       135380     99.88%     99.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond           86      0.06%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total       135544                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups          116                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits           73                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses           43                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords            8                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords          124                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.loop_predictor.used       104207                       # Number of times the loop predictor is the provider. (Count)
system.cpu1.branchPred.loop_predictor.correct       103419                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu1.branchPred.loop_predictor.wrong          788                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.ras.pushes              236491                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops                236490                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes            163584                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used                 72906                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct              72906                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.statistical_corrector.correct      2845620                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu1.branchPred.statistical_corrector.wrong      2467819                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.longestMatchProviderCorrect      3456798                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.altMatchProviderCorrect       100109                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderCorrect         2390                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalProviderCorrect      1324738                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWrong       160152                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWrong        34839                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderWrong          263                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalProviderWrong         1732                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWouldHaveHit        27711                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWouldHaveHit        21137                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::2       306869                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::6       528310                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::9       225634                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::10       256888                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::11       277124                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::12       245695                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::13       303547                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::14       284746                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::15       304470                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::16       304760                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::17       199843                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::18       217930                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::19        79987                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::20       114118                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::21        28003                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::22        46429                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::24        11919                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::26         7061                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::28         5678                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::32         1606                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::36         1281                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.altMatchProvider::0       416969                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::2       539033                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::6       389351                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::9       291103                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::10       289138                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::11       320982                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::12       390041                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::13       271474                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::14       229729                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::15       165101                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::16       213140                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::17        90804                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::18        92568                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::19        14470                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::20        21177                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::21         3756                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::22         5192                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::24         2813                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::26         3898                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::28          792                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::32          367                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu1.commit.commitSquashedInsts       53078640                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls         198615                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.numCommittedDist::samples     41373061                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     2.141282                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     2.753353                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0       18311580     44.26%     44.26% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        6030265     14.58%     58.84% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2        3525243      8.52%     67.36% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3        4151911     10.04%     77.39% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4        1267300      3.06%     80.45% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5        1231202      2.98%     83.43% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6         628408      1.52%     84.95% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7        1757957      4.25%     89.20% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        4469195     10.80%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total     41373061                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                     132410                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls                72907                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass        70100      0.08%      0.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     52921566     59.74%     59.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult      1475215      1.67%     61.48% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv            0      0.00%     61.48% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd      7188225      8.11%     69.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     69.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0      0.00%     69.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     69.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     69.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     69.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     69.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0      0.00%     69.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu            2      0.00%     69.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     69.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0      0.00%     69.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc      4811635      5.43%     75.03% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     75.03% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.03% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.03% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0      0.00%     75.03% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.03% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     75.03% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     75.03% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd      5301032      5.98%     81.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp        54753      0.06%     81.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt       865950      0.98%     82.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv       125466      0.14%     82.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     82.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult      4227365      4.77%     86.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     86.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt        54753      0.06%     87.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     87.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     87.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0      0.00%     87.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0      0.00%     87.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0      0.00%     87.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead      6529983      7.37%     94.40% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite      1081731      1.22%     95.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      3351801      3.78%     99.40% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite       531824      0.60%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     88591401                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      4469195                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu1.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu1.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu1.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu1.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu1.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu1.commitStats0.numInsts            49381615                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps              88591401                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP      49381615                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP        88591401                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 0.975609                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 1.025001                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs          11495339                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts          30279029                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts         65174100                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts         9881784                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts        1613555                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass        70100      0.08%      0.08% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu     52921566     59.74%     59.82% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult      1475215      1.67%     61.48% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0      0.00%     61.48% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd      7188225      8.11%     69.59% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     69.59% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0      0.00%     69.59% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     69.59% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     69.59% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     69.59% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     69.59% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     69.59% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0      0.00%     69.59% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     69.59% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            2      0.00%     69.59% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     69.59% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0      0.00%     69.59% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc      4811635      5.43%     75.03% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.03% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd      5301032      5.98%     81.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     81.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp        54753      0.06%     81.07% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt       865950      0.98%     82.05% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv       125466      0.14%     82.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     82.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult      4227365      4.77%     86.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     86.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     86.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt        54753      0.06%     87.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     87.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     87.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     87.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     87.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     87.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     87.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     87.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     87.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     87.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     87.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     87.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     87.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     87.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     87.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     87.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     87.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     87.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead      6529983      7.37%     94.40% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite      1081731      1.22%     95.62% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead      3351801      3.78%     99.40% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite       531824      0.60%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total     88591401                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl      5620853                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl      5547899                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl        72954                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl      5313439                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl       307414                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall        72907                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn        72906                       # Class of control type instructions committed (Count)
system.cpu1.decode.idleCycles                 9444746                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles             10835157                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                 26700867                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles               872593                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                304128                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             4294640                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                  166                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts             144965614                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  727                       # Number of squashed instructions handled by decode (Count)
system.cpu1.executeStats0.numInsts          117100479                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches         6885030                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts       12236397                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts       1819771                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate           2.430623                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numCCRegReads      64585377                       # Number of times the CC registers were read (Count)
system.cpu1.executeStats0.numCCRegWrites     55584668                       # Number of times the CC registers were written (Count)
system.cpu1.executeStats0.numFpRegReads      51048390                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites     35454754                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntRegReads     97503164                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites     63166146                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs         14056168                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads     32362272                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.predictedBranches           4526797                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                     37990250                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                 608588                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                  67                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles          457                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                  9652035                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                72044                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples          48157491                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             3.048999                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            2.787081                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                19245414     39.96%     39.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  736739      1.53%     41.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                 4238447      8.80%     50.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                 1229730      2.55%     52.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  502095      1.04%     53.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                 1309468      2.72%     56.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                20895598     43.39%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total            48157491                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetchStats0.numInsts             82214411                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            1.706502                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches           9124681                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.189399                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.icacheStallCycles      9862423                       # ICache total stall cycles (Cycle)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                   304128                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                   7378342                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                  421778                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts             141671004                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                  31                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                15960086                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                2555207                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts               124804                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                     4655                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                  412293                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents         48419                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect        172384                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect       161638                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts              334022                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit               117057180                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount              117025930                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 93831029                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                184435433                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       2.429076                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.508747                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                     684120                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.taintedForwLoads               65410                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                6078302                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                  35                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation              48419                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                941652                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                    13                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           9881784                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean             9.704820                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           12.803417                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               7396299     74.85%     74.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19              575998      5.83%     80.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29              699134      7.07%     87.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39              773357      7.83%     95.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49              402581      4.07%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59               18736      0.19%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69                5129      0.05%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79                4032      0.04%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                2474      0.03%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                1718      0.02%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109               626      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119               596      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129               142      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139                81      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149                67      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159                48      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169                36      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179                43      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189                61      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199                33      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209                47      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219                35      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229                40      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239                38      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249                29      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259                69      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269                24      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279                25      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289                 8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299                16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows             262      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            1485                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             9881784                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses               12366137                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                1835314                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     2779                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     2156                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                9652109                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      100                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              8                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            4                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean   1017743252                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 1175801679.360523                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value       231084                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value   2093339590                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            4                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  97498785772                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED   4070973008                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                304128                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 9823918                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                7990154                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                 27154189                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles              2885102                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts             143843234                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                  379                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                364734                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.SQFullEvents               1982380                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.fullRegistersEvents         412201                       # Number of times there has been no free registers (Count)
system.cpu1.rename.renamedOperands          236917377                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                  455378445                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups               126148853                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                 75119637                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps            145567130                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                91350247                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  1963091                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       178572555                       # The number of ROB reads (Count)
system.cpu1.rob.writes                      290124584                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                49381615                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  88591401                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu10.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu10.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu10.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.numIssuedDist::samples                 0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::mean                  nan                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::stdev                 nan                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::underflows              0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::0                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::1                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::2                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::3                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::4                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::5                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::6                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::7                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::8                       0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::overflows               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::max_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::total                   0                       # Number of insts issued each cycle (Count)
system.cpu10.statFuBusy::No_OpClass                 0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntAlu                     0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntMult                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntDiv                     0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatAdd                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCmp                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCvt                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMult                  0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatDiv                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMisc                  0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatSqrt                  0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAdd                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAddAcc                 0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAlu                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCmp                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCvt                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMisc                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMult                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShift                  0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShiftAcc               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdDiv                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAdd               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAlu               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCmp               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCvt               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatDiv               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMisc              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMult              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatSqrt              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAdd              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAlu              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceCmp              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAes                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAesMix                 0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash2              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash             0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma2              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma3              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdPredAlu                0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::Matrix                     0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixMov                  0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixOP                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemRead                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemWrite                   0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemRead               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemWrite              0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IprAccess                  0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::InstPrefetch               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdExt                    0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatExt               0                       # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdConfig                 0                       # attempts to use FU when none available (Count)
system.cpu10.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.issueRate                            nan                       # Inst issue rate ((Count/Cycle))
system.cpu10.fuBusy                                 0                       # FU busy when requested (Count)
system.cpu10.fuBusyRate                           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu10.intInstQueueReads                      0                       # Number of integer instruction queue reads (Count)
system.cpu10.intInstQueueWrites                     0                       # Number of integer instruction queue writes (Count)
system.cpu10.intInstQueueWakeupAccesses             0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu10.fpInstQueueReads                       0                       # Number of floating instruction queue reads (Count)
system.cpu10.fpInstQueueWrites                      0                       # Number of floating instruction queue writes (Count)
system.cpu10.fpInstQueueWakeupAccesses              0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu10.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu10.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu10.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu10.intAluAccesses                         0                       # Number of integer alu accesses (Count)
system.cpu10.fpAluAccesses                          0                       # Number of floating point alu accesses (Count)
system.cpu10.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu10.numSquashedInsts                       0                       # Number of squashed instructions skipped in execute (Count)
system.cpu10.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu10.TotalUntaints                          0                       # Total number of times a register went from tainted to untainted (Count)
system.cpu10.VPUntaints                             0                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu10.FwdUntaints                            0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu10.BwdUntaints                            0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu10.SL1Untaints                            0                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu10.DelayedSL1Untaints                     0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu10.STLFwdUntaints                         0                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu10.STLBwdUntaints                         0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu10.DelayedSTLFwdUntaints                  0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu10.DelayedSTLBwdUntaints                  0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu10.SL1UntaintedHit                        0                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu10.SL1TaintedHit                          0                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu10.DelayedSL1UntaintedHit                 0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu10.DelayedSL1TaintedHit                   0                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu10.SL1Miss                                0                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu10.DelayedSL1Miss                         0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu10.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
system.cpu10.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.condPredicted               0                       # Number of conditional branches predicted (Count)
system.cpu10.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu10.branchPred.condIncorrect               0                       # Number of conditional branches incorrect (Count)
system.cpu10.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu10.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu10.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu10.branchPred.BTBLookups                  0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.BTBUpdates                  0                       # Number of BTB updates (Count)
system.cpu10.branchPred.BTBHits                     0                       # Number of BTB hits (Count)
system.cpu10.branchPred.BTBHitRatio               nan                       # BTB Hit Ratio (Ratio)
system.cpu10.branchPred.BTBMispredicted             0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu10.branchPred.indirectLookups             0                       # Number of indirect predictor lookups. (Count)
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu10.branchPred.indirectMisses              0                       # Number of indirect misses. (Count)
system.cpu10.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu10.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu10.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu10.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu10.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu10.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu10.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu10.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu10.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu10.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.ras.pushes                  0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu10.branchPred.ras.pops                    0                       # Number of times a PC was poped from the RAS (Count)
system.cpu10.branchPred.ras.squashes                0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu10.branchPred.ras.used                    0                       # Number of times the RAS is the provider (Count)
system.cpu10.branchPred.ras.correct                 0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu10.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu10.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu10.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu10.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu10.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu10.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu10.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu10.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu10.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu10.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::0             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::1             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::2             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::3             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::4             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::5             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::6             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::7             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::8             0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu10.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu10.commit.functionCalls                   0                       # Number of function calls committed. (Count)
system.cpu10.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu10.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu10.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu10.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu10.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu10.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu10.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu10.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu10.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu10.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu10.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu10.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu10.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu10.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu10.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu10.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu10.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu10.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu10.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu10.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu10.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu10.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu10.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu10.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu10.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu10.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu10.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu10.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu10.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu10.fetch.nisnDist::samples                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::mean                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::stdev                nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::underflows             0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::0                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::1                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::2                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::3                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::4                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::5                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::6                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::overflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::max_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::total                  0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.idleRate                       nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu10.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu10.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu10.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu10.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu10.iew.squashCycles                       0                       # Number of cycles IEW is squashing (Cycle)
system.cpu10.iew.blockCycles                        0                       # Number of cycles IEW is blocking (Cycle)
system.cpu10.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu10.iew.dispatchedInsts                    0                       # Number of instructions dispatched to IQ (Count)
system.cpu10.iew.dispSquashedInsts                  0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu10.iew.dispLoadInsts                      0                       # Number of dispatched load instructions (Count)
system.cpu10.iew.dispStoreInsts                     0                       # Number of dispatched store instructions (Count)
system.cpu10.iew.dispNonSpecInsts                   0                       # Number of dispatched non-speculative instructions (Count)
system.cpu10.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu10.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu10.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.cpu10.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu10.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu10.iew.branchMispredicts                  0                       # Number of branch mispredicts detected at execute (Count)
system.cpu10.iew.instsToCommit                      0                       # Cumulative count of insts sent to commit (Count)
system.cpu10.iew.writebackCount                     0                       # Cumulative count of insts written-back (Count)
system.cpu10.iew.producerInst                       0                       # Number of instructions producing a value (Count)
system.cpu10.iew.consumerInst                       0                       # Number of instructions consuming a value (Count)
system.cpu10.iew.wbRate                           nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu10.iew.wbFanout                         nan                       # Average fanout of values written-back ((Count/Count))
system.cpu10.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu10.lsq0.forwLoads                         0                       # Number of loads that had data forwarded from stores (Count)
system.cpu10.lsq0.taintedForwLoads                  0                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu10.lsq0.squashedLoads                     0                       # Number of loads squashed (Count)
system.cpu10.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu10.lsq0.memOrderViolation                 0                       # Number of memory ordering violations (Count)
system.cpu10.lsq0.squashedStores                    0                       # Number of stores squashed (Count)
system.cpu10.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu10.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu10.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::ON 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu10.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu10.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu10.rename.skidInsts                       0                       # count of insts added to the skid buffer (Count)
system.cpu10.rob.reads                              0                       # The number of ROB reads (Count)
system.cpu10.rob.writes                             0                       # The number of ROB writes (Count)
system.cpu10.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu11.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu11.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.numIssuedDist::samples                 0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::mean                  nan                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::stdev                 nan                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::underflows              0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::0                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::1                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::2                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::3                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::4                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::5                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::6                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::7                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::8                       0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::overflows               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::max_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::total                   0                       # Number of insts issued each cycle (Count)
system.cpu11.statFuBusy::No_OpClass                 0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntAlu                     0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntMult                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntDiv                     0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatAdd                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCmp                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCvt                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMult                  0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatDiv                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMisc                  0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatSqrt                  0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAdd                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAddAcc                 0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAlu                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCmp                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCvt                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMisc                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMult                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShift                  0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShiftAcc               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdDiv                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAdd               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAlu               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCmp               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCvt               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatDiv               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMisc              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMult              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatSqrt              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAdd              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAlu              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceCmp              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAes                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAesMix                 0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash2              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash             0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma2              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma3              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdPredAlu                0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::Matrix                     0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixMov                  0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixOP                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemRead                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemWrite                   0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemRead               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemWrite              0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IprAccess                  0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::InstPrefetch               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdExt                    0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatExt               0                       # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdConfig                 0                       # attempts to use FU when none available (Count)
system.cpu11.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.issueRate                            nan                       # Inst issue rate ((Count/Cycle))
system.cpu11.fuBusy                                 0                       # FU busy when requested (Count)
system.cpu11.fuBusyRate                           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu11.intInstQueueReads                      0                       # Number of integer instruction queue reads (Count)
system.cpu11.intInstQueueWrites                     0                       # Number of integer instruction queue writes (Count)
system.cpu11.intInstQueueWakeupAccesses             0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu11.fpInstQueueReads                       0                       # Number of floating instruction queue reads (Count)
system.cpu11.fpInstQueueWrites                      0                       # Number of floating instruction queue writes (Count)
system.cpu11.fpInstQueueWakeupAccesses              0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu11.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu11.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu11.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu11.intAluAccesses                         0                       # Number of integer alu accesses (Count)
system.cpu11.fpAluAccesses                          0                       # Number of floating point alu accesses (Count)
system.cpu11.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu11.numSquashedInsts                       0                       # Number of squashed instructions skipped in execute (Count)
system.cpu11.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu11.TotalUntaints                          0                       # Total number of times a register went from tainted to untainted (Count)
system.cpu11.VPUntaints                             0                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu11.FwdUntaints                            0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu11.BwdUntaints                            0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu11.SL1Untaints                            0                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu11.DelayedSL1Untaints                     0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu11.STLFwdUntaints                         0                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu11.STLBwdUntaints                         0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu11.DelayedSTLFwdUntaints                  0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu11.DelayedSTLBwdUntaints                  0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu11.SL1UntaintedHit                        0                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu11.SL1TaintedHit                          0                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu11.DelayedSL1UntaintedHit                 0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu11.DelayedSL1TaintedHit                   0                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu11.SL1Miss                                0                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu11.DelayedSL1Miss                         0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu11.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
system.cpu11.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.condPredicted               0                       # Number of conditional branches predicted (Count)
system.cpu11.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu11.branchPred.condIncorrect               0                       # Number of conditional branches incorrect (Count)
system.cpu11.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu11.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu11.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu11.branchPred.BTBLookups                  0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.BTBUpdates                  0                       # Number of BTB updates (Count)
system.cpu11.branchPred.BTBHits                     0                       # Number of BTB hits (Count)
system.cpu11.branchPred.BTBHitRatio               nan                       # BTB Hit Ratio (Ratio)
system.cpu11.branchPred.BTBMispredicted             0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu11.branchPred.indirectLookups             0                       # Number of indirect predictor lookups. (Count)
system.cpu11.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu11.branchPred.indirectMisses              0                       # Number of indirect misses. (Count)
system.cpu11.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu11.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu11.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu11.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu11.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu11.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu11.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu11.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu11.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu11.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.ras.pushes                  0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu11.branchPred.ras.pops                    0                       # Number of times a PC was poped from the RAS (Count)
system.cpu11.branchPred.ras.squashes                0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu11.branchPred.ras.used                    0                       # Number of times the RAS is the provider (Count)
system.cpu11.branchPred.ras.correct                 0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu11.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu11.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu11.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu11.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu11.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu11.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu11.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu11.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu11.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu11.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::0             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::1             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::2             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::3             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::4             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::5             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::6             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::7             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::8             0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu11.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu11.commit.functionCalls                   0                       # Number of function calls committed. (Count)
system.cpu11.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu11.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu11.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu11.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu11.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu11.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu11.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu11.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu11.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu11.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu11.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu11.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu11.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu11.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu11.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu11.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu11.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu11.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu11.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu11.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu11.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu11.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu11.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu11.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu11.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu11.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu11.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu11.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu11.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu11.fetch.nisnDist::samples                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::mean                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::stdev                nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::underflows             0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::0                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::1                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::2                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::3                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::4                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::5                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::6                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::overflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::max_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::total                  0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.idleRate                       nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu11.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu11.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu11.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu11.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu11.iew.squashCycles                       0                       # Number of cycles IEW is squashing (Cycle)
system.cpu11.iew.blockCycles                        0                       # Number of cycles IEW is blocking (Cycle)
system.cpu11.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu11.iew.dispatchedInsts                    0                       # Number of instructions dispatched to IQ (Count)
system.cpu11.iew.dispSquashedInsts                  0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu11.iew.dispLoadInsts                      0                       # Number of dispatched load instructions (Count)
system.cpu11.iew.dispStoreInsts                     0                       # Number of dispatched store instructions (Count)
system.cpu11.iew.dispNonSpecInsts                   0                       # Number of dispatched non-speculative instructions (Count)
system.cpu11.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu11.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu11.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.cpu11.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu11.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu11.iew.branchMispredicts                  0                       # Number of branch mispredicts detected at execute (Count)
system.cpu11.iew.instsToCommit                      0                       # Cumulative count of insts sent to commit (Count)
system.cpu11.iew.writebackCount                     0                       # Cumulative count of insts written-back (Count)
system.cpu11.iew.producerInst                       0                       # Number of instructions producing a value (Count)
system.cpu11.iew.consumerInst                       0                       # Number of instructions consuming a value (Count)
system.cpu11.iew.wbRate                           nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu11.iew.wbFanout                         nan                       # Average fanout of values written-back ((Count/Count))
system.cpu11.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu11.lsq0.forwLoads                         0                       # Number of loads that had data forwarded from stores (Count)
system.cpu11.lsq0.taintedForwLoads                  0                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu11.lsq0.squashedLoads                     0                       # Number of loads squashed (Count)
system.cpu11.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu11.lsq0.memOrderViolation                 0                       # Number of memory ordering violations (Count)
system.cpu11.lsq0.squashedStores                    0                       # Number of stores squashed (Count)
system.cpu11.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu11.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu11.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::ON 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu11.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu11.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu11.rename.skidInsts                       0                       # count of insts added to the skid buffer (Count)
system.cpu11.rob.reads                              0                       # The number of ROB reads (Count)
system.cpu11.rob.writes                             0                       # The number of ROB writes (Count)
system.cpu11.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu12.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu12.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.numIssuedDist::samples                 0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::mean                  nan                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::stdev                 nan                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::underflows              0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::0                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::1                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::2                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::3                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::4                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::5                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::6                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::7                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::8                       0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::overflows               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::max_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::total                   0                       # Number of insts issued each cycle (Count)
system.cpu12.statFuBusy::No_OpClass                 0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntAlu                     0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntMult                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntDiv                     0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatAdd                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCmp                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCvt                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMult                  0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatDiv                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMisc                  0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatSqrt                  0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAdd                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAddAcc                 0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAlu                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCmp                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCvt                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMisc                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMult                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShift                  0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShiftAcc               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdDiv                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAdd               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAlu               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCmp               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCvt               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatDiv               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMisc              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMult              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatSqrt              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAdd              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAlu              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceCmp              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAes                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAesMix                 0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash2              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash             0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma2              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma3              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdPredAlu                0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::Matrix                     0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixMov                  0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixOP                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemRead                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemWrite                   0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemRead               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemWrite              0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IprAccess                  0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::InstPrefetch               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdExt                    0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatExt               0                       # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdConfig                 0                       # attempts to use FU when none available (Count)
system.cpu12.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.issueRate                            nan                       # Inst issue rate ((Count/Cycle))
system.cpu12.fuBusy                                 0                       # FU busy when requested (Count)
system.cpu12.fuBusyRate                           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu12.intInstQueueReads                      0                       # Number of integer instruction queue reads (Count)
system.cpu12.intInstQueueWrites                     0                       # Number of integer instruction queue writes (Count)
system.cpu12.intInstQueueWakeupAccesses             0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu12.fpInstQueueReads                       0                       # Number of floating instruction queue reads (Count)
system.cpu12.fpInstQueueWrites                      0                       # Number of floating instruction queue writes (Count)
system.cpu12.fpInstQueueWakeupAccesses              0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu12.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu12.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu12.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu12.intAluAccesses                         0                       # Number of integer alu accesses (Count)
system.cpu12.fpAluAccesses                          0                       # Number of floating point alu accesses (Count)
system.cpu12.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu12.numSquashedInsts                       0                       # Number of squashed instructions skipped in execute (Count)
system.cpu12.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu12.TotalUntaints                          0                       # Total number of times a register went from tainted to untainted (Count)
system.cpu12.VPUntaints                             0                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu12.FwdUntaints                            0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu12.BwdUntaints                            0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu12.SL1Untaints                            0                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu12.DelayedSL1Untaints                     0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu12.STLFwdUntaints                         0                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu12.STLBwdUntaints                         0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu12.DelayedSTLFwdUntaints                  0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu12.DelayedSTLBwdUntaints                  0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu12.SL1UntaintedHit                        0                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu12.SL1TaintedHit                          0                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu12.DelayedSL1UntaintedHit                 0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu12.DelayedSL1TaintedHit                   0                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu12.SL1Miss                                0                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu12.DelayedSL1Miss                         0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu12.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
system.cpu12.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.condPredicted               0                       # Number of conditional branches predicted (Count)
system.cpu12.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu12.branchPred.condIncorrect               0                       # Number of conditional branches incorrect (Count)
system.cpu12.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu12.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu12.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu12.branchPred.BTBLookups                  0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.BTBUpdates                  0                       # Number of BTB updates (Count)
system.cpu12.branchPred.BTBHits                     0                       # Number of BTB hits (Count)
system.cpu12.branchPred.BTBHitRatio               nan                       # BTB Hit Ratio (Ratio)
system.cpu12.branchPred.BTBMispredicted             0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu12.branchPred.indirectLookups             0                       # Number of indirect predictor lookups. (Count)
system.cpu12.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu12.branchPred.indirectMisses              0                       # Number of indirect misses. (Count)
system.cpu12.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu12.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu12.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu12.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu12.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu12.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu12.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu12.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu12.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu12.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.ras.pushes                  0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu12.branchPred.ras.pops                    0                       # Number of times a PC was poped from the RAS (Count)
system.cpu12.branchPred.ras.squashes                0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu12.branchPred.ras.used                    0                       # Number of times the RAS is the provider (Count)
system.cpu12.branchPred.ras.correct                 0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu12.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu12.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu12.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu12.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu12.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu12.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu12.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu12.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu12.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu12.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::0             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::1             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::2             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::3             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::4             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::5             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::6             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::7             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::8             0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu12.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu12.commit.functionCalls                   0                       # Number of function calls committed. (Count)
system.cpu12.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu12.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu12.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu12.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu12.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu12.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu12.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu12.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu12.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu12.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu12.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu12.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu12.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu12.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu12.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu12.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu12.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu12.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu12.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu12.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu12.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu12.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu12.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu12.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu12.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu12.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu12.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu12.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu12.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu12.fetch.nisnDist::samples                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::mean                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::stdev                nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::underflows             0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::0                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::1                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::2                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::3                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::4                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::5                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::6                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::overflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::max_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::total                  0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.idleRate                       nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu12.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu12.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu12.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu12.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu12.iew.squashCycles                       0                       # Number of cycles IEW is squashing (Cycle)
system.cpu12.iew.blockCycles                        0                       # Number of cycles IEW is blocking (Cycle)
system.cpu12.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu12.iew.dispatchedInsts                    0                       # Number of instructions dispatched to IQ (Count)
system.cpu12.iew.dispSquashedInsts                  0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu12.iew.dispLoadInsts                      0                       # Number of dispatched load instructions (Count)
system.cpu12.iew.dispStoreInsts                     0                       # Number of dispatched store instructions (Count)
system.cpu12.iew.dispNonSpecInsts                   0                       # Number of dispatched non-speculative instructions (Count)
system.cpu12.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu12.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu12.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.cpu12.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu12.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu12.iew.branchMispredicts                  0                       # Number of branch mispredicts detected at execute (Count)
system.cpu12.iew.instsToCommit                      0                       # Cumulative count of insts sent to commit (Count)
system.cpu12.iew.writebackCount                     0                       # Cumulative count of insts written-back (Count)
system.cpu12.iew.producerInst                       0                       # Number of instructions producing a value (Count)
system.cpu12.iew.consumerInst                       0                       # Number of instructions consuming a value (Count)
system.cpu12.iew.wbRate                           nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu12.iew.wbFanout                         nan                       # Average fanout of values written-back ((Count/Count))
system.cpu12.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu12.lsq0.forwLoads                         0                       # Number of loads that had data forwarded from stores (Count)
system.cpu12.lsq0.taintedForwLoads                  0                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu12.lsq0.squashedLoads                     0                       # Number of loads squashed (Count)
system.cpu12.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu12.lsq0.memOrderViolation                 0                       # Number of memory ordering violations (Count)
system.cpu12.lsq0.squashedStores                    0                       # Number of stores squashed (Count)
system.cpu12.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu12.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu12.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::ON 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu12.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu12.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu12.rename.skidInsts                       0                       # count of insts added to the skid buffer (Count)
system.cpu12.rob.reads                              0                       # The number of ROB reads (Count)
system.cpu12.rob.writes                             0                       # The number of ROB writes (Count)
system.cpu12.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu13.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu13.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.numIssuedDist::samples                 0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::mean                  nan                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::stdev                 nan                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::underflows              0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::0                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::1                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::2                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::3                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::4                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::5                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::6                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::7                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::8                       0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::overflows               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::max_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::total                   0                       # Number of insts issued each cycle (Count)
system.cpu13.statFuBusy::No_OpClass                 0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntAlu                     0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntMult                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntDiv                     0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatAdd                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCmp                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCvt                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMult                  0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatDiv                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMisc                  0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatSqrt                  0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAdd                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAddAcc                 0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAlu                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCmp                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCvt                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMisc                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMult                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShift                  0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShiftAcc               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdDiv                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAdd               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAlu               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCmp               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCvt               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatDiv               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMisc              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMult              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatSqrt              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAdd              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAlu              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceCmp              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAes                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAesMix                 0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash2              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash             0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma2              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma3              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdPredAlu                0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::Matrix                     0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixMov                  0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixOP                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemRead                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemWrite                   0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemRead               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemWrite              0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IprAccess                  0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::InstPrefetch               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdExt                    0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatExt               0                       # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdConfig                 0                       # attempts to use FU when none available (Count)
system.cpu13.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.issueRate                            nan                       # Inst issue rate ((Count/Cycle))
system.cpu13.fuBusy                                 0                       # FU busy when requested (Count)
system.cpu13.fuBusyRate                           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu13.intInstQueueReads                      0                       # Number of integer instruction queue reads (Count)
system.cpu13.intInstQueueWrites                     0                       # Number of integer instruction queue writes (Count)
system.cpu13.intInstQueueWakeupAccesses             0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu13.fpInstQueueReads                       0                       # Number of floating instruction queue reads (Count)
system.cpu13.fpInstQueueWrites                      0                       # Number of floating instruction queue writes (Count)
system.cpu13.fpInstQueueWakeupAccesses              0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu13.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu13.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu13.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu13.intAluAccesses                         0                       # Number of integer alu accesses (Count)
system.cpu13.fpAluAccesses                          0                       # Number of floating point alu accesses (Count)
system.cpu13.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu13.numSquashedInsts                       0                       # Number of squashed instructions skipped in execute (Count)
system.cpu13.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu13.TotalUntaints                          0                       # Total number of times a register went from tainted to untainted (Count)
system.cpu13.VPUntaints                             0                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu13.FwdUntaints                            0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu13.BwdUntaints                            0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu13.SL1Untaints                            0                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu13.DelayedSL1Untaints                     0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu13.STLFwdUntaints                         0                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu13.STLBwdUntaints                         0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu13.DelayedSTLFwdUntaints                  0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu13.DelayedSTLBwdUntaints                  0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu13.SL1UntaintedHit                        0                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu13.SL1TaintedHit                          0                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu13.DelayedSL1UntaintedHit                 0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu13.DelayedSL1TaintedHit                   0                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu13.SL1Miss                                0                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu13.DelayedSL1Miss                         0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu13.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
system.cpu13.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.condPredicted               0                       # Number of conditional branches predicted (Count)
system.cpu13.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu13.branchPred.condIncorrect               0                       # Number of conditional branches incorrect (Count)
system.cpu13.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu13.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu13.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu13.branchPred.BTBLookups                  0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.BTBUpdates                  0                       # Number of BTB updates (Count)
system.cpu13.branchPred.BTBHits                     0                       # Number of BTB hits (Count)
system.cpu13.branchPred.BTBHitRatio               nan                       # BTB Hit Ratio (Ratio)
system.cpu13.branchPred.BTBMispredicted             0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu13.branchPred.indirectLookups             0                       # Number of indirect predictor lookups. (Count)
system.cpu13.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu13.branchPred.indirectMisses              0                       # Number of indirect misses. (Count)
system.cpu13.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu13.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu13.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu13.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu13.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu13.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu13.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu13.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu13.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu13.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.ras.pushes                  0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu13.branchPred.ras.pops                    0                       # Number of times a PC was poped from the RAS (Count)
system.cpu13.branchPred.ras.squashes                0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu13.branchPred.ras.used                    0                       # Number of times the RAS is the provider (Count)
system.cpu13.branchPred.ras.correct                 0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu13.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu13.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu13.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu13.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu13.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu13.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu13.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu13.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu13.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu13.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::0             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::1             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::2             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::3             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::4             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::5             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::6             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::7             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::8             0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu13.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu13.commit.functionCalls                   0                       # Number of function calls committed. (Count)
system.cpu13.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu13.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu13.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu13.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu13.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu13.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu13.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu13.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu13.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu13.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu13.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu13.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu13.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu13.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu13.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu13.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu13.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu13.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu13.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu13.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu13.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu13.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu13.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu13.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu13.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu13.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu13.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu13.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu13.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu13.fetch.nisnDist::samples                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::mean                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::stdev                nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::underflows             0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::0                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::1                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::2                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::3                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::4                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::5                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::6                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::overflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::max_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::total                  0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.idleRate                       nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu13.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu13.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu13.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu13.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu13.iew.squashCycles                       0                       # Number of cycles IEW is squashing (Cycle)
system.cpu13.iew.blockCycles                        0                       # Number of cycles IEW is blocking (Cycle)
system.cpu13.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu13.iew.dispatchedInsts                    0                       # Number of instructions dispatched to IQ (Count)
system.cpu13.iew.dispSquashedInsts                  0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu13.iew.dispLoadInsts                      0                       # Number of dispatched load instructions (Count)
system.cpu13.iew.dispStoreInsts                     0                       # Number of dispatched store instructions (Count)
system.cpu13.iew.dispNonSpecInsts                   0                       # Number of dispatched non-speculative instructions (Count)
system.cpu13.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu13.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu13.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.cpu13.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu13.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu13.iew.branchMispredicts                  0                       # Number of branch mispredicts detected at execute (Count)
system.cpu13.iew.instsToCommit                      0                       # Cumulative count of insts sent to commit (Count)
system.cpu13.iew.writebackCount                     0                       # Cumulative count of insts written-back (Count)
system.cpu13.iew.producerInst                       0                       # Number of instructions producing a value (Count)
system.cpu13.iew.consumerInst                       0                       # Number of instructions consuming a value (Count)
system.cpu13.iew.wbRate                           nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu13.iew.wbFanout                         nan                       # Average fanout of values written-back ((Count/Count))
system.cpu13.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu13.lsq0.forwLoads                         0                       # Number of loads that had data forwarded from stores (Count)
system.cpu13.lsq0.taintedForwLoads                  0                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu13.lsq0.squashedLoads                     0                       # Number of loads squashed (Count)
system.cpu13.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu13.lsq0.memOrderViolation                 0                       # Number of memory ordering violations (Count)
system.cpu13.lsq0.squashedStores                    0                       # Number of stores squashed (Count)
system.cpu13.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu13.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu13.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::ON 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu13.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu13.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu13.rename.skidInsts                       0                       # count of insts added to the skid buffer (Count)
system.cpu13.rob.reads                              0                       # The number of ROB reads (Count)
system.cpu13.rob.writes                             0                       # The number of ROB writes (Count)
system.cpu13.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu14.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu14.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.numIssuedDist::samples                 0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::mean                  nan                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::stdev                 nan                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::underflows              0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::0                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::1                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::2                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::3                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::4                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::5                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::6                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::7                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::8                       0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::overflows               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::max_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::total                   0                       # Number of insts issued each cycle (Count)
system.cpu14.statFuBusy::No_OpClass                 0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntAlu                     0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntMult                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntDiv                     0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatAdd                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCmp                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCvt                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMult                  0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatDiv                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMisc                  0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatSqrt                  0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAdd                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAddAcc                 0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAlu                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCmp                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCvt                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMisc                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMult                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShift                  0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShiftAcc               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdDiv                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAdd               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAlu               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCmp               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCvt               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatDiv               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMisc              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMult              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatSqrt              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAdd              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAlu              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceCmp              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAes                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAesMix                 0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash2              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash             0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma2              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma3              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdPredAlu                0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::Matrix                     0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixMov                  0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixOP                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemRead                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemWrite                   0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemRead               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemWrite              0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IprAccess                  0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::InstPrefetch               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdExt                    0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatExt               0                       # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdConfig                 0                       # attempts to use FU when none available (Count)
system.cpu14.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.issueRate                            nan                       # Inst issue rate ((Count/Cycle))
system.cpu14.fuBusy                                 0                       # FU busy when requested (Count)
system.cpu14.fuBusyRate                           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu14.intInstQueueReads                      0                       # Number of integer instruction queue reads (Count)
system.cpu14.intInstQueueWrites                     0                       # Number of integer instruction queue writes (Count)
system.cpu14.intInstQueueWakeupAccesses             0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu14.fpInstQueueReads                       0                       # Number of floating instruction queue reads (Count)
system.cpu14.fpInstQueueWrites                      0                       # Number of floating instruction queue writes (Count)
system.cpu14.fpInstQueueWakeupAccesses              0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu14.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu14.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu14.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu14.intAluAccesses                         0                       # Number of integer alu accesses (Count)
system.cpu14.fpAluAccesses                          0                       # Number of floating point alu accesses (Count)
system.cpu14.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu14.numSquashedInsts                       0                       # Number of squashed instructions skipped in execute (Count)
system.cpu14.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu14.TotalUntaints                          0                       # Total number of times a register went from tainted to untainted (Count)
system.cpu14.VPUntaints                             0                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu14.FwdUntaints                            0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu14.BwdUntaints                            0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu14.SL1Untaints                            0                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu14.DelayedSL1Untaints                     0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu14.STLFwdUntaints                         0                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu14.STLBwdUntaints                         0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu14.DelayedSTLFwdUntaints                  0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu14.DelayedSTLBwdUntaints                  0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu14.SL1UntaintedHit                        0                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu14.SL1TaintedHit                          0                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu14.DelayedSL1UntaintedHit                 0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu14.DelayedSL1TaintedHit                   0                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu14.SL1Miss                                0                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu14.DelayedSL1Miss                         0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu14.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
system.cpu14.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.condPredicted               0                       # Number of conditional branches predicted (Count)
system.cpu14.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu14.branchPred.condIncorrect               0                       # Number of conditional branches incorrect (Count)
system.cpu14.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu14.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu14.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu14.branchPred.BTBLookups                  0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.BTBUpdates                  0                       # Number of BTB updates (Count)
system.cpu14.branchPred.BTBHits                     0                       # Number of BTB hits (Count)
system.cpu14.branchPred.BTBHitRatio               nan                       # BTB Hit Ratio (Ratio)
system.cpu14.branchPred.BTBMispredicted             0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu14.branchPred.indirectLookups             0                       # Number of indirect predictor lookups. (Count)
system.cpu14.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu14.branchPred.indirectMisses              0                       # Number of indirect misses. (Count)
system.cpu14.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu14.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu14.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu14.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu14.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu14.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu14.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu14.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu14.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu14.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.ras.pushes                  0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu14.branchPred.ras.pops                    0                       # Number of times a PC was poped from the RAS (Count)
system.cpu14.branchPred.ras.squashes                0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu14.branchPred.ras.used                    0                       # Number of times the RAS is the provider (Count)
system.cpu14.branchPred.ras.correct                 0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu14.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu14.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu14.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu14.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu14.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu14.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu14.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu14.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu14.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu14.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::0             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::1             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::2             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::3             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::4             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::5             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::6             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::7             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::8             0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu14.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu14.commit.functionCalls                   0                       # Number of function calls committed. (Count)
system.cpu14.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu14.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu14.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu14.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu14.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu14.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu14.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu14.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu14.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu14.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu14.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu14.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu14.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu14.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu14.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu14.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu14.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu14.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu14.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu14.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu14.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu14.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu14.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu14.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu14.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu14.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu14.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu14.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu14.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu14.fetch.nisnDist::samples                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::mean                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::stdev                nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::underflows             0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::0                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::1                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::2                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::3                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::4                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::5                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::6                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::overflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::max_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::total                  0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.idleRate                       nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu14.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu14.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu14.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu14.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu14.iew.squashCycles                       0                       # Number of cycles IEW is squashing (Cycle)
system.cpu14.iew.blockCycles                        0                       # Number of cycles IEW is blocking (Cycle)
system.cpu14.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu14.iew.dispatchedInsts                    0                       # Number of instructions dispatched to IQ (Count)
system.cpu14.iew.dispSquashedInsts                  0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu14.iew.dispLoadInsts                      0                       # Number of dispatched load instructions (Count)
system.cpu14.iew.dispStoreInsts                     0                       # Number of dispatched store instructions (Count)
system.cpu14.iew.dispNonSpecInsts                   0                       # Number of dispatched non-speculative instructions (Count)
system.cpu14.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu14.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu14.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.cpu14.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu14.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu14.iew.branchMispredicts                  0                       # Number of branch mispredicts detected at execute (Count)
system.cpu14.iew.instsToCommit                      0                       # Cumulative count of insts sent to commit (Count)
system.cpu14.iew.writebackCount                     0                       # Cumulative count of insts written-back (Count)
system.cpu14.iew.producerInst                       0                       # Number of instructions producing a value (Count)
system.cpu14.iew.consumerInst                       0                       # Number of instructions consuming a value (Count)
system.cpu14.iew.wbRate                           nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu14.iew.wbFanout                         nan                       # Average fanout of values written-back ((Count/Count))
system.cpu14.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu14.lsq0.forwLoads                         0                       # Number of loads that had data forwarded from stores (Count)
system.cpu14.lsq0.taintedForwLoads                  0                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu14.lsq0.squashedLoads                     0                       # Number of loads squashed (Count)
system.cpu14.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu14.lsq0.memOrderViolation                 0                       # Number of memory ordering violations (Count)
system.cpu14.lsq0.squashedStores                    0                       # Number of stores squashed (Count)
system.cpu14.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu14.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu14.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::ON 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu14.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu14.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu14.rename.skidInsts                       0                       # count of insts added to the skid buffer (Count)
system.cpu14.rob.reads                              0                       # The number of ROB reads (Count)
system.cpu14.rob.writes                             0                       # The number of ROB writes (Count)
system.cpu14.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu15.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu15.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.numIssuedDist::samples                 0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::mean                  nan                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::stdev                 nan                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::underflows              0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::0                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::1                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::2                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::3                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::4                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::5                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::6                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::7                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::8                       0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::overflows               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::max_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::total                   0                       # Number of insts issued each cycle (Count)
system.cpu15.statFuBusy::No_OpClass                 0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntAlu                     0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntMult                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntDiv                     0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatAdd                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCmp                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCvt                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMult                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatDiv                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMisc                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatSqrt                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAdd                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAddAcc                 0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAlu                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCmp                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCvt                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMisc                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMult                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShift                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShiftAcc               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdDiv                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAdd               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAlu               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCmp               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCvt               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatDiv               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMisc              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMult              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatSqrt              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAdd              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAlu              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceCmp              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAes                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAesMix                 0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash2              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash             0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma2              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma3              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdPredAlu                0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::Matrix                     0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixMov                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixOP                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemRead                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemWrite                   0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemRead               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemWrite              0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IprAccess                  0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::InstPrefetch               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdExt                    0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatExt               0                       # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdConfig                 0                       # attempts to use FU when none available (Count)
system.cpu15.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.issueRate                            nan                       # Inst issue rate ((Count/Cycle))
system.cpu15.fuBusy                                 0                       # FU busy when requested (Count)
system.cpu15.fuBusyRate                           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu15.intInstQueueReads                      0                       # Number of integer instruction queue reads (Count)
system.cpu15.intInstQueueWrites                     0                       # Number of integer instruction queue writes (Count)
system.cpu15.intInstQueueWakeupAccesses             0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu15.fpInstQueueReads                       0                       # Number of floating instruction queue reads (Count)
system.cpu15.fpInstQueueWrites                      0                       # Number of floating instruction queue writes (Count)
system.cpu15.fpInstQueueWakeupAccesses              0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu15.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu15.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu15.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu15.intAluAccesses                         0                       # Number of integer alu accesses (Count)
system.cpu15.fpAluAccesses                          0                       # Number of floating point alu accesses (Count)
system.cpu15.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu15.numSquashedInsts                       0                       # Number of squashed instructions skipped in execute (Count)
system.cpu15.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu15.TotalUntaints                          0                       # Total number of times a register went from tainted to untainted (Count)
system.cpu15.VPUntaints                             0                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu15.FwdUntaints                            0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu15.BwdUntaints                            0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu15.SL1Untaints                            0                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu15.DelayedSL1Untaints                     0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu15.STLFwdUntaints                         0                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu15.STLBwdUntaints                         0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu15.DelayedSTLFwdUntaints                  0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu15.DelayedSTLBwdUntaints                  0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu15.SL1UntaintedHit                        0                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu15.SL1TaintedHit                          0                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu15.DelayedSL1UntaintedHit                 0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu15.DelayedSL1TaintedHit                   0                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu15.SL1Miss                                0                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu15.DelayedSL1Miss                         0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu15.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
system.cpu15.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.condPredicted               0                       # Number of conditional branches predicted (Count)
system.cpu15.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu15.branchPred.condIncorrect               0                       # Number of conditional branches incorrect (Count)
system.cpu15.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu15.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu15.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu15.branchPred.BTBLookups                  0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.BTBUpdates                  0                       # Number of BTB updates (Count)
system.cpu15.branchPred.BTBHits                     0                       # Number of BTB hits (Count)
system.cpu15.branchPred.BTBHitRatio               nan                       # BTB Hit Ratio (Ratio)
system.cpu15.branchPred.BTBMispredicted             0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu15.branchPred.indirectLookups             0                       # Number of indirect predictor lookups. (Count)
system.cpu15.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu15.branchPred.indirectMisses              0                       # Number of indirect misses. (Count)
system.cpu15.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu15.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu15.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu15.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu15.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu15.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu15.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu15.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu15.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu15.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.ras.pushes                  0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu15.branchPred.ras.pops                    0                       # Number of times a PC was poped from the RAS (Count)
system.cpu15.branchPred.ras.squashes                0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu15.branchPred.ras.used                    0                       # Number of times the RAS is the provider (Count)
system.cpu15.branchPred.ras.correct                 0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu15.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu15.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu15.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu15.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu15.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu15.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu15.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu15.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu15.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu15.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::0             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::1             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::2             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::3             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::4             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::5             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::6             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::7             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::8             0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu15.commit.membars                         0                       # Number of memory barriers committed (Count)
system.cpu15.commit.functionCalls                   0                       # Number of function calls committed. (Count)
system.cpu15.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu15.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu15.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu15.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu15.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu15.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu15.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu15.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu15.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu15.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu15.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu15.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu15.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu15.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu15.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu15.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu15.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu15.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu15.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu15.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu15.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu15.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu15.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu15.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu15.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu15.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu15.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu15.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu15.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu15.fetch.nisnDist::samples                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::mean                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::stdev                nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::underflows             0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::0                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::1                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::2                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::3                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::4                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::5                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::6                      0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::overflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::max_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::total                  0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.idleRate                       nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu15.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu15.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu15.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu15.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu15.iew.squashCycles                       0                       # Number of cycles IEW is squashing (Cycle)
system.cpu15.iew.blockCycles                        0                       # Number of cycles IEW is blocking (Cycle)
system.cpu15.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu15.iew.dispatchedInsts                    0                       # Number of instructions dispatched to IQ (Count)
system.cpu15.iew.dispSquashedInsts                  0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu15.iew.dispLoadInsts                      0                       # Number of dispatched load instructions (Count)
system.cpu15.iew.dispStoreInsts                     0                       # Number of dispatched store instructions (Count)
system.cpu15.iew.dispNonSpecInsts                   0                       # Number of dispatched non-speculative instructions (Count)
system.cpu15.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu15.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu15.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.cpu15.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu15.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu15.iew.branchMispredicts                  0                       # Number of branch mispredicts detected at execute (Count)
system.cpu15.iew.instsToCommit                      0                       # Cumulative count of insts sent to commit (Count)
system.cpu15.iew.writebackCount                     0                       # Cumulative count of insts written-back (Count)
system.cpu15.iew.producerInst                       0                       # Number of instructions producing a value (Count)
system.cpu15.iew.consumerInst                       0                       # Number of instructions consuming a value (Count)
system.cpu15.iew.wbRate                           nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu15.iew.wbFanout                         nan                       # Average fanout of values written-back ((Count/Count))
system.cpu15.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu15.lsq0.forwLoads                         0                       # Number of loads that had data forwarded from stores (Count)
system.cpu15.lsq0.taintedForwLoads                  0                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu15.lsq0.squashedLoads                     0                       # Number of loads squashed (Count)
system.cpu15.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu15.lsq0.memOrderViolation                 0                       # Number of memory ordering violations (Count)
system.cpu15.lsq0.squashedStores                    0                       # Number of stores squashed (Count)
system.cpu15.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu15.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu15.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::ON 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu15.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu15.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu15.rename.skidInsts                       0                       # count of insts added to the skid buffer (Count)
system.cpu15.rob.reads                              0                       # The number of ROB reads (Count)
system.cpu15.rob.writes                             0                       # The number of ROB writes (Count)
system.cpu15.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu2.numCycles                        50215321                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                              0.979897                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              1.020515                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                      147328662                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                  427610                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                     208360379                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued               1109388                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined            55789736                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined        105811672                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved             206057                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples           50204703                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              4.150216                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             2.976212                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                 12205304     24.31%     24.31% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                  1850531      3.69%     28.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                  2103228      4.19%     32.19% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                  3111172      6.20%     38.38% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                  4974245      9.91%     48.29% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                  6465218     12.88%     61.17% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                  5240812     10.44%     71.61% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                  4731610      9.42%     81.03% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                  9522583     18.97%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total             50204703                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                 174753      1.06%      1.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%      1.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                 4923      0.03%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMatMultAcc              0      0.00%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd              257      0.00%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                2      0.00%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult              33      0.00%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMatMultAcc            0      0.00%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::Matrix                      0      0.00%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixMov                   0      0.00%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixOP                    0      0.00%      1.09% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead               9518369     57.61%     58.70% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite               607778      3.68%     62.38% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead          5913418     35.79%     98.17% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite          302078      1.83%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass       154796      0.07%      0.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     76631551     36.78%     36.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult      1983283      0.95%     37.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv            0      0.00%     37.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd     11885876      5.70%     43.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     43.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0      0.00%     43.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     43.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     43.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     43.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     43.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     43.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0      0.00%     43.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     43.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu            6      0.00%     43.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     43.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            0      0.00%     43.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc      5283016      2.54%     46.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     46.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     46.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     46.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0      0.00%     46.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     46.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     46.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     46.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd      5922186      2.84%     48.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     48.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp        67509      0.03%     48.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt       906313      0.43%     49.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv       128340      0.06%     49.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     49.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult      4768818      2.29%     51.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     51.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     51.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt        67509      0.03%     51.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     51.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     51.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     51.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     51.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     51.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     51.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     51.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     51.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     51.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     51.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     51.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     51.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     51.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     51.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::Matrix            0      0.00%     51.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixMov            0      0.00%     51.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixOP            0      0.00%     51.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead     60712789     29.14%     80.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite      2477274      1.19%     82.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead     36771383     17.65%     99.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite       599730      0.29%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total     208360379                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        4.149339                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                           16521611                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.079293                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads               335929329                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites              135533195                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       83584634                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                148627131                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                68065661                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses        38318661                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                  147525110                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                    77202084                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numSquashedInsts                  1288262                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.TotalUntaints                     3182136                       # Total number of times a register went from tainted to untainted (Count)
system.cpu2.VPUntaints                        2983130                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu2.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu2.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu2.SL1Untaints                        191552                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu2.DelayedSL1Untaints                      4                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu2.STLFwdUntaints                       7450                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu2.STLBwdUntaints                          0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu2.DelayedSTLFwdUntaints                   0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu2.DelayedSTLBwdUntaints                   0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu2.SL1UntaintedHit                    747896                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu2.SL1TaintedHit                     9302667                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu2.DelayedSL1UntaintedHit                917                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu2.DelayedSL1TaintedHit                61874                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu2.SL1Miss                            189467                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu2.DelayedSL1Miss                       3444                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu2.timesIdled                            132                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                          10618                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                   155240525                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.MemDepUnit__0.insertedLoads      16601979                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores      2674535                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads      3204314                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores      1062542                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return       186580      1.94%      1.94% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect       166425      1.73%      3.67% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect            6      0.00%      3.67% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond      8948114     93.03%     96.70% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond       317026      3.30%    100.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond          191      0.00%    100.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total       9618344                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch            2      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return       106061      2.81%      2.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect        85907      2.27%      5.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect            4      0.00%      5.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond      3439437     91.05%     96.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond       145906      3.86%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond           79      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total      3777396                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect           79      0.03%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect            2      0.00%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond       274517     99.69%     99.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond          774      0.28%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond            6      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total       275378                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return        80519      1.38%      1.38% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect        80518      1.38%      2.76% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect            2      0.00%      2.76% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond      5508677     94.31%     97.07% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond       171120      2.93%    100.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond          112      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total      5840948                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect           34      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect            2      0.00%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond       274306     99.81%     99.83% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond          473      0.17%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond            5      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total       274820                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget      4872629     50.66%     50.66% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB      4558987     47.40%     98.06% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS       186579      1.94%    100.00% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect          149      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total      9618344                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch       137450     49.91%     49.91% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return       137928     50.09%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total       275378                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted          8948116                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken      4076315                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect           275378                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss           168                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.NotTakenMispredicted       138770                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu2.branchPred.TakenMispredicted       136608                       # Number branches predicted taken but are actually not taken (Count)
system.cpu2.branchPred.BTBLookups             9618344                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates              138762                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits                8365959                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.869792                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted            318                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups            197                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits               149                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses              48                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return       186580      1.94%      1.94% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect       166425      1.73%      3.67% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect            6      0.00%      3.67% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond      8948114     93.03%     96.70% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond       317026      3.30%    100.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond          191      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total      9618344                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return       186580     14.90%     14.90% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect          141      0.01%     14.91% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect            6      0.00%     14.91% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond      1065353     85.07%     99.98% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond          112      0.01%     99.98% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0      0.00%     99.98% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond          191      0.02%    100.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total      1252385                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect           79      0.06%      0.06% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0      0.00%      0.06% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond       137909     99.39%     99.44% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond          774      0.56%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total       138762                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect           79      0.06%      0.06% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.06% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond       137909     99.39%     99.44% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond          774      0.56%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total       138762                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups          197                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits          149                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses           48                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords            8                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords          205                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.loop_predictor.used        96013                       # Number of times the loop predictor is the provider. (Count)
system.cpu2.branchPred.loop_predictor.correct        95374                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu2.branchPred.loop_predictor.wrong          639                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.ras.pushes              272492                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops                272491                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes            191972                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used                 80519                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct              80519                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.statistical_corrector.correct      2967862                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu2.branchPred.statistical_corrector.wrong      2540815                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.longestMatchProviderCorrect      3643897                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.altMatchProviderCorrect       103775                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderCorrect         2359                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalProviderCorrect      1332330                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWrong       167996                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWrong        36584                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderWrong          292                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalProviderWrong         1662                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWouldHaveHit        29648                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWouldHaveHit        22091                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::2       291433                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::6       600177                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::9       167710                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::10       392237                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::11       252585                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::12       251246                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::13       273336                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::14       329051                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::15       250096                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::16       291730                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::17       215413                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::18       297220                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::19        97595                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::20       124907                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::21        28549                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::22        34699                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::24        24452                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::26         5065                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::28         6098                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::32        17365                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::36         1288                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.altMatchProvider::0       454663                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::2       546503                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::6       488419                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::9       228660                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::10       381941                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::11       320825                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::12       329248                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::13       267561                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::14       246638                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::15       197976                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::16       222107                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::17        86803                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::18       106841                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::19        19349                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::20        21585                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::21         4676                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::22         4669                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::24        18361                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::26         4327                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::28          811                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::32          289                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu2.commit.commitSquashedInsts       55788370                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls         221553                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.numCommittedDist::samples     43085400                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     2.134517                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     2.754536                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0       19259750     44.70%     44.70% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1        6148445     14.27%     58.97% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2        3667546      8.51%     67.48% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3        4236288      9.83%     77.32% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4        1312586      3.05%     80.36% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5        1318321      3.06%     83.42% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6         651907      1.51%     84.94% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7        1903712      4.42%     89.35% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8        4586845     10.65%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total     43085400                       # Number of insts commited each cycle (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                     147702                       # Number of memory barriers committed (Count)
system.cpu2.commit.functionCalls                80520                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass        77726      0.08%      0.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     54877290     59.67%     59.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult      1528241      1.66%     61.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv            0      0.00%     61.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd      7462410      8.11%     69.53% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     69.53% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0      0.00%     69.53% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     69.53% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     69.53% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     69.53% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     69.53% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0      0.00%     69.53% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.53% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu            2      0.00%     69.53% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     69.53% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0      0.00%     69.53% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc      5000217      5.44%     74.97% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     74.97% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.97% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     74.97% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0      0.00%     74.97% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.97% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     74.97% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     74.97% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd      5507846      5.99%     80.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp        55581      0.06%     81.02% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt       904337      0.98%     82.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv       126975      0.14%     82.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     82.14% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult      4380013      4.76%     86.90% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.90% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     86.90% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt        55581      0.06%     86.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     86.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     86.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::Matrix            0      0.00%     86.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixMov            0      0.00%     86.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixOP            0      0.00%     86.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead      6839791      7.44%     94.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite      1149863      1.25%     95.65% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      3461902      3.76%     99.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite       538761      0.59%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     91966536                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples      4586845                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu2.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu2.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu2.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu2.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu2.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu2.commitStats0.numInsts            51245492                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps              91966536                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP      51245492                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP        91966536                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                 0.979897                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 1.020515                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs          11990317                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts          31405521                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts         67645448                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts        10301693                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts        1688624                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass        77726      0.08%      0.08% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu     54877290     59.67%     59.76% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult      1528241      1.66%     61.42% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            0      0.00%     61.42% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd      7462410      8.11%     69.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     69.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0      0.00%     69.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     69.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     69.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     69.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     69.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0      0.00%     69.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     69.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu            2      0.00%     69.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     69.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0      0.00%     69.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc      5000217      5.44%     74.97% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     74.97% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     74.97% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     74.97% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0      0.00%     74.97% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     74.97% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     74.97% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     74.97% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd      5507846      5.99%     80.96% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.96% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp        55581      0.06%     81.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt       904337      0.98%     82.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv       126975      0.14%     82.14% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     82.14% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult      4380013      4.76%     86.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     86.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     86.90% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt        55581      0.06%     86.96% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     86.96% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     86.96% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     86.96% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     86.96% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     86.96% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     86.96% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     86.96% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     86.96% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     86.96% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     86.96% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     86.96% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     86.96% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     86.96% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     86.96% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     86.96% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     86.96% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     86.96% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead      6839791      7.44%     94.40% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite      1149863      1.25%     95.65% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead      3461902      3.76%     99.41% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite       538761      0.59%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total     91966536                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl      5840948                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl      5760315                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl        80633                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl      5508677                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl       332271                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall        80520                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn        80519                       # Class of control type instructions committed (Count)
system.cpu2.decode.idleCycles                 9870520                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles             11242396                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                 27869965                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles               908570                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                313252                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved             4493312                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                 1483                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts             151246505                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                 6074                       # Number of squashed instructions handled by decode (Count)
system.cpu2.executeStats0.numInsts          121969097                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches         7196477                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts       12677772                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts       1909751                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate           2.428922                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numCCRegReads      66900078                       # Number of times the CC registers were read (Count)
system.cpu2.executeStats0.numCCRegWrites     57870366                       # Number of times the CC registers were written (Count)
system.cpu2.executeStats0.numFpRegReads      52885592                       # Number of times the floating registers were read (Count)
system.cpu2.executeStats0.numFpRegWrites     36685999                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntRegReads    101353971                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites     66007694                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs         14587523                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads     33728804                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch.predictedBranches           4745715                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                     39571779                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                 629464                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                 139                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles          881                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                 10102142                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                78348                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples          50204703                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             3.050991                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            2.786359                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                20034157     39.90%     39.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  765551      1.52%     41.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                 4445039      8.85%     50.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                 1271773      2.53%     52.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  515534      1.03%     53.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                 1394900      2.78%     56.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                21777749     43.38%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total            50204703                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetchStats0.numInsts             85709852                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            1.706847                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches           9618344                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.191542                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.icacheStallCycles     10317172                       # ICache total stall cycles (Cycle)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                   313252                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                   7679851                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                  400996                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts             147756272                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                  91                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                16601979                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                2674535                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts               142549                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                     4119                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                  393081                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents         52853                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect        177436                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect       165142                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts              342578                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit               121933885                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount              121903295                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 97798165                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                191841114                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       2.427612                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.509787                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu2.lsq0.forwLoads                     708412                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.taintedForwLoads               65030                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                6300286                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                  57                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation              52853                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                985911                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                    14                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples          10301693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean             9.814537                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev           12.875506                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9               7652918     74.29%     74.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19              610678      5.93%     80.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29              752120      7.30%     87.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39              827418      8.03%     95.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49              425633      4.13%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59               17150      0.17%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69                5218      0.05%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79                4512      0.04%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89                2009      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                1828      0.02%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109               533      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119               407      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129               129      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139                73      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149                36      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159                27      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169                26      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179                34      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189                39      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199                44      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209               121      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219                56      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229                46      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239                49      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249                20      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259               223      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269                23      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279                12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289                 8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299                53      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows             250      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            1705                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total            10301693                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses               12811396                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                1925685                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     3071                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     2154                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses               10102289                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                      175                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions             10                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            5                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean 693895916.800000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::stdev 950160637.792497                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value       206682                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value   1773932110                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            5                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  98100279196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED   3469479584                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                313252                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                10274379                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles                8272252                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                 28337770                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles              3007050                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts             150047444                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                  163                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                381586                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.SQFullEvents               1971078                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.fullRegistersEvents         535461                       # Number of times there has been no free registers (Count)
system.cpu2.rename.renamedOperands          247237444                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                  474623856                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups               131554306                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                 77711616                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps            150897407                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                96340037                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                  2053954                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                       186252096                       # The number of ROB reads (Count)
system.cpu2.rob.writes                      302629211                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                51245492                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  91966536                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                        41280466                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                              1.071498                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              0.933273                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                      117905167                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                  608632                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                     156068673                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                827853                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined            48232312                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined         94915272                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved             288232                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples           41270311                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              3.781621                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             2.950998                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                 10974640     26.59%     26.59% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                  2149330      5.21%     31.80% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                  2178941      5.28%     37.08% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                  2996551      7.26%     44.34% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                  4331713     10.50%     54.84% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                  5002939     12.12%     66.96% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                  3774324      9.15%     76.10% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                  3310667      8.02%     84.13% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                  6551206     15.87%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total             41270311                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                 132823      1.12%      1.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      1.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      1.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      1.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      1.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      1.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      1.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      1.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      1.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      1.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      1.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%      1.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      1.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%      1.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      1.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0      0.00%      1.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                 3622      0.03%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMatMultAcc              0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd              154      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult              23      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMatMultAcc            0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::Matrix                      0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixMov                   0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixOP                    0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead               6650077     56.21%     57.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite               745828      6.30%     63.67% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead          4053237     34.26%     97.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite          245339      2.07%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass       214547      0.14%      0.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     61550378     39.44%     39.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult      1463294      0.94%     40.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv            0      0.00%     40.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd      8716747      5.59%     46.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     46.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0      0.00%     46.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     46.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     46.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     46.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     46.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     46.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0      0.00%     46.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     46.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu            2      0.00%     46.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     46.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0      0.00%     46.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc      3654226      2.34%     48.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     48.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     48.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     48.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     48.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     48.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     48.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     48.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd      4165082      2.67%     51.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     51.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp        49233      0.03%     51.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt       617269      0.40%     51.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv        94060      0.06%     51.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     51.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult      3343148      2.14%     53.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     53.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     53.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt        49233      0.03%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::Matrix            0      0.00%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixMov            0      0.00%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixOP            0      0.00%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead     43870122     28.11%     81.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite      2607391      1.67%     83.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead     25210122     16.15%     99.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite       463819      0.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total     156068673                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        3.780691                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                           11831103                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.075807                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads               262264015                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites              115549145                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       68345296                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                103802598                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                51273528                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses        27372446                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                  113795287                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                    53889942                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numSquashedInsts                   990177                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.TotalUntaints                     2598018                       # Total number of times a register went from tainted to untainted (Count)
system.cpu3.VPUntaints                        2220895                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu3.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu3.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu3.SL1Untaints                        371939                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu3.DelayedSL1Untaints                      1                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu3.STLFwdUntaints                       5183                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu3.STLBwdUntaints                          0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu3.DelayedSTLFwdUntaints                   0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu3.DelayedSTLBwdUntaints                   0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu3.SL1UntaintedHit                    755162                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu3.SL1TaintedHit                     6715304                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu3.DelayedSL1UntaintedHit                595                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu3.DelayedSL1TaintedHit                82246                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu3.SL1Miss                            156144                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu3.DelayedSL1Miss                       1997                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu3.timesIdled                            138                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                          10155                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                   164175380                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.MemDepUnit__0.insertedLoads      14000497                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores      2656895                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads      4092554                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores      1363720                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::Return       262408      3.19%      3.19% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallDirect       231228      2.81%      6.01% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallIndirect            5      0.00%      6.01% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectCond      7446710     90.63%     96.64% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectUncond       276134      3.36%    100.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectUncond           92      0.00%    100.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::total       8216579                       # Number of BP lookups (Count)
system.cpu3.branchPred.squashes_0::NoBranch            2      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::Return       150660      4.39%      4.39% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallDirect       119481      3.48%      7.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallIndirect            3      0.00%      7.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectCond      3027702     88.23%     96.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectUncond       133526      3.89%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectUncond           54      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::total      3431428                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallDirect           81      0.04%      0.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallIndirect            2      0.00%      0.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectCond       198015     99.58%     99.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectUncond          749      0.38%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectUncond            6      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::total       198853                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::Return       111748      2.34%      2.34% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallDirect       111747      2.34%      4.67% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallIndirect            2      0.00%      4.67% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectCond      4419008     92.35%     97.02% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectUncond       142608      2.98%    100.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectUncond           38      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::total      4785151                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallDirect           35      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallIndirect            2      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectCond       197882     99.67%     99.69% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectUncond          617      0.31%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectUncond            5      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::total       198541                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.targetProvider_0::NoTarget      4224387     51.41%     51.41% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::BTB      3729721     45.39%     96.81% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::RAS       262407      3.19%    100.00% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::Indirect           64      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::total      8216579                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetWrong_0::NoBranch        98299     49.43%     49.43% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::Return       100554     50.57%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::total       198853                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.condPredicted          7446712                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condPredictedTaken      3223203                       # Number of conditional branches predicted as taken (Count)
system.cpu3.branchPred.condIncorrect           198853                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.predTakenBTBMiss           166                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu3.branchPred.NotTakenMispredicted        99591                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu3.branchPred.TakenMispredicted        99262                       # Number branches predicted taken but are actually not taken (Count)
system.cpu3.branchPred.BTBLookups             8216579                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates               99583                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits                6817123                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.829679                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.BTBMispredicted            314                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu3.branchPred.indirectLookups             97                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                64                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses              33                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::Return       262408      3.19%      3.19% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallDirect       231228      2.81%      6.01% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallIndirect            5      0.00%      6.01% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectCond      7446710     90.63%     96.64% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectUncond       276134      3.36%    100.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectUncond           92      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::total      8216579                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::Return       262408     18.75%     18.75% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallDirect          125      0.01%     18.76% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallIndirect            5      0.00%     18.76% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectCond      1136719     81.23%     99.99% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectUncond          105      0.01%     99.99% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectCond            0      0.00%     99.99% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectUncond           92      0.01%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::total      1399456                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallDirect           81      0.08%      0.08% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallIndirect            0      0.00%      0.08% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectCond        98753     99.17%     99.25% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectUncond          749      0.75%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::total        99583                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallDirect           81      0.08%      0.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectCond        98753     99.17%     99.25% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectUncond          749      0.75%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::total        99583                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.branchPred.indirectBranchPred.lookups           97                       # Number of lookups (Count)
system.cpu3.branchPred.indirectBranchPred.hits           64                       # Number of hits of a tag (Count)
system.cpu3.branchPred.indirectBranchPred.misses           33                       # Number of misses (Count)
system.cpu3.branchPred.indirectBranchPred.targetRecords            8                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu3.branchPred.indirectBranchPred.indirectRecords          105                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu3.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu3.branchPred.loop_predictor.used        81500                       # Number of times the loop predictor is the provider. (Count)
system.cpu3.branchPred.loop_predictor.correct        81060                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu3.branchPred.loop_predictor.wrong          440                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.ras.pushes              381893                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu3.branchPred.ras.pops                381892                       # Number of times a PC was poped from the RAS (Count)
system.cpu3.branchPred.ras.squashes            270144                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu3.branchPred.ras.used                111748                       # Number of times the RAS is the provider (Count)
system.cpu3.branchPred.ras.correct             111748                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu3.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.statistical_corrector.correct      2503087                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu3.branchPred.statistical_corrector.wrong      1915921                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.longestMatchProviderCorrect      2681066                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.altMatchProviderCorrect        78961                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderCorrect         2043                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalProviderCorrect      1329126                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWrong       118857                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWrong        27230                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderWrong          156                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalProviderWrong         1249                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWouldHaveHit        20348                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWouldHaveHit        16334                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::2       172154                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::6       462145                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::9       227537                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::10       179788                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::11       153403                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::12       278890                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::13       161042                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::14       203927                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::15       181157                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::16       216091                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::17       157940                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::18       172148                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::19        69187                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::20        86893                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::21       131078                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::22        28183                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::24        12450                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::26         4903                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::28         4812                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::32         1360                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::36         1026                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.altMatchProvider::0       278770                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::2       399429                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::6       387209                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::9       211641                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::10       274113                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::11       202274                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::12       253159                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::13       137123                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::14       195306                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::15       217047                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::16       153907                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::17        63830                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::18        83121                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::19        15101                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::20        16376                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::21         6462                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::22         5190                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::24         2421                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::26         2617                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::28          626                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::32          392                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu3.commit.commitSquashedInsts       48230740                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls         320400                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.numCommittedDist::samples     35116424                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     2.001385                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     2.697488                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0       16710863     47.59%     47.59% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1        4730324     13.47%     61.06% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2        2935978      8.36%     69.42% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3        3367644      9.59%     79.01% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         967167      2.75%     81.76% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         993958      2.83%     84.59% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6         498193      1.42%     86.01% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7        1549717      4.41%     90.42% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8        3362580      9.58%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total     35116424                       # Number of insts commited each cycle (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                     213600                       # Number of memory barriers committed (Count)
system.cpu3.commit.functionCalls               111749                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass       109098      0.16%      0.16% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     42915475     61.06%     61.22% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult      1111106      1.58%     62.80% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv            0      0.00%     62.80% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd      5159526      7.34%     70.14% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     70.14% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0      0.00%     70.14% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     70.14% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.14% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     70.14% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     70.14% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     70.14% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0      0.00%     70.14% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu            2      0.00%     70.14% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     70.14% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0      0.00%     70.14% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc      3450262      4.91%     75.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     75.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     75.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     75.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     75.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd      3798101      5.40%     80.45% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.45% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp        40394      0.06%     80.51% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt       615458      0.88%     81.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv        92338      0.13%     81.52% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.52% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult      3041359      4.33%     85.84% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.84% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     85.84% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt        40394      0.06%     85.90% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::Matrix            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixMov            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixOP            0      0.00%     85.90% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead      5857162      8.33%     94.24% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite      1216494      1.73%     95.97% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead      2442868      3.48%     99.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite       391450      0.56%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     70281487                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples      3362580                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu3.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu3.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu3.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu3.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu3.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu3.commitStats0.numInsts            38525932                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps              70281487                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP      38525932                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP        70281487                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                 1.071498                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 0.933273                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs           9907974                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts          21770740                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts         53204504                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts         8300030                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts        1607944                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass       109098      0.16%      0.16% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu     42915475     61.06%     61.22% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult      1111106      1.58%     62.80% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            0      0.00%     62.80% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd      5159526      7.34%     70.14% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     70.14% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0      0.00%     70.14% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     70.14% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     70.14% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     70.14% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     70.14% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     70.14% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0      0.00%     70.14% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu            2      0.00%     70.14% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0      0.00%     70.14% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0      0.00%     70.14% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc      3450262      4.91%     75.05% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     75.05% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.05% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.05% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0      0.00%     75.05% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.05% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     75.05% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.05% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd      3798101      5.40%     80.45% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.45% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp        40394      0.06%     80.51% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt       615458      0.88%     81.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv        92338      0.13%     81.52% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.52% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult      3041359      4.33%     85.84% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     85.84% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     85.84% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt        40394      0.06%     85.90% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     85.90% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead      5857162      8.33%     94.24% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite      1216494      1.73%     95.97% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead      2442868      3.48%     99.44% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite       391450      0.56%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total     70281487                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl      4785151                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl      4673363                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl       111788                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl      4419008                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl       366143                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCall       111749                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn       111748                       # Class of control type instructions committed (Count)
system.cpu3.decode.idleCycles                 7894964                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles             10137150                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                 22027147                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles               956470                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                254580                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             3662479                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                 1454                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts             121316626                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                 2278                       # Number of squashed instructions handled by decode (Count)
system.cpu3.executeStats0.numInsts           95770146                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches         5913201                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts       10315501                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts       1858730                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate           2.319987                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numCCRegReads      50388652                       # Number of times the CC registers were read (Count)
system.cpu3.executeStats0.numCCRegWrites     45229629                       # Number of times the CC registers were written (Count)
system.cpu3.executeStats0.numFpRegReads      37125020                       # Number of times the floating registers were read (Count)
system.cpu3.executeStats0.numFpRegWrites     26198964                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntRegReads     79297722                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites     53756776                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs         12174231                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads     28039874                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetch.predictedBranches           3992192                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                     32809504                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                 512066                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                 157                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles          938                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.icacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu3.fetch.cacheLines                  8025773                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                61933                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples          41270311                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             2.982007                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            2.788353                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                16981772     41.15%     41.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  736421      1.78%     42.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                 3394503      8.23%     51.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                 1042400      2.53%     53.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  525568      1.27%     54.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                 1224417      2.97%     57.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                17365230     42.08%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total            41270311                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetchStats0.numInsts             67980878                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            1.646805                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches           8216579                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.199043                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.icacheStallCycles      8203655                       # ICache total stall cycles (Cycle)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                   254580                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                   7221748                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                  320376                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts             118513799                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                  22                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                14000497                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                2656895                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts               202912                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                     8223                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                  305908                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents         76572                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect        129680                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect       118751                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts              248431                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                95741810                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               95717742                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 76107008                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                145952202                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       2.318718                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.521452                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu3.lsq0.forwLoads                     758027                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.taintedForwLoads               39558                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                5700467                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                  34                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation              76572                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores               1048951                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                    52                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           8300030                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean             8.846924                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev           13.237623                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9               6431553     77.49%     77.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19              505694      6.09%     83.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29              516163      6.22%     89.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39              543860      6.55%     96.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49              270890      3.26%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59               16539      0.20%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69                4438      0.05%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79                3877      0.05%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89                1605      0.02%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99                1169      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109               980      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119               699      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129               221      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139                85      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149                58      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159                45      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169                35      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179                20      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189                14      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199                16      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209               434      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219               156      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229                12      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239                13      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249                12      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259               657      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269                21      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279                18      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289                24      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299                53      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows             669      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            1907                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             8300030                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses               10410446                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                1871476                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     3450                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                     1912                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                8025928                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                      183                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions             28                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples           14                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean 435347714.857143                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::stdev 1100062157.875773                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value        20580                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value   3260259988                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total           14                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  95474890772                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED   6094868008                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                254580                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                 8240279                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles                7731102                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                 22606198                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles              2438152                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts             120331348                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents                   65                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                337082                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.SQFullEvents               1420509                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.fullRegistersEvents         596442                       # Number of times there has been no free registers (Count)
system.cpu3.rename.renamedOperands          198622408                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                  380150801                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups               106862130                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                 56830377                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps            115579240                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                83043168                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                  1990662                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                       150264238                       # The number of ROB reads (Count)
system.cpu3.rob.writes                      243178480                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                38525932                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  70281487                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                        42689423                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                              1.070549                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                              0.934100                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                      122573539                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                  668543                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                     162130117                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                869288                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined            50515586                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined         98804566                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved             325379                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples           42681172                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              3.798633                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             2.952544                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                 11268436     26.40%     26.40% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                  2224004      5.21%     31.61% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                  2240577      5.25%     36.86% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                  3098537      7.26%     44.12% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                  4469814     10.47%     54.59% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                  5179851     12.14%     66.73% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                  3897456      9.13%     75.86% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                  3453875      8.09%     83.95% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                  6848622     16.05%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total             42681172                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                 142947      1.14%      1.14% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%      1.14% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%      1.14% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%      1.14% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%      1.14% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%      1.14% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%      1.14% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%      1.14% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%      1.14% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%      1.14% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%      1.14% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%      1.14% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%      1.14% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                     0      0.00%      1.14% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%      1.14% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     0      0.00%      1.14% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                 3652      0.03%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMatMultAcc              0      0.00%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0      0.00%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd               71      0.00%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                3      0.00%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult              14      0.00%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMatMultAcc            0      0.00%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::Matrix                      0      0.00%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixMov                   0      0.00%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixOP                    0      0.00%      1.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead               6928458     55.44%     56.62% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite               830963      6.65%     63.26% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead          4310424     34.49%     97.76% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite          280379      2.24%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass       234918      0.14%      0.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu     63873952     39.40%     39.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult      1509958      0.93%     40.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv            0      0.00%     40.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd      9094119      5.61%     46.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     46.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     46.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     46.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     46.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     46.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     46.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     46.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd            0      0.00%     46.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     46.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu            2      0.00%     46.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     46.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt            0      0.00%     46.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc      3788861      2.34%     48.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     48.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     48.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     48.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift            0      0.00%     48.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     48.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     48.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     48.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd      4318998      2.66%     51.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     51.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp        50462      0.03%     51.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt       641974      0.40%     51.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv        95592      0.06%     51.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     51.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult      3458079      2.13%     53.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     53.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     53.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt        50462      0.03%     53.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     53.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     53.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     53.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     53.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     53.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     53.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     53.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     53.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     53.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     53.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     53.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     53.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     53.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     53.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::Matrix            0      0.00%     53.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixMov            0      0.00%     53.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixOP            0      0.00%     53.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead     45481142     28.05%     81.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite      2691441      1.66%     83.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead     26365410     16.26%     99.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite       474747      0.29%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total     162130117                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        3.797899                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                           12496911                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.077080                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads               271998159                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites              120239500                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses       70934747                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                108309446                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                53599291                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses        28416592                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                  118110349                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                    56281761                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numSquashedInsts                  1030489                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.TotalUntaints                     2864659                       # Total number of times a register went from tainted to untainted (Count)
system.cpu4.VPUntaints                        2314009                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu4.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu4.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu4.SL1Untaints                        546091                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu4.DelayedSL1Untaints                      0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu4.STLFwdUntaints                       4559                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu4.STLBwdUntaints                          0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu4.DelayedSTLFwdUntaints                   0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu4.DelayedSTLBwdUntaints                   0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu4.SL1UntaintedHit                    943136                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu4.SL1TaintedHit                     6789024                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu4.DelayedSL1UntaintedHit                771                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu4.DelayedSL1TaintedHit                87259                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu4.SL1Miss                            154448                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu4.DelayedSL1Miss                       2018                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu4.timesIdled                            133                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                           8251                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                   162766423                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.MemDepUnit__0.insertedLoads      14653540                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores      2804059                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads      4380451                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores      1431777                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::Return       285116      3.34%      3.34% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallDirect       252812      2.96%      6.31% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallIndirect           17      0.00%      6.31% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectCond      7696908     90.27%     96.57% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectUncond       291957      3.42%    100.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectUncond           93      0.00%    100.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::total       8526905                       # Number of BP lookups (Count)
system.cpu4.branchPred.squashes_0::NoBranch            2      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::Return       165806      4.63%      4.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallDirect       133503      3.73%      8.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallIndirect           15      0.00%      8.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectCond      3141510     87.72%     96.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectUncond       140463      3.92%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectUncond           46      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::total      3581345                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallDirect           83      0.04%      0.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallIndirect            2      0.00%      0.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectCond       203880     99.59%     99.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectUncond          756      0.37%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectUncond            6      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::total       204727                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::Return       119310      2.41%      2.41% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallDirect       119309      2.41%      4.82% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallIndirect            2      0.00%      4.82% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectCond      4555398     92.11%     96.94% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectUncond       151494      3.06%    100.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectUncond           47      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::total      4945560                       # Number of branches finally committed  (Count)
system.cpu4.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallDirect           32      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallIndirect            2      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectCond       203765     99.68%     99.70% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectUncond          616      0.30%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectUncond            5      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::total       204420                       # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.targetProvider_0::NoTarget      4436735     52.03%     52.03% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::BTB      3804990     44.62%     96.66% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::RAS       285115      3.34%    100.00% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::Indirect           65      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::total      8526905                       # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetWrong_0::NoBranch       103329     50.47%     50.47% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::Return       101398     49.53%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::total       204727                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.condPredicted          7696910                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condPredictedTaken      3261524                       # Number of conditional branches predicted as taken (Count)
system.cpu4.branchPred.condIncorrect           204727                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.predTakenBTBMiss           173                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu4.branchPred.NotTakenMispredicted       104621                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu4.branchPred.TakenMispredicted       100106                       # Number branches predicted taken but are actually not taken (Count)
system.cpu4.branchPred.BTBLookups             8526905                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBUpdates              104613                       # Number of BTB updates (Count)
system.cpu4.branchPred.BTBHits                6983181                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.818958                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.BTBMispredicted            323                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu4.branchPred.indirectLookups            110                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits                65                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses              45                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu4.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::Return       285116      3.34%      3.34% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallDirect       252812      2.96%      6.31% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallIndirect           17      0.00%      6.31% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectCond      7696908     90.27%     96.57% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectUncond       291957      3.42%    100.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectUncond           93      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::total      8526905                       # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::Return       285116     18.47%     18.47% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallDirect          127      0.01%     18.48% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallIndirect           17      0.00%     18.48% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectCond      1258256     81.51%     99.99% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectUncond          113      0.01%     99.99% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectCond            0      0.00%     99.99% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectUncond           93      0.01%    100.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::total      1543724                       # Number of BTB misses (Count)
system.cpu4.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallDirect           83      0.08%      0.08% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallIndirect            0      0.00%      0.08% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectCond       103774     99.20%     99.28% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectUncond          756      0.72%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::total       104613                       # Number of BTB updates (Count)
system.cpu4.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallDirect           83      0.08%      0.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectCond       103774     99.20%     99.28% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectUncond          756      0.72%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::total       104613                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.branchPred.indirectBranchPred.lookups          110                       # Number of lookups (Count)
system.cpu4.branchPred.indirectBranchPred.hits           65                       # Number of hits of a tag (Count)
system.cpu4.branchPred.indirectBranchPred.misses           45                       # Number of misses (Count)
system.cpu4.branchPred.indirectBranchPred.targetRecords            8                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu4.branchPred.indirectBranchPred.indirectRecords          118                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu4.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu4.branchPred.loop_predictor.used        84913                       # Number of times the loop predictor is the provider. (Count)
system.cpu4.branchPred.loop_predictor.correct        84401                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu4.branchPred.loop_predictor.wrong          512                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.ras.pushes              418635                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu4.branchPred.ras.pops                418634                       # Number of times a PC was poped from the RAS (Count)
system.cpu4.branchPred.ras.squashes            299324                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu4.branchPred.ras.used                119310                       # Number of times the RAS is the provider (Count)
system.cpu4.branchPred.ras.correct             119310                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu4.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.statistical_corrector.correct      2593952                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu4.branchPred.statistical_corrector.wrong      1961446                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.longestMatchProviderCorrect      2446409                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu4.branchPred.tage.altMatchProviderCorrect        81654                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu4.branchPred.tage.bimodalAltMatchProviderCorrect         2422                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu4.branchPred.tage.bimodalProviderCorrect      1686176                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu4.branchPred.tage.longestMatchProviderWrong       123047                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.altMatchProviderWrong        28166                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.bimodalAltMatchProviderWrong          232                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.bimodalProviderWrong         1214                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu4.branchPred.tage.altMatchProviderWouldHaveHit        22146                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu4.branchPred.tage.longestMatchProviderWouldHaveHit        16939                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu4.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::2       152476                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::6       525129                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::9       146058                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::10       193805                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::11       154171                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::12       151438                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::13       150117                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::14       175592                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::15       262796                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::16       179093                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::17       160160                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::18       177620                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::19        69442                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::20        88952                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::21        23705                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::22        26998                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::24        12251                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::26         5146                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::28         4819                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::32         1367                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::36        18141                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.altMatchProvider::0       288130                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::2       467385                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::6       275914                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::9       186967                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::10       166161                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::11       196649                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::12       266125                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::13       146897                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::14       184576                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::15       149043                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::16       146804                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::17        77471                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::18        77535                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::19        14719                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::20        17969                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::21         3917                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::22         6160                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::24         2442                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::26         3402                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::28          614                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::32          396                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu4.commit.commitSquashedInsts       50514720                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls         343164                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.numCommittedDist::samples     36242245                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     2.006677                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     2.701274                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0       17218876     47.51%     47.51% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1        4888547     13.49%     61.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2        3033660      8.37%     69.37% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3        3461783      9.55%     78.92% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4        1002747      2.77%     81.69% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5        1030798      2.84%     84.53% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6         511549      1.41%     85.94% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7        1603272      4.42%     90.37% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8        3491013      9.63%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total     36242245                       # Number of insts commited each cycle (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                     228776                       # Number of memory barriers committed (Count)
system.cpu4.commit.functionCalls               119311                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass       116690      0.16%      0.16% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu     44370101     61.01%     61.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult      1151433      1.58%     62.75% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv            0      0.00%     62.75% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd      5343886      7.35%     70.10% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     70.10% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     70.10% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     70.10% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.10% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     70.10% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     70.10% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     70.10% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd            0      0.00%     70.10% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.10% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu            2      0.00%     70.10% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     70.10% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt            0      0.00%     70.10% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc      3576580      4.92%     75.02% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     75.02% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.02% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.02% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift            0      0.00%     75.02% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.02% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     75.02% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     75.02% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd      3936152      5.41%     80.43% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.43% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp        41203      0.06%     80.49% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt       640196      0.88%     81.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv        93911      0.13%     81.50% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.50% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult      3145656      4.33%     85.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     85.82% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt        41203      0.06%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::Matrix            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixMov            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixOP            0      0.00%     85.88% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead      6079891      8.36%     94.24% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite      1270437      1.75%     95.99% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead      2520642      3.47%     99.45% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite       398513      0.55%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total     72726496                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples      3491013                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu4.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu4.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu4.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu4.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu4.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu4.commitStats0.numInsts            39876204                       # Number of instructions committed (thread level) (Count)
system.cpu4.commitStats0.numOps              72726496                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP      39876204                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP        72726496                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi                 1.070549                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                 0.934100                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs          10269483                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts          22534223                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts         55028357                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts         8600533                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts        1668950                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass       116690      0.16%      0.16% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu     44370101     61.01%     61.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult      1151433      1.58%     62.75% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv            0      0.00%     62.75% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd      5343886      7.35%     70.10% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0      0.00%     70.10% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt            0      0.00%     70.10% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0      0.00%     70.10% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0      0.00%     70.10% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0      0.00%     70.10% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0      0.00%     70.10% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0      0.00%     70.10% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd            0      0.00%     70.10% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0      0.00%     70.10% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu            2      0.00%     70.10% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0      0.00%     70.10% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt            0      0.00%     70.10% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc      3576580      4.92%     75.02% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0      0.00%     75.02% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.02% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.02% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift            0      0.00%     75.02% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.02% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0      0.00%     75.02% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.02% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd      3936152      5.41%     80.43% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.43% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp        41203      0.06%     80.49% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt       640196      0.88%     81.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv        93911      0.13%     81.50% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.50% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult      3145656      4.33%     85.82% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     85.82% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     85.82% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt        41203      0.06%     85.88% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     85.88% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     85.88% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     85.88% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     85.88% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     85.88% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0      0.00%     85.88% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0      0.00%     85.88% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     85.88% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     85.88% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     85.88% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     85.88% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     85.88% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     85.88% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0      0.00%     85.88% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0      0.00%     85.88% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0      0.00%     85.88% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0      0.00%     85.88% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead      6079891      8.36%     94.24% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite      1270437      1.75%     95.99% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead      2520642      3.47%     99.45% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite       398513      0.55%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total     72726496                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedControl::IsControl      4945560                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsDirectControl      4826201                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsIndirectControl       119359                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCondControl      4555398                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsUncondControl       390162                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCall       119311                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsReturn       119310                       # Class of control type instructions committed (Count)
system.cpu4.decode.idleCycles                 8174612                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles             10360329                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                 22921467                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles               961060                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                263704                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved             3736942                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                 1459                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts             126191765                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                 2284                       # Number of squashed instructions handled by decode (Count)
system.cpu4.executeStats0.numInsts           99402346                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches         6123056                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts       10684924                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts       1935506                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate           2.328501                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numCCRegReads      51925405                       # Number of times the CC registers were read (Count)
system.cpu4.executeStats0.numCCRegWrites     46732970                       # Number of times the CC registers were written (Count)
system.cpu4.executeStats0.numFpRegReads      38456814                       # Number of times the floating registers were read (Count)
system.cpu4.executeStats0.numFpRegWrites     27206607                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numIntRegReads     82063572                       # Number of times the integer registers were read (Count)
system.cpu4.executeStats0.numIntRegWrites     55813857                       # Number of times the integer registers were written (Count)
system.cpu4.executeStats0.numMemRefs         12620430                       # Number of memory refs (Count)
system.cpu4.executeStats0.numMiscRegReads     29101158                       # Number of times the Misc registers were read (Count)
system.cpu4.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetch.predictedBranches           4090170                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                     33913164                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                 530326                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                 154                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles          989                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.icacheWaitRetryStallCycles           59                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu4.fetch.cacheLines                  8314663                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                63975                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples          42681172                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             2.999708                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            2.789082                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0                17452797     40.89%     40.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                  760293      1.78%     42.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                 3481395      8.16%     50.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                 1085627      2.54%     53.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                  542522      1.27%     54.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                 1270242      2.98%     57.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                18088296     42.38%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total            42681172                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetchStats0.numInsts             70679456                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate            1.655667                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.numBranches           8526905                       # Number of branches fetched (Count)
system.cpu4.fetchStats0.branchRate           0.199743                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.icacheStallCycles      8501643                       # ICache total stall cycles (Cycle)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                   263704                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                   7390373                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                  337627                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts             123242082                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                  21                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                14653540                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                2804059                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts               222878                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                     6688                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                  325106                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents         81131                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect        132139                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect       123775                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts              255914                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                99374166                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount               99351339                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                 78895133                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                151144265                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       2.327306                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.521986                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu4.lsq0.forwLoads                     759626                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.taintedForwLoads               40047                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                6053007                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                  42                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation              81131                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores               1135109                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                    22                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples           8600533                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean             8.830120                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev           12.531654                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9               6658492     77.42%     77.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19              530113      6.16%     83.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29              530599      6.17%     89.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39              566477      6.59%     96.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49              283072      3.29%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59               16915      0.20%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69                4255      0.05%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79                4298      0.05%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89                1761      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99                1256      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109              1029      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119               711      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129               202      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139                52      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149                29      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159                12      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169                 9      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179                12      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189                14      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199                14      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209               146      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219                38      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229                15      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239                 7      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249                 6      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259               524      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269                11      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279                 2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289                11      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299                81      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows             370      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            1848                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total             8600533                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses               10781429                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                1948486                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                     3625                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                     1912                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                8314823                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                      188                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions             30                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples           15                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean 378607559.866667                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::stdev 991213708.050922                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value        30576                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value   3042285154                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total           15                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON  95890645382                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED   5679113398                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                263704                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                 8535753                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles                7920443                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                 23492007                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles              2469265                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts             125138101                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents                  122                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents                311192                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.SQFullEvents               1440381                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.fullRegistersEvents         595954                       # Number of times there has been no free registers (Count)
system.cpu4.rename.renamedOperands          205832163                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                  393878446                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups               110761301                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                 59252339                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps            119445408                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                86386755                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                  2013202                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                       155990901                       # The number of ROB reads (Count)
system.cpu4.rob.writes                      252921464                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                39876204                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                  72726496                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                        45152675                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                              1.049727                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                              0.952628                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                      129858070                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                  619407                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                     173472659                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                913456                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined            52463904                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined        102355639                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved             292812                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples           45143885                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              3.842661                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             2.958767                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                 11880482     26.32%     26.32% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                  2172546      4.81%     31.13% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                  2361158      5.23%     36.36% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                  3134763      6.94%     43.30% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                  4656700     10.32%     53.62% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                  5554783     12.30%     65.92% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                  4237248      9.39%     75.31% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                  3820335      8.46%     83.77% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                  7325870     16.23%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total             45143885                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                 148268      1.12%      1.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%      1.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%      1.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%      1.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%      1.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%      1.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%      1.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%      1.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%      1.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%      1.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%      1.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%      1.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%      1.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                     0      0.00%      1.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%      1.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     0      0.00%      1.12% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                 4132      0.03%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMatMultAcc              0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd              119      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                3      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult              23      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMatMultAcc            0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::Matrix                      0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixMov                   0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixOP                    0      0.00%      1.15% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead               7429558     56.09%     57.24% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite               769935      5.81%     63.05% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead          4630555     34.96%     98.01% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite          264120      1.99%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass       219930      0.13%      0.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu     67465036     38.89%     39.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult      1642863      0.95%     39.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv            0      0.00%     39.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd      9883787      5.70%     45.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     45.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     45.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     45.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     45.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     45.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     45.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     45.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd            0      0.00%     45.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     45.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu            6      0.00%     45.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     45.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt            0      0.00%     45.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc      4181778      2.41%     48.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     48.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     48.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     48.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift            0      0.00%     48.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     48.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     48.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     48.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd      4739533      2.73%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp        57300      0.03%     50.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt       706491      0.41%     51.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv       107007      0.06%     51.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     51.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult      3820403      2.20%     53.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     53.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     53.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt        57300      0.03%     53.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     53.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     53.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     53.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     53.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     53.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     53.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     53.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     53.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     53.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     53.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     53.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     53.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     53.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     53.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::Matrix            0      0.00%     53.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixMov            0      0.00%     53.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixOP            0      0.00%     53.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead     48540569     27.98%     81.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite      2547866      1.47%     82.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead     28981704     16.71%     99.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite       521086      0.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total     173472659                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        3.841913                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                           13246713                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.076362                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads               287531145                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites              125284544                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses       74586282                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                118718227                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                57734569                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses        31113952                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                  124873259                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                    61626183                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numSquashedInsts                  1103965                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.TotalUntaints                     3171758                       # Total number of times a register went from tainted to untainted (Count)
system.cpu5.VPUntaints                        2461043                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu5.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu5.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu5.SL1Untaints                        704223                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu5.DelayedSL1Untaints                      8                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu5.STLFwdUntaints                       6481                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu5.STLBwdUntaints                          2                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu5.DelayedSTLFwdUntaints                   1                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu5.DelayedSTLBwdUntaints                   0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu5.SL1UntaintedHit                   1140538                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu5.SL1TaintedHit                     7238414                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu5.DelayedSL1UntaintedHit                334                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu5.DelayedSL1TaintedHit                82275                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu5.SL1Miss                            177816                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu5.DelayedSL1Miss                       2503                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu5.timesIdled                            131                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                           8790                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                   160303171                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.MemDepUnit__0.insertedLoads      15312178                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores      2818660                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads      4179270                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores      1393256                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::Return       269211      3.04%      3.04% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallDirect       236160      2.67%      5.71% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallIndirect            7      0.00%      5.71% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectCond      8030635     90.76%     96.47% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectUncond       312243      3.53%    100.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectUncond          161      0.00%    100.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::total       8848419                       # Number of BP lookups (Count)
system.cpu5.branchPred.squashes_0::NoBranch            2      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::Return       154685      4.22%      4.22% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallDirect       121635      3.32%      7.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallIndirect            5      0.00%      7.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectCond      3231881     88.23%     95.78% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectUncond       154652      4.22%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectUncond           81      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::total      3662941                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallDirect           80      0.04%      0.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallIndirect            2      0.00%      0.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectCond       222122     99.62%     99.65% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectUncond          767      0.34%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectUncond            6      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::total       222977                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::Return       114526      2.21%      2.21% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallDirect       114525      2.21%      4.42% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallIndirect            2      0.00%      4.42% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectCond      4798754     92.54%     96.96% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectUncond       157591      3.04%    100.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectUncond           80      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::total      5185478                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallDirect           34      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallIndirect            2      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectCond       221973     99.76%     99.78% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectUncond          482      0.22%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectUncond            5      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::total       222496                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.targetProvider_0::NoTarget      4544442     51.36%     51.36% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::BTB      4034648     45.60%     96.96% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::RAS       269210      3.04%    100.00% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::Indirect          119      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::total      8848419                       # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetWrong_0::NoBranch       111307     49.92%     49.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::Return       111670     50.08%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::total       222977                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.condPredicted          8030637                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condPredictedTaken      3486953                       # Number of conditional branches predicted as taken (Count)
system.cpu5.branchPred.condIncorrect           222977                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.predTakenBTBMiss           170                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu5.branchPred.NotTakenMispredicted       112617                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu5.branchPred.TakenMispredicted       110360                       # Number branches predicted taken but are actually not taken (Count)
system.cpu5.branchPred.BTBLookups             8848419                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBUpdates              112609                       # Number of BTB updates (Count)
system.cpu5.branchPred.BTBHits                7369740                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.832888                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.BTBMispredicted            317                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu5.branchPred.indirectLookups            168                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits               119                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses              49                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu5.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::Return       269211      3.04%      3.04% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallDirect       236160      2.67%      5.71% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallIndirect            7      0.00%      5.71% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectCond      8030635     90.76%     96.47% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectUncond       312243      3.53%    100.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectUncond          161      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::total      8848419                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::Return       269211     18.21%     18.21% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallDirect          130      0.01%     18.22% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallIndirect            7      0.00%     18.22% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectCond      1209063     81.77%     99.98% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectUncond          105      0.01%     99.99% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectCond            0      0.00%     99.99% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectUncond          161      0.01%    100.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::total      1478679                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallDirect           80      0.07%      0.07% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallIndirect            0      0.00%      0.07% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectCond       111762     99.25%     99.32% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectUncond          767      0.68%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::total       112609                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallDirect           80      0.07%      0.07% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.07% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectCond       111762     99.25%     99.32% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectUncond          767      0.68%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::total       112609                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.branchPred.indirectBranchPred.lookups          168                       # Number of lookups (Count)
system.cpu5.branchPred.indirectBranchPred.hits          119                       # Number of hits of a tag (Count)
system.cpu5.branchPred.indirectBranchPred.misses           49                       # Number of misses (Count)
system.cpu5.branchPred.indirectBranchPred.targetRecords            8                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu5.branchPred.indirectBranchPred.indirectRecords          176                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu5.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu5.branchPred.loop_predictor.used       103983                       # Number of times the loop predictor is the provider. (Count)
system.cpu5.branchPred.loop_predictor.correct       103422                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu5.branchPred.loop_predictor.wrong          561                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.ras.pushes              390852                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu5.branchPred.ras.pops                390851                       # Number of times a PC was poped from the RAS (Count)
system.cpu5.branchPred.ras.squashes            276325                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu5.branchPred.ras.used                114526                       # Number of times the RAS is the provider (Count)
system.cpu5.branchPred.ras.correct             114526                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu5.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.statistical_corrector.correct      2703783                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu5.branchPred.statistical_corrector.wrong      2094971                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.longestMatchProviderCorrect      2900800                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu5.branchPred.tage.altMatchProviderCorrect        87807                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu5.branchPred.tage.bimodalAltMatchProviderCorrect         2251                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu5.branchPred.tage.bimodalProviderCorrect      1428754                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu5.branchPred.tage.longestMatchProviderWrong       134093                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.altMatchProviderWrong        30631                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.bimodalAltMatchProviderWrong          175                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.bimodalProviderWrong         1237                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu5.branchPred.tage.altMatchProviderWouldHaveHit        24068                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu5.branchPred.tage.longestMatchProviderWouldHaveHit        18174                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu5.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::2       236128                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::6       535748                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::9       162180                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::10       189072                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::11       224823                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::12       217950                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::13       178633                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::14       338466                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::15       217184                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::16       212382                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::17       168242                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::18       178660                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::19        79164                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::20        98032                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::21        41075                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::22        30751                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::24        13095                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::26         4518                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::28        24241                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::32         1916                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::36         1071                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.altMatchProvider::0       321734                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::2       523058                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::6       304641                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::9       272290                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::10       326513                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::11       254274                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::12       229709                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::13       166105                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::14       206352                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::15       160749                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::16       151116                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::17        88227                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::18        79838                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::19        15662                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::20        18329                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::21        21866                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::22         4674                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::24         3432                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::26         3569                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::28          891                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::32          302                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu5.commit.commitSquashedInsts       52461661                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls         326595                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.numCommittedDist::samples     38453655                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     2.028769                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     2.712891                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0       18032048     46.89%     46.89% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1        5326067     13.85%     60.74% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2        3222093      8.38%     69.12% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3        3670338      9.54%     78.67% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4        1105523      2.87%     81.54% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5        1094359      2.85%     84.39% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6         545670      1.42%     85.81% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7        1596057      4.15%     89.96% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8        3861500     10.04%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total     38453655                       # Number of insts commited each cycle (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                     217730                       # Number of memory barriers committed (Count)
system.cpu5.commit.functionCalls               114527                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass       111419      0.14%      0.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu     47313170     60.65%     60.79% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult      1262845      1.62%     62.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv            0      0.00%     62.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd      5897487      7.56%     69.97% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     69.97% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     69.97% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     69.97% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.97% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     69.97% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     69.97% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     69.97% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd            0      0.00%     69.97% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.97% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu            2      0.00%     69.97% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     69.97% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt            0      0.00%     69.97% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc      3944451      5.06%     75.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     75.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift            0      0.00%     75.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     75.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     75.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd      4342345      5.57%     80.59% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.59% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp        45942      0.06%     80.65% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt       704512      0.90%     81.55% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv       105102      0.13%     81.69% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.69% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult      3474916      4.45%     86.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     86.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt        45942      0.06%     86.20% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.20% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.20% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.20% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.20% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.20% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     86.20% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     86.20% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.20% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.20% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.20% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.20% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.20% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.20% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.20% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::Matrix            0      0.00%     86.20% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixMov            0      0.00%     86.20% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixOP            0      0.00%     86.20% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead      6291781      8.06%     94.27% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite      1244392      1.60%     95.86% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead      2783859      3.57%     99.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite       445408      0.57%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total     78013573                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples      3861500                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu5.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu5.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu5.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu5.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu5.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu5.commitStats0.numInsts            43013716                       # Number of instructions committed (thread level) (Count)
system.cpu5.commitStats0.numOps              78013573                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP      43013716                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP        78013573                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi                 1.049727                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                 0.952628                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs          10765440                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts          24874877                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts         58555336                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts         9075640                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts        1689800                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass       111419      0.14%      0.14% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu     47313170     60.65%     60.79% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult      1262845      1.62%     62.41% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv            0      0.00%     62.41% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd      5897487      7.56%     69.97% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0      0.00%     69.97% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt            0      0.00%     69.97% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0      0.00%     69.97% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0      0.00%     69.97% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0      0.00%     69.97% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0      0.00%     69.97% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0      0.00%     69.97% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd            0      0.00%     69.97% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0      0.00%     69.97% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu            2      0.00%     69.97% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            0      0.00%     69.97% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt            0      0.00%     69.97% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc      3944451      5.06%     75.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0      0.00%     75.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift            0      0.00%     75.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0      0.00%     75.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd      4342345      5.57%     80.59% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.59% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp        45942      0.06%     80.65% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt       704512      0.90%     81.55% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv       105102      0.13%     81.69% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.69% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult      3474916      4.45%     86.14% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     86.14% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     86.14% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt        45942      0.06%     86.20% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     86.20% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     86.20% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     86.20% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     86.20% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     86.20% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0      0.00%     86.20% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0      0.00%     86.20% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     86.20% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     86.20% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     86.20% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     86.20% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     86.20% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     86.20% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0      0.00%     86.20% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0      0.00%     86.20% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0      0.00%     86.20% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0      0.00%     86.20% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead      6291781      8.06%     94.27% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite      1244392      1.60%     95.86% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead      2783859      3.57%     99.43% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite       445408      0.57%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total     78013573                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedControl::IsControl      5185478                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsDirectControl      5070870                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsIndirectControl       114608                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCondControl      4798754                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsUncondControl       386724                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCall       114527                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsReturn       114526                       # Class of control type instructions committed (Count)
system.cpu5.decode.idleCycles                 8675429                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles             10871111                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                 24397954                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles               919705                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                279686                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved             3962164                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                 1474                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts             133486816                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                 5615                       # Number of squashed instructions handled by decode (Count)
system.cpu5.executeStats0.numInsts          105767732                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches         6415194                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts       11303552                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts       1954539                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate           2.342447                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numCCRegReads      55860681                       # Number of times the CC registers were read (Count)
system.cpu5.executeStats0.numCCRegWrites     49701424                       # Number of times the CC registers were written (Count)
system.cpu5.executeStats0.numFpRegReads      42354644                       # Number of times the floating registers were read (Count)
system.cpu5.executeStats0.numFpRegWrites     29783162                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numIntRegReads     87506466                       # Number of times the integer registers were read (Count)
system.cpu5.executeStats0.numIntRegWrites     58791872                       # Number of times the integer registers were written (Count)
system.cpu5.executeStats0.numMemRefs         13258091                       # Number of memory refs (Count)
system.cpu5.executeStats0.numMiscRegReads     30511114                       # Number of times the Misc registers were read (Count)
system.cpu5.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetch.predictedBranches           4303977                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                     35783542                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                 562316                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.tlbCycles                        10                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu5.fetch.miscStallCycles                 150                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles         1028                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.cacheLines                  8891534                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                75340                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples          45143885                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             3.000103                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            2.789313                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0                18463492     40.90%     40.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                  776046      1.72%     42.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                 3714129      8.23%     50.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                 1164345      2.58%     53.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                  545123      1.21%     54.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                 1326046      2.94%     57.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                19154704     42.43%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total            45143885                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetchStats0.numInsts             75109716                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate            1.663461                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.numBranches           8848419                       # Number of branches fetched (Count)
system.cpu5.fetchStats0.branchRate           0.195967                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.icacheStallCycles      9077997                       # ICache total stall cycles (Cycle)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                   279686                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                   7673226                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                  356686                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts             130477477                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                  64                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                15312178                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                2818660                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts               206529                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                     8970                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                  340229                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents         77739                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect        144072                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect       135538                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts              279610                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit               105728102                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount              105700234                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                 84101025                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                162196646                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       2.340952                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.518513                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu5.lsq0.forwLoads                     702749                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.taintedForwLoads               47729                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                6236538                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                  49                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation              77739                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores               1128860                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                    18                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples           9075640                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean             9.034775                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev           12.733597                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9               6987631     76.99%     76.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19              558265      6.15%     83.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29              552195      6.08%     89.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39              616791      6.80%     96.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49              322479      3.55%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59               22004      0.24%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69                6034      0.07%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79                4715      0.05%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89                1685      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99                1020      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109               907      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119               520      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129               217      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139               122      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149                34      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159                40      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169                39      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179                26      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189                23      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199                14      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209               102      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219                34      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229                 8      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239                13      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249                10      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259               201      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269                14      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279                 4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289                15      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299                20      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows             458      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            1828                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total             9075640                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses               11411194                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                1968966                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                     3592                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                     2072                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                8891694                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                      188                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions             18                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples            9                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean 550382926.222222                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::stdev 1091178344.832775                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value        19992                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value   2631002968                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total            9                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON  96616312444                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED   4953446336                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                279686                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                 9039870                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles                8245813                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                 24917671                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles              2660845                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts             132445562                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents                   69                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents                354348                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.SQFullEvents               1656299                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.fullRegistersEvents         528494                       # Number of times there has been no free registers (Count)
system.cpu5.rename.renamedOperands          217917746                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                  417665861                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups               117176419                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                 64338040                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps            128096634                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                89821112                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                  2023322                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                       165065530                       # The number of ROB reads (Count)
system.cpu5.rob.writes                      267640834                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                43013716                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                  78013573                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                        47466717                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                              1.052015                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                              0.950556                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                      137148471                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                  680453                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                     183415406                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                948496                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined            55985381                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined        108641275                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved             325715                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples           47459330                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              3.864686                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             2.961821                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                 12363157     26.05%     26.05% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                  2343492      4.94%     30.99% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                  2408329      5.07%     36.06% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                  3312548      6.98%     43.04% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                  4861718     10.24%     53.29% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                  5850676     12.33%     65.61% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                  4478436      9.44%     75.05% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                  3981048      8.39%     83.44% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                  7859926     16.56%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total             47459330                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                 162350      1.16%      1.16% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                     0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0      0.00%      1.16% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                 4216      0.03%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMatMultAcc              0      0.00%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0      0.00%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd               96      0.00%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                3      0.00%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult              21      0.00%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMatMultAcc            0      0.00%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::Matrix                      0      0.00%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixMov                   0      0.00%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixOP                    0      0.00%      1.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead               7784787     55.75%     56.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite               852492      6.10%     63.05% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead          4870185     34.88%     97.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite          289896      2.08%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass       239148      0.13%      0.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu     71277268     38.86%     38.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult      1730966      0.94%     39.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv            0      0.00%     39.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd     10390253      5.66%     45.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     45.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     45.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     45.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     45.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     45.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     45.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     45.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd            0      0.00%     45.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     45.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu            2      0.00%     45.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     45.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt            0      0.00%     45.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc      4384560      2.39%     47.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     47.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     47.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     47.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift            0      0.00%     47.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     47.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     47.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     47.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd      4979493      2.71%     50.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     50.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp        57717      0.03%     50.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt       744323      0.41%     51.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv       109703      0.06%     51.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     51.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult      3992613      2.18%     53.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     53.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     53.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt        57717      0.03%     53.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     53.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     53.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     53.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     53.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     53.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     53.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     53.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     53.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     53.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     53.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     53.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     53.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     53.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     53.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::Matrix            0      0.00%     53.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixMov            0      0.00%     53.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixOP            0      0.00%     53.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead     51924553     28.31%     81.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite      2697885      1.47%     83.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead     30291543     16.52%     99.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite       537662      0.29%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total     183415406                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        3.864085                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                           13964046                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.076133                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads               304850808                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites              133034384                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses       78819243                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                124351876                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                60863710                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses        32656761                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                  132571445                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                    64568859                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numSquashedInsts                  1172600                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.TotalUntaints                     3406912                       # Total number of times a register went from tainted to untainted (Count)
system.cpu6.VPUntaints                        2582046                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu6.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu6.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu6.SL1Untaints                        818475                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu6.DelayedSL1Untaints                     10                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu6.STLFwdUntaints                       6379                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu6.STLBwdUntaints                          2                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu6.DelayedSTLFwdUntaints                   0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu6.DelayedSTLBwdUntaints                   0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu6.SL1UntaintedHit                   1280428                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu6.SL1TaintedHit                     7536571                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu6.DelayedSL1UntaintedHit                745                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu6.DelayedSL1TaintedHit                90487                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu6.SL1Miss                            179887                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu6.DelayedSL1Miss                       2455                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu6.timesIdled                            142                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                           7387                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                   157989129                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.MemDepUnit__0.insertedLoads      16187055                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores      2991319                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads      4476357                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores      1446115                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::Return       292039      3.11%      3.11% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallDirect       257254      2.74%      5.86% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallIndirect            5      0.00%      5.86% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectCond      8499756     90.63%     96.49% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectUncond       329098      3.51%    100.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectUncond          122      0.00%    100.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::total       9378276                       # Number of BP lookups (Count)
system.cpu6.branchPred.squashes_0::NoBranch            2      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::Return       168107      4.27%      4.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallDirect       133323      3.39%      7.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallIndirect            3      0.00%      7.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectCond      3474306     88.28%     95.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectUncond       159602      4.06%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectUncond           69      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::total      3935412                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallDirect           82      0.03%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallIndirect            2      0.00%      0.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectCond       234723     99.64%     99.68% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectUncond          749      0.32%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectUncond            7      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::total       235563                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::Return       123932      2.28%      2.28% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallDirect       123931      2.28%      4.55% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallIndirect            2      0.00%      4.55% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectCond      5025450     92.33%     96.88% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectUncond       169496      3.11%    100.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectUncond           53      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::total      5442864                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallDirect           31      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallIndirect            2      0.00%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectCond       234587     99.78%     99.80% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectUncond          469      0.20%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectUncond            6      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::total       235095                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.targetProvider_0::NoTarget      4847069     51.68%     51.68% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::BTB      4239095     45.20%     96.89% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::RAS       292038      3.11%    100.00% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::Indirect           74      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::total      9378276                       # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetWrong_0::NoBranch       116543     49.47%     49.47% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::Return       119020     50.53%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::total       235563                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.condPredicted          8499758                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condPredictedTaken      3653515                       # Number of conditional branches predicted as taken (Count)
system.cpu6.branchPred.condIncorrect           235563                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.predTakenBTBMiss           172                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu6.branchPred.NotTakenMispredicted       117833                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu6.branchPred.TakenMispredicted       117730                       # Number branches predicted taken but are actually not taken (Count)
system.cpu6.branchPred.BTBLookups             9378276                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBUpdates              117824                       # Number of BTB updates (Count)
system.cpu6.branchPred.BTBHits                7727401                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.823968                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.BTBMispredicted            316                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu6.branchPred.indirectLookups            127                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits                74                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses              53                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu6.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::Return       292039      3.11%      3.11% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallDirect       257254      2.74%      5.86% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallIndirect            5      0.00%      5.86% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectCond      8499756     90.63%     96.49% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectUncond       329098      3.51%    100.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectUncond          122      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::total      9378276                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::Return       292039     17.69%     17.69% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallDirect          130      0.01%     17.70% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallIndirect            5      0.00%     17.70% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectCond      1358469     82.29%     99.99% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectUncond          108      0.01%     99.99% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectCond            0      0.00%     99.99% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectUncond          122      0.01%    100.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::total      1650875                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallDirect           82      0.07%      0.07% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallIndirect            0      0.00%      0.07% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectCond       116993     99.29%     99.36% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectUncond          749      0.64%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::total       117824                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallDirect           82      0.07%      0.07% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.07% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectCond       116993     99.29%     99.36% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectUncond          749      0.64%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::total       117824                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.branchPred.indirectBranchPred.lookups          127                       # Number of lookups (Count)
system.cpu6.branchPred.indirectBranchPred.hits           74                       # Number of hits of a tag (Count)
system.cpu6.branchPred.indirectBranchPred.misses           53                       # Number of misses (Count)
system.cpu6.branchPred.indirectBranchPred.targetRecords            9                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu6.branchPred.indirectBranchPred.indirectRecords          136                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu6.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu6.branchPred.loop_predictor.used       103128                       # Number of times the loop predictor is the provider. (Count)
system.cpu6.branchPred.loop_predictor.correct       102591                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu6.branchPred.loop_predictor.wrong          537                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.ras.pushes              425366                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu6.branchPred.ras.pops                425365                       # Number of times a PC was poped from the RAS (Count)
system.cpu6.branchPred.ras.squashes            301433                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu6.branchPred.ras.used                123932                       # Number of times the RAS is the provider (Count)
system.cpu6.branchPred.ras.correct             123932                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu6.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.statistical_corrector.correct      2843626                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu6.branchPred.statistical_corrector.wrong      2181824                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.longestMatchProviderCorrect      2825612                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu6.branchPred.tage.altMatchProviderCorrect        90438                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu6.branchPred.tage.bimodalAltMatchProviderCorrect         2418                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu6.branchPred.tage.bimodalProviderCorrect      1713312                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu6.branchPred.tage.longestMatchProviderWrong       141786                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.altMatchProviderWrong        31147                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.bimodalAltMatchProviderWrong          201                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.bimodalProviderWrong         1291                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu6.branchPred.tage.altMatchProviderWouldHaveHit        25605                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu6.branchPred.tage.longestMatchProviderWouldHaveHit        18816                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu6.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::2       158163                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::6       511379                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::9       182176                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::10       201300                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::11       147603                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::12       279181                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::13       180983                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::14       221563                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::15       204029                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::16       225728                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::17       254340                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::18       202584                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::19        85256                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::20       109507                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::21        37749                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::22        33398                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::24        21955                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::26         5100                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::28         6808                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::32        19112                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::36         1069                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.altMatchProvider::0       301725                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::2       465240                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::6       312566                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::9       230227                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::10       255155                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::11       218588                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::12       219470                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::13       184196                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::14       311519                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::15       170316                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::16       175629                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::17        78022                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::18        81983                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::19        25197                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::20        23390                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::21         4364                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::22         5352                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::24         2730                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::26         4911                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::28        18095                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::32          308                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu6.commit.commitSquashedInsts       55984045                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls         354738                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.numCommittedDist::samples     40322462                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     2.029726                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     2.714800                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0       18955431     47.01%     47.01% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1        5549758     13.76%     60.77% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2        3371699      8.36%     69.13% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3        3802322      9.43%     78.56% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4        1143341      2.84%     81.40% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5        1172404      2.91%     84.31% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6         580512      1.44%     85.75% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7        1750995      4.34%     90.09% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8        3996000      9.91%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total     40322462                       # Number of insts commited each cycle (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                     236492                       # Number of memory barriers committed (Count)
system.cpu6.commit.functionCalls               123933                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass       120819      0.15%      0.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu     49616540     60.62%     60.77% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult      1324234      1.62%     62.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv            0      0.00%     62.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd      6184013      7.56%     69.95% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     69.95% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     69.95% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     69.95% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.95% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     69.95% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     69.95% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     69.95% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd            0      0.00%     69.95% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.95% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu            2      0.00%     69.95% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     69.95% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt            0      0.00%     69.95% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc      4139974      5.06%     75.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     75.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd      4556517      5.57%     80.57% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.57% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp        47315      0.06%     80.63% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt       742458      0.91%     81.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv       107905      0.13%     81.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult      3637839      4.44%     86.11% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     86.11% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt        47315      0.06%     86.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::Matrix            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixMov            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixOP            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead      6631340      8.10%     94.27% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite      1322638      1.62%     95.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead      2906865      3.55%     99.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite       457769      0.56%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total     81843543                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples      3996000                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu6.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu6.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu6.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu6.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu6.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu6.commitStats0.numInsts            45119789                       # Number of instructions committed (thread level) (Count)
system.cpu6.commitStats0.numOps              81843543                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP      45119789                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP        81843543                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi                 1.052015                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                 0.950556                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs          11318612                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts          26064476                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts         61429519                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts         9538205                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts        1780407                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass       120819      0.15%      0.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu     49616540     60.62%     60.77% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult      1324234      1.62%     62.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv            0      0.00%     62.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd      6184013      7.56%     69.95% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0      0.00%     69.95% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt            0      0.00%     69.95% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0      0.00%     69.95% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0      0.00%     69.95% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0      0.00%     69.95% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0      0.00%     69.95% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0      0.00%     69.95% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd            0      0.00%     69.95% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0      0.00%     69.95% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu            2      0.00%     69.95% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            0      0.00%     69.95% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt            0      0.00%     69.95% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc      4139974      5.06%     75.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd      4556517      5.57%     80.57% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.57% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp        47315      0.06%     80.63% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt       742458      0.91%     81.54% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv       107905      0.13%     81.67% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.67% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult      3637839      4.44%     86.11% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     86.11% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     86.11% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt        47315      0.06%     86.17% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     86.17% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     86.17% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     86.17% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     86.17% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     86.17% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0      0.00%     86.17% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0      0.00%     86.17% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     86.17% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     86.17% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     86.17% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     86.17% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     86.17% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     86.17% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0      0.00%     86.17% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0      0.00%     86.17% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0      0.00%     86.17% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0      0.00%     86.17% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead      6631340      8.10%     94.27% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite      1322638      1.62%     95.89% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead      2906865      3.55%     99.44% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite       457769      0.56%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total     81843543                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedControl::IsControl      5442864                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsDirectControl      5318877                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsIndirectControl       123987                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCondControl      5025450                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsUncondControl       417414                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCall       123933                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsReturn       123932                       # Class of control type instructions committed (Count)
system.cpu6.decode.idleCycles                 9156703                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles             11248983                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                 25819483                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles               937675                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                296486                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved             4171387                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                 1454                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts             141105689                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                 5809                       # Number of squashed instructions handled by decode (Count)
system.cpu6.executeStats0.numInsts          111533299                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches         6767897                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts       11887254                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts       2067874                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate           2.349716                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numCCRegReads      58645908                       # Number of times the CC registers were read (Count)
system.cpu6.executeStats0.numCCRegWrites     52392196                       # Number of times the CC registers were written (Count)
system.cpu6.executeStats0.numFpRegReads      44365097                       # Number of times the floating registers were read (Count)
system.cpu6.executeStats0.numFpRegWrites     31267018                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numIntRegReads     92175511                       # Number of times the integer registers were read (Count)
system.cpu6.executeStats0.numIntRegWrites     62148391                       # Number of times the integer registers were written (Count)
system.cpu6.executeStats0.numMemRefs         13955128                       # Number of memory refs (Count)
system.cpu6.executeStats0.numMiscRegReads     32184888                       # Number of times the Misc registers were read (Count)
system.cpu6.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetch.predictedBranches           4531207                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                     37570079                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                 595874                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                  77                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles          509                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.icacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu6.fetch.cacheLines                  9381506                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                68889                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples          47459330                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             3.015894                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            2.788999                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                19278063     40.62%     40.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                  811839      1.71%     42.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                 3928585      8.28%     50.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                 1218409      2.57%     53.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                  563652      1.19%     54.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                 1399210      2.95%     57.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                20259572     42.69%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total            47459330                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetchStats0.numInsts             79349870                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate            1.671695                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.numBranches           9378276                       # Number of branches fetched (Count)
system.cpu6.fetchStats0.branchRate           0.197576                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.icacheStallCycles      9590658                       # ICache total stall cycles (Cycle)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                   296486                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                   8048679                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                  364422                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts             137828924                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                  57                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                16187055                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                2991319                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts               226856                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                     7064                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                  350646                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents         83792                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect        155523                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect       140400                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts              295923                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit               111501386                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount              111476004                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                 88688221                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                170782126                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       2.348509                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.519306                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu6.lsq0.forwLoads                     724556                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.taintedForwLoads               47531                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                6648850                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                  35                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation              83792                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores               1210912                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                    29                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples           9538205                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean             9.068378                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev           12.489096                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9               7296834     76.50%     76.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19              602721      6.32%     82.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29              622205      6.52%     89.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39              658748      6.91%     96.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49              322930      3.39%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59               18019      0.19%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69                5667      0.06%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79                5351      0.06%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89                1561      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99                1141      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109              1052      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119               416      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129               260      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139                99      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149                45      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159                20      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169                24      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179                23      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189                 5      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199                 8      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209               119      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219                53      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229                 5      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239                 4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249                 7      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259               473      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269                13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289                 9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299                76      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows             312      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            1763                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total             9538205                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses               11999017                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                2082576                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                     3985                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                     2075                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                9381593                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                      115                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions             18                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples            9                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean 474621772.222222                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::stdev 940884103.406302                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value        20874                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value   2278747456                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total            9                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON  97298162830                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED   4271595950                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                296486                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                 9542812                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles                8627258                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                 26336007                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles              2656767                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts             139949578                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents                  119                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents                345259                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.SQFullEvents               1643543                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.fullRegistersEvents         544514                       # Number of times there has been no free registers (Count)
system.cpu6.rename.renamedOperands          230151361                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                  440675410                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups               123689704                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                 67675764                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps            134245493                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                95905868                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                  2027828                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                       174152477                       # The number of ROB reads (Count)
system.cpu6.rob.writes                      282792144                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                45119789                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                  81843543                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                        44902844                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                              0.994891                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                              1.005135                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                      130868211                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                  408514                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                     181997969                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                985214                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined            49851906                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined         94450144                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved             191164                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples           44895228                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              4.053838                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             2.964119                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                 11131832     24.80%     24.80% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                  1754652      3.91%     28.70% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                  2056917      4.58%     33.29% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                  2951682      6.57%     39.86% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                  4586206     10.22%     50.08% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                  5761798     12.83%     62.91% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                  4489320     10.00%     72.91% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                  4117865      9.17%     82.08% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                  8044956     17.92%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total             44895228                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                 150761      1.07%      1.07% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%      1.07% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%      1.07% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%      1.07% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%      1.07% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%      1.07% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%      1.07% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%      1.07% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%      1.07% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%      1.07% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%      1.07% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%      1.07% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%      1.07% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                     0      0.00%      1.07% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%      1.07% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0      0.00%      1.07% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                 4392      0.03%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMatMultAcc              0      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd              197      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                1      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult              39      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMatMultAcc            0      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::Matrix                      0      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixMov                   0      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixOP                    0      0.00%      1.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead               8121534     57.89%     59.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite               531185      3.79%     62.78% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead          4982190     35.51%     98.30% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite          238886      1.70%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass       144308      0.08%      0.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu     68075312     37.40%     37.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult      1733055      0.95%     38.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv            0      0.00%     38.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd     10530198      5.79%     44.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     44.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     44.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     44.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     44.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     44.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     44.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     44.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd            0      0.00%     44.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     44.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu            2      0.00%     44.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     44.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt            0      0.00%     44.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc      4581009      2.52%     46.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     46.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     46.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     46.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift            0      0.00%     46.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     46.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     46.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     46.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd      5124266      2.82%     49.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     49.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp        63040      0.03%     49.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt       776843      0.43%     50.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv       114992      0.06%     50.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     50.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult      4148127      2.28%     52.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     52.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     52.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt        63040      0.03%     52.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     52.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     52.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     52.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     52.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     52.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     52.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     52.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     52.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     52.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     52.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     52.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     52.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     52.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     52.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::Matrix            0      0.00%     52.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixMov            0      0.00%     52.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixOP            0      0.00%     52.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead     52002968     28.57%     80.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite      2483060      1.36%     82.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead     31614725     17.37%     99.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite       543024      0.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total     181997969                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        4.053150                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                           14029185                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.077084                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads               295241170                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites              120615160                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses       74603142                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                128664395                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                60564710                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses        33485552                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                  129136003                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                    66746843                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numSquashedInsts                  1152726                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.TotalUntaints                     3216735                       # Total number of times a register went from tainted to untainted (Count)
system.cpu7.VPUntaints                        2543851                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu7.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu7.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu7.SL1Untaints                        666757                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu7.DelayedSL1Untaints                      3                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu7.STLFwdUntaints                       6124                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu7.STLBwdUntaints                          0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu7.DelayedSTLFwdUntaints                   0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu7.DelayedSTLBwdUntaints                   0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu7.SL1UntaintedHit                   1139486                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu7.SL1TaintedHit                     7710315                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu7.DelayedSL1UntaintedHit                347                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu7.DelayedSL1TaintedHit                57762                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu7.SL1Miss                            166083                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu7.DelayedSL1Miss                       2751                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu7.timesIdled                            128                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                           7616                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                   160553002                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.MemDepUnit__0.insertedLoads      14974777                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores      2494266                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads      3200094                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores      1086861                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::Return       178701      2.08%      2.08% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallDirect       156560      1.82%      3.90% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallIndirect            5      0.00%      3.90% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectCond      7978251     92.90%     96.80% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectUncond       274507      3.20%    100.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectUncond          171      0.00%    100.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::total       8588197                       # Number of BP lookups (Count)
system.cpu7.branchPred.squashes_0::NoBranch            2      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::Return       100335      3.04%      3.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallDirect        78195      2.37%      5.41% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallIndirect            3      0.00%      5.41% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectCond      2998954     90.83%     96.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectUncond       124260      3.76%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectUncond           79      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::total      3301828                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallDirect           80      0.03%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallIndirect            2      0.00%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectCond       243883     99.66%     99.69% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectUncond          746      0.30%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectUncond            6      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::total       244717                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::Return        78366      1.48%      1.48% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallDirect        78365      1.48%      2.96% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallIndirect            2      0.00%      2.96% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectCond      4979297     94.19%     97.16% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectUncond       150247      2.84%    100.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectUncond           92      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::total      5286369                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallDirect           34      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallIndirect            2      0.00%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectCond       243758     99.73%     99.75% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectUncond          613      0.25%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectUncond            5      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::total       244412                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.targetProvider_0::NoTarget      4355153     50.71%     50.71% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::BTB      4054219     47.21%     97.92% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::RAS       178700      2.08%    100.00% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::Indirect          125      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::total      8588197                       # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetWrong_0::NoBranch       122911     50.23%     50.23% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::Return       121806     49.77%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::total       244717                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.condPredicted          7978253                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condPredictedTaken      3623861                       # Number of conditional branches predicted as taken (Count)
system.cpu7.branchPred.condIncorrect           244717                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.predTakenBTBMiss           166                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu7.branchPred.NotTakenMispredicted       124199                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu7.branchPred.TakenMispredicted       120518                       # Number branches predicted taken but are actually not taken (Count)
system.cpu7.branchPred.BTBLookups             8588197                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBUpdates              124191                       # Number of BTB updates (Count)
system.cpu7.branchPred.BTBHits                7539501                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.877891                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.BTBMispredicted            322                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu7.branchPred.indirectLookups            176                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits               125                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses              51                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu7.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::Return       178701      2.08%      2.08% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallDirect       156560      1.82%      3.90% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallIndirect            5      0.00%      3.90% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectCond      7978251     92.90%     96.80% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectUncond       274507      3.20%    100.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectUncond          171      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::total      8588197                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::Return       178701     17.04%     17.04% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallDirect          135      0.01%     17.05% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallIndirect            5      0.00%     17.05% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectCond       869567     82.92%     99.97% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectUncond          115      0.01%     99.98% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectCond            0      0.00%     99.98% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectUncond          171      0.02%    100.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::total      1048696                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallDirect           80      0.06%      0.06% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallIndirect            0      0.00%      0.06% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectCond       123365     99.33%     99.40% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectUncond          746      0.60%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::total       124191                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallDirect           80      0.06%      0.06% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.06% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectCond       123365     99.33%     99.40% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectUncond          746      0.60%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::total       124191                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.branchPred.indirectBranchPred.lookups          176                       # Number of lookups (Count)
system.cpu7.branchPred.indirectBranchPred.hits          125                       # Number of hits of a tag (Count)
system.cpu7.branchPred.indirectBranchPred.misses           51                       # Number of misses (Count)
system.cpu7.branchPred.indirectBranchPred.targetRecords            8                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu7.branchPred.indirectBranchPred.indirectRecords          184                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu7.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu7.branchPred.loop_predictor.used        84954                       # Number of times the loop predictor is the provider. (Count)
system.cpu7.branchPred.loop_predictor.correct        84171                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu7.branchPred.loop_predictor.wrong          783                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.ras.pushes              256900                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu7.branchPred.ras.pops                256899                       # Number of times a PC was poped from the RAS (Count)
system.cpu7.branchPred.ras.squashes            178533                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu7.branchPred.ras.used                 78366                       # Number of times the RAS is the provider (Count)
system.cpu7.branchPred.ras.correct              78366                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu7.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.statistical_corrector.correct      2691575                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu7.branchPred.statistical_corrector.wrong      2287722                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.longestMatchProviderCorrect      3282404                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu7.branchPred.tage.altMatchProviderCorrect        94335                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu7.branchPred.tage.bimodalAltMatchProviderCorrect         2389                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu7.branchPred.tage.bimodalProviderCorrect      1219581                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu7.branchPred.tage.longestMatchProviderWrong       147315                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.altMatchProviderWrong        32450                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.bimodalAltMatchProviderWrong          274                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.bimodalProviderWrong         1640                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu7.branchPred.tage.altMatchProviderWouldHaveHit        24612                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu7.branchPred.tage.longestMatchProviderWouldHaveHit        19642                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu7.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::2       277342                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::6       561179                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::9       177319                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::10       317686                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::11       232467                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::12       216522                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::13       328728                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::14       262775                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::15       236832                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::16       266754                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::17       196121                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::18       194651                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::19        80608                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::20        97080                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::21        65628                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::22        24211                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::24         9587                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::26         3726                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::28         4676                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::32         1507                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::36         1105                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.altMatchProvider::0       442264                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::2       498937                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::6       419132                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::9       248383                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::10       321208                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::11       320257                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::12       273311                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::13       257755                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::14       226771                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::15       176963                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::16       180426                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::17        64653                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::18        82298                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::19        14761                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::20        16912                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::21         3670                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::22         2894                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::24         2555                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::26         2466                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::28          552                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::32          336                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu7.commit.commitSquashedInsts       49850655                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls         217350                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.numCommittedDist::samples     38531266                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     2.113214                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     2.737650                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0       17278673     44.84%     44.84% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1        5491577     14.25%     59.10% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2        3306584      8.58%     67.68% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3        3898249     10.12%     77.79% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4        1160718      3.01%     80.81% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5        1124562      2.92%     83.73% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6         568841      1.48%     85.20% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7        1669897      4.33%     89.54% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8        4032165     10.46%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total     38531266                       # Number of insts commited each cycle (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                     144900                       # Number of memory barriers committed (Count)
system.cpu7.commit.functionCalls                78367                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass        75164      0.09%      0.09% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu     48874766     60.02%     60.12% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult      1321402      1.62%     61.74% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv            0      0.00%     61.74% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd      6455437      7.93%     69.67% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     69.67% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     69.67% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     69.67% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.67% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     69.67% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     69.67% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     69.67% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd            0      0.00%     69.67% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.67% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu            2      0.00%     69.67% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     69.67% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt            0      0.00%     69.67% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc      4318490      5.30%     74.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     74.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     74.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift            0      0.00%     74.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     74.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     74.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd      4757404      5.84%     80.81% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp        49790      0.06%     80.88% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt       774863      0.95%     81.83% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv       113647      0.14%     81.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult      3799726      4.67%     86.63% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.63% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     86.63% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt        49790      0.06%     86.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     86.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     86.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::Matrix            0      0.00%     86.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixMov            0      0.00%     86.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixOP            0      0.00%     86.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead      6228364      7.65%     94.34% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite      1107102      1.36%     95.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead      3016276      3.70%     99.41% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite       482596      0.59%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total     81424819                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples      4032165                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu7.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu7.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu7.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu7.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu7.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu7.commitStats0.numInsts            45133426                       # Number of instructions committed (thread level) (Count)
system.cpu7.commitStats0.numOps              81424819                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP      45133426                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP        81424819                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi                 0.994891                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                 1.005135                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs          10834338                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts          27196422                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts         60337271                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts         9244640                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts        1589698                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass        75164      0.09%      0.09% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu     48874766     60.02%     60.12% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult      1321402      1.62%     61.74% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv            0      0.00%     61.74% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd      6455437      7.93%     69.67% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0      0.00%     69.67% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt            0      0.00%     69.67% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0      0.00%     69.67% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0      0.00%     69.67% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0      0.00%     69.67% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0      0.00%     69.67% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0      0.00%     69.67% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd            0      0.00%     69.67% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0      0.00%     69.67% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu            2      0.00%     69.67% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp            0      0.00%     69.67% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt            0      0.00%     69.67% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc      4318490      5.30%     74.97% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0      0.00%     74.97% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0      0.00%     74.97% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     74.97% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift            0      0.00%     74.97% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     74.97% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0      0.00%     74.97% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0      0.00%     74.97% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd      4757404      5.84%     80.81% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp        49790      0.06%     80.88% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt       774863      0.95%     81.83% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv       113647      0.14%     81.97% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.97% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult      3799726      4.67%     86.63% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     86.63% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     86.63% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt        49790      0.06%     86.69% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     86.69% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     86.69% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     86.69% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     86.69% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     86.69% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0      0.00%     86.69% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0      0.00%     86.69% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     86.69% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     86.69% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     86.69% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     86.69% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     86.69% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     86.69% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0      0.00%     86.69% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0      0.00%     86.69% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0      0.00%     86.69% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0      0.00%     86.69% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead      6228364      7.65%     94.34% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite      1107102      1.36%     95.70% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead      3016276      3.70%     99.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite       482596      0.59%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total     81424819                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedControl::IsControl      5286369                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsDirectControl      5207909                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsIndirectControl        78460                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCondControl      4979297                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsUncondControl       307072                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCall        78367                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsReturn        78366                       # Class of control type instructions committed (Count)
system.cpu7.decode.idleCycles                 8733207                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles             10384788                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                 24541520                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles               954230                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                281483                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved             3990344                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                 1450                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts             134329763                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                 2252                       # Number of squashed instructions handled by decode (Count)
system.cpu7.executeStats0.numInsts          108155597                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches         6478871                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts       11391205                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts       1793648                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate           2.408658                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numCCRegReads      59299853                       # Number of times the CC registers were read (Count)
system.cpu7.executeStats0.numCCRegWrites     51487627                       # Number of times the CC registers were written (Count)
system.cpu7.executeStats0.numFpRegReads      45926938                       # Number of times the floating registers were read (Count)
system.cpu7.executeStats0.numFpRegWrites     32053572                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numIntRegReads     90009976                       # Number of times the integer registers were read (Count)
system.cpu7.executeStats0.numIntRegWrites     58745137                       # Number of times the integer registers were written (Count)
system.cpu7.executeStats0.numMemRefs         13184853                       # Number of memory refs (Count)
system.cpu7.executeStats0.numMiscRegReads     30326623                       # Number of times the Misc registers were read (Count)
system.cpu7.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetch.predictedBranches           4233044                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                     35555380                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                 565866                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                  60                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles          436                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.icacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu7.fetch.cacheLines                  8863151                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                68404                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples          44895228                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             3.032661                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            2.787699                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                18066560     40.24%     40.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                  715420      1.59%     41.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                 3910285      8.71%     50.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                 1127704      2.51%     53.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                  492794      1.10%     54.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                 1233064      2.75%     56.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                19349401     43.10%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total            44895228                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetchStats0.numInsts             75925289                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate            1.690879                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.numBranches           8588197                       # Number of branches fetched (Count)
system.cpu7.fetchStats0.branchRate           0.191262                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.icacheStallCycles      9056405                       # ICache total stall cycles (Cycle)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                   281483                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                   7047299                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                  344446                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts             131276725                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                  38                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                14974777                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                2494266                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts               136279                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                     5066                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                  335206                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents         51247                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect        153182                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect       147617                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts              300799                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit               108116450                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount              108088694                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                 86453673                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                169053803                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       2.407168                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.511397                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu7.lsq0.forwLoads                     767889                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.taintedForwLoads               58043                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                5730137                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                  17                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation              51247                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                904568                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                    32                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples           9244640                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean             9.454061                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev           13.394951                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9               7007624     75.80%     75.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19              535744      5.80%     81.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29              621708      6.73%     88.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39              679337      7.35%     95.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49              365241      3.95%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59               18075      0.20%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69                4852      0.05%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79                4747      0.05%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89                1953      0.02%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99                 826      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109              1608      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119               617      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129               446      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139               151      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149                63      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159                47      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169                20      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179                16      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189                24      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199                18      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209               345      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219               108      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229                17      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239                 8      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249                11      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259               386      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269                29      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279                 9      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289                14      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299                37      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows             559      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            2191                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total             9244640                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses               11509176                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                1808198                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                     2653                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                     1953                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                8863218                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                       95                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions             26                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples           13                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean 386437872.615385                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::stdev 940259344.444987                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value        30576                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value   2605163014                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total           13                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON  96546066436                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED   5023692344                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                281483                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                 9100906                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles                7578299                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                 25092198                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles              2842342                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts             133288616                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents                  616                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents                350895                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.SQFullEvents               1863329                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.fullRegistersEvents         500763                       # Number of times there has been no free registers (Count)
system.cpu7.rename.renamedOperands          219373156                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                  421491872                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups               116844516                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                 68573634                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps            133819735                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                85553421                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                  2065878                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                       165773054                       # The number of ROB reads (Count)
system.cpu7.rob.writes                      268914975                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                45133426                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                  81424819                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.numCycles                        45559182                       # Number of cpu cycles simulated (Cycle)
system.cpu8.cpi                              0.988960                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu8.ipc                              1.011163                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.instsAdded                       91941659                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu8.nonSpecInstsAdded                  313809                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu8.instsIssued                     109906040                       # Number of instructions issued (Count)
system.cpu8.squashedInstsIssued                 20634                       # Number of squashed instructions issued (Count)
system.cpu8.squashedInstsExamined            10016058                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu8.squashedOperandsExamined         14350224                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu8.squashedNonSpecRemoved              67731                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu8.numIssuedDist::samples           45549775                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::mean              2.412878                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::stdev             1.603306                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::0                  6714762     14.74%     14.74% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::1                  7099526     15.59%     30.33% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::2                  9909405     21.76%     52.08% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::3                 10437657     22.91%     75.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::4                  6866886     15.08%     90.07% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::5                  3364366      7.39%     97.46% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::6                   822789      1.81%     99.27% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::7                   226447      0.50%     99.76% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::8                   107937      0.24%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::total             45549775                       # Number of insts issued each cycle (Count)
system.cpu8.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntAlu                   2699      0.30%      0.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntMult                     0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntDiv                      0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatAdd                    0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCmp                    0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCvt                    0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMult                   0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMultAcc                0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatDiv                    0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMisc                   0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatSqrt                   0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAdd                     0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAddAcc                  0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAlu                     0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCmp                     0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCvt                     0      0.00%      0.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMisc                50587      5.67%      5.97% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMult                    0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMultAcc                 0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMatMultAcc              0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShift                   0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShiftAcc                0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdDiv                     0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSqrt                    0      0.00%      5.97% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAdd              147      0.02%      5.99% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAlu                0      0.00%      5.99% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCmp                0      0.00%      5.99% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCvt                1      0.00%      5.99% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatDiv             1140      0.13%      6.11% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMisc               0      0.00%      6.11% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMult             357      0.04%      6.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMultAcc            0      0.00%      6.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMatMultAcc            0      0.00%      6.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatSqrt               0      0.00%      6.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAdd               0      0.00%      6.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAlu               0      0.00%      6.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceCmp               0      0.00%      6.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceAdd            0      0.00%      6.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceCmp            0      0.00%      6.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAes                     0      0.00%      6.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAesMix                  0      0.00%      6.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash                0      0.00%      6.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash2               0      0.00%      6.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash              0      0.00%      6.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash2             0      0.00%      6.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma2               0      0.00%      6.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma3               0      0.00%      6.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdPredAlu                 0      0.00%      6.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::Matrix                      0      0.00%      6.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixMov                   0      0.00%      6.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixOP                    0      0.00%      6.15% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemRead                386013     43.24%     49.40% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemWrite               167790     18.80%     68.19% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemRead           283854     31.80%     99.99% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemWrite              90      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statIssuedInstType_0::No_OpClass       130116      0.12%      0.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntAlu     54122486     49.24%     49.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntMult      1498314      1.36%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntDiv            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatAdd      7300930      6.64%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCmp            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCvt            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMult            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMultAcc            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatDiv            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMisc            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatSqrt            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAdd            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAddAcc            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAlu            4      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCmp            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCvt            0      0.00%     57.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMisc      4565233      4.15%     61.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMult            0      0.00%     61.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMultAcc            0      0.00%     61.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     61.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShift            0      0.00%     61.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShiftAcc            0      0.00%     61.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdDiv            0      0.00%     61.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSqrt            0      0.00%     61.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAdd      5103168      4.64%     66.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCmp        67610      0.06%     66.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCvt       816932      0.74%     66.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatDiv       117493      0.11%     67.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMult      4031687      3.67%     70.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     70.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     70.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatSqrt        67610      0.06%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAdd            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAlu            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceCmp            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAes            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAesMix            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma2            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma3            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdPredAlu            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::Matrix            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixMov            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixOP            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemRead     19329747     17.59%     88.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemWrite      1636511      1.49%     89.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemRead     10573846      9.62%     99.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemWrite       544353      0.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::total     109906040                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.issueRate                        2.412380                       # Inst issue rate ((Count/Cycle))
system.cpu8.fuBusy                             892678                       # FU busy when requested (Count)
system.cpu8.fuBusyRate                       0.008122                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu8.intInstQueueReads               192299220                       # Number of integer instruction queue reads (Count)
system.cpu8.intInstQueueWrites               70221100                       # Number of integer instruction queue writes (Count)
system.cpu8.intInstQueueWakeupAccesses       59235987                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu8.fpInstQueueReads                 73975947                       # Number of floating instruction queue reads (Count)
system.cpu8.fpInstQueueWrites                32106416                       # Number of floating instruction queue writes (Count)
system.cpu8.fpInstQueueWakeupAccesses        29469611                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu8.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu8.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu8.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu8.intAluAccesses                   73515497                       # Number of integer alu accesses (Count)
system.cpu8.fpAluAccesses                    37153105                       # Number of floating point alu accesses (Count)
system.cpu8.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu8.numSquashedInsts                   648259                       # Number of squashed instructions skipped in execute (Count)
system.cpu8.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu8.TotalUntaints                     2936744                       # Total number of times a register went from tainted to untainted (Count)
system.cpu8.VPUntaints                        2738105                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu8.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu8.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu8.SL1Untaints                        193806                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu8.DelayedSL1Untaints                      0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu8.STLFwdUntaints                       4824                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu8.STLBwdUntaints                          5                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu8.DelayedSTLFwdUntaints                   4                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu8.DelayedSTLBwdUntaints                   0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu8.SL1UntaintedHit                    204997                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu8.SL1TaintedHit                     8336125                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu8.DelayedSL1UntaintedHit                  0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu8.DelayedSL1TaintedHit                59180                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu8.SL1Miss                            205366                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu8.DelayedSL1Miss                      11323                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu8.timesIdled                            168                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu8.idleCycles                           9407                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu8.quiesceCycles                   105450885                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu8.MemDepUnit__0.insertedLoads      10325372                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.insertedStores      1808698                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.conflictingLoads      1300998                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__0.conflictingStores       476702                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::Return       171799      2.68%      2.68% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::CallDirect       137935      2.15%      4.82% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::CallIndirect            6      0.00%      4.83% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::DirectCond      5876903     91.55%     96.37% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::DirectUncond       232715      3.63%    100.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::IndirectUncond           60      0.00%    100.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::total       6419420                       # Number of BP lookups (Count)
system.cpu8.branchPred.squashes_0::NoBranch            2      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::Return        83842      6.49%      6.49% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::CallDirect        49979      3.87%     10.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::CallIndirect            4      0.00%     10.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::DirectCond      1086462     84.09%     94.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::DirectUncond        71665      5.55%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::IndirectUncond           29      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::total      1291983                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::CallDirect           67      0.03%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::CallIndirect            2      0.00%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::DirectCond       234367     99.67%     99.70% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::DirectUncond          709      0.30%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::IndirectUncond            5      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::total       235150                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::Return        87957      1.72%      1.72% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::CallDirect        87956      1.72%      3.43% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::CallIndirect            2      0.00%      3.43% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::DirectCond      4790441     93.43%     96.86% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::DirectUncond       161050      3.14%    100.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::IndirectUncond           31      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::total      5127437                       # Number of branches finally committed  (Count)
system.cpu8.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::CallDirect           29      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::CallIndirect            2      0.00%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::DirectCond       234300     99.71%     99.73% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::DirectUncond          636      0.27%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::IndirectUncond            5      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::total       234972                       # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.targetProvider_0::NoTarget      3255557     50.71%     50.71% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::BTB      2992031     46.61%     97.32% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::RAS       171798      2.68%    100.00% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::Indirect           34      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::total      6419420                       # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetWrong_0::NoBranch       114115     48.53%     48.53% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::Return       121035     51.47%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::total       235150                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.condPredicted          5876905                       # Number of conditional branches predicted (Count)
system.cpu8.branchPred.condPredictedTaken      2621945                       # Number of conditional branches predicted as taken (Count)
system.cpu8.branchPred.condIncorrect           235150                       # Number of conditional branches incorrect (Count)
system.cpu8.branchPred.predTakenBTBMiss           150                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu8.branchPred.NotTakenMispredicted       115363                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu8.branchPred.TakenMispredicted       119787                       # Number branches predicted taken but are actually not taken (Count)
system.cpu8.branchPred.BTBLookups             6419420                       # Number of BTB lookups (Count)
system.cpu8.branchPred.BTBUpdates              115356                       # Number of BTB updates (Count)
system.cpu8.branchPred.BTBHits                5455105                       # Number of BTB hits (Count)
system.cpu8.branchPred.BTBHitRatio           0.849782                       # BTB Hit Ratio (Ratio)
system.cpu8.branchPred.BTBMispredicted            287                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu8.branchPred.indirectLookups             66                       # Number of indirect predictor lookups. (Count)
system.cpu8.branchPred.indirectHits                34                       # Number of indirect target hits. (Count)
system.cpu8.branchPred.indirectMisses              32                       # Number of indirect misses. (Count)
system.cpu8.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu8.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::Return       171799      2.68%      2.68% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::CallDirect       137935      2.15%      4.82% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::CallIndirect            6      0.00%      4.83% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::DirectCond      5876903     91.55%     96.37% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::DirectUncond       232715      3.63%    100.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::IndirectUncond           60      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::total      6419420                       # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::Return       171799     17.82%     17.82% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::CallDirect          153      0.02%     17.83% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::CallIndirect            6      0.00%     17.83% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::DirectCond       792162     82.15%     99.98% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::DirectUncond          133      0.01%     99.99% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::IndirectCond            0      0.00%     99.99% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::IndirectUncond           60      0.01%    100.00% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::total       964315                       # Number of BTB misses (Count)
system.cpu8.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::CallDirect           67      0.06%      0.06% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::CallIndirect            0      0.00%      0.06% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::DirectCond       114580     99.33%     99.39% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::DirectUncond          709      0.61%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::total       115356                       # Number of BTB updates (Count)
system.cpu8.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::CallDirect           67      0.06%      0.06% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.06% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::DirectCond       114580     99.33%     99.39% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::DirectUncond          709      0.61%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::total       115356                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.branchPred.indirectBranchPred.lookups           66                       # Number of lookups (Count)
system.cpu8.branchPred.indirectBranchPred.hits           34                       # Number of hits of a tag (Count)
system.cpu8.branchPred.indirectBranchPred.misses           32                       # Number of misses (Count)
system.cpu8.branchPred.indirectBranchPred.targetRecords            7                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu8.branchPred.indirectBranchPred.indirectRecords           73                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu8.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu8.branchPred.loop_predictor.used        93429                       # Number of times the loop predictor is the provider. (Count)
system.cpu8.branchPred.loop_predictor.correct        92802                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu8.branchPred.loop_predictor.wrong          627                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.ras.pushes              221783                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu8.branchPred.ras.pops                221782                       # Number of times a PC was poped from the RAS (Count)
system.cpu8.branchPred.ras.squashes            133825                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu8.branchPred.ras.used                 87957                       # Number of times the RAS is the provider (Count)
system.cpu8.branchPred.ras.correct              87957                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu8.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.statistical_corrector.correct      2628432                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu8.branchPred.statistical_corrector.wrong      2162009                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.longestMatchProviderCorrect      3169097                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu8.branchPred.tage.altMatchProviderCorrect        88663                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu8.branchPred.tage.bimodalAltMatchProviderCorrect         2307                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu8.branchPred.tage.bimodalProviderCorrect      1148147                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu8.branchPred.tage.longestMatchProviderWrong       143316                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.altMatchProviderWrong        30813                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.bimodalAltMatchProviderWrong          239                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.bimodalProviderWrong         1380                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu8.branchPred.tage.altMatchProviderWouldHaveHit        26834                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu8.branchPred.tage.longestMatchProviderWouldHaveHit        18230                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu8.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::2       288731                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::6       506343                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::9       135539                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::10       247791                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::11       263475                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::12       210220                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::13       266442                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::14       268957                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::15       256783                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::16       269542                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::17       182764                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::18       218826                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::19        90870                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::20       138764                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::21        26610                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::22        38293                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::24        12289                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::26         3587                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::28         3890                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::32         1201                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::36          972                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.altMatchProvider::0       366027                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::2       482687                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::6       357152                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::9       215954                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::10       293966                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::11       303494                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::12       269898                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::13       224143                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::14       278246                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::15       172529                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::16       214542                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::17        89388                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::18       106684                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::19        18519                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::20        26946                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::21         3124                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::22         3775                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::24         2461                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::26         1829                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::28          351                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::32          174                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu8.clk_domain.clock                      400                       # Clock period in ticks (Tick)
system.cpu8.commit.commitSquashedInsts       10015550                       # The number of squashed insts skipped by commit (Count)
system.cpu8.commit.commitNonSpecStalls         246078                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu8.commit.numCommittedDist::samples     44174055                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::mean     1.861713                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::stdev     2.380307                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::0       18126652     41.03%     41.03% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::1        8528131     19.31%     60.34% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::2        4993496     11.30%     71.64% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::3        4678852     10.59%     82.24% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::4        1382329      3.13%     85.37% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::5        1486731      3.37%     88.73% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::6         690998      1.56%     90.30% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::7        1716156      3.88%     94.18% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::8        2570710      5.82%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::total     44174055                       # Number of insts commited each cycle (Count)
system.cpu8.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu8.commit.membars                     164052                       # Number of memory barriers committed (Count)
system.cpu8.commit.functionCalls                87958                       # Number of function calls committed. (Count)
system.cpu8.commit.committedInstType_0::No_OpClass        84705      0.10%      0.10% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntAlu     48938293     59.51%     59.61% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntMult      1384926      1.68%     61.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntDiv            0      0.00%     61.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatAdd      6762382      8.22%     69.52% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCmp            0      0.00%     69.52% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCvt            0      0.00%     69.52% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMult            0      0.00%     69.52% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.52% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatDiv            0      0.00%     69.52% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMisc            0      0.00%     69.52% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatSqrt            0      0.00%     69.52% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAdd            0      0.00%     69.52% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.52% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAlu            2      0.00%     69.52% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCmp            0      0.00%     69.52% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCvt            0      0.00%     69.52% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMisc      4527664      5.51%     75.02% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMult            0      0.00%     75.02% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.02% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.02% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShift            0      0.00%     75.02% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.02% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdDiv            0      0.00%     75.02% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSqrt            0      0.00%     75.02% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAdd      4986927      6.06%     81.09% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.09% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCmp        51250      0.06%     81.15% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCvt       815588      0.99%     82.14% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatDiv       116624      0.14%     82.28% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMisc            0      0.00%     82.28% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMult      3974158      4.83%     87.11% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.11% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     87.11% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatSqrt        51250      0.06%     87.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAes            0      0.00%     87.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAesMix            0      0.00%     87.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::Matrix            0      0.00%     87.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixMov            0      0.00%     87.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixOP            0      0.00%     87.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemRead      5932659      7.21%     94.39% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemWrite       970551      1.18%     95.57% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemRead      3146706      3.83%     99.40% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemWrite       495725      0.60%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::total     82239410                       # Class of committed instruction (Count)
system.cpu8.commit.commitEligibleSamples      2570710                       # number cycles where commit BW limit reached (Cycle)
system.cpu8.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu8.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu8.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu8.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu8.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu8.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu8.commitStats0.numInsts            46067757                       # Number of instructions committed (thread level) (Count)
system.cpu8.commitStats0.numOps              82239410                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu8.commitStats0.numInstsNotNOP      46067757                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu8.commitStats0.numOpsNotNOP        82239410                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.commitStats0.cpi                 0.988960                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu8.commitStats0.ipc                 1.011163                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu8.commitStats0.numMemRefs          10545641                       # Number of memory references committed (Count)
system.cpu8.commitStats0.numFpInsts          28468906                       # Number of float instructions (Count)
system.cpu8.commitStats0.numIntInsts         60130418                       # Number of integer instructions (Count)
system.cpu8.commitStats0.numLoadInsts         9079365                       # Number of load instructions (Count)
system.cpu8.commitStats0.numStoreInsts        1466276                       # Number of store instructions (Count)
system.cpu8.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu8.commitStats0.committedInstType::No_OpClass        84705      0.10%      0.10% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntAlu     48938293     59.51%     59.61% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntMult      1384926      1.68%     61.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntDiv            0      0.00%     61.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatAdd      6762382      8.22%     69.52% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCmp            0      0.00%     69.52% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCvt            0      0.00%     69.52% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMult            0      0.00%     69.52% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMultAcc            0      0.00%     69.52% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatDiv            0      0.00%     69.52% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMisc            0      0.00%     69.52% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatSqrt            0      0.00%     69.52% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAdd            0      0.00%     69.52% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAddAcc            0      0.00%     69.52% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAlu            2      0.00%     69.52% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCmp            0      0.00%     69.52% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCvt            0      0.00%     69.52% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMisc      4527664      5.51%     75.02% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMult            0      0.00%     75.02% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.02% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.02% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShift            0      0.00%     75.02% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.02% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdDiv            0      0.00%     75.02% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.02% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAdd      4986927      6.06%     81.09% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     81.09% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCmp        51250      0.06%     81.15% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCvt       815588      0.99%     82.14% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatDiv       116624      0.14%     82.28% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     82.28% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMult      3974158      4.83%     87.11% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     87.11% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     87.11% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatSqrt        51250      0.06%     87.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     87.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     87.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     87.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     87.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     87.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAes            0      0.00%     87.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAesMix            0      0.00%     87.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     87.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     87.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     87.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     87.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     87.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     87.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdPredAlu            0      0.00%     87.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::Matrix            0      0.00%     87.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixMov            0      0.00%     87.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixOP            0      0.00%     87.18% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemRead      5932659      7.21%     94.39% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemWrite       970551      1.18%     95.57% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemRead      3146706      3.83%     99.40% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemWrite       495725      0.60%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::total     82239410                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedControl::IsControl      5127437                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsDirectControl      5039447                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsIndirectControl        87990                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCondControl      4790441                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsUncondControl       336996                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCall        87958                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsReturn        87957                       # Class of control type instructions committed (Count)
system.cpu8.decode.idleCycles                 5778964                       # Number of cycles decode is idle (Cycle)
system.cpu8.decode.blockedCycles             23667341                       # Number of cycles decode is blocked (Cycle)
system.cpu8.decode.runCycles                   298528                       # Number of cycles decode is running (Cycle)
system.cpu8.decode.unblockCycles             15529419                       # Number of cycles decode is unblocking (Cycle)
system.cpu8.decode.squashCycles                275523                       # Number of cycles decode is squashing (Cycle)
system.cpu8.decode.branchResolved             2746055                       # Number of times decode resolved a branch (Count)
system.cpu8.decode.branchMispred                 1388                       # Number of times decode detected a branch misprediction (Count)
system.cpu8.decode.decodedInsts              94367741                       # Number of instructions handled by decode (Count)
system.cpu8.decode.squashedInsts                  199                       # Number of squashed instructions handled by decode (Count)
system.cpu8.executeStats0.numInsts           88802128                       # Number of executed instructions (Count)
system.cpu8.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu8.executeStats0.numBranches         5495600                       # Number of branches executed (Count)
system.cpu8.executeStats0.numLoadInsts        9765550                       # Number of load instructions executed (Count)
system.cpu8.executeStats0.numStoreInsts       1624290                       # Number of stores executed (Count)
system.cpu8.executeStats0.instRate           1.949160                       # Inst execution rate ((Count/Cycle))
system.cpu8.executeStats0.numCCRegReads      52230264                       # Number of times the CC registers were read (Count)
system.cpu8.executeStats0.numCCRegWrites     43227355                       # Number of times the CC registers were written (Count)
system.cpu8.executeStats0.numFpRegReads      44892433                       # Number of times the floating registers were read (Count)
system.cpu8.executeStats0.numFpRegWrites     27994585                       # Number of times the floating registers were written (Count)
system.cpu8.executeStats0.numIntRegReads     77055679                       # Number of times the integer registers were read (Count)
system.cpu8.executeStats0.numIntRegWrites     45856557                       # Number of times the integer registers were written (Count)
system.cpu8.executeStats0.numMemRefs         11389840                       # Number of memory refs (Count)
system.cpu8.executeStats0.numMiscRegReads     24453905                       # Number of times the Misc registers were read (Count)
system.cpu8.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu8.fetch.predictedBranches           3163863                       # Number of branches that fetch has predicted taken (Count)
system.cpu8.fetch.cycles                     38106294                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu8.fetch.squashCycles                 553822                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu8.fetch.tlbCycles                         1                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu8.fetch.miscStallCycles                 160                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu8.fetch.pendingTrapStallCycles         1053                       # Number of stall cycles due to pending traps (Cycle)
system.cpu8.fetch.cacheLines                  6990871                       # Number of cache lines fetched (Count)
system.cpu8.fetch.icacheSquashes                53674                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu8.fetch.nisnDist::samples          45549775                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::mean             2.266059                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::stdev            2.644950                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::0                23574737     51.76%     51.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::1                 1449169      3.18%     54.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::2                 2676604      5.88%     60.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::3                 1945974      4.27%     65.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::4                 1811857      3.98%     69.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::5                 1217838      2.67%     71.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::6                12873596     28.26%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::total            45549775                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetchStats0.numInsts             57739627                       # Number of instructions fetched (thread level) (Count)
system.cpu8.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu8.fetchStats0.fetchRate            1.267354                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.fetchStats0.numBranches           6419420                       # Number of branches fetched (Count)
system.cpu8.fetchStats0.branchRate           0.140903                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetchStats0.icacheStallCycles      7165356                       # ICache total stall cycles (Cycle)
system.cpu8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu8.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu8.iew.squashCycles                   275523                       # Number of cycles IEW is squashing (Cycle)
system.cpu8.iew.blockCycles                   1157570                       # Number of cycles IEW is blocking (Cycle)
system.cpu8.iew.unblockCycles                  459322                       # Number of cycles IEW is unblocking (Cycle)
system.cpu8.iew.dispatchedInsts              92255468                       # Number of instructions dispatched to IQ (Count)
system.cpu8.iew.dispSquashedInsts                1643                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu8.iew.dispLoadInsts                10325372                       # Number of dispatched load instructions (Count)
system.cpu8.iew.dispStoreInsts                1808698                       # Number of dispatched store instructions (Count)
system.cpu8.iew.dispNonSpecInsts               105128                       # Number of dispatched non-speculative instructions (Count)
system.cpu8.iew.iqFullEvents                      167                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu8.iew.lsqFullEvents                  458665                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu8.iew.memOrderViolationEvents         55994                       # Number of memory order violations (Count)
system.cpu8.iew.predictedTakenIncorrect        122557                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu8.iew.predictedNotTakenIncorrect       121331                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu8.iew.branchMispredicts              243888                       # Number of branch mispredicts detected at execute (Count)
system.cpu8.iew.instsToCommit                88722721                       # Cumulative count of insts sent to commit (Count)
system.cpu8.iew.writebackCount               88705598                       # Cumulative count of insts written-back (Count)
system.cpu8.iew.producerInst                 65002694                       # Number of instructions producing a value (Count)
system.cpu8.iew.consumerInst                121253931                       # Number of instructions consuming a value (Count)
system.cpu8.iew.wbRate                       1.947041                       # Insts written-back per cycle ((Count/Cycle))
system.cpu8.iew.wbFanout                     0.536087                       # Average fanout of values written-back ((Count/Count))
system.cpu8.interrupts.clk_domain.clock          6400                       # Clock period in ticks (Tick)
system.cpu8.lsq0.forwLoads                     248401                       # Number of loads that had data forwarded from stores (Count)
system.cpu8.lsq0.taintedForwLoads               10091                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu8.lsq0.squashedLoads                1246007                       # Number of loads squashed (Count)
system.cpu8.lsq0.ignoredResponses                  52                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu8.lsq0.memOrderViolation              55994                       # Number of memory ordering violations (Count)
system.cpu8.lsq0.squashedStores                342422                       # Number of stores squashed (Count)
system.cpu8.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu8.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu8.lsq0.loadToUse::samples           9079365                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::mean             5.229105                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::stdev            5.509203                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::0-9               7910668     87.13%     87.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::10-19             1055748     11.63%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::20-29               39735      0.44%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::30-39               36488      0.40%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::40-49               22930      0.25%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::50-59                7416      0.08%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::60-69                2492      0.03%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::70-79                1513      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::80-89                 776      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::90-99                 415      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::100-109               293      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::110-119                67      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::120-129                44      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::130-139                21      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::140-149                11      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::150-159               123      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::160-169                10      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::170-179                10      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::180-189                79      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::190-199               171      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::200-209                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::210-219                10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::220-229               128      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::230-239                21      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::240-249                13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::250-259                10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::260-269                 9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::270-279                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::280-289                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::290-299                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::overflows             142      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::max_value             962                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::total             9079365                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.mmu.dtb.rdAccesses                9873795                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                1639333                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                     2985                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                     1969                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                6991036                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                      191                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.rename.squashCycles                275523                       # Number of cycles rename is squashing (Cycle)
system.cpu8.rename.idleCycles                11055048                       # Number of cycles rename is idle (Cycle)
system.cpu8.rename.blockCycles                1835491                       # Number of cycles rename is blocking (Cycle)
system.cpu8.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu8.rename.runCycles                 10494554                       # Number of cycles rename is running (Cycle)
system.cpu8.rename.unblockCycles             21889159                       # Number of cycles rename is unblocking (Cycle)
system.cpu8.rename.renamedInsts              93438785                       # Number of instructions processed by rename (Count)
system.cpu8.rename.ROBFullEvents                12207                       # Number of times rename has blocked due to ROB full (Count)
system.cpu8.rename.IQFullEvents                   724                       # Number of times rename has blocked due to IQ full (Count)
system.cpu8.rename.SQFullEvents               1205059                       # Number of times rename has blocked due to SQ full (Count)
system.cpu8.rename.fullRegistersEvents          94735                       # Number of times there has been no free registers (Count)
system.cpu8.rename.renamedOperands          154643520                       # Number of destination operands rename has renamed (Count)
system.cpu8.rename.lookups                  296048957                       # Number of register rename lookups that rename has made (Count)
system.cpu8.rename.intLookups                82675060                       # Number of integer rename lookups (Count)
system.cpu8.rename.fpLookups                 46732108                       # Number of floating rename lookups (Count)
system.cpu8.rename.committedMaps            134514888                       # Number of HB maps that are committed (Count)
system.cpu8.rename.undoneMaps                20128632                       # Number of HB maps that are undone due to squashing (Count)
system.cpu8.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu8.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu8.rename.skidInsts                 41543586                       # count of insts added to the skid buffer (Count)
system.cpu8.rob.reads                       133857213                       # The number of ROB reads (Count)
system.cpu8.rob.writes                      185885654                       # The number of ROB writes (Count)
system.cpu8.thread_0.numInsts                46067757                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                  82239410                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu9.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu9.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu9.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdStridedLoad             0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdIndexedLoad             0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdExt                     0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatExt                0                       # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdConfig                  0                       # attempts to use FU when none available (Count)
system.cpu9.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu9.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu9.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu9.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu9.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu9.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu9.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu9.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu9.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu9.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu9.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu9.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu9.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu9.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu9.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu9.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu9.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu9.TotalUntaints                           0                       # Total number of times a register went from tainted to untainted (Count)
system.cpu9.VPUntaints                              0                       # Secret-dependent operand reg untainted b/c a transmit reached the VP (Count)
system.cpu9.FwdUntaints                             0                       # Reg untainted b/c of fwd untaint propagation (Count)
system.cpu9.BwdUntaints                             0                       # Reg untainted b/c of bwd untaint propagation (Count)
system.cpu9.SL1Untaints                             0                       # Load dest reg untainted b/c of the shadow L1 (Count)
system.cpu9.DelayedSL1Untaints                      0                       # Load dest reg untainted b/c of the shadow L1 (but had to wait until STLPublic) (Count)
system.cpu9.STLFwdUntaints                          0                       # Load dest reg untainted b/c of STL fwding (Count)
system.cpu9.STLBwdUntaints                          0                       # Store src reg untainted b/c of STL fwding (Count)
system.cpu9.DelayedSTLFwdUntaints                   0                       # Load dest reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu9.DelayedSTLBwdUntaints                   0                       # Store src reg untainted b/c of STL fwding (but had to wait until STLPublic) (Count)
system.cpu9.SL1UntaintedHit                         0                       # A hit in the shadow L1 that returns untainted data (Count)
system.cpu9.SL1TaintedHit                           0                       # A hit in the shadow L1 that returns tainted data (Count)
system.cpu9.DelayedSL1UntaintedHit                  0                       # A hit in the shadow L1 that returns untainted data (but had to wait until STLPublic) (Count)
system.cpu9.DelayedSL1TaintedHit                    0                       # A hit in the shadow L1 that returns tainted data (but had to wait until STLPublic) (Count)
system.cpu9.SL1Miss                                 0                       # A miss in the shadow L1 (which always returns tainted data) (Count)
system.cpu9.DelayedSL1Miss                          0                       # A miss in the shadow L1 (which always returns tainted data, had to wait until STLPublic) (Count)
system.cpu9.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu9.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu9.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu9.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu9.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu9.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu9.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu9.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu9.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu9.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu9.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu9.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu9.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu9.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu9.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu9.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu9.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu9.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu9.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu9.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu9.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu9.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu9.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu9.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu9.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu9.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu9.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu9.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu9.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu9.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu9.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu9.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu9.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu9.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu9.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu9.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu9.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::32            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::36            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::32            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu9.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu9.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu9.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu9.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu9.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu9.commit.committedAnnotatedRegisterCount            0                       # number of annotated registers that were committed (Count)
system.cpu9.commit.committedAnnotatedUnprotectedRegisterCount            0                       # number of annotated and unprotected registers that were committed (Count)
system.cpu9.commit.committedAnnotatedUnprotectedRegisterRate          nan                       # fraction of committed, annotated registers that were unprotected ((Count/Count))
system.cpu9.commit.committedAnnotatedLoadCount            0                       # number of annotated loads that were committed (Count)
system.cpu9.commit.committedAnnotatedUnprotectedLoadCount            0                       # number of annotated loads with unprotected destinations that were committed (Count)
system.cpu9.commit.committedAnnotatedUnprotectedLoadRate          nan                       # fraction of committed, annotated loads that were unprotected ((Count/Count))
system.cpu9.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu9.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu9.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu9.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu9.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu9.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu9.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu9.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu9.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu9.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu9.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu9.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu9.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu9.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu9.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu9.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu9.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu9.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu9.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu9.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu9.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu9.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu9.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu9.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu9.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu9.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu9.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu9.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu9.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu9.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu9.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu9.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu9.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu9.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu9.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu9.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu9.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu9.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu9.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu9.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu9.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu9.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu9.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu9.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu9.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu9.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu9.interrupts.clk_domain.clock          6400                       # Clock period in ticks (Tick)
system.cpu9.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu9.lsq0.taintedForwLoads                   0                       # Number of tainted loads that had data forwarded from stores (Count)
system.cpu9.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu9.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu9.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu9.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu9.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu9.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu9.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::ON 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu9.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu9.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu9.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu9.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu9.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu9.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_ruby.dir_cntrl0::samples   3044321.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.020668843500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        82544                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        82544                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             4223442                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1243168                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1723194                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    1321129                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1723194                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1321129                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.96                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      23.91                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1723194                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1321129                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  645877                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  636872                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  295939                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   85716                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   46519                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    6455                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    3663                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    1759                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     257                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                      77                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     29                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                     13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     85                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    146                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   9902                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  18789                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  33735                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  58439                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  82948                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  88318                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  90325                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  93896                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  95650                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  97935                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 104855                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 106473                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 108395                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 110416                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 107499                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  99128                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   7669                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                   2752                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                    834                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                    442                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                    274                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                    225                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                    184                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                    184                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                    153                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                    145                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                    129                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                    129                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                    152                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                    138                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    125                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                     92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                     93                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                     93                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                     72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     60                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                     52                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        82544                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      20.875945                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     16.213131                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   1184.021144                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-16383        82543    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::327680-344063            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         82544                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        82544                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.004858                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.004539                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.106547                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            82339     99.75%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               55      0.07%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              125      0.15%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               10      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                9      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                6      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         82544                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               110284416                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             84552256                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1085799723.50703263                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              832455024.16856277                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  101569633000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      33363.62                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::ruby.dir_cntrl0    110284288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::ruby.dir_cntrl0     84550720                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::ruby.dir_cntrl0 1085798463.289409399033                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::ruby.dir_cntrl0 832439901.557084321976                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::ruby.dir_cntrl0      1723194                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::ruby.dir_cntrl0      1321129                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::ruby.dir_cntrl0 103736822750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::ruby.dir_cntrl0 2318092653500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::ruby.dir_cntrl0     60200.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::ruby.dir_cntrl0   1754630.06                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::ruby.dir_cntrl0    110284416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      110284416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::ruby.dir_cntrl0     84552256                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     84552256                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::ruby.dir_cntrl0      1723194                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1723194                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::ruby.dir_cntrl0      1321129                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        1321129                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::ruby.dir_cntrl0   1085799724                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1085799724                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::ruby.dir_cntrl0    832455024                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        832455024                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::ruby.dir_cntrl0   1918254748                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1918254748                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1723192                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1321105                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       107803                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       107600                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       107544                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       107578                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       107458                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       107567                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       107759                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       107790                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       107725                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       107768                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       107590                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       107749                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       107825                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       107760                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       107821                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       107855                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        82580                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        82532                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        82597                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        82368                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        82468                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        82480                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        82456                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        82582                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        82651                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        82592                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        82505                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        82644                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        82712                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        82698                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        82625                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        82615                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             71426972750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            8615960000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       103736822750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                41450.39                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           60200.39                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1534699                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             988191                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            89.06                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           74.80                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       521395                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   373.677906                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   217.194669                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   364.148579                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       170240     32.65%     32.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       116805     22.40%     55.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        45273      8.68%     63.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        25873      4.96%     68.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        29617      5.68%     74.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        16022      3.07%     77.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        14124      2.71%     80.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        20351      3.90%     84.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        83090     15.94%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       521395                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         110284288                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten       84550720                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1085.798463                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              832.439902                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   14.99                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                8.48                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               6.50                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               82.87                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      1861712160                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       989500710                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     6148246860                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    3445528860                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 8017364160.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  26103315300                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  17021048640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   63586716690                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   626.039851                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  43599778250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3391440000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  54578540530                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      1861133820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       989193315                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     6155344020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    3450639240                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 8017364160.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  26230429860                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  16914004800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   63618109215                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   626.348925                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  43325910750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3391440000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  54852408030                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size           256                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket           2559                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples          15703574                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean             1.624420                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev            5.565700                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |    15702582     99.99%     99.99% |         808      0.01%    100.00% |         139      0.00%    100.00% |          31      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total            15703574                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples    256100781                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      1.285772                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     1.193631                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     0.633864                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |   198929733     77.68%     77.68% |    53937768     21.06%     98.74% |     2864833      1.12%     99.86% |      214021      0.08%     99.94% |       75053      0.03%     99.97% |       77343      0.03%    100.00% |        1238      0.00%    100.00% |         256      0.00%    100.00% |         536      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total    256100781                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size          512                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket         5119                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples      257751968                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean          1.726217                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.026848                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev        18.929477                       (Unspecified)
system.ruby.m_latencyHistSeqr            |   257657671     99.96%     99.96% |       75992      0.03%     99.99% |       14430      0.01%    100.00% |        3119      0.00%    100.00% |         607      0.00%    100.00% |         134      0.00%    100.00% |          15      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total        257751968                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples    256278407                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean       1.009277                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean      1.004558                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::stdev      1.056612                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |   256277873    100.00%    100.00% |         196      0.00%    100.00% |         238      0.00%    100.00% |          73      0.00%    100.00% |          16      0.00%    100.00% |           2      0.00%    100.00% |           5      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total     256278407                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size          512                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket         5119                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples      1473561                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean    126.414664                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean    46.682350                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev   216.440942                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |     1379602     93.62%     93.62% |       75681      5.14%     98.76% |       14412      0.98%     99.74% |        3110      0.21%     99.95% |         607      0.04%     99.99% |         134      0.01%    100.00% |          15      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total      1473561                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size          256                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket         2559                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples       5774130                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean         3.291219                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev        8.338542                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |     5773138     99.98%     99.98% |         808      0.01%    100.00% |         139      0.00%    100.00% |          31      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total         5774130                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples       9445714                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean         0.631045                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev        2.485703                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |     9388574     99.40%     99.40% |       39876      0.42%     99.82% |       16039      0.17%     99.99% |         873      0.01%    100.00% |         271      0.00%    100.00% |          44      0.00%    100.00% |          27      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total         9445714                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::samples        483730                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::mean         1.125828                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::stdev        1.522867                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2           |      234510     48.48%     48.48% |      151395     31.30%     79.78% |         122      0.03%     79.80% |           0      0.00%     79.80% |       95789     19.80%     99.60% |        1699      0.35%     99.96% |         202      0.04%    100.00% |           9      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::total          483730                       # delay histogram for vnet_2 (Unspecified)
system.ruby.Directory_Controller.Fetch        1723194      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Data         1321129      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data      1723194      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Ack      1321129      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.CleanReplacement         8849      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch      1723194      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.Data       1321129      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.CleanReplacement         8849      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data      1723194      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.MI.Memory_Ack      1321129      0.00%      0.00% (Unspecified)
system.ruby.L0Cache_Controller.Load      |    30305985     28.08%     28.08% |    10681461      9.90%     37.98% |    11066411     10.25%     48.24% |     8651600      8.02%     56.25% |     8973223      8.32%     64.57% |     9628239      8.92%     73.49% |    10126957      9.38%     82.87% |     9795135      9.08%     91.95% |     8685422      8.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Load::total    107914433                       (Unspecified)
system.ruby.L0Cache_Controller.Ifetch    |    28625889     28.96%     28.96% |     9651982      9.76%     38.72% |    10102110     10.22%     48.94% |     8025737      8.12%     57.06% |     8314629      8.41%     65.48% |     8891502      9.00%     74.47% |     9381472      9.49%     83.96% |     8863121      8.97%     92.93% |     6990828      7.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Ifetch::total     98847270                       (Unspecified)
system.ruby.L0Cache_Controller.Store     |    35929955     70.46%     70.46% |     1792794      3.52%     73.98% |     1887310      3.70%     77.68% |     1885051      3.70%     81.37% |     1965068      3.85%     85.23% |     1973478      3.87%     89.10% |     2087833      4.09%     93.19% |     1783443      3.50%     96.69% |     1687792      3.31%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Store::total     50992724                       (Unspecified)
system.ruby.L0Cache_Controller.InvOwn    |       50058     86.15%     86.15% |         271      0.47%     86.61% |         266      0.46%     87.07% |         132      0.23%     87.30% |          76      0.13%     87.43% |         289      0.50%     87.93% |         226      0.39%     88.32% |         104      0.18%     88.50% |        6685     11.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.InvOwn::total        58107                       (Unspecified)
system.ruby.L0Cache_Controller.InvElse   |         738      0.76%      0.76% |        9542      9.77%     10.52% |        8946      9.16%     19.68% |       14576     14.92%     34.60% |       13799     14.12%     48.72% |       14044     14.37%     63.09% |       14088     14.42%     77.51% |       14797     15.14%     92.66% |        7173      7.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.InvElse::total        97703                       (Unspecified)
system.ruby.L0Cache_Controller.L0_Replacement |      338630     50.00%     50.00% |       46071      6.80%     56.80% |       46950      6.93%     63.74% |       36857      5.44%     69.18% |       37059      5.47%     74.65% |       43023      6.35%     81.00% |       43453      6.42%     87.42% |       39157      5.78%     93.20% |       46048      6.80%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.L0_Replacement::total       677248                       (Unspecified)
system.ruby.L0Cache_Controller.Data      |       44996     23.90%     23.90% |       15731      8.35%     32.25% |       15175      8.06%     40.31% |       18332      9.74%     50.05% |       16838      8.94%     58.99% |       22168     11.77%     70.76% |       18967     10.07%     80.83% |       17423      9.25%     90.09% |       18664      9.91%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Data::total       188294                       (Unspecified)
system.ruby.L0Cache_Controller.Data_Exclusive |     1817264     84.27%     84.27% |       45628      2.12%     86.39% |       45697      2.12%     88.51% |       39709      1.84%     90.35% |       39943      1.85%     92.20% |       42761      1.98%     94.18% |       44048      2.04%     96.23% |       39396      1.83%     98.05% |       41966      1.95%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Data_Exclusive::total      2156412                       (Unspecified)
system.ruby.L0Cache_Controller.Data_Stale |           0      0.00%      0.00% |           4      8.16%      8.16% |           6     12.24%     20.41% |           5     10.20%     30.61% |          10     20.41%     51.02% |           4      8.16%     59.18% |          12     24.49%     83.67% |           5     10.20%     93.88% |           3      6.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Data_Stale::total           49                       (Unspecified)
system.ruby.L0Cache_Controller.PF_L0_Replacement |     1509661     97.17%     97.17% |        5461      0.35%     97.52% |        5556      0.36%     97.88% |        5136      0.33%     98.21% |        5040      0.32%     98.53% |        6288      0.40%     98.94% |        6061      0.39%     99.33% |        5080      0.33%     99.65% |        5392      0.35%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_L0_Replacement::total      1553675                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Load   |      781735     94.52%     94.52% |        5402      0.65%     95.17% |        5466      0.66%     95.83% |        5544      0.67%     96.50% |        5530      0.67%     97.17% |        6415      0.78%     97.95% |        6286      0.76%     98.71% |        5391      0.65%     99.36% |        5316      0.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Load::total       827085                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Ifetch |         767     42.75%     42.75% |         129      7.19%     49.94% |         118      6.58%     56.52% |         120      6.69%     63.21% |         128      7.13%     70.35% |         123      6.86%     77.20% |         124      6.91%     84.11% |         125      6.97%     91.08% |         160      8.92%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Ifetch::total         1794                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Store  |      760882     99.53%     99.53% |         530      0.07%     99.60% |         508      0.07%     99.66% |         589      0.08%     99.74% |         528      0.07%     99.81% |         430      0.06%     99.87% |         360      0.05%     99.91% |         342      0.04%     99.96% |         319      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Store::total       764488                       (Unspecified)
system.ruby.L0Cache_Controller.I.Load    |      130873     32.19%     32.19% |       35510      8.73%     40.92% |       35973      8.85%     49.77% |       32461      7.98%     57.75% |       32261      7.93%     65.68% |       35133      8.64%     74.33% |       35520      8.74%     83.06% |       32550      8.01%     91.07% |       36326      8.93%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Load::total       406607                       (Unspecified)
system.ruby.L0Cache_Controller.I.Ifetch  |        5617     72.19%     72.19% |         236      3.03%     75.22% |         238      3.06%     78.28% |         245      3.15%     81.43% |         250      3.21%     84.64% |         251      3.23%     87.87% |         233      2.99%     90.86% |         238      3.06%     93.92% |         473      6.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Ifetch::total         7781                       (Unspecified)
system.ruby.L0Cache_Controller.I.Store   |      209530     62.49%     62.49% |       16753      5.00%     67.49% |       16343      4.87%     72.36% |       14622      4.36%     76.72% |       14252      4.25%     80.97% |       16481      4.92%     85.89% |       16493      4.92%     90.81% |       15393      4.59%     95.40% |       15425      4.60%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Store::total       335292                       (Unspecified)
system.ruby.L0Cache_Controller.I.InvOwn  |       40895     85.06%     85.06% |         231      0.48%     85.54% |         211      0.44%     85.98% |         101      0.21%     86.19% |          55      0.11%     86.31% |         246      0.51%     86.82% |         181      0.38%     87.19% |          81      0.17%     87.36% |        6076     12.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.InvOwn::total        48077                       (Unspecified)
system.ruby.L0Cache_Controller.I.InvElse |           0      0.00%      0.00% |        2761      9.86%      9.86% |        3068     10.96%     20.82% |        3236     11.56%     32.37% |        3184     11.37%     43.74% |        4677     16.70%     60.44% |        4719     16.85%     77.30% |        5095     18.19%     95.49% |        1263      4.51%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.InvElse::total        28003                       (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Load |      767127     94.47%     94.47% |        5359      0.66%     95.13% |        5414      0.67%     95.79% |        5470      0.67%     96.47% |        5470      0.67%     97.14% |        6354      0.78%     97.92% |        6234      0.77%     98.69% |        5353      0.66%     99.35% |        5285      0.65%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Load::total       812066                       (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Ifetch |         700     44.50%     44.50% |         115      7.31%     51.81% |          98      6.23%     58.04% |         101      6.42%     64.46% |         108      6.87%     71.33% |         104      6.61%     77.94% |         104      6.61%     84.55% |         105      6.68%     91.23% |         138      8.77%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Ifetch::total         1573                       (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Store |      745310     99.62%     99.62% |         373      0.05%     99.67% |         382      0.05%     99.72% |         415      0.06%     99.77% |         404      0.05%     99.83% |         347      0.05%     99.87% |         329      0.04%     99.92% |         319      0.04%     99.96% |         309      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Store::total       748188                       (Unspecified)
system.ruby.L0Cache_Controller.S.Load    |     1914462      6.00%      6.00% |     4095051     12.84%     18.84% |     3942416     12.36%     31.20% |     3525564     11.05%     42.25% |     3327739     10.43%     52.68% |     4263127     13.36%     66.04% |     4109172     12.88%     78.92% |     3584754     11.24%     90.16% |     3139491      9.84%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Load::total     31901776                       (Unspecified)
system.ruby.L0Cache_Controller.S.Ifetch  |      736492      1.04%      1.04% |     9607053     13.55%     14.59% |    10101836     14.25%     28.83% |     8025461     11.32%     40.15% |     8314345     11.73%     51.88% |     8891222     12.54%     64.41% |     9381207     13.23%     77.64% |     8862849     12.50%     90.14% |     6990286      9.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Ifetch::total     70910751                       (Unspecified)
system.ruby.L0Cache_Controller.S.Store   |        3103      9.33%      9.33% |        3017      9.07%     18.41% |        2430      7.31%     25.72% |        4732     14.23%     39.95% |        4046     12.17%     52.12% |        6263     18.84%     70.95% |        4114     12.37%     83.33% |        2866      8.62%     91.95% |        2677      8.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Store::total        33248                       (Unspecified)
system.ruby.L0Cache_Controller.S.InvOwn  |         834     53.46%     53.46% |          37      2.37%     55.83% |          54      3.46%     59.29% |          29      1.86%     61.15% |          21      1.35%     62.50% |          42      2.69%     65.19% |          41      2.63%     67.82% |          22      1.41%     69.23% |         480     30.77%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.InvOwn::total         1560                       (Unspecified)
system.ruby.L0Cache_Controller.S.InvElse |           8      0.14%      0.14% |         788     13.32%     13.46% |         639     10.80%     24.26% |         942     15.93%     40.19% |         757     12.80%     52.98% |         900     15.22%     68.20% |         715     12.09%     80.29% |         795     13.44%     93.73% |         371      6.27%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.InvElse::total         5915                       (Unspecified)
system.ruby.L0Cache_Controller.S.L0_Replacement |       38464     29.56%     29.56% |       10278      7.90%     37.45% |       10480      8.05%     45.51% |       10813      8.31%     53.82% |       10275      7.90%     61.71% |       12709      9.77%     71.48% |       11959      9.19%     80.67% |       11886      9.13%     89.80% |       13274     10.20%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.L0_Replacement::total       130138                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_L0_Replacement |        2569     14.85%     14.85% |        1600      9.25%     24.10% |        1561      9.02%     33.13% |        1805     10.43%     43.56% |        1722      9.95%     53.51% |        2237     12.93%     66.45% |        2121     12.26%     78.71% |        1837     10.62%     89.33% |        1846     10.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_L0_Replacement::total        17298                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Load |          68     27.64%     27.64% |          14      5.69%     33.33% |          16      6.50%     39.84% |          51     20.73%     60.57% |          32     13.01%     73.58% |          23      9.35%     82.93% |          25     10.16%     93.09% |           5      2.03%     95.12% |          12      4.88%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Load::total          246                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Ifetch |           4      2.58%      2.58% |          14      9.03%     11.61% |          20     12.90%     24.52% |          19     12.26%     36.77% |          20     12.90%     49.68% |          19     12.26%     61.94% |          20     12.90%     74.84% |          20     12.90%     87.74% |          19     12.26%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Ifetch::total          155                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     21.21%     21.21% |           3      9.09%     30.30% |          17     51.52%     81.82% |           0      0.00%     81.82% |           6     18.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Store::total           33                       (Unspecified)
system.ruby.L0Cache_Controller.E.Load    |    11330385     26.66%     26.66% |     4535700     10.67%     37.34% |     4970691     11.70%     49.04% |     3146457      7.40%     56.44% |     3568777      8.40%     64.84% |     3242293      7.63%     72.47% |     3811195      8.97%     81.44% |     4288424     10.09%     91.53% |     3598618      8.47%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Load::total     42492540                       (Unspecified)
system.ruby.L0Cache_Controller.E.Ifetch  |    27883638     99.84%     99.84% |       44646      0.16%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |          27      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Ifetch::total     27928321                       (Unspecified)
system.ruby.L0Cache_Controller.E.Store   |     1165152     93.99%     93.99% |        9421      0.76%     94.75% |       10375      0.84%     95.59% |        8005      0.65%     96.23% |        8598      0.69%     96.93% |        8145      0.66%     97.58% |       10256      0.83%     98.41% |        9070      0.73%     99.14% |       10638      0.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Store::total      1239660                       (Unspecified)
system.ruby.L0Cache_Controller.E.InvOwn  |        4838     99.14%     99.14% |           3      0.06%     99.20% |           0      0.00%     99.20% |           0      0.00%     99.20% |           0      0.00%     99.20% |           1      0.02%     99.22% |           0      0.00%     99.22% |           0      0.00%     99.22% |          38      0.78%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.InvOwn::total         4880                       (Unspecified)
system.ruby.L0Cache_Controller.E.InvElse |         143      1.76%      1.76% |         587      7.21%      8.97% |         423      5.20%     14.17% |        1576     19.37%     33.53% |        1964     24.13%     57.67% |         673      8.27%     65.94% |        1034     12.71%     78.64% |        1297     15.94%     94.58% |         441      5.42%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.InvElse::total         8138                       (Unspecified)
system.ruby.L0Cache_Controller.E.L0_Replacement |       46895     34.34%     34.34% |       14287     10.46%     44.80% |       14425     10.56%     55.36% |        9511      6.96%     62.32% |        9795      7.17%     69.50% |        9822      7.19%     76.69% |       10721      7.85%     84.54% |        9633      7.05%     91.59% |       11483      8.41%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.L0_Replacement::total       136572                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_L0_Replacement |       11828     51.80%     51.80% |        1558      6.82%     58.62% |        1701      7.45%     66.07% |        1263      5.53%     71.60% |        1288      5.64%     77.24% |        1374      6.02%     83.25% |        1428      6.25%     89.51% |        1134      4.97%     94.47% |        1262      5.53%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_L0_Replacement::total        22836                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Load |        7333     97.96%     97.96% |          24      0.32%     98.28% |          22      0.29%     98.57% |          12      0.16%     98.73% |          23      0.31%     99.04% |          27      0.36%     99.40% |          16      0.21%     99.61% |          19      0.25%     99.87% |          10      0.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Load::total         7486                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Ifetch |          61     96.83%     96.83% |           0      0.00%     96.83% |           0      0.00%     96.83% |           0      0.00%     96.83% |           0      0.00%     96.83% |           0      0.00%     96.83% |           0      0.00%     96.83% |           0      0.00%     96.83% |           2      3.17%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Ifetch::total           63                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Store |           0      0.00%      0.00% |         122     20.71%     20.71% |         111     18.85%     39.56% |         149     25.30%     64.86% |         108     18.34%     83.19% |          51      8.66%     91.85% |          27      4.58%     96.43% |          16      2.72%     99.15% |           5      0.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Store::total          589                       (Unspecified)
system.ruby.L0Cache_Controller.M.Load    |    16613285     50.66%     50.66% |     2015200      6.14%     56.80% |     2117331      6.46%     63.26% |     1947116      5.94%     69.19% |     2044446      6.23%     75.43% |     2087616      6.37%     81.79% |     2170981      6.62%     88.41% |     1889405      5.76%     94.17% |     1910987      5.83%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.Load::total     32796367                       (Unspecified)
system.ruby.L0Cache_Controller.M.Store   |    34176649     69.74%     69.74% |     1763601      3.60%     73.33% |     1858162      3.79%     77.13% |     1857692      3.79%     80.92% |     1938172      3.95%     84.87% |     1942587      3.96%     88.83% |     2056968      4.20%     93.03% |     1756111      3.58%     96.61% |     1659050      3.39%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.Store::total     49008992                       (Unspecified)
system.ruby.L0Cache_Controller.M.InvOwn  |        3491     97.24%     97.24% |           0      0.00%     97.24% |           1      0.03%     97.27% |           2      0.06%     97.33% |           0      0.00%     97.33% |           0      0.00%     97.33% |           4      0.11%     97.44% |           1      0.03%     97.47% |          91      2.53%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.InvOwn::total         3590                       (Unspecified)
system.ruby.L0Cache_Controller.M.InvElse |         587      1.06%      1.06% |        5384      9.72%     10.78% |        4808      8.68%     19.47% |        8756     15.81%     35.28% |        7877     14.23%     49.51% |        7722     13.95%     63.45% |        7576     13.68%     77.14% |        7584     13.70%     90.83% |        5076      9.17%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.InvElse::total        55370                       (Unspecified)
system.ruby.L0Cache_Controller.M.L0_Replacement |      253271     61.69%     61.69% |       21506      5.24%     66.93% |       22045      5.37%     72.30% |       16533      4.03%     76.33% |       16989      4.14%     80.47% |       20492      4.99%     85.46% |       20773      5.06%     90.52% |       17638      4.30%     94.81% |       21291      5.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.L0_Replacement::total       410538                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_L0_Replacement |     1495264     98.79%     98.79% |        2303      0.15%     98.94% |        2294      0.15%     99.10% |        2068      0.14%     99.23% |        2030      0.13%     99.37% |        2677      0.18%     99.54% |        2512      0.17%     99.71% |        2109      0.14%     99.85% |        2284      0.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_L0_Replacement::total      1513541                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Load |        7202     98.96%     98.96% |           5      0.07%     99.02% |          14      0.19%     99.22% |          11      0.15%     99.37% |           5      0.07%     99.44% |          11      0.15%     99.59% |          11      0.15%     99.74% |          10      0.14%     99.88% |           9      0.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Load::total         7278                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Store |       15295     99.80%     99.80% |           2      0.01%     99.82% |           0      0.00%     99.82% |           9      0.06%     99.88% |           2      0.01%     99.89% |           9      0.06%     99.95% |           4      0.03%     99.97% |           1      0.01%     99.98% |           3      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Store::total        15325                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data |         528     18.62%     18.62% |         234      8.25%     26.88% |         267      9.42%     36.30% |         259      9.14%     45.43% |         262      9.24%     54.67% |         266      9.38%     64.06% |         264      9.31%     73.37% |         264      9.31%     82.68% |         491     17.32%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data::total         2835                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data_Exclusive |        5231     97.54%     97.54% |          49      0.91%     98.45% |           5      0.09%     98.55% |          14      0.26%     98.81% |          19      0.35%     99.16% |          14      0.26%     99.42% |           1      0.02%     99.44% |           6      0.11%     99.55% |          24      0.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data_Exclusive::total         5363                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.PF_Ifetch |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.PF_Ifetch::total            2                       (Unspecified)
system.ruby.L0Cache_Controller.IS.Data   |       39653     28.42%     28.42% |       10362      7.43%     35.84% |        9777      7.01%     42.85% |       13205      9.46%     52.31% |       12128      8.69%     61.00% |       16004     11.47%     72.47% |       13006      9.32%     81.79% |       12296      8.81%     90.60% |       13117      9.40%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.Data::total       139548                       (Unspecified)
system.ruby.L0Cache_Controller.IS.Data_Exclusive |      405744     69.75%     69.75% |       25144      4.32%     74.07% |       26190      4.50%     78.58% |       19253      3.31%     81.89% |       20123      3.46%     85.35% |       19195      3.30%     88.65% |       22591      3.88%     92.53% |       20251      3.48%     96.01% |       23206      3.99%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.Data_Exclusive::total       581697                       (Unspecified)
system.ruby.L0Cache_Controller.IS.Data_Stale |           0      0.00%      0.00% |           4      8.16%      8.16% |           6     12.24%     20.41% |           5     10.20%     30.61% |          10     20.41%     51.02% |           4      8.16%     59.18% |          12     24.49%     83.67% |           5     10.20%     93.88% |           3      6.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.Data_Stale::total           49                       (Unspecified)
system.ruby.L0Cache_Controller.IS.PF_Load |           4     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           4     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.PF_Load::total            8                       (Unspecified)
system.ruby.L0Cache_Controller.IS.PF_Store |         277    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.PF_Store::total          277                       (Unspecified)
system.ruby.L0Cache_Controller.IM.InvElse |           0      0.00%      0.00% |           4     23.53%     23.53% |           0      0.00%     23.53% |           3     17.65%     41.18% |           1      5.88%     47.06% |           4     23.53%     70.59% |           4     23.53%     94.12% |           1      5.88%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IM.InvElse::total           17                       (Unspecified)
system.ruby.L0Cache_Controller.IM.Data_Exclusive |      585048     82.28%     82.28% |       16773      2.36%     84.63% |       16351      2.30%     86.93% |       14685      2.07%     89.00% |       14268      2.01%     91.01% |       16551      2.33%     93.33% |       16535      2.33%     95.66% |       15421      2.17%     97.83% |       15449      2.17%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IM.Data_Exclusive::total       711081                       (Unspecified)
system.ruby.L0Cache_Controller.SM.InvElse |           0      0.00%      0.00% |          18      6.92%      6.92% |           8      3.08%     10.00% |          63     24.23%     34.23% |          16      6.15%     40.38% |          68     26.15%     66.54% |          40     15.38%     81.92% |          25      9.62%     91.54% |          22      8.46%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.SM.InvElse::total          260                       (Unspecified)
system.ruby.L0Cache_Controller.SM.Data_Exclusive |        3103      9.41%      9.41% |        2999      9.09%     18.50% |        2422      7.34%     25.84% |        4669     14.15%     39.99% |        4030     12.22%     52.21% |        6195     18.78%     70.99% |        4074     12.35%     83.34% |        2841      8.61%     91.95% |        2655      8.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.SM.Data_Exclusive::total        32988                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Ifetch |         142     34.05%     34.05% |          47     11.27%     45.32% |          34      8.15%     53.48% |          28      6.71%     60.19% |          31      7.43%     67.63% |          29      6.95%     74.58% |          32      7.67%     82.25% |          32      7.67%     89.93% |          42     10.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Ifetch::total          417                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data |           2      0.36%      0.36% |          55      9.79%     10.14% |          60     10.68%     20.82% |          71     12.63%     33.45% |          75     13.35%     46.80% |          71     12.63%     59.43% |          72     12.81%     72.24% |          73     12.99%     85.23% |          83     14.77%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data::total          562                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data_Exclusive |         556     93.60%     93.60% |          13      2.19%     95.79% |           4      0.67%     96.46% |           2      0.34%     96.80% |           2      0.34%     97.14% |           4      0.67%     97.81% |           0      0.00%     97.81% |           0      0.00%     97.81% |          13      2.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data_Exclusive::total          594                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.PF_Ifetch |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.PF_Ifetch::total            1                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Load |      314524     99.95%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |           2      0.00%     99.95% |           0      0.00%     99.95% |          70      0.02%     99.97% |          89      0.03%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Load::total       314687                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Store |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Store::total            3                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data |        4813     10.61%     10.61% |        5080     11.20%     21.82% |        5071     11.18%     33.00% |        4797     10.58%     43.58% |        4373      9.64%     53.22% |        5827     12.85%     66.07% |        5625     12.40%     78.47% |        4790     10.56%     89.03% |        4973     10.97%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data::total        45349                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data_Exclusive |      447790     99.06%     99.06% |         279      0.06%     99.12% |         343      0.08%     99.20% |         671      0.15%     99.35% |        1097      0.24%     99.59% |         457      0.10%     99.69% |         520      0.12%     99.81% |         561      0.12%     99.93% |         312      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data_Exclusive::total       452030                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.PF_Load |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.PF_Load::total            1                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Load |        2456    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Load::total         2456                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Store |      375518    100.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Store::total       375529                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Data_Exclusive |      369792     99.23%     99.23% |         371      0.10%     99.33% |         382      0.10%     99.43% |         415      0.11%     99.54% |         404      0.11%     99.65% |         345      0.09%     99.75% |         327      0.09%     99.83% |         316      0.08%     99.92% |         307      0.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Data_Exclusive::total       372659                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.PF_Store |           0      0.00%      0.00% |          33     43.42%     43.42% |          15     19.74%     63.16% |           9     11.84%     75.00% |          11     14.47%     89.47% |           6      7.89%     97.37% |           0      0.00%     97.37% |           0      0.00%     97.37% |           2      2.63%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.PF_Store::total           76                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |      904640     73.65%     73.65% |       41220      3.36%     77.00% |       41723      3.40%     80.40% |       38277      3.12%     83.52% |       38089      3.10%     86.62% |       41842      3.41%     90.02% |       42092      3.43%     93.45% |       38246      3.11%     96.56% |       42223      3.44%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total      1228352                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |      958002     85.78%     85.78% |       20145      1.80%     87.58% |       19155      1.72%     89.30% |       19785      1.77%     91.07% |       18703      1.67%     92.74% |       23098      2.07%     94.81% |       20945      1.88%     96.69% |       18584      1.66%     98.35% |       18416      1.65%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total      1116833                       (Unspecified)
system.ruby.L1Cache_Controller.WriteBack |     1807258     86.74%     86.74% |       39654      1.90%     88.65% |       40465      1.94%     90.59% |       29375      1.41%     92.00% |       30102      1.44%     93.44% |       34365      1.65%     95.09% |       35434      1.70%     96.79% |       30514      1.46%     98.26% |       36320      1.74%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WriteBack::total      2083487                       (Unspecified)
system.ruby.L1Cache_Controller.L0_DataAck |        4078      6.92%      6.92% |        5384      9.13%     16.05% |        4809      8.16%     24.20% |        8758     14.85%     39.06% |        7877     13.36%     52.42% |        7722     13.10%     65.52% |        7580     12.86%     78.37% |        7585     12.86%     91.24% |        5167      8.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_DataAck::total        58960                       (Unspecified)
system.ruby.L1Cache_Controller.Inv       |       52273     26.77%     26.77% |       18062      9.25%     36.02% |       18185      9.31%     45.33% |       19069      9.76%     55.09% |       18856      9.66%     64.75% |       20633     10.57%     75.31% |       20376     10.43%     85.75% |       17881      9.16%     94.90% |        9953      5.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Inv::total       195288                       (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Own |      100116     86.15%     86.15% |         542      0.47%     86.61% |         532      0.46%     87.07% |         264      0.23%     87.30% |         152      0.13%     87.43% |         578      0.50%     87.93% |         452      0.39%     88.32% |         208      0.18%     88.50% |       13370     11.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Own::total       116214                       (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Else |        1476      0.76%      0.76% |       19084      9.77%     10.52% |       17892      9.16%     19.68% |       29152     14.92%     34.60% |       27598     14.12%     48.72% |       28088     14.37%     63.09% |       28176     14.42%     77.51% |       29594     15.14%     92.66% |       14346      7.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Else::total       195406                       (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement |     1735618     96.73%     96.73% |        4432      0.25%     96.98% |        4331      0.24%     97.22% |        2776      0.15%     97.38% |        2621      0.15%     97.52% |        4354      0.24%     97.76% |        4065      0.23%     97.99% |        2785      0.16%     98.15% |       33271      1.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement::total      1794253                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX  |        4075      9.32%      9.32% |        4892     11.18%     20.50% |        4560     10.43%     30.93% |        5375     12.29%     43.21% |        5029     11.50%     54.71% |        5208     11.91%     66.62% |        5022     11.48%     78.10% |        5094     11.65%     89.75% |        4485     10.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX::total        43740                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS  |       11392     12.82%     12.82% |        9213     10.36%     23.18% |        8147      9.17%     32.34% |       11614     13.07%     45.41% |       11489     12.92%     58.33% |       12264     13.80%     72.13% |       11478     12.91%     85.04% |        9999     11.25%     96.29% |        3296      3.71%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS::total        88892                       (Unspecified)
system.ruby.L1Cache_Controller.Data      |           0      0.00%      0.00% |          25     22.32%     22.32% |           5      4.46%     26.79% |          22     19.64%     46.43% |           9      8.04%     54.46% |           9      8.04%     62.50% |           8      7.14%     69.64% |          11      9.82%     79.46% |          23     20.54%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data::total          112                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |      826330     94.72%     94.72% |        4720      0.54%     95.26% |        4939      0.57%     95.82% |        4535      0.52%     96.34% |        5390      0.62%     96.96% |        2826      0.32%     97.29% |        4585      0.53%     97.81% |        2364      0.27%     98.08% |       16732      1.92%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total       872421                       (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1 |       41170     46.31%     46.31% |        3337      3.75%     50.07% |        3134      3.53%     53.59% |        6869      7.73%     61.32% |        6198      6.97%     68.29% |        8462      9.52%     77.81% |        6870      7.73%     85.54% |        6423      7.23%     92.77% |        6429      7.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1::total        88892                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |      893333     86.31%     86.31% |       19102      1.85%     88.15% |       18810      1.82%     89.97% |       15707      1.52%     91.49% |       14887      1.44%     92.93% |       18697      1.81%     94.73% |       17851      1.72%     96.46% |       16901      1.63%     98.09% |       19781      1.91%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total      1035069                       (Unspecified)
system.ruby.L1Cache_Controller.L0_Ack    |       46718     48.24%     48.24% |        4429      4.57%     52.81% |        4403      4.55%     57.36% |        5950      6.14%     63.50% |        5998      6.19%     69.69% |        6611      6.83%     76.52% |        6734      6.95%     83.47% |        7316      7.55%     91.03% |        8691      8.97%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_Ack::total        96850                       (Unspecified)
system.ruby.L1Cache_Controller.Ack       |        3227      9.29%      9.29% |        3244      9.34%     18.64% |        2521      7.26%     25.90% |        4941     14.23%     40.13% |        4166     12.00%     52.13% |        6445     18.56%     70.69% |        4229     12.18%     82.87% |        3081      8.87%     91.75% |        2866      8.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack::total        34720                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |        3116      9.28%      9.28% |        3086      9.19%     18.46% |        2452      7.30%     25.76% |        4756     14.16%     39.92% |        4068     12.11%     52.03% |        6281     18.70%     70.73% |        4122     12.27%     83.00% |        2965      8.83%     91.83% |        2745      8.17%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total        33591                       (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack    |     1683081     97.08%     97.08% |        4142      0.24%     97.32% |        4061      0.23%     97.56% |        2623      0.15%     97.71% |        2539      0.15%     97.85% |        4049      0.23%     98.09% |        3829      0.22%     98.31% |        2663      0.15%     98.46% |       26647      1.54%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack::total      1733634                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |      871125     88.82%     88.82% |       10432      1.06%     89.88% |       10591      1.08%     90.96% |       12287      1.25%     92.22% |       12076      1.23%     93.45% |       13459      1.37%     94.82% |       12889      1.31%     96.14% |       10384      1.06%     97.19% |       27520      2.81%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total       980763                       (Unspecified)
system.ruby.L1Cache_Controller.I.Store   |      889708     87.61%     87.61% |       16732      1.65%     89.26% |       16289      1.60%     90.86% |       14796      1.46%     92.32% |       14392      1.42%     93.74% |       16470      1.62%     95.36% |       16390      1.61%     96.97% |       15295      1.51%     98.48% |       15427      1.52%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Store::total      1015499                       (Unspecified)
system.ruby.L1Cache_Controller.I.Inv     |       51613     89.72%     89.72% |         223      0.39%     90.11% |         223      0.39%     90.50% |         111      0.19%     90.69% |          66      0.11%     90.80% |         232      0.40%     91.21% |         194      0.34%     91.54% |          96      0.17%     91.71% |        4768      8.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Inv::total        57526                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |         138      0.19%      0.19% |        8871     12.48%     12.68% |        8730     12.29%     24.96% |        9250     13.02%     37.98% |        8736     12.29%     50.27% |        9989     14.06%     64.33% |        9144     12.87%     77.20% |        8487     11.94%     89.14% |        7716     10.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total        71061                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |        3103      9.29%      9.29% |        3026      9.06%     18.35% |        2450      7.33%     25.68% |        4741     14.19%     39.87% |        4051     12.13%     52.00% |        6280     18.80%     70.80% |        4115     12.32%     83.12% |        2909      8.71%     91.83% |        2730      8.17%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total        33405                       (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Own |       41729     84.07%     84.07% |         268      0.54%     84.61% |         265      0.53%     85.14% |         130      0.26%     85.40% |          76      0.15%     85.56% |         288      0.58%     86.14% |         222      0.45%     86.58% |         103      0.21%     86.79% |        6556     13.21%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Own::total        49637                       (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Else |           8      0.02%      0.02% |        3551     10.46%     10.48% |        3707     10.91%     21.39% |        4194     12.35%     33.74% |        3942     11.61%     45.35% |        5584     16.44%     61.79% |        5443     16.03%     77.82% |        5896     17.36%     95.18% |        1638      4.82%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Else::total        33963                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Load   |          63      0.70%      0.70% |        1152     12.89%     13.59% |         799      8.94%     22.53% |        1335     14.93%     37.46% |        1426     15.95%     53.41% |        1550     17.34%     70.75% |        1531     17.13%     87.87% |         921     10.30%     98.18% |         163      1.82%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Load::total         8940                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Store  |          13      4.25%      4.25% |          55     17.97%     22.22% |           5      1.63%     23.86% |          43     14.05%     37.91% |          24      7.84%     45.75% |          57     18.63%     64.38% |          34     11.11%     75.49% |          65     21.24%     96.73% |          10      3.27%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Store::total          306                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Inv    |         516      0.50%      0.50% |       11531     11.24%     11.74% |       11044     10.76%     22.50% |       14404     14.04%     36.54% |       13967     13.61%     50.15% |       16224     15.81%     65.97% |       15341     14.95%     80.92% |       14888     14.51%     95.43% |        4693      4.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Inv::total       102608                       (Unspecified)
system.ruby.L1Cache_Controller.SS.L1_Replacement |       52537     86.67%     86.67% |         290      0.48%     87.15% |         270      0.45%     87.59% |         153      0.25%     87.84% |          82      0.14%     87.98% |         305      0.50%     88.48% |         236      0.39%     88.87% |         122      0.20%     89.07% |        6624     10.93%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.L1_Replacement::total        60619                       (Unspecified)
system.ruby.L1Cache_Controller.E.WriteBack |      819050     95.17%     95.17% |        4652      0.54%     95.71% |        4921      0.57%     96.28% |        3650      0.42%     96.71% |        3981      0.46%     97.17% |        2678      0.31%     97.48% |        3905      0.45%     97.94% |        1471      0.17%     98.11% |       16299      1.89%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.WriteBack::total       860607                       (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Own |        6225     99.09%     99.09% |           1      0.02%     99.11% |           0      0.00%     99.11% |           0      0.00%     99.11% |           0      0.00%     99.11% |           0      0.00%     99.11% |           0      0.00%     99.11% |           0      0.00%     99.11% |          56      0.89%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Own::total         6282                       (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Else |         123      2.67%      2.67% |          67      1.46%      4.13% |          18      0.39%      4.52% |         885     19.24%     23.76% |        1409     30.63%     54.39% |         148      3.22%     57.61% |         680     14.78%     72.39% |         893     19.41%     91.80% |         377      8.20%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Else::total         4600                       (Unspecified)
system.ruby.L1Cache_Controller.EE.Inv    |          56     55.45%     55.45% |          13     12.87%     68.32% |           4      3.96%     72.28% |           3      2.97%     75.25% |           8      7.92%     83.17% |           4      3.96%     87.13% |           5      4.95%     92.08% |           4      3.96%     96.04% |           4      3.96%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.EE.Inv::total          101                       (Unspecified)
system.ruby.L1Cache_Controller.EE.L1_Replacement |        4655     99.40%     99.40% |           1      0.02%     99.42% |           0      0.00%     99.42% |           0      0.00%     99.42% |           0      0.00%     99.42% |           0      0.00%     99.42% |           0      0.00%     99.42% |           0      0.00%     99.42% |          27      0.58%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.EE.L1_Replacement::total         4683                       (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETX |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETX::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETS |          60      2.55%      2.55% |          52      2.21%      4.77% |          10      0.43%      5.19% |         412     17.53%     22.72% |         905     38.51%     61.23% |          39      1.66%     62.89% |         266     11.32%     74.21% |         494     21.02%     95.23% |         112      4.77%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETS::total         2350                       (Unspecified)
system.ruby.L1Cache_Controller.M.WriteBack |      988208     80.81%     80.81% |       35002      2.86%     83.67% |       35544      2.91%     86.58% |       25725      2.10%     88.68% |       26121      2.14%     90.82% |       31687      2.59%     93.41% |       31529      2.58%     95.99% |       29043      2.37%     98.36% |       20021      1.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.WriteBack::total      1222880                       (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Own |        2104     96.16%     96.16% |           2      0.09%     96.25% |           1      0.05%     96.30% |           2      0.09%     96.39% |           0      0.00%     96.39% |           1      0.05%     96.44% |           4      0.18%     96.62% |           1      0.05%     96.66% |          73      3.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Own::total         2188                       (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Else |         607      1.03%      1.03% |        5904     10.02%     11.05% |        5213      8.85%     19.90% |        9447     16.04%     35.94% |        8432     14.31%     50.25% |        8247     14.00%     64.25% |        7930     13.46%     77.71% |        7988     13.56%     91.27% |        5140      8.73%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Else::total        58908                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Load   |       32991     19.72%     19.72% |       20765     12.41%     32.14% |       21603     12.92%     45.05% |       15405      9.21%     54.26% |       15851      9.48%     63.74% |       16844     10.07%     73.81% |       18527     11.08%     84.89% |       18454     11.03%     95.92% |        6823      4.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Load::total       167263                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Store  |       65119     96.45%     96.45% |         330      0.49%     96.94% |         411      0.61%     97.54% |         189      0.28%     97.82% |         235      0.35%     98.17% |         284      0.42%     98.59% |         397      0.59%     99.18% |         309      0.46%     99.64% |         244      0.36%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Store::total        67518                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Inv    |          88      0.25%      0.25% |        6271     18.03%     18.29% |        6900     19.84%     38.13% |        4496     12.93%     51.06% |        4789     13.77%     64.83% |        4104     11.80%     76.64% |        4789     13.77%     90.41% |        2868      8.25%     98.66% |         467      1.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Inv::total        34772                       (Unspecified)
system.ruby.L1Cache_Controller.MM.L1_Replacement |     1678426     97.08%     97.08% |        4141      0.24%     97.32% |        4061      0.23%     97.55% |        2623      0.15%     97.70% |        2539      0.15%     97.85% |        4049      0.23%     98.08% |        3829      0.22%     98.31% |        2663      0.15%     98.46% |       26620      1.54%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.L1_Replacement::total      1728951                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETX |        4074      9.31%      9.31% |        4892     11.18%     20.50% |        4560     10.43%     30.92% |        5375     12.29%     43.21% |        5029     11.50%     54.71% |        5208     11.91%     66.62% |        5022     11.48%     78.10% |        5094     11.65%     89.75% |        4485     10.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETX::total        43739                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETS |       11332     13.09%     13.09% |        9161     10.59%     23.68% |        8137      9.40%     33.08% |       11202     12.94%     46.03% |       10584     12.23%     58.26% |       12225     14.13%     72.38% |       11212     12.96%     85.34% |        9505     10.98%     96.32% |        3184      3.68%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETS::total        86542                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Inv    |           0      0.00%      0.00% |           4      8.16%      8.16% |           6     12.24%     20.41% |           5     10.20%     30.61% |          10     20.41%     51.02% |           4      8.16%     59.18% |          12     24.49%     83.67% |           5     10.20%     93.88% |           3      6.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Inv::total           49                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |      826330     94.72%     94.72% |        4720      0.54%     95.26% |        4939      0.57%     95.82% |        4535      0.52%     96.34% |        5390      0.62%     96.96% |        2826      0.32%     97.29% |        4585      0.53%     97.81% |        2364      0.27%     98.08% |       16732      1.92%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       872421                       (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |       41170     46.31%     46.31% |        3337      3.75%     50.07% |        3134      3.53%     53.59% |        6869      7.73%     61.32% |        6198      6.97%     68.29% |        8462      9.52%     77.81% |        6870      7.73%     85.54% |        6423      7.23%     92.77% |        6429      7.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total        88892                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        3625     18.68%     18.68% |        2371     12.22%     30.91% |        2512     12.95%     43.85% |         878      4.53%     48.38% |         478      2.46%     50.84% |        2167     11.17%     62.01% |        1422      7.33%     69.34% |        1592      8.21%     77.55% |        4356     22.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        19401                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Inv    |           0      0.00%      0.00% |          20      8.62%      8.62% |           8      3.45%     12.07% |          50     21.55%     33.62% |          16      6.90%     40.52% |          65     28.02%     68.53% |          35     15.09%     83.62% |          20      8.62%     92.24% |          18      7.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Inv::total          232                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data   |           0      0.00%      0.00% |          25     22.32%     22.32% |           5      4.46%     26.79% |          22     19.64%     46.43% |           9      8.04%     54.46% |           9      8.04%     62.50% |           8      7.14%     69.64% |          11      9.82%     79.46% |          23     20.54%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data::total          112                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |      889708     87.60%     87.60% |       16727      1.65%     89.25% |       16292      1.60%     90.85% |       14824      1.46%     92.31% |       14399      1.42%     93.73% |       16526      1.63%     95.36% |       16417      1.62%     96.97% |       15304      1.51%     98.48% |       15422      1.52%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total      1015619                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack    |           0      0.00%      0.00% |           2      8.70%      8.70% |           0      0.00%      8.70% |           5     21.74%     30.43% |           0      0.00%     30.43% |           1      4.35%     34.78% |           2      8.70%     43.48% |           7     30.43%     73.91% |           6     26.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack::total           23                       (Unspecified)
system.ruby.L1Cache_Controller.SM.L0_Invalidate_Else |           0      0.00%      0.00% |          20      8.62%      8.62% |           8      3.45%     12.07% |          50     21.55%     33.62% |          16      6.90%     40.52% |          65     28.02%     68.53% |          35     15.09%     83.62% |          20      8.62%     92.24% |          18      7.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.L0_Invalidate_Else::total          232                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack    |        3227      9.30%      9.30% |        3242      9.34%     18.64% |        2521      7.27%     25.91% |        4936     14.23%     40.14% |        4166     12.01%     52.14% |        6444     18.57%     70.72% |        4227     12.18%     82.90% |        3074      8.86%     91.76% |        2860      8.24%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack::total        34697                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |        3116      9.28%      9.28% |        3086      9.19%     18.46% |        2452      7.30%     25.76% |        4756     14.16%     39.92% |        4068     12.11%     52.03% |        6281     18.70%     70.73% |        4122     12.27%     83.00% |        2965      8.83%     91.83% |        2745      8.17%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total        33591                       (Unspecified)
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           0      0.00%      0.00% |           4      8.16%      8.16% |           6     12.24%     20.41% |           5     10.20%     30.61% |          10     20.41%     51.02% |           4      8.16%     59.18% |          12     24.49%     83.67% |           5     10.20%     93.88% |           3      6.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total           49                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load  |         323     99.38%     99.38% |           0      0.00%     99.38% |           0      0.00%     99.38% |           0      0.00%     99.38% |           0      0.00%     99.38% |           0      0.00%     99.38% |           1      0.31%     99.69% |           0      0.00%     99.69% |           1      0.31%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load::total          325                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store |          59     98.33%     98.33% |           0      0.00%     98.33% |           0      0.00%     98.33% |           0      0.00%     98.33% |           0      0.00%     98.33% |           0      0.00%     98.33% |           0      0.00%     98.33% |           0      0.00%     98.33% |           1      1.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store::total           60                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack |     1683081     97.08%     97.08% |        4142      0.24%     97.32% |        4061      0.23%     97.56% |        2623      0.15%     97.71% |        2539      0.15%     97.85% |        4049      0.23%     98.09% |        3829      0.22%     98.31% |        2663      0.15%     98.46% |       26647      1.54%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack::total      1733634                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.Store |           0      0.00%      0.00% |           2      4.44%      4.44% |           0      0.00%      4.44% |          16     35.56%     40.00% |           1      2.22%     42.22% |           7     15.56%     57.78% |           9     20.00%     77.78% |           6     13.33%     91.11% |           4      8.89%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.Store::total           45                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Own |       41729     84.07%     84.07% |         268      0.54%     84.61% |         265      0.53%     85.14% |         130      0.26%     85.40% |          76      0.15%     85.56% |         288      0.58%     86.14% |         222      0.45%     86.58% |         103      0.21%     86.79% |        6556     13.21%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Own::total        49637                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Else |           8      0.02%      0.02% |        3551     10.46%     10.48% |        3707     10.91%     21.39% |        4194     12.35%     33.74% |        3942     11.61%     45.35% |        5584     16.44%     61.79% |        5443     16.03%     77.82% |        5896     17.36%     95.18% |        1638      4.82%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Else::total        33963                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Ack |       41737     49.92%     49.92% |        3819      4.57%     54.49% |        3972      4.75%     59.24% |        4324      5.17%     64.42% |        4018      4.81%     69.22% |        5872      7.02%     76.25% |        5665      6.78%     83.02% |        5999      7.18%     90.20% |        8194      9.80%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Ack::total        83600                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_DataAck |        1576     42.06%     42.06% |           2      0.05%     42.11% |           4      0.11%     42.22% |         470     12.54%     54.76% |         496     13.24%     68.00% |         105      2.80%     70.80% |         409     10.92%     81.72% |         395     10.54%     92.26% |         290      7.74%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_DataAck::total         3747                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Own |        6225     99.09%     99.09% |           1      0.02%     99.11% |           0      0.00%     99.11% |           0      0.00%     99.11% |           0      0.00%     99.11% |           0      0.00%     99.11% |           0      0.00%     99.11% |           0      0.00%     99.11% |          56      0.89%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Own::total         6282                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Else |         123      2.67%      2.67% |          67      1.46%      4.13% |          18      0.39%      4.52% |         885     19.24%     23.76% |        1409     30.63%     54.39% |         148      3.22%     57.61% |         680     14.78%     72.39% |         893     19.41%     91.80% |         377      8.20%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Else::total         4600                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Ack |        4772     66.88%     66.88% |          66      0.93%     67.81% |          14      0.20%     68.00% |         415      5.82%     73.82% |         913     12.80%     86.62% |          43      0.60%     87.22% |         271      3.80%     91.02% |         498      6.98%     98.00% |         143      2.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Ack::total         7135                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_DataAck |        2502      4.53%      4.53% |        5382      9.75%     14.28% |        4805      8.70%     22.98% |        8288     15.01%     37.99% |        7381     13.37%     51.36% |        7617     13.80%     65.16% |        7171     12.99%     78.14% |        7190     13.02%     91.17% |        4877      8.83%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_DataAck::total        55213                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Own |        2104     96.16%     96.16% |           2      0.09%     96.25% |           1      0.05%     96.30% |           2      0.09%     96.39% |           0      0.00%     96.39% |           1      0.05%     96.44% |           4      0.18%     96.62% |           1      0.05%     96.66% |          73      3.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Own::total         2188                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Else |         607      1.03%      1.03% |        5904     10.02%     11.05% |        5213      8.85%     19.90% |        9447     16.04%     35.94% |        8432     14.31%     50.25% |        8247     14.00%     64.25% |        7930     13.46%     77.71% |        7988     13.56%     91.27% |        5140      8.73%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Else::total        58908                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Ack |         209      3.55%      3.55% |         524      8.91%     12.46% |         409      6.95%     19.41% |        1161     19.73%     39.15% |        1051     17.87%     57.01% |         631     10.73%     67.74% |         763     12.97%     80.71% |         799     13.58%     94.29% |         336      5.71%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Ack::total         5883                       (Unspecified)
system.ruby.L1Cache_Controller.SM_IL0.L0_Invalidate_Else |           0      0.00%      0.00% |          20      8.62%      8.62% |           8      3.45%     12.07% |          50     21.55%     33.62% |          16      6.90%     40.52% |          65     28.02%     68.53% |          35     15.09%     83.62% |          20      8.62%     92.24% |          18      7.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM_IL0.L0_Invalidate_Else::total          232                       (Unspecified)
system.ruby.L1Cache_Controller.SM_IL0.L0_Ack |           0      0.00%      0.00% |          20      8.62%      8.62% |           8      3.45%     12.07% |          50     21.55%     33.62% |          16      6.90%     40.52% |          65     28.02%     68.53% |          35     15.09%     83.62% |          20      8.62%     92.24% |          18      7.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM_IL0.L0_Ack::total          232                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS         981761      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX        1025885      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE        33712      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX        1733634      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement      1308441      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement_clean        21537      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data       1723194      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Ack        1329978      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data         101183      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean        22481      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack              70217      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack_all          55467      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Unblock          88892      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock      1921631      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS       787073      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX       936121      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS        18897      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX          118      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE        33479      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement        54514      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean          852      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS        85496      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX        35752      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement      1232263      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement_clean         7476      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETS        88892      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETX        43740      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX      1733634      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement        21664      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean        13209      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GETS            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.Mem_Ack      1329978      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.WB_Data         4090      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.WB_Data_clean        17570      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.Ack_all            4      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.WB_Data        12688      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.WB_Data_clean          424      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.Ack_all           97      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack           3262      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack_all          852      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack          66955      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack_all        54514      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.L1_GETS          148      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data       786925      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GETS          257      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data          148      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.L1_GETX         2610      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data       936121      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETS          447      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETX          128      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE          231      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock        33597      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETS          123      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETX         7345      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock      1888034      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS          425      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX           71      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data        83222      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean         4310      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.Unblock         1360      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data         1183      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean          177      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_GETS            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.Unblock        87532      0.00%      0.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size          512                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket         5119                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples    107911977                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean     1.776388                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.024195                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev    22.421201                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |   107864473     99.96%     99.96% |       32092      0.03%     99.99% |       12100      0.01%    100.00% |        2568      0.00%    100.00% |         595      0.00%    100.00% |         134      0.00%    100.00% |          15      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total    107911977                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples    107190683                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean     1.003458                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean     1.000106                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::stdev     1.077845                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |   107190475    100.00%    100.00% |          55      0.00%    100.00% |         115      0.00%    100.00% |          32      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total    107190683                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples       721294                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean   116.640707                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean    35.192791                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev   248.505043                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |      673943     93.44%     93.44% |       31945      4.43%     97.86% |       12096      1.68%     99.54% |        2566      0.36%     99.90% |         595      0.08%     99.98% |         134      0.02%    100.00% |          15      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total       721294                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples     47633393                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     3.099005                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.069571                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev    28.063182                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |    47557056     99.84%     99.84% |       29899      0.06%     99.90% |       34828      0.07%     99.98% |        8765      0.02%     99.99% |        2070      0.00%    100.00% |         220      0.00%    100.00% |         390      0.00%    100.00% |         153      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total     47633393                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples     46910416                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean     1.012140                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean     1.004762                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::stdev     1.364662                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |    46910201    100.00%    100.00% |         107      0.00%    100.00% |          87      0.00%    100.00% |          17      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total     46910416                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples       722977                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean   138.505421                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean    61.747389                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev   182.068704                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |      646855     89.47%     89.47% |       29792      4.12%     93.59% |       34741      4.81%     98.40% |        8748      1.21%     99.61% |        2068      0.29%     99.89% |         220      0.03%     99.92% |         388      0.05%     99.98% |         153      0.02%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total       722977                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples     98847270                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     1.008761                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.000343                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev     1.590174                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |    98846548    100.00%    100.00% |         536      0.00%    100.00% |         107      0.00%    100.00% |          55      0.00%    100.00% |          22      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total     98847270                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples     98839072                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    98839072    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total     98839072                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples         8198                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean   106.633203                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean    62.161979                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev   139.047145                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |        7476     91.19%     91.19% |         536      6.54%     97.73% |         107      1.31%     99.04% |          55      0.67%     99.71% |          22      0.27%     99.98% |           1      0.01%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total         8198                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples      1777668                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean     1.894426                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.699406                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev     6.799795                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |     1777551     99.99%     99.99% |          40      0.00%    100.00% |          36      0.00%    100.00% |          24      0.00%    100.00% |          10      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total      1777668                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples      1774738                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.809963                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.689901                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     6.416837                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |     1774627     99.99%     99.99% |          34      0.00%    100.00% |          36      0.00%    100.00% |          24      0.00%    100.00% |          10      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total      1774738                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples         2930                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean    53.054949                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    50.776110                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    22.145922                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |        2643     90.20%     90.20% |         252      8.60%     98.81% |          17      0.58%     99.39% |          12      0.41%     99.80% |           3      0.10%     99.90% |           3      0.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total         2930                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples       790830                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean     2.218278                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.090875                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    12.497276                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |      790627     99.97%     99.97% |         111      0.01%     99.99% |          58      0.01%    100.00% |          27      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total       790830                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples       772668                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      772668    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total       772668                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples        18162                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    54.047627                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    44.140788                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    63.650894                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |       17959     98.88%     98.88% |         111      0.61%     99.49% |          58      0.32%     99.81% |          27      0.15%     99.96% |           4      0.02%     99.98% |           1      0.01%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total        18162                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples       790830                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |      790830    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total       790830                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples       790830                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |      790830    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total       790830                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count      1723194                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.008483                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count      3044323                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.015120                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_stall_time     13581000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.requestToMemory.m_avg_stall_time     4.461090                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count      3053172                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.015030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count      3044323                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.018622                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseToDir.m_msg_count      1329978                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseToDir.m_buf_msgs     0.006547                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.delayHistogram::samples      1913056                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::mean     0.993839                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::stdev     0.078249                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::0         11786      0.62%      0.62% # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::1       1901270     99.38%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::total      1913056                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_hits     65199933                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_misses      1033548                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_accesses     66233481                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_hits     28620130                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_misses         5759                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_accesses     28625889                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl0.bufferFromL1.m_msg_count      1913056                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.bufferFromL1.m_buf_msgs     0.021579                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.bufferFromL1.m_stall_time    278686860                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl0.bufferFromL1.m_avg_stall_time   145.676269                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl0.bufferToL1.m_msg_count      3720314                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.bufferToL1.m_buf_msgs     0.032141                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.bufferToL1.m_stall_time   1077055598                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl0.bufferToL1.m_stall_count        50440                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl0.bufferToL1.m_avg_stall_time   289.506638                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl0.mandatoryQueue.m_msg_count     94859370                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.mandatoryQueue.m_buf_msgs     0.275650                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.mandatoryQueue.m_stall_time    109090464                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl0.mandatoryQueue.m_stall_count         2459                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl0.mandatoryQueue.m_avg_stall_time     1.150023                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl0.prefetchQueue.m_msg_count      1543384                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.prefetchQueue.m_buf_msgs     0.004467                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numMissObserved       346020                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams         9276                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested      1543384                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numHits       816168                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPartialHits       690184                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed        24886                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl1.delayHistogram::samples        71176                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::mean     0.991851                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::stdev     0.089903                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::0           580      0.81%      0.81% # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::1         70596     99.19%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::total        71176                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_hits     12418973                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_misses        55282                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_accesses     12474255                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_hits      9651699                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_misses          283                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_accesses      9651982                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl1.bufferFromL1.m_msg_count        71176                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.bufferFromL1.m_buf_msgs     4.128973                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.bufferFromL1.m_stall_time      9977086                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl1.bufferFromL1.m_avg_stall_time   140.174862                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl1.bufferToL1.m_msg_count       110830                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.bufferToL1.m_buf_msgs     0.000910                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.bufferToL1.m_stall_time     27290564                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl1.bufferToL1.m_stall_count          273                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl1.bufferToL1.m_avg_stall_time   246.238058                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl1.mandatoryQueue.m_msg_count     22126237                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.mandatoryQueue.m_buf_msgs     0.064046                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl1.prefetchQueue.m_msg_count         6061                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.prefetchQueue.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numMissObserved        52499                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams          791                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested         6061                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numHits         2878                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPartialHits           49                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed          202                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl10.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl10.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl10.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl10.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl10.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl10.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl11.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl11.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl11.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl11.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl11.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl11.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl12.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl12.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl12.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl12.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl12.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl12.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl13.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl13.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl13.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl13.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl13.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl13.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl14.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl14.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl14.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl14.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl14.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl14.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl15.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl15.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl15.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl15.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl15.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl15.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl2.delayHistogram::samples        70090                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::mean     0.992438                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::stdev     0.086629                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::0           530      0.76%      0.76% # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::1         69560     99.24%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::total        70090                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_hits     12898975                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_misses        54746                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_accesses     12953721                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_hits     10101838                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_misses          272                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_accesses     10102110                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl2.bufferFromL1.m_msg_count        70090                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.bufferFromL1.m_buf_msgs     3.867643                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.bufferFromL1.m_stall_time      9776174                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl2.bufferFromL1.m_avg_stall_time   139.480297                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl2.bufferToL1.m_msg_count       110555                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.bufferToL1.m_buf_msgs     0.000908                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.bufferToL1.m_stall_time     27185174                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl2.bufferToL1.m_stall_count          266                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl2.bufferToL1.m_avg_stall_time   245.897282                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl2.mandatoryQueue.m_msg_count     23055831                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.mandatoryQueue.m_buf_msgs     0.066737                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl2.prefetchQueue.m_msg_count         6092                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.prefetchQueue.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numMissObserved        52554                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams          787                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested         6092                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numHits         2939                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPartialHits           34                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed          181                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl3.delayHistogram::samples        72754                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::mean     0.991945                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::stdev     0.089386                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::0           586      0.81%      0.81% # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::1         72168     99.19%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::total        72754                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_hits     10484834                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_misses        51817                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_accesses     10536651                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_hits      8025464                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_misses          273                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_accesses      8025737                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl3.bufferFromL1.m_msg_count        72754                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.bufferFromL1.m_buf_msgs     2.353551                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.bufferFromL1.m_stall_time     10266110                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl3.bufferFromL1.m_avg_stall_time   141.107156                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl3.bufferToL1.m_msg_count       102129                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.bufferToL1.m_buf_msgs     0.000840                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.bufferToL1.m_stall_time     25217090                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl3.bufferToL1.m_stall_count          148                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl3.bufferToL1.m_avg_stall_time   246.914099                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl3.mandatoryQueue.m_msg_count     18562388                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.mandatoryQueue.m_buf_msgs     0.053730                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl3.prefetchQueue.m_msg_count         6253                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.prefetchQueue.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numMissObserved        47328                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams          816                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested         6253                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numHits         2982                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPartialHits           30                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed          161                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl4.delayHistogram::samples        70666                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::mean     0.992019                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::stdev     0.088981                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::0           564      0.80%      0.80% # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::1         70102     99.20%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::total        70666                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.Dcache.m_demand_hits     10887732                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl4.Dcache.m_demand_misses        50559                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl4.Dcache.m_demand_accesses     10938291                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl4.Icache.m_demand_hits      8314348                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl4.Icache.m_demand_misses          281                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl4.Icache.m_demand_accesses      8314629                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl4.bufferFromL1.m_msg_count        70666                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.bufferFromL1.m_buf_msgs     8.067555                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.bufferFromL1.m_stall_time      9957460                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl4.bufferFromL1.m_avg_stall_time   140.908782                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl4.bufferToL1.m_msg_count       100768                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.bufferToL1.m_buf_msgs     0.000826                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.bufferToL1.m_stall_time     24619964                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl4.bufferToL1.m_stall_count           77                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl4.bufferToL1.m_avg_stall_time   244.323238                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl4.mandatoryQueue.m_msg_count     19252920                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.mandatoryQueue.m_buf_msgs     0.055729                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl4.prefetchQueue.m_msg_count         6186                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.prefetchQueue.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numMissObserved        46763                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numAllocatedStreams          804                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numPrefetchRequested         6186                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numHits         2963                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numPartialHits           31                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numPagesCrossed          192                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl5.delayHistogram::samples        79266                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::mean     0.992481                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::stdev     0.086386                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::0           596      0.75%      0.75% # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::1         78670     99.25%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::total        79266                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.Dcache.m_demand_hits     11543768                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl5.Dcache.m_demand_misses        57949                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl5.Dcache.m_demand_accesses     11601717                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl5.Icache.m_demand_hits      8891222                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl5.Icache.m_demand_misses          280                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl5.Icache.m_demand_accesses      8891502                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl5.bufferFromL1.m_msg_count        79266                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.bufferFromL1.m_buf_msgs    12.806950                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.bufferFromL1.m_stall_time     11044066                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl5.bufferFromL1.m_avg_stall_time   139.329170                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl5.bufferToL1.m_msg_count       113631                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.bufferToL1.m_buf_msgs     0.000936                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.bufferToL1.m_stall_time     28225848                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl5.bufferToL1.m_stall_count          296                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl5.bufferToL1.m_avg_stall_time   248.399187                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl5.mandatoryQueue.m_msg_count     20493219                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.mandatoryQueue.m_buf_msgs     0.059319                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl5.prefetchQueue.m_msg_count         6968                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.prefetchQueue.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numMissObserved        51865                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numAllocatedStreams          559                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numPrefetchRequested         6968                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numHits         4655                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numPartialHits          101                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numPagesCrossed          145                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl6.delayHistogram::samples        77341                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::mean     0.992863                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::stdev     0.084181                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::0           552      0.71%      0.71% # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::1         76789     99.29%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::total        77341                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.Dcache.m_demand_hits     12158572                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl6.Dcache.m_demand_misses        56218                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl6.Dcache.m_demand_accesses     12214790                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl6.Icache.m_demand_hits      9381207                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl6.Icache.m_demand_misses          265                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl6.Icache.m_demand_accesses      9381472                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl6.bufferFromL1.m_msg_count        77341                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.bufferFromL1.m_buf_msgs     2.971574                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.bufferFromL1.m_stall_time     10813840                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl6.bufferFromL1.m_avg_stall_time   139.820276                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl6.bufferToL1.m_msg_count       112775                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.bufferToL1.m_buf_msgs     0.000928                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.bufferToL1.m_stall_time     27905204                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl6.bufferToL1.m_stall_count          236                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl6.bufferToL1.m_avg_stall_time   247.441401                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl6.mandatoryQueue.m_msg_count     21596262                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.mandatoryQueue.m_buf_msgs     0.062512                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl6.prefetchQueue.m_msg_count         6770                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.prefetchQueue.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numMissObserved        52246                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numAllocatedStreams          527                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numPrefetchRequested         6770                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numHits         4562                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numPartialHits          123                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numPagesCrossed          119                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl7.delayHistogram::samples        71725                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::mean     0.992332                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::stdev     0.087232                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::0           550      0.77%      0.77% # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::1         71175     99.23%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::total        71725                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.Dcache.m_demand_hits     11527764                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl7.Dcache.m_demand_misses        50814                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl7.Dcache.m_demand_accesses     11578578                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl7.Icache.m_demand_hits      8862851                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl7.Icache.m_demand_misses          270                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl7.Icache.m_demand_accesses      8863121                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl7.bufferFromL1.m_msg_count        71725                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.bufferFromL1.m_buf_msgs    13.121378                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.bufferFromL1.m_stall_time     10131814                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl7.bufferFromL1.m_avg_stall_time   141.259170                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl7.bufferToL1.m_msg_count       102239                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.bufferToL1.m_buf_msgs     0.000838                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.bufferToL1.m_stall_time     24994712                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl7.bufferToL1.m_stall_count          110                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl7.bufferToL1.m_avg_stall_time   244.473361                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl7.mandatoryQueue.m_msg_count     20441699                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.mandatoryQueue.m_buf_msgs     0.059170                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl7.prefetchQueue.m_msg_count         5858                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.prefetchQueue.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numMissObserved        48181                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numAllocatedStreams          743                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numPrefetchRequested         5858                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numHits         2876                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numPartialHits           37                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numPagesCrossed          147                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl8.delayHistogram::samples        74491                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::mean     0.779879                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::stdev     0.414331                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::0         16397     22.01%     22.01% # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::1         58094     77.99%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::total        74491                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.Dcache.m_demand_hits     10318784                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl8.Dcache.m_demand_misses        54430                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl8.Dcache.m_demand_accesses     10373214                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl8.Icache.m_demand_hits      6990313                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl8.Icache.m_demand_misses          515                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl8.Icache.m_demand_accesses      6990828                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl8.bufferFromL1.m_msg_count        74491                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.bufferFromL1.m_buf_msgs     0.557133                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.bufferFromL1.m_stall_time     11737900                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl8.bufferFromL1.m_avg_stall_time   157.574741                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl8.bufferToL1.m_msg_count       110811                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.bufferToL1.m_buf_msgs     0.001226                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.bufferToL1.m_stall_time     35844700                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl8.bufferToL1.m_stall_count         6691                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl8.bufferToL1.m_avg_stall_time   323.476009                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl8.mandatoryQueue.m_msg_count     17364042                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.mandatoryQueue.m_buf_msgs     0.068383                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl8.prefetchQueue.m_msg_count         5795                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.prefetchQueue.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numMissObserved        52224                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numAllocatedStreams          736                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numPrefetchRequested         5795                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numHits         2817                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numPartialHits           44                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numPagesCrossed          229                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl9.Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl9.Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl9.Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl9.Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl9.Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl9.Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.delayHistogram::samples      3517997                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean     0.380995                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev     2.116032                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-7      3432064     97.56%     97.56% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::8-15        69888      1.99%     99.54% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::16-23         7741      0.22%     99.76% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::24-31         4455      0.13%     99.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::32-39         3846      0.11%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::40-47            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::48-55            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-71            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total      3517997                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_hits        98311                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_misses      1763949                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_accesses      1862260                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.requestFromL2.m_msg_count        67740                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL2.m_buf_msgs     0.000348                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestFromL2.m_stall_time      1476000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.requestFromL2.m_stall_count          738                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl0.requestFromL2.m_avg_stall_time    21.789194                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.requestToL2.m_msg_count      3447030                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestToL2.m_buf_msgs     0.033938                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL2.m_msg_count      3450257                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseFromL2.m_buf_msgs     0.016985                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseToL2.m_msg_count        79132                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL2.m_buf_msgs     0.000779                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.unblockToL2.m_msg_count      1760324                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockToL2.m_buf_msgs     0.008666                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.delayHistogram::samples        69823                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean     1.807499                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev     4.693803                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-15        67761     97.05%     97.05% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::16-31         1723      2.47%     99.51% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::32-47          276      0.40%     99.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::48-63           49      0.07%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-79           10      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::96-111            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::112-127            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total        69823                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_hits        31118                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_misses        30245                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_accesses        61363                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.requestFromL2.m_msg_count        32167                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL2.m_buf_msgs     0.000346                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestFromL2.m_stall_time     19086500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.requestFromL2.m_stall_count         9542                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.requestFromL2.m_avg_stall_time   593.356546                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.requestToL2.m_msg_count        34387                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestToL2.m_buf_msgs     0.000339                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL2.m_msg_count        37656                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseFromL2.m_buf_msgs     0.000185                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseToL2.m_msg_count        41380                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL2.m_buf_msgs     0.000407                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.unblockToL2.m_msg_count        27870                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockToL2.m_buf_msgs     0.000137                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.delayHistogram::samples        66814                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean     1.902116                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev     4.947850                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-15        64671     96.79%     96.79% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::16-31         1758      2.63%     99.42% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::32-47          311      0.47%     99.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::48-63           59      0.09%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-79            5      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::80-95            5      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::96-111            4      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::112-127            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total        66814                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_hits        31543                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_misses        29335                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_accesses        60878                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.requestFromL2.m_msg_count        30892                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL2.m_buf_msgs     0.000328                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestFromL2.m_stall_time     17894000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.requestFromL2.m_stall_count         8946                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl2.requestFromL2.m_avg_stall_time   579.243817                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.requestToL2.m_msg_count        33396                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestToL2.m_buf_msgs     0.000329                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL2.m_msg_count        35922                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseFromL2.m_buf_msgs     0.000177                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseToL2.m_msg_count        39039                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL2.m_buf_msgs     0.000384                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.unblockToL2.m_msg_count        26817                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockToL2.m_buf_msgs     0.000132                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.delayHistogram::samples        75511                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean     1.821311                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev     4.731736                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-15        73684     97.58%     97.58% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::16-31         1418      1.88%     99.46% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::32-47          283      0.37%     99.83% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::48-63           77      0.10%     99.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-79           35      0.05%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::80-95            7      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::96-111            4      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::112-127            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total        75511                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_hits        26179                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_misses        31867                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_accesses        58046                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.requestFromL2.m_msg_count        36058                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL2.m_buf_msgs     0.000465                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestFromL2.m_stall_time     29153500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.requestFromL2.m_stall_count        14576                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl3.requestFromL2.m_avg_stall_time   808.516834                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.requestToL2.m_msg_count        34490                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestToL2.m_buf_msgs     0.000340                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL2.m_msg_count        39453                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseFromL2.m_buf_msgs     0.000194                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseToL2.m_msg_count        47672                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL2.m_buf_msgs     0.000469                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.unblockToL2.m_msg_count        30984                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockToL2.m_buf_msgs     0.000153                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.delayHistogram::samples        72631                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::mean     1.863268                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::stdev     4.663749                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::0-15        70747     97.41%     97.41% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::16-31         1494      2.06%     99.46% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::32-47          299      0.41%     99.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::48-63           65      0.09%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::64-79           17      0.02%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::80-95            5      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::96-111            4      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::total        72631                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.cache.m_demand_hits        26248                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.cache.m_demand_misses        30543                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.cache.m_demand_accesses        56791                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.requestFromL2.m_msg_count        35374                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestFromL2.m_buf_msgs     0.000446                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.requestFromL2.m_stall_time     27602500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.requestFromL2.m_stall_count        13799                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl4.requestFromL2.m_avg_stall_time   780.304744                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.requestToL2.m_msg_count        33082                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestToL2.m_buf_msgs     0.000326                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseFromL2.m_msg_count        37257                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseFromL2.m_buf_msgs     0.000183                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseToL2.m_msg_count        46863                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseToL2.m_buf_msgs     0.000461                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.unblockToL2.m_msg_count        30055                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.unblockToL2.m_buf_msgs     0.000148                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.delayHistogram::samples        84874                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::mean     1.638382                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::stdev     4.317465                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::0-15        82893     97.67%     97.67% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::16-31         1601      1.89%     99.55% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::32-47          315      0.37%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::48-63           51      0.06%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::64-79           10      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::80-95            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::96-111            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::112-127            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::total        84874                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.cache.m_demand_hits        28667                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.cache.m_demand_misses        36266                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.cache.m_demand_accesses        64933                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.requestFromL2.m_msg_count        38105                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestFromL2.m_buf_msgs     0.000464                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.requestFromL2.m_stall_time     28095000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.requestFromL2.m_stall_count        14044                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl5.requestFromL2.m_avg_stall_time   737.304816                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.requestToL2.m_msg_count        40315                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestToL2.m_buf_msgs     0.000397                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseFromL2.m_msg_count        46769                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseFromL2.m_buf_msgs     0.000230                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseToL2.m_msg_count        50369                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseToL2.m_buf_msgs     0.000496                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.unblockToL2.m_msg_count        34095                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.unblockToL2.m_buf_msgs     0.000168                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.delayHistogram::samples        78370                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::mean     1.775412                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::stdev     4.500073                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::0-15        76378     97.46%     97.46% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::16-31         1617      2.06%     99.52% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::32-47          302      0.39%     99.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::48-63           54      0.07%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::64-79           15      0.02%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::80-95            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::96-111            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::112-127            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::total        78370                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.cache.m_demand_hits        29599                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.cache.m_demand_misses        33428                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.cache.m_demand_accesses        63027                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.requestFromL2.m_msg_count        36876                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestFromL2.m_buf_msgs     0.000459                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.requestFromL2.m_stall_time     28177500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.requestFromL2.m_stall_count        14088                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl6.requestFromL2.m_avg_stall_time   764.114871                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.requestToL2.m_msg_count        37257                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestToL2.m_buf_msgs     0.000367                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseFromL2.m_msg_count        41494                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseFromL2.m_buf_msgs     0.000204                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseToL2.m_msg_count        48354                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseToL2.m_buf_msgs     0.000476                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.unblockToL2.m_msg_count        31994                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.unblockToL2.m_buf_msgs     0.000157                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.delayHistogram::samples        67382                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::mean     2.220237                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::stdev     5.378332                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::0-15        65076     96.58%     96.58% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::16-31         1696      2.52%     99.09% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::32-47          499      0.74%     99.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::48-63           71      0.11%     99.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::64-79           30      0.04%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::80-95            5      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::96-111            4      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::112-127            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::total        67382                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.cache.m_demand_hits        28171                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.cache.m_demand_misses        28653                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.cache.m_demand_accesses        56824                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.requestFromL2.m_msg_count        32974                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestFromL2.m_buf_msgs     0.000454                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.requestFromL2.m_stall_time     29601000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.requestFromL2.m_stall_count        14797                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl7.requestFromL2.m_avg_stall_time   897.707285                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.requestToL2.m_msg_count        31316                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestToL2.m_buf_msgs     0.000308                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseFromL2.m_msg_count        34408                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseFromL2.m_buf_msgs     0.000169                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseToL2.m_msg_count        42973                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseToL2.m_buf_msgs     0.000423                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.unblockToL2.m_msg_count        27056                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.unblockToL2.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.delayHistogram::samples        92957                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::mean     2.029949                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::stdev     4.923402                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::0-15        89833     96.64%     96.64% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::16-31         2716      2.92%     99.56% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::32-47          307      0.33%     99.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::48-63           73      0.08%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::64-79           16      0.02%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::80-95            8      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::96-111            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::112-127            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::total        92957                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.cache.m_demand_hits        14946                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.cache.m_demand_misses        45687                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.cache.m_demand_accesses        60633                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.requestFromL2.m_msg_count        17734                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestFromL2.m_buf_msgs     0.000237                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.requestFromL2.m_stall_time     15195000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.requestFromL2.m_stall_count         7173                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl8.requestFromL2.m_avg_stall_time   856.828691                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.requestToL2.m_msg_count        72334                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestToL2.m_buf_msgs     0.000712                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseFromL2.m_msg_count        75223                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseFromL2.m_buf_msgs     0.000370                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseToL2.m_msg_count        21030                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseToL2.m_buf_msgs     0.000207                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.unblockToL2.m_msg_count        41328                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.unblockToL2.m_buf_msgs     0.000203                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.fullyBusyCycles            2251                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::samples      9076650                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean     2.264908                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev     7.014627                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-255      9075658     99.99%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::256-511          808      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::512-767          139      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::768-1023           31      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::1024-1279           12      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::1536-1791            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::1792-2047            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total      9076650                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count      1723194                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.016966                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count       256468                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.001263                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count      3763607                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.021727                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_time    325009500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_count        11385                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_avg_stall_time    86.355855                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L2cache.m_demand_hits       173742                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses      1856231                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses      2029973                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count      4960548                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.031657                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count      3302520                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.016257                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count      2010523                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.009897                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.msg_count.Control        11259501                       (Unspecified)
system.ruby.network.msg_byte.Control         90076008                       (Unspecified)
system.ruby.network.msg_count.Request_Control       912308                       (Unspecified)
system.ruby.network.msg_byte.Request_Control      7298464                       (Unspecified)
system.ruby.network.msg_count.Response_Data     15388722                       (Unspecified)
system.ruby.network.msg_byte.Response_Data   1107987984                       (Unspecified)
system.ruby.network.msg_count.Response_Control     15830937                       (Unspecified)
system.ruby.network.msg_byte.Response_Control    126647496                       (Unspecified)
system.ruby.network.msg_count.Writeback_Data      5147829                       (Unspecified)
system.ruby.network.msg_byte.Writeback_Data    370643688                       (Unspecified)
system.ruby.network.msg_count.Writeback_Control       157389                       (Unspecified)
system.ruby.network.msg_byte.Writeback_Control      1259112                       (Unspecified)
system.ruby.network.int_links16.buffers0.m_msg_count      3447030                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links16.buffers0.m_buf_msgs     0.016969                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links16.buffers1.m_msg_count        79132                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links16.buffers1.m_buf_msgs     0.000390                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links16.buffers2.m_msg_count      1760324                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links16.buffers2.m_buf_msgs     0.008666                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links17.buffers0.m_msg_count        34387                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links17.buffers0.m_buf_msgs     0.000169                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links17.buffers1.m_msg_count        41380                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links17.buffers1.m_buf_msgs     0.000204                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links17.buffers2.m_msg_count        27870                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links17.buffers2.m_buf_msgs     0.000137                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links18.buffers0.m_msg_count        33396                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links18.buffers0.m_buf_msgs     0.000164                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links18.buffers1.m_msg_count        39039                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links18.buffers1.m_buf_msgs     0.000192                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links18.buffers2.m_msg_count        26817                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links18.buffers2.m_buf_msgs     0.000132                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links19.buffers0.m_msg_count        34490                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links19.buffers0.m_buf_msgs     0.000170                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links19.buffers1.m_msg_count        47672                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links19.buffers1.m_buf_msgs     0.000235                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links19.buffers2.m_msg_count        30984                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links19.buffers2.m_buf_msgs     0.000153                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links20.buffers0.m_msg_count        33082                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links20.buffers0.m_buf_msgs     0.000163                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links20.buffers1.m_msg_count        46863                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links20.buffers1.m_buf_msgs     0.000231                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links20.buffers2.m_msg_count        30055                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links20.buffers2.m_buf_msgs     0.000148                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links21.buffers0.m_msg_count        40315                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links21.buffers0.m_buf_msgs     0.000198                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links21.buffers1.m_msg_count        50369                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links21.buffers1.m_buf_msgs     0.000248                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links21.buffers2.m_msg_count        34095                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links21.buffers2.m_buf_msgs     0.000168                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links22.buffers0.m_msg_count        37257                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links22.buffers0.m_buf_msgs     0.000183                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links22.buffers1.m_msg_count        48354                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links22.buffers1.m_buf_msgs     0.000238                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links22.buffers2.m_msg_count        31994                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links22.buffers2.m_buf_msgs     0.000157                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links23.buffers0.m_msg_count        31316                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links23.buffers0.m_buf_msgs     0.000154                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links23.buffers1.m_msg_count        42973                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links23.buffers1.m_buf_msgs     0.000212                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links23.buffers2.m_msg_count        27056                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links23.buffers2.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links24.buffers0.m_msg_count        72334                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links24.buffers0.m_buf_msgs     0.000356                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links24.buffers1.m_msg_count        21030                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links24.buffers1.m_buf_msgs     0.000104                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links24.buffers2.m_msg_count        41328                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links24.buffers2.m_buf_msgs     0.000203                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links32.buffers0.m_msg_count      1723194                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links32.buffers0.m_buf_msgs     0.008483                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links32.buffers1.m_msg_count      4960548                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links32.buffers1.m_buf_msgs     0.024419                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links32.buffers2.m_msg_count       256468                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links32.buffers2.m_buf_msgs     0.001263                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links33.buffers1.m_msg_count      3053172                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links33.buffers1.m_buf_msgs     0.015030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links50.buffers1.m_msg_count      3450257                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links50.buffers1.m_buf_msgs     0.016985                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links50.buffers2.m_msg_count        67740                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links50.buffers2.m_buf_msgs     0.000333                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links51.buffers1.m_msg_count        37656                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links51.buffers1.m_buf_msgs     0.000185                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links51.buffers2.m_msg_count        32167                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links51.buffers2.m_buf_msgs     0.000158                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links52.buffers1.m_msg_count        35922                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links52.buffers1.m_buf_msgs     0.000177                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links52.buffers2.m_msg_count        30892                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links52.buffers2.m_buf_msgs     0.000152                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links53.buffers1.m_msg_count        39453                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links53.buffers1.m_buf_msgs     0.000194                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links53.buffers2.m_msg_count        36058                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links53.buffers2.m_buf_msgs     0.000178                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links54.buffers1.m_msg_count        37257                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links54.buffers1.m_buf_msgs     0.000183                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links54.buffers2.m_msg_count        35374                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links54.buffers2.m_buf_msgs     0.000174                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links55.buffers1.m_msg_count        46769                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links55.buffers1.m_buf_msgs     0.000230                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links55.buffers2.m_msg_count        38105                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links55.buffers2.m_buf_msgs     0.000188                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links56.buffers1.m_msg_count        41494                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links56.buffers1.m_buf_msgs     0.000204                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links56.buffers2.m_msg_count        36876                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links56.buffers2.m_buf_msgs     0.000182                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links57.buffers1.m_msg_count        34408                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links57.buffers1.m_buf_msgs     0.000169                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links57.buffers2.m_msg_count        32974                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links57.buffers2.m_buf_msgs     0.000162                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links58.buffers1.m_msg_count        75223                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links58.buffers1.m_buf_msgs     0.000370                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links58.buffers2.m_msg_count        17734                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links58.buffers2.m_buf_msgs     0.000087                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links66.buffers0.m_msg_count      3763607                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links66.buffers0.m_buf_msgs     0.018527                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links66.buffers1.m_msg_count      3302520                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links66.buffers1.m_buf_msgs     0.016257                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links66.buffers2.m_msg_count      2010523                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links66.buffers2.m_buf_msgs     0.009897                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links67.buffers0.m_msg_count      1723194                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links67.buffers0.m_buf_msgs     0.008483                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links67.buffers1.m_msg_count      1329978                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links67.buffers1.m_buf_msgs     0.006547                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers10.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers10.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers10.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers10.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers10.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers10.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers10.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers10.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers10.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers10.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers10.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers10.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers10.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers10.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers10.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers11.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers11.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers11.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers11.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers11.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers11.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers11.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers11.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers11.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers11.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers11.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers11.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers11.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers11.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers11.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers12.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers12.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers12.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers12.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers12.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers12.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers12.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers12.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers12.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers12.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers12.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers12.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers12.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers12.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers12.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers12.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers13.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers13.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers13.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers13.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers13.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers13.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers13.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers13.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers13.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers13.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers13.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers13.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers13.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers13.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers13.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers13.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers14.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers14.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers14.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers14.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers14.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers14.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers14.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers14.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers14.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers14.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers14.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers14.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers14.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers14.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers14.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers14.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers15.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers15.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers15.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers15.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers15.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers15.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers15.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers15.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers15.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers15.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers15.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers15.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers15.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers15.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers15.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers15.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.percent_links_utilized     4.457556                       (Unspecified)
system.ruby.network.routers16.msg_count.Control::0      1763949                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Control::0     14111592                       (Unspecified)
system.ruby.network.routers16.msg_count.Request_Control::2        67740                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Request_Control::2       541920                       (Unspecified)
system.ruby.network.routers16.msg_count.Response_Data::1      1787692                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Response_Data::1    128713824                       (Unspecified)
system.ruby.network.routers16.msg_count.Response_Control::1      1741609                       (Unspecified)
system.ruby.network.routers16.msg_count.Response_Control::2      1760324                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Response_Control::1     13932872                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Response_Control::2     14082592                       (Unspecified)
system.ruby.network.routers16.msg_count.Writeback_Data::0      1639188                       (Unspecified)
system.ruby.network.routers16.msg_count.Writeback_Data::1           88                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Writeback_Data::0    118021536                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Writeback_Data::1         6336                       (Unspecified)
system.ruby.network.routers16.msg_count.Writeback_Control::0        43893                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Writeback_Control::0       351144                       (Unspecified)
system.ruby.network.routers16.port_buffers1.m_msg_count      3450257                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers1.m_buf_msgs     0.016985                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers2.m_msg_count        67740                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers2.m_buf_msgs     0.000333                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers3.m_msg_count      3447030                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers3.m_buf_msgs     0.054340                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers3.m_stall_time   3795779000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers16.port_buffers3.m_avg_stall_time  1101.173764                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers16.port_buffers4.m_msg_count        79132                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers4.m_buf_msgs     0.001038                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers4.m_stall_time     65906500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers16.port_buffers4.m_avg_stall_time   832.867866                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers16.port_buffers5.m_msg_count      1760324                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers5.m_buf_msgs     0.008674                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers5.m_stall_time       816000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers16.port_buffers5.m_avg_stall_time     0.463551                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers16.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers16.throttle00.acc_link_utilization 8802330.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers16.throttle00.link_utilization     4.333145                       # Average link utilization (Ratio)
system.ruby.network.routers16.throttle00.total_msg_count      3517997                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers16.throttle00.total_msg_bytes    140837288                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle00.total_data_msg_bytes    112693312                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers16.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers16.throttle00.total_bw_sat_cy      7043332                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers16.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers16.throttle00.avg_bandwidth         1.29                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle00.avg_useful_bandwidth         1.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle00.msg_count.Request_Control::2        67740                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_bytes.Request_Control::2       541920                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_count.Response_Data::1      1760833                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_bytes.Response_Data::1    126779976                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_count.Response_Control::1      1689424                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_bytes.Response_Control::1     13515392                       (Unspecified)
system.ruby.network.routers16.throttle01.acc_link_utilization      9307783                       # Accumulated link utilization (Count)
system.ruby.network.routers16.throttle01.link_utilization     4.581966                       # Average link utilization (Ratio)
system.ruby.network.routers16.throttle01.total_msg_count      5286486                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers16.throttle01.total_msg_bytes    148924528                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle01.total_data_msg_bytes    106632640                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle01.total_msg_wait_time   3862501500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers16.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers16.throttle01.total_bw_sat_cy      6917286                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers16.throttle01.avg_msg_wait_time   730.636854                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers16.throttle01.avg_bandwidth         1.37                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle01.avg_useful_bandwidth         0.98                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle01.msg_count.Control::0      1763949                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Control::0     14111592                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Response_Data::1        26859                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Response_Data::1      1933848                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Response_Control::1        52185                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Response_Control::2      1760324                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Response_Control::1       417480                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Response_Control::2     14082592                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Writeback_Data::0      1639188                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Writeback_Data::1           88                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Writeback_Data::0    118021536                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Writeback_Data::1         6336                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Writeback_Control::0        43893                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Writeback_Control::0       351144                       (Unspecified)
system.ruby.network.routers17.percent_links_utilized     0.081237                       (Unspecified)
system.ruby.network.routers17.msg_count.Control::0        30245                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Control::0       241960                       (Unspecified)
system.ruby.network.routers17.msg_count.Request_Control::2        32167                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Request_Control::2       257336                       (Unspecified)
system.ruby.network.routers17.msg_count.Response_Data::1        50502                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Response_Data::1      3636144                       (Unspecified)
system.ruby.network.routers17.msg_count.Response_Control::1        22263                       (Unspecified)
system.ruby.network.routers17.msg_count.Response_Control::2        27870                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Response_Control::1       178104                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Response_Control::2       222960                       (Unspecified)
system.ruby.network.routers17.msg_count.Writeback_Data::0         4057                       (Unspecified)
system.ruby.network.routers17.msg_count.Writeback_Data::1         6271                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Writeback_Data::0       292104                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Writeback_Data::1       451512                       (Unspecified)
system.ruby.network.routers17.msg_count.Writeback_Control::0           85                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Writeback_Control::0          680                       (Unspecified)
system.ruby.network.routers17.port_buffers1.m_msg_count        37656                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers1.m_buf_msgs     0.000185                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers2.m_msg_count        32167                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers2.m_buf_msgs     0.000158                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers3.m_msg_count        34387                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers3.m_buf_msgs     0.000277                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers3.m_stall_time     10953000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers17.port_buffers3.m_avg_stall_time   318.521534                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers17.port_buffers4.m_msg_count        41380                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers4.m_buf_msgs     0.000675                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers4.m_stall_time     47835000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers17.port_buffers4.m_avg_stall_time  1155.993233                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers17.port_buffers5.m_msg_count        27870                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers5.m_buf_msgs     0.000137                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers5.m_stall_time         7000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers17.port_buffers5.m_avg_stall_time     0.251166                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers17.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers17.throttle00.acc_link_utilization 143647.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers17.throttle00.link_utilization     0.070714                       # Average link utilization (Ratio)
system.ruby.network.routers17.throttle00.total_msg_count        69823                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers17.throttle00.total_msg_bytes      2298360                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle00.total_data_msg_bytes      1739776                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers17.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers17.throttle00.total_bw_sat_cy       108755                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers17.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers17.throttle00.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle00.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle00.msg_count.Request_Control::2        32167                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_bytes.Request_Control::2       257336                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_count.Response_Data::1        27184                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_bytes.Response_Data::1      1957248                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_count.Response_Control::1        10472                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_bytes.Response_Control::1        83776                       (Unspecified)
system.ruby.network.routers17.throttle01.acc_link_utilization 186402.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers17.throttle01.link_utilization     0.091761                       # Average link utilization (Ratio)
system.ruby.network.routers17.throttle01.total_msg_count       103637                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers17.throttle01.total_msg_bytes      2982440                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle01.total_data_msg_bytes      2153344                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle01.total_msg_wait_time     58795000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers17.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers17.throttle01.total_bw_sat_cy       138682                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers17.throttle01.avg_msg_wait_time   567.316692                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers17.throttle01.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle01.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle01.msg_count.Control::0        30245                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Control::0       241960                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Response_Data::1        23318                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Response_Data::1      1678896                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Response_Control::1        11791                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Response_Control::2        27870                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Response_Control::1        94328                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Response_Control::2       222960                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Writeback_Data::0         4057                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Writeback_Data::1         6271                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Writeback_Data::0       292104                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Writeback_Data::1       451512                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Writeback_Control::0           85                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Writeback_Control::0          680                       (Unspecified)
system.ruby.network.routers18.percent_links_utilized     0.078157                       (Unspecified)
system.ruby.network.routers18.msg_count.Control::0        29335                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Control::0       234680                       (Unspecified)
system.ruby.network.routers18.msg_count.Request_Control::2        30892                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Request_Control::2       247136                       (Unspecified)
system.ruby.network.routers18.msg_count.Response_Data::1        47742                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Response_Data::1      3437424                       (Unspecified)
system.ruby.network.routers18.msg_count.Response_Control::1        20319                       (Unspecified)
system.ruby.network.routers18.msg_count.Response_Control::2        26817                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Response_Control::1       162552                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Response_Control::2       214536                       (Unspecified)
system.ruby.network.routers18.msg_count.Writeback_Data::0         3984                       (Unspecified)
system.ruby.network.routers18.msg_count.Writeback_Data::1         6900                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Writeback_Data::0       286848                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Writeback_Data::1       496800                       (Unspecified)
system.ruby.network.routers18.msg_count.Writeback_Control::0           77                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Writeback_Control::0          616                       (Unspecified)
system.ruby.network.routers18.port_buffers1.m_msg_count        35922                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers1.m_buf_msgs     0.000177                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers2.m_msg_count        30892                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers2.m_buf_msgs     0.000152                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers3.m_msg_count        33396                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers3.m_buf_msgs     0.000267                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers3.m_stall_time     10441000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers18.port_buffers3.m_avg_stall_time   312.642233                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers18.port_buffers4.m_msg_count        39039                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers4.m_buf_msgs     0.000683                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers4.m_stall_time     49842500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers18.port_buffers4.m_avg_stall_time  1276.736084                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers18.port_buffers5.m_msg_count        26817                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers5.m_buf_msgs     0.000132                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers5.m_stall_time         7500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers18.port_buffers5.m_avg_stall_time     0.279673                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers18.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers18.throttle00.acc_link_utilization       140959                       # Accumulated link utilization (Count)
system.ruby.network.routers18.throttle00.link_utilization     0.069390                       # Average link utilization (Ratio)
system.ruby.network.routers18.throttle00.total_msg_count        66814                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers18.throttle00.total_msg_bytes      2255344                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle00.total_data_msg_bytes      1720832                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers18.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers18.throttle00.total_bw_sat_cy       107569                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers18.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers18.throttle00.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle00.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle00.msg_count.Request_Control::2        30892                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_bytes.Request_Control::2       247136                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_count.Response_Data::1        26888                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_bytes.Response_Data::1      1935936                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_count.Response_Control::1         9034                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_bytes.Response_Control::1        72272                       (Unspecified)
system.ruby.network.routers18.throttle01.acc_link_utilization       176578                       # Accumulated link utilization (Count)
system.ruby.network.routers18.throttle01.link_utilization     0.086924                       # Average link utilization (Ratio)
system.ruby.network.routers18.throttle01.total_msg_count        99252                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers18.throttle01.total_msg_bytes      2825248                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle01.total_data_msg_bytes      2031232                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle01.total_msg_wait_time     60291000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers18.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers18.throttle01.total_bw_sat_cy       130789                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers18.throttle01.avg_msg_wait_time   607.453754                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers18.throttle01.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle01.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle01.msg_count.Control::0        29335                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Control::0       234680                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Response_Data::1        20854                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Response_Data::1      1501488                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Response_Control::1        11285                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Response_Control::2        26817                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Response_Control::1        90280                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Response_Control::2       214536                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Writeback_Data::0         3984                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Writeback_Data::1         6900                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Writeback_Data::0       286848                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Writeback_Data::1       496800                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Writeback_Control::0           77                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Writeback_Control::0          616                       (Unspecified)
system.ruby.network.routers19.percent_links_utilized     0.085080                       (Unspecified)
system.ruby.network.routers19.msg_count.Control::0        31867                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Control::0       254936                       (Unspecified)
system.ruby.network.routers19.msg_count.Request_Control::2        36058                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Request_Control::2       288464                       (Unspecified)
system.ruby.network.routers19.msg_count.Response_Data::1        55736                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Response_Data::1      4012992                       (Unspecified)
system.ruby.network.routers19.msg_count.Response_Control::1        26893                       (Unspecified)
system.ruby.network.routers19.msg_count.Response_Control::2        30984                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Response_Control::1       215144                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Response_Control::2       247872                       (Unspecified)
system.ruby.network.routers19.msg_count.Writeback_Data::0         2601                       (Unspecified)
system.ruby.network.routers19.msg_count.Writeback_Data::1         4496                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Writeback_Data::0       187272                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Writeback_Data::1       323712                       (Unspecified)
system.ruby.network.routers19.msg_count.Writeback_Control::0           22                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Writeback_Control::0          176                       (Unspecified)
system.ruby.network.routers19.port_buffers1.m_msg_count        39453                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers1.m_buf_msgs     0.000194                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers2.m_msg_count        36058                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers2.m_buf_msgs     0.000178                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers3.m_msg_count        34490                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers3.m_buf_msgs     0.000245                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers3.m_stall_time      7648000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers19.port_buffers3.m_avg_stall_time   221.745433                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers19.port_buffers4.m_msg_count        47672                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers4.m_buf_msgs     0.000695                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers4.m_stall_time     46788500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers19.port_buffers4.m_avg_stall_time   981.467109                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers19.port_buffers5.m_msg_count        30984                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers5.m_buf_msgs     0.000153                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers5.m_stall_time         7500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers19.port_buffers5.m_avg_stall_time     0.242060                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers19.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers19.throttle00.acc_link_utilization 146287.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers19.throttle00.link_utilization     0.072013                       # Average link utilization (Ratio)
system.ruby.network.routers19.throttle00.total_msg_count        75511                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers19.throttle00.total_msg_bytes      2340600                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle00.total_data_msg_bytes      1736512                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers19.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers19.throttle00.total_bw_sat_cy       108566                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers19.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers19.throttle00.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle00.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle00.msg_count.Request_Control::2        36058                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_bytes.Request_Control::2       288464                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_count.Response_Data::1        27133                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_bytes.Response_Data::1      1953576                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_count.Response_Control::1        12320                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_bytes.Response_Control::1        98560                       (Unspecified)
system.ruby.network.routers19.throttle01.acc_link_utilization       199373                       # Accumulated link utilization (Count)
system.ruby.network.routers19.throttle01.link_utilization     0.098146                       # Average link utilization (Ratio)
system.ruby.network.routers19.throttle01.total_msg_count       113146                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers19.throttle01.total_msg_bytes      3189968                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle01.total_data_msg_bytes      2284800                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle01.total_msg_wait_time     54444000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers19.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers19.throttle01.total_bw_sat_cy       146266                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers19.throttle01.avg_msg_wait_time   481.183603                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers19.throttle01.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle01.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle01.msg_count.Control::0        31867                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Control::0       254936                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Response_Data::1        28603                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Response_Data::1      2059416                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Response_Control::1        14573                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Response_Control::2        30984                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Response_Control::1       116584                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Response_Control::2       247872                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Writeback_Data::0         2601                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Writeback_Data::1         4496                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Writeback_Data::0       187272                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Writeback_Data::1       323712                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Writeback_Control::0           22                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Writeback_Control::0          176                       (Unspecified)
system.ruby.network.routers2.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.percent_links_utilized     0.083332                       (Unspecified)
system.ruby.network.routers20.msg_count.Control::0        30543                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Control::0       244344                       (Unspecified)
system.ruby.network.routers20.msg_count.Request_Control::2        35374                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Request_Control::2       282992                       (Unspecified)
system.ruby.network.routers20.msg_count.Response_Data::1        54491                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Response_Data::1      3923352                       (Unspecified)
system.ruby.network.routers20.msg_count.Response_Control::1        24840                       (Unspecified)
system.ruby.network.routers20.msg_count.Response_Control::2        30055                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Response_Control::1       198720                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Response_Control::2       240440                       (Unspecified)
system.ruby.network.routers20.msg_count.Writeback_Data::0         2531                       (Unspecified)
system.ruby.network.routers20.msg_count.Writeback_Data::1         4789                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Writeback_Data::0       182232                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Writeback_Data::1       344808                       (Unspecified)
system.ruby.network.routers20.msg_count.Writeback_Control::0            8                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Writeback_Control::0           64                       (Unspecified)
system.ruby.network.routers20.port_buffers1.m_msg_count        37257                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers1.m_buf_msgs     0.000183                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers2.m_msg_count        35374                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers2.m_buf_msgs     0.000174                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers3.m_msg_count        33082                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers3.m_buf_msgs     0.000234                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers3.m_stall_time      7218500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers20.port_buffers3.m_avg_stall_time   218.200230                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers20.port_buffers4.m_msg_count        46863                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers4.m_buf_msgs     0.000737                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers4.m_stall_time     51398000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers20.port_buffers4.m_avg_stall_time  1096.771440                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers20.port_buffers5.m_msg_count        30055                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers5.m_buf_msgs     0.000148                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers5.m_stall_time         3000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers20.port_buffers5.m_avg_stall_time     0.099817                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers20.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers20.throttle00.acc_link_utilization 142251.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers20.throttle00.link_utilization     0.070027                       # Average link utilization (Ratio)
system.ruby.network.routers20.throttle00.total_msg_count        72631                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers20.throttle00.total_msg_bytes      2276024                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle00.total_data_msg_bytes      1694976                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers20.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers20.throttle00.total_bw_sat_cy       105966                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers20.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers20.throttle00.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle00.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle00.msg_count.Request_Control::2        35374                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_bytes.Request_Control::2       282992                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_count.Response_Data::1        26484                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_bytes.Response_Data::1      1906848                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_count.Response_Control::1        10773                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_bytes.Response_Control::1        86184                       (Unspecified)
system.ruby.network.routers20.throttle01.acc_link_utilization       196308                       # Accumulated link utilization (Count)
system.ruby.network.routers20.throttle01.link_utilization     0.096637                       # Average link utilization (Ratio)
system.ruby.network.routers20.throttle01.total_msg_count       110000                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers20.throttle01.total_msg_bytes      3140928                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle01.total_data_msg_bytes      2260928                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle01.total_msg_wait_time     58619500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers20.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers20.throttle01.total_bw_sat_cy       144747                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers20.throttle01.avg_msg_wait_time   532.904545                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers20.throttle01.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle01.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle01.msg_count.Control::0        30543                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Control::0       244344                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Response_Data::1        28007                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Response_Data::1      2016504                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Response_Control::1        14067                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Response_Control::2        30055                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Response_Control::1       112536                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Response_Control::2       240440                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Writeback_Data::0         2531                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Writeback_Data::1         4789                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Writeback_Data::0       182232                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Writeback_Data::1       344808                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Writeback_Control::0            8                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Writeback_Control::0           64                       (Unspecified)
system.ruby.network.routers21.percent_links_utilized     0.092608                       (Unspecified)
system.ruby.network.routers21.msg_count.Control::0        36266                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Control::0       290128                       (Unspecified)
system.ruby.network.routers21.msg_count.Request_Control::2        38105                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Request_Control::2       304840                       (Unspecified)
system.ruby.network.routers21.msg_count.Response_Data::1        59730                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Response_Data::1      4300560                       (Unspecified)
system.ruby.network.routers21.msg_count.Response_Control::1        33304                       (Unspecified)
system.ruby.network.routers21.msg_count.Response_Control::2        34095                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Response_Control::1       266432                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Response_Control::2       272760                       (Unspecified)
system.ruby.network.routers21.msg_count.Writeback_Data::0         4021                       (Unspecified)
system.ruby.network.routers21.msg_count.Writeback_Data::1         4104                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Writeback_Data::0       289512                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Writeback_Data::1       295488                       (Unspecified)
system.ruby.network.routers21.msg_count.Writeback_Control::0           28                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Writeback_Control::0          224                       (Unspecified)
system.ruby.network.routers21.port_buffers1.m_msg_count        46769                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers1.m_buf_msgs     0.000230                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers2.m_msg_count        38105                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers2.m_buf_msgs     0.000188                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers3.m_msg_count        40315                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers3.m_buf_msgs     0.000304                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers3.m_stall_time     10769000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers21.port_buffers3.m_avg_stall_time   267.121419                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers21.port_buffers4.m_msg_count        50369                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers4.m_buf_msgs     0.000756                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers4.m_stall_time     51629000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers21.port_buffers4.m_avg_stall_time  1025.015386                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers21.port_buffers5.m_msg_count        34095                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers5.m_buf_msgs     0.000168                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers5.m_stall_time         8000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers21.port_buffers5.m_avg_stall_time     0.234639                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers21.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers21.throttle00.acc_link_utilization       162413                       # Accumulated link utilization (Count)
system.ruby.network.routers21.throttle00.link_utilization     0.079951                       # Average link utilization (Ratio)
system.ruby.network.routers21.throttle00.total_msg_count        84874                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers21.throttle00.total_msg_bytes      2598608                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle00.total_data_msg_bytes      1919616                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers21.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers21.throttle00.total_bw_sat_cy       120002                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers21.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers21.throttle00.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle00.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle00.msg_count.Request_Control::2        38105                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_bytes.Request_Control::2       304840                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_count.Response_Data::1        29994                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_bytes.Response_Data::1      2159568                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_count.Response_Control::1        16775                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_bytes.Response_Control::1       134200                       (Unspecified)
system.ruby.network.routers21.throttle01.acc_link_utilization 213833.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers21.throttle01.link_utilization     0.105264                       # Average link utilization (Ratio)
system.ruby.network.routers21.throttle01.total_msg_count       124779                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers21.throttle01.total_msg_bytes      3421336                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle01.total_data_msg_bytes      2423104                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle01.total_msg_wait_time     62406000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers21.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers21.throttle01.total_bw_sat_cy       155479                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers21.throttle01.avg_msg_wait_time   500.132234                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers21.throttle01.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle01.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle01.msg_count.Control::0        36266                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Control::0       290128                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Response_Data::1        29736                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Response_Data::1      2140992                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Response_Control::1        16529                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Response_Control::2        34095                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Response_Control::1       132232                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Response_Control::2       272760                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Writeback_Data::0         4021                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Writeback_Data::1         4104                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Writeback_Data::0       289512                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Writeback_Data::1       295488                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Writeback_Control::0           28                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Writeback_Control::0          224                       (Unspecified)
system.ruby.network.routers22.percent_links_utilized     0.088977                       (Unspecified)
system.ruby.network.routers22.msg_count.Control::0        33428                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Control::0       267424                       (Unspecified)
system.ruby.network.routers22.msg_count.Request_Control::2        36876                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Request_Control::2       295008                       (Unspecified)
system.ruby.network.routers22.msg_count.Response_Data::1        57292                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Response_Data::1      4125024                       (Unspecified)
system.ruby.network.routers22.msg_count.Response_Control::1        27767                       (Unspecified)
system.ruby.network.routers22.msg_count.Response_Control::2        31994                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Response_Control::1       222136                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Response_Control::2       255952                       (Unspecified)
system.ruby.network.routers22.msg_count.Writeback_Data::0         3796                       (Unspecified)
system.ruby.network.routers22.msg_count.Writeback_Data::1         4789                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Writeback_Data::0       273312                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Writeback_Data::1       344808                       (Unspecified)
system.ruby.network.routers22.msg_count.Writeback_Control::0           33                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Writeback_Control::0          264                       (Unspecified)
system.ruby.network.routers22.port_buffers1.m_msg_count        41494                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers1.m_buf_msgs     0.000204                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers2.m_msg_count        36876                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers2.m_buf_msgs     0.000182                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers3.m_msg_count        37257                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers3.m_buf_msgs     0.000281                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers3.m_stall_time      9954000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers22.port_buffers3.m_avg_stall_time   267.171270                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers22.port_buffers4.m_msg_count        48354                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers4.m_buf_msgs     0.000765                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers4.m_stall_time     53511500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers22.port_buffers4.m_avg_stall_time  1106.661290                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers22.port_buffers5.m_msg_count        31994                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers5.m_buf_msgs     0.000158                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers5.m_stall_time         3500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers22.port_buffers5.m_avg_stall_time     0.109396                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers22.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers22.throttle00.acc_link_utilization       156441                       # Accumulated link utilization (Count)
system.ruby.network.routers22.throttle00.link_utilization     0.077012                       # Average link utilization (Ratio)
system.ruby.network.routers22.throttle00.total_msg_count        78370                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers22.throttle00.total_msg_bytes      2503056                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle00.total_data_msg_bytes      1876096                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers22.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers22.throttle00.total_bw_sat_cy       117274                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers22.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers22.throttle00.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle00.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle00.msg_count.Request_Control::2        36876                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_bytes.Request_Control::2       295008                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_count.Response_Data::1        29314                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_bytes.Response_Data::1      2110608                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_count.Response_Control::1        12180                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_bytes.Response_Control::1        97440                       (Unspecified)
system.ruby.network.routers22.throttle01.acc_link_utilization 205054.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers22.throttle01.link_utilization     0.100943                       # Average link utilization (Ratio)
system.ruby.network.routers22.throttle01.total_msg_count       117605                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers22.throttle01.total_msg_bytes      3280872                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle01.total_data_msg_bytes      2340032                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle01.total_msg_wait_time     63469000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers22.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers22.throttle01.total_bw_sat_cy       149837                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers22.throttle01.avg_msg_wait_time   539.679435                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers22.throttle01.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle01.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle01.msg_count.Control::0        33428                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Control::0       267424                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Response_Data::1        27978                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Response_Data::1      2014416                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Response_Control::1        15587                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Response_Control::2        31994                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Response_Control::1       124696                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Response_Control::2       255952                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Writeback_Data::0         3796                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Writeback_Data::1         4789                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Writeback_Data::0       273312                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Writeback_Data::1       344808                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Writeback_Control::0           33                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Writeback_Control::0          264                       (Unspecified)
system.ruby.network.routers23.percent_links_utilized     0.076204                       (Unspecified)
system.ruby.network.routers23.msg_count.Control::0        28653                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Control::0       229224                       (Unspecified)
system.ruby.network.routers23.msg_count.Request_Control::2        32974                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Request_Control::2       263792                       (Unspecified)
system.ruby.network.routers23.msg_count.Response_Data::1        50791                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Response_Data::1      3656952                       (Unspecified)
system.ruby.network.routers23.msg_count.Response_Control::1        23722                       (Unspecified)
system.ruby.network.routers23.msg_count.Response_Control::2        27056                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Response_Control::1       189776                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Response_Control::2       216448                       (Unspecified)
system.ruby.network.routers23.msg_count.Writeback_Data::0         2650                       (Unspecified)
system.ruby.network.routers23.msg_count.Writeback_Data::1         2868                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Writeback_Data::0       190800                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Writeback_Data::1       206496                       (Unspecified)
system.ruby.network.routers23.msg_count.Writeback_Control::0           13                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Writeback_Control::0          104                       (Unspecified)
system.ruby.network.routers23.port_buffers1.m_msg_count        34408                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers1.m_buf_msgs     0.000169                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers2.m_msg_count        32974                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers2.m_buf_msgs     0.000162                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers3.m_msg_count        31316                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers3.m_buf_msgs     0.000231                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers3.m_stall_time      7843500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers23.port_buffers3.m_avg_stall_time   250.463022                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers23.port_buffers4.m_msg_count        42973                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers4.m_buf_msgs     0.000692                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers4.m_stall_time     48755500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers23.port_buffers4.m_avg_stall_time  1134.561236                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers23.port_buffers5.m_msg_count        27056                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers5.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers5.m_stall_time         6000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers23.port_buffers5.m_avg_stall_time     0.221762                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers23.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers23.throttle00.acc_link_utilization       136487                       # Accumulated link utilization (Count)
system.ruby.network.routers23.throttle00.link_utilization     0.067189                       # Average link utilization (Ratio)
system.ruby.network.routers23.throttle00.total_msg_count        67382                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers23.throttle00.total_msg_bytes      2183792                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle00.total_data_msg_bytes      1644736                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers23.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers23.throttle00.total_bw_sat_cy       102808                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers23.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers23.throttle00.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle00.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle00.msg_count.Request_Control::2        32974                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_bytes.Request_Control::2       263792                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_count.Response_Data::1        25699                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_bytes.Response_Data::1      1850328                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_count.Response_Control::1         8709                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_bytes.Response_Control::1        69672                       (Unspecified)
system.ruby.network.routers23.throttle01.acc_link_utilization 173112.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers23.throttle01.link_utilization     0.085219                       # Average link utilization (Ratio)
system.ruby.network.routers23.throttle01.total_msg_count       101345                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers23.throttle01.total_msg_bytes      2769800                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle01.total_data_msg_bytes      1959040                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle01.total_msg_wait_time     56605000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers23.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers23.throttle01.total_bw_sat_cy       126223                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers23.throttle01.avg_msg_wait_time   558.537668                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers23.throttle01.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle01.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle01.msg_count.Control::0        28653                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Control::0       229224                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Response_Data::1        25092                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Response_Data::1      1806624                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Response_Control::1        15013                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Response_Control::2        27056                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Response_Control::1       120104                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Response_Control::2       216448                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Writeback_Data::0         2650                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Writeback_Data::1         2868                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Writeback_Data::0       190800                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Writeback_Data::1       206496                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Writeback_Control::0           13                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Writeback_Control::0          104                       (Unspecified)
system.ruby.network.routers24.percent_links_utilized     0.099742                       (Unspecified)
system.ruby.network.routers24.msg_count.Control::0        45687                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Control::0       365496                       (Unspecified)
system.ruby.network.routers24.msg_count.Request_Control::2        17734                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Request_Control::2       141872                       (Unspecified)
system.ruby.network.routers24.msg_count.Response_Data::1        54042                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Response_Data::1      3891024                       (Unspecified)
system.ruby.network.routers24.msg_count.Response_Control::1        41744                       (Unspecified)
system.ruby.network.routers24.msg_count.Response_Control::2        41328                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Response_Control::1       333952                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Response_Control::2       330624                       (Unspecified)
system.ruby.network.routers24.msg_count.Writeback_Data::0        18343                       (Unspecified)
system.ruby.network.routers24.msg_count.Writeback_Data::1          467                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Writeback_Data::0      1320696                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Writeback_Data::1        33624                       (Unspecified)
system.ruby.network.routers24.msg_count.Writeback_Control::0         8304                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Writeback_Control::0        66432                       (Unspecified)
system.ruby.network.routers24.port_buffers1.m_msg_count        75223                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers1.m_buf_msgs     0.000370                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers2.m_msg_count        17734                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers2.m_buf_msgs     0.000087                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers3.m_msg_count        72334                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers3.m_buf_msgs     0.000884                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers3.m_stall_time     53648500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers24.port_buffers3.m_avg_stall_time   741.677496                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers24.port_buffers4.m_msg_count        21030                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers4.m_buf_msgs     0.000281                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers4.m_stall_time     18004500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers24.port_buffers4.m_avg_stall_time   856.134094                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers24.port_buffers5.m_msg_count        41328                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers5.m_buf_msgs     0.000204                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers5.m_stall_time         6500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers24.port_buffers5.m_avg_stall_time     0.157278                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers24.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers24.throttle00.acc_link_utilization 218338.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers24.throttle00.link_utilization     0.107482                       # Average link utilization (Ratio)
system.ruby.network.routers24.throttle00.total_msg_count        92957                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers24.throttle00.total_msg_bytes      3493416                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle00.total_data_msg_bytes      2749760                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers24.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers24.throttle00.total_bw_sat_cy       171879                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers24.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers24.throttle00.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle00.msg_count.Request_Control::2        17734                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_bytes.Request_Control::2       141872                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_count.Response_Data::1        42965                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_bytes.Response_Data::1      3093480                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_count.Response_Control::1        32258                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_bytes.Response_Control::1       258064                       (Unspecified)
system.ruby.network.routers24.throttle01.acc_link_utilization       186894                       # Accumulated link utilization (Count)
system.ruby.network.routers24.throttle01.link_utilization     0.092003                       # Average link utilization (Ratio)
system.ruby.network.routers24.throttle01.total_msg_count       134692                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers24.throttle01.total_msg_bytes      2990304                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle01.total_data_msg_bytes      1912768                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle01.total_msg_wait_time     71659500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers24.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers24.throttle01.total_bw_sat_cy       125637                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers24.throttle01.avg_msg_wait_time   532.024916                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers24.throttle01.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle01.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle01.msg_count.Control::0        45687                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Control::0       365496                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Response_Data::1        11077                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Response_Data::1       797544                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Response_Control::1         9486                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Response_Control::2        41328                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Response_Control::1        75888                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Response_Control::2       330624                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Writeback_Data::0        18343                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Writeback_Data::1          467                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Writeback_Data::0      1320696                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Writeback_Data::1        33624                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Writeback_Control::0         8304                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Writeback_Control::0        66432                       (Unspecified)
system.ruby.network.routers25.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers25.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers25.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers25.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers25.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers25.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers25.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers25.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers25.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers25.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers25.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers25.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers25.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers25.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers25.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers25.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers25.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers26.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers26.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers26.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers26.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers26.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers26.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers26.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers26.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers26.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers26.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers26.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers26.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers26.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers26.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers26.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers26.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers27.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers27.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers27.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers27.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers27.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers27.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers27.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers27.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers27.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers27.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers27.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers27.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers27.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers27.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers27.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers27.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers28.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers28.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers28.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers28.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers28.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers28.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers28.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers28.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers28.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers28.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers28.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers28.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers28.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers28.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers28.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers28.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers29.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers29.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers29.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers29.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers29.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers29.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers29.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers29.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers29.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers29.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers29.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers29.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers29.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers29.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers29.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers29.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers30.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers30.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers30.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers30.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers30.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers30.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers30.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers30.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers30.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers30.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers30.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers30.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers30.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers30.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers30.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers30.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers31.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers31.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers31.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers31.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers31.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers31.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers31.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers31.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers31.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers31.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers31.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers31.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers31.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers31.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers31.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers31.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.percent_links_utilized     8.580037                       (Unspecified)
system.ruby.network.routers32.msg_count.Control::0      3753167                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Control::0     30025336                       (Unspecified)
system.ruby.network.routers32.msg_count.Request_Control::2       256468                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Request_Control::2      2051744                       (Unspecified)
system.ruby.network.routers32.msg_count.Response_Data::1      4996672                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Response_Data::1    359760384                       (Unspecified)
system.ruby.network.routers32.msg_count.Response_Control::1      3231624                       (Unspecified)
system.ruby.network.routers32.msg_count.Response_Control::2      2010523                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Response_Control::1     25852992                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Response_Control::2     16084184                       (Unspecified)
system.ruby.network.routers32.msg_count.Writeback_Data::0      1681171                       (Unspecified)
system.ruby.network.routers32.msg_count.Writeback_Data::1        34772                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Writeback_Data::0    121044312                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Writeback_Data::1      2503584                       (Unspecified)
system.ruby.network.routers32.msg_count.Writeback_Control::0        52463                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Writeback_Control::0       419704                       (Unspecified)
system.ruby.network.routers32.port_buffers0.m_msg_count      3763607                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers0.m_buf_msgs     0.018527                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers1.m_msg_count      3302520                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers1.m_buf_msgs     0.016257                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers2.m_msg_count      2010523                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers2.m_buf_msgs     0.009897                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers3.m_msg_count      1723194                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers3.m_buf_msgs     0.037819                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers3.m_stall_time   2979693500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers32.port_buffers3.m_avg_stall_time  1729.168915                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers32.port_buffers4.m_msg_count      4960548                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers4.m_buf_msgs     0.028715                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers4.m_stall_time    436338000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers32.port_buffers4.m_avg_stall_time    87.961653                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers32.port_buffers5.m_msg_count       256468                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers5.m_buf_msgs     0.001264                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers5.m_stall_time       131500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers32.port_buffers5.m_avg_stall_time     0.512735                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers32.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers32.throttle00.acc_link_utilization     18650441                       # Accumulated link utilization (Count)
system.ruby.network.routers32.throttle00.link_utilization     9.181099                       # Average link utilization (Ratio)
system.ruby.network.routers32.throttle00.total_msg_count      9076650                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers32.throttle00.total_msg_bytes    298407056                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle00.total_data_msg_bytes    225793856                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers32.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers32.throttle00.total_bw_sat_cy     14175093                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers32.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers32.throttle00.avg_bandwidth         2.74                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle00.avg_useful_bandwidth         2.07                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle00.msg_count.Control::0      2029973                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Control::0     16239784                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Response_Data::1      1812086                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Response_Data::1    130470192                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Response_Control::1      1455662                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Response_Control::2      2010523                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Response_Control::1     11645296                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Response_Control::2     16084184                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Writeback_Data::0      1681171                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Writeback_Data::1        34772                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Writeback_Data::0    121044312                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Writeback_Data::1      2503584                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Writeback_Control::0        52463                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Writeback_Control::0       419704                       (Unspecified)
system.ruby.network.routers32.throttle01.acc_link_utilization     16208449                       # Accumulated link utilization (Count)
system.ruby.network.routers32.throttle01.link_utilization     7.978974                       # Average link utilization (Ratio)
system.ruby.network.routers32.throttle01.total_msg_count      6940210                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers32.throttle01.total_msg_bytes    259335184                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle01.total_data_msg_bytes    203813504                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle01.total_msg_wait_time   3416163000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers32.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers32.throttle01.total_bw_sat_cy     12989327                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers32.throttle01.avg_msg_wait_time   492.227613                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers32.throttle01.avg_bandwidth         2.38                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle01.avg_useful_bandwidth         1.87                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle01.msg_count.Control::0      1723194                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Control::0     13785552                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_count.Request_Control::2       256468                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Request_Control::2      2051744                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_count.Response_Data::1      3184586                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Response_Data::1    229290192                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_count.Response_Control::1      1775962                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Response_Control::1     14207696                       (Unspecified)
system.ruby.network.routers33.percent_links_utilized     3.748769                       (Unspecified)
system.ruby.network.routers33.msg_count.Control::0      1723194                       (Unspecified)
system.ruby.network.routers33.msg_bytes.Control::0     13785552                       (Unspecified)
system.ruby.network.routers33.msg_count.Response_Data::1      3044323                       (Unspecified)
system.ruby.network.routers33.msg_bytes.Response_Data::1    219191256                       (Unspecified)
system.ruby.network.routers33.msg_count.Response_Control::1      1338827                       (Unspecified)
system.ruby.network.routers33.msg_bytes.Response_Control::1     10710616                       (Unspecified)
system.ruby.network.routers33.port_buffers0.m_msg_count      1723194                       # Number of messages passed the buffer (Count)
system.ruby.network.routers33.port_buffers0.m_buf_msgs     0.008483                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers33.port_buffers1.m_msg_count      1329978                       # Number of messages passed the buffer (Count)
system.ruby.network.routers33.port_buffers1.m_buf_msgs     0.006547                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers33.port_buffers4.m_msg_count      3053172                       # Number of messages passed the buffer (Count)
system.ruby.network.routers33.port_buffers4.m_buf_msgs     0.015476                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers33.port_buffers4.m_stall_time     45354000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers33.port_buffers4.m_avg_stall_time    14.854715                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers33.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers33.throttle00.acc_link_utilization      6811102                       # Accumulated link utilization (Count)
system.ruby.network.routers33.throttle00.link_utilization     3.352918                       # Average link utilization (Ratio)
system.ruby.network.routers33.throttle00.total_msg_count      3053172                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers33.throttle00.total_msg_bytes    108977632                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle00.total_data_msg_bytes     84552256                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers33.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers33.throttle00.total_bw_sat_cy      5284545                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers33.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers33.throttle00.avg_bandwidth         1.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle00.avg_useful_bandwidth         0.78                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle00.msg_count.Control::0      1723194                       (Unspecified)
system.ruby.network.routers33.throttle00.msg_bytes.Control::0     13785552                       (Unspecified)
system.ruby.network.routers33.throttle00.msg_count.Response_Data::1      1321129                       (Unspecified)
system.ruby.network.routers33.throttle00.msg_bytes.Response_Data::1     95121288                       (Unspecified)
system.ruby.network.routers33.throttle00.msg_count.Response_Control::1         8849                       (Unspecified)
system.ruby.network.routers33.throttle00.msg_bytes.Response_Control::1        70792                       (Unspecified)
system.ruby.network.routers33.throttle01.acc_link_utilization      8419362                       # Accumulated link utilization (Count)
system.ruby.network.routers33.throttle01.link_utilization     4.144620                       # Average link utilization (Ratio)
system.ruby.network.routers33.throttle01.total_msg_count      3053172                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers33.throttle01.total_msg_bytes    134709792                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle01.total_data_msg_bytes    110284416                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle01.total_msg_wait_time     45354000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers33.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers33.throttle01.total_bw_sat_cy      6892953                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers33.throttle01.avg_msg_wait_time    14.854715                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers33.throttle01.avg_bandwidth         1.24                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle01.avg_useful_bandwidth         1.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle01.msg_count.Response_Data::1      1723194                       (Unspecified)
system.ruby.network.routers33.throttle01.msg_bytes.Response_Data::1    124069968                       (Unspecified)
system.ruby.network.routers33.throttle01.msg_count.Response_Control::1      1329978                       (Unspecified)
system.ruby.network.routers33.throttle01.msg_bytes.Response_Control::1     10639824                       (Unspecified)
system.ruby.network.routers34.percent_links_utilized     0.514145                       (Unspecified)
system.ruby.network.routers34.msg_count.Control::0      3753167                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Control::0     30025336                       (Unspecified)
system.ruby.network.routers34.msg_count.Request_Control::2       327920                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Request_Control::2      2623360                       (Unspecified)
system.ruby.network.routers34.msg_count.Response_Data::1      5129709                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Response_Data::1    369339048                       (Unspecified)
system.ruby.network.routers34.msg_count.Response_Control::1      3266456                       (Unspecified)
system.ruby.network.routers34.msg_count.Response_Control::2      2010523                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Response_Control::1     26131648                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Response_Control::2     16084184                       (Unspecified)
system.ruby.network.routers34.msg_count.Writeback_Data::0      1681171                       (Unspecified)
system.ruby.network.routers34.msg_count.Writeback_Data::1        34772                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Writeback_Data::0    121044312                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Writeback_Data::1      2503584                       (Unspecified)
system.ruby.network.routers34.msg_count.Writeback_Control::0        52463                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Writeback_Control::0       419704                       (Unspecified)
system.ruby.network.routers34.port_buffers100.m_msg_count      1329978                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers100.m_buf_msgs     0.006547                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers49.m_msg_count      3450257                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers49.m_buf_msgs     0.016997                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers49.m_stall_time      1252500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers49.m_avg_stall_time     0.363016                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers50.m_msg_count        67740                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers50.m_buf_msgs     0.000333                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers52.m_msg_count        37656                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers52.m_buf_msgs     0.000190                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers52.m_stall_time       459500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers52.m_avg_stall_time    12.202571                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers53.m_msg_count        32167                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers53.m_buf_msgs     0.000158                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers53.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers53.m_avg_stall_time     0.015544                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers55.m_msg_count        35922                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers55.m_buf_msgs     0.000181                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers55.m_stall_time       408500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers55.m_avg_stall_time    11.371861                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers56.m_msg_count        30892                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers56.m_buf_msgs     0.000152                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers56.m_stall_time         2500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers56.m_avg_stall_time     0.080927                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers58.m_msg_count        39453                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers58.m_buf_msgs     0.000200                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers58.m_stall_time       618500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers58.m_avg_stall_time    15.676881                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers59.m_msg_count        36058                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers59.m_buf_msgs     0.000178                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers59.m_stall_time         2500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers59.m_avg_stall_time     0.069333                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers61.m_msg_count        37257                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers61.m_buf_msgs     0.000190                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers61.m_stall_time       654500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers61.m_avg_stall_time    17.567169                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers62.m_msg_count        35374                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers62.m_buf_msgs     0.000174                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers62.m_stall_time         1000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers62.m_avg_stall_time     0.028269                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers64.m_msg_count        46769                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers64.m_buf_msgs     0.000236                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers64.m_stall_time       555000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers64.m_avg_stall_time    11.866835                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers65.m_msg_count        38105                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers65.m_buf_msgs     0.000188                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers65.m_stall_time         1000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers65.m_avg_stall_time     0.026243                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers67.m_msg_count        41494                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers67.m_buf_msgs     0.000210                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers67.m_stall_time       571000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers67.m_avg_stall_time    13.761026                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers68.m_msg_count        36876                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers68.m_buf_msgs     0.000182                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers68.m_stall_time         1000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers68.m_avg_stall_time     0.027118                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers70.m_msg_count        34408                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers70.m_buf_msgs     0.000174                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers70.m_stall_time       448000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers70.m_avg_stall_time    13.020228                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers71.m_msg_count        32974                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers71.m_buf_msgs     0.000162                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers71.m_stall_time         1500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers71.m_avg_stall_time     0.045490                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers73.m_msg_count        75223                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers73.m_buf_msgs     0.000377                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers73.m_stall_time       669000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers73.m_avg_stall_time     8.893556                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers74.m_msg_count        17734                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers74.m_buf_msgs     0.000087                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers74.m_stall_time         2000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers74.m_avg_stall_time     0.112778                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers96.m_msg_count      3763607                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers96.m_buf_msgs     0.024986                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers96.m_stall_time    655972500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers96.m_avg_stall_time   174.293570                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers97.m_msg_count      3302520                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers97.m_buf_msgs     0.016650                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers97.m_stall_time     39920000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers97.m_avg_stall_time    12.087739                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers98.m_msg_count      2010523                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers98.m_buf_msgs     0.009915                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers98.m_stall_time      1791000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers98.m_avg_stall_time     0.890813                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers99.m_msg_count      1723194                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers99.m_buf_msgs     0.008963                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers99.m_stall_time     48755000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers99.m_avg_stall_time    28.293390                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers34.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle02.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle03.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle04.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle05.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle05.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle05.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle06.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle06.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle07.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle07.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle07.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle08.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle08.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle08.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle08.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle08.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle08.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle08.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle08.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle08.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle08.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle08.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle09.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle09.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle09.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle09.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle09.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle09.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle09.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle09.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle09.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle09.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle09.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle10.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle10.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle10.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle10.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle10.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle10.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle10.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle10.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle10.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle10.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle10.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle11.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle11.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle11.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle11.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle11.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle11.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle11.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle11.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle11.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle11.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle11.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle12.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle12.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle12.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle12.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle12.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle12.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle12.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle12.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle12.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle12.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle12.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle13.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle13.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle13.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle13.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle13.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle13.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle13.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle13.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle13.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle13.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle13.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle14.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle14.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle14.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle14.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle14.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle14.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle14.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle14.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle14.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle14.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle14.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle15.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle15.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle15.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle15.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle15.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle15.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle15.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle15.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle15.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle15.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle15.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle16.acc_link_utilization 8802330.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle16.link_utilization     4.333145                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle16.total_msg_count      3517997                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle16.total_msg_bytes    140837288                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle16.total_data_msg_bytes    112693312                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle16.total_msg_wait_time      1252500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle16.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle16.total_bw_sat_cy      7043889                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle16.avg_msg_wait_time     0.356026                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle16.avg_bandwidth         1.29                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle16.avg_useful_bandwidth         1.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle16.msg_count.Request_Control::2        67740                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_bytes.Request_Control::2       541920                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_count.Response_Data::1      1760833                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_bytes.Response_Data::1    126779976                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_count.Response_Control::1      1689424                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_bytes.Response_Control::1     13515392                       (Unspecified)
system.ruby.network.routers34.throttle17.acc_link_utilization 143647.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle17.link_utilization     0.070714                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle17.total_msg_count        69823                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle17.total_msg_bytes      2298360                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle17.total_data_msg_bytes      1739776                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle17.total_msg_wait_time       460000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle17.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle17.total_bw_sat_cy       108897                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle17.avg_msg_wait_time     6.588087                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle17.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle17.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle17.msg_count.Request_Control::2        32167                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_bytes.Request_Control::2       257336                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_count.Response_Data::1        27184                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_bytes.Response_Data::1      1957248                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_count.Response_Control::1        10472                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_bytes.Response_Control::1        83776                       (Unspecified)
system.ruby.network.routers34.throttle18.acc_link_utilization       140959                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle18.link_utilization     0.069390                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle18.total_msg_count        66814                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle18.total_msg_bytes      2255344                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle18.total_data_msg_bytes      1720832                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle18.total_msg_wait_time       411000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle18.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle18.total_bw_sat_cy       107682                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle18.avg_msg_wait_time     6.151405                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle18.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle18.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle18.msg_count.Request_Control::2        30892                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_bytes.Request_Control::2       247136                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_count.Response_Data::1        26888                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_bytes.Response_Data::1      1935936                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_count.Response_Control::1         9034                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_bytes.Response_Control::1        72272                       (Unspecified)
system.ruby.network.routers34.throttle19.acc_link_utilization 146287.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle19.link_utilization     0.072013                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle19.total_msg_count        75511                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle19.total_msg_bytes      2340600                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle19.total_data_msg_bytes      1736512                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle19.total_msg_wait_time       621000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle19.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle19.total_bw_sat_cy       108740                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle19.avg_msg_wait_time     8.223967                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle19.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle19.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle19.msg_count.Request_Control::2        36058                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_bytes.Request_Control::2       288464                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_count.Response_Data::1        27133                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_bytes.Response_Data::1      1953576                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_count.Response_Control::1        12320                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_bytes.Response_Control::1        98560                       (Unspecified)
system.ruby.network.routers34.throttle20.acc_link_utilization 142251.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle20.link_utilization     0.070027                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle20.total_msg_count        72631                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle20.total_msg_bytes      2276024                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle20.total_data_msg_bytes      1694976                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle20.total_msg_wait_time       655500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle20.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle20.total_bw_sat_cy       106136                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle20.avg_msg_wait_time     9.025072                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle20.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle20.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle20.msg_count.Request_Control::2        35374                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_bytes.Request_Control::2       282992                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_count.Response_Data::1        26484                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_bytes.Response_Data::1      1906848                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_count.Response_Control::1        10773                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_bytes.Response_Control::1        86184                       (Unspecified)
system.ruby.network.routers34.throttle21.acc_link_utilization       162413                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle21.link_utilization     0.079951                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle21.total_msg_count        84874                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle21.total_msg_bytes      2598608                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle21.total_data_msg_bytes      1919616                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle21.total_msg_wait_time       556000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle21.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle21.total_bw_sat_cy       120162                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle21.avg_msg_wait_time     6.550887                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle21.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle21.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle21.msg_count.Request_Control::2        38105                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_bytes.Request_Control::2       304840                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_count.Response_Data::1        29994                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_bytes.Response_Data::1      2159568                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_count.Response_Control::1        16775                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_bytes.Response_Control::1       134200                       (Unspecified)
system.ruby.network.routers34.throttle22.acc_link_utilization       156441                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle22.link_utilization     0.077012                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle22.total_msg_count        78370                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle22.total_msg_bytes      2503056                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle22.total_data_msg_bytes      1876096                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle22.total_msg_wait_time       572000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle22.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle22.total_bw_sat_cy       117448                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle22.avg_msg_wait_time     7.298711                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle22.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle22.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle22.msg_count.Request_Control::2        36876                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_bytes.Request_Control::2       295008                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_count.Response_Data::1        29314                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_bytes.Response_Data::1      2110608                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_count.Response_Control::1        12180                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_bytes.Response_Control::1        97440                       (Unspecified)
system.ruby.network.routers34.throttle23.acc_link_utilization       136487                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle23.link_utilization     0.067189                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle23.total_msg_count        67382                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle23.total_msg_bytes      2183792                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle23.total_data_msg_bytes      1644736                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle23.total_msg_wait_time       449500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle23.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle23.total_bw_sat_cy       102915                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle23.avg_msg_wait_time     6.670921                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle23.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle23.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle23.msg_count.Request_Control::2        32974                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_bytes.Request_Control::2       263792                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_count.Response_Data::1        25699                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_bytes.Response_Data::1      1850328                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_count.Response_Control::1         8709                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_bytes.Response_Control::1        69672                       (Unspecified)
system.ruby.network.routers34.throttle24.acc_link_utilization 218338.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle24.link_utilization     0.107482                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle24.total_msg_count        92957                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle24.total_msg_bytes      3493416                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle24.total_data_msg_bytes      2749760                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle24.total_msg_wait_time       671000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle24.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle24.total_bw_sat_cy       172022                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle24.avg_msg_wait_time     7.218391                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle24.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle24.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle24.msg_count.Request_Control::2        17734                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_bytes.Request_Control::2       141872                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_count.Response_Data::1        42965                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_bytes.Response_Data::1      3093480                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_count.Response_Control::1        32258                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_bytes.Response_Control::1       258064                       (Unspecified)
system.ruby.network.routers34.throttle25.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle25.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle25.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle25.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle25.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle25.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle25.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle25.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle25.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle25.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle25.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle26.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle26.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle26.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle26.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle26.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle26.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle26.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle26.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle26.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle26.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle26.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle27.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle27.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle27.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle27.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle27.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle27.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle27.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle27.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle27.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle27.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle27.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle28.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle28.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle28.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle28.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle28.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle28.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle28.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle28.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle28.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle28.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle28.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle29.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle29.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle29.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle29.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle29.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle29.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle29.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle29.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle29.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle29.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle29.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle30.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle30.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle30.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle30.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle30.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle30.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle30.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle30.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle30.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle30.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle30.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle31.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle31.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle31.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle31.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle31.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle31.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle31.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle31.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle31.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle31.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle31.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle32.acc_link_utilization     18650441                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle32.link_utilization     9.181099                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle32.total_msg_count      9076650                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle32.total_msg_bytes    298407056                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle32.total_data_msg_bytes    225793856                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle32.total_msg_wait_time    697683500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle32.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle32.total_bw_sat_cy     14470275                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle32.avg_msg_wait_time    76.865749                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle32.avg_bandwidth         2.74                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle32.avg_useful_bandwidth         2.07                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle32.msg_count.Control::0      2029973                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Control::0     16239784                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Response_Data::1      1812086                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Response_Data::1    130470192                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Response_Control::1      1455662                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Response_Control::2      2010523                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Response_Control::1     11645296                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Response_Control::2     16084184                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Writeback_Data::0      1681171                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Writeback_Data::1        34772                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Writeback_Data::0    121044312                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Writeback_Data::1      2503584                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Writeback_Control::0        52463                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Writeback_Control::0       419704                       (Unspecified)
system.ruby.network.routers34.throttle33.acc_link_utilization      6811102                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle33.link_utilization     3.352918                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle33.total_msg_count      3053172                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle33.total_msg_bytes    108977632                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle33.total_data_msg_bytes     84552256                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle33.total_msg_wait_time     48755000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle33.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle33.total_bw_sat_cy      5286046                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle33.avg_msg_wait_time    15.968639                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle33.avg_bandwidth         1.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle33.avg_useful_bandwidth         0.78                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle33.msg_count.Control::0      1723194                       (Unspecified)
system.ruby.network.routers34.throttle33.msg_bytes.Control::0     13785552                       (Unspecified)
system.ruby.network.routers34.throttle33.msg_count.Response_Data::1      1321129                       (Unspecified)
system.ruby.network.routers34.throttle33.msg_bytes.Response_Data::1     95121288                       (Unspecified)
system.ruby.network.routers34.throttle33.msg_count.Response_Control::1         8849                       (Unspecified)
system.ruby.network.routers34.throttle33.msg_bytes.Response_Control::1        70792                       (Unspecified)
system.ruby.network.routers4.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers9.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers9.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers9.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers9.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers9.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers9.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers9.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers9.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers9.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers9.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers9.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers9.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers9.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers9.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers9.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 101569758780                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
