Analysis & Synthesis report for bilinear
Sun Jan 15 16:06:22 2012
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |top|I2C_V_Config:I2C_AV_Config|mSetup_ST
 10. State Machine - |top|video_pro:UUT|sdram_if:U_SDR|sdr_state_d2
 11. State Machine - |top|video_pro:UUT|sdram_if:U_SDR|sdr_state_d
 12. State Machine - |top|video_pro:UUT|sdram_if:U_SDR|sdr_state
 13. State Machine - |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|state
 14. State Machine - |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|state_cur
 15. State Machine - |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vertical_scaler:U_vertical_scaler|curr_state
 16. State Machine - |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|sdram_rd2buf:U_sdram_rd2buf|curr_state
 17. State Machine - |top|video_pro:UUT|vin_pro:U_vin_pro|wr_burst_control:U_wr_burst_control|state_cur
 18. State Machine - |top|video_pro:UUT|vin_pro:U_vin_pro|wr_add_man:U_wr_add_man|state_cur
 19. User-Specified and Inferred Latches
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for video_pro:UUT|vin_pro:U_vin_pro|dpe_1r1w_2048x8_1024x16b:U_buf1|altsyncram:altsyncram_component|altsyncram_mbk1:auto_generated
 26. Source assignments for video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|dpram_1024x16b:U0_dpram_1024x16b|altsyncram:altsyncram_component|altsyncram_q8m1:auto_generated
 27. Source assignments for video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|dpram_1024x16b:U1_dpram_1024x16b|altsyncram:altsyncram_component|altsyncram_q8m1:auto_generated
 28. Source assignments for video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component
 29. Source assignments for video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated
 30. Source assignments for video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|a_graycounter_t57:rdptr_g1p
 31. Source assignments for video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|a_graycounter_pjc:wrptr_g1p
 32. Source assignments for video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|a_graycounter_ojc:wrptr_gp
 33. Source assignments for video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|altsyncram_2h51:fifo_ram
 34. Source assignments for video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|alt_synch_pipe_e98:rs_dgwp
 35. Source assignments for video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|alt_synch_pipe_e98:rs_dgwp|dffpipe_pe9:dffpipe4
 36. Source assignments for video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|dffpipe_pe9:ws_brp
 37. Source assignments for video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|dffpipe_pe9:ws_bwp
 38. Source assignments for video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 39. Source assignments for video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4
 40. Source assignments for video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|dpram_1024x24b:U1_dpram_1024x24b|altsyncram:altsyncram_component|altsyncram_rgm1:auto_generated
 41. Source assignments for video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|ndelay:delayWPN|altshift_taps:relay_rtl_0|shift_taps_15m:auto_generated|altsyncram_jc81:altsyncram2
 42. Parameter Settings for User Entity Instance: video_pro:UUT|vin_pro:U_vin_pro|dpe_1r1w_2048x8_1024x16b:U_buf1|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: video_pro:UUT|vin_pro:U_vin_pro|wr_add_man:U_wr_add_man
 44. Parameter Settings for User Entity Instance: video_pro:UUT|vin_pro:U_vin_pro|wr_burst_control:U_wr_burst_control
 45. Parameter Settings for User Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|sdram_rd2buf:U_sdram_rd2buf
 46. Parameter Settings for User Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vertical_scaler:U_vertical_scaler
 47. Parameter Settings for User Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|wr_outfifo:wr_outfifo
 48. Parameter Settings for User Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|dpram_1024x16b:U0_dpram_1024x16b|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|dpram_1024x16b:U1_dpram_1024x16b|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component
 51. Parameter Settings for User Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler
 52. Parameter Settings for User Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|dpram_1024x24b:U1_dpram_1024x24b|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|ndelay:delayWPN
 54. Parameter Settings for User Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|ndelay:delayK
 55. Parameter Settings for User Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|ndelay:delayWE
 56. Parameter Settings for User Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|ndelay:delayDE
 57. Parameter Settings for User Entity Instance: video_pro:UUT|sdram_if:U_SDR
 58. Parameter Settings for User Entity Instance: video_pro:UUT|pll2:U_pll2|altpll:altpll_component
 59. Parameter Settings for User Entity Instance: I2C_V_Config:I2C_AV_Config
 60. Parameter Settings for Inferred Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|ndelay:delayWPN|altshift_taps:relay_rtl_0
 61. Parameter Settings for Inferred Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult0
 62. Parameter Settings for Inferred Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult1
 63. Parameter Settings for Inferred Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult3
 64. Parameter Settings for Inferred Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult4
 65. Parameter Settings for Inferred Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult2
 66. Parameter Settings for Inferred Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertY|lpm_mult:Mult0
 67. Parameter Settings for Inferred Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertCr|lpm_mult:Mult0
 68. Parameter Settings for Inferred Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertCb|lpm_mult:Mult0
 69. Parameter Settings for Inferred Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|bilin_insert:U1_bilin_insertC|lpm_mult:Mult0
 70. Parameter Settings for Inferred Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|bilin_insert:U0_bilin_insertY|lpm_mult:Mult0
 71. dcfifo Parameter Settings by Entity Instance
 72. altshift_taps Parameter Settings by Entity Instance
 73. lpm_mult Parameter Settings by Entity Instance
 74. Analysis & Synthesis Messages
 75. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jan 15 16:06:21 2012    ;
; Quartus II Version                 ; 8.1 Build 163 10/28/2008 SJ Full Version ;
; Revision Name                      ; bilinear                                 ;
; Top-level Entity Name              ; top                                      ;
; Family                             ; Cyclone III                              ;
; Total logic elements               ; 1,340                                    ;
;     Total combinational functions  ; 1,325                                    ;
;     Dedicated logic registers      ; 1,340                                    ;
; Total registers                    ; 1340                                     ;
; Total pins                         ; 76                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 90,162                                   ;
; Embedded Multiplier 9-bit elements ; 21                                       ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP3C16F484C8       ;                    ;
; Top-level entity name                                          ; top                ; bilinear           ;
; Family name                                                    ; Cyclone III        ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Perform gate-level register retiming                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax         ; On                 ; On                 ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto DSP Block Replacement                                     ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM Block Balancing                                       ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                      ;
+-----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                           ;
+-----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+
; ../src/bilin_insert.v             ; yes             ; User Verilog HDL File        ; E:/work/dm642/firmware/fpga/blinear2/src/bilin_insert.v                ;
; ../src/buf_flag.v                 ; yes             ; User Verilog HDL File        ; E:/work/dm642/firmware/fpga/blinear2/src/buf_flag.v                    ;
; ../src/dpe_1r1w_2048x8_1024x16b.v ; yes             ; User Wizard-Generated File   ; E:/work/dm642/firmware/fpga/blinear2/src/dpe_1r1w_2048x8_1024x16b.v    ;
; ../src/dpram_1024x16b.v           ; yes             ; User Wizard-Generated File   ; E:/work/dm642/firmware/fpga/blinear2/src/dpram_1024x16b.v              ;
; ../src/dpram_1024x24b.v           ; yes             ; User Wizard-Generated File   ; E:/work/dm642/firmware/fpga/blinear2/src/dpram_1024x24b.v              ;
; ../src/fifo_asy_1024x16b.v        ; yes             ; User Wizard-Generated File   ; E:/work/dm642/firmware/fpga/blinear2/src/fifo_asy_1024x16b.v           ;
; ../src/h_scaler.v                 ; yes             ; User Verilog HDL File        ; E:/work/dm642/firmware/fpga/blinear2/src/h_scaler.v                    ;
; ../src/I2C_Controller.v           ; yes             ; User Verilog HDL File        ; E:/work/dm642/firmware/fpga/blinear2/src/I2C_Controller.v              ;
; ../src/I2C_V_Config.v             ; yes             ; User Verilog HDL File        ; E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v                ;
; ../src/lf_decode.v                ; yes             ; User Verilog HDL File        ; E:/work/dm642/firmware/fpga/blinear2/src/lf_decode.v                   ;
; ../src/mydefines.v                ; yes             ; User Verilog HDL File        ; E:/work/dm642/firmware/fpga/blinear2/src/mydefines.v                   ;
; ../src/ndelay.v                   ; yes             ; User Verilog HDL File        ; E:/work/dm642/firmware/fpga/blinear2/src/ndelay.v                      ;
; ../src/pll2.v                     ; yes             ; User Wizard-Generated File   ; E:/work/dm642/firmware/fpga/blinear2/src/pll2.v                        ;
; ../src/sdram2lcd_controler.v      ; yes             ; User Verilog HDL File        ; E:/work/dm642/firmware/fpga/blinear2/src/sdram2lcd_controler.v         ;
; ../src/sdram_200us.v              ; yes             ; User Verilog HDL File        ; E:/work/dm642/firmware/fpga/blinear2/src/sdram_200us.v                 ;
; ../src/sdram_if.v                 ; yes             ; User Verilog HDL File        ; E:/work/dm642/firmware/fpga/blinear2/src/sdram_if.v                    ;
; ../src/sdram_rd2buf.v             ; yes             ; User Verilog HDL File        ; E:/work/dm642/firmware/fpga/blinear2/src/sdram_rd2buf.v                ;
; ../src/svga_defines.v             ; yes             ; User Verilog HDL File        ; E:/work/dm642/firmware/fpga/blinear2/src/svga_defines.v                ;
; ../src/top.v                      ; yes             ; User Verilog HDL File        ; E:/work/dm642/firmware/fpga/blinear2/src/top.v                         ;
; ../src/vertical_scaler.v          ; yes             ; User Verilog HDL File        ; E:/work/dm642/firmware/fpga/blinear2/src/vertical_scaler.v             ;
; ../src/vgatest.v                  ; yes             ; User Verilog HDL File        ; E:/work/dm642/firmware/fpga/blinear2/src/vgatest.v                     ;
; ../src/video_pro.v                ; yes             ; User Verilog HDL File        ; E:/work/dm642/firmware/fpga/blinear2/src/video_pro.v                   ;
; ../src/vin_pro.v                  ; yes             ; User Verilog HDL File        ; E:/work/dm642/firmware/fpga/blinear2/src/vin_pro.v                     ;
; ../src/wr_add_man.v               ; yes             ; User Verilog HDL File        ; E:/work/dm642/firmware/fpga/blinear2/src/wr_add_man.v                  ;
; ../src/wr_burst_control.v         ; yes             ; User Verilog HDL File        ; E:/work/dm642/firmware/fpga/blinear2/src/wr_burst_control.v            ;
; ../src/wr_outfifo.v               ; yes             ; User Verilog HDL File        ; E:/work/dm642/firmware/fpga/blinear2/src/wr_outfifo.v                  ;
; ../src/YCrCb2RGB.v                ; yes             ; User Verilog HDL File        ; E:/work/dm642/firmware/fpga/blinear2/src/YCrCb2RGB.v                   ;
; altsyncram.tdf                    ; yes             ; Megafunction                 ; d:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf            ;
; stratix_ram_block.inc             ; yes             ; Megafunction                 ; d:/altera/81/quartus/libraries/megafunctions/stratix_ram_block.inc     ;
; lpm_mux.inc                       ; yes             ; Megafunction                 ; d:/altera/81/quartus/libraries/megafunctions/lpm_mux.inc               ;
; lpm_decode.inc                    ; yes             ; Megafunction                 ; d:/altera/81/quartus/libraries/megafunctions/lpm_decode.inc            ;
; aglobal81.inc                     ; yes             ; Megafunction                 ; d:/altera/81/quartus/libraries/megafunctions/aglobal81.inc             ;
; a_rdenreg.inc                     ; yes             ; Megafunction                 ; d:/altera/81/quartus/libraries/megafunctions/a_rdenreg.inc             ;
; altrom.inc                        ; yes             ; Megafunction                 ; d:/altera/81/quartus/libraries/megafunctions/altrom.inc                ;
; altram.inc                        ; yes             ; Megafunction                 ; d:/altera/81/quartus/libraries/megafunctions/altram.inc                ;
; altdpram.inc                      ; yes             ; Megafunction                 ; d:/altera/81/quartus/libraries/megafunctions/altdpram.inc              ;
; altqpram.inc                      ; yes             ; Megafunction                 ; d:/altera/81/quartus/libraries/megafunctions/altqpram.inc              ;
; db/altsyncram_mbk1.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/work/dm642/firmware/fpga/blinear2/project/db/altsyncram_mbk1.tdf    ;
; db/altsyncram_q8m1.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/work/dm642/firmware/fpga/blinear2/project/db/altsyncram_q8m1.tdf    ;
; dcfifo.tdf                        ; yes             ; Megafunction                 ; d:/altera/81/quartus/libraries/megafunctions/dcfifo.tdf                ;
; lpm_counter.inc                   ; yes             ; Megafunction                 ; d:/altera/81/quartus/libraries/megafunctions/lpm_counter.inc           ;
; lpm_add_sub.inc                   ; yes             ; Megafunction                 ; d:/altera/81/quartus/libraries/megafunctions/lpm_add_sub.inc           ;
; a_graycounter.inc                 ; yes             ; Megafunction                 ; d:/altera/81/quartus/libraries/megafunctions/a_graycounter.inc         ;
; a_fefifo.inc                      ; yes             ; Megafunction                 ; d:/altera/81/quartus/libraries/megafunctions/a_fefifo.inc              ;
; a_gray2bin.inc                    ; yes             ; Megafunction                 ; d:/altera/81/quartus/libraries/megafunctions/a_gray2bin.inc            ;
; dffpipe.inc                       ; yes             ; Megafunction                 ; d:/altera/81/quartus/libraries/megafunctions/dffpipe.inc               ;
; alt_sync_fifo.inc                 ; yes             ; Megafunction                 ; d:/altera/81/quartus/libraries/megafunctions/alt_sync_fifo.inc         ;
; lpm_compare.inc                   ; yes             ; Megafunction                 ; d:/altera/81/quartus/libraries/megafunctions/lpm_compare.inc           ;
; altsyncram_fifo.inc               ; yes             ; Megafunction                 ; d:/altera/81/quartus/libraries/megafunctions/altsyncram_fifo.inc       ;
; db/dcfifo_9nn1.tdf                ; yes             ; Auto-Generated Megafunction  ; E:/work/dm642/firmware/fpga/blinear2/project/db/dcfifo_9nn1.tdf        ;
; db/a_gray2bin_ugb.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/work/dm642/firmware/fpga/blinear2/project/db/a_gray2bin_ugb.tdf     ;
; db/a_graycounter_t57.tdf          ; yes             ; Auto-Generated Megafunction  ; E:/work/dm642/firmware/fpga/blinear2/project/db/a_graycounter_t57.tdf  ;
; db/a_graycounter_pjc.tdf          ; yes             ; Auto-Generated Megafunction  ; E:/work/dm642/firmware/fpga/blinear2/project/db/a_graycounter_pjc.tdf  ;
; db/a_graycounter_ojc.tdf          ; yes             ; Auto-Generated Megafunction  ; E:/work/dm642/firmware/fpga/blinear2/project/db/a_graycounter_ojc.tdf  ;
; db/altsyncram_2h51.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/work/dm642/firmware/fpga/blinear2/project/db/altsyncram_2h51.tdf    ;
; db/alt_synch_pipe_e98.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/work/dm642/firmware/fpga/blinear2/project/db/alt_synch_pipe_e98.tdf ;
; db/dffpipe_pe9.tdf                ; yes             ; Auto-Generated Megafunction  ; E:/work/dm642/firmware/fpga/blinear2/project/db/dffpipe_pe9.tdf        ;
; db/alt_synch_pipe_0e8.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/work/dm642/firmware/fpga/blinear2/project/db/alt_synch_pipe_0e8.tdf ;
; db/dffpipe_re9.tdf                ; yes             ; Auto-Generated Megafunction  ; E:/work/dm642/firmware/fpga/blinear2/project/db/dffpipe_re9.tdf        ;
; db/cmpr_356.tdf                   ; yes             ; Auto-Generated Megafunction  ; E:/work/dm642/firmware/fpga/blinear2/project/db/cmpr_356.tdf           ;
; db/cmpr_256.tdf                   ; yes             ; Auto-Generated Megafunction  ; E:/work/dm642/firmware/fpga/blinear2/project/db/cmpr_256.tdf           ;
; db/mux_a18.tdf                    ; yes             ; Auto-Generated Megafunction  ; E:/work/dm642/firmware/fpga/blinear2/project/db/mux_a18.tdf            ;
; db/altsyncram_rgm1.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/work/dm642/firmware/fpga/blinear2/project/db/altsyncram_rgm1.tdf    ;
; altpll.tdf                        ; yes             ; Megafunction                 ; d:/altera/81/quartus/libraries/megafunctions/altpll.tdf                ;
; stratix_pll.inc                   ; yes             ; Megafunction                 ; d:/altera/81/quartus/libraries/megafunctions/stratix_pll.inc           ;
; stratixii_pll.inc                 ; yes             ; Megafunction                 ; d:/altera/81/quartus/libraries/megafunctions/stratixii_pll.inc         ;
; cycloneii_pll.inc                 ; yes             ; Megafunction                 ; d:/altera/81/quartus/libraries/megafunctions/cycloneii_pll.inc         ;
; db/altpll_opl1.tdf                ; yes             ; Auto-Generated Megafunction  ; E:/work/dm642/firmware/fpga/blinear2/project/db/altpll_opl1.tdf        ;
; altshift_taps.tdf                 ; yes             ; Megafunction                 ; d:/altera/81/quartus/libraries/megafunctions/altshift_taps.tdf         ;
; lpm_constant.inc                  ; yes             ; Megafunction                 ; d:/altera/81/quartus/libraries/megafunctions/lpm_constant.inc          ;
; db/shift_taps_15m.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/work/dm642/firmware/fpga/blinear2/project/db/shift_taps_15m.tdf     ;
; db/altsyncram_jc81.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/work/dm642/firmware/fpga/blinear2/project/db/altsyncram_jc81.tdf    ;
; db/cntr_0of.tdf                   ; yes             ; Auto-Generated Megafunction  ; E:/work/dm642/firmware/fpga/blinear2/project/db/cntr_0of.tdf           ;
; db/cmpr_gfc.tdf                   ; yes             ; Auto-Generated Megafunction  ; E:/work/dm642/firmware/fpga/blinear2/project/db/cmpr_gfc.tdf           ;
; lpm_mult.tdf                      ; yes             ; Megafunction                 ; d:/altera/81/quartus/libraries/megafunctions/lpm_mult.tdf              ;
; multcore.inc                      ; yes             ; Megafunction                 ; d:/altera/81/quartus/libraries/megafunctions/multcore.inc              ;
; bypassff.inc                      ; yes             ; Megafunction                 ; d:/altera/81/quartus/libraries/megafunctions/bypassff.inc              ;
; altshift.inc                      ; yes             ; Megafunction                 ; d:/altera/81/quartus/libraries/megafunctions/altshift.inc              ;
; db/mult_h411.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/work/dm642/firmware/fpga/blinear2/project/db/mult_h411.tdf          ;
; db/mult_m411.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/work/dm642/firmware/fpga/blinear2/project/db/mult_m411.tdf          ;
; db/mult_q511.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/work/dm642/firmware/fpga/blinear2/project/db/mult_q511.tdf          ;
; db/mult_o411.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/work/dm642/firmware/fpga/blinear2/project/db/mult_o411.tdf          ;
; db/mult_lv01.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/work/dm642/firmware/fpga/blinear2/project/db/mult_lv01.tdf          ;
+-----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                       ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                               ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,340                                                                               ;
;                                             ;                                                                                     ;
; Total combinational functions               ; 1325                                                                                ;
; Logic element usage by number of LUT inputs ;                                                                                     ;
;     -- 4 input functions                    ; 356                                                                                 ;
;     -- 3 input functions                    ; 418                                                                                 ;
;     -- <=2 input functions                  ; 551                                                                                 ;
;                                             ;                                                                                     ;
; Logic elements by mode                      ;                                                                                     ;
;     -- normal mode                          ; 910                                                                                 ;
;     -- arithmetic mode                      ; 415                                                                                 ;
;                                             ;                                                                                     ;
; Total registers                             ; 1340                                                                                ;
;     -- Dedicated logic registers            ; 1340                                                                                ;
;     -- I/O registers                        ; 0                                                                                   ;
;                                             ;                                                                                     ;
; I/O pins                                    ; 76                                                                                  ;
; Total memory bits                           ; 90162                                                                               ;
; Embedded Multiplier 9-bit elements          ; 21                                                                                  ;
; Total PLLs                                  ; 1                                                                                   ;
; Maximum fan-out node                        ; video_pro:UUT|pll2:U_pll2|altpll:altpll_component|altpll_opl1:auto_generated|clk[0] ;
; Maximum fan-out                             ; 1311                                                                                ;
; Total fan-out                               ; 10184                                                                               ;
; Average fan-out                             ; 3.45                                                                                ;
+---------------------------------------------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                   ; Library Name ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                                ; 1325 (0)          ; 1340 (0)     ; 90162       ; 21           ; 9       ; 6         ; 76   ; 0            ; |top                                                                                                                                                                                                  ; work         ;
;    |I2C_V_Config:I2C_AV_Config|                     ; 145 (110)         ; 65 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|I2C_V_Config:I2C_AV_Config                                                                                                                                                                       ; work         ;
;       |I2C_Controller:u0|                           ; 35 (35)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|I2C_V_Config:I2C_AV_Config|I2C_Controller:u0                                                                                                                                                     ; work         ;
;    |video_pro:UUT|                                  ; 1180 (0)          ; 1275 (0)     ; 90162       ; 21           ; 9       ; 6         ; 0    ; 0            ; |top|video_pro:UUT                                                                                                                                                                                    ; work         ;
;       |lf_decode:U_detect|                          ; 54 (54)           ; 47 (47)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|lf_decode:U_detect                                                                                                                                                                 ; work         ;
;       |pll2:U_pll2|                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|pll2:U_pll2                                                                                                                                                                        ; work         ;
;          |altpll:altpll_component|                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|pll2:U_pll2|altpll:altpll_component                                                                                                                                                ; work         ;
;             |altpll_opl1:auto_generated|            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|pll2:U_pll2|altpll:altpll_component|altpll_opl1:auto_generated                                                                                                                     ; work         ;
;       |sdram2lcd_controler:U_sdram2lcd_controler|   ; 869 (0)           ; 963 (0)      ; 73778       ; 21           ; 9       ; 6         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler                                                                                                                                          ; work         ;
;          |bilin_insert:U0_bilin_insertY|            ; 59 (59)           ; 50 (50)      ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|bilin_insert:U0_bilin_insertY                                                                                                            ; work         ;
;             |lpm_mult:Mult0|                        ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|bilin_insert:U0_bilin_insertY|lpm_mult:Mult0                                                                                             ; work         ;
;                |mult_lv01:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|bilin_insert:U0_bilin_insertY|lpm_mult:Mult0|mult_lv01:auto_generated                                                                    ; work         ;
;          |bilin_insert:U1_bilin_insertC|            ; 65 (65)           ; 56 (56)      ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|bilin_insert:U1_bilin_insertC                                                                                                            ; work         ;
;             |lpm_mult:Mult0|                        ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|bilin_insert:U1_bilin_insertC|lpm_mult:Mult0                                                                                             ; work         ;
;                |mult_lv01:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|bilin_insert:U1_bilin_insertC|lpm_mult:Mult0|mult_lv01:auto_generated                                                                    ; work         ;
;          |buf_flag:U_buf_flag|                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|buf_flag:U_buf_flag                                                                                                                      ; work         ;
;          |dpram_1024x16b:U0_dpram_1024x16b|         ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|dpram_1024x16b:U0_dpram_1024x16b                                                                                                         ; work         ;
;             |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|dpram_1024x16b:U0_dpram_1024x16b|altsyncram:altsyncram_component                                                                         ; work         ;
;                |altsyncram_q8m1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|dpram_1024x16b:U0_dpram_1024x16b|altsyncram:altsyncram_component|altsyncram_q8m1:auto_generated                                          ; work         ;
;          |dpram_1024x16b:U1_dpram_1024x16b|         ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|dpram_1024x16b:U1_dpram_1024x16b                                                                                                         ; work         ;
;             |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|dpram_1024x16b:U1_dpram_1024x16b|altsyncram:altsyncram_component                                                                         ; work         ;
;                |altsyncram_q8m1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|dpram_1024x16b:U1_dpram_1024x16b|altsyncram:altsyncram_component|altsyncram_q8m1:auto_generated                                          ; work         ;
;          |fifo_asy_1024x16b:U_fifo_asy_1024x16b|    ; 107 (0)           ; 93 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b                                                                                                    ; work         ;
;             |dcfifo:dcfifo_component|               ; 107 (0)           ; 93 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component                                                                            ; work         ;
;                |dcfifo_9nn1:auto_generated|         ; 107 (14)          ; 93 (26)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated                                                 ; work         ;
;                   |a_gray2bin_ugb:wrptr_g_gray2bin| ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin                 ; work         ;
;                   |a_gray2bin_ugb:ws_dgrp_gray2bin| ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin                 ; work         ;
;                   |a_graycounter_ojc:wrptr_gp|      ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|a_graycounter_ojc:wrptr_gp                      ; work         ;
;                   |a_graycounter_pjc:wrptr_g1p|     ; 14 (14)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|a_graycounter_pjc:wrptr_g1p                     ; work         ;
;                   |a_graycounter_t57:rdptr_g1p|     ; 15 (15)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|a_graycounter_t57:rdptr_g1p                     ; work         ;
;                   |alt_synch_pipe_0e8:ws_dgrp|      ; 0 (0)             ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                      ; work         ;
;                      |dffpipe_re9:dffpipe4|         ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4 ; work         ;
;                   |altsyncram_2h51:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|altsyncram_2h51:fifo_ram                        ; work         ;
;                   |cmpr_356:rdempty_eq_comp_lsb|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|cmpr_356:rdempty_eq_comp_lsb                    ; work         ;
;                   |cmpr_356:wrfull_eq_comp_lsb|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|cmpr_356:wrfull_eq_comp_lsb                     ; work         ;
;                   |dffpipe_pe9:ws_brp|              ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|dffpipe_pe9:ws_brp                              ; work         ;
;                   |dffpipe_pe9:ws_bwp|              ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|dffpipe_pe9:ws_bwp                              ; work         ;
;                   |mux_a18:rdemp_eq_comp_lsb_mux|   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux                   ; work         ;
;                   |mux_a18:rdemp_eq_comp_msb_mux|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux                   ; work         ;
;                   |mux_a18:wrfull_eq_comp_lsb_mux|  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux                  ; work         ;
;                   |mux_a18:wrfull_eq_comp_msb_mux|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux                  ; work         ;
;          |h_scaler:U_h_scaler|                      ; 308 (116)         ; 337 (143)    ; 24626       ; 3            ; 3       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler                                                                                                                      ; work         ;
;             |bilin_insert:U1_bilin_insertCb|        ; 59 (59)           ; 50 (50)      ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertCb                                                                                       ; work         ;
;                |lpm_mult:Mult0|                     ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertCb|lpm_mult:Mult0                                                                        ; work         ;
;                   |mult_lv01:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertCb|lpm_mult:Mult0|mult_lv01:auto_generated                                               ; work         ;
;             |bilin_insert:U1_bilin_insertCr|        ; 59 (59)           ; 57 (57)      ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertCr                                                                                       ; work         ;
;                |lpm_mult:Mult0|                     ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertCr|lpm_mult:Mult0                                                                        ; work         ;
;                   |mult_lv01:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertCr|lpm_mult:Mult0|mult_lv01:auto_generated                                               ; work         ;
;             |bilin_insert:U1_bilin_insertY|         ; 66 (66)           ; 50 (50)      ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertY                                                                                        ; work         ;
;                |lpm_mult:Mult0|                     ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertY|lpm_mult:Mult0                                                                         ; work         ;
;                   |mult_lv01:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertY|lpm_mult:Mult0|mult_lv01:auto_generated                                                ; work         ;
;             |dpram_1024x24b:U1_dpram_1024x24b|      ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|dpram_1024x24b:U1_dpram_1024x24b                                                                                     ; work         ;
;                |altsyncram:altsyncram_component|    ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|dpram_1024x24b:U1_dpram_1024x24b|altsyncram:altsyncram_component                                                     ; work         ;
;                   |altsyncram_rgm1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|dpram_1024x24b:U1_dpram_1024x24b|altsyncram:altsyncram_component|altsyncram_rgm1:auto_generated                      ; work         ;
;             |ndelay:delayK|                         ; 0 (0)             ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|ndelay:delayK                                                                                                        ; work         ;
;             |ndelay:delayWE|                        ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|ndelay:delayWE                                                                                                       ; work         ;
;             |ndelay:delayWPN|                       ; 8 (0)             ; 3 (0)        ; 50          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|ndelay:delayWPN                                                                                                      ; work         ;
;                |altshift_taps:relay_rtl_0|          ; 8 (0)             ; 3 (0)        ; 50          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|ndelay:delayWPN|altshift_taps:relay_rtl_0                                                                            ; work         ;
;                   |shift_taps_15m:auto_generated|   ; 8 (0)             ; 3 (0)        ; 50          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|ndelay:delayWPN|altshift_taps:relay_rtl_0|shift_taps_15m:auto_generated                                              ; work         ;
;                      |altsyncram_jc81:altsyncram2|  ; 0 (0)             ; 0 (0)        ; 50          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|ndelay:delayWPN|altshift_taps:relay_rtl_0|shift_taps_15m:auto_generated|altsyncram_jc81:altsyncram2                  ; work         ;
;                      |cntr_0of:cntr1|               ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|ndelay:delayWPN|altshift_taps:relay_rtl_0|shift_taps_15m:auto_generated|cntr_0of:cntr1                               ; work         ;
;          |sdram_rd2buf:U_sdram_rd2buf|              ; 83 (83)           ; 106 (106)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|sdram_rd2buf:U_sdram_rd2buf                                                                                                              ; work         ;
;          |vertical_scaler:U_vertical_scaler|        ; 79 (79)           ; 82 (82)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vertical_scaler:U_vertical_scaler                                                                                                        ; work         ;
;          |vgatest:U_vgatest|                        ; 166 (81)          ; 220 (77)     ; 0           ; 16           ; 4       ; 6         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest                                                                                                                        ; work         ;
;             |YCrCb2RGB:U_VtoRGB|                    ; 84 (84)           ; 135 (135)    ; 0           ; 16           ; 4       ; 6         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB                                                                                                     ; work         ;
;                |lpm_mult:Mult0|                     ; 0 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult0                                                                                      ; work         ;
;                   |mult_h411:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult0|mult_h411:auto_generated                                                             ; work         ;
;                |lpm_mult:Mult1|                     ; 0 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult1                                                                                      ; work         ;
;                   |mult_h411:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult1|mult_h411:auto_generated                                                             ; work         ;
;                |lpm_mult:Mult2|                     ; 0 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult2                                                                                      ; work         ;
;                   |mult_o411:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult2|mult_o411:auto_generated                                                             ; work         ;
;                |lpm_mult:Mult3|                     ; 0 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult3                                                                                      ; work         ;
;                   |mult_m411:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult3|mult_m411:auto_generated                                                             ; work         ;
;                |lpm_mult:Mult4|                     ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult4                                                                                      ; work         ;
;                   |mult_q511:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult4|mult_q511:auto_generated                                                             ; work         ;
;             |ndelay:delayDE|                        ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|ndelay:delayDE                                                                                                         ; work         ;
;          |wr_outfifo:wr_outfifo|                    ; 0 (0)             ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|wr_outfifo:wr_outfifo                                                                                                                    ; work         ;
;       |sdram_200us:U_sdram_200us|                   ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram_200us:U_sdram_200us                                                                                                                                                          ; work         ;
;       |sdram_if:U_SDR|                              ; 140 (140)         ; 158 (158)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|sdram_if:U_SDR                                                                                                                                                                     ; work         ;
;       |vin_pro:U_vin_pro|                           ; 100 (16)          ; 91 (14)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|vin_pro:U_vin_pro                                                                                                                                                                  ; work         ;
;          |dpe_1r1w_2048x8_1024x16b:U_buf1|          ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|vin_pro:U_vin_pro|dpe_1r1w_2048x8_1024x16b:U_buf1                                                                                                                                  ; work         ;
;             |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|vin_pro:U_vin_pro|dpe_1r1w_2048x8_1024x16b:U_buf1|altsyncram:altsyncram_component                                                                                                  ; work         ;
;                |altsyncram_mbk1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|vin_pro:U_vin_pro|dpe_1r1w_2048x8_1024x16b:U_buf1|altsyncram:altsyncram_component|altsyncram_mbk1:auto_generated                                                                   ; work         ;
;          |wr_add_man:U_wr_add_man|                  ; 65 (65)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|vin_pro:U_vin_pro|wr_add_man:U_wr_add_man                                                                                                                                          ; work         ;
;          |wr_burst_control:U_wr_burst_control|      ; 19 (19)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pro:UUT|vin_pro:U_vin_pro|wr_burst_control:U_wr_burst_control                                                                                                                              ; work         ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|dpram_1024x16b:U0_dpram_1024x16b|altsyncram:altsyncram_component|altsyncram_q8m1:auto_generated|ALTSYNCRAM                         ; M9K  ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|dpram_1024x16b:U1_dpram_1024x16b|altsyncram:altsyncram_component|altsyncram_q8m1:auto_generated|ALTSYNCRAM                         ; M9K  ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|altsyncram_2h51:fifo_ram|ALTSYNCRAM       ; M9K  ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|dpram_1024x24b:U1_dpram_1024x24b|altsyncram:altsyncram_component|altsyncram_rgm1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 1024         ; 24           ; 1024         ; 24           ; 24576 ; None ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|ndelay:delayWPN|altshift_taps:relay_rtl_0|shift_taps_15m:auto_generated|altsyncram_jc81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 5            ; 10           ; 5            ; 10           ; 50    ; None ;
; video_pro:UUT|vin_pro:U_vin_pro|dpe_1r1w_2048x8_1024x16b:U_buf1|altsyncram:altsyncram_component|altsyncram_mbk1:auto_generated|ALTSYNCRAM                                                  ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 1024         ; 16           ; 16384 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 9           ;
; Simple Multipliers (18-bit)           ; 6           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 21          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 15          ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |top|I2C_V_Config:I2C_AV_Config|mSetup_ST         ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|video_pro:UUT|sdram_if:U_SDR|sdr_state_d2                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+---------------------------------+------------------------+--------------------+-----------------------+-----------------------+-----------------------+---------------------------+-----------------------+---------------------------+-----------------------+-----------------------------+-------------------------+------------------------+--------------------+-----------------------------+-------------------------+-----------------------------+-------------------------+---------------------+
; Name                            ; sdr_state_d2.000000000000000000 ; sdr_state_d2.S_PRE_NOP ; sdr_state_d2.S_PRE ; sdr_state_d2.S_WR_END ; sdr_state_d2.S_RD_COL ; sdr_state_d2.S_WR_COL ; sdr_state_d2.S_RD_ACT_NOP ; sdr_state_d2.S_RD_ACT ; sdr_state_d2.S_WR_ACT_NOP ; sdr_state_d2.S_WR_ACT ; sdr_state_d2.S_IDLE_REF_NOP ; sdr_state_d2.S_IDLE_REF ; sdr_state_d2.S_MRS_NOP ; sdr_state_d2.S_MRS ; sdr_state_d2.S_INIT_REF_NOP ; sdr_state_d2.S_INIT_REF ; sdr_state_d2.S_INIT_PRE_NOP ; sdr_state_d2.S_INIT_PRE ; sdr_state_d2.S_IDLE ;
+---------------------------------+---------------------------------+------------------------+--------------------+-----------------------+-----------------------+-----------------------+---------------------------+-----------------------+---------------------------+-----------------------+-----------------------------+-------------------------+------------------------+--------------------+-----------------------------+-------------------------+-----------------------------+-------------------------+---------------------+
; sdr_state_d2.000000000000000000 ; 0                               ; 0                      ; 0                  ; 0                     ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                           ; 0                       ; 0                      ; 0                  ; 0                           ; 0                       ; 0                           ; 0                       ; 0                   ;
; sdr_state_d2.S_IDLE             ; 1                               ; 0                      ; 0                  ; 0                     ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                           ; 0                       ; 0                      ; 0                  ; 0                           ; 0                       ; 0                           ; 0                       ; 1                   ;
; sdr_state_d2.S_INIT_PRE         ; 1                               ; 0                      ; 0                  ; 0                     ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                           ; 0                       ; 0                      ; 0                  ; 0                           ; 0                       ; 0                           ; 1                       ; 0                   ;
; sdr_state_d2.S_INIT_PRE_NOP     ; 1                               ; 0                      ; 0                  ; 0                     ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                           ; 0                       ; 0                      ; 0                  ; 0                           ; 0                       ; 1                           ; 0                       ; 0                   ;
; sdr_state_d2.S_INIT_REF         ; 1                               ; 0                      ; 0                  ; 0                     ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                           ; 0                       ; 0                      ; 0                  ; 0                           ; 1                       ; 0                           ; 0                       ; 0                   ;
; sdr_state_d2.S_INIT_REF_NOP     ; 1                               ; 0                      ; 0                  ; 0                     ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                           ; 0                       ; 0                      ; 0                  ; 1                           ; 0                       ; 0                           ; 0                       ; 0                   ;
; sdr_state_d2.S_MRS              ; 1                               ; 0                      ; 0                  ; 0                     ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                           ; 0                       ; 0                      ; 1                  ; 0                           ; 0                       ; 0                           ; 0                       ; 0                   ;
; sdr_state_d2.S_MRS_NOP          ; 1                               ; 0                      ; 0                  ; 0                     ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                           ; 0                       ; 1                      ; 0                  ; 0                           ; 0                       ; 0                           ; 0                       ; 0                   ;
; sdr_state_d2.S_IDLE_REF         ; 1                               ; 0                      ; 0                  ; 0                     ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                           ; 1                       ; 0                      ; 0                  ; 0                           ; 0                       ; 0                           ; 0                       ; 0                   ;
; sdr_state_d2.S_IDLE_REF_NOP     ; 1                               ; 0                      ; 0                  ; 0                     ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 1                           ; 0                       ; 0                      ; 0                  ; 0                           ; 0                       ; 0                           ; 0                       ; 0                   ;
; sdr_state_d2.S_WR_ACT           ; 1                               ; 0                      ; 0                  ; 0                     ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 1                     ; 0                           ; 0                       ; 0                      ; 0                  ; 0                           ; 0                       ; 0                           ; 0                       ; 0                   ;
; sdr_state_d2.S_WR_ACT_NOP       ; 1                               ; 0                      ; 0                  ; 0                     ; 0                     ; 0                     ; 0                         ; 0                     ; 1                         ; 0                     ; 0                           ; 0                       ; 0                      ; 0                  ; 0                           ; 0                       ; 0                           ; 0                       ; 0                   ;
; sdr_state_d2.S_RD_ACT           ; 1                               ; 0                      ; 0                  ; 0                     ; 0                     ; 0                     ; 0                         ; 1                     ; 0                         ; 0                     ; 0                           ; 0                       ; 0                      ; 0                  ; 0                           ; 0                       ; 0                           ; 0                       ; 0                   ;
; sdr_state_d2.S_RD_ACT_NOP       ; 1                               ; 0                      ; 0                  ; 0                     ; 0                     ; 0                     ; 1                         ; 0                     ; 0                         ; 0                     ; 0                           ; 0                       ; 0                      ; 0                  ; 0                           ; 0                       ; 0                           ; 0                       ; 0                   ;
; sdr_state_d2.S_WR_COL           ; 1                               ; 0                      ; 0                  ; 0                     ; 0                     ; 1                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                           ; 0                       ; 0                      ; 0                  ; 0                           ; 0                       ; 0                           ; 0                       ; 0                   ;
; sdr_state_d2.S_RD_COL           ; 1                               ; 0                      ; 0                  ; 0                     ; 1                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                           ; 0                       ; 0                      ; 0                  ; 0                           ; 0                       ; 0                           ; 0                       ; 0                   ;
; sdr_state_d2.S_WR_END           ; 1                               ; 0                      ; 0                  ; 1                     ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                           ; 0                       ; 0                      ; 0                  ; 0                           ; 0                       ; 0                           ; 0                       ; 0                   ;
; sdr_state_d2.S_PRE              ; 1                               ; 0                      ; 1                  ; 0                     ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                           ; 0                       ; 0                      ; 0                  ; 0                           ; 0                       ; 0                           ; 0                       ; 0                   ;
; sdr_state_d2.S_PRE_NOP          ; 1                               ; 1                      ; 0                  ; 0                     ; 0                     ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                           ; 0                       ; 0                      ; 0                  ; 0                           ; 0                       ; 0                           ; 0                       ; 0                   ;
+---------------------------------+---------------------------------+------------------------+--------------------+-----------------------+-----------------------+-----------------------+---------------------------+-----------------------+---------------------------+-----------------------+-----------------------------+-------------------------+------------------------+--------------------+-----------------------------+-------------------------+-----------------------------+-------------------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|video_pro:UUT|sdram_if:U_SDR|sdr_state_d                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------+--------------------------------+-----------------------+-------------------+----------------------+----------------------+----------------------+--------------------------+----------------------+--------------------------+----------------------+----------------------------+------------------------+-----------------------+-------------------+----------------------------+------------------------+----------------------------+------------------------+--------------------+
; Name                           ; sdr_state_d.000000000000000000 ; sdr_state_d.S_PRE_NOP ; sdr_state_d.S_PRE ; sdr_state_d.S_WR_END ; sdr_state_d.S_RD_COL ; sdr_state_d.S_WR_COL ; sdr_state_d.S_RD_ACT_NOP ; sdr_state_d.S_RD_ACT ; sdr_state_d.S_WR_ACT_NOP ; sdr_state_d.S_WR_ACT ; sdr_state_d.S_IDLE_REF_NOP ; sdr_state_d.S_IDLE_REF ; sdr_state_d.S_MRS_NOP ; sdr_state_d.S_MRS ; sdr_state_d.S_INIT_REF_NOP ; sdr_state_d.S_INIT_REF ; sdr_state_d.S_INIT_PRE_NOP ; sdr_state_d.S_INIT_PRE ; sdr_state_d.S_IDLE ;
+--------------------------------+--------------------------------+-----------------------+-------------------+----------------------+----------------------+----------------------+--------------------------+----------------------+--------------------------+----------------------+----------------------------+------------------------+-----------------------+-------------------+----------------------------+------------------------+----------------------------+------------------------+--------------------+
; sdr_state_d.000000000000000000 ; 0                              ; 0                     ; 0                 ; 0                    ; 0                    ; 0                    ; 0                        ; 0                    ; 0                        ; 0                    ; 0                          ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                          ; 0                      ; 0                  ;
; sdr_state_d.S_IDLE             ; 1                              ; 0                     ; 0                 ; 0                    ; 0                    ; 0                    ; 0                        ; 0                    ; 0                        ; 0                    ; 0                          ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                          ; 0                      ; 1                  ;
; sdr_state_d.S_INIT_PRE         ; 1                              ; 0                     ; 0                 ; 0                    ; 0                    ; 0                    ; 0                        ; 0                    ; 0                        ; 0                    ; 0                          ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                          ; 1                      ; 0                  ;
; sdr_state_d.S_INIT_PRE_NOP     ; 1                              ; 0                     ; 0                 ; 0                    ; 0                    ; 0                    ; 0                        ; 0                    ; 0                        ; 0                    ; 0                          ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 1                          ; 0                      ; 0                  ;
; sdr_state_d.S_INIT_REF         ; 1                              ; 0                     ; 0                 ; 0                    ; 0                    ; 0                    ; 0                        ; 0                    ; 0                        ; 0                    ; 0                          ; 0                      ; 0                     ; 0                 ; 0                          ; 1                      ; 0                          ; 0                      ; 0                  ;
; sdr_state_d.S_INIT_REF_NOP     ; 1                              ; 0                     ; 0                 ; 0                    ; 0                    ; 0                    ; 0                        ; 0                    ; 0                        ; 0                    ; 0                          ; 0                      ; 0                     ; 0                 ; 1                          ; 0                      ; 0                          ; 0                      ; 0                  ;
; sdr_state_d.S_MRS              ; 1                              ; 0                     ; 0                 ; 0                    ; 0                    ; 0                    ; 0                        ; 0                    ; 0                        ; 0                    ; 0                          ; 0                      ; 0                     ; 1                 ; 0                          ; 0                      ; 0                          ; 0                      ; 0                  ;
; sdr_state_d.S_MRS_NOP          ; 1                              ; 0                     ; 0                 ; 0                    ; 0                    ; 0                    ; 0                        ; 0                    ; 0                        ; 0                    ; 0                          ; 0                      ; 1                     ; 0                 ; 0                          ; 0                      ; 0                          ; 0                      ; 0                  ;
; sdr_state_d.S_IDLE_REF         ; 1                              ; 0                     ; 0                 ; 0                    ; 0                    ; 0                    ; 0                        ; 0                    ; 0                        ; 0                    ; 0                          ; 1                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                          ; 0                      ; 0                  ;
; sdr_state_d.S_IDLE_REF_NOP     ; 1                              ; 0                     ; 0                 ; 0                    ; 0                    ; 0                    ; 0                        ; 0                    ; 0                        ; 0                    ; 1                          ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                          ; 0                      ; 0                  ;
; sdr_state_d.S_WR_ACT           ; 1                              ; 0                     ; 0                 ; 0                    ; 0                    ; 0                    ; 0                        ; 0                    ; 0                        ; 1                    ; 0                          ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                          ; 0                      ; 0                  ;
; sdr_state_d.S_WR_ACT_NOP       ; 1                              ; 0                     ; 0                 ; 0                    ; 0                    ; 0                    ; 0                        ; 0                    ; 1                        ; 0                    ; 0                          ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                          ; 0                      ; 0                  ;
; sdr_state_d.S_RD_ACT           ; 1                              ; 0                     ; 0                 ; 0                    ; 0                    ; 0                    ; 0                        ; 1                    ; 0                        ; 0                    ; 0                          ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                          ; 0                      ; 0                  ;
; sdr_state_d.S_RD_ACT_NOP       ; 1                              ; 0                     ; 0                 ; 0                    ; 0                    ; 0                    ; 1                        ; 0                    ; 0                        ; 0                    ; 0                          ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                          ; 0                      ; 0                  ;
; sdr_state_d.S_WR_COL           ; 1                              ; 0                     ; 0                 ; 0                    ; 0                    ; 1                    ; 0                        ; 0                    ; 0                        ; 0                    ; 0                          ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                          ; 0                      ; 0                  ;
; sdr_state_d.S_RD_COL           ; 1                              ; 0                     ; 0                 ; 0                    ; 1                    ; 0                    ; 0                        ; 0                    ; 0                        ; 0                    ; 0                          ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                          ; 0                      ; 0                  ;
; sdr_state_d.S_WR_END           ; 1                              ; 0                     ; 0                 ; 1                    ; 0                    ; 0                    ; 0                        ; 0                    ; 0                        ; 0                    ; 0                          ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                          ; 0                      ; 0                  ;
; sdr_state_d.S_PRE              ; 1                              ; 0                     ; 1                 ; 0                    ; 0                    ; 0                    ; 0                        ; 0                    ; 0                        ; 0                    ; 0                          ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                          ; 0                      ; 0                  ;
; sdr_state_d.S_PRE_NOP          ; 1                              ; 1                     ; 0                 ; 0                    ; 0                    ; 0                    ; 0                        ; 0                    ; 0                        ; 0                    ; 0                          ; 0                      ; 0                     ; 0                 ; 0                          ; 0                      ; 0                          ; 0                      ; 0                  ;
+--------------------------------+--------------------------------+-----------------------+-------------------+----------------------+----------------------+----------------------+--------------------------+----------------------+--------------------------+----------------------+----------------------------+------------------------+-----------------------+-------------------+----------------------------+------------------------+----------------------------+------------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|video_pro:UUT|sdram_if:U_SDR|sdr_state                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------+---------------------+-----------------+--------------------+--------------------+--------------------+------------------------+--------------------+------------------------+--------------------+--------------------------+----------------------+---------------------+-----------------+--------------------------+----------------------+--------------------------+----------------------+------------------+
; Name                     ; sdr_state.S_PRE_NOP ; sdr_state.S_PRE ; sdr_state.S_WR_END ; sdr_state.S_RD_COL ; sdr_state.S_WR_COL ; sdr_state.S_RD_ACT_NOP ; sdr_state.S_RD_ACT ; sdr_state.S_WR_ACT_NOP ; sdr_state.S_WR_ACT ; sdr_state.S_IDLE_REF_NOP ; sdr_state.S_IDLE_REF ; sdr_state.S_MRS_NOP ; sdr_state.S_MRS ; sdr_state.S_INIT_REF_NOP ; sdr_state.S_INIT_REF ; sdr_state.S_INIT_PRE_NOP ; sdr_state.S_INIT_PRE ; sdr_state.S_IDLE ;
+--------------------------+---------------------+-----------------+--------------------+--------------------+--------------------+------------------------+--------------------+------------------------+--------------------+--------------------------+----------------------+---------------------+-----------------+--------------------------+----------------------+--------------------------+----------------------+------------------+
; sdr_state.S_IDLE         ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                      ; 0                  ; 0                      ; 0                  ; 0                        ; 0                    ; 0                   ; 0               ; 0                        ; 0                    ; 0                        ; 0                    ; 0                ;
; sdr_state.S_INIT_PRE     ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                      ; 0                  ; 0                      ; 0                  ; 0                        ; 0                    ; 0                   ; 0               ; 0                        ; 0                    ; 0                        ; 1                    ; 1                ;
; sdr_state.S_INIT_PRE_NOP ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                      ; 0                  ; 0                      ; 0                  ; 0                        ; 0                    ; 0                   ; 0               ; 0                        ; 0                    ; 1                        ; 0                    ; 1                ;
; sdr_state.S_INIT_REF     ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                      ; 0                  ; 0                      ; 0                  ; 0                        ; 0                    ; 0                   ; 0               ; 0                        ; 1                    ; 0                        ; 0                    ; 1                ;
; sdr_state.S_INIT_REF_NOP ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                      ; 0                  ; 0                      ; 0                  ; 0                        ; 0                    ; 0                   ; 0               ; 1                        ; 0                    ; 0                        ; 0                    ; 1                ;
; sdr_state.S_MRS          ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                      ; 0                  ; 0                      ; 0                  ; 0                        ; 0                    ; 0                   ; 1               ; 0                        ; 0                    ; 0                        ; 0                    ; 1                ;
; sdr_state.S_MRS_NOP      ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                      ; 0                  ; 0                      ; 0                  ; 0                        ; 0                    ; 1                   ; 0               ; 0                        ; 0                    ; 0                        ; 0                    ; 1                ;
; sdr_state.S_IDLE_REF     ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                      ; 0                  ; 0                      ; 0                  ; 0                        ; 1                    ; 0                   ; 0               ; 0                        ; 0                    ; 0                        ; 0                    ; 1                ;
; sdr_state.S_IDLE_REF_NOP ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                      ; 0                  ; 0                      ; 0                  ; 1                        ; 0                    ; 0                   ; 0               ; 0                        ; 0                    ; 0                        ; 0                    ; 1                ;
; sdr_state.S_WR_ACT       ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                      ; 0                  ; 0                      ; 1                  ; 0                        ; 0                    ; 0                   ; 0               ; 0                        ; 0                    ; 0                        ; 0                    ; 1                ;
; sdr_state.S_WR_ACT_NOP   ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                      ; 0                  ; 1                      ; 0                  ; 0                        ; 0                    ; 0                   ; 0               ; 0                        ; 0                    ; 0                        ; 0                    ; 1                ;
; sdr_state.S_RD_ACT       ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                      ; 1                  ; 0                      ; 0                  ; 0                        ; 0                    ; 0                   ; 0               ; 0                        ; 0                    ; 0                        ; 0                    ; 1                ;
; sdr_state.S_RD_ACT_NOP   ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 1                      ; 0                  ; 0                      ; 0                  ; 0                        ; 0                    ; 0                   ; 0               ; 0                        ; 0                    ; 0                        ; 0                    ; 1                ;
; sdr_state.S_WR_COL       ; 0                   ; 0               ; 0                  ; 0                  ; 1                  ; 0                      ; 0                  ; 0                      ; 0                  ; 0                        ; 0                    ; 0                   ; 0               ; 0                        ; 0                    ; 0                        ; 0                    ; 1                ;
; sdr_state.S_RD_COL       ; 0                   ; 0               ; 0                  ; 1                  ; 0                  ; 0                      ; 0                  ; 0                      ; 0                  ; 0                        ; 0                    ; 0                   ; 0               ; 0                        ; 0                    ; 0                        ; 0                    ; 1                ;
; sdr_state.S_WR_END       ; 0                   ; 0               ; 1                  ; 0                  ; 0                  ; 0                      ; 0                  ; 0                      ; 0                  ; 0                        ; 0                    ; 0                   ; 0               ; 0                        ; 0                    ; 0                        ; 0                    ; 1                ;
; sdr_state.S_PRE          ; 0                   ; 1               ; 0                  ; 0                  ; 0                  ; 0                      ; 0                  ; 0                      ; 0                  ; 0                        ; 0                    ; 0                   ; 0               ; 0                        ; 0                    ; 0                        ; 0                    ; 1                ;
; sdr_state.S_PRE_NOP      ; 1                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                      ; 0                  ; 0                      ; 0                  ; 0                        ; 0                    ; 0                   ; 0               ; 0                        ; 0                    ; 0                        ; 0                    ; 1                ;
+--------------------------+---------------------+-----------------+--------------------+--------------------+--------------------+------------------------+--------------------+------------------------+--------------------+--------------------------+----------------------+---------------------+-----------------+--------------------------+----------------------+--------------------------+----------------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|state ;
+----------+----------+----------+---------------------------------------------------------------------+
; Name     ; state.00 ; state.10 ; state.01                                                            ;
+----------+----------+----------+---------------------------------------------------------------------+
; state.00 ; 0        ; 0        ; 0                                                                   ;
; state.01 ; 1        ; 0        ; 1                                                                   ;
; state.10 ; 1        ; 1        ; 0                                                                   ;
+----------+----------+----------+---------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|state_cur ;
+----------------+----------------+----------------+---------------------------------------------------------+
; Name           ; state_cur.HOLD ; state_cur.READ ; state_cur.IDLE                                          ;
+----------------+----------------+----------------+---------------------------------------------------------+
; state_cur.IDLE ; 0              ; 0              ; 0                                                       ;
; state_cur.READ ; 0              ; 1              ; 1                                                       ;
; state_cur.HOLD ; 1              ; 0              ; 1                                                       ;
+----------------+----------------+----------------+---------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vertical_scaler:U_vertical_scaler|curr_state                                   ;
+----------------------------+----------------------------+--------------------------+--------------------------+-----------------------+---------------------+
; Name                       ; curr_state.FSM_TURN_AROUND ; curr_state.FSM_JUDGE_BUF ; curr_state.FSM_CALC_PARA ; curr_state.FSM_RD_BUF ; curr_state.FSM_IDLE ;
+----------------------------+----------------------------+--------------------------+--------------------------+-----------------------+---------------------+
; curr_state.FSM_IDLE        ; 0                          ; 0                        ; 0                        ; 0                     ; 0                   ;
; curr_state.FSM_RD_BUF      ; 0                          ; 0                        ; 0                        ; 1                     ; 1                   ;
; curr_state.FSM_CALC_PARA   ; 0                          ; 0                        ; 1                        ; 0                     ; 1                   ;
; curr_state.FSM_JUDGE_BUF   ; 0                          ; 1                        ; 0                        ; 0                     ; 1                   ;
; curr_state.FSM_TURN_AROUND ; 1                          ; 0                        ; 0                        ; 0                     ; 1                   ;
+----------------------------+----------------------------+--------------------------+--------------------------+-----------------------+---------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|sdram_rd2buf:U_sdram_rd2buf|curr_state                                                                                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------+----------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------+
; Name                            ; curr_state.FSM_TURN_AROUND0 ; curr_state.FSM_TURN_AROUND ; curr_state.FSM_RD_BANK3_DAT2BUF ; curr_state.FSM_SENT_BANK3_RDREQ ; curr_state.FSM_RD_BANK2_DAT2BUF ; curr_state.FSM_SENT_BANK2_RDREQ ; curr_state.FSM_RD_BANK1_DAT2BUF ; curr_state.FSM_SENT_BANK1_RDREQ ; curr_state.FSM_RD_BANK0_DAT2BUF ; curr_state.FSM_SENT_BANK0_RDREQ ; curr_state.FSM_IDLE ;
+---------------------------------+-----------------------------+----------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------+
; curr_state.FSM_IDLE             ; 0                           ; 0                          ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                   ;
; curr_state.FSM_SENT_BANK0_RDREQ ; 0                           ; 0                          ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ; 1                   ;
; curr_state.FSM_RD_BANK0_DAT2BUF ; 0                           ; 0                          ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ; 0                               ; 1                   ;
; curr_state.FSM_SENT_BANK1_RDREQ ; 0                           ; 0                          ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ; 0                               ; 0                               ; 1                   ;
; curr_state.FSM_RD_BANK1_DAT2BUF ; 0                           ; 0                          ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ; 0                               ; 0                               ; 0                               ; 1                   ;
; curr_state.FSM_SENT_BANK2_RDREQ ; 0                           ; 0                          ; 0                               ; 0                               ; 0                               ; 1                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                   ;
; curr_state.FSM_RD_BANK2_DAT2BUF ; 0                           ; 0                          ; 0                               ; 0                               ; 1                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                   ;
; curr_state.FSM_SENT_BANK3_RDREQ ; 0                           ; 0                          ; 0                               ; 1                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                   ;
; curr_state.FSM_RD_BANK3_DAT2BUF ; 0                           ; 0                          ; 1                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                   ;
; curr_state.FSM_TURN_AROUND      ; 0                           ; 1                          ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                   ;
; curr_state.FSM_TURN_AROUND0     ; 1                           ; 0                          ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                   ;
+---------------------------------+-----------------------------+----------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top|video_pro:UUT|vin_pro:U_vin_pro|wr_burst_control:U_wr_burst_control|state_cur ;
+-----------------+-----------------+---------------+------------------------------------------------+
; Name            ; state_cur.BURST ; state_cur.REQ ; state_cur.IDLE                                 ;
+-----------------+-----------------+---------------+------------------------------------------------+
; state_cur.IDLE  ; 0               ; 0             ; 0                                              ;
; state_cur.REQ   ; 0               ; 1             ; 1                                              ;
; state_cur.BURST ; 1               ; 0             ; 1                                              ;
+-----------------+-----------------+---------------+------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |top|video_pro:UUT|vin_pro:U_vin_pro|wr_add_man:U_wr_add_man|state_cur ;
+----------------------+----------------------+---------------------+--------------------+
; Name                 ; state_cur.BURST_DATA ; state_cur.BURST_REQ ; state_cur.IDLE     ;
+----------------------+----------------------+---------------------+--------------------+
; state_cur.IDLE       ; 0                    ; 0                   ; 0                  ;
; state_cur.BURST_REQ  ; 0                    ; 1                   ; 1                  ;
; state_cur.BURST_DATA ; 1                    ; 0                   ; 1                  ;
+----------------------+----------------------+---------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                            ;
+-----------------------------------------------------+---------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal             ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------+------------------------+
; I2C_V_Config:I2C_AV_Config|LUT_DATA[8]              ; I2C_V_Config:I2C_AV_Config|Mux1 ; yes                    ;
; I2C_V_Config:I2C_AV_Config|LUT_DATA[2]              ; I2C_V_Config:I2C_AV_Config|Mux1 ; yes                    ;
; I2C_V_Config:I2C_AV_Config|LUT_DATA[9]              ; I2C_V_Config:I2C_AV_Config|Mux1 ; yes                    ;
; I2C_V_Config:I2C_AV_Config|LUT_DATA[1]              ; I2C_V_Config:I2C_AV_Config|Mux1 ; yes                    ;
; I2C_V_Config:I2C_AV_Config|LUT_DATA[7]              ; I2C_V_Config:I2C_AV_Config|Mux1 ; yes                    ;
; I2C_V_Config:I2C_AV_Config|LUT_DATA[0]              ; I2C_V_Config:I2C_AV_Config|Mux1 ; yes                    ;
; I2C_V_Config:I2C_AV_Config|LUT_DATA[10]             ; I2C_V_Config:I2C_AV_Config|Mux1 ; yes                    ;
; I2C_V_Config:I2C_AV_Config|LUT_DATA[4]              ; I2C_V_Config:I2C_AV_Config|Mux1 ; yes                    ;
; I2C_V_Config:I2C_AV_Config|LUT_DATA[11]             ; I2C_V_Config:I2C_AV_Config|Mux1 ; yes                    ;
; I2C_V_Config:I2C_AV_Config|LUT_DATA[3]              ; I2C_V_Config:I2C_AV_Config|Mux1 ; yes                    ;
; I2C_V_Config:I2C_AV_Config|LUT_DATA[6]              ; I2C_V_Config:I2C_AV_Config|Mux1 ; yes                    ;
; I2C_V_Config:I2C_AV_Config|LUT_DATA[5]              ; I2C_V_Config:I2C_AV_Config|Mux1 ; yes                    ;
; I2C_V_Config:I2C_AV_Config|LUT_DATA[14]             ; I2C_V_Config:I2C_AV_Config|Mux1 ; yes                    ;
; I2C_V_Config:I2C_AV_Config|LUT_DATA[12]             ; I2C_V_Config:I2C_AV_Config|Mux1 ; yes                    ;
; Number of user-specified and inferred latches = 14  ;                                 ;                        ;
+-----------------------------------------------------+---------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                  ; Reason for Removal                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; video_pro:UUT|source_width[9]                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                             ;
; video_pro:UUT|source_width[8]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|source_width[6..7]                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                             ;
; video_pro:UUT|source_width[5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|source_width[4]                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                             ;
; video_pro:UUT|source_width[0..3]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|source_height[8]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|source_height[4..7]                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                             ;
; video_pro:UUT|source_height[0..3]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|target_width[9]                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                             ;
; video_pro:UUT|target_width[8]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|target_width[6..7]                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                             ;
; video_pro:UUT|target_width[5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|target_width[4]                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                             ;
; video_pro:UUT|target_width[0..3]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|vga_target_width[10]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|vga_target_width[8..9]                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                             ;
; video_pro:UUT|vga_target_width[6..7]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|vga_target_width[5]                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                             ;
; video_pro:UUT|vga_target_width[0..4]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|v_scaler_dec[6..7]                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                             ;
; video_pro:UUT|v_scaler_dec[4..5]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|v_scaler_dec[2..3]                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                             ;
; video_pro:UUT|v_scaler_dec[0..1]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|h_scaler_dec[5..7]                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                             ;
; video_pro:UUT|h_scaler_dec[3..4]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|h_scaler_dec[1..2]                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                             ;
; video_pro:UUT|h_scaler_dec[0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|const5[0..1]                                                                      ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|Y_reg[0..1]                                                                       ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|Cr_reg[0..1]                                                                      ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|Cb_reg[0..1]                                                                      ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|const5[2]                                                                         ; Stuck at VCC due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|const5[3..8]                                                                      ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|const5[9]                                                                         ; Stuck at VCC due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|const4[0..1]                                                                      ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|const4[2]                                                                         ; Stuck at VCC due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|const4[3..4]                                                                      ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|const4[5..6]                                                                      ; Stuck at VCC due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|const4[7..9]                                                                      ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|const3[0..3]                                                                      ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|const3[4]                                                                         ; Stuck at VCC due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|const3[5]                                                                         ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|const3[6..7]                                                                      ; Stuck at VCC due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|const3[8..9]                                                                      ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|const2[0..2]                                                                      ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|const2[3..4]                                                                      ; Stuck at VCC due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|const2[5..6]                                                                      ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|const2[7..8]                                                                      ; Stuck at VCC due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|const2[9]                                                                         ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|const1[0]                                                                         ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|const1[1]                                                                         ; Stuck at VCC due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|const1[2]                                                                         ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|const1[3]                                                                         ; Stuck at VCC due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|const1[4]                                                                         ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|const1[5]                                                                         ; Stuck at VCC due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|const1[6..7]                                                                      ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|const1[8]                                                                         ; Stuck at VCC due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|const1[9]                                                                         ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|vin_pro:U_vin_pro|wr_burst_control:U_wr_burst_control|burst_address[0..7,21]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|vin_pro:U_vin_pro|wr_add_man:U_wr_add_man|burst_length[0..3,5]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                             ;
; I2C_V_Config:I2C_AV_Config|mI2C_DATA[23]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                             ;
; I2C_V_Config:I2C_AV_Config|mI2C_DATA[22]                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                             ;
; I2C_V_Config:I2C_AV_Config|mI2C_DATA[20..21]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                             ;
; I2C_V_Config:I2C_AV_Config|mI2C_DATA[19]                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                             ;
; I2C_V_Config:I2C_AV_Config|mI2C_DATA[18]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                             ;
; I2C_V_Config:I2C_AV_Config|mI2C_DATA[17]                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                             ;
; I2C_V_Config:I2C_AV_Config|mI2C_DATA[13,15..16]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                             ;
; I2C_V_Config:I2C_AV_Config|I2C_Controller:u0|SD[23]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                             ;
; I2C_V_Config:I2C_AV_Config|I2C_Controller:u0|SD[22]                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                             ;
; I2C_V_Config:I2C_AV_Config|I2C_Controller:u0|SD[20..21]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                             ;
; I2C_V_Config:I2C_AV_Config|I2C_Controller:u0|SD[19]                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                             ;
; I2C_V_Config:I2C_AV_Config|I2C_Controller:u0|SD[18]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                             ;
; I2C_V_Config:I2C_AV_Config|I2C_Controller:u0|SD[17]                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                             ;
; I2C_V_Config:I2C_AV_Config|I2C_Controller:u0|SD[13,15..16]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|dffpipe_pe9:ws_bwp|dffe5a[10] ; Lost fanout                                                                                                                        ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|dffpipe_pe9:ws_brp|dffe5a[10] ; Lost fanout                                                                                                                        ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|sdram_rd2buf:U_sdram_rd2buf|v_synch_reg                                                                                ; Merged with video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vertical_scaler:U_vertical_scaler|v_synch_reg                  ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|sdram_rd2buf:U_sdram_rd2buf|v_synch_reg0                                                                               ; Merged with video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vertical_scaler:U_vertical_scaler|v_synch_reg0                 ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vertical_scaler:U_vertical_scaler|alpha[0]                                                                             ; Merged with video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vertical_scaler:U_vertical_scaler|alpha[1]                     ;
; video_pro:UUT|vin_pro:U_vin_pro|wr_add_man:U_wr_add_man|field_d1                                                                                                               ; Merged with video_pro:UUT|vin_pro:U_vin_pro|wr_add_man:U_wr_add_man|burst_address[19]                                              ;
; video_pro:UUT|vin_pro:U_vin_pro|wr_add_man:U_wr_add_man|burst_length[4,6..7]                                                                                                   ; Merged with video_pro:UUT|vin_pro:U_vin_pro|wr_add_man:U_wr_add_man|burst_length[8]                                                ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vertical_scaler:U_vertical_scaler|Kremain[1]                                                                           ; Merged with video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vertical_scaler:U_vertical_scaler|Kremain[0]                   ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|scaler_value[0]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|ndelay:delayK|relay[0][0]                                                                          ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vertical_scaler:U_vertical_scaler|alpha[1]                                                                             ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|ndelay:delayK|relay[1][0]                                                                          ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|ndelay:delayK|relay[2][0]                                                                          ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|ndelay:delayK|relay[3][0]                                                                          ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertY|Kremain1[0]                                                          ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertCr|Kremain1[0]                                                         ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertCb|Kremain1[0]                                                         ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vertical_scaler:U_vertical_scaler|Kremain[0]                                                                           ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|bilin_insert:U1_bilin_insertC|Kremain1[0..1]                                                                           ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|bilin_insert:U0_bilin_insertY|Kremain1[0..1]                                                                           ; Stuck at GND due to stuck port data_in                                                                                             ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertY|Kremain1[1]                                                          ; Merged with video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertCr|Kremain1[1] ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertCb|Kremain1[1]                                                         ; Merged with video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertCr|Kremain1[1] ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertY|Kremain1[2]                                                          ; Merged with video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertCr|Kremain1[2] ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertCb|Kremain1[2]                                                         ; Merged with video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertCr|Kremain1[2] ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertY|Kremain1[3]                                                          ; Merged with video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertCr|Kremain1[3] ;
; Total Number of Removed Registers = 273                                                                                                                                        ;                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                  ;
+-------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------+
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|scaler_value[0]           ; Stuck at GND              ; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|ndelay:delayK|relay[0][0],                  ;
;                                                                                                       ; due to stuck port data_in ; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|ndelay:delayK|relay[1][0],                  ;
;                                                                                                       ;                           ; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|ndelay:delayK|relay[2][0],                  ;
;                                                                                                       ;                           ; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|ndelay:delayK|relay[3][0],                  ;
;                                                                                                       ;                           ; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertY|Kremain1[0],  ;
;                                                                                                       ;                           ; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertCr|Kremain1[0], ;
;                                                                                                       ;                           ; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertCb|Kremain1[0]  ;
; video_pro:UUT|target_width[9]                                                                         ; Stuck at VCC              ; video_pro:UUT|vin_pro:U_vin_pro|wr_add_man:U_wr_add_man|burst_length[5],                                                ;
;                                                                                                       ; due to stuck port data_in ; video_pro:UUT|vin_pro:U_vin_pro|wr_add_man:U_wr_add_man|burst_length[3],                                                ;
;                                                                                                       ;                           ; video_pro:UUT|vin_pro:U_vin_pro|wr_add_man:U_wr_add_man|burst_length[2],                                                ;
;                                                                                                       ;                           ; video_pro:UUT|vin_pro:U_vin_pro|wr_add_man:U_wr_add_man|burst_length[1],                                                ;
;                                                                                                       ;                           ; video_pro:UUT|vin_pro:U_vin_pro|wr_add_man:U_wr_add_man|burst_length[0],                                                ;
;                                                                                                       ;                           ; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|sdram_rd2buf:U_sdram_rd2buf|rd_data_length[5]                   ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vertical_scaler:U_vertical_scaler|alpha[1]    ; Stuck at GND              ; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vertical_scaler:U_vertical_scaler|Kremain[0],                   ;
;                                                                                                       ; due to stuck port data_in ; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|bilin_insert:U1_bilin_insertC|Kremain1[0],                      ;
;                                                                                                       ;                           ; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|bilin_insert:U1_bilin_insertC|Kremain1[1],                      ;
;                                                                                                       ;                           ; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|bilin_insert:U0_bilin_insertY|Kremain1[0],                      ;
;                                                                                                       ;                           ; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|bilin_insert:U0_bilin_insertY|Kremain1[1]                       ;
; video_pro:UUT|vin_pro:U_vin_pro|wr_burst_control:U_wr_burst_control|burst_address[21]                 ; Stuck at GND              ; video_pro:UUT|sdram_if:U_SDR|sdr_row_addr[13],                                                                          ;
;                                                                                                       ; due to stuck port data_in ; video_pro:UUT|sdram_if:U_SDR|sdr_A[11]                                                                                  ;
; I2C_V_Config:I2C_AV_Config|mI2C_DATA[23]                                                              ; Stuck at GND              ; I2C_V_Config:I2C_AV_Config|I2C_Controller:u0|SD[23]                                                                     ;
;                                                                                                       ; due to stuck port data_in ;                                                                                                                         ;
; I2C_V_Config:I2C_AV_Config|mI2C_DATA[22]                                                              ; Stuck at VCC              ; I2C_V_Config:I2C_AV_Config|I2C_Controller:u0|SD[22]                                                                     ;
;                                                                                                       ; due to stuck port data_in ;                                                                                                                         ;
; I2C_V_Config:I2C_AV_Config|mI2C_DATA[21]                                                              ; Stuck at GND              ; I2C_V_Config:I2C_AV_Config|I2C_Controller:u0|SD[21]                                                                     ;
;                                                                                                       ; due to stuck port data_in ;                                                                                                                         ;
; I2C_V_Config:I2C_AV_Config|mI2C_DATA[20]                                                              ; Stuck at GND              ; I2C_V_Config:I2C_AV_Config|I2C_Controller:u0|SD[20]                                                                     ;
;                                                                                                       ; due to stuck port data_in ;                                                                                                                         ;
; I2C_V_Config:I2C_AV_Config|mI2C_DATA[19]                                                              ; Stuck at VCC              ; I2C_V_Config:I2C_AV_Config|I2C_Controller:u0|SD[19]                                                                     ;
;                                                                                                       ; due to stuck port data_in ;                                                                                                                         ;
; I2C_V_Config:I2C_AV_Config|mI2C_DATA[18]                                                              ; Stuck at GND              ; I2C_V_Config:I2C_AV_Config|I2C_Controller:u0|SD[18]                                                                     ;
;                                                                                                       ; due to stuck port data_in ;                                                                                                                         ;
; I2C_V_Config:I2C_AV_Config|mI2C_DATA[17]                                                              ; Stuck at VCC              ; I2C_V_Config:I2C_AV_Config|I2C_Controller:u0|SD[17]                                                                     ;
;                                                                                                       ; due to stuck port data_in ;                                                                                                                         ;
; I2C_V_Config:I2C_AV_Config|mI2C_DATA[16]                                                              ; Stuck at GND              ; I2C_V_Config:I2C_AV_Config|I2C_Controller:u0|SD[16]                                                                     ;
;                                                                                                       ; due to stuck port data_in ;                                                                                                                         ;
; I2C_V_Config:I2C_AV_Config|mI2C_DATA[15]                                                              ; Stuck at GND              ; I2C_V_Config:I2C_AV_Config|I2C_Controller:u0|SD[15]                                                                     ;
;                                                                                                       ; due to stuck port data_in ;                                                                                                                         ;
; I2C_V_Config:I2C_AV_Config|mI2C_DATA[13]                                                              ; Stuck at GND              ; I2C_V_Config:I2C_AV_Config|I2C_Controller:u0|SD[13]                                                                     ;
;                                                                                                       ; due to stuck port data_in ;                                                                                                                         ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|A_int[3] ; Stuck at GND              ; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|X_int[3]                   ;
;                                                                                                       ; due to stuck port data_in ;                                                                                                                         ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|v_synch_negedge             ; Lost Fanouts              ; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|v_synch_reg                                   ;
+-------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1340  ;
; Number of registers using Synchronous Clear  ; 274   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 957   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 299   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                         ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; video_pro:UUT|sdram_if:U_SDR|sdr_RASn                                                                                                                                                     ; 1       ;
; video_pro:UUT|sdram_if:U_SDR|sdr_CASn                                                                                                                                                     ; 1       ;
; video_pro:UUT|sdram_if:U_SDR|sdr_WEn                                                                                                                                                      ; 1       ;
; video_pro:UUT|vin_pro:U_vin_pro|wr_add_man:U_wr_add_man|burst_length[8]                                                                                                                   ; 5       ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|sdram_rd2buf:U_sdram_rd2buf|rd_pic_number[1]                                                                                      ; 2       ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|Cr_in1[7]                                                                                                     ; 3       ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter_ffa0 ; 3       ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|rdemp_eq_comp_lsb_aeb                    ; 1       ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|rdemp_eq_comp_msb_aeb                    ; 1       ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|a_graycounter_t57:rdptr_g1p|counter_ffa0 ; 5       ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|Cr_in[7]                                                                                                      ; 2       ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|Cb_in1[7]                                                                                                     ; 1       ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity_ff    ; 1       ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|a_graycounter_t57:rdptr_g1p|parity_ff    ; 1       ;
; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|Cb_in[7]                                                                                                      ; 2       ;
; Total number of inverted registers = 15                                                                                                                                                   ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vertical_scaler:U_vertical_scaler|Kremain[7]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vertical_scaler:U_vertical_scaler|alpha[2]    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|video_pro:UUT|vin_pro:U_vin_pro|wr_add_man:U_wr_add_man|data_address_pre[8]                           ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|sdram_rd2buf:U_sdram_rd2buf|rd_addr_base[10]  ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |top|video_pro:UUT|sdram_if:U_SDR|sdr_row_addr[0]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|video_pro:UUT|sdram_if:U_SDR|sdr_col_addr[7]                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|video_pro:UUT|sdram_if:U_SDR|sdr_A[7]                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|video_pro:UUT|vin_pro:U_vin_pro|wr_burst_control:U_wr_burst_control|burst_length[5]                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|video_pro:UUT|vin_pro:U_vin_pro|wr_burst_control:U_wr_burst_control|burst_length[4]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|video_pro:UUT|lf_decode:U_detect|Vo                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|video_pro:UUT|lf_decode:U_detect|H_rg[1]                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|video_pro:UUT|vin_pro:U_vin_pro|wr_add_man:U_wr_add_man|burst_line_num[0]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|h_data_en                   ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|Cr_in1[2]                 ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|Cb_in[0]                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|read_pix_num[5]           ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|write_pix_num[2]          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|video_pro:UUT|vin_pro:U_vin_pro|wr_add_man:U_wr_add_man|burst_num[2]                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|R[1]                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|G[3]                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|B[4]                        ;
; 11:1               ; 3 bits    ; 21 LEs        ; 3 LEs                ; 18 LEs                 ; Yes        ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|sdram_rd2buf:U_sdram_rd2buf|rd_data_length[8] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|Cr_in1[7]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|Cb_in1[7]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|video_pro:UUT|sdram_if:U_SDR|sdr_state~10                                                             ;
; 17:1               ; 4 bits    ; 44 LEs        ; 24 LEs               ; 20 LEs                 ; No         ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|sdram_rd2buf:U_sdram_rd2buf|Selector5         ;
; 17:1               ; 2 bits    ; 22 LEs        ; 4 LEs                ; 18 LEs                 ; No         ; |top|video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|sdram_rd2buf:U_sdram_rd2buf|Selector2         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_pro:UUT|vin_pro:U_vin_pro|dpe_1r1w_2048x8_1024x16b:U_buf1|altsyncram:altsyncram_component|altsyncram_mbk1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|dpram_1024x16b:U0_dpram_1024x16b|altsyncram:altsyncram_component|altsyncram_q8m1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|dpram_1024x16b:U1_dpram_1024x16b|altsyncram:altsyncram_component|altsyncram_q8m1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated ;
+---------------------------------+---------------------------------------------------------------------------+---------+-------------------------------------------------+
; Assignment                      ; Value                                                                     ; From    ; To                                              ;
+---------------------------------+---------------------------------------------------------------------------+---------+-------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                       ; -       ; -                                               ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                       ; -       ; -                                               ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                      ; -       ; -                                               ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                      ; -       ; -                                               ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                      ; -       ; -                                               ;
; POWER_UP_LEVEL                  ; HIGH                                                                      ; -       ; rdemp_eq_comp_lsb_aeb                           ;
; POWER_UP_LEVEL                  ; HIGH                                                                      ; -       ; rdemp_eq_comp_msb_aeb                           ;
; CUT                             ; ON                                                                        ; rdptr_g ; ws_dgrp|dffpipe4|dffe5a                         ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe4|dffe5a*  ; -       ; -                                               ;
+---------------------------------+---------------------------------------------------------------------------+---------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_ffa0                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity_ff                                                                                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                       ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                        ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter_ffa0                                                                                                                                             ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity_ff                                                                                                                                                ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|a_graycounter_ojc:wrptr_gp ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                      ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                       ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|altsyncram_2h51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|alt_synch_pipe_e98:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|alt_synch_pipe_e98:rs_dgwp|dffpipe_pe9:dffpipe4 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|dpram_1024x24b:U1_dpram_1024x24b|altsyncram:altsyncram_component|altsyncram_rgm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|ndelay:delayWPN|altshift_taps:relay_rtl_0|shift_taps_15m:auto_generated|altsyncram_jc81:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_pro:UUT|vin_pro:U_vin_pro|dpe_1r1w_2048x8_1024x16b:U_buf1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                   ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                   ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_mbk1      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_pro:UUT|vin_pro:U_vin_pro|wr_add_man:U_wr_add_man ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; IDLE           ; 001   ; Unsigned Binary                                                             ;
; BURST_REQ      ; 010   ; Unsigned Binary                                                             ;
; BURST_DATA     ; 100   ; Unsigned Binary                                                             ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_pro:UUT|vin_pro:U_vin_pro|wr_burst_control:U_wr_burst_control ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; IDLE           ; 001   ; Unsigned Binary                                                                         ;
; REQ            ; 010   ; Unsigned Binary                                                                         ;
; BURST          ; 100   ; Unsigned Binary                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|sdram_rd2buf:U_sdram_rd2buf ;
+----------------------+-------------+---------------------------------------------------------------------------------------------+
; Parameter Name       ; Value       ; Type                                                                                        ;
+----------------------+-------------+---------------------------------------------------------------------------------------------+
; U_DLY                ; 1           ; Signed Integer                                                                              ;
; FSM_IDLE             ; 00000000001 ; Unsigned Binary                                                                             ;
; FSM_SENT_BANK0_RDREQ ; 00000000010 ; Unsigned Binary                                                                             ;
; FSM_RD_BANK0_DAT2BUF ; 00000000100 ; Unsigned Binary                                                                             ;
; FSM_SENT_BANK1_RDREQ ; 00000001000 ; Unsigned Binary                                                                             ;
; FSM_RD_BANK1_DAT2BUF ; 00000010000 ; Unsigned Binary                                                                             ;
; FSM_SENT_BANK2_RDREQ ; 00000100000 ; Unsigned Binary                                                                             ;
; FSM_RD_BANK2_DAT2BUF ; 00001000000 ; Unsigned Binary                                                                             ;
; FSM_SENT_BANK3_RDREQ ; 00010000000 ; Unsigned Binary                                                                             ;
; FSM_RD_BANK3_DAT2BUF ; 00100000000 ; Unsigned Binary                                                                             ;
; FSM_TURN_AROUND      ; 01000000000 ; Unsigned Binary                                                                             ;
; FSM_TURN_AROUND0     ; 10000000000 ; Unsigned Binary                                                                             ;
+----------------------+-------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vertical_scaler:U_vertical_scaler ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------+
; U_DLY           ; 1     ; Signed Integer                                                                                               ;
; FSM_IDLE        ; 00001 ; Unsigned Binary                                                                                              ;
; FSM_RD_BUF      ; 00010 ; Unsigned Binary                                                                                              ;
; FSM_CALC_PARA   ; 00100 ; Unsigned Binary                                                                                              ;
; FSM_JUDGE_BUF   ; 01000 ; Unsigned Binary                                                                                              ;
; FSM_TURN_AROUND ; 10000 ; Unsigned Binary                                                                                              ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|wr_outfifo:wr_outfifo ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; U_DLY          ; 1     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|dpram_1024x16b:U0_dpram_1024x16b|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                                            ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                            ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_q8m1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|dpram_1024x16b:U1_dpram_1024x16b|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                                            ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                            ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_q8m1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                             ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                                                             ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                                                             ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                    ;
; RDSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                                                             ;
; WRSYNC_DELAYPIPE        ; 3           ; Signed Integer                                                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER          ; dcfifo_9nn1 ; Untyped                                                                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; IDLE           ; 001   ; Unsigned Binary                                                                                 ;
; READ           ; 010   ; Unsigned Binary                                                                                 ;
; HOLD           ; 100   ; Unsigned Binary                                                                                 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|dpram_1024x24b:U1_dpram_1024x24b|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                       ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                                                                ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                       ;
; WIDTH_B                            ; 24                   ; Signed Integer                                                                                                                ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                       ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_rgm1      ; Untyped                                                                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|ndelay:delayWPN ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                                                  ;
; DELAYS         ; 7     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|ndelay:delayK ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                ;
; DELAYS         ; 4     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|ndelay:delayWE ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                 ;
; DELAYS         ; 6     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|ndelay:delayDE ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                               ;
; DELAYS         ; 8     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_pro:UUT|sdram_if:U_SDR ;
+----------------+----------------------------------+-----------------------+
; Parameter Name ; Value                            ; Type                  ;
+----------------+----------------------------------+-----------------------+
; S_IDLE         ; 00000000000000000000000000000001 ; Unsigned Binary       ;
; S_INIT_PRE     ; 00000000000000000000000000000010 ; Unsigned Binary       ;
; S_INIT_PRE_NOP ; 00000000000000000000000000000100 ; Unsigned Binary       ;
; S_INIT_REF     ; 00000000000000000000000000001000 ; Unsigned Binary       ;
; S_INIT_REF_NOP ; 00000000000000000000000000010000 ; Unsigned Binary       ;
; S_MRS          ; 00000000000000000000000000100000 ; Unsigned Binary       ;
; S_MRS_NOP      ; 00000000000000000000000001000000 ; Unsigned Binary       ;
; S_IDLE_REF     ; 00000000000000000000000010000000 ; Unsigned Binary       ;
; S_IDLE_REF_NOP ; 00000000000000000000000100000000 ; Unsigned Binary       ;
; S_WR_ACT       ; 00000000000000000000001000000000 ; Unsigned Binary       ;
; S_WR_ACT_NOP   ; 00000000000000000000010000000000 ; Unsigned Binary       ;
; S_RD_ACT       ; 00000000000000000000100000000000 ; Unsigned Binary       ;
; S_RD_ACT_NOP   ; 00000000000000000001000000000000 ; Unsigned Binary       ;
; S_WR_COL       ; 00000000000000000010000000000000 ; Unsigned Binary       ;
; S_RD_COL       ; 00000000000000000100000000000000 ; Unsigned Binary       ;
; S_WR_END       ; 00000000000000001000000000000000 ; Unsigned Binary       ;
; S_PRE          ; 00000000000000010000000000000000 ; Unsigned Binary       ;
; S_PRE_NOP      ; 00000000000000100000000000000000 ; Unsigned Binary       ;
+----------------+----------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_pro:UUT|pll2:U_pll2|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------------------+
; Parameter Name                ; Value             ; Type                                       ;
+-------------------------------+-------------------+--------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                    ;
; PLL_TYPE                      ; AUTO              ; Untyped                                    ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                    ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                    ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                    ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                             ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                    ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                    ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                    ;
; LOCK_HIGH                     ; 1                 ; Untyped                                    ;
; LOCK_LOW                      ; 1                 ; Untyped                                    ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                    ;
; SKIP_VCO                      ; OFF               ; Untyped                                    ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                    ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                    ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                    ;
; BANDWIDTH                     ; 0                 ; Untyped                                    ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                    ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                    ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                    ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                    ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                    ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                    ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                    ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                    ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                    ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                    ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                    ;
; CLK1_MULTIPLY_BY              ; 4                 ; Signed Integer                             ;
; CLK0_MULTIPLY_BY              ; 8                 ; Signed Integer                             ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                    ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                    ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                    ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                    ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                    ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                    ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                    ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                    ;
; CLK1_DIVIDE_BY                ; 5                 ; Signed Integer                             ;
; CLK0_DIVIDE_BY                ; 5                 ; Signed Integer                             ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                    ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                    ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                    ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                    ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                    ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                    ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                    ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                    ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                    ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                    ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                    ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                    ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                    ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                    ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                    ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                    ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                    ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                    ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                    ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                    ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                    ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                    ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                    ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                             ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                    ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                    ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                    ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                    ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                    ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                    ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                    ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                    ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                    ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                    ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                    ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                    ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                    ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                    ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                    ;
; VCO_MIN                       ; 0                 ; Untyped                                    ;
; VCO_MAX                       ; 0                 ; Untyped                                    ;
; VCO_CENTER                    ; 0                 ; Untyped                                    ;
; PFD_MIN                       ; 0                 ; Untyped                                    ;
; PFD_MAX                       ; 0                 ; Untyped                                    ;
; M_INITIAL                     ; 0                 ; Untyped                                    ;
; M                             ; 0                 ; Untyped                                    ;
; N                             ; 1                 ; Untyped                                    ;
; M2                            ; 1                 ; Untyped                                    ;
; N2                            ; 1                 ; Untyped                                    ;
; SS                            ; 1                 ; Untyped                                    ;
; C0_HIGH                       ; 0                 ; Untyped                                    ;
; C1_HIGH                       ; 0                 ; Untyped                                    ;
; C2_HIGH                       ; 0                 ; Untyped                                    ;
; C3_HIGH                       ; 0                 ; Untyped                                    ;
; C4_HIGH                       ; 0                 ; Untyped                                    ;
; C5_HIGH                       ; 0                 ; Untyped                                    ;
; C6_HIGH                       ; 0                 ; Untyped                                    ;
; C7_HIGH                       ; 0                 ; Untyped                                    ;
; C8_HIGH                       ; 0                 ; Untyped                                    ;
; C9_HIGH                       ; 0                 ; Untyped                                    ;
; C0_LOW                        ; 0                 ; Untyped                                    ;
; C1_LOW                        ; 0                 ; Untyped                                    ;
; C2_LOW                        ; 0                 ; Untyped                                    ;
; C3_LOW                        ; 0                 ; Untyped                                    ;
; C4_LOW                        ; 0                 ; Untyped                                    ;
; C5_LOW                        ; 0                 ; Untyped                                    ;
; C6_LOW                        ; 0                 ; Untyped                                    ;
; C7_LOW                        ; 0                 ; Untyped                                    ;
; C8_LOW                        ; 0                 ; Untyped                                    ;
; C9_LOW                        ; 0                 ; Untyped                                    ;
; C0_INITIAL                    ; 0                 ; Untyped                                    ;
; C1_INITIAL                    ; 0                 ; Untyped                                    ;
; C2_INITIAL                    ; 0                 ; Untyped                                    ;
; C3_INITIAL                    ; 0                 ; Untyped                                    ;
; C4_INITIAL                    ; 0                 ; Untyped                                    ;
; C5_INITIAL                    ; 0                 ; Untyped                                    ;
; C6_INITIAL                    ; 0                 ; Untyped                                    ;
; C7_INITIAL                    ; 0                 ; Untyped                                    ;
; C8_INITIAL                    ; 0                 ; Untyped                                    ;
; C9_INITIAL                    ; 0                 ; Untyped                                    ;
; C0_MODE                       ; BYPASS            ; Untyped                                    ;
; C1_MODE                       ; BYPASS            ; Untyped                                    ;
; C2_MODE                       ; BYPASS            ; Untyped                                    ;
; C3_MODE                       ; BYPASS            ; Untyped                                    ;
; C4_MODE                       ; BYPASS            ; Untyped                                    ;
; C5_MODE                       ; BYPASS            ; Untyped                                    ;
; C6_MODE                       ; BYPASS            ; Untyped                                    ;
; C7_MODE                       ; BYPASS            ; Untyped                                    ;
; C8_MODE                       ; BYPASS            ; Untyped                                    ;
; C9_MODE                       ; BYPASS            ; Untyped                                    ;
; C0_PH                         ; 0                 ; Untyped                                    ;
; C1_PH                         ; 0                 ; Untyped                                    ;
; C2_PH                         ; 0                 ; Untyped                                    ;
; C3_PH                         ; 0                 ; Untyped                                    ;
; C4_PH                         ; 0                 ; Untyped                                    ;
; C5_PH                         ; 0                 ; Untyped                                    ;
; C6_PH                         ; 0                 ; Untyped                                    ;
; C7_PH                         ; 0                 ; Untyped                                    ;
; C8_PH                         ; 0                 ; Untyped                                    ;
; C9_PH                         ; 0                 ; Untyped                                    ;
; L0_HIGH                       ; 1                 ; Untyped                                    ;
; L1_HIGH                       ; 1                 ; Untyped                                    ;
; G0_HIGH                       ; 1                 ; Untyped                                    ;
; G1_HIGH                       ; 1                 ; Untyped                                    ;
; G2_HIGH                       ; 1                 ; Untyped                                    ;
; G3_HIGH                       ; 1                 ; Untyped                                    ;
; E0_HIGH                       ; 1                 ; Untyped                                    ;
; E1_HIGH                       ; 1                 ; Untyped                                    ;
; E2_HIGH                       ; 1                 ; Untyped                                    ;
; E3_HIGH                       ; 1                 ; Untyped                                    ;
; L0_LOW                        ; 1                 ; Untyped                                    ;
; L1_LOW                        ; 1                 ; Untyped                                    ;
; G0_LOW                        ; 1                 ; Untyped                                    ;
; G1_LOW                        ; 1                 ; Untyped                                    ;
; G2_LOW                        ; 1                 ; Untyped                                    ;
; G3_LOW                        ; 1                 ; Untyped                                    ;
; E0_LOW                        ; 1                 ; Untyped                                    ;
; E1_LOW                        ; 1                 ; Untyped                                    ;
; E2_LOW                        ; 1                 ; Untyped                                    ;
; E3_LOW                        ; 1                 ; Untyped                                    ;
; L0_INITIAL                    ; 1                 ; Untyped                                    ;
; L1_INITIAL                    ; 1                 ; Untyped                                    ;
; G0_INITIAL                    ; 1                 ; Untyped                                    ;
; G1_INITIAL                    ; 1                 ; Untyped                                    ;
; G2_INITIAL                    ; 1                 ; Untyped                                    ;
; G3_INITIAL                    ; 1                 ; Untyped                                    ;
; E0_INITIAL                    ; 1                 ; Untyped                                    ;
; E1_INITIAL                    ; 1                 ; Untyped                                    ;
; E2_INITIAL                    ; 1                 ; Untyped                                    ;
; E3_INITIAL                    ; 1                 ; Untyped                                    ;
; L0_MODE                       ; BYPASS            ; Untyped                                    ;
; L1_MODE                       ; BYPASS            ; Untyped                                    ;
; G0_MODE                       ; BYPASS            ; Untyped                                    ;
; G1_MODE                       ; BYPASS            ; Untyped                                    ;
; G2_MODE                       ; BYPASS            ; Untyped                                    ;
; G3_MODE                       ; BYPASS            ; Untyped                                    ;
; E0_MODE                       ; BYPASS            ; Untyped                                    ;
; E1_MODE                       ; BYPASS            ; Untyped                                    ;
; E2_MODE                       ; BYPASS            ; Untyped                                    ;
; E3_MODE                       ; BYPASS            ; Untyped                                    ;
; L0_PH                         ; 0                 ; Untyped                                    ;
; L1_PH                         ; 0                 ; Untyped                                    ;
; G0_PH                         ; 0                 ; Untyped                                    ;
; G1_PH                         ; 0                 ; Untyped                                    ;
; G2_PH                         ; 0                 ; Untyped                                    ;
; G3_PH                         ; 0                 ; Untyped                                    ;
; E0_PH                         ; 0                 ; Untyped                                    ;
; E1_PH                         ; 0                 ; Untyped                                    ;
; E2_PH                         ; 0                 ; Untyped                                    ;
; E3_PH                         ; 0                 ; Untyped                                    ;
; M_PH                          ; 0                 ; Untyped                                    ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                    ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                    ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                    ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                    ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                    ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                    ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                    ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                    ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                    ;
; CLK0_COUNTER                  ; G0                ; Untyped                                    ;
; CLK1_COUNTER                  ; G0                ; Untyped                                    ;
; CLK2_COUNTER                  ; G0                ; Untyped                                    ;
; CLK3_COUNTER                  ; G0                ; Untyped                                    ;
; CLK4_COUNTER                  ; G0                ; Untyped                                    ;
; CLK5_COUNTER                  ; G0                ; Untyped                                    ;
; CLK6_COUNTER                  ; E0                ; Untyped                                    ;
; CLK7_COUNTER                  ; E1                ; Untyped                                    ;
; CLK8_COUNTER                  ; E2                ; Untyped                                    ;
; CLK9_COUNTER                  ; E3                ; Untyped                                    ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                    ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                    ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                    ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                    ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                    ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                    ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                    ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                    ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                    ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                    ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                    ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                    ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                    ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                    ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                    ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                    ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                    ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                    ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                    ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                    ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                    ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                    ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                    ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III       ; Untyped                                    ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                    ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                    ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLK6                     ; PORT_CONNECTIVITY ; Untyped                                    ;
; PORT_CLK7                     ; PORT_CONNECTIVITY ; Untyped                                    ;
; PORT_CLK8                     ; PORT_CONNECTIVITY ; Untyped                                    ;
; PORT_CLK9                     ; PORT_CONNECTIVITY ; Untyped                                    ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                    ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                    ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                    ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                    ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                    ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                                    ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                    ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                    ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                    ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                    ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                    ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                    ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                    ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                    ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                    ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                    ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                    ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                    ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                    ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                    ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                    ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                    ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                    ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                    ;
; CBXI_PARAMETER                ; altpll_opl1       ; Untyped                                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                    ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                    ;
; DEVICE_FAMILY                 ; Cyclone III       ; Untyped                                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                    ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                             ;
+-------------------------------+-------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_V_Config:I2C_AV_Config ;
+----------------+----------+---------------------------------------------+
; Parameter Name ; Value    ; Type                                        ;
+----------------+----------+---------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                              ;
; I2C_Freq       ; 80000    ; Signed Integer                              ;
; I2C_Thd        ; 200000   ; Signed Integer                              ;
; LUT_SIZE       ; 51       ; Signed Integer                              ;
; SET_VIDEO      ; 0        ; Signed Integer                              ;
+----------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|ndelay:delayWPN|altshift_taps:relay_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                 ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                              ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                              ;
; TAP_DISTANCE   ; 7              ; Untyped                                                                                                                              ;
; WIDTH          ; 10             ; Untyped                                                                                                                              ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                              ;
; CBXI_PARAMETER ; shift_taps_15m ; Untyped                                                                                                                              ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                          ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                ;
; LPM_WIDTHA                                     ; 9           ; Untyped                                                                                       ;
; LPM_WIDTHB                                     ; 21          ; Untyped                                                                                       ;
; LPM_WIDTHP                                     ; 30          ; Untyped                                                                                       ;
; LPM_WIDTHR                                     ; 30          ; Untyped                                                                                       ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                       ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                       ;
; LATENCY                                        ; 0           ; Untyped                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                       ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                       ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                       ;
; CBXI_PARAMETER                                 ; mult_h411   ; Untyped                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                       ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                          ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                ;
; LPM_WIDTHA                                     ; 9           ; Untyped                                                                                       ;
; LPM_WIDTHB                                     ; 21          ; Untyped                                                                                       ;
; LPM_WIDTHP                                     ; 30          ; Untyped                                                                                       ;
; LPM_WIDTHR                                     ; 30          ; Untyped                                                                                       ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                       ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                       ;
; LATENCY                                        ; 0           ; Untyped                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                       ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                       ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                       ;
; CBXI_PARAMETER                                 ; mult_h411   ; Untyped                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                       ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult3 ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                          ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                ;
; LPM_WIDTHA                                     ; 7           ; Untyped                                                                                       ;
; LPM_WIDTHB                                     ; 21          ; Untyped                                                                                       ;
; LPM_WIDTHP                                     ; 28          ; Untyped                                                                                       ;
; LPM_WIDTHR                                     ; 28          ; Untyped                                                                                       ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                       ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                       ;
; LATENCY                                        ; 0           ; Untyped                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                       ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                       ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                       ;
; CBXI_PARAMETER                                 ; mult_m411   ; Untyped                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                       ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult4 ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                          ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                ;
; LPM_WIDTHA                                     ; 10          ; Untyped                                                                                       ;
; LPM_WIDTHB                                     ; 21          ; Untyped                                                                                       ;
; LPM_WIDTHP                                     ; 31          ; Untyped                                                                                       ;
; LPM_WIDTHR                                     ; 31          ; Untyped                                                                                       ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                       ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                       ;
; LATENCY                                        ; 0           ; Untyped                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                       ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                       ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                       ;
; CBXI_PARAMETER                                 ; mult_q511   ; Untyped                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                       ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult2 ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                          ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                ;
; LPM_WIDTHA                                     ; 8           ; Untyped                                                                                       ;
; LPM_WIDTHB                                     ; 21          ; Untyped                                                                                       ;
; LPM_WIDTHP                                     ; 29          ; Untyped                                                                                       ;
; LPM_WIDTHR                                     ; 29          ; Untyped                                                                                       ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                       ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                       ;
; LATENCY                                        ; 0           ; Untyped                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                       ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                       ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                       ;
; CBXI_PARAMETER                                 ; mult_o411   ; Untyped                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                       ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertY|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                       ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                             ;
; LPM_WIDTHA                                     ; 8           ; Untyped                                                                                                    ;
; LPM_WIDTHB                                     ; 8           ; Untyped                                                                                                    ;
; LPM_WIDTHP                                     ; 16          ; Untyped                                                                                                    ;
; LPM_WIDTHR                                     ; 16          ; Untyped                                                                                                    ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                    ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                    ;
; LATENCY                                        ; 0           ; Untyped                                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                    ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                    ;
; CBXI_PARAMETER                                 ; mult_lv01   ; Untyped                                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                    ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertCr|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                        ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                              ;
; LPM_WIDTHA                                     ; 8           ; Untyped                                                                                                     ;
; LPM_WIDTHB                                     ; 8           ; Untyped                                                                                                     ;
; LPM_WIDTHP                                     ; 16          ; Untyped                                                                                                     ;
; LPM_WIDTHR                                     ; 16          ; Untyped                                                                                                     ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                     ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                     ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                     ;
; LATENCY                                        ; 0           ; Untyped                                                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                     ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                     ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                     ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                     ;
; CBXI_PARAMETER                                 ; mult_lv01   ; Untyped                                                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                     ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertCb|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                        ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                              ;
; LPM_WIDTHA                                     ; 8           ; Untyped                                                                                                     ;
; LPM_WIDTHB                                     ; 8           ; Untyped                                                                                                     ;
; LPM_WIDTHP                                     ; 16          ; Untyped                                                                                                     ;
; LPM_WIDTHR                                     ; 16          ; Untyped                                                                                                     ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                                     ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                     ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                                     ;
; LATENCY                                        ; 0           ; Untyped                                                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                     ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                     ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                     ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                     ;
; CBXI_PARAMETER                                 ; mult_lv01   ; Untyped                                                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                     ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|bilin_insert:U1_bilin_insertC|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                   ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                         ;
; LPM_WIDTHA                                     ; 8           ; Untyped                                                                                ;
; LPM_WIDTHB                                     ; 8           ; Untyped                                                                                ;
; LPM_WIDTHP                                     ; 16          ; Untyped                                                                                ;
; LPM_WIDTHR                                     ; 16          ; Untyped                                                                                ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                ;
; LATENCY                                        ; 0           ; Untyped                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                ;
; CBXI_PARAMETER                                 ; mult_lv01   ; Untyped                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|bilin_insert:U0_bilin_insertY|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                   ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                         ;
; LPM_WIDTHA                                     ; 8           ; Untyped                                                                                ;
; LPM_WIDTHB                                     ; 8           ; Untyped                                                                                ;
; LPM_WIDTHP                                     ; 16          ; Untyped                                                                                ;
; LPM_WIDTHR                                     ; 16          ; Untyped                                                                                ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                ;
; LATENCY                                        ; 0           ; Untyped                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                ;
; CBXI_PARAMETER                                 ; mult_lv01   ; Untyped                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                 ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                     ;
; Entity Instance            ; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                            ;
;     -- LPM_WIDTH           ; 16                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 1024                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                    ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                 ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                     ;
; Entity Instance            ; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|ndelay:delayWPN|altshift_taps:relay_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                     ;
;     -- TAP_DISTANCE        ; 7                                                                                                                     ;
;     -- WIDTH               ; 10                                                                                                                    ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                    ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                     ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 10                                                                                                                        ;
; Entity Instance                       ; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult0               ;
;     -- LPM_WIDTHA                     ; 9                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 21                                                                                                                        ;
;     -- LPM_WIDTHP                     ; 30                                                                                                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                        ;
; Entity Instance                       ; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult1               ;
;     -- LPM_WIDTHA                     ; 9                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 21                                                                                                                        ;
;     -- LPM_WIDTHP                     ; 30                                                                                                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                        ;
; Entity Instance                       ; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult3               ;
;     -- LPM_WIDTHA                     ; 7                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 21                                                                                                                        ;
;     -- LPM_WIDTHP                     ; 28                                                                                                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                        ;
; Entity Instance                       ; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult4               ;
;     -- LPM_WIDTHA                     ; 10                                                                                                                        ;
;     -- LPM_WIDTHB                     ; 21                                                                                                                        ;
;     -- LPM_WIDTHP                     ; 31                                                                                                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                        ;
; Entity Instance                       ; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult2               ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 21                                                                                                                        ;
;     -- LPM_WIDTHP                     ; 29                                                                                                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                        ;
; Entity Instance                       ; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertY|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                        ;
; Entity Instance                       ; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertCr|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                        ;
; Entity Instance                       ; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertCb|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                        ;
; Entity Instance                       ; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|bilin_insert:U1_bilin_insertC|lpm_mult:Mult0                      ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                        ;
; Entity Instance                       ; video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|bilin_insert:U0_bilin_insertY|lpm_mult:Mult0                      ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                        ;
;     -- USE_EAB                        ; OFF                                                                                                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                        ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Sun Jan 15 16:05:47 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bilinear -c bilinear
Info: Found 1 design units, including 1 entities, in source file ../src/bilin_insert.v
    Info: Found entity 1: bilin_insert
Info: Found 1 design units, including 1 entities, in source file ../src/buf_flag.v
    Info: Found entity 1: buf_flag
Info: Found 1 design units, including 1 entities, in source file ../src/colorbars.v
    Info: Found entity 1: colorbars
Info: Found 1 design units, including 1 entities, in source file ../src/dpe_1r1w_2048x8_1024x16b.v
    Info: Found entity 1: dpe_1r1w_2048x8_1024x16b
Info: Found 1 design units, including 1 entities, in source file ../src/dpram_1024x16b.v
    Info: Found entity 1: dpram_1024x16b
Info: Found 1 design units, including 1 entities, in source file ../src/dpram_1024x24b.v
    Info: Found entity 1: dpram_1024x24b
Info: Found 1 design units, including 1 entities, in source file ../src/fifo_asy_1024x16b.v
    Info: Found entity 1: fifo_asy_1024x16b
Info: Found 1 design units, including 1 entities, in source file ../src/h_scaler.v
    Info: Found entity 1: h_scaler
Info: Found 1 design units, including 1 entities, in source file ../src/I2C_Controller.v
    Info: Found entity 1: I2C_Controller
Info: Found 1 design units, including 1 entities, in source file ../src/I2C_V_Config.v
    Info: Found entity 1: I2C_V_Config
Info: Found 1 design units, including 1 entities, in source file ../src/lf_decode.v
    Info: Found entity 1: lf_decode
Info: Found 0 design units, including 0 entities, in source file ../src/mydefines.v
Info: Found 1 design units, including 1 entities, in source file ../src/ndelay.v
    Info: Found entity 1: ndelay
Info: Found 1 design units, including 1 entities, in source file ../src/pll2.v
    Info: Found entity 1: pll2
Info: Found 1 design units, including 1 entities, in source file ../src/sdram2lcd_controler.v
    Info: Found entity 1: sdram2lcd_controler
Info: Found 1 design units, including 1 entities, in source file ../src/sdram_200us.v
    Info: Found entity 1: sdram_200us
Info: Found 1 design units, including 1 entities, in source file ../src/sdram_if.v
    Info: Found entity 1: sdram_if
Info: Found 1 design units, including 1 entities, in source file ../src/sdram_rd2buf.v
    Info: Found entity 1: sdram_rd2buf
Info: Found 0 design units, including 0 entities, in source file ../src/svga_defines.v
Info: Found 1 design units, including 1 entities, in source file ../src/top.v
    Info: Found entity 1: top
Info: Found 1 design units, including 1 entities, in source file ../src/vertical_scaler.v
    Info: Found entity 1: vertical_scaler
Info: Found 1 design units, including 1 entities, in source file ../src/vgatest.v
    Info: Found entity 1: vgatest
Info: Found 1 design units, including 1 entities, in source file ../src/video_pro.v
    Info: Found entity 1: video_pro
Info: Found 1 design units, including 1 entities, in source file ../src/vin_pro.v
    Info: Found entity 1: vin_pro
Info: Found 1 design units, including 1 entities, in source file ../src/wr_add_man.v
    Info: Found entity 1: wr_add_man
Info: Found 1 design units, including 1 entities, in source file ../src/wr_burst_control.v
    Info: Found entity 1: wr_burst_control
Info: Found 1 design units, including 1 entities, in source file ../src/wr_outfifo.v
    Info: Found entity 1: wr_outfifo
Info: Found 1 design units, including 1 entities, in source file ../src/YCrCb2RGB.v
    Info: Found entity 1: YCrCb2RGB
Warning (10236): Verilog HDL Implicit Net warning at sdram2lcd_controler.v(144): created implicit net for "bufa_wren"
Warning (10236): Verilog HDL Implicit Net warning at sdram2lcd_controler.v(145): created implicit net for "bufb_wren"
Warning (10236): Verilog HDL Implicit Net warning at sdram2lcd_controler.v(164): created implicit net for "bufa_rden"
Warning (10236): Verilog HDL Implicit Net warning at sdram2lcd_controler.v(166): created implicit net for "out_fifo_alfull"
Warning (10236): Verilog HDL Implicit Net warning at sdram2lcd_controler.v(167): created implicit net for "buf_rden_delay"
Warning (10236): Verilog HDL Implicit Net warning at sdram2lcd_controler.v(209): created implicit net for "out_fifo_wren"
Warning (10236): Verilog HDL Implicit Net warning at sdram2lcd_controler.v(249): created implicit net for "out_fifo_empty"
Warning (10236): Verilog HDL Implicit Net warning at top.v(83): created implicit net for "pixel_hs"
Warning (10236): Verilog HDL Implicit Net warning at top.v(84): created implicit net for "pixel_vs"
Warning (10236): Verilog HDL Implicit Net warning at video_pro.v(164): created implicit net for "NTSC_out"
Info: Elaborating entity "top" for the top level hierarchy
Info: Elaborating entity "video_pro" for hierarchy "video_pro:UUT"
Info: Elaborating entity "lf_decode" for hierarchy "video_pro:UUT|lf_decode:U_detect"
Warning (10230): Verilog HDL assignment warning at lf_decode.v(249): truncated value with size 32 to match size of target (5)
Info: Elaborating entity "vin_pro" for hierarchy "video_pro:UUT|vin_pro:U_vin_pro"
Warning (10230): Verilog HDL assignment warning at vin_pro.v(154): truncated value with size 32 to match size of target (11)
Info: Elaborating entity "dpe_1r1w_2048x8_1024x16b" for hierarchy "video_pro:UUT|vin_pro:U_vin_pro|dpe_1r1w_2048x8_1024x16b:U_buf1"
Info: Elaborating entity "altsyncram" for hierarchy "video_pro:UUT|vin_pro:U_vin_pro|dpe_1r1w_2048x8_1024x16b:U_buf1|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "video_pro:UUT|vin_pro:U_vin_pro|dpe_1r1w_2048x8_1024x16b:U_buf1|altsyncram:altsyncram_component"
Info: Instantiated megafunction "video_pro:UUT|vin_pro:U_vin_pro|dpe_1r1w_2048x8_1024x16b:U_buf1|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "2048"
    Info: Parameter "numwords_b" = "1024"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "11"
    Info: Parameter "widthad_b" = "10"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_b" = "16"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mbk1.tdf
    Info: Found entity 1: altsyncram_mbk1
Info: Elaborating entity "altsyncram_mbk1" for hierarchy "video_pro:UUT|vin_pro:U_vin_pro|dpe_1r1w_2048x8_1024x16b:U_buf1|altsyncram:altsyncram_component|altsyncram_mbk1:auto_generated"
Info: Elaborating entity "wr_add_man" for hierarchy "video_pro:UUT|vin_pro:U_vin_pro|wr_add_man:U_wr_add_man"
Warning (10036): Verilog HDL or VHDL warning at wr_add_man.v(51): object "datain_frame_end_rising" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at wr_add_man.v(189): truncated value with size 32 to match size of target (3)
Info: Elaborating entity "wr_burst_control" for hierarchy "video_pro:UUT|vin_pro:U_vin_pro|wr_burst_control:U_wr_burst_control"
Warning (10230): Verilog HDL assignment warning at wr_burst_control.v(133): truncated value with size 32 to match size of target (9)
Warning (10034): Output port "error" at wr_burst_control.v(42) has no driver
Info: Elaborating entity "sdram2lcd_controler" for hierarchy "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler"
Info: Elaborating entity "sdram_rd2buf" for hierarchy "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|sdram_rd2buf:U_sdram_rd2buf"
Warning (10036): Verilog HDL or VHDL warning at sdram_rd2buf.v(136): object "pic_col_cnt_dly1" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at sdram_rd2buf.v(309): truncated value with size 10 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at sdram_rd2buf.v(353): truncated value with size 10 to match size of target (9)
Info: Elaborating entity "vertical_scaler" for hierarchy "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vertical_scaler:U_vertical_scaler"
Warning (10036): Verilog HDL or VHDL warning at vertical_scaler.v(322): object "buf_rden_delay3" assigned a value but never read
Info: Elaborating entity "bilin_insert" for hierarchy "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|bilin_insert:U0_bilin_insertY"
Info: Elaborating entity "wr_outfifo" for hierarchy "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|wr_outfifo:wr_outfifo"
Warning (10230): Verilog HDL assignment warning at wr_outfifo.v(36): truncated value with size 18 to match size of target (16)
Info: Elaborating entity "dpram_1024x16b" for hierarchy "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|dpram_1024x16b:U0_dpram_1024x16b"
Info: Elaborating entity "altsyncram" for hierarchy "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|dpram_1024x16b:U0_dpram_1024x16b|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|dpram_1024x16b:U0_dpram_1024x16b|altsyncram:altsyncram_component"
Info: Instantiated megafunction "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|dpram_1024x16b:U0_dpram_1024x16b|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "numwords_b" = "1024"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "ram_block_type" = "M9K"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "widthad_b" = "10"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "16"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_q8m1.tdf
    Info: Found entity 1: altsyncram_q8m1
Info: Elaborating entity "altsyncram_q8m1" for hierarchy "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|dpram_1024x16b:U0_dpram_1024x16b|altsyncram:altsyncram_component|altsyncram_q8m1:auto_generated"
Info: Elaborating entity "buf_flag" for hierarchy "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|buf_flag:U_buf_flag"
Info: Elaborating entity "fifo_asy_1024x16b" for hierarchy "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b"
Info: Elaborating entity "dcfifo" for hierarchy "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component"
Info: Instantiated megafunction "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info: Parameter "lpm_numwords" = "1024"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widthu" = "10"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "3"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "OFF"
    Info: Parameter "wrsync_delaypipe" = "3"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_9nn1.tdf
    Info: Found entity 1: dcfifo_9nn1
Info: Elaborating entity "dcfifo_9nn1" for hierarchy "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info: Found entity 1: a_gray2bin_ugb
Info: Elaborating entity "a_gray2bin_ugb" for hierarchy "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf
    Info: Found entity 1: a_graycounter_t57
Info: Elaborating entity "a_graycounter_t57" for hierarchy "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|a_graycounter_t57:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info: Found entity 1: a_graycounter_pjc
Info: Elaborating entity "a_graycounter_pjc" for hierarchy "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|a_graycounter_pjc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf
    Info: Found entity 1: a_graycounter_ojc
Info: Elaborating entity "a_graycounter_ojc" for hierarchy "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|a_graycounter_ojc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2h51.tdf
    Info: Found entity 1: altsyncram_2h51
Info: Elaborating entity "altsyncram_2h51" for hierarchy "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|altsyncram_2h51:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e98.tdf
    Info: Found entity 1: alt_synch_pipe_e98
Info: Elaborating entity "alt_synch_pipe_e98" for hierarchy "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|alt_synch_pipe_e98:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info: Found entity 1: dffpipe_pe9
Info: Elaborating entity "dffpipe_pe9" for hierarchy "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|alt_synch_pipe_e98:rs_dgwp|dffpipe_pe9:dffpipe4"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf
    Info: Found entity 1: alt_synch_pipe_0e8
Info: Elaborating entity "alt_synch_pipe_0e8" for hierarchy "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info: Found entity 1: dffpipe_re9
Info: Elaborating entity "dffpipe_re9" for hierarchy "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_356.tdf
    Info: Found entity 1: cmpr_356
Info: Elaborating entity "cmpr_356" for hierarchy "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|cmpr_356:rdempty_eq_comp1_lsb"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_256.tdf
    Info: Found entity 1: cmpr_256
Info: Elaborating entity "cmpr_256" for hierarchy "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|cmpr_256:rdempty_eq_comp1_msb"
Info: Found 1 design units, including 1 entities, in source file db/mux_a18.tdf
    Info: Found entity 1: mux_a18
Info: Elaborating entity "mux_a18" for hierarchy "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux"
Info: Elaborating entity "h_scaler" for hierarchy "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler"
Warning (10036): Verilog HDL or VHDL warning at h_scaler.v(55): object "read_en" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at h_scaler.v(206): truncated value with size 32 to match size of target (11)
Info: Elaborating entity "dpram_1024x24b" for hierarchy "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|dpram_1024x24b:U1_dpram_1024x24b"
Info: Elaborating entity "altsyncram" for hierarchy "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|dpram_1024x24b:U1_dpram_1024x24b|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|dpram_1024x24b:U1_dpram_1024x24b|altsyncram:altsyncram_component"
Info: Instantiated megafunction "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|dpram_1024x24b:U1_dpram_1024x24b|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "numwords_b" = "1024"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_b" = "CLOCK1"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "ram_block_type" = "M4K"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "widthad_b" = "10"
    Info: Parameter "width_a" = "24"
    Info: Parameter "width_b" = "24"
    Info: Parameter "width_byteena_a" = "1"
Warning: Assertion warning: Device family Cyclone III does not have M4K blocks -- using available memory blocks
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rgm1.tdf
    Info: Found entity 1: altsyncram_rgm1
Info: Elaborating entity "altsyncram_rgm1" for hierarchy "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|dpram_1024x24b:U1_dpram_1024x24b|altsyncram:altsyncram_component|altsyncram_rgm1:auto_generated"
Info: Elaborating entity "ndelay" for hierarchy "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|ndelay:delayWPN"
Info: Elaborating entity "ndelay" for hierarchy "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|ndelay:delayK"
Info: Elaborating entity "ndelay" for hierarchy "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|ndelay:delayWE"
Info: Elaborating entity "vgatest" for hierarchy "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest"
Warning (10230): Verilog HDL assignment warning at vgatest.v(173): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at vgatest.v(210): truncated value with size 32 to match size of target (10)
Info: Elaborating entity "ndelay" for hierarchy "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|ndelay:delayDE"
Info: Elaborating entity "YCrCb2RGB" for hierarchy "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB"
Warning (10230): Verilog HDL assignment warning at YCrCb2RGB.v(61): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at YCrCb2RGB.v(62): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at YCrCb2RGB.v(63): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at YCrCb2RGB.v(64): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at YCrCb2RGB.v(65): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at YCrCb2RGB.v(97): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at YCrCb2RGB.v(98): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at YCrCb2RGB.v(99): truncated value with size 32 to match size of target (8)
Info: Elaborating entity "sdram_if" for hierarchy "video_pro:UUT|sdram_if:U_SDR"
Warning (10230): Verilog HDL assignment warning at sdram_if.v(347): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at sdram_if.v(393): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sdram_if.v(408): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sdram_if.v(422): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sdram_if.v(437): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sdram_if.v(466): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at sdram_if.v(549): truncated value with size 32 to match size of target (8)
Info: Elaborating entity "sdram_200us" for hierarchy "video_pro:UUT|sdram_200us:U_sdram_200us"
Warning (10230): Verilog HDL assignment warning at sdram_200us.v(47): truncated value with size 32 to match size of target (16)
Info: Elaborating entity "pll2" for hierarchy "video_pro:UUT|pll2:U_pll2"
Info: Elaborating entity "altpll" for hierarchy "video_pro:UUT|pll2:U_pll2|altpll:altpll_component"
Info: Elaborated megafunction instantiation "video_pro:UUT|pll2:U_pll2|altpll:altpll_component"
Info: Instantiated megafunction "video_pro:UUT|pll2:U_pll2|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "5"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "8"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "5"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "4"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altpll_opl1.tdf
    Info: Found entity 1: altpll_opl1
Info: Elaborating entity "altpll_opl1" for hierarchy "video_pro:UUT|pll2:U_pll2|altpll:altpll_component|altpll_opl1:auto_generated"
Info: Elaborating entity "I2C_V_Config" for hierarchy "I2C_V_Config:I2C_AV_Config"
Warning (10230): Verilog HDL assignment warning at I2C_V_Config.v(98): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_V_Config.v(161): truncated value with size 32 to match size of target (6)
Warning (10270): Verilog HDL Case Statement warning at I2C_V_Config.v(174): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at I2C_V_Config.v(172): inferring latch(es) for variable "LUT_DATA", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "LUT_DATA[0]" at I2C_V_Config.v(172)
Info (10041): Inferred latch for "LUT_DATA[1]" at I2C_V_Config.v(172)
Info (10041): Inferred latch for "LUT_DATA[2]" at I2C_V_Config.v(172)
Info (10041): Inferred latch for "LUT_DATA[3]" at I2C_V_Config.v(172)
Info (10041): Inferred latch for "LUT_DATA[4]" at I2C_V_Config.v(172)
Info (10041): Inferred latch for "LUT_DATA[5]" at I2C_V_Config.v(172)
Info (10041): Inferred latch for "LUT_DATA[6]" at I2C_V_Config.v(172)
Info (10041): Inferred latch for "LUT_DATA[7]" at I2C_V_Config.v(172)
Info (10041): Inferred latch for "LUT_DATA[8]" at I2C_V_Config.v(172)
Info (10041): Inferred latch for "LUT_DATA[9]" at I2C_V_Config.v(172)
Info (10041): Inferred latch for "LUT_DATA[10]" at I2C_V_Config.v(172)
Info (10041): Inferred latch for "LUT_DATA[11]" at I2C_V_Config.v(172)
Info (10041): Inferred latch for "LUT_DATA[12]" at I2C_V_Config.v(172)
Info (10041): Inferred latch for "LUT_DATA[13]" at I2C_V_Config.v(172)
Info (10041): Inferred latch for "LUT_DATA[14]" at I2C_V_Config.v(172)
Info (10041): Inferred latch for "LUT_DATA[15]" at I2C_V_Config.v(172)
Info: Elaborating entity "I2C_Controller" for hierarchy "I2C_V_Config:I2C_AV_Config|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(58): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(73): truncated value with size 32 to match size of target (6)
Warning (12020): Port "wraddress" on the entity instantiation of "U1_dpram_1024x24b" is connected to a signal of width 11. The formal width of the signal in the module is 10.  The extra bits will be ignored.
Info: Inferred 1 megafunctions from design logic
    Info: Inferred altshift_taps megafunction from the following design logic: "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|ndelay:delayWPN|relay[0][0]~70"
        Info: Parameter NUMBER_OF_TAPS set to 1
        Info: Parameter TAP_DISTANCE set to 7
        Info: Parameter WIDTH set to 10
Info: Inferred 10 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|Mult3"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|Mult4"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|Mult2"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertY|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertCr|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertCb|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|bilin_insert:U1_bilin_insertC|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|bilin_insert:U0_bilin_insertY|Mult0"
Info: Elaborated megafunction instantiation "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|ndelay:delayWPN|altshift_taps:relay_rtl_0"
Info: Instantiated megafunction "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|ndelay:delayWPN|altshift_taps:relay_rtl_0" with the following parameter:
    Info: Parameter "NUMBER_OF_TAPS" = "1"
    Info: Parameter "TAP_DISTANCE" = "7"
    Info: Parameter "WIDTH" = "10"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_15m.tdf
    Info: Found entity 1: shift_taps_15m
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jc81.tdf
    Info: Found entity 1: altsyncram_jc81
Info: Found 1 design units, including 1 entities, in source file db/cntr_0of.tdf
    Info: Found entity 1: cntr_0of
Info: Found 1 design units, including 1 entities, in source file db/cmpr_gfc.tdf
    Info: Found entity 1: cmpr_gfc
Info: Elaborated megafunction instantiation "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult0"
Info: Instantiated megafunction "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "9"
    Info: Parameter "LPM_WIDTHB" = "21"
    Info: Parameter "LPM_WIDTHP" = "30"
    Info: Parameter "LPM_WIDTHR" = "30"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_h411.tdf
    Info: Found entity 1: mult_h411
Info: Elaborated megafunction instantiation "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult1"
Info: Instantiated megafunction "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult1" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "9"
    Info: Parameter "LPM_WIDTHB" = "21"
    Info: Parameter "LPM_WIDTHP" = "30"
    Info: Parameter "LPM_WIDTHR" = "30"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Elaborated megafunction instantiation "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult3"
Info: Instantiated megafunction "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult3" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "7"
    Info: Parameter "LPM_WIDTHB" = "21"
    Info: Parameter "LPM_WIDTHP" = "28"
    Info: Parameter "LPM_WIDTHR" = "28"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_m411.tdf
    Info: Found entity 1: mult_m411
Info: Elaborated megafunction instantiation "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult4"
Info: Instantiated megafunction "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult4" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "10"
    Info: Parameter "LPM_WIDTHB" = "21"
    Info: Parameter "LPM_WIDTHP" = "31"
    Info: Parameter "LPM_WIDTHR" = "31"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_q511.tdf
    Info: Found entity 1: mult_q511
Info: Elaborated megafunction instantiation "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult2"
Info: Instantiated megafunction "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|lpm_mult:Mult2" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "8"
    Info: Parameter "LPM_WIDTHB" = "21"
    Info: Parameter "LPM_WIDTHP" = "29"
    Info: Parameter "LPM_WIDTHR" = "29"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_o411.tdf
    Info: Found entity 1: mult_o411
Info: Elaborated megafunction instantiation "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertY|lpm_mult:Mult0"
Info: Instantiated megafunction "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|bilin_insert:U1_bilin_insertY|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "8"
    Info: Parameter "LPM_WIDTHB" = "8"
    Info: Parameter "LPM_WIDTHP" = "16"
    Info: Parameter "LPM_WIDTHR" = "16"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_lv01.tdf
    Info: Found entity 1: mult_lv01
Info: Elaborated megafunction instantiation "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|bilin_insert:U1_bilin_insertC|lpm_mult:Mult0"
Info: Instantiated megafunction "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|bilin_insert:U1_bilin_insertC|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "8"
    Info: Parameter "LPM_WIDTHB" = "8"
    Info: Parameter "LPM_WIDTHP" = "16"
    Info: Parameter "LPM_WIDTHR" = "16"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Ignored 30 buffer(s)
    Info: Ignored 30 SOFT buffer(s)
Warning: The following nodes have both tri-state and non-tri-state drivers
    Warning: Inserted always-enabled tri-state buffer between "i2c_sdat" and its non-tri-state driver.
Warning: Latch I2C_V_Config:I2C_AV_Config|LUT_DATA[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal I2C_V_Config:I2C_AV_Config|LUT_INDEX[4]
Warning: Latch I2C_V_Config:I2C_AV_Config|LUT_DATA[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal I2C_V_Config:I2C_AV_Config|LUT_INDEX[4]
Warning: Latch I2C_V_Config:I2C_AV_Config|LUT_DATA[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal I2C_V_Config:I2C_AV_Config|LUT_INDEX[4]
Warning: Latch I2C_V_Config:I2C_AV_Config|LUT_DATA[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal I2C_V_Config:I2C_AV_Config|LUT_INDEX[4]
Warning: Latch I2C_V_Config:I2C_AV_Config|LUT_DATA[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal I2C_V_Config:I2C_AV_Config|LUT_INDEX[4]
Warning: Latch I2C_V_Config:I2C_AV_Config|LUT_DATA[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal I2C_V_Config:I2C_AV_Config|LUT_INDEX[4]
Warning: Latch I2C_V_Config:I2C_AV_Config|LUT_DATA[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal I2C_V_Config:I2C_AV_Config|LUT_INDEX[4]
Warning: Latch I2C_V_Config:I2C_AV_Config|LUT_DATA[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal I2C_V_Config:I2C_AV_Config|LUT_INDEX[4]
Warning: Latch I2C_V_Config:I2C_AV_Config|LUT_DATA[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal I2C_V_Config:I2C_AV_Config|LUT_INDEX[4]
Warning: Latch I2C_V_Config:I2C_AV_Config|LUT_DATA[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal I2C_V_Config:I2C_AV_Config|LUT_INDEX[4]
Warning: Latch I2C_V_Config:I2C_AV_Config|LUT_DATA[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal I2C_V_Config:I2C_AV_Config|LUT_INDEX[4]
Warning: Latch I2C_V_Config:I2C_AV_Config|LUT_DATA[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal I2C_V_Config:I2C_AV_Config|LUT_INDEX[4]
Warning: Latch I2C_V_Config:I2C_AV_Config|LUT_DATA[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal I2C_V_Config:I2C_AV_Config|LUT_INDEX[5]
Warning: Latch I2C_V_Config:I2C_AV_Config|LUT_DATA[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal I2C_V_Config:I2C_AV_Config|LUT_INDEX[4]
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "i2c_sdat~1"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "SDRAM_A_o[11]" is stuck at GND
Info: 33 registers lost all their fanouts during netlist optimizations. The first 33 are displayed below.
    Info: Register "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|dffpipe_pe9:ws_bwp|dffe5a[10]" lost all its fanouts during netlist optimizations.
    Info: Register "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|fifo_asy_1024x16b:U_fifo_asy_1024x16b|dcfifo:dcfifo_component|dcfifo_9nn1:auto_generated|dffpipe_pe9:ws_brp|dffe5a[10]" lost all its fanouts during netlist optimizations.
    Info: Register "video_pro:UUT|sdram_if:U_SDR|sdr_state_d2.000000000000000000" lost all its fanouts during netlist optimizations.
    Info: Register "video_pro:UUT|sdram_if:U_SDR|sdr_state_d.000000000000000000" lost all its fanouts during netlist optimizations.
    Info: Register "video_pro:UUT|sdram_if:U_SDR|sdr_state_d2.S_IDLE" lost all its fanouts during netlist optimizations.
    Info: Register "video_pro:UUT|sdram_if:U_SDR|sdr_state_d.S_IDLE" lost all its fanouts during netlist optimizations.
    Info: Register "video_pro:UUT|sdram_if:U_SDR|sdr_state_d2.S_INIT_PRE_NOP" lost all its fanouts during netlist optimizations.
    Info: Register "video_pro:UUT|sdram_if:U_SDR|sdr_state_d.S_INIT_PRE_NOP" lost all its fanouts during netlist optimizations.
    Info: Register "video_pro:UUT|sdram_if:U_SDR|sdr_state_d2.S_INIT_REF_NOP" lost all its fanouts during netlist optimizations.
    Info: Register "video_pro:UUT|sdram_if:U_SDR|sdr_state_d.S_INIT_REF_NOP" lost all its fanouts during netlist optimizations.
    Info: Register "video_pro:UUT|sdram_if:U_SDR|sdr_state_d2.S_MRS_NOP" lost all its fanouts during netlist optimizations.
    Info: Register "video_pro:UUT|sdram_if:U_SDR|sdr_state_d.S_MRS_NOP" lost all its fanouts during netlist optimizations.
    Info: Register "video_pro:UUT|sdram_if:U_SDR|sdr_state_d2.S_IDLE_REF_NOP" lost all its fanouts during netlist optimizations.
    Info: Register "video_pro:UUT|sdram_if:U_SDR|sdr_state_d.S_IDLE_REF_NOP" lost all its fanouts during netlist optimizations.
    Info: Register "video_pro:UUT|sdram_if:U_SDR|sdr_state_d2.S_WR_ACT_NOP" lost all its fanouts during netlist optimizations.
    Info: Register "video_pro:UUT|sdram_if:U_SDR|sdr_state_d.S_WR_ACT_NOP" lost all its fanouts during netlist optimizations.
    Info: Register "video_pro:UUT|sdram_if:U_SDR|sdr_state_d2.S_RD_ACT_NOP" lost all its fanouts during netlist optimizations.
    Info: Register "video_pro:UUT|sdram_if:U_SDR|sdr_state_d.S_RD_ACT_NOP" lost all its fanouts during netlist optimizations.
    Info: Register "video_pro:UUT|sdram_if:U_SDR|sdr_state_d2.S_WR_END" lost all its fanouts during netlist optimizations.
    Info: Register "video_pro:UUT|sdram_if:U_SDR|sdr_state_d.S_WR_END" lost all its fanouts during netlist optimizations.
    Info: Register "video_pro:UUT|sdram_if:U_SDR|sdr_state_d2.S_PRE_NOP" lost all its fanouts during netlist optimizations.
    Info: Register "video_pro:UUT|sdram_if:U_SDR|sdr_state_d.S_PRE_NOP" lost all its fanouts during netlist optimizations.
    Info: Register "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|h_scaler:U_h_scaler|state_cur.HOLD" lost all its fanouts during netlist optimizations.
    Info: Register "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|sdram_rd2buf:U_sdram_rd2buf|curr_state.FSM_SENT_BANK3_RDREQ" lost all its fanouts during netlist optimizations.
    Info: Register "I2C_V_Config:I2C_AV_Config|mSetup_ST~67" lost all its fanouts during netlist optimizations.
    Info: Register "I2C_V_Config:I2C_AV_Config|mSetup_ST~68" lost all its fanouts during netlist optimizations.
    Info: Register "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|v_synch_negedge" lost all its fanouts during netlist optimizations.
    Info: Register "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|v_synch_posedge" lost all its fanouts during netlist optimizations.
    Info: Register "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|v_synch_reg" lost all its fanouts during netlist optimizations.
    Info: Register "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|state.01" lost all its fanouts during netlist optimizations.
    Info: Register "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|state.10" lost all its fanouts during netlist optimizations.
    Info: Register "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|state.00" lost all its fanouts during netlist optimizations.
    Info: Register "video_pro:UUT|sdram2lcd_controler:U_sdram2lcd_controler|vgatest:U_vgatest|YCrCb2RGB:U_VtoRGB|X_int[3]" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file E:/work/dm642/firmware/fpga/blinear2/project/bilinear.map.smsg
Info: Implemented 2060 device resources after synthesis - the final resource count might be different
    Info: Implemented 11 input pins
    Info: Implemented 48 output pins
    Info: Implemented 17 bidirectional pins
    Info: Implemented 1872 logic cells
    Info: Implemented 90 RAM segments
    Info: Implemented 1 ClockLock PLLs
    Info: Implemented 21 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 83 warnings
    Info: Peak virtual memory: 184 megabytes
    Info: Processing ended: Sun Jan 15 16:06:22 2012
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/work/dm642/firmware/fpga/blinear2/project/bilinear.map.smsg.


