0.7
2020.1
May 27 2020
20:09:33
C:/Users/Ying/Desktop/HDL_projects/AdderFullSim/AdderFullSim.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/Ying/Desktop/HDL_projects/AdderFullSim/AdderFullSim.srcs/sim_1/imports/new/Adder_TB.sv,1623401210,systemVerilog,,,C:/Users/Ying/Desktop/HDL_projects/AdderFullSim/AdderFullSim.srcs/sim_1/imports/new/test.sv;C:/Users/Ying/Desktop/HDL_projects/AdderFullSim/AdderFullSim.srcs/sim_1/imports/new/interface.sv,Adder_TB,,,,,,,,
C:/Users/Ying/Desktop/HDL_projects/AdderFullSim/AdderFullSim.srcs/sim_1/imports/new/Driver.sv,1623135985,verilog,,,,,,,,,,,,
C:/Users/Ying/Desktop/HDL_projects/AdderFullSim/AdderFullSim.srcs/sim_1/imports/new/Environment.sv,1623450688,verilog,,,C:/Users/Ying/Desktop/HDL_projects/AdderFullSim/AdderFullSim.srcs/sim_1/imports/new/Transaction.sv;C:/Users/Ying/Desktop/HDL_projects/AdderFullSim/AdderFullSim.srcs/sim_1/imports/new/Generator.sv;C:/Users/Ying/Desktop/HDL_projects/AdderFullSim/AdderFullSim.srcs/sim_1/imports/new/Driver.sv,,,,,,,,,
C:/Users/Ying/Desktop/HDL_projects/AdderFullSim/AdderFullSim.srcs/sim_1/imports/new/Generator.sv,1623192045,verilog,,,,,,,,,,,,
C:/Users/Ying/Desktop/HDL_projects/AdderFullSim/AdderFullSim.srcs/sim_1/imports/new/Transaction.sv,1623191706,verilog,,,,,,,,,,,,
C:/Users/Ying/Desktop/HDL_projects/AdderFullSim/AdderFullSim.srcs/sim_1/imports/new/interface.sv,1623388650,systemVerilog,C:/Users/Ying/Desktop/HDL_projects/AdderFullSim/AdderFullSim.srcs/sim_1/imports/new/Adder_TB.sv;C:/Users/Ying/Desktop/HDL_projects/AdderFullSim/AdderFullSim.srcs/sim_1/imports/new/test.sv,C:/Users/Ying/Desktop/HDL_projects/AdderFullSim/AdderFullSim.srcs/sim_1/imports/new/Adder_TB.sv,,interf,,,,,,,,
C:/Users/Ying/Desktop/HDL_projects/AdderFullSim/AdderFullSim.srcs/sim_1/imports/new/test.sv,1623403471,verilog,,,C:/Users/Ying/Desktop/HDL_projects/AdderFullSim/AdderFullSim.srcs/sim_1/imports/new/Environment.sv,test,,,,,,,,
C:/Users/Ying/Desktop/HDL_projects/AdderFullSim/AdderFullSim.srcs/sources_1/new/Adder_Design.sv,1623385007,systemVerilog,C:/Users/Ying/Desktop/HDL_projects/AdderFullSim/AdderFullSim.srcs/sim_1/imports/new/Adder_TB.sv;C:/Users/Ying/Desktop/HDL_projects/AdderFullSim/AdderFullSim.srcs/sim_1/imports/new/interface.sv;C:/Users/Ying/Desktop/HDL_projects/AdderFullSim/AdderFullSim.srcs/sim_1/imports/new/test.sv,C:/Users/Ying/Desktop/HDL_projects/AdderFullSim/AdderFullSim.srcs/sim_1/imports/new/interface.sv,,$unit_Adder_Design_sv;Adder_Design,,,,,,,,
