# Making a RISC-V CPU Core
This repository is a part of Eklavya Mentorship programme by SRA Vjti
This Repository has all the information to make a pipelined CPU Core using TL Verilog
