/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [13:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_14z;
  wire [17:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_17z;
  wire [12:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  reg [8:0] celloutsig_0_42z;
  wire [3:0] celloutsig_0_43z;
  wire [6:0] celloutsig_0_4z;
  wire [14:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [20:0] celloutsig_1_0z;
  wire [19:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  reg [7:0] celloutsig_1_16z;
  wire [4:0] celloutsig_1_18z;
  wire [21:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [15:0] celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[53:40] ^ in_data[73:60];
  assign celloutsig_0_3z = in_data[57:54] ^ celloutsig_0_0z[12:9];
  assign celloutsig_0_4z = { celloutsig_0_0z[10:7], celloutsig_0_2z } ^ in_data[84:78];
  assign celloutsig_0_43z = celloutsig_0_15z[13:10] ^ celloutsig_0_17z[4:1];
  assign celloutsig_1_0z = in_data[138:118] ^ in_data[182:162];
  assign celloutsig_1_1z = in_data[119:113] ^ in_data[188:182];
  assign celloutsig_1_2z = celloutsig_1_0z[9:6] ^ celloutsig_1_1z[6:3];
  assign celloutsig_1_3z = in_data[113:98] ^ in_data[179:164];
  assign celloutsig_1_4z = { celloutsig_1_0z[1:0], celloutsig_1_2z } ^ celloutsig_1_3z[9:4];
  assign celloutsig_1_5z = { in_data[177:166], celloutsig_1_2z } ^ celloutsig_1_3z;
  assign celloutsig_1_6z = celloutsig_1_5z[14:3] ^ celloutsig_1_0z[17:6];
  assign celloutsig_1_7z = in_data[140:133] ^ { celloutsig_1_0z[20:19], celloutsig_1_4z };
  assign celloutsig_0_5z = in_data[55:41] ^ { celloutsig_0_0z[11:0], celloutsig_0_2z };
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_2z } ^ celloutsig_1_0z[20:1];
  assign celloutsig_1_13z = celloutsig_1_0z[9:5] ^ celloutsig_1_10z[12:8];
  assign celloutsig_1_14z = celloutsig_1_6z[8:1] ^ celloutsig_1_10z[11:4];
  assign celloutsig_1_15z = celloutsig_1_2z ^ celloutsig_1_1z[4:1];
  assign celloutsig_1_18z = celloutsig_1_16z[6:2] ^ { celloutsig_1_7z[3], celloutsig_1_15z };
  assign celloutsig_0_6z = celloutsig_0_0z[11:7] ^ celloutsig_0_5z[8:4];
  assign celloutsig_1_19z = { in_data[190:177], celloutsig_1_14z } ^ { celloutsig_1_15z[2], celloutsig_1_5z, celloutsig_1_13z };
  assign celloutsig_0_7z = celloutsig_0_2z ^ celloutsig_0_4z[6:4];
  assign celloutsig_0_1z = celloutsig_0_0z[13:1] ^ in_data[74:62];
  assign celloutsig_0_14z = celloutsig_0_1z[11:5] ^ celloutsig_0_1z[10:4];
  assign celloutsig_0_17z = celloutsig_0_1z[4:0] ^ { celloutsig_0_10z[4], celloutsig_0_5z[4:1] };
  assign celloutsig_0_2z = celloutsig_0_0z[5:3] ^ celloutsig_0_1z[3:1];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_42z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_42z = celloutsig_0_1z[12:4];
  always_latch
    if (clkin_data[64]) celloutsig_1_16z = 8'h00;
    else if (!clkin_data[32]) celloutsig_1_16z = celloutsig_1_5z[13:6];
  assign celloutsig_0_10z[4] = celloutsig_0_5z[5] ^ celloutsig_0_7z[2];
  assign { celloutsig_0_11z[7:4], celloutsig_0_11z[8] } = { celloutsig_0_6z[4:1], celloutsig_0_3z[3] } ^ { celloutsig_0_1z[4:1], celloutsig_0_1z[5] };
  assign { celloutsig_0_15z[9:3], celloutsig_0_15z[17:10] } = { celloutsig_0_14z, in_data[64:57] } ^ { celloutsig_0_3z[0], celloutsig_0_11z[8:4], celloutsig_0_6z[0], celloutsig_0_11z[8:4], celloutsig_0_3z[3:1] };
  assign celloutsig_0_10z[3:0] = celloutsig_0_5z[4:1];
  assign celloutsig_0_11z[3:0] = { celloutsig_0_6z[0], celloutsig_0_2z };
  assign celloutsig_0_15z[2:0] = 3'h0;
  assign { out_data[132:128], out_data[117:96], out_data[40:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
