// Seed: 746055176
module module_0 (
    input uwire id_0,
    input tri id_1,
    input wire id_2,
    output supply1 id_3,
    inout wire id_4,
    output wire id_5,
    input wire id_6,
    input uwire id_7,
    input uwire id_8,
    input tri1 id_9
);
  logic id_11;
  ;
endmodule
module module_1 (
    output uwire id_0,
    input  wor   id_1,
    output wor   id_2,
    inout  uwire id_3,
    output wire  id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1
  );
  assign modCall_1.id_6 = 0;
  assign id_2 = 1;
endmodule
