// Seed: 3480292878
module module_0;
  always @(posedge 1 or 1) begin
    $display();
    id_1 <= id_1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wor  id_6;
  wor  id_7;
  module_0();
  wire id_8;
  id_9 :
  assert property (@(posedge id_6 < 1) id_6)
  else $display(id_7, 1'b0);
endmodule
module module_0 (
    input supply0 id_0,
    input wor id_1,
    input supply0 module_2,
    output supply0 id_3
);
  always force id_3 = 1 + 1;
  module_0();
  assign id_3 = 1;
endmodule
