// Seed: 1158225426
module module_0 (
    input wand id_0,
    input uwire id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wor id_4,
    input wor id_5,
    input uwire id_6,
    input tri0 id_7,
    input tri1 id_8,
    output tri1 id_9,
    input tri1 id_10,
    output wand id_11,
    output uwire id_12,
    output supply1 id_13,
    output uwire id_14,
    input tri id_15
);
  genvar id_17;
endmodule
module module_1 (
    input wand id_0,
    output uwire id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wire id_4,
    input wor id_5,
    input wor id_6,
    input tri1 id_7,
    input tri id_8,
    output supply1 id_9,
    inout wand id_10,
    input wand id_11,
    output supply0 id_12,
    input tri1 id_13,
    output wire id_14,
    input wor id_15,
    output wire id_16,
    input tri0 id_17,
    output wand id_18
);
  logic id_20;
  ;
  module_0 modCall_1 (
      id_15,
      id_11,
      id_6,
      id_4,
      id_6,
      id_6,
      id_6,
      id_11,
      id_15,
      id_9,
      id_6,
      id_18,
      id_10,
      id_18,
      id_16,
      id_0
  );
  assign modCall_1.id_10 = 0;
endmodule
