{"vcs1":{"timestamp_begin":1747218846.947196627, "rt":8.33, "ut":8.38, "st":0.65}}
{"vcselab":{"timestamp_begin":1747218855.363646662, "rt":0.39, "ut":0.26, "st":0.12}}
{"link":{"timestamp_begin":1747218855.813333542, "rt":0.43, "ut":0.18, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747218846.309209136}
{"VCS_COMP_START_TIME": 1747218846.309209136}
{"VCS_COMP_END_TIME": 1747218856.393732683}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 482936}}
{"vcselab": {"peak_mem": 183884}}
