Analysis & Synthesis report for lab_PD2
Wed Mar 27 15:45:10 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for Top-level Entity: |db_lab_PD2_top
 14. Source assignments for SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst
 15. Source assignments for sld_signaltap:auto_signaltap_0
 16. Parameter Settings for User Entity Instance: SP_unit:u0|altsource_probe_top:in_system_sources_probes_0
 17. Parameter Settings for User Entity Instance: SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl
 18. Parameter Settings for User Entity Instance: lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo
 19. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 20. Port Connectivity Checks: "lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo"
 21. Port Connectivity Checks: "lab_PD2_top:UUT"
 22. Port Connectivity Checks: "SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"
 23. Port Connectivity Checks: "SP_unit:u0|altsource_probe_top:in_system_sources_probes_0"
 24. Signal Tap Logic Analyzer Settings
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 27. Elapsed Time Per Partition
 28. Connections to In-System Debugging Instance "auto_signaltap_0"
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 27 15:45:10 2024       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; lab_PD2                                     ;
; Top-level Entity Name              ; db_lab_PD2_top                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,304                                       ;
;     Total combinational functions  ; 727                                         ;
;     Dedicated logic registers      ; 967                                         ;
; Total registers                    ; 967                                         ;
; Total pins                         ; 1                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,624                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; db_lab_PD2_top     ; lab_PD2            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                       ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; SP_unit/synthesis/SP_unit.v                                        ; yes             ; User Verilog HDL File                        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/SP_unit/synthesis/SP_unit.v                                        ; SP_unit     ;
; SP_unit/synthesis/submodules/altsource_probe_top.v                 ; yes             ; User Verilog HDL File                        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/SP_unit/synthesis/submodules/altsource_probe_top.v                 ; SP_unit     ;
; lab_PD2_top.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2_top.sv                                                     ;             ;
; lab_PD2/synthesis/lab_PD2.v                                        ; yes             ; User Verilog HDL File                        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/synthesis/lab_PD2.v                                        ; lab_PD2     ;
; lab_PD2/synthesis/submodules/altera_avalon_sc_fifo.v               ; yes             ; User Verilog HDL File                        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/synthesis/submodules/altera_avalon_sc_fifo.v               ; lab_PD2     ;
; lab_PD2/synthesis/submodules/MyST_source.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/synthesis/submodules/MyST_source.sv                        ; lab_PD2     ;
; lab_PD2/synthesis/submodules/MyST_sink.sv                          ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/synthesis/submodules/MyST_sink.sv                          ; lab_PD2     ;
; db_lab_PD2_top.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db_lab_PD2_top.sv                                                  ;             ;
; altsource_probe.v                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/altsource_probe.v                                                                             ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                 ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                             ;             ;
; altsource_probe_body.vhd                                           ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/altsource_probe_body.vhd                                                                      ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                             ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                        ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                           ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                              ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_constant.inc                                                                              ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/dffeea.inc                                                                                    ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/aglobal201.inc                                                                                ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                 ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                  ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                        ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/altsyncram.tdf                                                                                ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                         ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_mux.inc                                                                                   ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_decode.inc                                                                                ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                 ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/altrom.inc                                                                                    ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/altram.inc                                                                                    ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/altdpram.inc                                                                                  ;             ;
; db/altsyncram_s124.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db/altsyncram_s124.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/altdpram.tdf                                                                                  ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/others/maxplus2/memmodes.inc                                                                                ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/a_hdffe.inc                                                                                   ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                           ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/altsyncram.inc                                                                                ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                   ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/muxlut.inc                                                                                    ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/bypassff.inc                                                                                  ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/altshift.inc                                                                                  ;             ;
; db/mux_qsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db/mux_qsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/declut.inc                                                                                    ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_compare.inc                                                                               ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_counter.tdf                                                                               ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                               ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/cmpconst.inc                                                                                  ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_counter.inc                                                                               ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                       ;             ;
; db/cntr_fgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db/cntr_fgi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_05j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db/cntr_05j.tdf                                                    ;             ;
; db/cntr_cgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db/cntr_cgi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db/cmpr_ngc.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/sld_hub.vhd                                                                                   ; altera_sld  ;
; db/ip/sldf6d2a07f/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db/ip/sldf6d2a07f/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                              ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,304     ;
;                                             ;           ;
; Total combinational functions               ; 727       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 365       ;
;     -- 3 input functions                    ; 216       ;
;     -- <=2 input functions                  ; 146       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 658       ;
;     -- arithmetic mode                      ; 69        ;
;                                             ;           ;
; Total registers                             ; 967       ;
;     -- Dedicated logic registers            ; 967       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 1         ;
; Total memory bits                           ; 2624      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 558       ;
; Total fan-out                               ; 5970      ;
; Average fan-out                             ; 3.42      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                        ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |db_lab_PD2_top                                                                                                                         ; 727 (2)             ; 967 (0)                   ; 2624        ; 0            ; 0       ; 0         ; 1    ; 0            ; |db_lab_PD2_top                                                                                                                                                                                                                                                                                                                                            ; db_lab_PD2_top                    ; work         ;
;    |SP_unit:u0|                                                                                                                         ; 29 (0)              ; 13 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|SP_unit:u0                                                                                                                                                                                                                                                                                                                                 ; SP_unit                           ; SP_unit      ;
;       |altsource_probe_top:in_system_sources_probes_0|                                                                                  ; 29 (0)              ; 13 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|SP_unit:u0|altsource_probe_top:in_system_sources_probes_0                                                                                                                                                                                                                                                                                  ; altsource_probe_top               ; SP_unit      ;
;          |altsource_probe:issp_impl|                                                                                                    ; 29 (0)              ; 13 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl                                                                                                                                                                                                                                                        ; altsource_probe                   ; work         ;
;             |altsource_probe_body:altsource_probe_body_inst|                                                                            ; 29 (3)              ; 13 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                         ; altsource_probe_body              ; work         ;
;                |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                               ; 26 (8)              ; 13 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                                ; altsource_probe_impl              ; work         ;
;                   |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                           ; 18 (18)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                      ; sld_rom_sr                        ; work         ;
;    |lab_PD2_top:UUT|                                                                                                                    ; 110 (0)             ; 98 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|lab_PD2_top:UUT                                                                                                                                                                                                                                                                                                                            ; lab_PD2_top                       ; work         ;
;       |lab_PD2:UUT|                                                                                                                     ; 110 (0)             ; 98 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|lab_PD2_top:UUT|lab_PD2:UUT                                                                                                                                                                                                                                                                                                                ; lab_PD2                           ; lab_PD2      ;
;          |MyST_sink:myst_sink|                                                                                                          ; 10 (10)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink                                                                                                                                                                                                                                                                                            ; MyST_sink                         ; lab_PD2      ;
;          |MyST_source:myst_source|                                                                                                      ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source                                                                                                                                                                                                                                                                                        ; MyST_source                       ; lab_PD2      ;
;          |altera_avalon_sc_fifo:sc_fifo|                                                                                                ; 95 (95)             ; 84 (84)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo             ; lab_PD2      ;
;    |sld_hub:auto_hub|                                                                                                                   ; 173 (1)             ; 110 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 172 (0)             ; 110 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 172 (0)             ; 110 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 172 (1)             ; 110 (6)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 171 (0)             ; 104 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 171 (130)           ; 104 (76)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 413 (2)             ; 746 (82)                  ; 2624        ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 411 (0)             ; 664 (0)                   ; 2624        ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 411 (88)            ; 664 (236)                 ; 2624        ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 15 (0)              ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_qsc:auto_generated|                                                                                              ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_qsc:auto_generated                                                                                                                              ; mux_qsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 2624        ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_s124:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 2624        ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s124:auto_generated                                                                                                                                                 ; altsyncram_s124                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 50 (50)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 97 (1)              ; 221 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 82 (0)              ; 205 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 123 (123)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 82 (0)              ; 82 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 14 (14)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 100 (10)            ; 84 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_fgi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fgi:auto_generated                                                             ; cntr_fgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 6 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_05j:auto_generated|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_05j:auto_generated                                                                                      ; cntr_05j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                            ; cntr_cgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 41 (41)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |db_lab_PD2_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 41           ; 64           ; 41           ; 2624 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                     ; IP Include File ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                            ; 20.1    ; N/A          ; N/A          ; |db_lab_PD2_top|lab_PD2_top:UUT|lab_PD2:UUT                                                                                                                                                                                                                                         ; lab_PD2.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 20.1    ; N/A          ; N/A          ; |db_lab_PD2_top|lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo                                                                                                                                                                                                           ; lab_PD2.qsys    ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |db_lab_PD2_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |db_lab_PD2_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |db_lab_PD2_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |db_lab_PD2_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |db_lab_PD2_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; altera_in_system_sources_probes ; 20.1    ; N/A          ; N/A          ; |db_lab_PD2_top|SP_unit:u0                                                                                                                                                                                                                                                          ; SP_unit.qsys    ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 967   ;
; Number of registers using Synchronous Clear  ; 57    ;
; Number of registers using Synchronous Load   ; 66    ;
; Number of registers using Asynchronous Clear ; 321   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 480   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|empty                                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |db_lab_PD2_top|lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|coe_c0_Dout[0]                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |db_lab_PD2_top|SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                    ;
; 17:1               ; 4 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; Yes        ; |db_lab_PD2_top|SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |db_lab_PD2_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |db_lab_PD2_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][9]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |db_lab_PD2_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |db_lab_PD2_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |db_lab_PD2_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][9]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |db_lab_PD2_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |db_lab_PD2_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |db_lab_PD2_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |db_lab_PD2_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |db_lab_PD2_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |db_lab_PD2_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Source assignments for Top-level Entity: |db_lab_PD2_top ;
+-------------+--------------+------+----------------------+
; Assignment  ; Value        ; From ; To                   ;
+-------------+--------------+------+----------------------+
; IO_STANDARD ; 3.3-V LVCMOS ; -    ; clk                  ;
; LOCATION    ; Pin_23       ; -    ; clk                  ;
+-------------+--------------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst ;
+---------------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value                  ; From ; To                                                                                                                                               ;
+---------------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF                    ; -    ; -                                                                                                                                                ;
; POWER_UP_LEVEL                  ; LOW                    ; -    ; -                                                                                                                                                ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                    ; -    ; -                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[0]                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[0]                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[0]                                                                                                                             ;
+---------------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SP_unit:u0|altsource_probe_top:in_system_sources_probes_0 ;
+-------------------------+-----------------+------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                       ;
+-------------------------+-----------------+------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                     ;
; lpm_hint                ; UNUSED          ; String                                                     ;
; sld_auto_instance_index ; YES             ; String                                                     ;
; sld_instance_index      ; 0               ; Signed Integer                                             ;
; sld_node_info_parameter ; 4746752         ; Signed Integer                                             ;
; sld_ir_width            ; 4               ; Signed Integer                                             ;
; instance_id             ; SP_0            ; String                                                     ;
; probe_width             ; 0               ; Signed Integer                                             ;
; source_width            ; 1               ; Signed Integer                                             ;
; source_initial_value    ; 0               ; String                                                     ;
; enable_metastability    ; YES             ; String                                                     ;
+-------------------------+-----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl ;
+-------------------------+-----------------+--------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                 ;
+-------------------------+-----------------+--------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                               ;
; lpm_hint                ; UNUSED          ; String                                                                               ;
; sld_auto_instance_index ; YES             ; String                                                                               ;
; sld_instance_index      ; 0               ; Signed Integer                                                                       ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                       ;
; sld_ir_width            ; 4               ; Signed Integer                                                                       ;
; instance_id             ; SP_0            ; String                                                                               ;
; probe_width             ; 0               ; Signed Integer                                                                       ;
; source_width            ; 1               ; Signed Integer                                                                       ;
; source_initial_value    ; 0               ; String                                                                               ;
; enable_metastability    ; YES             ; String                                                                               ;
+-------------------------+-----------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo ;
+---------------------+-------+--------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                           ;
; BITS_PER_SYMBOL     ; 4     ; Signed Integer                                                           ;
; FIFO_DEPTH          ; 16    ; Signed Integer                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                           ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                           ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                           ;
; DATA_WIDTH          ; 4     ; Signed Integer                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                           ;
+---------------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                    ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                           ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                   ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                       ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                 ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                               ; Signed Integer ;
; sld_data_bits                                   ; 41                                                                                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 41                                                                                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                           ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                           ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                               ; Untyped        ;
; sld_sample_depth                                ; 64                                                                                                                                              ; Untyped        ;
; sld_segment_size                                ; 64                                                                                                                                              ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                            ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                              ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                        ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                               ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                               ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                               ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                            ; String         ;
; sld_inversion_mask_length                       ; 143                                                                                                                                             ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                               ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                       ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                               ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                             ; Untyped        ;
; sld_storage_qualifier_bits                      ; 41                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                               ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                               ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                               ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo" ;
+-------------------+--------+----------+-----------------------------------------------+
; Port              ; Type   ; Severity ; Details                                       ;
+-------------------+--------+----------+-----------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                  ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                  ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                        ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                        ;
+-------------------+--------+----------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab_PD2_top:UUT"                                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"                                                                    ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_e1dr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_uir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_tlr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_out          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tdo             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SP_unit:u0|altsource_probe_top:in_system_sources_probes_0"                                                                                        ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; source_ena ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; probe      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 41                  ; 41               ; 64           ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 63                          ;
; cycloneiii_ff         ; 111                         ;
;     CLR               ; 9                           ;
;     ENA               ; 76                          ;
;     ENA CLR           ; 9                           ;
;     SCLR              ; 9                           ;
;     plain             ; 8                           ;
; cycloneiii_lcell_comb ; 140                         ;
;     arith             ; 3                           ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 1                           ;
;     normal            ; 137                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 34                          ;
;         4 data inputs ; 87                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.88                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 173                                      ;
; cycloneiii_ff         ; 110                                      ;
;     CLR               ; 6                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 47                                       ;
;     ENA CLR SLD       ; 4                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 173                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 165                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 23                                       ;
;         3 data inputs ; 64                                       ;
;         4 data inputs ; 71                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.87                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; sld_hub:auto_hub ; 00:00:00     ;
; Top              ; 00:00:00     ;
+------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                  ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                                                                ; Details ;
+-----------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; clk                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                                                                                                                                                                                              ; N/A     ;
; lab_PD2_top:UUT|dout[0]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|coe_c0_Dout[0]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|dout[0]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|coe_c0_Dout[0]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|dout[1]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|coe_c0_Dout[1]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|dout[1]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|coe_c0_Dout[1]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|dout[2]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|coe_c0_Dout[2]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|dout[2]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|coe_c0_Dout[2]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|dout[3]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|coe_c0_Dout[3]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|dout[3]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|coe_c0_Dout[3]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|asi_in0_data[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|out_payload[0]                                                                                                                                         ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|asi_in0_data[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|out_payload[0]                                                                                                                                         ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|asi_in0_data[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|out_payload[1]                                                                                                                                         ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|asi_in0_data[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|out_payload[1]                                                                                                                                         ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|asi_in0_data[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|out_payload[2]                                                                                                                                         ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|asi_in0_data[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|out_payload[2]                                                                                                                                         ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|asi_in0_data[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|out_payload[3]                                                                                                                                         ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|asi_in0_data[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|out_payload[3]                                                                                                                                         ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|asi_in0_ready         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|asi_in0_ready                                                                                                                                                    ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|asi_in0_ready         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|asi_in0_ready                                                                                                                                                    ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|asi_in0_valid         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|out_valid                                                                                                                                              ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|asi_in0_valid         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|out_valid                                                                                                                                              ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|cnt_int[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|cnt_int[0]                                                                                                                                                       ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|cnt_int[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|cnt_int[0]                                                                                                                                                       ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|cnt_int[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|cnt_int[1]                                                                                                                                                       ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|cnt_int[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|cnt_int[1]                                                                                                                                                       ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|cnt_int[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|cnt_int[2]                                                                                                                                                       ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|cnt_int[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|cnt_int[2]                                                                                                                                                       ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|cnt_int[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|cnt_int[3]                                                                                                                                                       ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|cnt_int[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|cnt_int[3]                                                                                                                                                       ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|coe_c0_Dout[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|coe_c0_Dout[0]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|coe_c0_Dout[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|coe_c0_Dout[0]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|coe_c0_Dout[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|coe_c0_Dout[1]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|coe_c0_Dout[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|coe_c0_Dout[1]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|coe_c0_Dout[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|coe_c0_Dout[2]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|coe_c0_Dout[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|coe_c0_Dout[2]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|coe_c0_Dout[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|coe_c0_Dout[3]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|coe_c0_Dout[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|coe_c0_Dout[3]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|aso_out0_data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|cnt_int[0]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|aso_out0_data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|cnt_int[0]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|aso_out0_data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|cnt_int[1]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|aso_out0_data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|cnt_int[1]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|aso_out0_data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|cnt_int[2]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|aso_out0_data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|cnt_int[2]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|aso_out0_data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|cnt_int[3]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|aso_out0_data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|cnt_int[3]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|aso_out0_ready    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|full~_wirecell                                                                                                                                         ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|aso_out0_ready    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|full~_wirecell                                                                                                                                         ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|aso_out0_valid    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|aso_out0_valid                                                                                                                                               ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|aso_out0_valid    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|aso_out0_valid                                                                                                                                               ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|cnt_int[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|cnt_int[0]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|cnt_int[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|cnt_int[0]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|cnt_int[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|cnt_int[1]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|cnt_int[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|cnt_int[1]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|cnt_int[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|cnt_int[2]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|cnt_int[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|cnt_int[2]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|cnt_int[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|cnt_int[3]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|cnt_int[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|cnt_int[3]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|in_data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|cnt_int[0]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|in_data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|cnt_int[0]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|in_data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|cnt_int[1]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|in_data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|cnt_int[1]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|in_data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|cnt_int[2]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|in_data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|cnt_int[2]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|in_data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|cnt_int[3]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|in_data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|cnt_int[3]                                                                                                                                                   ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|in_ready    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|full~_wirecell                                                                                                                                         ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|in_ready    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|full~_wirecell                                                                                                                                         ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|in_valid    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|aso_out0_valid                                                                                                                                               ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|in_valid    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source|aso_out0_valid                                                                                                                                               ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|out_data[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|out_payload[0]                                                                                                                                         ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|out_data[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|out_payload[0]                                                                                                                                         ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|out_data[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|out_payload[1]                                                                                                                                         ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|out_data[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|out_payload[1]                                                                                                                                         ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|out_data[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|out_payload[2]                                                                                                                                         ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|out_data[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|out_payload[2]                                                                                                                                         ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|out_data[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|out_payload[3]                                                                                                                                         ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|out_data[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|out_payload[3]                                                                                                                                         ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|out_ready   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|asi_in0_ready                                                                                                                                                    ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|out_ready   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink|asi_in0_ready                                                                                                                                                    ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|out_valid   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|out_valid                                                                                                                                              ; N/A     ;
; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|out_valid   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|out_valid                                                                                                                                              ; N/A     ;
; lab_PD2_top:UUT|reset                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[0] ; N/A     ;
; lab_PD2_top:UUT|reset                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[0] ; N/A     ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                              ; N/A     ;
+-----------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Mar 27 15:44:48 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab_PD2 -c lab_PD2
Info (20030): Parallel compilation is enabled and will use 16 of the 32 processors detected
Info (12248): Elaborating Platform Designer system entity "SP_unit.qsys"
Info (12250): 2024.03.27.15:44:55 Progress: Loading lab_PD2/SP_unit.qsys
Info (12250): 2024.03.27.15:44:55 Progress: Reading input file
Info (12250): 2024.03.27.15:44:55 Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 20.1]
Info (12250): 2024.03.27.15:44:55 Progress: Parameterizing module in_system_sources_probes_0
Info (12250): 2024.03.27.15:44:55 Progress: Building connections
Info (12250): 2024.03.27.15:44:55 Progress: Parameterizing connections
Info (12250): 2024.03.27.15:44:55 Progress: Validating
Info (12250): 2024.03.27.15:44:55 Progress: Done reading input file
Info (12250): SP_unit: Generating SP_unit "SP_unit" for QUARTUS_SYNTH
Info (12250): In_system_sources_probes_0: "SP_unit" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info (12250): SP_unit: Done "SP_unit" with 2 modules, 2 files
Info (12249): Finished elaborating Platform Designer system entity "SP_unit.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file sp_unit/synthesis/sp_unit.v
    Info (12023): Found entity 1: SP_unit File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/SP_unit/synthesis/SP_unit.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file sp_unit/synthesis/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/SP_unit/synthesis/submodules/altsource_probe_top.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file tb_lab_pd2_top.sv
    Info (12023): Found entity 1: tb_lab_PD2_top File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/tb_lab_PD2_top.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd2_top.sv
    Info (12023): Found entity 1: lab_PD2_top File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2_top.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd2/synthesis/lab_pd2.v
    Info (12023): Found entity 1: lab_PD2 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/synthesis/lab_PD2.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd2/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd2/synthesis/submodules/myst_source.sv
    Info (12023): Found entity 1: MyST_source File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/synthesis/submodules/MyST_source.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file lab_pd2/synthesis/submodules/myst_sink.sv
    Info (12023): Found entity 1: MyST_sink File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/synthesis/submodules/MyST_sink.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db_lab_pd2_top.sv
    Info (12023): Found entity 1: db_lab_PD2_top File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db_lab_PD2_top.sv Line: 1
Info (15248): File "d:/users/legion/quartus and verilog/verilog/third year/6th semester/labs/lab9 - lab_pd2/lab_pd2/db/ip/sp_unit/sp_unit.v" is a duplicate of already analyzed file "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/SP_unit/synthesis/SP_unit.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sp_unit/sp_unit.v
Info (15248): File "d:/users/legion/quartus and verilog/verilog/third year/6th semester/labs/lab9 - lab_pd2/lab_pd2/db/ip/sp_unit/submodules/altsource_probe_top.v" is a duplicate of already analyzed file "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/SP_unit/synthesis/submodules/altsource_probe_top.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sp_unit/submodules/altsource_probe_top.v
Info (12127): Elaborating entity "db_lab_PD2_top" for the top level hierarchy
Info (12128): Elaborating entity "SP_unit" for hierarchy "SP_unit:u0" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db_lab_PD2_top.sv Line: 10
Info (12128): Elaborating entity "altsource_probe_top" for hierarchy "SP_unit:u0|altsource_probe_top:in_system_sources_probes_0" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/SP_unit/synthesis/SP_unit.v Line: 23
Info (12128): Elaborating entity "altsource_probe" for hierarchy "SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/SP_unit/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12130): Elaborated megafunction instantiation "SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/SP_unit/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12133): Instantiated megafunction "SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" with the following parameter: File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/SP_unit/synthesis/submodules/altsource_probe_top.v Line: 55
    Info (12134): Parameter "lpm_type" = "altsource_probe"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "SLD_NODE_INFO" = "4746752"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "instance_id" = "SP_0"
    Info (12134): Parameter "probe_width" = "0"
    Info (12134): Parameter "source_width" = "1"
    Info (12134): Parameter "source_initial_value" = "0"
    Info (12134): Parameter "enable_metastability" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/altsource_probe.v Line: 169
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst" File: d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/altsource_probe.v Line: 243
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst" File: d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 536
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "SP_unit:u0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst" File: d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 756
Info (12128): Elaborating entity "lab_PD2_top" for hierarchy "lab_PD2_top:UUT" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db_lab_PD2_top.sv Line: 11
Info (12128): Elaborating entity "lab_PD2" for hierarchy "lab_PD2_top:UUT|lab_PD2:UUT" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2_top.sv Line: 11
Info (12128): Elaborating entity "MyST_sink" for hierarchy "lab_PD2_top:UUT|lab_PD2:UUT|MyST_sink:myst_sink" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/synthesis/lab_PD2.v Line: 26
Info (12128): Elaborating entity "MyST_source" for hierarchy "lab_PD2_top:UUT|lab_PD2:UUT|MyST_source:myst_source" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/synthesis/lab_PD2.v Line: 34
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/synthesis/lab_PD2.v Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s124.tdf
    Info (12023): Found entity 1: altsyncram_s124 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db/altsyncram_s124.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qsc.tdf
    Info (12023): Found entity 1: mux_qsc File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db/mux_qsc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf
    Info (12023): Found entity 1: cntr_fgi File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db/cntr_fgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db/cmpr_sgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_05j.tdf
    Info (12023): Found entity 1: cntr_05j File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db/cntr_05j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db/cntr_cgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.03.27.15:45:02 Progress: Loading sldf6d2a07f/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf6d2a07f/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db/ip/sldf6d2a07f/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/db/ip/sldf6d2a07f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (13014): Ignored 1 buffer(s)
    Info (13019): Ignored 1 SOFT buffer(s)
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "lab_PD2_top:UUT|lab_PD2:UUT|altera_avalon_sc_fifo:sc_fifo|mem" is uninferred due to inappropriate RAM size File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab9 - lab_PD2/lab_PD2/lab_PD2/synthesis/submodules/altera_avalon_sc_fifo.v Line: 123
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high File: d:/intelfpga/20.1.1/quartuslitesetup/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 115 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1370 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 1323 logic cells
    Info (21064): Implemented 41 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4900 megabytes
    Info: Processing ended: Wed Mar 27 15:45:10 2024
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:21


