Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc3s500efg320-4 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_4Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc9a00000-0xc9a0ffff) tetris_vga_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tet
   ris_vga_v1_00_a/data/tetris_vga_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tet
   ris_vga_v1_00_a/data/tetris_vga_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tet
   ris_vga_v1_00_a/data/tetris_vga_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
   line 163 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 29 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 43 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 50 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 57 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 64 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 73 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 82 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 89 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_4bit -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 102 - Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 115 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 141 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 153 - Copying cache implementation netlist
IPNAME:tetris_vga INSTANCE:tetris_vga_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 166 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 180 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 82 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 126 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 126 - Running XST synthesis

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 126 - Running NGCBUILD
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 45.00 seconds
