#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar 24 22:05:51 2022
# Process ID: 8860
# Current directory: D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1028 D:\desktop\COD_Labs\Lab1\Lab1_32bitsALU\Lab1_32bitsALU.xpr
# Log file: D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/vivado.log
# Journal file: D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 924.121 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: topv
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1339.074 ; gain = 242.566
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topv' [D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sources_1/new/topv.v:22]
	Parameter s0 bound to: 3'b000 
	Parameter s1 bound to: 3'b001 
	Parameter s2 bound to: 3'b010 
	Parameter s3 bound to: 3'b011 
	Parameter s4 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'jitter_clr' [D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sources_1/new/jitter_clr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'jitter_clr' (1#1) [D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sources_1/new/jitter_clr.v:23]
INFO: [Synth 8-6157] synthesizing module 'signal_edge' [D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sources_1/new/button_edge.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signal_edge' (2#1) [D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sources_1/new/button_edge.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sources_1/new/topv.v:94]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sources_1/new/ALU.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (3#1) [D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Hex' [D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sources_1/new/HexPlay.v:23]
	Parameter _0 bound to: 8'b11000000 
	Parameter _1 bound to: 8'b11111001 
	Parameter _2 bound to: 8'b10100100 
	Parameter _3 bound to: 8'b10110000 
	Parameter _4 bound to: 8'b10011001 
	Parameter _5 bound to: 8'b10010010 
	Parameter _6 bound to: 8'b10000010 
	Parameter _7 bound to: 8'b11111000 
	Parameter _8 bound to: 8'b10000000 
	Parameter _9 bound to: 8'b10010000 
	Parameter _A bound to: 8'b10001000 
	Parameter _B bound to: 8'b10000011 
	Parameter _C bound to: 8'b11000110 
	Parameter _D bound to: 8'b10100001 
	Parameter _E bound to: 8'b10000110 
	Parameter _F bound to: 8'b10001110 
INFO: [Synth 8-6155] done synthesizing module 'Hex' (4#1) [D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sources_1/new/HexPlay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'topv' (5#1) [D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/sources_1/new/topv.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1386.117 ; gain = 289.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1386.117 ; gain = 289.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1386.117 ; gain = 289.609
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1386.117 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/constrs_1/new/Lab1Q4.xdc]
Finished Parsing XDC File [D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/constrs_1/new/Lab1Q4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1492.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 1637.496 ; gain = 540.988
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 1637.496 ; gain = 713.375
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1637.496 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/constrs_1/new/Lab1Q4.xdc]
Finished Parsing XDC File [D:/desktop/COD_Labs/Lab1/Lab1_32bitsALU/Lab1_32bitsALU.srcs/constrs_1/new/Lab1Q4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1664.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 24 22:14:53 2022...
