/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.12
Build    : 0.9.8
Hash     : 3fa5f90
Date     : Dec 11 2023
Type     : Engineering
Log Time   : Mon Dec 11 10:12:53 2023 GMT

[ 15:12:53 ] Analysis has started
[ 15:12:53 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_11_2023_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1670/ram_simple_dp_dc_512x32/run_1/synth_1_1/analysis/ram_simple_dp_dc_512x32_analyzer.cmd
[ 15:12:53 ] Duration: 222 ms. Max utilization: 44 MB
[ 15:12:53 ] Synthesize has started
[ 15:12:54 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_11_2023_09_15_01/bin/yosys -s ram_simple_dp_dc_512x32.ys -l ram_simple_dp_dc_512x32_synth.log
[ 15:12:54 ] Duration: 867 ms. Max utilization: 62 MB
[ 15:12:55 ] Packing has started
[ 15:12:55 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_11_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/12_11_2023_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1670/ram_simple_dp_dc_512x32/run_1/synth_1_1/synthesis/ram_simple_dp_dc_512x32_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1670/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/packing/ram_simple_dp_dc_512x32_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report ram_simple_dp_dc_512x32_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top ram_simple_dp_dc_512x32 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1670/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/packing/ram_simple_dp_dc_512x32_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1670/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/placement/ram_simple_dp_dc_512x32_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1670/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/routing/ram_simple_dp_dc_512x32_post_synth.route --pack
[ 15:13:16 ] Duration: 20989 ms. Max utilization: 1074 MB
[ 15:13:16 ] Placement has started
[ 15:13:16 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_11_2023_09_15_01/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/12_11_2023_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1670/ram_simple_dp_dc_512x32/run_1/synth_1_1/synthesis/ram_simple_dp_dc_512x32_post_synth.blif --output ram_simple_dp_dc_512x32_pin_loc.place --assign_unconstrained_pins in_define_order
[ 15:13:16 ] Duration: 280 ms. Max utilization: 73 MB
[ 15:13:16 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_11_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/12_11_2023_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1670/ram_simple_dp_dc_512x32/run_1/synth_1_1/synthesis/ram_simple_dp_dc_512x32_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1670/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/packing/ram_simple_dp_dc_512x32_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report ram_simple_dp_dc_512x32_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top ram_simple_dp_dc_512x32 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1670/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/packing/ram_simple_dp_dc_512x32_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1670/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/placement/ram_simple_dp_dc_512x32_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1670/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/routing/ram_simple_dp_dc_512x32_post_synth.route --place --fix_clusters ram_simple_dp_dc_512x32_pin_loc.place
[ 15:15:02 ] Duration: 105829 ms. Max utilization: 1320 MB
[ 15:15:02 ] Route has started
[ 15:15:02 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_11_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/12_11_2023_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1670/ram_simple_dp_dc_512x32/run_1/synth_1_1/synthesis/ram_simple_dp_dc_512x32_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1670/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/packing/ram_simple_dp_dc_512x32_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report ram_simple_dp_dc_512x32_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top ram_simple_dp_dc_512x32 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1670/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/packing/ram_simple_dp_dc_512x32_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1670/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/placement/ram_simple_dp_dc_512x32_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1670/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/routing/ram_simple_dp_dc_512x32_post_synth.route --route
[ 15:16:04 ] Duration: 62066 ms. Max utilization: 1392 MB
[ 15:16:04 ] TimingAnalysis has started
[ 15:16:04 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_11_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/12_11_2023_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1670/ram_simple_dp_dc_512x32/run_1/synth_1_1/synthesis/ram_simple_dp_dc_512x32_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1670/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/packing/ram_simple_dp_dc_512x32_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report ram_simple_dp_dc_512x32_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top ram_simple_dp_dc_512x32 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1670/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/packing/ram_simple_dp_dc_512x32_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1670/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/placement/ram_simple_dp_dc_512x32_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1670/ram_simple_dp_dc_512x32/run_1/synth_1_1/impl_1_1_1/routing/ram_simple_dp_dc_512x32_post_synth.route --analysis
[ 15:16:22 ] Duration: 17246 ms. Max utilization: 1384 MB
[ 15:16:22 ] PowerAnalysis has started
[ 15:16:22 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_11_2023_09_15_01/bin/raptor.exe --cmd "set netlist_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1670/ram_simple_dp_dc_512x32/run_1/synth_1_1/synthesis/ram_simple_dp_dc_512x32_post_synth.v;set sdc /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1670/constraint.sdc;" --batch --script /nfs_eda_sw/softwares/Raptor/instl_dir/12_11_2023_09_15_01/bin/get_power_data.tcl 
[ 15:16:22 ] Duration: 292 ms. Max utilization: 234 MB
[ 15:16:22 ] GenerateBitstream has started
[ 15:16:22 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_11_2023_09_15_01/bin/openfpga -batch -f ram_simple_dp_dc_512x32.openfpga
[ 15:19:40 ] Duration: 198274 ms. Max utilization: 2469 MB
