Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Dec  6 19:21:37 2022
| Host         : PcFraLenzi running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 150
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                    | 6          |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 10         |
| TIMING-18 | Warning  | Missing input or output delay                   | 3          |
| TIMING-20 | Warning  | Non-clocked latch                               | 130        |
| LATCH-1   | Advisory | Existing latches in the design                  | 1          |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X33Y9 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X31Y7 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X30Y10 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X32Y9 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X40Y9 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X41Y10 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X39Y8 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X46Y1 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X44Y1 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X45Y1 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on usb_uart_rxd relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on usb_uart_txd relative to clock(s) sys_clock
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_BU_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/FIFODec_OutMux_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_BU_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[1][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[1][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[1][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[1][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[1][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[1][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[1][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[1][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/InDec_FIFOMux_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#65 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#66 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#67 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#68 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#69 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#70 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#71 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#72 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#73 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#74 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#75 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#76 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#77 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#78 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#79 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#80 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#81 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_BU_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#82 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#83 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#84 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#85 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#86 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#87 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#88 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#89 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#90 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#91 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#92 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#93 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#94 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#95 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#96 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#97 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/FIFODec_OutMux_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#98 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#99 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#100 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#101 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#102 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#103 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#104 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#105 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#106 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#107 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#108 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#109 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#110 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#111 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#112 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#113 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_BU_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#114 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[0][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#115 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[0][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#116 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[0][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#117 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[0][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#118 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[0][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#119 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[0][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#120 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[0][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#121 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[0][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#122 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][0] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#123 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][1] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#124 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][2] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#125 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][3] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#126 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][4] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#127 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][5] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#128 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][6] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#129 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][7] cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/InDec_FIFOMux_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#130 Warning
Non-clocked latch  
The latch design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg cannot be properly analyzed as its control pin design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 130 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


