// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_rx_process_ibh_64_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rx_udp2ibFifo_dout,
        rx_udp2ibFifo_num_data_valid,
        rx_udp2ibFifo_fifo_cap,
        rx_udp2ibFifo_empty_n,
        rx_udp2ibFifo_read,
        rx_ibh2shiftFifo_din,
        rx_ibh2shiftFifo_num_data_valid,
        rx_ibh2shiftFifo_fifo_cap,
        rx_ibh2shiftFifo_full_n,
        rx_ibh2shiftFifo_write,
        rx_ibh2fsm_MetaFifo_din,
        rx_ibh2fsm_MetaFifo_num_data_valid,
        rx_ibh2fsm_MetaFifo_fifo_cap,
        rx_ibh2fsm_MetaFifo_full_n,
        rx_ibh2fsm_MetaFifo_write,
        rx_ibh2exh_MetaFifo_din,
        rx_ibh2exh_MetaFifo_num_data_valid,
        rx_ibh2exh_MetaFifo_fifo_cap,
        rx_ibh2exh_MetaFifo_full_n,
        rx_ibh2exh_MetaFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [127:0] rx_udp2ibFifo_dout;
input  [1:0] rx_udp2ibFifo_num_data_valid;
input  [1:0] rx_udp2ibFifo_fifo_cap;
input   rx_udp2ibFifo_empty_n;
output   rx_udp2ibFifo_read;
output  [127:0] rx_ibh2shiftFifo_din;
input  [1:0] rx_ibh2shiftFifo_num_data_valid;
input  [1:0] rx_ibh2shiftFifo_fifo_cap;
input   rx_ibh2shiftFifo_full_n;
output   rx_ibh2shiftFifo_write;
output  [118:0] rx_ibh2fsm_MetaFifo_din;
input  [1:0] rx_ibh2fsm_MetaFifo_num_data_valid;
input  [1:0] rx_ibh2fsm_MetaFifo_fifo_cap;
input   rx_ibh2fsm_MetaFifo_full_n;
output   rx_ibh2fsm_MetaFifo_write;
output  [31:0] rx_ibh2exh_MetaFifo_din;
input  [1:0] rx_ibh2exh_MetaFifo_num_data_valid;
input  [1:0] rx_ibh2exh_MetaFifo_fifo_cap;
input   rx_ibh2exh_MetaFifo_full_n;
output   rx_ibh2exh_MetaFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rx_udp2ibFifo_read;
reg rx_ibh2shiftFifo_write;
reg rx_ibh2fsm_MetaFifo_write;
reg rx_ibh2exh_MetaFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_104_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_i_reg_545;
reg   [0:0] tmp_i_reg_545_pp0_iter1_reg;
reg   [0:0] icmp_ln58_reg_582;
reg   [0:0] bth_ready_load_reg_569;
reg    ap_predicate_op82_write_state3;
reg   [0:0] metaWritten_load_reg_578;
reg    ap_predicate_op95_write_state3;
reg    ap_predicate_op96_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] bth_ready;
reg   [15:0] bth_idx;
reg   [95:0] bth_header_V;
reg   [0:0] metaWritten;
reg    rx_udp2ibFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    rx_ibh2shiftFifo_blk_n;
reg    rx_ibh2fsm_MetaFifo_blk_n;
reg    rx_ibh2exh_MetaFifo_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [127:0] rx_udp2ibFifo_read_reg_549;
reg   [127:0] rx_udp2ibFifo_read_reg_549_pp0_iter1_reg;
wire   [63:0] currWord_data_V_fu_224_p1;
reg   [63:0] currWord_data_V_reg_554;
reg   [0:0] currWord_last_V_reg_560;
wire   [0:0] bth_ready_load_load_fu_236_p1;
wire   [0:0] metaWritten_load_load_fu_248_p1;
wire   [0:0] icmp_ln58_fu_274_p2;
wire   [95:0] p_Result_2_fu_337_p2;
reg   [0:0] ap_phi_mux_bth_ready_flag_0_i_phi_fu_142_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_bth_ready_flag_0_i_reg_139;
reg   [15:0] ap_phi_mux_bth_idx_new_0_i_phi_fu_153_p4;
wire   [15:0] add_ln67_fu_283_p2;
wire   [15:0] ap_phi_reg_pp0_iter1_bth_idx_new_0_i_reg_150;
reg   [0:0] ap_phi_mux_bth_ready_flag_1_i_phi_fu_163_p6;
wire   [0:0] ap_phi_reg_pp0_iter1_bth_ready_flag_1_i_reg_160;
reg   [0:0] ap_phi_mux_bth_idx_flag_1_i_phi_fu_177_p6;
wire   [0:0] ap_phi_reg_pp0_iter1_bth_idx_flag_1_i_reg_174;
reg   [15:0] ap_phi_mux_bth_idx_new_1_i_phi_fu_191_p6;
wire   [15:0] ap_phi_reg_pp0_iter1_bth_idx_new_1_i_reg_188;
reg   [0:0] ap_phi_mux_metaWritten_flag_1_i_phi_fu_204_p6;
wire   [0:0] ap_phi_reg_pp0_iter1_metaWritten_flag_1_i_reg_201;
wire   [95:0] ap_phi_reg_pp0_iter0_t_reg_215;
reg   [95:0] ap_phi_reg_pp0_iter1_t_reg_215;
reg   [95:0] ap_phi_reg_pp0_iter2_t_reg_215;
wire   [0:0] xor_ln70_fu_393_p2;
wire   [0:0] or_ln70_fu_388_p2;
wire   [15:0] select_ln70_fu_403_p3;
wire   [0:0] or_ln70_1_fu_398_p2;
wire   [95:0] p_Result_s_fu_376_p2;
wire   [0:0] or_ln70_2_fu_410_p2;
reg    ap_block_pp0_stage0_01001;
wire   [21:0] shl_ln_fu_256_p3;
wire   [22:0] zext_ln58_fu_264_p1;
wire   [22:0] add_ln58_fu_268_p2;
wire   [0:0] trunc_ln58_fu_252_p1;
wire   [6:0] tmp_fu_291_p3;
wire   [95:0] zext_ln186_fu_280_p1;
wire   [95:0] zext_ln368_fu_299_p1;
wire   [95:0] zext_ln368_2_fu_303_p1;
wire   [95:0] shl_ln368_3_fu_313_p2;
wire   [95:0] xor_ln368_1_fu_319_p2;
wire   [95:0] shl_ln368_2_fu_307_p2;
wire   [95:0] and_ln368_1_fu_325_p2;
wire   [95:0] and_ln368_2_fu_331_p2;
wire   [95:0] shl_ln368_fu_349_p2;
wire   [95:0] xor_ln368_fu_355_p2;
wire   [95:0] zext_ln368_1_fu_367_p1;
wire   [95:0] and_ln368_fu_361_p2;
wire   [95:0] shl_ln368_1_fu_370_p2;
wire   [7:0] trunc_ln668_fu_433_p1;
wire   [7:0] tmp_20_i_fu_492_p4;
wire   [7:0] tmp_19_i_fu_482_p4;
wire   [7:0] tmp_18_i_fu_472_p4;
wire   [7:0] tmp_17_i_fu_462_p4;
wire   [7:0] tmp_16_i_fu_452_p4;
wire   [7:0] tmp_15_i_fu_442_p4;
wire   [15:0] tmp_21_i_fu_502_p4;
wire   [96:0] tmp_2_fu_512_p11;
wire  signed [97:0] sext_ln64_fu_536_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_173;
reg    ap_condition_179;
reg    ap_condition_399;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 bth_ready = 1'd0;
#0 bth_idx = 16'd0;
#0 bth_header_V = 96'd0;
#0 metaWritten = 1'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_179)) begin
        if ((1'b1 == ap_condition_173)) begin
            ap_phi_reg_pp0_iter2_t_reg_215 <= p_Result_2_fu_337_p2;
        end else if (((tmp_i_reg_545 == 1'd1) & (bth_ready_load_load_fu_236_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter2_t_reg_215 <= bth_header_V;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_t_reg_215 <= ap_phi_reg_pp0_iter1_t_reg_215;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_399)) begin
        if ((icmp_ln58_fu_274_p2 == 1'd1)) begin
            bth_header_V <= p_Result_s_fu_376_p2;
        end else if ((icmp_ln58_fu_274_p2 == 1'd0)) begin
            bth_header_V <= p_Result_2_fu_337_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_t_reg_215 <= ap_phi_reg_pp0_iter0_t_reg_215;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_545 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln70_1_fu_398_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bth_idx <= select_ln70_fu_403_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_545 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln70_fu_388_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bth_ready <= xor_ln70_fu_393_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_545 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bth_ready_load_reg_569 <= bth_ready;
        metaWritten_load_reg_578 <= metaWritten;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_104_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        currWord_data_V_reg_554 <= currWord_data_V_fu_224_p1;
        currWord_last_V_reg_560 <= rx_udp2ibFifo_dout[128'd72];
        rx_udp2ibFifo_read_reg_549 <= rx_udp2ibFifo_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_545 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (bth_ready_load_load_fu_236_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln58_reg_582 <= icmp_ln58_fu_274_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_545 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln70_2_fu_410_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        metaWritten <= xor_ln70_fu_393_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_udp2ibFifo_read_reg_549_pp0_iter1_reg <= rx_udp2ibFifo_read_reg_549;
        tmp_i_reg_545 <= tmp_i_nbreadreq_fu_104_p3;
        tmp_i_reg_545_pp0_iter1_reg <= tmp_i_reg_545;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_i_reg_545 == 1'd1) & (metaWritten_load_load_fu_248_p1 == 1'd1) & (bth_ready_load_load_fu_236_p1 == 1'd1)) | ((tmp_i_reg_545 == 1'd1) & (metaWritten_load_load_fu_248_p1 == 1'd0) & (bth_ready_load_load_fu_236_p1 == 1'd1)) | ((tmp_i_reg_545 == 1'd1) & (icmp_ln58_fu_274_p2 == 1'd0) & (metaWritten_load_load_fu_248_p1 == 1'd1)) | ((tmp_i_reg_545 == 1'd1) & (icmp_ln58_fu_274_p2 == 1'd0) & (metaWritten_load_load_fu_248_p1 == 1'd0)))) begin
        ap_phi_mux_bth_idx_flag_1_i_phi_fu_177_p6 = ap_phi_mux_bth_ready_flag_0_i_phi_fu_142_p4;
    end else if (((tmp_i_reg_545 == 1'd1) & (icmp_ln58_fu_274_p2 == 1'd1) & (bth_ready_load_load_fu_236_p1 == 1'd0))) begin
        ap_phi_mux_bth_idx_flag_1_i_phi_fu_177_p6 = 1'd1;
    end else begin
        ap_phi_mux_bth_idx_flag_1_i_phi_fu_177_p6 = ap_phi_reg_pp0_iter1_bth_idx_flag_1_i_reg_174;
    end
end

always @ (*) begin
    if (((tmp_i_reg_545 == 1'd1) & (icmp_ln58_fu_274_p2 == 1'd0) & (bth_ready_load_load_fu_236_p1 == 1'd0))) begin
        ap_phi_mux_bth_idx_new_0_i_phi_fu_153_p4 = add_ln67_fu_283_p2;
    end else begin
        ap_phi_mux_bth_idx_new_0_i_phi_fu_153_p4 = ap_phi_reg_pp0_iter1_bth_idx_new_0_i_reg_150;
    end
end

always @ (*) begin
    if ((((tmp_i_reg_545 == 1'd1) & (metaWritten_load_load_fu_248_p1 == 1'd1) & (bth_ready_load_load_fu_236_p1 == 1'd1)) | ((tmp_i_reg_545 == 1'd1) & (metaWritten_load_load_fu_248_p1 == 1'd0) & (bth_ready_load_load_fu_236_p1 == 1'd1)) | ((tmp_i_reg_545 == 1'd1) & (icmp_ln58_fu_274_p2 == 1'd0) & (metaWritten_load_load_fu_248_p1 == 1'd1)) | ((tmp_i_reg_545 == 1'd1) & (icmp_ln58_fu_274_p2 == 1'd0) & (metaWritten_load_load_fu_248_p1 == 1'd0)))) begin
        ap_phi_mux_bth_idx_new_1_i_phi_fu_191_p6 = ap_phi_mux_bth_idx_new_0_i_phi_fu_153_p4;
    end else if (((tmp_i_reg_545 == 1'd1) & (icmp_ln58_fu_274_p2 == 1'd1) & (bth_ready_load_load_fu_236_p1 == 1'd0))) begin
        ap_phi_mux_bth_idx_new_1_i_phi_fu_191_p6 = add_ln67_fu_283_p2;
    end else begin
        ap_phi_mux_bth_idx_new_1_i_phi_fu_191_p6 = ap_phi_reg_pp0_iter1_bth_idx_new_1_i_reg_188;
    end
end

always @ (*) begin
    if ((tmp_i_reg_545 == 1'd1)) begin
        if (((icmp_ln58_fu_274_p2 == 1'd0) & (bth_ready_load_load_fu_236_p1 == 1'd0))) begin
            ap_phi_mux_bth_ready_flag_0_i_phi_fu_142_p4 = 1'd1;
        end else if ((bth_ready_load_load_fu_236_p1 == 1'd1)) begin
            ap_phi_mux_bth_ready_flag_0_i_phi_fu_142_p4 = 1'd0;
        end else begin
            ap_phi_mux_bth_ready_flag_0_i_phi_fu_142_p4 = ap_phi_reg_pp0_iter1_bth_ready_flag_0_i_reg_139;
        end
    end else begin
        ap_phi_mux_bth_ready_flag_0_i_phi_fu_142_p4 = ap_phi_reg_pp0_iter1_bth_ready_flag_0_i_reg_139;
    end
end

always @ (*) begin
    if ((((tmp_i_reg_545 == 1'd1) & (metaWritten_load_load_fu_248_p1 == 1'd1) & (bth_ready_load_load_fu_236_p1 == 1'd1)) | ((tmp_i_reg_545 == 1'd1) & (metaWritten_load_load_fu_248_p1 == 1'd0) & (bth_ready_load_load_fu_236_p1 == 1'd1)) | ((tmp_i_reg_545 == 1'd1) & (icmp_ln58_fu_274_p2 == 1'd0) & (metaWritten_load_load_fu_248_p1 == 1'd1)) | ((tmp_i_reg_545 == 1'd1) & (icmp_ln58_fu_274_p2 == 1'd0) & (metaWritten_load_load_fu_248_p1 == 1'd0)))) begin
        ap_phi_mux_bth_ready_flag_1_i_phi_fu_163_p6 = ap_phi_mux_bth_ready_flag_0_i_phi_fu_142_p4;
    end else if (((tmp_i_reg_545 == 1'd1) & (icmp_ln58_fu_274_p2 == 1'd1) & (bth_ready_load_load_fu_236_p1 == 1'd0))) begin
        ap_phi_mux_bth_ready_flag_1_i_phi_fu_163_p6 = 1'd0;
    end else begin
        ap_phi_mux_bth_ready_flag_1_i_phi_fu_163_p6 = ap_phi_reg_pp0_iter1_bth_ready_flag_1_i_reg_160;
    end
end

always @ (*) begin
    if ((((tmp_i_reg_545 == 1'd1) & (metaWritten_load_load_fu_248_p1 == 1'd0) & (bth_ready_load_load_fu_236_p1 == 1'd1)) | ((tmp_i_reg_545 == 1'd1) & (icmp_ln58_fu_274_p2 == 1'd0) & (metaWritten_load_load_fu_248_p1 == 1'd0)))) begin
        ap_phi_mux_metaWritten_flag_1_i_phi_fu_204_p6 = 1'd1;
    end else if ((((tmp_i_reg_545 == 1'd1) & (metaWritten_load_load_fu_248_p1 == 1'd1) & (bth_ready_load_load_fu_236_p1 == 1'd1)) | ((tmp_i_reg_545 == 1'd1) & (icmp_ln58_fu_274_p2 == 1'd1) & (bth_ready_load_load_fu_236_p1 == 1'd0)) | ((tmp_i_reg_545 == 1'd1) & (icmp_ln58_fu_274_p2 == 1'd0) & (metaWritten_load_load_fu_248_p1 == 1'd1)))) begin
        ap_phi_mux_metaWritten_flag_1_i_phi_fu_204_p6 = 1'd0;
    end else begin
        ap_phi_mux_metaWritten_flag_1_i_phi_fu_204_p6 = ap_phi_reg_pp0_iter1_metaWritten_flag_1_i_reg_201;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op96_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_ibh2exh_MetaFifo_blk_n = rx_ibh2exh_MetaFifo_full_n;
    end else begin
        rx_ibh2exh_MetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op96_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_ibh2exh_MetaFifo_write = 1'b1;
    end else begin
        rx_ibh2exh_MetaFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op95_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_ibh2fsm_MetaFifo_blk_n = rx_ibh2fsm_MetaFifo_full_n;
    end else begin
        rx_ibh2fsm_MetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op95_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_ibh2fsm_MetaFifo_write = 1'b1;
    end else begin
        rx_ibh2fsm_MetaFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op82_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_ibh2shiftFifo_blk_n = rx_ibh2shiftFifo_full_n;
    end else begin
        rx_ibh2shiftFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op82_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_ibh2shiftFifo_write = 1'b1;
    end else begin
        rx_ibh2shiftFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_104_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_udp2ibFifo_blk_n = rx_udp2ibFifo_empty_n;
    end else begin
        rx_udp2ibFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_i_nbreadreq_fu_104_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_udp2ibFifo_read = 1'b1;
    end else begin
        rx_udp2ibFifo_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln58_fu_268_p2 = (zext_ln58_fu_264_p1 + 23'd64);

assign add_ln67_fu_283_p2 = (bth_idx + 16'd1);

assign and_ln368_1_fu_325_p2 = (xor_ln368_1_fu_319_p2 & bth_header_V);

assign and_ln368_2_fu_331_p2 = (shl_ln368_3_fu_313_p2 & shl_ln368_2_fu_307_p2);

assign and_ln368_fu_361_p2 = (xor_ln368_fu_355_p2 & bth_header_V);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_104_p3 == 1'd1) & (rx_udp2ibFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((ap_predicate_op96_write_state3 == 1'b1) & (rx_ibh2exh_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op95_write_state3 == 1'b1) & (rx_ibh2fsm_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op82_write_state3 == 1'b1) & (rx_ibh2shiftFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_104_p3 == 1'd1) & (rx_udp2ibFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((ap_predicate_op96_write_state3 == 1'b1) & (rx_ibh2exh_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op95_write_state3 == 1'b1) & (rx_ibh2fsm_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op82_write_state3 == 1'b1) & (rx_ibh2shiftFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_104_p3 == 1'd1) & (rx_udp2ibFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((ap_predicate_op96_write_state3 == 1'b1) & (rx_ibh2exh_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op95_write_state3 == 1'b1) & (rx_ibh2fsm_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op82_write_state3 == 1'b1) & (rx_ibh2shiftFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_104_p3 == 1'd1) & (rx_udp2ibFifo_empty_n == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (((ap_predicate_op96_write_state3 == 1'b1) & (rx_ibh2exh_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op95_write_state3 == 1'b1) & (rx_ibh2fsm_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op82_write_state3 == 1'b1) & (rx_ibh2shiftFifo_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_173 = ((tmp_i_reg_545 == 1'd1) & (icmp_ln58_fu_274_p2 == 1'd0) & (bth_ready_load_load_fu_236_p1 == 1'd0));
end

always @ (*) begin
    ap_condition_179 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_399 = ((tmp_i_reg_545 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (bth_ready_load_load_fu_236_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_t_reg_215 = 'bx;

assign ap_phi_reg_pp0_iter1_bth_idx_flag_1_i_reg_174 = 'bx;

assign ap_phi_reg_pp0_iter1_bth_idx_new_0_i_reg_150 = 'bx;

assign ap_phi_reg_pp0_iter1_bth_idx_new_1_i_reg_188 = 'bx;

assign ap_phi_reg_pp0_iter1_bth_ready_flag_0_i_reg_139 = 'bx;

assign ap_phi_reg_pp0_iter1_bth_ready_flag_1_i_reg_160 = 'bx;

assign ap_phi_reg_pp0_iter1_metaWritten_flag_1_i_reg_201 = 'bx;

always @ (*) begin
    ap_predicate_op82_write_state3 = (((bth_ready_load_reg_569 == 1'd1) & (tmp_i_reg_545_pp0_iter1_reg == 1'd1)) | ((icmp_ln58_reg_582 == 1'd0) & (tmp_i_reg_545_pp0_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op95_write_state3 = (((metaWritten_load_reg_578 == 1'd0) & (bth_ready_load_reg_569 == 1'd1) & (tmp_i_reg_545_pp0_iter1_reg == 1'd1)) | ((metaWritten_load_reg_578 == 1'd0) & (icmp_ln58_reg_582 == 1'd0) & (tmp_i_reg_545_pp0_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op96_write_state3 = (((metaWritten_load_reg_578 == 1'd0) & (bth_ready_load_reg_569 == 1'd1) & (tmp_i_reg_545_pp0_iter1_reg == 1'd1)) | ((metaWritten_load_reg_578 == 1'd0) & (icmp_ln58_reg_582 == 1'd0) & (tmp_i_reg_545_pp0_iter1_reg == 1'd1)));
end

assign bth_ready_load_load_fu_236_p1 = bth_ready;

assign currWord_data_V_fu_224_p1 = rx_udp2ibFifo_dout[63:0];

assign icmp_ln58_fu_274_p2 = ((add_ln58_fu_268_p2 < 23'd96) ? 1'b1 : 1'b0);

assign metaWritten_load_load_fu_248_p1 = metaWritten;

assign or_ln70_1_fu_398_p2 = (currWord_last_V_reg_560 | ap_phi_mux_bth_idx_flag_1_i_phi_fu_177_p6);

assign or_ln70_2_fu_410_p2 = (currWord_last_V_reg_560 | ap_phi_mux_metaWritten_flag_1_i_phi_fu_204_p6);

assign or_ln70_fu_388_p2 = (currWord_last_V_reg_560 | ap_phi_mux_bth_ready_flag_1_i_phi_fu_163_p6);

assign p_Result_2_fu_337_p2 = (and_ln368_2_fu_331_p2 | and_ln368_1_fu_325_p2);

assign p_Result_s_fu_376_p2 = (shl_ln368_1_fu_370_p2 | and_ln368_fu_361_p2);

assign rx_ibh2exh_MetaFifo_din = trunc_ln668_fu_433_p1;

assign rx_ibh2fsm_MetaFifo_din = $unsigned(sext_ln64_fu_536_p1);

assign rx_ibh2shiftFifo_din = rx_udp2ibFifo_read_reg_549_pp0_iter1_reg;

assign select_ln70_fu_403_p3 = ((currWord_last_V_reg_560[0:0] == 1'b1) ? 16'd0 : ap_phi_mux_bth_idx_new_1_i_phi_fu_191_p6);

assign sext_ln64_fu_536_p1 = $signed(tmp_2_fu_512_p11);

assign shl_ln368_1_fu_370_p2 = zext_ln368_1_fu_367_p1 << zext_ln368_fu_299_p1;

assign shl_ln368_2_fu_307_p2 = zext_ln186_fu_280_p1 << zext_ln368_fu_299_p1;

assign shl_ln368_3_fu_313_p2 = 96'd79228162514264337593543950335 << zext_ln368_2_fu_303_p1;

assign shl_ln368_fu_349_p2 = 96'd18446744073709551615 << zext_ln368_fu_299_p1;

assign shl_ln_fu_256_p3 = {{bth_idx}, {6'd0}};

assign tmp_15_i_fu_442_p4 = {{ap_phi_reg_pp0_iter2_t_reg_215[63:56]}};

assign tmp_16_i_fu_452_p4 = {{ap_phi_reg_pp0_iter2_t_reg_215[55:48]}};

assign tmp_17_i_fu_462_p4 = {{ap_phi_reg_pp0_iter2_t_reg_215[47:40]}};

assign tmp_18_i_fu_472_p4 = {{ap_phi_reg_pp0_iter2_t_reg_215[95:88]}};

assign tmp_19_i_fu_482_p4 = {{ap_phi_reg_pp0_iter2_t_reg_215[87:80]}};

assign tmp_20_i_fu_492_p4 = {{ap_phi_reg_pp0_iter2_t_reg_215[79:72]}};

assign tmp_21_i_fu_502_p4 = {{ap_phi_reg_pp0_iter2_t_reg_215[31:16]}};

assign tmp_2_fu_512_p11 = {{{{{{{{{{{{{{{{{{1'd1}, {tmp_20_i_fu_492_p4}}}, {tmp_19_i_fu_482_p4}}}, {tmp_18_i_fu_472_p4}}}, {tmp_17_i_fu_462_p4}}}, {tmp_16_i_fu_452_p4}}}, {tmp_15_i_fu_442_p4}}}, {tmp_21_i_fu_502_p4}}}, {24'd0}}}, {trunc_ln668_fu_433_p1}};

assign tmp_fu_291_p3 = {{trunc_ln58_fu_252_p1}, {6'd0}};

assign tmp_i_nbreadreq_fu_104_p3 = rx_udp2ibFifo_empty_n;

assign trunc_ln58_fu_252_p1 = bth_idx[0:0];

assign trunc_ln668_fu_433_p1 = ap_phi_reg_pp0_iter2_t_reg_215[7:0];

assign xor_ln368_1_fu_319_p2 = (shl_ln368_3_fu_313_p2 ^ 96'd79228162514264337593543950335);

assign xor_ln368_fu_355_p2 = (shl_ln368_fu_349_p2 ^ 96'd79228162514264337593543950335);

assign xor_ln70_fu_393_p2 = (currWord_last_V_reg_560 ^ 1'd1);

assign zext_ln186_fu_280_p1 = currWord_data_V_reg_554;

assign zext_ln368_1_fu_367_p1 = currWord_data_V_reg_554;

assign zext_ln368_2_fu_303_p1 = tmp_fu_291_p3;

assign zext_ln368_fu_299_p1 = tmp_fu_291_p3;

assign zext_ln58_fu_264_p1 = shl_ln_fu_256_p3;

endmodule //rocev2_top_rx_process_ibh_64_s
