#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Tue Nov 17 16:59:28 2015
# Process ID: 8920
# Log file: C:/NESBoy/fpga_nes/program_test/planAhead_run_2/planAhead.log
# Journal file: C:/NESBoy/fpga_nes/program_test/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/NESBoy/fpga_nes/program_test/pa.fromHdl.tcl
# create_project -name program_test -dir "C:/NESBoy/fpga_nes/program_test/planAhead_run_2" -part xc3s200ft256-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "decoder.ucf" [current_fileset -constrset]
Adding file 'C:/NESBoy/fpga_nes/program_test/decoder.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {decoder.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top decoder $srcset
# add_files [list {decoder.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s200ft256-4
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/NESBoy/fpga_nes/program_test/decoder.vhd" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ft256/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ft256/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
Parsing UCF File [C:/NESBoy/fpga_nes/program_test/decoder.ucf]
Finished Parsing UCF File [C:/NESBoy/fpga_nes/program_test/decoder.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: b92d325d
open_rtl_design: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 524.301 ; gain = 99.938
update_compile_order -fileset sim_1
set_property iostandard LVCMOS25 [get_ports [list {sel[2]} {sel[1]} {sel[0]}]]
set_property package_pin "" [get_ports [list  {sel[1]}]]
startgroup
set_property package_pin F12 [get_ports {sel[0]}]
endgroup
set_property package_pin "" [get_ports [list  {sel[1]}]]
startgroup
set_property package_pin G12 [get_ports {sel[1]}]
endgroup
startgroup
set_property package_pin H14 [get_ports {sel[2]}]
endgroup
startgroup
set_property package_pin K12 [get_ports {y[0]}]
endgroup
startgroup
set_property package_pin P11 [get_ports {y[7]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {y[6]}]
endgroup
startgroup
set_property package_pin N12 [get_ports {y[5]}]
endgroup
startgroup
set_property package_pin P13 [get_ports {y[4]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {y[3]}]
endgroup
startgroup
set_property package_pin L12 [get_ports {y[2]}]
endgroup
startgroup
set_property package_pin P14 [get_ports {y[1]}]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See C:/NESBoy/fpga_nes/program_test\planAhead_pid8920.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Nov 17 17:05:01 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
