Vivado Simulator 2019.1
Time resolution is 1 ps
Checking rdata: expected wdata = 07, rdata = 07
Checking rdata: expected wdata = 1a, rdata = 1a
Checking rdata: expected wdata = d1, rdata = d1
Checking rdata: expected wdata = c3, rdata = c3
Checking rdata: expected wdata = ea, rdata = ea
Checking rdata: expected wdata = bd, rdata = bd
Checking rdata: expected wdata = 59, rdata = 59
Checking rdata: expected wdata = f2, rdata = f2
Checking rdata: expected wdata = d8, rdata = d8
Checking rdata: expected wdata = 2a, rdata = 2a
Checking rdata: expected wdata = b5, rdata = b5
Checking rdata: expected wdata = c2, rdata = c2
Checking rdata: expected wdata = e8, rdata = e8
Checking rdata: expected wdata = 0f, rdata = 0f
Checking rdata: expected wdata = b4, rdata = b4
Checking rdata: expected wdata = c0, rdata = c0
Checking rdata: expected wdata = 39, rdata = 39
Checking rdata: expected wdata = 6a, rdata = 6a
Checking rdata: expected wdata = 82, rdata = 82
Checking rdata: expected wdata = 21, rdata = 21
Checking rdata: expected wdata = 79, rdata = 79
Checking rdata: expected wdata = 37, rdata = 37
Checking rdata: expected wdata = e1, rdata = e1
Checking rdata: expected wdata = b2, rdata = b2
Checking rdata: expected wdata = a1, rdata = a1
Checking rdata: expected wdata = 64, rdata = 64
Checking rdata: expected wdata = d4, rdata = d4
Checking rdata: expected wdata = 1a, rdata = 1a
Checking rdata: expected wdata = 9b, rdata = 9b
Checking rdata: expected wdata = b5, rdata = b5
Checking rdata: expected wdata = cc, rdata = cc
Checking rdata: expected wdata = 3c, rdata = 3c
$finish called at time : 19600 ns : File "C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/AsynchronousFIFOSystemVerilog/AsynchronousFIFOSystemVerilog.srcs/sim_1/new/AsynchronousFIFOTB.sv" Line 90
