--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -tsi
top_ml410.tsi -s 11 -n 3 -fastpaths -xml top_ml410.twx top_ml410.ncd -o
top_ml410.twr top_ml410.pcf -ucf ml410.ucf

Design file:              top_ml410.ncd
Physical constraint file: top_ml410.pcf
Device,package,speed:     xc4vfx60,ff1152,-11 (PRODUCTION 1.71 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_board_clk = PERIOD TIMEGRP "board_clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_board_clk = PERIOD TIMEGRP "board_clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpc)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: u1_plasma_top/sys_clk_in1
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpco)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: u1_plasma_top/u0_clk/clk0_bufg_in
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: u1_plasma_top/sys_clk_in1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP      
   "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH        
 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2467 paths analyzed, 136 endpoints analyzed, 3 failing endpoints
 3 timing errors detected. (3 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.851ns.
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_w_load (SLICE_X7Y243.G3), 955 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      6.020ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.420ns (0.534 - 4.954)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1 to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y232.YQ      Tcko                  0.307   u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1
    SLICE_X5Y241.G3      net (fanout=16)       0.841   u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1
    SLICE_X5Y241.Y       Tilo                  0.165   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>14
    SLICE_X2Y244.G4      net (fanout=7)        0.552   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>14
    SLICE_X2Y244.Y       Tilo                  0.166   N850
                                                       u1_plasma_top/u2_ddr/address_ddr<11>1_1
    SLICE_X2Y249.F2      net (fanout=22)       0.524   u1_plasma_top/u2_ddr/address_ddr<11>1
    SLICE_X2Y249.X       Tilo                  0.166   N856
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_11_SW0
    SLICE_X1Y251.F2      net (fanout=1)        0.467   N856
    SLICE_X1Y251.X       Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<9>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_11
    SLICE_X1Y242.F1      net (fanout=1)        0.647   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<9>
    SLICE_X1Y242.COUT    Topcyf                0.489   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut<4>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<4>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X1Y243.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X1Y243.XB      Tcinxb                0.261   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X0Y243.G4      net (fanout=8)        0.320   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X0Y243.Y       Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>61
    SLICE_X7Y243.G3      net (fanout=2)        0.545   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>61
    SLICE_X7Y243.CLK     Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      6.020ns (2.124ns logic, 3.896ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_6 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      6.043ns (Levels of Logic = 7)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.373ns (0.534 - 4.907)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_6 to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y238.YQ      Tcko                  0.307   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt<7>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_6
    SLICE_X3Y238.G3      net (fanout=5)        0.538   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt<6>
    SLICE_X3Y238.Y       Tilo                  0.165   N894
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/select_flag_cmp_eq0000_SW0_SW0
    SLICE_X2Y237.F1      net (fanout=9)        0.537   N687
    SLICE_X2Y237.X       Tilo                  0.166   u1_plasma_top/u2_ddr/u1_ddr_init/select_flag
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/select_flag_cmp_eq0000
    SLICE_X0Y240.F3      net (fanout=13)       0.560   u1_plasma_top/u2_ddr/u1_ddr_init/select_flag
    SLICE_X0Y240.X       Tilo                  0.166   fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_0_OBUF
                                                       u1_plasma_top/u2_ddr/address_ddr<10>1
    SLICE_X5Y244.BX      net (fanout=19)       0.574   fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_0_OBUF
    SLICE_X5Y244.XMUX    Tbxx                  0.435   u1_plasma_top/u2_ddr/u2_ddr/bank_open_mux0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_bank_open_mux0000_2_f5
    SLICE_X6Y231.F4      net (fanout=7)        0.711   u1_plasma_top/u2_ddr/u2_ddr/bank_open_mux0000
    SLICE_X6Y231.X       Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>51
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>51
    SLICE_X0Y243.G3      net (fanout=1)        0.768   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>51
    SLICE_X0Y243.Y       Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>61
    SLICE_X7Y243.G3      net (fanout=2)        0.545   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>61
    SLICE_X7Y243.CLK     Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      6.043ns (1.810ns logic, 4.233ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      5.987ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.420ns (0.534 - 4.954)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1 to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y232.YQ      Tcko                  0.307   u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1
    SLICE_X5Y241.G3      net (fanout=16)       0.841   u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1
    SLICE_X5Y241.Y       Tilo                  0.165   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>14
    SLICE_X2Y244.G4      net (fanout=7)        0.552   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>14
    SLICE_X2Y244.Y       Tilo                  0.166   N850
                                                       u1_plasma_top/u2_ddr/address_ddr<11>1_1
    SLICE_X3Y247.G3      net (fanout=22)       0.410   u1_plasma_top/u2_ddr/address_ddr<11>1
    SLICE_X3Y247.Y       Tilo                  0.165   N865
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_7_SW1
    SLICE_X3Y246.F1      net (fanout=1)        0.331   N869
    SLICE_X3Y246.X       Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<5>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_7
    SLICE_X1Y241.F1      net (fanout=1)        0.791   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<5>
    SLICE_X1Y241.COUT    Topcyf                0.489   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
    SLICE_X1Y242.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
    SLICE_X1Y242.COUT    Tbyp                  0.074   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<4>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X1Y243.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X1Y243.XB      Tcinxb                0.261   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X0Y243.G4      net (fanout=8)        0.320   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X0Y243.Y       Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>61
    SLICE_X7Y243.G3      net (fanout=2)        0.545   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>61
    SLICE_X7Y243.CLK     Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (2.197ns logic, 3.790ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_w_load (SLICE_X7Y243.G4), 918 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      5.953ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.420ns (0.534 - 4.954)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1 to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y232.YQ      Tcko                  0.307   u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1
    SLICE_X5Y241.G3      net (fanout=16)       0.841   u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1
    SLICE_X5Y241.Y       Tilo                  0.165   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>14
    SLICE_X2Y244.G4      net (fanout=7)        0.552   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>14
    SLICE_X2Y244.Y       Tilo                  0.166   N850
                                                       u1_plasma_top/u2_ddr/address_ddr<11>1_1
    SLICE_X2Y249.F2      net (fanout=22)       0.524   u1_plasma_top/u2_ddr/address_ddr<11>1
    SLICE_X2Y249.X       Tilo                  0.166   N856
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_11_SW0
    SLICE_X1Y251.F2      net (fanout=1)        0.467   N856
    SLICE_X1Y251.X       Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<9>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_11
    SLICE_X1Y242.F1      net (fanout=1)        0.647   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<9>
    SLICE_X1Y242.COUT    Topcyf                0.489   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut<4>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<4>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X1Y243.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X1Y243.XB      Tcinxb                0.261   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X4Y243.F4      net (fanout=8)        0.519   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X4Y243.X       Tilo                  0.166   N733
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>36_SW0
    SLICE_X7Y243.G4      net (fanout=2)        0.279   N733
    SLICE_X7Y243.CLK     Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      5.953ns (2.124ns logic, 3.829ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      5.920ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.420ns (0.534 - 4.954)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1 to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y232.YQ      Tcko                  0.307   u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1
    SLICE_X5Y241.G3      net (fanout=16)       0.841   u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1
    SLICE_X5Y241.Y       Tilo                  0.165   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>14
    SLICE_X2Y244.G4      net (fanout=7)        0.552   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>14
    SLICE_X2Y244.Y       Tilo                  0.166   N850
                                                       u1_plasma_top/u2_ddr/address_ddr<11>1_1
    SLICE_X3Y247.G3      net (fanout=22)       0.410   u1_plasma_top/u2_ddr/address_ddr<11>1
    SLICE_X3Y247.Y       Tilo                  0.165   N865
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_7_SW1
    SLICE_X3Y246.F1      net (fanout=1)        0.331   N869
    SLICE_X3Y246.X       Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<5>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_7
    SLICE_X1Y241.F1      net (fanout=1)        0.791   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<5>
    SLICE_X1Y241.COUT    Topcyf                0.489   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
    SLICE_X1Y242.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
    SLICE_X1Y242.COUT    Tbyp                  0.074   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<4>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X1Y243.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X1Y243.XB      Tcinxb                0.261   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X4Y243.F4      net (fanout=8)        0.519   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X4Y243.X       Tilo                  0.166   N733
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>36_SW0
    SLICE_X7Y243.G4      net (fanout=2)        0.279   N733
    SLICE_X7Y243.CLK     Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      5.920ns (2.197ns logic, 3.723ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_1_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      5.898ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.418ns (0.534 - 4.952)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_1_1 to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y233.YQ      Tcko                  0.307   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_1_1
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_1_1
    SLICE_X3Y234.G1      net (fanout=17)       0.748   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_1_1
    SLICE_X3Y234.XMUX    Tif5x                 0.488   N1060
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/select_flag_cmp_eq0000_SW4_F
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/select_flag_cmp_eq0000_SW4
    SLICE_X2Y238.G2      net (fanout=1)        0.799   N1060
    SLICE_X2Y238.Y       Tilo                  0.166   N897
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_34_SW1
    SLICE_X0Y238.F3      net (fanout=1)        0.343   N900
    SLICE_X0Y238.XMUX    Tif5x                 0.473   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_3_G
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_3
    SLICE_X1Y240.F4      net (fanout=1)        0.473   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<1>
    SLICE_X1Y240.COUT    Topcyf                0.489   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<1>
    SLICE_X1Y241.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<1>
    SLICE_X1Y241.COUT    Tbyp                  0.074   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
    SLICE_X1Y242.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
    SLICE_X1Y242.COUT    Tbyp                  0.074   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<4>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X1Y243.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X1Y243.XB      Tcinxb                0.261   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X4Y243.F4      net (fanout=8)        0.519   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X4Y243.X       Tilo                  0.166   N733
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>36_SW0
    SLICE_X7Y243.G4      net (fanout=2)        0.279   N733
    SLICE_X7Y243.CLK     Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      5.898ns (2.737ns logic, 3.161ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_w_load (SLICE_X7Y243.G1), 77 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      4.810ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.420ns (0.534 - 4.954)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1 to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y232.YQ      Tcko                  0.307   u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1
    SLICE_X5Y241.G3      net (fanout=16)       0.841   u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1
    SLICE_X5Y241.Y       Tilo                  0.165   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>14
    SLICE_X0Y240.G3      net (fanout=7)        0.549   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>14
    SLICE_X0Y240.Y       Tilo                  0.166   fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_0_OBUF
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/initiating1_1
    SLICE_X5Y218.F4      net (fanout=12)       0.948   u1_plasma_top/u2_ddr/u1_ddr_init/initiating1
    SLICE_X5Y218.X       Tilo                  0.165   u1_plasma_top/u2_ddr/active_ddr
                                                       u1_plasma_top/u2_ddr/active_ddr_cmp_eq0000
    SLICE_X5Y243.F3      net (fanout=13)       0.775   u1_plasma_top/u2_ddr/active_ddr
    SLICE_X5Y243.X       Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>16
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>16
    SLICE_X7Y243.G1      net (fanout=2)        0.490   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>16
    SLICE_X7Y243.CLK     Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      4.810ns (1.207ns logic, 3.603ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u1_ddr_init/init_step_9 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      4.626ns (Levels of Logic = 5)
  Clock Path Skew:      -4.373ns (0.534 - 4.907)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u1_ddr_init/init_step_9 to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y240.XQ      Tcko                  0.307   u1_plasma_top/u2_ddr/u1_ddr_init/init_step<9>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/init_step_9
    SLICE_X5Y241.G2      net (fanout=5)        0.657   u1_plasma_top/u2_ddr/u1_ddr_init/init_step<9>
    SLICE_X5Y241.Y       Tilo                  0.165   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>14
    SLICE_X0Y240.G3      net (fanout=7)        0.549   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>14
    SLICE_X0Y240.Y       Tilo                  0.166   fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_0_OBUF
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/initiating1_1
    SLICE_X5Y218.F4      net (fanout=12)       0.948   u1_plasma_top/u2_ddr/u1_ddr_init/initiating1
    SLICE_X5Y218.X       Tilo                  0.165   u1_plasma_top/u2_ddr/active_ddr
                                                       u1_plasma_top/u2_ddr/active_ddr_cmp_eq0000
    SLICE_X5Y243.F3      net (fanout=13)       0.775   u1_plasma_top/u2_ddr/active_ddr
    SLICE_X5Y243.X       Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>16
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>16
    SLICE_X7Y243.G1      net (fanout=2)        0.490   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>16
    SLICE_X7Y243.CLK     Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      4.626ns (1.207ns logic, 3.419ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u1_ddr_init/init_step_4 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      4.493ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.410ns (0.534 - 4.944)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u1_ddr_init/init_step_4 to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y241.YQ      Tcko                  0.307   u1_plasma_top/u2_ddr/u1_ddr_init/init_step<5>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/init_step_4
    SLICE_X5Y241.G4      net (fanout=7)        0.524   u1_plasma_top/u2_ddr/u1_ddr_init/init_step<4>
    SLICE_X5Y241.Y       Tilo                  0.165   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>14
    SLICE_X0Y240.G3      net (fanout=7)        0.549   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>14
    SLICE_X0Y240.Y       Tilo                  0.166   fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_0_OBUF
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/initiating1_1
    SLICE_X5Y218.F4      net (fanout=12)       0.948   u1_plasma_top/u2_ddr/u1_ddr_init/initiating1
    SLICE_X5Y218.X       Tilo                  0.165   u1_plasma_top/u2_ddr/active_ddr
                                                       u1_plasma_top/u2_ddr/active_ddr_cmp_eq0000
    SLICE_X5Y243.F3      net (fanout=13)       0.775   u1_plasma_top/u2_ddr/active_ddr
    SLICE_X5Y243.X       Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>16
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>16
    SLICE_X7Y243.G1      net (fanout=2)        0.490   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>16
    SLICE_X7Y243.CLK     Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      4.493ns (1.207ns logic, 3.286ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_15 (SLICE_X26Y230.CE), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_15 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.438ns (Levels of Logic = 1)
  Clock Path Skew:      -0.076ns (0.989 - 1.065)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y233.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X25Y231.G3     net (fanout=14)       0.790   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X25Y231.Y      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_20_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X26Y230.CE     net (fanout=8)        0.230   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X26Y230.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<15>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_15
    -------------------------------------------------  ---------------------------
    Total                                      1.438ns (0.418ns logic, 1.020ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.582ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_15 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.506ns (Levels of Logic = 1)
  Clock Path Skew:      -0.070ns (0.989 - 1.059)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y233.XQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X25Y231.G2     net (fanout=13)       0.858   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X25Y231.Y      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_20_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X26Y230.CE     net (fanout=8)        0.230   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X26Y230.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<15>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_15
    -------------------------------------------------  ---------------------------
    Total                                      1.506ns (0.418ns logic, 1.088ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.181ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_3 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_15 (FF)
  Requirement:          0.310ns
  Data Path Delay:      2.105ns (Levels of Logic = 2)
  Clock Path Skew:      -0.070ns (0.989 - 1.059)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_3 to u1_plasma_top/u2_ddr/u2_ddr/data_read_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y233.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<3>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_3
    SLICE_X23Y232.G3     net (fanout=5)        0.747   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<3>
    SLICE_X23Y232.Y      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_50_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and000011
    SLICE_X25Y231.G4     net (fanout=4)        0.543   N2
    SLICE_X25Y231.Y      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_20_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X26Y230.CE     net (fanout=8)        0.230   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X26Y230.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<15>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_15
    -------------------------------------------------  ---------------------------
    Total                                      2.105ns (0.585ns logic, 1.520ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_14 (SLICE_X26Y230.CE), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_14 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.438ns (Levels of Logic = 1)
  Clock Path Skew:      -0.076ns (0.989 - 1.065)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y233.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X25Y231.G3     net (fanout=14)       0.790   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X25Y231.Y      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_20_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X26Y230.CE     net (fanout=8)        0.230   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X26Y230.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<15>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_14
    -------------------------------------------------  ---------------------------
    Total                                      1.438ns (0.418ns logic, 1.020ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.582ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_14 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.506ns (Levels of Logic = 1)
  Clock Path Skew:      -0.070ns (0.989 - 1.059)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y233.XQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X25Y231.G2     net (fanout=13)       0.858   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X25Y231.Y      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_20_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X26Y230.CE     net (fanout=8)        0.230   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X26Y230.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<15>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_14
    -------------------------------------------------  ---------------------------
    Total                                      1.506ns (0.418ns logic, 1.088ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.181ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_3 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_14 (FF)
  Requirement:          0.310ns
  Data Path Delay:      2.105ns (Levels of Logic = 2)
  Clock Path Skew:      -0.070ns (0.989 - 1.059)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_3 to u1_plasma_top/u2_ddr/u2_ddr/data_read_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y233.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<3>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_3
    SLICE_X23Y232.G3     net (fanout=5)        0.747   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<3>
    SLICE_X23Y232.Y      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_50_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and000011
    SLICE_X25Y231.G4     net (fanout=4)        0.543   N2
    SLICE_X25Y231.Y      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_20_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001
    SLICE_X26Y230.CE     net (fanout=8)        0.230   u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000
    SLICE_X26Y230.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<15>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_14
    -------------------------------------------------  ---------------------------
    Total                                      2.105ns (0.585ns logic, 1.520ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_109 (SLICE_X24Y231.CE), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.623ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_109 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.550ns (Levels of Logic = 1)
  Clock Path Skew:      -0.067ns (0.992 - 1.059)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_109
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y233.XQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X24Y230.G3     net (fanout=13)       0.783   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X24Y230.Y      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001
    SLICE_X24Y231.CE     net (fanout=8)        0.348   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
    SLICE_X24Y231.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<109>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_109
    -------------------------------------------------  ---------------------------
    Total                                      1.550ns (0.419ns logic, 1.131ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.723ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_109 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.644ns (Levels of Logic = 1)
  Clock Path Skew:      -0.073ns (0.992 - 1.065)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_109
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y233.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X24Y230.G2     net (fanout=14)       0.877   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X24Y230.Y      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001
    SLICE_X24Y231.CE     net (fanout=8)        0.348   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
    SLICE_X24Y231.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<109>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_109
    -------------------------------------------------  ---------------------------
    Total                                      1.644ns (0.419ns logic, 1.225ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.177ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_109 (FF)
  Requirement:          0.310ns
  Data Path Delay:      2.104ns (Levels of Logic = 2)
  Clock Path Skew:      -0.067ns (0.992 - 1.059)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_109
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y233.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<3>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X22Y233.G4     net (fanout=6)        0.688   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X22Y233.Y      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and000011
    SLICE_X24Y230.G1     net (fanout=4)        0.481   N3
    SLICE_X24Y230.Y      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001
    SLICE_X24Y231.CE     net (fanout=8)        0.348   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
    SLICE_X24Y231.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<109>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_109
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (0.587ns logic, 1.517ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.631ns
  Low pulse: 6.315ns
  Low pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1/SR
  Location pin: SLICE_X15Y233.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.631ns
  High pulse: 6.315ns
  High pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1/SR
  Location pin: SLICE_X15Y233.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.631ns
  Low pulse: 6.315ns
  Low pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/cycle_count2<1>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/cycle_count2_1/SR
  Location pin: SLICE_X13Y220.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 
TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 293709330 paths analyzed, 5187 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.805ns.
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_126 (SLICE_X37Y186.G2), 1105 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_126 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.444ns (Levels of Logic = 6)
  Clock Path Skew:      -4.438ns (0.171 - 4.609)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_126
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y175.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<30>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30
    SLICE_X39Y174.G2     net (fanout=25)       1.410   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<30>
    SLICE_X39Y174.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<0>2_SW0
    SLICE_X39Y177.G3     net (fanout=6)        0.840   N272
    SLICE_X39Y177.Y      Tilo                  0.165   N1953
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<0>1
    SLICE_X36Y173.F1     net (fanout=65)       1.227   u1_plasma_top/u1_plasma/u1_cpu/rt_index<0>
    SLICE_X36Y173.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<30>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[30].reg_bit2a.SLICEM_F
    SLICE_X39Y176.G2     net (fanout=1)        0.611   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<30>
    SLICE_X39Y176.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<24>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<30>1
    SLICE_X37Y183.G3     net (fanout=4)        1.026   u1_plasma_top/u1_plasma/u1_cpu/reg_target<30>
    SLICE_X37Y183.XMUX   Tif5x                 0.488   u1_plasma_top/data_write<126>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<30>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<30>_f5
    SLICE_X37Y186.G2     net (fanout=7)        0.635   u1_plasma_top/data_write<126>
    SLICE_X37Y186.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<127>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_126_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_126
    -------------------------------------------------  ---------------------------
    Total                                      7.444ns (1.695ns logic, 5.749ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_126 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.435ns (Levels of Logic = 6)
  Clock Path Skew:      -4.438ns (0.171 - 4.609)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_126
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y175.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<30>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30
    SLICE_X39Y174.G2     net (fanout=25)       1.410   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<30>
    SLICE_X39Y174.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<0>2_SW0
    SLICE_X39Y177.G3     net (fanout=6)        0.840   N272
    SLICE_X39Y177.Y      Tilo                  0.165   N1953
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<0>1
    SLICE_X36Y173.F1     net (fanout=65)       1.227   u1_plasma_top/u1_plasma/u1_cpu/rt_index<0>
    SLICE_X36Y173.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<30>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[30].reg_bit2a.SLICEM_F
    SLICE_X39Y176.G2     net (fanout=1)        0.611   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<30>
    SLICE_X39Y176.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<24>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<30>1
    SLICE_X37Y183.F3     net (fanout=4)        1.023   u1_plasma_top/u1_plasma/u1_cpu/reg_target<30>
    SLICE_X37Y183.XMUX   Tif5x                 0.482   u1_plasma_top/data_write<126>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<30>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<30>_f5
    SLICE_X37Y186.G2     net (fanout=7)        0.635   u1_plasma_top/data_write<126>
    SLICE_X37Y186.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<127>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_126_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_126
    -------------------------------------------------  ---------------------------
    Total                                      7.435ns (1.689ns logic, 5.746ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_126 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.164ns (Levels of Logic = 7)
  Clock Path Skew:      -4.443ns (0.171 - 4.614)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_126
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y173.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1
    SLICE_X37Y172.G2     net (fanout=1)        0.829   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1
    SLICE_X37Y172.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq0034
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X39Y172.G1     net (fanout=18)       0.520   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X39Y172.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_2
    SLICE_X39Y177.G2     net (fanout=8)        0.472   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or00001
    SLICE_X39Y177.Y      Tilo                  0.165   N1953
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<0>1
    SLICE_X36Y173.F1     net (fanout=65)       1.227   u1_plasma_top/u1_plasma/u1_cpu/rt_index<0>
    SLICE_X36Y173.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<30>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[30].reg_bit2a.SLICEM_F
    SLICE_X39Y176.G2     net (fanout=1)        0.611   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A<30>
    SLICE_X39Y176.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<24>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<30>1
    SLICE_X37Y183.G3     net (fanout=4)        1.026   u1_plasma_top/u1_plasma/u1_cpu/reg_target<30>
    SLICE_X37Y183.XMUX   Tif5x                 0.488   u1_plasma_top/data_write<126>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<30>2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<30>_f5
    SLICE_X37Y186.G2     net (fanout=7)        0.635   u1_plasma_top/data_write<126>
    SLICE_X37Y186.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<127>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_126_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_126
    -------------------------------------------------  ---------------------------
    Total                                      7.164ns (1.844ns logic, 5.320ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_114 (SLICE_X39Y170.G2), 538 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_114 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.351ns (Levels of Logic = 6)
  Clock Path Skew:      -4.467ns (0.142 - 4.609)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_114
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y175.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<30>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30
    SLICE_X39Y174.G2     net (fanout=25)       1.410   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<30>
    SLICE_X39Y174.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<0>2_SW0
    SLICE_X39Y172.F4     net (fanout=6)        0.587   N272
    SLICE_X39Y172.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<2>1
    SLICE_X43Y172.G1     net (fanout=68)       0.848   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
    SLICE_X43Y172.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2_SW1
    SLICE_X41Y180.G2     net (fanout=12)       0.804   N1195
    SLICE_X41Y180.Y      Tilo                  0.165   u1_plasma_top/data_write<106>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<2>1
    SLICE_X35Y172.F1     net (fanout=8)        1.630   u1_plasma_top/u1_plasma/u1_cpu/reg_target<2>
    SLICE_X35Y172.X      Tilo                  0.165   u1_plasma_top/data_write<114>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<18>1
    SLICE_X39Y170.G2     net (fanout=7)        0.701   u1_plasma_top/data_write<114>
    SLICE_X39Y170.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<115>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_114_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_114
    -------------------------------------------------  ---------------------------
    Total                                      7.351ns (1.371ns logic, 5.980ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_114 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.125ns (Levels of Logic = 6)
  Clock Path Skew:      -4.467ns (0.142 - 4.609)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_114
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y175.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<30>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30
    SLICE_X39Y174.G2     net (fanout=25)       1.410   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<30>
    SLICE_X39Y174.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<0>2_SW0
    SLICE_X39Y174.F1     net (fanout=6)        0.509   N272
    SLICE_X39Y174.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<3>1
    SLICE_X43Y172.G2     net (fanout=68)       0.700   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
    SLICE_X43Y172.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2_SW1
    SLICE_X41Y180.G2     net (fanout=12)       0.804   N1195
    SLICE_X41Y180.Y      Tilo                  0.165   u1_plasma_top/data_write<106>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<2>1
    SLICE_X35Y172.F1     net (fanout=8)        1.630   u1_plasma_top/u1_plasma/u1_cpu/reg_target<2>
    SLICE_X35Y172.X      Tilo                  0.165   u1_plasma_top/data_write<114>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<18>1
    SLICE_X39Y170.G2     net (fanout=7)        0.701   u1_plasma_top/data_write<114>
    SLICE_X39Y170.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<115>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_114_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_114
    -------------------------------------------------  ---------------------------
    Total                                      7.125ns (1.371ns logic, 5.754ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_114 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.107ns (Levels of Logic = 7)
  Clock Path Skew:      -4.472ns (0.142 - 4.614)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_114
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y173.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1
    SLICE_X37Y172.G2     net (fanout=1)        0.829   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1
    SLICE_X37Y172.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq0034
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X39Y172.G1     net (fanout=18)       0.520   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X39Y172.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_2
    SLICE_X39Y174.F3     net (fanout=8)        0.403   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or00001
    SLICE_X39Y174.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<3>1
    SLICE_X43Y172.G2     net (fanout=68)       0.700   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
    SLICE_X43Y172.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2_SW1
    SLICE_X41Y180.G2     net (fanout=12)       0.804   N1195
    SLICE_X41Y180.Y      Tilo                  0.165   u1_plasma_top/data_write<106>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<2>1
    SLICE_X35Y172.F1     net (fanout=8)        1.630   u1_plasma_top/u1_plasma/u1_cpu/reg_target<2>
    SLICE_X35Y172.X      Tilo                  0.165   u1_plasma_top/data_write<114>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<18>1
    SLICE_X39Y170.G2     net (fanout=7)        0.701   u1_plasma_top/data_write<114>
    SLICE_X39Y170.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<115>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_114_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_114
    -------------------------------------------------  ---------------------------
    Total                                      7.107ns (1.520ns logic, 5.587ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0 (RAMB16_X3Y27.WEA0), 3796126 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_2 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      24.519ns (Levels of Logic = 14)
  Clock Path Skew:      -0.286ns (1.748 - 2.034)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_2 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y176.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_2
    SLICE_X37Y172.F3     net (fanout=5)        2.298   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_2
    SLICE_X37Y172.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq0034
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00341
    SLICE_X35Y142.F2     net (fanout=17)       1.989   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq0034
    SLICE_X35Y142.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>1
    SLICE_X18Y166.F4     net (fanout=44)       2.239   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>
    SLICE_X18Y166.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B<31>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[31].reg_bit1b.SLICEM_F
    SLICE_X16Y166.G3     net (fanout=1)        0.343   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B<31>
    SLICE_X16Y166.Y      Tilo                  0.166   N797
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out<31>1
    SLICE_X35Y152.G4     net (fanout=4)        1.203   u1_plasma_top/u1_plasma/u1_cpu/reg_source<31>
    SLICE_X35Y152.COUT   Topcyg                0.476   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X5Y196.G4      net (fanout=13)       2.969   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X5Y196.Y       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N48
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>21
    SLICE_X0Y169.F1      net (fanout=10)       1.894   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N13
    SLICE_X0Y169.X       Tilo                  0.166   N775
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<25>51_SW0
    SLICE_X2Y190.F1      net (fanout=2)        1.028   N775
    SLICE_X2Y190.XMUX    Tif5x                 0.473   N999
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<25>51_SW1_G
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<25>51_SW1
    SLICE_X3Y205.G2      net (fanout=1)        0.799   N999
    SLICE_X3Y205.Y       Tilo                  0.165   N1596
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next<1>119
    SLICE_X5Y216.F1      net (fanout=4)        0.968   u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next<1>119
    SLICE_X5Y216.X       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<30>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next<1>1162_SW0
    SLICE_X15Y220.BX     net (fanout=3)        0.672   N599
    SLICE_X15Y220.XMUX   Tbxx                  0.435   N1050
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next<1>1213_SW2
    SLICE_X8Y221.G1      net (fanout=1)        1.112   N1050
    SLICE_X8Y221.Y       Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next<1>_SW0
    SLICE_X8Y221.F3      net (fanout=1)        0.181   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next<1>_SW0/O
    SLICE_X8Y221.X       Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next<1>
    SLICE_X27Y220.F1     net (fanout=4)        1.324   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next<1>
    SLICE_X27Y220.X      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/byte_enable<0>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/byte_enable_0_mux0002
    RAMB16_X3Y27.WEA0    net (fanout=4)        1.355   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/byte_enable<0>
    RAMB16_X3Y27.CLKA    Trcck_WEA             0.650   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
    -------------------------------------------------  ---------------------------
    Total                                     24.519ns (4.145ns logic, 20.374ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_2 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      24.228ns (Levels of Logic = 14)
  Clock Path Skew:      -0.286ns (1.748 - 2.034)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_2 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y176.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_2
    SLICE_X37Y172.F3     net (fanout=5)        2.298   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_2
    SLICE_X37Y172.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq0034
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00341
    SLICE_X39Y145.F3     net (fanout=17)       1.604   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq0034
    SLICE_X39Y145.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<1>1
    SLICE_X18Y166.F2     net (fanout=44)       2.333   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<1>
    SLICE_X18Y166.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B<31>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[31].reg_bit1b.SLICEM_F
    SLICE_X16Y166.G3     net (fanout=1)        0.343   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B<31>
    SLICE_X16Y166.Y      Tilo                  0.166   N797
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out<31>1
    SLICE_X35Y152.G4     net (fanout=4)        1.203   u1_plasma_top/u1_plasma/u1_cpu/reg_source<31>
    SLICE_X35Y152.COUT   Topcyg                0.476   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X5Y196.G4      net (fanout=13)       2.969   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X5Y196.Y       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N48
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>21
    SLICE_X0Y169.F1      net (fanout=10)       1.894   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N13
    SLICE_X0Y169.X       Tilo                  0.166   N775
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<25>51_SW0
    SLICE_X2Y190.F1      net (fanout=2)        1.028   N775
    SLICE_X2Y190.XMUX    Tif5x                 0.473   N999
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<25>51_SW1_G
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<25>51_SW1
    SLICE_X3Y205.G2      net (fanout=1)        0.799   N999
    SLICE_X3Y205.Y       Tilo                  0.165   N1596
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next<1>119
    SLICE_X5Y216.F1      net (fanout=4)        0.968   u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next<1>119
    SLICE_X5Y216.X       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<30>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next<1>1162_SW0
    SLICE_X15Y220.BX     net (fanout=3)        0.672   N599
    SLICE_X15Y220.XMUX   Tbxx                  0.435   N1050
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next<1>1213_SW2
    SLICE_X8Y221.G1      net (fanout=1)        1.112   N1050
    SLICE_X8Y221.Y       Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next<1>_SW0
    SLICE_X8Y221.F3      net (fanout=1)        0.181   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next<1>_SW0/O
    SLICE_X8Y221.X       Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next<1>
    SLICE_X27Y220.F1     net (fanout=4)        1.324   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next<1>
    SLICE_X27Y220.X      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/byte_enable<0>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/byte_enable_0_mux0002
    RAMB16_X3Y27.WEA0    net (fanout=4)        1.355   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/byte_enable<0>
    RAMB16_X3Y27.CLKA    Trcck_WEA             0.650   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
    -------------------------------------------------  ---------------------------
    Total                                     24.228ns (4.145ns logic, 20.083ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_2 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      24.169ns (Levels of Logic = 14)
  Clock Path Skew:      -0.286ns (1.748 - 2.034)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_2 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y176.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_2
    SLICE_X37Y172.F3     net (fanout=5)        2.298   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_2
    SLICE_X37Y172.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq0034
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00341
    SLICE_X35Y142.F2     net (fanout=17)       1.989   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq0034
    SLICE_X35Y142.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>1
    SLICE_X18Y167.F4     net (fanout=44)       1.801   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>
    SLICE_X18Y167.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1A<31>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[31].reg_bit1a.SLICEM_F
    SLICE_X16Y166.G2     net (fanout=1)        0.431   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1A<31>
    SLICE_X16Y166.Y      Tilo                  0.166   N797
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out<31>1
    SLICE_X35Y152.G4     net (fanout=4)        1.203   u1_plasma_top/u1_plasma/u1_cpu/reg_source<31>
    SLICE_X35Y152.COUT   Topcyg                0.476   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X5Y196.G4      net (fanout=13)       2.969   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X5Y196.Y       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N48
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>21
    SLICE_X0Y169.F1      net (fanout=10)       1.894   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N13
    SLICE_X0Y169.X       Tilo                  0.166   N775
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<25>51_SW0
    SLICE_X2Y190.F1      net (fanout=2)        1.028   N775
    SLICE_X2Y190.XMUX    Tif5x                 0.473   N999
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<25>51_SW1_G
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<25>51_SW1
    SLICE_X3Y205.G2      net (fanout=1)        0.799   N999
    SLICE_X3Y205.Y       Tilo                  0.165   N1596
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next<1>119
    SLICE_X5Y216.F1      net (fanout=4)        0.968   u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next<1>119
    SLICE_X5Y216.X       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<30>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next<1>1162_SW0
    SLICE_X15Y220.BX     net (fanout=3)        0.672   N599
    SLICE_X15Y220.XMUX   Tbxx                  0.435   N1050
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next<1>1213_SW2
    SLICE_X8Y221.G1      net (fanout=1)        1.112   N1050
    SLICE_X8Y221.Y       Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next<1>_SW0
    SLICE_X8Y221.F3      net (fanout=1)        0.181   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next<1>_SW0/O
    SLICE_X8Y221.X       Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next<1>
    SLICE_X27Y220.F1     net (fanout=4)        1.324   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next<1>
    SLICE_X27Y220.X      Tilo                  0.165   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/byte_enable<0>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/byte_enable_0_mux0002
    RAMB16_X3Y27.WEA0    net (fanout=4)        1.355   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/byte_enable<0>
    RAMB16_X3Y27.CLKA    Trcck_WEA             0.650   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0
    -------------------------------------------------  ---------------------------
    Total                                     24.169ns (4.145ns logic, 20.024ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/u3_uart/data_save_reg_1 (SLICE_X62Y174.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/u3_uart/data_read_reg_1 (FF)
  Destination:          u1_plasma_top/u1_plasma/u3_uart/data_save_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/u3_uart/data_read_reg_1 to u1_plasma_top/u1_plasma/u3_uart/data_save_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y175.XQ     Tcko                  0.268   u1_plasma_top/u1_plasma/u3_uart/data_read_reg<1>
                                                       u1_plasma_top/u1_plasma/u3_uart/data_read_reg_1
    SLICE_X62Y174.F4     net (fanout=3)        0.270   u1_plasma_top/u1_plasma/u3_uart/data_read_reg<1>
    SLICE_X62Y174.CLK    Tckf        (-Th)     0.120   u1_plasma_top/u1_plasma/u3_uart/data_save_reg<1>
                                                       u1_plasma_top/u1_plasma/u3_uart/data_save_reg_1_mux00001
                                                       u1_plasma_top/u1_plasma/u3_uart/data_save_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.148ns logic, 0.270ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_10 (SLICE_X18Y178.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_10 (FF)
  Destination:          u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_10 to u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y179.YQ     Tcko                  0.268   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg<10>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_10
    SLICE_X18Y178.G4     net (fanout=1)        0.272   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg<10>
    SLICE_X18Y178.CLK    Tckg        (-Th)     0.121   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<11>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_opcode_reg_mux0000281
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.147ns logic, 0.272ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_13 (SLICE_X18Y176.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_13 (FF)
  Destination:          u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_13 to u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y177.YQ     Tcko                  0.268   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_13
    SLICE_X18Y176.F4     net (fanout=1)        0.271   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg<13>
    SLICE_X18Y176.CLK    Tckf        (-Th)     0.120   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_opcode_reg_mux0000201
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.148ns logic, 0.271ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA
  Logical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA
  Location pin: RAMB16_X3Y24.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte1/CLKA
  Logical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte1/CLKA
  Location pin: RAMB16_X2Y25.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte2/CLKA
  Logical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte2/CLKA
  Location pin: RAMB16_X3Y25.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_board_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_board_clk                   |     10.000ns|      6.666ns|     18.090ns|            0|            3|            0|    293711797|
| TS_u1_plasma_top_u0_clk_clk_2x|     12.632ns|     22.851ns|     12.403ns|            3|            0|         2467|    293709330|
| _bufg_in                      |             |             |             |             |             |             |             |
|  TS_clk                       |     25.263ns|     24.805ns|          N/A|            0|            0|    293709330|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_pin    |    6.863|         |    8.354|    5.155|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 3  Score: 13300  (Setup/Max: 13300, Hold: 0)

Constraints cover 293711797 paths, 0 nets, and 18168 connections

Design statistics:
   Minimum period:  24.805ns{1}   (Maximum frequency:  40.314MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jun 10 08:48:13 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 435 MB



