TimeQuest Timing Analyzer report for dual_ov5640_hdmi
Sun Feb 13 14:02:43 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'sys_clk'
 14. Slow 1200mV 85C Model Setup: 'cam1_pclk'
 15. Slow 1200mV 85C Model Setup: 'cam0_pclk'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'cam1_pclk'
 18. Slow 1200mV 85C Model Hold: 'sys_clk'
 19. Slow 1200mV 85C Model Hold: 'cam0_pclk'
 20. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Recovery: 'cam0_pclk'
 22. Slow 1200mV 85C Model Recovery: 'cam1_pclk'
 23. Slow 1200mV 85C Model Recovery: 'sys_clk'
 24. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Removal: 'sys_clk'
 26. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 27. Slow 1200mV 85C Model Removal: 'cam1_pclk'
 28. Slow 1200mV 85C Model Removal: 'cam0_pclk'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'cam1_pclk'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'cam0_pclk'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Propagation Delay
 38. Minimum Propagation Delay
 39. Output Enable Times
 40. Minimum Output Enable Times
 41. Output Disable Times
 42. Minimum Output Disable Times
 43. MTBF Summary
 44. Synchronizer Summary
 45. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 67. Slow 1200mV 0C Model Fmax Summary
 68. Slow 1200mV 0C Model Setup Summary
 69. Slow 1200mV 0C Model Hold Summary
 70. Slow 1200mV 0C Model Recovery Summary
 71. Slow 1200mV 0C Model Removal Summary
 72. Slow 1200mV 0C Model Minimum Pulse Width Summary
 73. Slow 1200mV 0C Model Setup: 'sys_clk'
 74. Slow 1200mV 0C Model Setup: 'cam1_pclk'
 75. Slow 1200mV 0C Model Setup: 'cam0_pclk'
 76. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 77. Slow 1200mV 0C Model Hold: 'cam1_pclk'
 78. Slow 1200mV 0C Model Hold: 'sys_clk'
 79. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 80. Slow 1200mV 0C Model Hold: 'cam0_pclk'
 81. Slow 1200mV 0C Model Recovery: 'cam0_pclk'
 82. Slow 1200mV 0C Model Recovery: 'cam1_pclk'
 83. Slow 1200mV 0C Model Recovery: 'sys_clk'
 84. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 85. Slow 1200mV 0C Model Removal: 'sys_clk'
 86. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 87. Slow 1200mV 0C Model Removal: 'cam1_pclk'
 88. Slow 1200mV 0C Model Removal: 'cam0_pclk'
 89. Slow 1200mV 0C Model Minimum Pulse Width: 'cam1_pclk'
 90. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 91. Slow 1200mV 0C Model Minimum Pulse Width: 'cam0_pclk'
 92. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 93. Setup Times
 94. Hold Times
 95. Clock to Output Times
 96. Minimum Clock to Output Times
 97. Propagation Delay
 98. Minimum Propagation Delay
 99. Output Enable Times
100. Minimum Output Enable Times
101. Output Disable Times
102. Minimum Output Disable Times
103. MTBF Summary
104. Synchronizer Summary
105. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
106. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
110. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
114. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
123. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
126. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
127. Fast 1200mV 0C Model Setup Summary
128. Fast 1200mV 0C Model Hold Summary
129. Fast 1200mV 0C Model Recovery Summary
130. Fast 1200mV 0C Model Removal Summary
131. Fast 1200mV 0C Model Minimum Pulse Width Summary
132. Fast 1200mV 0C Model Setup: 'sys_clk'
133. Fast 1200mV 0C Model Setup: 'cam1_pclk'
134. Fast 1200mV 0C Model Setup: 'cam0_pclk'
135. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
136. Fast 1200mV 0C Model Hold: 'cam1_pclk'
137. Fast 1200mV 0C Model Hold: 'sys_clk'
138. Fast 1200mV 0C Model Hold: 'cam0_pclk'
139. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
140. Fast 1200mV 0C Model Recovery: 'cam0_pclk'
141. Fast 1200mV 0C Model Recovery: 'sys_clk'
142. Fast 1200mV 0C Model Recovery: 'cam1_pclk'
143. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
144. Fast 1200mV 0C Model Removal: 'sys_clk'
145. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
146. Fast 1200mV 0C Model Removal: 'cam1_pclk'
147. Fast 1200mV 0C Model Removal: 'cam0_pclk'
148. Fast 1200mV 0C Model Minimum Pulse Width: 'cam1_pclk'
149. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
150. Fast 1200mV 0C Model Minimum Pulse Width: 'cam0_pclk'
151. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
152. Setup Times
153. Hold Times
154. Clock to Output Times
155. Minimum Clock to Output Times
156. Propagation Delay
157. Minimum Propagation Delay
158. Output Enable Times
159. Minimum Output Enable Times
160. Output Disable Times
161. Minimum Output Disable Times
162. MTBF Summary
163. Synchronizer Summary
164. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
165. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
166. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
167. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
168. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
169. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
170. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
171. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
172. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
173. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
174. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
175. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
176. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
177. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
178. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
179. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
180. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
181. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
182. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
183. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
184. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
185. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
186. Multicorner Timing Analysis Summary
187. Setup Times
188. Hold Times
189. Clock to Output Times
190. Minimum Clock to Output Times
191. Progagation Delay
192. Minimum Progagation Delay
193. Board Trace Model Assignments
194. Input Transition Times
195. Signal Integrity Metrics (Slow 1200mv 0c Model)
196. Signal Integrity Metrics (Slow 1200mv 85c Model)
197. Signal Integrity Metrics (Fast 1200mv 0c Model)
198. Setup Transfers
199. Hold Transfers
200. Recovery Transfers
201. Removal Transfers
202. Report TCCS
203. Report RSKM
204. Unconstrained Paths
205. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; dual_ov5640_hdmi                                                   ;
; Device Family      ; Cyclone IV E                                                       ;
; Device Name        ; EP4CE10F17C8                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; ../doc/SDC3.sdc ; OK     ; Sun Feb 13 14:02:37 2022 ;
+-----------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; cam0_pclk           ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { cam0_pclk }           ;
; cam1_pclk           ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { cam1_pclk }           ;
; sys_clk             ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { sys_clk }             ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 56.97 MHz  ; 56.97 MHz       ; altera_reserved_tck ;      ;
; 63.04 MHz  ; 63.04 MHz       ; sys_clk             ;      ;
; 129.57 MHz ; 129.57 MHz      ; cam0_pclk           ;      ;
; 133.01 MHz ; 133.01 MHz      ; cam1_pclk           ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sys_clk             ; 4.137  ; 0.000         ;
; cam1_pclk           ; 11.877 ; 0.000         ;
; cam0_pclk           ; 12.208 ; 0.000         ;
; altera_reserved_tck ; 41.224 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; cam1_pclk           ; 0.194 ; 0.000         ;
; sys_clk             ; 0.394 ; 0.000         ;
; cam0_pclk           ; 0.422 ; 0.000         ;
; altera_reserved_tck ; 0.452 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; cam0_pclk           ; 15.389 ; 0.000         ;
; cam1_pclk           ; 16.676 ; 0.000         ;
; sys_clk             ; 16.744 ; 0.000         ;
; altera_reserved_tck ; 47.692 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; sys_clk             ; 1.187 ; 0.000         ;
; altera_reserved_tck ; 1.570 ; 0.000         ;
; cam1_pclk           ; 1.636 ; 0.000         ;
; cam0_pclk           ; 2.221 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; sys_clk             ; 9.618  ; 0.000              ;
; cam1_pclk           ; 9.623  ; 0.000              ;
; cam0_pclk           ; 9.666  ; 0.000              ;
; altera_reserved_tck ; 49.590 ; 0.000              ;
+---------------------+--------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_clk'                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.137 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 15.808     ;
; 4.269 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 15.676     ;
; 4.270 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 15.675     ;
; 4.323 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 15.622     ;
; 4.438 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 15.507     ;
; 4.447 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 15.498     ;
; 4.455 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 15.490     ;
; 4.456 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 15.489     ;
; 4.508 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 15.437     ;
; 4.570 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 15.375     ;
; 4.571 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 15.374     ;
; 4.579 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 15.366     ;
; 4.580 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 15.365     ;
; 4.583 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 15.362     ;
; 4.640 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 15.305     ;
; 4.641 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 15.304     ;
; 4.668 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 15.277     ;
; 4.677 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 15.268     ;
; 4.704 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 15.241     ;
; 4.715 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 15.230     ;
; 4.716 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 15.229     ;
; 4.800 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 15.145     ;
; 4.801 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 15.144     ;
; 4.809 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 15.136     ;
; 4.810 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 15.135     ;
; 4.812 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 15.133     ;
; 4.836 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 15.109     ;
; 4.837 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 15.108     ;
; 4.837 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 15.108     ;
; 4.898 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[0]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 15.047     ;
; 4.932 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 15.013     ;
; 4.944 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 15.001     ;
; 4.945 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 15.000     ;
; 4.962 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 14.983     ;
; 4.969 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 14.976     ;
; 4.970 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 14.975     ;
; 4.978 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.968     ;
; 4.978 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.968     ;
; 4.979 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.967     ;
; 4.984 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.962     ;
; 4.985 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.961     ;
; 4.986 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.960     ;
; 5.033 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 14.912     ;
; 5.064 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 14.881     ;
; 5.065 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 14.880     ;
; 5.084 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[0]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 14.861     ;
; 5.094 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 14.851     ;
; 5.095 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 14.850     ;
; 5.145 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 14.800     ;
; 5.164 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.782     ;
; 5.164 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.782     ;
; 5.165 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 14.780     ;
; 5.165 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.781     ;
; 5.166 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 14.779     ;
; 5.169 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 14.776     ;
; 5.170 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.776     ;
; 5.171 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.775     ;
; 5.172 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.774     ;
; 5.199 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[0]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 14.746     ;
; 5.208 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[0]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 14.737     ;
; 5.241 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 14.704     ;
; 5.269 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[0]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 14.676     ;
; 5.279 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.667     ;
; 5.279 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.667     ;
; 5.280 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.666     ;
; 5.285 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.661     ;
; 5.286 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.660     ;
; 5.287 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.659     ;
; 5.288 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.658     ;
; 5.288 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.658     ;
; 5.289 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.657     ;
; 5.294 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 14.651     ;
; 5.294 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.652     ;
; 5.295 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.651     ;
; 5.296 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.650     ;
; 5.301 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 14.644     ;
; 5.302 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 14.643     ;
; 5.331 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 14.614     ;
; 5.344 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[0]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 14.601     ;
; 5.349 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.597     ;
; 5.349 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.597     ;
; 5.350 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.596     ;
; 5.355 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.591     ;
; 5.356 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.590     ;
; 5.357 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.589     ;
; 5.373 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 14.572     ;
; 5.374 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 14.571     ;
; 5.424 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.522     ;
; 5.424 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.522     ;
; 5.425 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.521     ;
; 5.426 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 14.519     ;
; 5.427 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 14.518     ;
; 5.429 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[0]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 14.516     ;
; 5.430 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.516     ;
; 5.431 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.515     ;
; 5.432 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 14.514     ;
; 5.438 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[0]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 14.507     ;
; 5.446 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 14.499     ;
; 5.455 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 14.490     ;
; 5.460 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.076     ; 14.485     ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cam1_pclk'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.877 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.232     ; 7.912      ;
; 12.315 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.112     ; 7.594      ;
; 12.482 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.204     ; 7.335      ;
; 12.601 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.054     ; 7.366      ;
; 12.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.140     ; 7.274      ;
; 12.734 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.232     ; 7.055      ;
; 12.797 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.112     ; 7.112      ;
; 12.947 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.057     ; 7.017      ;
; 13.014 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; 0.041      ; 7.048      ;
; 13.092 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.232     ; 6.697      ;
; 13.093 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.232     ; 6.696      ;
; 13.148 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.232     ; 6.641      ;
; 13.245 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.439     ; 6.337      ;
; 13.339 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.204     ; 6.478      ;
; 13.429 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.057     ; 6.535      ;
; 13.458 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.054     ; 6.509      ;
; 13.496 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; 0.041      ; 6.566      ;
; 13.680 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.322     ; 6.019      ;
; 13.697 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.204     ; 6.120      ;
; 13.698 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.204     ; 6.119      ;
; 13.753 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.204     ; 6.064      ;
; 13.768 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.128     ; 6.125      ;
; 13.816 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.054     ; 6.151      ;
; 13.817 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.054     ; 6.150      ;
; 13.872 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.054     ; 6.095      ;
; 13.891 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.112     ; 6.018      ;
; 13.892 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.112     ; 6.017      ;
; 14.063 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.054     ; 5.904      ;
; 14.102 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.439     ; 5.480      ;
; 14.125 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.030     ; 5.866      ;
; 14.162 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.322     ; 5.537      ;
; 14.209 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.128     ; 5.684      ;
; 14.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.819     ; 4.965      ;
; 14.358 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.203     ; 5.460      ;
; 14.358 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.203     ; 5.460      ;
; 14.358 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.203     ; 5.460      ;
; 14.358 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.203     ; 5.460      ;
; 14.358 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.203     ; 5.460      ;
; 14.358 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.203     ; 5.460      ;
; 14.373 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.020     ; 5.628      ;
; 14.405 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.204     ; 5.412      ;
; 14.427 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.020     ; 5.574      ;
; 14.448 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.169     ; 5.404      ;
; 14.460 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.439     ; 5.122      ;
; 14.461 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.439     ; 5.121      ;
; 14.516 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.439     ; 5.066      ;
; 14.523 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.057     ; 5.441      ;
; 14.524 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.057     ; 5.440      ;
; 14.551 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.030     ; 5.440      ;
; 14.566 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.054     ; 5.401      ;
; 14.590 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; 0.041      ; 5.472      ;
; 14.591 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; 0.041      ; 5.471      ;
; 14.592 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.030     ; 5.399      ;
; 14.622 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.204     ; 5.195      ;
; 14.630 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.819     ; 4.572      ;
; 14.639 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.761      ; 6.190      ;
; 14.639 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.761      ; 6.190      ;
; 14.640 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.768      ; 6.196      ;
; 14.686 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.054     ; 5.281      ;
; 14.688 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.781      ; 6.161      ;
; 14.688 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.781      ; 6.161      ;
; 14.689 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.788      ; 6.167      ;
; 14.738 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.845      ; 6.175      ;
; 14.738 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.845      ; 6.175      ;
; 14.739 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.852      ; 6.181      ;
; 14.770 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.030     ; 5.221      ;
; 14.811 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.054     ; 5.156      ;
; 14.831 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.164     ; 5.026      ;
; 14.832 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.164     ; 5.025      ;
; 14.846 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.478      ; 5.653      ;
; 14.846 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.478      ; 5.653      ;
; 14.889 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.046     ; 5.086      ;
; 14.944 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.194     ; 4.883      ;
; 14.944 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.194     ; 4.883      ;
; 14.944 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.194     ; 4.883      ;
; 14.944 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.194     ; 4.883      ;
; 14.944 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.194     ; 4.883      ;
; 14.944 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.194     ; 4.883      ;
; 14.955 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.057     ; 5.009      ;
; 15.029 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.008     ; 4.984      ;
; 15.033 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.192     ; 4.796      ;
; 15.033 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.192     ; 4.796      ;
; 15.033 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.192     ; 4.796      ;
; 15.033 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.192     ; 4.796      ;
; 15.033 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.192     ; 4.796      ;
; 15.033 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.192     ; 4.796      ;
; 15.033 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.192     ; 4.796      ;
; 15.033 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.192     ; 4.796      ;
; 15.033 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                                ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.192     ; 4.796      ;
; 15.038 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.069     ; 4.914      ;
; 15.038 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.069     ; 4.914      ;
; 15.038 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.069     ; 4.914      ;
; 15.038 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.069     ; 4.914      ;
; 15.038 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.069     ; 4.914      ;
; 15.038 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.069     ; 4.914      ;
; 15.049 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.710      ; 5.729      ;
; 15.049 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.710      ; 5.729      ;
; 15.050 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.717      ; 5.735      ;
; 15.076 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.058     ; 4.887      ;
; 15.225 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 20.000       ; 0.770      ; 5.613      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cam0_pclk'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.208 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.062     ; 7.751      ;
; 12.282 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.083     ; 7.656      ;
; 12.410 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 7.529      ;
; 12.519 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 7.420      ;
; 12.927 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 7.012      ;
; 12.986 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 6.953      ;
; 13.145 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.074     ; 6.802      ;
; 13.170 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 6.769      ;
; 13.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 6.752      ;
; 13.316 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 6.623      ;
; 13.483 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 6.456      ;
; 13.688 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 6.251      ;
; 13.747 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.061     ; 6.213      ;
; 13.754 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 6.185      ;
; 13.821 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 6.118      ;
; 13.949 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.081     ; 5.991      ;
; 13.953 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 5.986      ;
; 13.994 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.061     ; 5.966      ;
; 13.994 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.061     ; 5.966      ;
; 13.995 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.061     ; 5.965      ;
; 14.014 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.061     ; 5.946      ;
; 14.058 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.081     ; 5.882      ;
; 14.068 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 5.871      ;
; 14.068 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 5.871      ;
; 14.069 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 5.870      ;
; 14.088 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 5.851      ;
; 14.181 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 5.758      ;
; 14.196 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.081     ; 5.744      ;
; 14.196 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.081     ; 5.744      ;
; 14.197 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.081     ; 5.743      ;
; 14.216 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.081     ; 5.724      ;
; 14.257 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 5.682      ;
; 14.305 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.081     ; 5.635      ;
; 14.305 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.081     ; 5.635      ;
; 14.306 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.081     ; 5.634      ;
; 14.320 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 5.619      ;
; 14.325 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.081     ; 5.615      ;
; 14.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 5.539      ;
; 14.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 5.537      ;
; 14.425 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.061     ; 5.535      ;
; 14.429 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.061     ; 5.531      ;
; 14.499 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 5.440      ;
; 14.503 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 5.436      ;
; 14.511 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 5.428      ;
; 14.627 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.081     ; 5.313      ;
; 14.631 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.081     ; 5.309      ;
; 14.649 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 5.290      ;
; 14.684 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 5.264      ;
; 14.696 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 5.243      ;
; 14.697 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.062     ; 5.262      ;
; 14.697 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.062     ; 5.262      ;
; 14.736 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.081     ; 5.204      ;
; 14.740 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.081     ; 5.200      ;
; 14.746 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 5.193      ;
; 14.771 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.083     ; 5.167      ;
; 14.771 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.083     ; 5.167      ;
; 14.899 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 5.040      ;
; 14.899 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 5.040      ;
; 14.928 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 5.011      ;
; 14.931 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 5.017      ;
; 14.931 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 5.017      ;
; 14.932 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 5.016      ;
; 14.948 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; sys_clk      ; cam0_pclk   ; 20.000       ; 0.332      ; 5.452      ;
; 14.948 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; sys_clk      ; cam0_pclk   ; 20.000       ; 0.332      ; 5.452      ;
; 14.949 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; sys_clk      ; cam0_pclk   ; 20.000       ; 0.339      ; 5.458      ;
; 14.949 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 4.990      ;
; 14.951 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 4.997      ;
; 15.008 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 4.931      ;
; 15.008 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 4.931      ;
; 15.022 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.311      ; 5.357      ;
; 15.022 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.311      ; 5.357      ;
; 15.023 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.318      ; 5.363      ;
; 15.034 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.062     ; 4.925      ;
; 15.108 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.083     ; 4.830      ;
; 15.150 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.312      ; 5.230      ;
; 15.150 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.312      ; 5.230      ;
; 15.151 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.319      ; 5.236      ;
; 15.177 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 4.762      ;
; 15.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.138      ; 6.973      ;
; 15.233 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.062     ; 4.726      ;
; 15.234 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 4.705      ;
; 15.258 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 4.681      ;
; 15.259 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.312      ; 5.121      ;
; 15.259 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.312      ; 5.121      ;
; 15.260 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.319      ; 5.127      ;
; 15.307 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.083     ; 4.631      ;
; 15.313 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.062     ; 4.646      ;
; 15.315 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; sys_clk      ; cam0_pclk   ; 20.000       ; 0.331      ; 5.084      ;
; 15.315 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; sys_clk      ; cam0_pclk   ; 20.000       ; 0.331      ; 5.084      ;
; 15.316 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; sys_clk      ; cam0_pclk   ; 20.000       ; 0.338      ; 5.090      ;
; 15.345 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 4.594      ;
; 15.362 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 4.586      ;
; 15.366 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 4.582      ;
; 15.383 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.304      ; 4.989      ;
; 15.383 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.304      ; 4.989      ;
; 15.384 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.311      ; 4.995      ;
; 15.387 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.083     ; 4.551      ;
; 15.435 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.082     ; 4.504      ;
; 15.506 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.138      ; 6.653      ;
; 15.511 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.305      ; 4.862      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.050      ; 8.847      ;
; 41.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.046      ; 8.362      ;
; 42.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.049      ; 8.047      ;
; 42.065 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.049      ; 8.005      ;
; 42.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 7.170      ;
; 43.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 7.047      ;
; 43.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 6.711      ;
; 43.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 6.693      ;
; 43.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 6.320      ;
; 43.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 6.240      ;
; 43.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.059      ; 6.114      ;
; 44.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.084      ; 5.800      ;
; 44.880 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 5.214      ;
; 45.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 4.974      ;
; 45.607 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 4.487      ;
; 46.298 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 3.796      ;
; 46.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 3.611      ;
; 46.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.047      ; 3.443      ;
; 46.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.050      ; 3.251      ;
; 46.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.047      ; 3.236      ;
; 47.048 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 3.024      ;
; 47.160 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.051      ; 2.912      ;
; 47.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.050      ; 2.367      ;
; 48.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.047      ; 1.549      ;
; 93.047 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.869      ;
; 93.280 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.640      ;
; 93.292 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 6.615      ;
; 93.309 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.611      ;
; 93.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.598      ;
; 93.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.604      ;
; 93.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.602      ;
; 93.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.601      ;
; 93.332 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.588      ;
; 93.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.587      ;
; 93.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.586      ;
; 93.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.584      ;
; 93.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 6.568      ;
; 93.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 6.568      ;
; 93.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.580      ;
; 93.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.579      ;
; 93.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 6.566      ;
; 93.342 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.578      ;
; 93.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.563      ;
; 93.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.562      ;
; 93.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.561      ;
; 93.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.560      ;
; 93.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.559      ;
; 93.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.558      ;
; 93.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.558      ;
; 93.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.443      ;
; 93.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.439      ;
; 93.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 6.434      ;
; 93.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 6.431      ;
; 93.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.424      ;
; 93.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.404      ;
; 93.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 6.398      ;
; 93.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 6.398      ;
; 93.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 6.395      ;
; 93.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 6.393      ;
; 93.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 6.392      ;
; 93.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.380      ;
; 93.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 6.339      ;
; 93.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.310      ;
; 93.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 6.297      ;
; 93.617 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 6.290      ;
; 93.619 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 6.288      ;
; 93.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 6.287      ;
; 93.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 6.287      ;
; 93.621 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 6.286      ;
; 93.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 6.285      ;
; 93.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 6.284      ;
; 93.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 6.283      ;
; 93.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 6.283      ;
; 93.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.309      ;
; 93.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 6.282      ;
; 93.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.288      ;
; 93.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.288      ;
; 93.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.288      ;
; 93.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.288      ;
; 93.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.288      ;
; 93.645 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.263      ;
; 93.645 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.263      ;
; 93.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.261      ;
; 93.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.258      ;
; 93.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.257      ;
; 93.653 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.256      ;
; 93.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.266      ;
; 93.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.255      ;
; 93.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.254      ;
; 93.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.253      ;
; 93.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.253      ;
; 93.666 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.254      ;
; 93.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.240      ;
; 93.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.240      ;
; 93.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.239      ;
; 93.672 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.260      ;
; 93.673 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 6.235      ;
; 93.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.258      ;
; 93.676 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.256      ;
; 93.676 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 6.231      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cam1_pclk'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.194 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.085      ; 1.533      ;
; 0.321 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.173      ; 1.748      ;
; 0.347 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.173      ; 1.774      ;
; 0.348 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.162      ; 1.764      ;
; 0.398 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.021      ; 1.673      ;
; 0.413 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]                                        ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.194      ; 0.819      ;
; 0.462 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.129      ; 0.803      ;
; 0.467 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.162      ; 1.883      ;
; 0.477 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.812      ; 1.543      ;
; 0.482 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.162      ; 1.898      ;
; 0.485 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.746      ;
; 0.488 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.173      ; 1.915      ;
; 0.492 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.095      ; 1.841      ;
; 0.502 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.162      ; 1.918      ;
; 0.511 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.054      ; 0.777      ;
; 0.527 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.072      ; 0.811      ;
; 0.533 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.054      ; 0.799      ;
; 0.556 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.025      ; 0.793      ;
; 0.559 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.025      ; 0.796      ;
; 0.561 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.054      ; 0.827      ;
; 0.565 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.722      ; 1.541      ;
; 0.566 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.722      ; 1.542      ;
; 0.571 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.106      ; 1.931      ;
; 0.572 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.095      ; 1.921      ;
; 0.587 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.819      ; 1.618      ;
; 0.589 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.722      ; 1.565      ;
; 0.602 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.095      ; 1.951      ;
; 0.609 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.074      ; 1.937      ;
; 0.635 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.095      ; 1.984      ;
; 0.653 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.106      ; 2.013      ;
; 0.654 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.054      ; 0.920      ;
; 0.663 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.128      ; 1.003      ;
; 0.665 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                      ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.106      ; 0.983      ;
; 0.670 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.759      ; 1.683      ;
; 0.683 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.072      ; 0.967      ;
; 0.687 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.074      ; 2.015      ;
; 0.688 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.162      ; 2.104      ;
; 0.697 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                      ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.025      ; 0.934      ;
; 0.698 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.025      ; 0.935      ;
; 0.737 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.008      ; 0.957      ;
; 0.738 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.106      ; 2.098      ;
; 0.741 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.054      ; 1.007      ;
; 0.742 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.054      ; 1.008      ;
; 0.747 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                      ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.025      ; 0.984      ;
; 0.749 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.072      ; 1.033      ;
; 0.755 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.072      ; 1.039      ;
; 0.756 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                         ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.054      ; 1.022      ;
; 0.758 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]                                        ; cam1_pclk    ; cam1_pclk   ; 0.000        ; -0.149     ; 0.821      ;
; 0.773 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.085      ; 2.112      ;
; 0.777 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.095      ; 2.126      ;
; 0.782 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.129      ; 1.123      ;
; 0.785 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.054      ; 1.051      ;
; 0.796 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.173      ; 2.223      ;
; 0.797 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.057      ; 1.066      ;
; 0.797 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.025      ; 1.034      ;
; 0.800 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.008      ; 1.020      ;
; 0.801 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.054      ; 1.067      ;
; 0.801 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.008      ; 1.021      ;
; 0.802 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.054      ; 1.068      ;
; 0.802 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.072      ; 1.086      ;
; 0.803 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.057      ; 1.072      ;
; 0.804 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.054      ; 1.070      ;
; 0.805 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.057      ; 1.074      ;
; 0.809 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.054      ; 1.075      ;
; 0.812 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.057      ; 1.081      ;
; 0.815 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.008      ; 1.035      ;
; 0.816 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.057      ; 1.085      ;
; 0.816 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.106      ; 2.176      ;
; 0.820 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.057      ; 1.089      ;
; 0.821 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.054      ; 1.087      ;
; 0.832 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.032      ; 2.118      ;
; 0.844 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.008      ; 1.064      ;
; 0.846 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.008      ; 1.066      ;
; 0.847 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.074      ; 2.175      ;
; 0.849 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.085      ; 2.188      ;
; 0.858 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.900      ; 2.012      ;
; 0.870 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.021      ; 2.145      ;
; 0.870 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]                                        ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.129      ; 1.211      ;
; 0.870 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.129      ; 1.211      ;
; 0.871 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.129      ; 1.212      ;
; 0.872 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.032      ; 2.158      ;
; 0.884 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.812      ; 1.950      ;
; 0.912 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.863      ; 2.029      ;
; 0.916 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.074      ; 2.244      ;
; 0.917 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.775      ; 1.946      ;
; 0.927 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.129      ; 1.268      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.394 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[1]                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a2~porta_address_reg0                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.129      ;
; 0.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a4~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.484      ; 1.143      ;
; 0.406 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.141      ;
; 0.406 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a20~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.487      ; 1.147      ;
; 0.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a32~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.483      ; 1.145      ;
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a4~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.484      ; 1.147      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a12~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.484      ; 1.154      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.153      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a20~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.487      ; 1.162      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a12~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.484      ; 1.166      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.164      ;
; 0.435 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                                                                                                    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.099      ; 0.746      ;
; 0.436 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                                                                                                    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.098      ; 0.746      ;
; 0.437 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a4~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.172      ;
; 0.443 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a32~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.483      ; 1.180      ;
; 0.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.181      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a8~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.484      ; 1.185      ;
; 0.450 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[3]                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a2~porta_address_reg0                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.185      ;
; 0.450 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[6]                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a6~porta_address_reg0                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.473      ; 1.177      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en0                                                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en0                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag0                                                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag0                                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[22]                                                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[22]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[8]                                                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[8]                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en1                                                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en1                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[8]                                                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[8]                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag1                                                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag1                                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[22]                                                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[22]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed   ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.IDLE                                                                                                                                                                     ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.IDLE                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.SEND_CMD55                                                                                                                                                               ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.SEND_CMD55                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|state.WR_END                                                                                                                                                                 ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|state.WR_END                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cnt_end[1]                                                                                                                                                                   ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cnt_end[1]                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cnt_end[2]                                                                                                                                                                   ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cnt_end[2]                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|state.IDLE                                                                                                                                                                   ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|state.IDLE                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|cs_n                                                                                                                                                                           ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|cs_n                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cs_n                                                                                                                                                                         ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cs_n                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|mosi                                                                                                                                                                           ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|mosi                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                                                           ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                                                           ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cmos0_en                                                                                                                                                                                                                 ; cmos0_en                                                                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cmos1_en                                                                                                                                                                                                                 ; cmos1_en                                                                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cam0_pclk'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.422 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.473      ; 1.149      ;
; 0.425 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.473      ; 1.152      ;
; 0.443 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.473      ; 1.170      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 0.746      ;
; 0.470 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.473      ; 1.197      ;
; 0.482 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.473      ; 1.209      ;
; 0.494 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.478      ; 1.226      ;
; 0.494 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.473      ; 1.221      ;
; 0.502 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                      ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.081      ; 0.795      ;
; 0.504 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.081      ; 0.797      ;
; 0.506 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.474      ; 1.234      ;
; 0.507 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 0.801      ;
; 0.509 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 0.803      ;
; 0.511 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.474      ; 1.239      ;
; 0.524 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 0.818      ;
; 0.531 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.474      ; 1.259      ;
; 0.546 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.473      ; 1.273      ;
; 0.659 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 0.953      ;
; 0.661 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 0.955      ;
; 0.686 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 0.980      ;
; 0.692 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.081      ; 0.985      ;
; 0.695 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 0.989      ;
; 0.707 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.081      ; 1.000      ;
; 0.715 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 1.009      ;
; 0.722 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 1.016      ;
; 0.727 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 1.021      ;
; 0.728 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.487      ; 1.469      ;
; 0.728 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 1.022      ;
; 0.731 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 1.025      ;
; 0.732 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 1.026      ;
; 0.738 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 1.032      ;
; 0.740 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 1.034      ;
; 0.740 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.081      ; 1.033      ;
; 0.742 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                      ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                      ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                      ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.081      ; 1.037      ;
; 0.748 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 1.042      ;
; 0.760 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 1.054      ;
; 0.763 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 1.057      ;
; 0.766 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 1.060      ;
; 0.768 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 1.062      ;
; 0.778 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 1.072      ;
; 0.781 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.488      ; 1.523      ;
; 0.783 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 1.077      ;
; 0.788 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.489      ; 1.531      ;
; 0.795 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.488      ; 1.537      ;
; 0.798 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.478      ; 1.530      ;
; 0.800 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 1.094      ;
; 0.802 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 1.096      ;
; 0.806 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.474      ; 1.534      ;
; 0.806 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 1.100      ;
; 0.807 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 1.101      ;
; 0.814 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.477      ; 1.545      ;
; 0.818 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.474      ; 1.546      ;
; 0.818 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.488      ; 1.560      ;
; 0.821 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.474      ; 1.549      ;
; 0.824 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.474      ; 1.552      ;
; 0.825 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.478      ; 1.557      ;
; 0.827 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.474      ; 1.555      ;
; 0.830 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 1.124      ;
; 0.830 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 1.124      ;
; 0.831 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.488      ; 1.573      ;
; 0.833 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.473      ; 1.560      ;
; 0.836 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.472      ; 1.562      ;
; 0.840 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.474      ; 1.568      ;
; 0.861 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.473      ; 1.588      ;
; 0.864 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.478      ; 1.596      ;
; 0.875 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10]                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.083      ; 1.170      ;
; 0.876 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.478      ; 1.608      ;
; 0.884 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.477      ; 1.615      ;
; 0.887 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 1.181      ;
; 0.900 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 1.194      ;
; 0.906 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 1.200      ;
; 0.916 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 1.210      ;
; 0.923 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 1.217      ;
; 0.936 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 1.230      ;
; 0.941 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.474      ; 1.669      ;
; 0.942 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.082      ; 1.236      ;
; 0.962 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                                        ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.083      ; 1.257      ;
; 0.985 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.473      ; 1.712      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.777      ;
; 0.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.784      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.785      ;
; 0.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.792      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.796      ;
; 0.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.800      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.800      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.804      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cam0_pclk'                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.389 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 6.786      ;
; 15.389 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 6.786      ;
; 15.389 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 6.786      ;
; 15.389 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 6.786      ;
; 15.389 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 6.786      ;
; 15.389 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 6.786      ;
; 15.389 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 6.786      ;
; 15.389 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 6.786      ;
; 15.389 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 6.786      ;
; 15.400 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.161      ; 6.782      ;
; 15.400 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.161      ; 6.782      ;
; 15.400 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.161      ; 6.782      ;
; 15.400 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.161      ; 6.782      ;
; 15.400 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.161      ; 6.782      ;
; 15.400 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.161      ; 6.782      ;
; 15.400 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.161      ; 6.782      ;
; 15.460 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 6.715      ;
; 15.460 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 6.715      ;
; 15.460 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 6.715      ;
; 15.460 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 6.715      ;
; 15.460 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 6.715      ;
; 15.460 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 6.715      ;
; 15.460 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 6.715      ;
; 15.460 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 6.715      ;
; 15.460 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 6.715      ;
; 15.471 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.161      ; 6.711      ;
; 15.471 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.161      ; 6.711      ;
; 15.471 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.161      ; 6.711      ;
; 15.471 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.161      ; 6.711      ;
; 15.471 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.161      ; 6.711      ;
; 15.471 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.161      ; 6.711      ;
; 15.471 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.161      ; 6.711      ;
; 15.734 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.157      ; 6.444      ;
; 15.734 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.157      ; 6.444      ;
; 15.734 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.157      ; 6.444      ;
; 15.734 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.157      ; 6.444      ;
; 15.734 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.157      ; 6.444      ;
; 15.734 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.157      ; 6.444      ;
; 15.734 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.157      ; 6.444      ;
; 15.734 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.157      ; 6.444      ;
; 15.734 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.157      ; 6.444      ;
; 15.745 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.164      ; 6.440      ;
; 15.745 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.164      ; 6.440      ;
; 15.745 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.164      ; 6.440      ;
; 15.745 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.164      ; 6.440      ;
; 15.745 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.164      ; 6.440      ;
; 15.745 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.164      ; 6.440      ;
; 15.745 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.164      ; 6.440      ;
; 16.182 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.153      ; 5.992      ;
; 16.182 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.153      ; 5.992      ;
; 16.182 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.153      ; 5.992      ;
; 16.182 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.153      ; 5.992      ;
; 16.182 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.153      ; 5.992      ;
; 16.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 5.950      ;
; 16.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 5.950      ;
; 16.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 5.950      ;
; 16.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 5.950      ;
; 16.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 5.950      ;
; 16.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 5.950      ;
; 16.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 5.950      ;
; 16.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 5.950      ;
; 16.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 5.950      ;
; 16.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 5.950      ;
; 16.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 5.950      ;
; 16.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 5.950      ;
; 16.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.153      ; 5.921      ;
; 16.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.153      ; 5.921      ;
; 16.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.153      ; 5.921      ;
; 16.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.153      ; 5.921      ;
; 16.253 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.153      ; 5.921      ;
; 16.296 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 5.879      ;
; 16.296 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 5.879      ;
; 16.296 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 5.879      ;
; 16.296 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 5.879      ;
; 16.296 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 5.879      ;
; 16.296 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 5.879      ;
; 16.296 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 5.879      ;
; 16.296 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 5.879      ;
; 16.296 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 5.879      ;
; 16.296 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 5.879      ;
; 16.296 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 5.879      ;
; 16.296 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.154      ; 5.879      ;
; 16.527 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.156      ; 5.650      ;
; 16.527 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.156      ; 5.650      ;
; 16.527 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.156      ; 5.650      ;
; 16.527 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.156      ; 5.650      ;
; 16.527 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.156      ; 5.650      ;
; 16.570 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.157      ; 5.608      ;
; 16.570 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.157      ; 5.608      ;
; 16.570 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.157      ; 5.608      ;
; 16.570 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.157      ; 5.608      ;
; 16.570 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.157      ; 5.608      ;
; 16.570 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.157      ; 5.608      ;
; 16.570 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.157      ; 5.608      ;
; 16.570 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.157      ; 5.608      ;
; 16.570 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.157      ; 5.608      ;
; 16.570 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.157      ; 5.608      ;
; 16.570 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.157      ; 5.608      ;
; 16.570 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam0_pclk   ; 20.000       ; 2.157      ; 5.608      ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cam1_pclk'                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.676 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.303      ; 5.648      ;
; 16.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.343      ; 5.648      ;
; 16.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.343      ; 5.648      ;
; 16.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.343      ; 5.648      ;
; 16.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.343      ; 5.648      ;
; 16.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.343      ; 5.648      ;
; 16.747 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.303      ; 5.577      ;
; 16.779 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.997      ; 5.239      ;
; 16.786 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.306      ; 5.541      ;
; 16.786 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.306      ; 5.541      ;
; 16.786 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.306      ; 5.541      ;
; 16.786 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.306      ; 5.541      ;
; 16.786 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.306      ; 5.541      ;
; 16.786 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.306      ; 5.541      ;
; 16.787 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.343      ; 5.577      ;
; 16.787 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.343      ; 5.577      ;
; 16.787 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.343      ; 5.577      ;
; 16.787 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.343      ; 5.577      ;
; 16.787 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.343      ; 5.577      ;
; 16.807 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.044      ; 5.258      ;
; 16.807 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.044      ; 5.258      ;
; 16.807 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.044      ; 5.258      ;
; 16.807 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.044      ; 5.258      ;
; 16.807 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.044      ; 5.258      ;
; 16.825 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.345      ; 5.541      ;
; 16.825 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.345      ; 5.541      ;
; 16.825 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.345      ; 5.541      ;
; 16.825 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.345      ; 5.541      ;
; 16.847 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.084      ; 5.258      ;
; 16.847 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.084      ; 5.258      ;
; 16.847 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.084      ; 5.258      ;
; 16.847 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.084      ; 5.258      ;
; 16.847 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.084      ; 5.258      ;
; 16.847 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.084      ; 5.258      ;
; 16.847 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.084      ; 5.258      ;
; 16.847 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.084      ; 5.258      ;
; 16.847 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.084      ; 5.258      ;
; 16.847 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.084      ; 5.258      ;
; 16.847 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.084      ; 5.258      ;
; 16.850 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.997      ; 5.168      ;
; 16.857 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.306      ; 5.470      ;
; 16.857 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.306      ; 5.470      ;
; 16.857 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.306      ; 5.470      ;
; 16.857 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.306      ; 5.470      ;
; 16.857 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.306      ; 5.470      ;
; 16.857 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.306      ; 5.470      ;
; 16.878 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.044      ; 5.187      ;
; 16.878 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.044      ; 5.187      ;
; 16.878 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.044      ; 5.187      ;
; 16.878 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.044      ; 5.187      ;
; 16.878 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.044      ; 5.187      ;
; 16.896 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.345      ; 5.470      ;
; 16.896 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.345      ; 5.470      ;
; 16.896 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.345      ; 5.470      ;
; 16.896 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.345      ; 5.470      ;
; 16.918 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.084      ; 5.187      ;
; 16.918 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.084      ; 5.187      ;
; 16.918 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.084      ; 5.187      ;
; 16.918 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.084      ; 5.187      ;
; 16.918 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.084      ; 5.187      ;
; 16.918 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.084      ; 5.187      ;
; 16.918 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.084      ; 5.187      ;
; 16.918 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.084      ; 5.187      ;
; 16.918 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.084      ; 5.187      ;
; 16.918 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.084      ; 5.187      ;
; 16.918 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.084      ; 5.187      ;
; 17.021 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.306      ; 5.306      ;
; 17.061 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.346      ; 5.306      ;
; 17.061 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.346      ; 5.306      ;
; 17.061 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.346      ; 5.306      ;
; 17.061 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.346      ; 5.306      ;
; 17.061 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.346      ; 5.306      ;
; 17.124 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.000      ; 4.897      ;
; 17.131 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.309      ; 5.199      ;
; 17.131 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.309      ; 5.199      ;
; 17.131 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.309      ; 5.199      ;
; 17.131 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.309      ; 5.199      ;
; 17.131 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.309      ; 5.199      ;
; 17.131 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.309      ; 5.199      ;
; 17.152 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.047      ; 4.916      ;
; 17.152 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.047      ; 4.916      ;
; 17.152 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.047      ; 4.916      ;
; 17.152 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.047      ; 4.916      ;
; 17.152 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.047      ; 4.916      ;
; 17.170 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.348      ; 5.199      ;
; 17.170 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.348      ; 5.199      ;
; 17.170 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.348      ; 5.199      ;
; 17.170 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.348      ; 5.199      ;
; 17.192 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.087      ; 4.916      ;
; 17.192 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.087      ; 4.916      ;
; 17.192 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.087      ; 4.916      ;
; 17.192 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.087      ; 4.916      ;
; 17.192 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.087      ; 4.916      ;
; 17.192 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.087      ; 4.916      ;
; 17.192 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.087      ; 4.916      ;
; 17.192 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.087      ; 4.916      ;
; 17.192 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.087      ; 4.916      ;
; 17.192 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.087      ; 4.916      ;
; 17.192 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.087      ; 4.916      ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'sys_clk'                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.744 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.098     ; 3.179      ;
; 16.744 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.098     ; 3.179      ;
; 16.744 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.098     ; 3.179      ;
; 16.744 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.098     ; 3.179      ;
; 16.744 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.098     ; 3.179      ;
; 16.757 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.086     ; 3.178      ;
; 16.795 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.097     ; 3.129      ;
; 16.795 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.097     ; 3.129      ;
; 16.795 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.097     ; 3.129      ;
; 16.795 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.097     ; 3.129      ;
; 16.795 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.097     ; 3.129      ;
; 17.004 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.098     ; 2.919      ;
; 17.004 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.098     ; 2.919      ;
; 17.004 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.098     ; 2.919      ;
; 17.004 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.098     ; 2.919      ;
; 17.004 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.098     ; 2.919      ;
; 17.004 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.098     ; 2.919      ;
; 17.046 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.098     ; 2.877      ;
; 17.046 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.098     ; 2.877      ;
; 17.046 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.098     ; 2.877      ;
; 17.166 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.782      ;
; 17.166 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.782      ;
; 17.166 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.782      ;
; 17.166 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.782      ;
; 17.166 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 2.782      ;
; 17.416 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.097     ; 2.508      ;
; 17.416 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.097     ; 2.508      ;
; 17.416 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.097     ; 2.508      ;
; 17.416 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.097     ; 2.508      ;
; 17.416 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.097     ; 2.508      ;
; 17.416 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.097     ; 2.508      ;
; 17.425 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 2.502      ;
; 17.425 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 2.502      ;
; 17.451 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.097     ; 2.473      ;
; 17.451 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.097     ; 2.473      ;
; 17.451 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.097     ; 2.473      ;
; 17.451 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.097     ; 2.473      ;
; 17.451 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.097     ; 2.473      ;
; 17.451 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.097     ; 2.473      ;
; 17.493 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 2.448      ;
; 17.493 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 2.448      ;
; 17.493 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 2.448      ;
; 17.826 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 2.115      ;
; 18.303 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 1.637      ;
+--------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.049      ; 2.378      ;
; 94.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.066      ;
; 94.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.066      ;
; 94.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.066      ;
; 94.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.066      ;
; 94.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.066      ;
; 94.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.066      ;
; 94.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.066      ;
; 94.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.066      ;
; 94.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.066      ;
; 94.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.066      ;
; 94.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.066      ;
; 94.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.066      ;
; 94.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.066      ;
; 94.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.066      ;
; 94.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.066      ;
; 94.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.066      ;
; 94.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.989      ;
; 94.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.989      ;
; 94.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.989      ;
; 94.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.989      ;
; 94.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.989      ;
; 94.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.989      ;
; 94.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.989      ;
; 94.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.989      ;
; 94.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.989      ;
; 94.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.989      ;
; 94.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.989      ;
; 95.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.585      ;
; 95.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.585      ;
; 95.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.585      ;
; 95.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.585      ;
; 95.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.585      ;
; 95.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.294      ;
; 95.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.294      ;
; 95.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.294      ;
; 95.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.294      ;
; 95.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.294      ;
; 95.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.294      ;
; 95.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.294      ;
; 95.637 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.287      ;
; 95.637 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.287      ;
; 95.637 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.287      ;
; 95.637 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.287      ;
; 95.637 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.287      ;
; 95.637 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.287      ;
; 95.637 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.287      ;
; 95.637 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.287      ;
; 95.637 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.287      ;
; 95.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.280      ;
; 95.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.280      ;
; 95.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.280      ;
; 95.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.280      ;
; 95.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.280      ;
; 95.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.280      ;
; 95.639 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.280      ;
; 95.641 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.278      ;
; 95.641 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.278      ;
; 95.641 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.278      ;
; 95.641 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.278      ;
; 95.641 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.278      ;
; 95.641 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.278      ;
; 95.662 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.257      ;
; 95.662 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.257      ;
; 95.662 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.257      ;
; 95.662 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.257      ;
; 95.662 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.257      ;
; 95.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.261      ;
; 95.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.261      ;
; 95.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.261      ;
; 95.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.261      ;
; 95.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.261      ;
; 95.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.261      ;
; 95.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.232      ;
; 95.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.232      ;
; 95.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.232      ;
; 95.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.232      ;
; 95.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.232      ;
; 95.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.232      ;
; 95.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.232      ;
; 95.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.232      ;
; 95.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.224      ;
; 95.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.224      ;
; 95.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.224      ;
; 95.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.224      ;
; 95.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.224      ;
; 95.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.224      ;
; 95.974 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.947      ;
; 95.974 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.947      ;
; 95.974 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.947      ;
; 95.974 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.947      ;
; 95.974 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.947      ;
; 95.974 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.947      ;
; 95.974 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.947      ;
; 95.974 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.947      ;
; 95.974 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.947      ;
; 95.974 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.947      ;
; 95.974 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.947      ;
; 95.974 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.947      ;
; 95.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 3.931      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'sys_clk'                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.187 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.480      ;
; 1.628 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.922      ;
; 1.955 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 2.249      ;
; 1.955 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 2.249      ;
; 1.955 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 2.249      ;
; 1.985 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.077      ; 2.274      ;
; 1.985 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.077      ; 2.274      ;
; 1.985 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.077      ; 2.274      ;
; 1.985 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.077      ; 2.274      ;
; 1.985 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.077      ; 2.274      ;
; 1.985 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.077      ; 2.274      ;
; 1.988 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.077      ; 2.277      ;
; 1.988 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.077      ; 2.277      ;
; 1.988 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.077      ; 2.277      ;
; 1.988 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.077      ; 2.277      ;
; 1.988 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.077      ; 2.277      ;
; 1.988 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.077      ; 2.277      ;
; 2.000 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 2.292      ;
; 2.000 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 2.292      ;
; 2.210 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.090      ; 2.512      ;
; 2.210 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.090      ; 2.512      ;
; 2.210 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.090      ; 2.512      ;
; 2.210 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.090      ; 2.512      ;
; 2.210 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.090      ; 2.512      ;
; 2.337 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 2.625      ;
; 2.337 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 2.625      ;
; 2.337 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 2.625      ;
; 2.357 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 2.645      ;
; 2.357 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 2.645      ;
; 2.357 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 2.645      ;
; 2.357 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 2.645      ;
; 2.357 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 2.645      ;
; 2.357 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 2.645      ;
; 2.523 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 2.811      ;
; 2.523 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 2.811      ;
; 2.523 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 2.811      ;
; 2.523 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 2.811      ;
; 2.523 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 2.811      ;
; 2.568 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.076      ; 2.856      ;
; 2.574 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 2.861      ;
; 2.574 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 2.861      ;
; 2.574 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 2.861      ;
; 2.574 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 2.861      ;
; 2.574 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.075      ; 2.861      ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.862      ;
; 1.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.862      ;
; 1.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.862      ;
; 1.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.862      ;
; 1.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.862      ;
; 1.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.862      ;
; 1.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.862      ;
; 1.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.862      ;
; 1.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.862      ;
; 1.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.862      ;
; 1.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.862      ;
; 1.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.862      ;
; 1.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.862      ;
; 1.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.862      ;
; 1.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.862      ;
; 1.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.903      ;
; 1.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.903      ;
; 1.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.903      ;
; 1.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.903      ;
; 1.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.943      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.996      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.996      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.996      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.996      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.996      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.996      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.996      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.996      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.996      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.996      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.996      ;
; 1.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.996      ;
; 1.771 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.056      ;
; 1.771 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.056      ;
; 1.771 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.056      ;
; 1.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.055      ;
; 1.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.055      ;
; 1.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.055      ;
; 1.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.055      ;
; 1.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.055      ;
; 1.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.055      ;
; 1.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.055      ;
; 1.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.055      ;
; 1.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.055      ;
; 1.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.055      ;
; 1.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.055      ;
; 1.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.055      ;
; 1.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.125      ;
; 1.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.125      ;
; 1.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.125      ;
; 1.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.125      ;
; 1.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.125      ;
; 1.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.125      ;
; 1.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.125      ;
; 1.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.125      ;
; 1.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.125      ;
; 1.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.125      ;
; 1.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.125      ;
; 1.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.290      ;
; 2.075 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.364      ;
; 2.075 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.364      ;
; 2.075 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.364      ;
; 2.075 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.364      ;
; 2.075 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.364      ;
; 2.075 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.364      ;
; 2.075 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.364      ;
; 2.075 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.364      ;
; 2.075 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.364      ;
; 2.075 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.364      ;
; 2.075 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.364      ;
; 2.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.631      ;
; 2.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.631      ;
; 2.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.631      ;
; 2.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.631      ;
; 2.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.631      ;
; 2.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.631      ;
; 2.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.631      ;
; 2.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.631      ;
; 2.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.631      ;
; 2.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.631      ;
; 2.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.631      ;
; 2.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.650      ;
; 2.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.650      ;
; 2.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.650      ;
; 2.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.650      ;
; 2.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.650      ;
; 2.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.650      ;
; 2.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.650      ;
; 2.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.650      ;
; 2.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.650      ;
; 2.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.650      ;
; 2.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.646      ;
; 2.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.646      ;
; 2.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.646      ;
; 2.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.687      ;
; 2.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.687      ;
; 2.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.687      ;
; 2.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.687      ;
; 2.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.687      ;
; 2.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.836      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cam1_pclk'                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.636 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.887      ; 4.735      ;
; 1.636 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.887      ; 4.735      ;
; 1.636 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.887      ; 4.735      ;
; 1.636 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.887      ; 4.735      ;
; 1.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.614      ; 4.491      ;
; 1.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.614      ; 4.491      ;
; 1.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.614      ; 4.491      ;
; 1.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.614      ; 4.491      ;
; 1.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.614      ; 4.491      ;
; 1.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.614      ; 4.491      ;
; 1.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.614      ; 4.491      ;
; 1.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.614      ; 4.491      ;
; 1.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.614      ; 4.491      ;
; 1.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.614      ; 4.491      ;
; 1.665 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.614      ; 4.491      ;
; 1.677 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.846      ; 4.735      ;
; 1.677 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.846      ; 4.735      ;
; 1.677 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.846      ; 4.735      ;
; 1.677 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.846      ; 4.735      ;
; 1.677 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.846      ; 4.735      ;
; 1.677 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.846      ; 4.735      ;
; 1.706 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.573      ; 4.491      ;
; 1.706 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.573      ; 4.491      ;
; 1.706 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.573      ; 4.491      ;
; 1.706 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.573      ; 4.491      ;
; 1.706 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.573      ; 4.491      ;
; 1.743 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.885      ; 4.840      ;
; 1.743 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.885      ; 4.840      ;
; 1.743 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.885      ; 4.840      ;
; 1.743 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.885      ; 4.840      ;
; 1.743 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.885      ; 4.840      ;
; 1.746 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.524      ; 4.482      ;
; 1.785 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.843      ; 4.840      ;
; 1.981 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.884      ; 5.077      ;
; 1.981 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.884      ; 5.077      ;
; 1.981 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.884      ; 5.077      ;
; 1.981 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.884      ; 5.077      ;
; 2.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.884      ; 5.098      ;
; 2.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.884      ; 5.098      ;
; 2.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.884      ; 5.098      ;
; 2.002 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.884      ; 5.098      ;
; 2.010 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.611      ; 4.833      ;
; 2.010 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.611      ; 4.833      ;
; 2.010 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.611      ; 4.833      ;
; 2.010 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.611      ; 4.833      ;
; 2.010 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.611      ; 4.833      ;
; 2.010 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.611      ; 4.833      ;
; 2.010 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.611      ; 4.833      ;
; 2.010 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.611      ; 4.833      ;
; 2.010 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.611      ; 4.833      ;
; 2.010 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.611      ; 4.833      ;
; 2.010 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.611      ; 4.833      ;
; 2.022 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.843      ; 5.077      ;
; 2.022 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.843      ; 5.077      ;
; 2.022 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.843      ; 5.077      ;
; 2.022 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.843      ; 5.077      ;
; 2.022 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.843      ; 5.077      ;
; 2.022 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.843      ; 5.077      ;
; 2.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.611      ; 4.854      ;
; 2.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.611      ; 4.854      ;
; 2.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.611      ; 4.854      ;
; 2.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.611      ; 4.854      ;
; 2.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.611      ; 4.854      ;
; 2.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.611      ; 4.854      ;
; 2.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.611      ; 4.854      ;
; 2.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.611      ; 4.854      ;
; 2.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.611      ; 4.854      ;
; 2.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.611      ; 4.854      ;
; 2.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.611      ; 4.854      ;
; 2.043 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.843      ; 5.098      ;
; 2.043 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.843      ; 5.098      ;
; 2.043 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.843      ; 5.098      ;
; 2.043 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.843      ; 5.098      ;
; 2.043 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.843      ; 5.098      ;
; 2.043 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.843      ; 5.098      ;
; 2.051 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.570      ; 4.833      ;
; 2.051 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.570      ; 4.833      ;
; 2.051 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.570      ; 4.833      ;
; 2.051 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.570      ; 4.833      ;
; 2.051 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.570      ; 4.833      ;
; 2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.570      ; 4.854      ;
; 2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.570      ; 4.854      ;
; 2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.570      ; 4.854      ;
; 2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.570      ; 4.854      ;
; 2.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.570      ; 4.854      ;
; 2.088 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.882      ; 5.182      ;
; 2.088 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.882      ; 5.182      ;
; 2.088 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.882      ; 5.182      ;
; 2.088 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.882      ; 5.182      ;
; 2.088 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.882      ; 5.182      ;
; 2.091 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.521      ; 4.824      ;
; 2.109 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.882      ; 5.203      ;
; 2.109 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.882      ; 5.203      ;
; 2.109 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.882      ; 5.203      ;
; 2.109 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.882      ; 5.203      ;
; 2.109 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.882      ; 5.203      ;
; 2.112 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.521      ; 4.845      ;
; 2.130 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.840      ; 5.182      ;
; 2.151 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.840      ; 5.203      ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cam0_pclk'                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.679      ; 5.112      ;
; 2.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.679      ; 5.112      ;
; 2.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.679      ; 5.112      ;
; 2.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.679      ; 5.112      ;
; 2.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.679      ; 5.112      ;
; 2.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.679      ; 5.112      ;
; 2.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.679      ; 5.112      ;
; 2.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.679      ; 5.112      ;
; 2.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.679      ; 5.112      ;
; 2.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.679      ; 5.112      ;
; 2.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.679      ; 5.112      ;
; 2.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.679      ; 5.112      ;
; 2.276 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.678      ; 5.166      ;
; 2.276 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.678      ; 5.166      ;
; 2.276 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.678      ; 5.166      ;
; 2.276 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.678      ; 5.166      ;
; 2.276 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.678      ; 5.166      ;
; 2.566 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 5.454      ;
; 2.566 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 5.454      ;
; 2.566 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 5.454      ;
; 2.566 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 5.454      ;
; 2.566 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 5.454      ;
; 2.566 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 5.454      ;
; 2.566 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 5.454      ;
; 2.566 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 5.454      ;
; 2.566 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 5.454      ;
; 2.566 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 5.454      ;
; 2.566 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 5.454      ;
; 2.566 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 5.454      ;
; 2.587 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 5.475      ;
; 2.587 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 5.475      ;
; 2.587 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 5.475      ;
; 2.587 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 5.475      ;
; 2.587 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 5.475      ;
; 2.587 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 5.475      ;
; 2.587 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 5.475      ;
; 2.587 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 5.475      ;
; 2.587 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 5.475      ;
; 2.587 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 5.475      ;
; 2.587 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 5.475      ;
; 2.587 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 5.475      ;
; 2.621 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.675      ; 5.508      ;
; 2.621 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.675      ; 5.508      ;
; 2.621 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.675      ; 5.508      ;
; 2.621 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.675      ; 5.508      ;
; 2.621 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.675      ; 5.508      ;
; 2.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.675      ; 5.529      ;
; 2.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.675      ; 5.529      ;
; 2.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.675      ; 5.529      ;
; 2.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.675      ; 5.529      ;
; 2.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.675      ; 5.529      ;
; 2.953 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.687      ; 5.852      ;
; 2.953 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.687      ; 5.852      ;
; 2.953 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.687      ; 5.852      ;
; 2.953 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.687      ; 5.852      ;
; 2.953 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.687      ; 5.852      ;
; 2.953 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.687      ; 5.852      ;
; 2.953 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.687      ; 5.852      ;
; 2.963 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.679      ; 5.854      ;
; 2.963 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.679      ; 5.854      ;
; 2.963 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.679      ; 5.854      ;
; 2.963 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.679      ; 5.854      ;
; 2.963 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.679      ; 5.854      ;
; 2.963 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.679      ; 5.854      ;
; 2.963 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.679      ; 5.854      ;
; 2.963 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.679      ; 5.854      ;
; 2.963 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.679      ; 5.854      ;
; 3.298 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.684      ; 6.194      ;
; 3.298 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.684      ; 6.194      ;
; 3.298 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.684      ; 6.194      ;
; 3.298 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.684      ; 6.194      ;
; 3.298 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.684      ; 6.194      ;
; 3.298 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.684      ; 6.194      ;
; 3.298 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.684      ; 6.194      ;
; 3.308 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 6.196      ;
; 3.308 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 6.196      ;
; 3.308 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 6.196      ;
; 3.308 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 6.196      ;
; 3.308 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 6.196      ;
; 3.308 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 6.196      ;
; 3.308 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 6.196      ;
; 3.308 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 6.196      ;
; 3.308 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 6.196      ;
; 3.319 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.684      ; 6.215      ;
; 3.319 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.684      ; 6.215      ;
; 3.319 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.684      ; 6.215      ;
; 3.319 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.684      ; 6.215      ;
; 3.319 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.684      ; 6.215      ;
; 3.319 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.684      ; 6.215      ;
; 3.319 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.684      ; 6.215      ;
; 3.329 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 6.217      ;
; 3.329 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 6.217      ;
; 3.329 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 6.217      ;
; 3.329 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 6.217      ;
; 3.329 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 6.217      ;
; 3.329 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 6.217      ;
; 3.329 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 6.217      ;
; 3.329 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 6.217      ;
; 3.329 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.676      ; 6.217      ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a12~porta_we_reg       ;
; 9.620 ; 9.855        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.620 ; 9.855        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 9.621 ; 9.856        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a24~porta_address_reg0 ;
; 9.621 ; 9.856        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a24~porta_we_reg       ;
; 9.621 ; 9.856        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a36~porta_address_reg0 ;
; 9.621 ; 9.856        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a36~porta_we_reg       ;
; 9.622 ; 9.857        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.622 ; 9.857        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a4~porta_we_reg        ;
; 9.622 ; 9.857        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.622 ; 9.857        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a8~porta_we_reg        ;
; 9.623 ; 9.858        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.623 ; 9.858        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a16~porta_we_reg       ;
; 9.623 ; 9.858        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a24~porta_datain_reg0  ;
; 9.623 ; 9.858        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a32~porta_address_reg0 ;
; 9.623 ; 9.858        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a32~porta_we_reg       ;
; 9.623 ; 9.858        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a36~porta_datain_reg0  ;
; 9.624 ; 9.859        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a20~porta_address_reg0 ;
; 9.624 ; 9.859        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a20~porta_we_reg       ;
; 9.624 ; 9.859        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a28~porta_address_reg0 ;
; 9.624 ; 9.859        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a28~porta_we_reg       ;
; 9.624 ; 9.859        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 9.624 ; 9.859        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 9.625 ; 9.860        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 9.625 ; 9.860        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a32~porta_datain_reg0  ;
; 9.626 ; 9.861        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 9.626 ; 9.861        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 9.641 ; 9.876        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                                                                 ;
; 9.641 ; 9.876        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                                                                ;
; 9.641 ; 9.876        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                                                                ;
; 9.641 ; 9.876        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                                                                ;
; 9.641 ; 9.876        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                                                                ;
; 9.641 ; 9.876        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                                                                ;
; 9.641 ; 9.876        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                                                                ;
; 9.641 ; 9.876        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                                                                 ;
; 9.641 ; 9.876        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                                                                 ;
; 9.641 ; 9.876        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                                                                 ;
; 9.641 ; 9.876        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                                                                 ;
; 9.641 ; 9.876        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                                                                 ;
; 9.641 ; 9.876        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                                                                 ;
; 9.641 ; 9.876        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                                                                ;
; 9.641 ; 9.876        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                                                                ;
; 9.641 ; 9.876        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                                                                ;
; 9.641 ; 9.876        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                                                                ;
; 9.641 ; 9.876        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                                                                ;
; 9.641 ; 9.876        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                                                                ;
; 9.641 ; 9.876        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                                                                 ;
; 9.641 ; 9.876        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                                                                 ;
; 9.641 ; 9.876        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                                                                 ;
; 9.641 ; 9.876        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                                                                 ;
; 9.641 ; 9.876        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                                                                 ;
; 9.641 ; 9.876        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                                                                 ;
; 9.641 ; 9.876        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                                                                 ;
; 9.641 ; 9.876        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                                                                 ;
; 9.641 ; 9.876        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                                                                 ;
; 9.642 ; 9.877        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0                                        ;
; 9.642 ; 9.877        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a1~portb_address_reg0                                        ;
; 9.642 ; 9.877        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a6~portb_address_reg0                                        ;
; 9.642 ; 9.877        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0                                        ;
; 9.642 ; 9.877        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a1~portb_address_reg0                                        ;
; 9.642 ; 9.877        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a2~portb_address_reg0                                        ;
; 9.642 ; 9.877        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a6~portb_address_reg0                                        ;
; 9.643 ; 9.878        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                                                                 ;
; 9.643 ; 9.878        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                                                                 ;
; 9.643 ; 9.878        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                                                                 ;
; 9.643 ; 9.878        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                                                                 ;
; 9.644 ; 9.879        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a2~portb_address_reg0                                        ;
; 9.657 ; 9.892        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a1~porta_address_reg0                                        ;
; 9.657 ; 9.892        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a1~porta_we_reg                                              ;
; 9.658 ; 9.893        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0                                        ;
; 9.658 ; 9.893        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg                                              ;
; 9.659 ; 9.894        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a1~porta_address_reg0                                        ;
; 9.659 ; 9.894        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a1~porta_we_reg                                              ;
; 9.659 ; 9.894        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a1~porta_datain_reg0                                         ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0                                         ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a2~porta_address_reg0                                        ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a2~porta_we_reg                                              ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a6~porta_address_reg0                                        ;
; 9.660 ; 9.895        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a6~porta_we_reg                                              ;
; 9.661 ; 9.896        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a1~porta_datain_reg0                                         ;
; 9.662 ; 9.897        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a2~porta_datain_reg0                                         ;
; 9.662 ; 9.897        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a6~porta_datain_reg0                                         ;
; 9.663 ; 9.898        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_address_reg0                                                                                     ;
; 9.663 ; 9.898        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_we_reg                                                                                           ;
; 9.663 ; 9.898        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a6~porta_address_reg0                                        ;
; 9.663 ; 9.898        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a6~porta_we_reg                                              ;
; 9.663 ; 9.898        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0                                        ;
; 9.663 ; 9.898        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg                                              ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                      ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a2~porta_address_reg0                                        ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a2~porta_we_reg                                              ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a6~porta_datain_reg0                                         ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0                                         ;
; 9.667 ; 9.902        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a2~porta_datain_reg0                                         ;
; 9.677 ; 9.912        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                                                                 ;
; 9.677 ; 9.912        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                                                                 ;
; 9.677 ; 9.912        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                                                                 ;
+-------+--------------+----------------+-----------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cam1_pclk'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.623 ; 9.843        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ;
; 9.623 ; 9.843        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ;
; 9.653 ; 9.873        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10]                                       ;
; 9.653 ; 9.873        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]                                        ;
; 9.653 ; 9.873        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                                        ;
; 9.657 ; 9.877        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                       ;
; 9.657 ; 9.877        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ;
; 9.657 ; 9.877        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                      ;
; 9.657 ; 9.877        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                       ;
; 9.657 ; 9.877        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                       ;
; 9.657 ; 9.877        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                       ;
; 9.657 ; 9.892        ; 0.235          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; 9.658 ; 9.878        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                       ;
; 9.660 ; 9.895        ; 0.235          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; 9.660 ; 9.895        ; 0.235          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ;
; 9.666 ; 9.886        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                      ;
; 9.666 ; 9.886        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                       ;
; 9.666 ; 9.886        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                       ;
; 9.666 ; 9.886        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                       ;
; 9.666 ; 9.886        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                       ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                         ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                       ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                       ;
; 9.667 ; 9.887        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                       ;
; 9.670 ; 9.905        ; 0.235          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; 9.673 ; 9.908        ; 0.235          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; 9.673 ; 9.908        ; 0.235          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ;
; 9.674 ; 9.909        ; 0.235          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; 9.675 ; 9.910        ; 0.235          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; 9.677 ; 9.912        ; 0.235          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; 9.677 ; 9.912        ; 0.235          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; 9.678 ; 9.913        ; 0.235          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; 9.678 ; 9.913        ; 0.235          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; 9.692 ; 9.912        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ;
; 9.692 ; 9.912        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ;
; 9.692 ; 9.912        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ;
; 9.692 ; 9.912        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ;
; 9.692 ; 9.912        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ;
; 9.692 ; 9.912        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ;
; 9.692 ; 9.912        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ;
; 9.692 ; 9.912        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ;
; 9.692 ; 9.912        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                                ;
; 9.694 ; 9.914        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ;
; 9.694 ; 9.914        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                      ;
; 9.694 ; 9.914        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                      ;
; 9.694 ; 9.914        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                       ;
; 9.694 ; 9.914        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                       ;
; 9.695 ; 9.915        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ;
; 9.695 ; 9.915        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ;
; 9.695 ; 9.915        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ;
; 9.695 ; 9.915        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ;
; 9.695 ; 9.915        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ;
; 9.695 ; 9.915        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ;
; 9.701 ; 9.921        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ;
; 9.701 ; 9.921        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ;
; 9.701 ; 9.921        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ;
; 9.701 ; 9.921        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0]                                        ;
; 9.701 ; 9.921        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1]                                        ;
; 9.701 ; 9.921        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[6]                                        ;
; 9.701 ; 9.921        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]                                        ;
; 9.701 ; 9.921        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                                            ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                       ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                       ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                       ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                       ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                         ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                         ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                                       ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[3]                                        ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[4]                                        ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]                                        ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]                                        ;
; 9.841 ; 10.076       ; 0.235          ; Low Pulse Width  ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; 9.841 ; 10.076       ; 0.235          ; Low Pulse Width  ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; 9.841 ; 10.076       ; 0.235          ; Low Pulse Width  ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; 9.841 ; 10.076       ; 0.235          ; Low Pulse Width  ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; 9.843 ; 10.078       ; 0.235          ; Low Pulse Width  ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; 9.843 ; 10.078       ; 0.235          ; Low Pulse Width  ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; 9.845 ; 10.080       ; 0.235          ; Low Pulse Width  ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; 9.845 ; 10.080       ; 0.235          ; Low Pulse Width  ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ;
; 9.847 ; 10.082       ; 0.235          ; Low Pulse Width  ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; 9.859 ; 9.859        ; 0.000          ; High Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a12|clk0                                                                                   ;
; 9.860 ; 10.095       ; 0.235          ; Low Pulse Width  ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; 9.860 ; 10.095       ; 0.235          ; Low Pulse Width  ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ;
; 9.862 ; 10.097       ; 0.235          ; Low Pulse Width  ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
+-------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cam0_pclk'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.666 ; 9.901        ; 0.235          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; 9.666 ; 9.901        ; 0.235          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ;
; 9.668 ; 9.903        ; 0.235          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; 9.670 ; 9.905        ; 0.235          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; 9.670 ; 9.905        ; 0.235          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ;
; 9.670 ; 9.905        ; 0.235          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; 9.670 ; 9.905        ; 0.235          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; 9.670 ; 9.905        ; 0.235          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; 9.670 ; 9.905        ; 0.235          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; 9.672 ; 9.907        ; 0.235          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; 9.672 ; 9.907        ; 0.235          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; 9.672 ; 9.907        ; 0.235          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                         ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                         ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0]                                        ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10]                                       ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                                       ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1]                                        ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]                                        ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[3]                                        ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[4]                                        ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]                                        ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[6]                                        ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]                                        ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]                                        ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                                        ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                                ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                                            ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                         ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                       ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                       ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                       ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                       ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                       ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                       ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                       ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                       ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                       ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                      ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                      ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                      ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                      ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                       ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                       ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                       ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                       ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                       ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                       ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                       ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                       ;
; 9.782 ; 10.002       ; 0.220          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                       ;
; 9.809 ; 9.997        ; 0.188          ; Low Pulse Width  ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                                            ;
; 9.809 ; 9.997        ; 0.188          ; Low Pulse Width  ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                         ;
; 9.809 ; 9.997        ; 0.188          ; Low Pulse Width  ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                       ;
; 9.809 ; 9.997        ; 0.188          ; Low Pulse Width  ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                       ;
; 9.809 ; 9.997        ; 0.188          ; Low Pulse Width  ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                       ;
; 9.809 ; 9.997        ; 0.188          ; Low Pulse Width  ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                       ;
; 9.809 ; 9.997        ; 0.188          ; Low Pulse Width  ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                       ;
; 9.809 ; 9.997        ; 0.188          ; Low Pulse Width  ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                       ;
; 9.809 ; 9.997        ; 0.188          ; Low Pulse Width  ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                       ;
; 9.809 ; 9.997        ; 0.188          ; Low Pulse Width  ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                       ;
; 9.809 ; 9.997        ; 0.188          ; Low Pulse Width  ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                       ;
; 9.809 ; 9.997        ; 0.188          ; Low Pulse Width  ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ;
; 9.809 ; 9.997        ; 0.188          ; Low Pulse Width  ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ;
+-------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.590 ; 49.825       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a12~portb_address_reg0                                                         ;
; 49.593 ; 49.828       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a24~portb_address_reg0                                                         ;
; 49.593 ; 49.828       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a32~portb_address_reg0                                                         ;
; 49.593 ; 49.828       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.594 ; 49.829       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a4~portb_address_reg0                                                          ;
; 49.595 ; 49.830       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.595 ; 49.830       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a16~portb_address_reg0                                                         ;
; 49.595 ; 49.830       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a8~portb_address_reg0                                                          ;
; 49.596 ; 49.831       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a20~portb_address_reg0                                                         ;
; 49.596 ; 49.831       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a28~portb_address_reg0                                                         ;
; 49.660 ; 49.880       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ;
; 49.713 ; 49.901       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                    ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                   ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                   ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                   ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                   ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                   ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                   ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                    ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                    ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                    ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                    ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                    ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                    ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                    ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                    ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                   ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                   ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                   ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                   ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                   ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]                                                                                                   ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                                                                   ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                    ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                 ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                    ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                    ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                    ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                    ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                    ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                    ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                    ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ;
; 49.716 ; 49.904       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.129  ; 2.427  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.227  ; 6.304  ; Rise       ; altera_reserved_tck ;
; cam0_data[*]        ; cam0_pclk           ; 4.198  ; 4.270  ; Rise       ; cam0_pclk           ;
;  cam0_data[0]       ; cam0_pclk           ; 3.666  ; 3.760  ; Rise       ; cam0_pclk           ;
;  cam0_data[1]       ; cam0_pclk           ; 4.000  ; 4.071  ; Rise       ; cam0_pclk           ;
;  cam0_data[2]       ; cam0_pclk           ; 3.593  ; 3.810  ; Rise       ; cam0_pclk           ;
;  cam0_data[3]       ; cam0_pclk           ; 3.670  ; 3.888  ; Rise       ; cam0_pclk           ;
;  cam0_data[4]       ; cam0_pclk           ; 4.198  ; 4.270  ; Rise       ; cam0_pclk           ;
;  cam0_data[5]       ; cam0_pclk           ; 3.525  ; 3.831  ; Rise       ; cam0_pclk           ;
;  cam0_data[6]       ; cam0_pclk           ; 3.681  ; 3.799  ; Rise       ; cam0_pclk           ;
;  cam0_data[7]       ; cam0_pclk           ; 3.093  ; 3.366  ; Rise       ; cam0_pclk           ;
; cam0_href           ; cam0_pclk           ; 4.159  ; 4.350  ; Rise       ; cam0_pclk           ;
; cam0_vsync          ; cam0_pclk           ; 3.294  ; 3.612  ; Rise       ; cam0_pclk           ;
; cam1_data[*]        ; cam1_pclk           ; 4.165  ; 4.208  ; Rise       ; cam1_pclk           ;
;  cam1_data[0]       ; cam1_pclk           ; 2.352  ; 2.547  ; Rise       ; cam1_pclk           ;
;  cam1_data[1]       ; cam1_pclk           ; 3.501  ; 3.572  ; Rise       ; cam1_pclk           ;
;  cam1_data[2]       ; cam1_pclk           ; 3.689  ; 3.773  ; Rise       ; cam1_pclk           ;
;  cam1_data[3]       ; cam1_pclk           ; 3.202  ; 3.309  ; Rise       ; cam1_pclk           ;
;  cam1_data[4]       ; cam1_pclk           ; 3.581  ; 3.602  ; Rise       ; cam1_pclk           ;
;  cam1_data[5]       ; cam1_pclk           ; 3.163  ; 3.301  ; Rise       ; cam1_pclk           ;
;  cam1_data[6]       ; cam1_pclk           ; 4.165  ; 4.208  ; Rise       ; cam1_pclk           ;
;  cam1_data[7]       ; cam1_pclk           ; 3.853  ; 4.026  ; Rise       ; cam1_pclk           ;
; cam1_href           ; cam1_pclk           ; 4.510  ; 4.656  ; Rise       ; cam1_pclk           ;
; cam1_vsync          ; cam1_pclk           ; 2.250  ; 2.475  ; Rise       ; cam1_pclk           ;
; key0                ; sys_clk             ; 1.516  ; 1.555  ; Rise       ; sys_clk             ;
; key1                ; sys_clk             ; 1.432  ; 1.457  ; Rise       ; sys_clk             ;
; sd_miso             ; sys_clk             ; 7.110  ; 7.277  ; Rise       ; sys_clk             ;
; sdram_data[*]       ; sys_clk             ; 5.708  ; 5.993  ; Rise       ; sys_clk             ;
;  sdram_data[0]      ; sys_clk             ; 5.309  ; 5.589  ; Rise       ; sys_clk             ;
;  sdram_data[1]      ; sys_clk             ; 5.154  ; 5.401  ; Rise       ; sys_clk             ;
;  sdram_data[2]      ; sys_clk             ; 5.628  ; 5.869  ; Rise       ; sys_clk             ;
;  sdram_data[3]      ; sys_clk             ; 5.382  ; 5.660  ; Rise       ; sys_clk             ;
;  sdram_data[4]      ; sys_clk             ; 5.708  ; 5.993  ; Rise       ; sys_clk             ;
;  sdram_data[5]      ; sys_clk             ; 5.558  ; 5.795  ; Rise       ; sys_clk             ;
;  sdram_data[6]      ; sys_clk             ; 5.183  ; 5.449  ; Rise       ; sys_clk             ;
;  sdram_data[7]      ; sys_clk             ; 5.258  ; 5.541  ; Rise       ; sys_clk             ;
;  sdram_data[8]      ; sys_clk             ; 5.562  ; 5.760  ; Rise       ; sys_clk             ;
;  sdram_data[9]      ; sys_clk             ; 5.349  ; 5.641  ; Rise       ; sys_clk             ;
;  sdram_data[10]     ; sys_clk             ; 4.825  ; 5.066  ; Rise       ; sys_clk             ;
;  sdram_data[11]     ; sys_clk             ; 5.359  ; 5.642  ; Rise       ; sys_clk             ;
;  sdram_data[12]     ; sys_clk             ; 5.458  ; 5.773  ; Rise       ; sys_clk             ;
;  sdram_data[13]     ; sys_clk             ; 5.061  ; 5.350  ; Rise       ; sys_clk             ;
;  sdram_data[14]     ; sys_clk             ; 5.370  ; 5.676  ; Rise       ; sys_clk             ;
;  sdram_data[15]     ; sys_clk             ; 5.380  ; 5.669  ; Rise       ; sys_clk             ;
; sys_rst_n           ; sys_clk             ; 12.251 ; 12.546 ; Rise       ; sys_clk             ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.315  ; 1.203  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.106 ; -1.262 ; Rise       ; altera_reserved_tck ;
; cam0_data[*]        ; cam0_pclk           ; -2.601 ; -2.862 ; Rise       ; cam0_pclk           ;
;  cam0_data[0]       ; cam0_pclk           ; -3.155 ; -3.240 ; Rise       ; cam0_pclk           ;
;  cam0_data[1]       ; cam0_pclk           ; -3.471 ; -3.537 ; Rise       ; cam0_pclk           ;
;  cam0_data[2]       ; cam0_pclk           ; -2.837 ; -3.097 ; Rise       ; cam0_pclk           ;
;  cam0_data[3]       ; cam0_pclk           ; -3.094 ; -3.296 ; Rise       ; cam0_pclk           ;
;  cam0_data[4]       ; cam0_pclk           ; -3.662 ; -3.729 ; Rise       ; cam0_pclk           ;
;  cam0_data[5]       ; cam0_pclk           ; -3.019 ; -3.308 ; Rise       ; cam0_pclk           ;
;  cam0_data[6]       ; cam0_pclk           ; -3.168 ; -3.279 ; Rise       ; cam0_pclk           ;
;  cam0_data[7]       ; cam0_pclk           ; -2.601 ; -2.862 ; Rise       ; cam0_pclk           ;
; cam0_href           ; cam0_pclk           ; -2.032 ; -2.287 ; Rise       ; cam0_pclk           ;
; cam0_vsync          ; cam0_pclk           ; -2.798 ; -3.099 ; Rise       ; cam0_pclk           ;
; cam1_data[*]        ; cam1_pclk           ; -1.810 ; -1.986 ; Rise       ; cam1_pclk           ;
;  cam1_data[0]       ; cam1_pclk           ; -1.810 ; -1.986 ; Rise       ; cam1_pclk           ;
;  cam1_data[1]       ; cam1_pclk           ; -2.935 ; -2.991 ; Rise       ; cam1_pclk           ;
;  cam1_data[2]       ; cam1_pclk           ; -2.629 ; -2.750 ; Rise       ; cam1_pclk           ;
;  cam1_data[3]       ; cam1_pclk           ; -2.642 ; -2.745 ; Rise       ; cam1_pclk           ;
;  cam1_data[4]       ; cam1_pclk           ; -2.579 ; -2.622 ; Rise       ; cam1_pclk           ;
;  cam1_data[5]       ; cam1_pclk           ; -2.010 ; -2.128 ; Rise       ; cam1_pclk           ;
;  cam1_data[6]       ; cam1_pclk           ; -3.439 ; -3.524 ; Rise       ; cam1_pclk           ;
;  cam1_data[7]       ; cam1_pclk           ; -2.551 ; -2.812 ; Rise       ; cam1_pclk           ;
; cam1_href           ; cam1_pclk           ; -1.707 ; -1.908 ; Rise       ; cam1_pclk           ;
; cam1_vsync          ; cam1_pclk           ; -1.789 ; -2.005 ; Rise       ; cam1_pclk           ;
; key0                ; sys_clk             ; 0.289  ; 0.170  ; Rise       ; sys_clk             ;
; key1                ; sys_clk             ; 0.267  ; 0.142  ; Rise       ; sys_clk             ;
; sd_miso             ; sys_clk             ; -4.521 ; -4.753 ; Rise       ; sys_clk             ;
; sdram_data[*]       ; sys_clk             ; -4.019 ; -4.240 ; Rise       ; sys_clk             ;
;  sdram_data[0]      ; sys_clk             ; -4.501 ; -4.770 ; Rise       ; sys_clk             ;
;  sdram_data[1]      ; sys_clk             ; -4.352 ; -4.589 ; Rise       ; sys_clk             ;
;  sdram_data[2]      ; sys_clk             ; -4.807 ; -5.039 ; Rise       ; sys_clk             ;
;  sdram_data[3]      ; sys_clk             ; -4.571 ; -4.838 ; Rise       ; sys_clk             ;
;  sdram_data[4]      ; sys_clk             ; -4.884 ; -5.158 ; Rise       ; sys_clk             ;
;  sdram_data[5]      ; sys_clk             ; -4.741 ; -4.968 ; Rise       ; sys_clk             ;
;  sdram_data[6]      ; sys_clk             ; -4.380 ; -4.635 ; Rise       ; sys_clk             ;
;  sdram_data[7]      ; sys_clk             ; -4.452 ; -4.723 ; Rise       ; sys_clk             ;
;  sdram_data[8]      ; sys_clk             ; -4.742 ; -4.933 ; Rise       ; sys_clk             ;
;  sdram_data[9]      ; sys_clk             ; -4.539 ; -4.820 ; Rise       ; sys_clk             ;
;  sdram_data[10]     ; sys_clk             ; -4.019 ; -4.240 ; Rise       ; sys_clk             ;
;  sdram_data[11]     ; sys_clk             ; -4.549 ; -4.821 ; Rise       ; sys_clk             ;
;  sdram_data[12]     ; sys_clk             ; -4.645 ; -4.947 ; Rise       ; sys_clk             ;
;  sdram_data[13]     ; sys_clk             ; -4.246 ; -4.513 ; Rise       ; sys_clk             ;
;  sdram_data[14]     ; sys_clk             ; -4.559 ; -4.854 ; Rise       ; sys_clk             ;
;  sdram_data[15]     ; sys_clk             ; -4.569 ; -4.847 ; Rise       ; sys_clk             ;
; sys_rst_n           ; sys_clk             ; -6.783 ; -7.059 ; Rise       ; sys_clk             ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.388 ; 14.124 ; Fall       ; altera_reserved_tck ;
; sd_clk              ; sys_clk             ; 3.201  ; 3.226  ; Rise       ; sys_clk             ;
; sd_cs_n             ; sys_clk             ; 6.666  ; 6.393  ; Rise       ; sys_clk             ;
; sd_mosi             ; sys_clk             ; 8.994  ; 8.767  ; Rise       ; sys_clk             ;
; sdram_addr[*]       ; sys_clk             ; 7.045  ; 7.090  ; Rise       ; sys_clk             ;
;  sdram_addr[0]      ; sys_clk             ; 7.045  ; 7.090  ; Rise       ; sys_clk             ;
;  sdram_addr[1]      ; sys_clk             ; 5.747  ; 5.941  ; Rise       ; sys_clk             ;
;  sdram_addr[2]      ; sys_clk             ; 5.172  ; 5.316  ; Rise       ; sys_clk             ;
;  sdram_addr[3]      ; sys_clk             ; 5.023  ; 5.155  ; Rise       ; sys_clk             ;
;  sdram_addr[4]      ; sys_clk             ; 5.855  ; 6.039  ; Rise       ; sys_clk             ;
;  sdram_addr[5]      ; sys_clk             ; 5.328  ; 5.500  ; Rise       ; sys_clk             ;
;  sdram_addr[6]      ; sys_clk             ; 4.972  ; 5.134  ; Rise       ; sys_clk             ;
;  sdram_addr[7]      ; sys_clk             ; 4.958  ; 5.127  ; Rise       ; sys_clk             ;
;  sdram_addr[8]      ; sys_clk             ; 4.721  ; 4.842  ; Rise       ; sys_clk             ;
;  sdram_addr[9]      ; sys_clk             ; 5.475  ; 5.604  ; Rise       ; sys_clk             ;
;  sdram_addr[10]     ; sys_clk             ; 5.080  ; 5.205  ; Rise       ; sys_clk             ;
;  sdram_addr[11]     ; sys_clk             ; 5.662  ; 5.785  ; Rise       ; sys_clk             ;
;  sdram_addr[12]     ; sys_clk             ; 5.717  ; 5.916  ; Rise       ; sys_clk             ;
; sdram_ba[*]         ; sys_clk             ; 5.413  ; 5.574  ; Rise       ; sys_clk             ;
;  sdram_ba[0]        ; sys_clk             ; 5.340  ; 5.544  ; Rise       ; sys_clk             ;
;  sdram_ba[1]        ; sys_clk             ; 5.413  ; 5.574  ; Rise       ; sys_clk             ;
; sdram_cas_n         ; sys_clk             ; 5.117  ; 5.276  ; Rise       ; sys_clk             ;
; sdram_cke           ; sys_clk             ; 4.586  ; 4.514  ; Rise       ; sys_clk             ;
; sdram_clk           ; sys_clk             ; 1.780  ; 1.827  ; Rise       ; sys_clk             ;
; sdram_cs_n          ; sys_clk             ; 5.713  ; 5.825  ; Rise       ; sys_clk             ;
; sdram_data[*]       ; sys_clk             ; 5.852  ; 5.681  ; Rise       ; sys_clk             ;
;  sdram_data[0]      ; sys_clk             ; 5.836  ; 5.633  ; Rise       ; sys_clk             ;
;  sdram_data[1]      ; sys_clk             ; 5.438  ; 5.311  ; Rise       ; sys_clk             ;
;  sdram_data[2]      ; sys_clk             ; 4.916  ; 4.813  ; Rise       ; sys_clk             ;
;  sdram_data[3]      ; sys_clk             ; 5.050  ; 4.955  ; Rise       ; sys_clk             ;
;  sdram_data[4]      ; sys_clk             ; 5.382  ; 5.250  ; Rise       ; sys_clk             ;
;  sdram_data[5]      ; sys_clk             ; 5.674  ; 5.518  ; Rise       ; sys_clk             ;
;  sdram_data[6]      ; sys_clk             ; 4.997  ; 4.903  ; Rise       ; sys_clk             ;
;  sdram_data[7]      ; sys_clk             ; 5.042  ; 4.961  ; Rise       ; sys_clk             ;
;  sdram_data[8]      ; sys_clk             ; 5.416  ; 5.314  ; Rise       ; sys_clk             ;
;  sdram_data[9]      ; sys_clk             ; 5.178  ; 5.135  ; Rise       ; sys_clk             ;
;  sdram_data[10]     ; sys_clk             ; 5.627  ; 5.463  ; Rise       ; sys_clk             ;
;  sdram_data[11]     ; sys_clk             ; 5.341  ; 5.228  ; Rise       ; sys_clk             ;
;  sdram_data[12]     ; sys_clk             ; 5.732  ; 5.559  ; Rise       ; sys_clk             ;
;  sdram_data[13]     ; sys_clk             ; 5.221  ; 5.076  ; Rise       ; sys_clk             ;
;  sdram_data[14]     ; sys_clk             ; 5.852  ; 5.681  ; Rise       ; sys_clk             ;
;  sdram_data[15]     ; sys_clk             ; 5.625  ; 5.427  ; Rise       ; sys_clk             ;
; sdram_ras_n         ; sys_clk             ; 5.131  ; 5.280  ; Rise       ; sys_clk             ;
; sdram_we_n          ; sys_clk             ; 4.770  ; 4.880  ; Rise       ; sys_clk             ;
; tmds_clk_n          ; sys_clk             ; 4.551  ; 4.540  ; Rise       ; sys_clk             ;
; tmds_clk_p          ; sys_clk             ; 4.551  ; 4.540  ; Rise       ; sys_clk             ;
; tmds_data_n[*]      ; sys_clk             ; 4.550  ; 4.539  ; Rise       ; sys_clk             ;
;  tmds_data_n[0]     ; sys_clk             ; 4.550  ; 4.539  ; Rise       ; sys_clk             ;
;  tmds_data_n[1]     ; sys_clk             ; 4.531  ; 4.520  ; Rise       ; sys_clk             ;
;  tmds_data_n[2]     ; sys_clk             ; 4.532  ; 4.521  ; Rise       ; sys_clk             ;
; tmds_data_p[*]      ; sys_clk             ; 4.550  ; 4.539  ; Rise       ; sys_clk             ;
;  tmds_data_p[0]     ; sys_clk             ; 4.550  ; 4.539  ; Rise       ; sys_clk             ;
;  tmds_data_p[1]     ; sys_clk             ; 4.531  ; 4.520  ; Rise       ; sys_clk             ;
;  tmds_data_p[2]     ; sys_clk             ; 4.522  ; 4.511  ; Rise       ; sys_clk             ;
; sd_clk              ; sys_clk             ; 3.201  ; 3.226  ; Fall       ; sys_clk             ;
; sdram_clk           ; sys_clk             ; 1.780  ; 1.827  ; Fall       ; sys_clk             ;
; tmds_clk_n          ; sys_clk             ; 4.551  ; 4.540  ; Fall       ; sys_clk             ;
; tmds_clk_p          ; sys_clk             ; 4.551  ; 4.540  ; Fall       ; sys_clk             ;
; tmds_data_n[*]      ; sys_clk             ; 4.550  ; 4.539  ; Fall       ; sys_clk             ;
;  tmds_data_n[0]     ; sys_clk             ; 4.550  ; 4.539  ; Fall       ; sys_clk             ;
;  tmds_data_n[1]     ; sys_clk             ; 4.531  ; 4.520  ; Fall       ; sys_clk             ;
;  tmds_data_n[2]     ; sys_clk             ; 4.532  ; 4.521  ; Fall       ; sys_clk             ;
; tmds_data_p[*]      ; sys_clk             ; 4.550  ; 4.539  ; Fall       ; sys_clk             ;
;  tmds_data_p[0]     ; sys_clk             ; 4.550  ; 4.539  ; Fall       ; sys_clk             ;
;  tmds_data_p[1]     ; sys_clk             ; 4.531  ; 4.520  ; Fall       ; sys_clk             ;
;  tmds_data_p[2]     ; sys_clk             ; 4.522  ; 4.511  ; Fall       ; sys_clk             ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.020 ; 11.758 ; Fall       ; altera_reserved_tck ;
; sd_clk              ; sys_clk             ; 2.704  ; 2.731  ; Rise       ; sys_clk             ;
; sd_cs_n             ; sys_clk             ; 5.651  ; 5.307  ; Rise       ; sys_clk             ;
; sd_mosi             ; sys_clk             ; 6.215  ; 5.890  ; Rise       ; sys_clk             ;
; sdram_addr[*]       ; sys_clk             ; 4.151  ; 4.269  ; Rise       ; sys_clk             ;
;  sdram_addr[0]      ; sys_clk             ; 6.444  ; 6.485  ; Rise       ; sys_clk             ;
;  sdram_addr[1]      ; sys_clk             ; 5.137  ; 5.324  ; Rise       ; sys_clk             ;
;  sdram_addr[2]      ; sys_clk             ; 4.584  ; 4.725  ; Rise       ; sys_clk             ;
;  sdram_addr[3]      ; sys_clk             ; 4.440  ; 4.570  ; Rise       ; sys_clk             ;
;  sdram_addr[4]      ; sys_clk             ; 5.240  ; 5.420  ; Rise       ; sys_clk             ;
;  sdram_addr[5]      ; sys_clk             ; 4.734  ; 4.901  ; Rise       ; sys_clk             ;
;  sdram_addr[6]      ; sys_clk             ; 4.392  ; 4.550  ; Rise       ; sys_clk             ;
;  sdram_addr[7]      ; sys_clk             ; 4.379  ; 4.543  ; Rise       ; sys_clk             ;
;  sdram_addr[8]      ; sys_clk             ; 4.151  ; 4.269  ; Rise       ; sys_clk             ;
;  sdram_addr[9]      ; sys_clk             ; 4.876  ; 5.002  ; Rise       ; sys_clk             ;
;  sdram_addr[10]     ; sys_clk             ; 4.497  ; 4.619  ; Rise       ; sys_clk             ;
;  sdram_addr[11]     ; sys_clk             ; 5.055  ; 5.175  ; Rise       ; sys_clk             ;
;  sdram_addr[12]     ; sys_clk             ; 5.108  ; 5.301  ; Rise       ; sys_clk             ;
; sdram_ba[*]         ; sys_clk             ; 4.745  ; 4.943  ; Rise       ; sys_clk             ;
;  sdram_ba[0]        ; sys_clk             ; 4.745  ; 4.943  ; Rise       ; sys_clk             ;
;  sdram_ba[1]        ; sys_clk             ; 4.816  ; 4.973  ; Rise       ; sys_clk             ;
; sdram_cas_n         ; sys_clk             ; 4.531  ; 4.686  ; Rise       ; sys_clk             ;
; sdram_cke           ; sys_clk             ; 4.024  ; 3.953  ; Rise       ; sys_clk             ;
; sdram_clk           ; sys_clk             ; 1.343  ; 1.388  ; Rise       ; sys_clk             ;
; sdram_cs_n          ; sys_clk             ; 5.105  ; 5.215  ; Rise       ; sys_clk             ;
; sdram_data[*]       ; sys_clk             ; 4.342  ; 4.241  ; Rise       ; sys_clk             ;
;  sdram_data[0]      ; sys_clk             ; 5.225  ; 5.028  ; Rise       ; sys_clk             ;
;  sdram_data[1]      ; sys_clk             ; 4.843  ; 4.719  ; Rise       ; sys_clk             ;
;  sdram_data[2]      ; sys_clk             ; 4.342  ; 4.241  ; Rise       ; sys_clk             ;
;  sdram_data[3]      ; sys_clk             ; 4.471  ; 4.377  ; Rise       ; sys_clk             ;
;  sdram_data[4]      ; sys_clk             ; 4.789  ; 4.660  ; Rise       ; sys_clk             ;
;  sdram_data[5]      ; sys_clk             ; 5.070  ; 4.918  ; Rise       ; sys_clk             ;
;  sdram_data[6]      ; sys_clk             ; 4.420  ; 4.327  ; Rise       ; sys_clk             ;
;  sdram_data[7]      ; sys_clk             ; 4.462  ; 4.383  ; Rise       ; sys_clk             ;
;  sdram_data[8]      ; sys_clk             ; 4.820  ; 4.720  ; Rise       ; sys_clk             ;
;  sdram_data[9]      ; sys_clk             ; 4.592  ; 4.549  ; Rise       ; sys_clk             ;
;  sdram_data[10]     ; sys_clk             ; 5.023  ; 4.864  ; Rise       ; sys_clk             ;
;  sdram_data[11]     ; sys_clk             ; 4.749  ; 4.638  ; Rise       ; sys_clk             ;
;  sdram_data[12]     ; sys_clk             ; 5.124  ; 4.956  ; Rise       ; sys_clk             ;
;  sdram_data[13]     ; sys_clk             ; 4.634  ; 4.492  ; Rise       ; sys_clk             ;
;  sdram_data[14]     ; sys_clk             ; 5.240  ; 5.073  ; Rise       ; sys_clk             ;
;  sdram_data[15]     ; sys_clk             ; 5.023  ; 4.831  ; Rise       ; sys_clk             ;
; sdram_ras_n         ; sys_clk             ; 4.544  ; 4.689  ; Rise       ; sys_clk             ;
; sdram_we_n          ; sys_clk             ; 4.198  ; 4.305  ; Rise       ; sys_clk             ;
; tmds_clk_n          ; sys_clk             ; 4.134  ; 4.125  ; Rise       ; sys_clk             ;
; tmds_clk_p          ; sys_clk             ; 4.134  ; 4.125  ; Rise       ; sys_clk             ;
; tmds_data_n[*]      ; sys_clk             ; 4.115  ; 4.106  ; Rise       ; sys_clk             ;
;  tmds_data_n[0]     ; sys_clk             ; 4.134  ; 4.125  ; Rise       ; sys_clk             ;
;  tmds_data_n[1]     ; sys_clk             ; 4.115  ; 4.106  ; Rise       ; sys_clk             ;
;  tmds_data_n[2]     ; sys_clk             ; 4.115  ; 4.106  ; Rise       ; sys_clk             ;
; tmds_data_p[*]      ; sys_clk             ; 4.105  ; 4.096  ; Rise       ; sys_clk             ;
;  tmds_data_p[0]     ; sys_clk             ; 4.134  ; 4.125  ; Rise       ; sys_clk             ;
;  tmds_data_p[1]     ; sys_clk             ; 4.115  ; 4.106  ; Rise       ; sys_clk             ;
;  tmds_data_p[2]     ; sys_clk             ; 4.105  ; 4.096  ; Rise       ; sys_clk             ;
; sd_clk              ; sys_clk             ; 2.704  ; 2.731  ; Fall       ; sys_clk             ;
; sdram_clk           ; sys_clk             ; 1.343  ; 1.388  ; Fall       ; sys_clk             ;
; tmds_clk_n          ; sys_clk             ; 4.134  ; 4.125  ; Fall       ; sys_clk             ;
; tmds_clk_p          ; sys_clk             ; 4.134  ; 4.125  ; Fall       ; sys_clk             ;
; tmds_data_n[*]      ; sys_clk             ; 4.115  ; 4.106  ; Fall       ; sys_clk             ;
;  tmds_data_n[0]     ; sys_clk             ; 4.134  ; 4.125  ; Fall       ; sys_clk             ;
;  tmds_data_n[1]     ; sys_clk             ; 4.115  ; 4.106  ; Fall       ; sys_clk             ;
;  tmds_data_n[2]     ; sys_clk             ; 4.115  ; 4.106  ; Fall       ; sys_clk             ;
; tmds_data_p[*]      ; sys_clk             ; 4.105  ; 4.096  ; Fall       ; sys_clk             ;
;  tmds_data_p[0]     ; sys_clk             ; 4.134  ; 4.125  ; Fall       ; sys_clk             ;
;  tmds_data_p[1]     ; sys_clk             ; 4.115  ; 4.106  ; Fall       ; sys_clk             ;
;  tmds_data_p[2]     ; sys_clk             ; 4.105  ; 4.096  ; Fall       ; sys_clk             ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; sys_rst_n  ; cam0_rst_n  ; 10.324 ;    ;    ; 10.600 ;
; sys_rst_n  ; cam1_rst_n  ; 10.110 ;    ;    ; 10.376 ;
+------------+-------------+--------+----+----+--------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+------------+-------------+-------+----+----+--------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF     ;
+------------+-------------+-------+----+----+--------+
; sys_rst_n  ; cam0_rst_n  ; 9.961 ;    ;    ; 10.228 ;
; sys_rst_n  ; cam1_rst_n  ; 9.757 ;    ;    ; 10.015 ;
+------------+-------------+-------+----+----+--------+


+-----------------------------------------------------------------------------+
; Output Enable Times                                                         ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; sdram_data[*]   ; sys_clk    ; 5.608 ; 5.494 ; Rise       ; sys_clk         ;
;  sdram_data[0]  ; sys_clk    ; 6.010 ; 5.896 ; Rise       ; sys_clk         ;
;  sdram_data[1]  ; sys_clk    ; 5.608 ; 5.494 ; Rise       ; sys_clk         ;
;  sdram_data[2]  ; sys_clk    ; 6.015 ; 5.901 ; Rise       ; sys_clk         ;
;  sdram_data[3]  ; sys_clk    ; 6.573 ; 6.459 ; Rise       ; sys_clk         ;
;  sdram_data[4]  ; sys_clk    ; 6.573 ; 6.459 ; Rise       ; sys_clk         ;
;  sdram_data[5]  ; sys_clk    ; 5.622 ; 5.508 ; Rise       ; sys_clk         ;
;  sdram_data[6]  ; sys_clk    ; 6.226 ; 6.112 ; Rise       ; sys_clk         ;
;  sdram_data[7]  ; sys_clk    ; 6.226 ; 6.112 ; Rise       ; sys_clk         ;
;  sdram_data[8]  ; sys_clk    ; 6.226 ; 6.112 ; Rise       ; sys_clk         ;
;  sdram_data[9]  ; sys_clk    ; 6.226 ; 6.112 ; Rise       ; sys_clk         ;
;  sdram_data[10] ; sys_clk    ; 5.622 ; 5.508 ; Rise       ; sys_clk         ;
;  sdram_data[11] ; sys_clk    ; 6.573 ; 6.459 ; Rise       ; sys_clk         ;
;  sdram_data[12] ; sys_clk    ; 6.015 ; 5.901 ; Rise       ; sys_clk         ;
;  sdram_data[13] ; sys_clk    ; 6.045 ; 5.931 ; Rise       ; sys_clk         ;
;  sdram_data[14] ; sys_clk    ; 6.010 ; 5.896 ; Rise       ; sys_clk         ;
;  sdram_data[15] ; sys_clk    ; 6.006 ; 5.892 ; Rise       ; sys_clk         ;
+-----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; sdram_data[*]   ; sys_clk    ; 4.978 ; 4.864 ; Rise       ; sys_clk         ;
;  sdram_data[0]  ; sys_clk    ; 5.365 ; 5.251 ; Rise       ; sys_clk         ;
;  sdram_data[1]  ; sys_clk    ; 4.978 ; 4.864 ; Rise       ; sys_clk         ;
;  sdram_data[2]  ; sys_clk    ; 5.369 ; 5.255 ; Rise       ; sys_clk         ;
;  sdram_data[3]  ; sys_clk    ; 5.905 ; 5.791 ; Rise       ; sys_clk         ;
;  sdram_data[4]  ; sys_clk    ; 5.905 ; 5.791 ; Rise       ; sys_clk         ;
;  sdram_data[5]  ; sys_clk    ; 4.992 ; 4.878 ; Rise       ; sys_clk         ;
;  sdram_data[6]  ; sys_clk    ; 5.572 ; 5.458 ; Rise       ; sys_clk         ;
;  sdram_data[7]  ; sys_clk    ; 5.572 ; 5.458 ; Rise       ; sys_clk         ;
;  sdram_data[8]  ; sys_clk    ; 5.572 ; 5.458 ; Rise       ; sys_clk         ;
;  sdram_data[9]  ; sys_clk    ; 5.572 ; 5.458 ; Rise       ; sys_clk         ;
;  sdram_data[10] ; sys_clk    ; 4.992 ; 4.878 ; Rise       ; sys_clk         ;
;  sdram_data[11] ; sys_clk    ; 5.905 ; 5.791 ; Rise       ; sys_clk         ;
;  sdram_data[12] ; sys_clk    ; 5.369 ; 5.255 ; Rise       ; sys_clk         ;
;  sdram_data[13] ; sys_clk    ; 5.398 ; 5.284 ; Rise       ; sys_clk         ;
;  sdram_data[14] ; sys_clk    ; 5.365 ; 5.251 ; Rise       ; sys_clk         ;
;  sdram_data[15] ; sys_clk    ; 5.360 ; 5.246 ; Rise       ; sys_clk         ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Output Disable Times                                                                ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; sdram_data[*]   ; sys_clk    ; 5.430     ; 5.544     ; Rise       ; sys_clk         ;
;  sdram_data[0]  ; sys_clk    ; 5.869     ; 5.983     ; Rise       ; sys_clk         ;
;  sdram_data[1]  ; sys_clk    ; 5.430     ; 5.544     ; Rise       ; sys_clk         ;
;  sdram_data[2]  ; sys_clk    ; 5.881     ; 5.995     ; Rise       ; sys_clk         ;
;  sdram_data[3]  ; sys_clk    ; 6.330     ; 6.444     ; Rise       ; sys_clk         ;
;  sdram_data[4]  ; sys_clk    ; 6.330     ; 6.444     ; Rise       ; sys_clk         ;
;  sdram_data[5]  ; sys_clk    ; 5.515     ; 5.629     ; Rise       ; sys_clk         ;
;  sdram_data[6]  ; sys_clk    ; 6.036     ; 6.150     ; Rise       ; sys_clk         ;
;  sdram_data[7]  ; sys_clk    ; 6.036     ; 6.150     ; Rise       ; sys_clk         ;
;  sdram_data[8]  ; sys_clk    ; 6.036     ; 6.150     ; Rise       ; sys_clk         ;
;  sdram_data[9]  ; sys_clk    ; 6.036     ; 6.150     ; Rise       ; sys_clk         ;
;  sdram_data[10] ; sys_clk    ; 5.515     ; 5.629     ; Rise       ; sys_clk         ;
;  sdram_data[11] ; sys_clk    ; 6.330     ; 6.444     ; Rise       ; sys_clk         ;
;  sdram_data[12] ; sys_clk    ; 5.881     ; 5.995     ; Rise       ; sys_clk         ;
;  sdram_data[13] ; sys_clk    ; 5.899     ; 6.013     ; Rise       ; sys_clk         ;
;  sdram_data[14] ; sys_clk    ; 5.869     ; 5.983     ; Rise       ; sys_clk         ;
;  sdram_data[15] ; sys_clk    ; 5.868     ; 5.982     ; Rise       ; sys_clk         ;
+-----------------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                        ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; sdram_data[*]   ; sys_clk    ; 4.803     ; 4.917     ; Rise       ; sys_clk         ;
;  sdram_data[0]  ; sys_clk    ; 5.225     ; 5.339     ; Rise       ; sys_clk         ;
;  sdram_data[1]  ; sys_clk    ; 4.803     ; 4.917     ; Rise       ; sys_clk         ;
;  sdram_data[2]  ; sys_clk    ; 5.236     ; 5.350     ; Rise       ; sys_clk         ;
;  sdram_data[3]  ; sys_clk    ; 5.667     ; 5.781     ; Rise       ; sys_clk         ;
;  sdram_data[4]  ; sys_clk    ; 5.667     ; 5.781     ; Rise       ; sys_clk         ;
;  sdram_data[5]  ; sys_clk    ; 4.885     ; 4.999     ; Rise       ; sys_clk         ;
;  sdram_data[6]  ; sys_clk    ; 5.385     ; 5.499     ; Rise       ; sys_clk         ;
;  sdram_data[7]  ; sys_clk    ; 5.385     ; 5.499     ; Rise       ; sys_clk         ;
;  sdram_data[8]  ; sys_clk    ; 5.385     ; 5.499     ; Rise       ; sys_clk         ;
;  sdram_data[9]  ; sys_clk    ; 5.385     ; 5.499     ; Rise       ; sys_clk         ;
;  sdram_data[10] ; sys_clk    ; 4.885     ; 4.999     ; Rise       ; sys_clk         ;
;  sdram_data[11] ; sys_clk    ; 5.667     ; 5.781     ; Rise       ; sys_clk         ;
;  sdram_data[12] ; sys_clk    ; 5.236     ; 5.350     ; Rise       ; sys_clk         ;
;  sdram_data[13] ; sys_clk    ; 5.254     ; 5.368     ; Rise       ; sys_clk         ;
;  sdram_data[14] ; sys_clk    ; 5.225     ; 5.339     ; Rise       ; sys_clk         ;
;  sdram_data[15] ; sys_clk    ; 5.224     ; 5.338     ; Rise       ; sys_clk         ;
+-----------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 22
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 33.290 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                        ;
+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node ; Synchronization Node                                                                                                                       ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[4]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[4]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[9]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[7]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[10] ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[2]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[5]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[7]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[8]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[10] ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[5]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[6]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[2]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[8]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[9]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[3]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[6]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[0]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[3]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[1]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[0]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[1]  ; Greater than 1 Billion ; Yes                     ;
+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 33.290                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 18.566       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 14.724       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 33.305                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 18.355       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 14.950       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 33.320                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 18.124       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 15.196       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 33.448                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 18.567       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 14.881       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                            ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                ; 33.580                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                   ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[10] ;                        ;              ;                  ; 18.356       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[10] ;                        ;              ;                  ; 15.224       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 33.619                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 18.276       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 15.343       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 33.653                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 18.566       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 15.087       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 33.670                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 18.413       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 15.257       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 33.720                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 18.564       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 15.156       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                            ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                ; 33.730                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                   ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[10] ;                        ;              ;                  ; 18.202       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[10] ;                        ;              ;                  ; 15.528       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 33.885                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 18.830       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 15.055       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 33.999                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 18.566       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 15.433       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 34.026                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.042       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 14.984       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 34.101                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 19.058       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 15.043       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 34.221                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 18.831       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 15.390       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 34.599                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 18.173       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 16.426       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 34.669                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 19.058       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 15.611       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 35.197                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 18.847       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 16.350       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 35.338                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 19.057       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 16.281       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 35.381                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 18.829       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 16.552       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 35.389                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 19.059       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 16.330       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 35.689                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 18.847       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 16.842       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 60.49 MHz  ; 60.49 MHz       ; altera_reserved_tck ;      ;
; 67.44 MHz  ; 67.44 MHz       ; sys_clk             ;      ;
; 136.61 MHz ; 136.61 MHz      ; cam0_pclk           ;      ;
; 140.53 MHz ; 140.53 MHz      ; cam1_pclk           ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sys_clk             ; 5.172  ; 0.000         ;
; cam1_pclk           ; 12.420 ; 0.000         ;
; cam0_pclk           ; 12.613 ; 0.000         ;
; altera_reserved_tck ; 41.734 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; cam1_pclk           ; 0.154 ; 0.000         ;
; sys_clk             ; 0.371 ; 0.000         ;
; altera_reserved_tck ; 0.400 ; 0.000         ;
; cam0_pclk           ; 0.401 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; cam0_pclk           ; 15.537 ; 0.000         ;
; cam1_pclk           ; 16.860 ; 0.000         ;
; sys_clk             ; 16.922 ; 0.000         ;
; altera_reserved_tck ; 47.929 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; sys_clk             ; 1.094 ; 0.000         ;
; altera_reserved_tck ; 1.416 ; 0.000         ;
; cam1_pclk           ; 1.513 ; 0.000         ;
; cam0_pclk           ; 2.148 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; cam1_pclk           ; 9.492  ; 0.000             ;
; sys_clk             ; 9.628  ; 0.000             ;
; cam0_pclk           ; 9.671  ; 0.000             ;
; altera_reserved_tck ; 49.485 ; 0.000             ;
+---------------------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.172 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 14.780     ;
; 5.279 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 14.673     ;
; 5.280 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 14.672     ;
; 5.301 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 14.651     ;
; 5.408 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 14.544     ;
; 5.409 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 14.543     ;
; 5.421 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 14.531     ;
; 5.439 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 14.516     ;
; 5.498 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 14.454     ;
; 5.528 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 14.424     ;
; 5.529 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 14.423     ;
; 5.544 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 14.408     ;
; 5.546 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 14.409     ;
; 5.547 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 14.408     ;
; 5.605 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 14.347     ;
; 5.606 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 14.346     ;
; 5.651 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 14.301     ;
; 5.652 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 14.300     ;
; 5.667 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 14.288     ;
; 5.671 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 14.281     ;
; 5.679 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 14.273     ;
; 5.774 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 14.181     ;
; 5.775 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 14.180     ;
; 5.778 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 14.174     ;
; 5.779 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 14.173     ;
; 5.786 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 14.166     ;
; 5.787 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 14.165     ;
; 5.790 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 14.165     ;
; 5.791 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 14.161     ;
; 5.843 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[0]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 14.109     ;
; 5.897 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 14.058     ;
; 5.898 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 14.054     ;
; 5.898 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 14.057     ;
; 5.899 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 14.053     ;
; 5.933 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 14.022     ;
; 5.937 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.069     ; 14.016     ;
; 5.938 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.069     ; 14.015     ;
; 5.939 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.069     ; 14.014     ;
; 5.943 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.069     ; 14.010     ;
; 5.945 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.069     ; 14.008     ;
; 5.946 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.069     ; 14.007     ;
; 5.959 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 13.996     ;
; 5.972 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[0]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 13.980     ;
; 6.018 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 13.937     ;
; 6.040 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 13.915     ;
; 6.041 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 13.914     ;
; 6.066 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.069     ; 13.887     ;
; 6.066 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 13.889     ;
; 6.067 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.069     ; 13.886     ;
; 6.067 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 13.888     ;
; 6.068 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.069     ; 13.885     ;
; 6.072 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.069     ; 13.881     ;
; 6.074 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.069     ; 13.879     ;
; 6.075 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.069     ; 13.878     ;
; 6.092 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[0]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 13.860     ;
; 6.094 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 13.858     ;
; 6.110 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[0]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 13.845     ;
; 6.125 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 13.830     ;
; 6.126 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 13.829     ;
; 6.169 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[0]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 13.783     ;
; 6.182 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 13.770     ;
; 6.186 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.069     ; 13.767     ;
; 6.187 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.069     ; 13.766     ;
; 6.188 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.069     ; 13.765     ;
; 6.192 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.069     ; 13.761     ;
; 6.194 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.069     ; 13.759     ;
; 6.195 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.069     ; 13.758     ;
; 6.204 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.066     ; 13.752     ;
; 6.205 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.066     ; 13.751     ;
; 6.206 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.066     ; 13.750     ;
; 6.208 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 13.747     ;
; 6.210 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.066     ; 13.746     ;
; 6.212 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.066     ; 13.744     ;
; 6.213 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.066     ; 13.743     ;
; 6.215 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[0]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 13.737     ;
; 6.223 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 13.729     ;
; 6.263 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.069     ; 13.690     ;
; 6.264 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.069     ; 13.689     ;
; 6.265 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 13.690     ;
; 6.265 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.069     ; 13.688     ;
; 6.269 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.069     ; 13.684     ;
; 6.271 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.069     ; 13.682     ;
; 6.272 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.069     ; 13.681     ;
; 6.289 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 13.663     ;
; 6.290 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 13.662     ;
; 6.309 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.069     ; 13.644     ;
; 6.310 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.069     ; 13.643     ;
; 6.311 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.069     ; 13.642     ;
; 6.315 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 13.640     ;
; 6.315 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.069     ; 13.638     ;
; 6.316 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 13.639     ;
; 6.317 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.069     ; 13.636     ;
; 6.318 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.069     ; 13.635     ;
; 6.338 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[0]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 13.617     ;
; 6.342 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[0]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 13.610     ;
; 6.343 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 13.609     ;
; 6.350 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[0]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 13.602     ;
; 6.361 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 13.594     ;
; 6.372 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 13.583     ;
; 6.373 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 13.582     ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cam1_pclk'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.420 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.149     ; 7.453      ;
; 12.821 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.027     ; 7.174      ;
; 12.884 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.200     ; 6.938      ;
; 12.938 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.135     ; 6.949      ;
; 13.017 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.049     ; 6.956      ;
; 13.249 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.149     ; 6.624      ;
; 13.307 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.027     ; 6.688      ;
; 13.311 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.052     ; 6.659      ;
; 13.394 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; 0.049      ; 6.677      ;
; 13.546 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.436     ; 6.040      ;
; 13.582 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.149     ; 6.291      ;
; 13.583 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.149     ; 6.290      ;
; 13.635 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.149     ; 6.238      ;
; 13.713 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.200     ; 6.109      ;
; 13.797 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.052     ; 6.173      ;
; 13.846 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.049     ; 6.127      ;
; 13.880 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; 0.049      ; 6.191      ;
; 13.944 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.317     ; 5.761      ;
; 14.046 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.200     ; 5.776      ;
; 14.047 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.200     ; 5.775      ;
; 14.062 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.122     ; 5.838      ;
; 14.099 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.200     ; 5.723      ;
; 14.179 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.049     ; 5.794      ;
; 14.180 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.049     ; 5.793      ;
; 14.232 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.049     ; 5.741      ;
; 14.333 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.049     ; 5.640      ;
; 14.364 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.027     ; 5.631      ;
; 14.365 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.027     ; 5.630      ;
; 14.375 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.436     ; 5.211      ;
; 14.416 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.029     ; 5.577      ;
; 14.430 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.317     ; 5.275      ;
; 14.439 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.122     ; 5.461      ;
; 14.554 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.804     ; 4.664      ;
; 14.613 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.013     ; 5.396      ;
; 14.647 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.013     ; 5.362      ;
; 14.692 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.164     ; 5.166      ;
; 14.695 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.200     ; 5.127      ;
; 14.708 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.436     ; 4.878      ;
; 14.709 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.436     ; 4.877      ;
; 14.761 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.436     ; 4.825      ;
; 14.807 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.118     ; 5.097      ;
; 14.807 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.118     ; 5.097      ;
; 14.807 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.118     ; 5.097      ;
; 14.807 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.118     ; 5.097      ;
; 14.807 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.118     ; 5.097      ;
; 14.807 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.118     ; 5.097      ;
; 14.808 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.029     ; 5.185      ;
; 14.817 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.049     ; 5.156      ;
; 14.831 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.029     ; 5.162      ;
; 14.854 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.052     ; 5.116      ;
; 14.855 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.052     ; 5.115      ;
; 14.882 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.200     ; 4.940      ;
; 14.904 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.804     ; 4.314      ;
; 14.914 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.049     ; 5.059      ;
; 14.937 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; 0.049      ; 5.134      ;
; 14.938 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; 0.049      ; 5.133      ;
; 15.018 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.029     ; 4.975      ;
; 15.035 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.049     ; 4.938      ;
; 15.096 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.039     ; 4.887      ;
; 15.101 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.791      ; 5.749      ;
; 15.102 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.786      ; 5.743      ;
; 15.102 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.786      ; 5.743      ;
; 15.151 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.809      ; 5.717      ;
; 15.152 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.804      ; 5.711      ;
; 15.152 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.804      ; 5.711      ;
; 15.194 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.052     ; 4.776      ;
; 15.199 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.870      ; 5.730      ;
; 15.200 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.865      ; 5.724      ;
; 15.200 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.865      ; 5.724      ;
; 15.224 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; 0.000      ; 4.798      ;
; 15.254 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.186     ; 4.582      ;
; 15.254 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.186     ; 4.582      ;
; 15.254 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.186     ; 4.582      ;
; 15.254 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.186     ; 4.582      ;
; 15.254 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.186     ; 4.582      ;
; 15.254 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.186     ; 4.582      ;
; 15.287 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.553      ; 5.288      ;
; 15.287 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.553      ; 5.288      ;
; 15.309 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.074     ; 4.639      ;
; 15.309 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.074     ; 4.639      ;
; 15.327 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.047     ; 4.648      ;
; 15.363 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.059     ; 4.600      ;
; 15.363 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.059     ; 4.600      ;
; 15.363 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.059     ; 4.600      ;
; 15.363 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.059     ; 4.600      ;
; 15.363 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.059     ; 4.600      ;
; 15.363 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.059     ; 4.600      ;
; 15.457 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.106     ; 4.459      ;
; 15.457 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.106     ; 4.459      ;
; 15.457 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.106     ; 4.459      ;
; 15.457 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.106     ; 4.459      ;
; 15.457 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.106     ; 4.459      ;
; 15.457 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.106     ; 4.459      ;
; 15.457 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.106     ; 4.459      ;
; 15.457 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.106     ; 4.459      ;
; 15.457 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                                ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.106     ; 4.459      ;
; 15.487 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.317     ; 4.218      ;
; 15.488 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.317     ; 4.217      ;
; 15.490 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.738      ; 5.307      ;
; 15.490 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.756      ; 6.288      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cam0_pclk'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.613 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.054     ; 7.355      ;
; 12.680 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.074     ; 7.268      ;
; 12.713 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 7.236      ;
; 12.892 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 7.057      ;
; 13.222 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 6.727      ;
; 13.347 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 6.602      ;
; 13.451 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.065     ; 6.506      ;
; 13.500 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 6.449      ;
; 13.531 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 6.418      ;
; 13.589 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 6.360      ;
; 13.780 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 6.169      ;
; 13.936 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 6.013      ;
; 13.990 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 5.959      ;
; 14.088 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.053     ; 5.881      ;
; 14.155 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 5.794      ;
; 14.188 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.072     ; 5.762      ;
; 14.226 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 5.723      ;
; 14.367 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.053     ; 5.602      ;
; 14.367 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.072     ; 5.583      ;
; 14.368 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.053     ; 5.601      ;
; 14.368 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.053     ; 5.601      ;
; 14.385 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.053     ; 5.584      ;
; 14.434 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 5.515      ;
; 14.435 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 5.514      ;
; 14.435 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 5.514      ;
; 14.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 5.497      ;
; 14.467 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.072     ; 5.483      ;
; 14.468 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.072     ; 5.482      ;
; 14.468 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.072     ; 5.482      ;
; 14.485 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.072     ; 5.465      ;
; 14.500 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 5.449      ;
; 14.502 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 5.447      ;
; 14.574 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 5.375      ;
; 14.641 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 5.308      ;
; 14.646 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.072     ; 5.304      ;
; 14.647 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.072     ; 5.303      ;
; 14.647 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.072     ; 5.303      ;
; 14.662 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 5.287      ;
; 14.664 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.072     ; 5.286      ;
; 14.776 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.053     ; 5.193      ;
; 14.779 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.053     ; 5.190      ;
; 14.816 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 5.133      ;
; 14.843 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 5.106      ;
; 14.846 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 5.103      ;
; 14.876 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.072     ; 5.074      ;
; 14.879 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.072     ; 5.071      ;
; 14.894 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 5.055      ;
; 14.926 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.064     ; 5.032      ;
; 14.961 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 4.988      ;
; 15.003 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 4.946      ;
; 15.019 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.054     ; 4.949      ;
; 15.019 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.054     ; 4.949      ;
; 15.055 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.072     ; 4.895      ;
; 15.058 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.072     ; 4.892      ;
; 15.086 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.074     ; 4.862      ;
; 15.086 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.074     ; 4.862      ;
; 15.119 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 4.830      ;
; 15.119 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 4.830      ;
; 15.173 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 4.776      ;
; 15.177 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.856      ; 6.701      ;
; 15.205 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.064     ; 4.753      ;
; 15.205 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 4.744      ;
; 15.206 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.064     ; 4.752      ;
; 15.206 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.064     ; 4.752      ;
; 15.223 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.064     ; 4.735      ;
; 15.283 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; sys_clk      ; cam0_pclk   ; 20.000       ; 0.298      ; 5.074      ;
; 15.284 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; sys_clk      ; cam0_pclk   ; 20.000       ; 0.293      ; 5.068      ;
; 15.284 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; sys_clk      ; cam0_pclk   ; 20.000       ; 0.293      ; 5.068      ;
; 15.298 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 4.651      ;
; 15.298 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 4.651      ;
; 15.350 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.278      ; 4.987      ;
; 15.351 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.273      ; 4.981      ;
; 15.351 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.273      ; 4.981      ;
; 15.367 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.054     ; 4.601      ;
; 15.383 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.279      ; 4.955      ;
; 15.384 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.274      ; 4.949      ;
; 15.384 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.274      ; 4.949      ;
; 15.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 4.548      ;
; 15.434 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.074     ; 4.514      ;
; 15.467 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 4.482      ;
; 15.495 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 4.454      ;
; 15.510 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.856      ; 6.368      ;
; 15.562 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.279      ; 4.776      ;
; 15.563 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.274      ; 4.770      ;
; 15.563 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.274      ; 4.770      ;
; 15.564 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.054     ; 4.404      ;
; 15.595 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.855      ; 6.282      ;
; 15.595 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.855      ; 6.282      ;
; 15.614 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.064     ; 4.344      ;
; 15.617 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.064     ; 4.341      ;
; 15.631 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.074     ; 4.317      ;
; 15.632 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; sys_clk      ; cam0_pclk   ; 20.000       ; 0.297      ; 4.724      ;
; 15.633 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; sys_clk      ; cam0_pclk   ; 20.000       ; 0.292      ; 4.718      ;
; 15.633 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; sys_clk      ; cam0_pclk   ; 20.000       ; 0.292      ; 4.718      ;
; 15.634 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.054     ; 4.334      ;
; 15.646 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 4.303      ;
; 15.664 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.073     ; 4.285      ;
; 15.694 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.272      ; 4.637      ;
; 15.695 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.267      ; 4.631      ;
; 15.695 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.267      ; 4.631      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.734 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 8.431      ;
; 42.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 7.855      ;
; 42.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 7.663      ;
; 42.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 7.625      ;
; 43.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 6.849      ;
; 43.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 6.723      ;
; 43.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 6.406      ;
; 43.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 6.388      ;
; 44.142 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 6.024      ;
; 44.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 5.839      ;
; 44.332 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 5.841      ;
; 44.660 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 5.537      ;
; 45.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 4.983      ;
; 45.434 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 4.759      ;
; 45.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 4.279      ;
; 46.580 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 3.608      ;
; 46.793 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 3.373      ;
; 46.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 3.268      ;
; 47.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 3.081      ;
; 47.102 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 3.061      ;
; 47.307 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 2.859      ;
; 47.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 2.734      ;
; 47.924 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 2.241      ;
; 48.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 1.460      ;
; 93.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.580      ;
; 93.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.344      ;
; 93.603 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.326      ;
; 93.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.313      ;
; 93.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.306      ;
; 93.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.305      ;
; 93.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.301      ;
; 93.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.298      ;
; 93.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.297      ;
; 93.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.296      ;
; 93.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.296      ;
; 93.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.263      ;
; 93.664 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.278      ;
; 93.666 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.276      ;
; 93.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.275      ;
; 93.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.228      ;
; 93.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.228      ;
; 93.693 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.225      ;
; 93.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.226      ;
; 93.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.224      ;
; 93.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.223      ;
; 93.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.219      ;
; 93.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.219      ;
; 93.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.216      ;
; 93.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.216      ;
; 93.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.082      ;
; 93.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.056      ;
; 93.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.043      ;
; 93.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.043      ;
; 93.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.041      ;
; 93.881 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.040      ;
; 93.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.039      ;
; 93.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.038      ;
; 93.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.037      ;
; 93.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.037      ;
; 93.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.034      ;
; 93.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.032      ;
; 93.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.008      ;
; 93.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.993      ;
; 93.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.995      ;
; 93.941 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 5.978      ;
; 93.978 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.943      ;
; 93.978 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.943      ;
; 93.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 5.940      ;
; 93.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.962      ;
; 93.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.941      ;
; 93.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.932      ;
; 93.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.960      ;
; 93.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.939      ;
; 93.983 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.961      ;
; 93.983 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.938      ;
; 93.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.957      ;
; 93.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 5.934      ;
; 93.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.928      ;
; 93.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.934      ;
; 93.988 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 5.931      ;
; 93.990 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.931      ;
; 93.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.929      ;
; 93.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.928      ;
; 93.993 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.927      ;
; 93.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.919      ;
; 93.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.923      ;
; 93.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.916      ;
; 93.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.917      ;
; 94.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.910      ;
; 94.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.910      ;
; 94.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.910      ;
; 94.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.909      ;
; 94.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.909      ;
; 94.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.908      ;
; 94.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.908      ;
; 94.012 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.906      ;
; 94.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.895      ;
; 94.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.920      ;
; 94.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.920      ;
; 94.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.920      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cam1_pclk'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.154 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.014      ; 1.398      ;
; 0.256 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.096      ; 1.582      ;
; 0.277 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.096      ; 1.603      ;
; 0.284 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.084      ; 1.598      ;
; 0.347 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.947      ; 1.524      ;
; 0.378 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]                                        ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.186      ; 0.759      ;
; 0.395 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.084      ; 1.709      ;
; 0.410 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.084      ; 1.724      ;
; 0.413 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.096      ; 1.739      ;
; 0.419 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.125      ; 0.739      ;
; 0.423 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.020      ; 1.673      ;
; 0.425 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.084      ; 1.739      ;
; 0.430 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.044      ; 0.669      ;
; 0.431 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.741      ; 1.402      ;
; 0.469 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.804      ; 1.468      ;
; 0.472 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.716      ;
; 0.490 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.032      ; 1.752      ;
; 0.491 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.735      ;
; 0.492 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.060      ; 0.747      ;
; 0.495 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.020      ; 1.745      ;
; 0.520 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.020      ; 1.770      ;
; 0.523 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.050      ; 0.768      ;
; 0.523 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.647      ; 1.400      ;
; 0.523 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.002      ; 1.755      ;
; 0.524 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.018      ; 0.737      ;
; 0.525 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.647      ; 1.402      ;
; 0.527 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.018      ; 0.740      ;
; 0.546 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.647      ; 1.423      ;
; 0.553 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.020      ; 1.803      ;
; 0.553 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.032      ; 1.815      ;
; 0.580 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.122      ; 0.897      ;
; 0.584 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.084      ; 1.898      ;
; 0.585 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                      ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.101      ; 0.881      ;
; 0.587 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.005      ; 1.822      ;
; 0.605 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.849      ;
; 0.615 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.686      ; 1.531      ;
; 0.633 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.032      ; 1.895      ;
; 0.637 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.060      ; 0.892      ;
; 0.651 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                      ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.019      ; 0.865      ;
; 0.652 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.019      ; 0.866      ;
; 0.665 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.050      ; 0.910      ;
; 0.665 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.014      ; 1.909      ;
; 0.666 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.910      ;
; 0.671 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                      ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.018      ; 0.884      ;
; 0.673 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.020      ; 1.923      ;
; 0.688 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.096      ; 2.014      ;
; 0.694 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.000      ; 0.889      ;
; 0.696 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.060      ; 0.951      ;
; 0.700 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                         ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.050      ; 0.945      ;
; 0.702 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.060      ; 0.957      ;
; 0.702 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.032      ; 1.964      ;
; 0.714 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]                                        ; cam1_pclk    ; cam1_pclk   ; 0.000        ; -0.148     ; 0.761      ;
; 0.719 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.125      ; 1.039      ;
; 0.726 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.959      ; 1.915      ;
; 0.728 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.050      ; 0.973      ;
; 0.731 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.014      ; 1.975      ;
; 0.736 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.052      ; 0.983      ;
; 0.736 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.002      ; 1.968      ;
; 0.739 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.050      ; 0.984      ;
; 0.744 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.988      ;
; 0.744 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.019      ; 0.958      ;
; 0.748 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.992      ;
; 0.749 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.052      ; 0.996      ;
; 0.749 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.000      ; 0.944      ;
; 0.751 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.049      ; 0.995      ;
; 0.752 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.052      ; 0.999      ;
; 0.752 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.000      ; 0.947      ;
; 0.753 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.060      ; 1.008      ;
; 0.755 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.052      ; 1.002      ;
; 0.760 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.052      ; 1.007      ;
; 0.760 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.959      ; 1.949      ;
; 0.764 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.947      ; 1.941      ;
; 0.765 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.000      ; 0.960      ;
; 0.769 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.052      ; 1.016      ;
; 0.769 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.050      ; 1.014      ;
; 0.773 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.823      ; 1.826      ;
; 0.785 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.125      ; 1.105      ;
; 0.786 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.125      ; 1.106      ;
; 0.794 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.000      ; 0.989      ;
; 0.796 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.000      ; 0.991      ;
; 0.797 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.741      ; 1.768      ;
; 0.797 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]                                        ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.125      ; 1.117      ;
; 0.800 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.002      ; 2.032      ;
; 0.822 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 1.087      ; 2.139      ;
; 0.830 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.784      ; 1.844      ;
; 0.833 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.702      ; 1.765      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.371 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[1]                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a2~porta_address_reg0                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.425      ; 1.026      ;
; 0.385 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                                                                                                    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                                                                                                    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.089      ; 0.669      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a4~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.428      ; 1.047      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.424      ; 1.045      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a20~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.431      ; 1.053      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a32~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.427      ; 1.049      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a4~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.428      ; 1.051      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a12~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.429      ; 1.056      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; cmos1_en                                                                                                                                                                                                                 ; cmos1_en                                                                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|state.sdram_done                                                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|state.sdram_done                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en0                                                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en0                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag0                                                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag0                                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[22]                                                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[22]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[8]                                                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[8]                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en1                                                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en1                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[8]                                                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[8]                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag1                                                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag1                                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[22]                                                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[22]                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[0]                                                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[0]                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.IDLE                                                                                                                                                                     ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.IDLE                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.CMD0_ACK                                                                                                                                                                 ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.CMD0_ACK                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.SEND_CMD8                                                                                                                                                                ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.SEND_CMD8                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.CMD8_ACK                                                                                                                                                                 ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.CMD8_ACK                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.ACMD41_ACK                                                                                                                                                               ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.ACMD41_ACK                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.SEND_CMD55                                                                                                                                                               ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.SEND_CMD55                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.CMD55_ACK                                                                                                                                                                ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.CMD55_ACK                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.INIT_END                                                                                                                                                                 ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.INIT_END                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|state.WR_BUSY                                                                                                                                                                ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|state.WR_BUSY                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|state.WR_END                                                                                                                                                                 ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|state.WR_END                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cnt_end[1]                                                                                                                                                                   ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cnt_end[1]                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cnt_end[2]                                                                                                                                                                   ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cnt_end[2]                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|state.IDLE                                                                                                                                                                   ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|state.IDLE                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|state.WR_DATA                                                                                                                                                                ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|state.WR_DATA                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cnt_data_bit[1]                                                                                                                                                              ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cnt_data_bit[1]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cnt_data_bit[2]                                                                                                                                                              ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cnt_data_bit[2]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cnt_data_bit[3]                                                                                                                                                              ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cnt_data_bit[3]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|state.SEND_CMD17                                                                                                                                                               ; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|state.SEND_CMD17                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|cnt_data_bit[2]                                                                                                                                                                ; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|cnt_data_bit[2]                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|cnt_data_bit[3]                                                                                                                                                                ; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|cnt_data_bit[3]                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|state.RD_DATA                                                                                                                                                                  ; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|state.RD_DATA                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|cnt_data_bit[1]                                                                                                                                                                ; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|cnt_data_bit[1]                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|byte_head_en                                                                                                                                                                   ; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|byte_head_en                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|cs_n                                                                                                                                                                           ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|cs_n                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cs_n                                                                                                                                                                         ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cs_n                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.716      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.722      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.722      ;
; 0.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.732      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.742      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.740      ;
; 0.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.743      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.743      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.743      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.743      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.747      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cam0_pclk'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.416      ; 1.047      ;
; 0.404 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.416      ; 1.050      ;
; 0.424 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.416      ; 1.070      ;
; 0.444 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.415      ; 1.089      ;
; 0.459 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.416      ; 1.105      ;
; 0.466 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.420      ; 1.116      ;
; 0.467 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.735      ;
; 0.468 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.736      ;
; 0.469 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.416      ; 1.116      ;
; 0.471 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                      ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.072      ; 0.738      ;
; 0.474 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.072      ; 0.741      ;
; 0.479 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.416      ; 1.125      ;
; 0.482 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.750      ;
; 0.484 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.416      ; 1.130      ;
; 0.504 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.416      ; 1.150      ;
; 0.516 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.415      ; 1.161      ;
; 0.610 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.878      ;
; 0.611 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.879      ;
; 0.615 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.072      ; 0.882      ;
; 0.633 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.901      ;
; 0.639 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.907      ;
; 0.655 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.072      ; 0.922      ;
; 0.657 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.925      ;
; 0.658 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.926      ;
; 0.663 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.931      ;
; 0.665 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.933      ;
; 0.674 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.942      ;
; 0.675 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.943      ;
; 0.675 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.429      ; 1.334      ;
; 0.683 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.951      ;
; 0.688 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.072      ; 0.955      ;
; 0.689 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                      ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.072      ; 0.958      ;
; 0.695 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                      ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                      ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.072      ; 0.962      ;
; 0.697 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.965      ;
; 0.705 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.974      ;
; 0.715 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.983      ;
; 0.715 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.983      ;
; 0.728 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.429      ; 1.387      ;
; 0.729 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.997      ;
; 0.730 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 0.998      ;
; 0.733 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.430      ; 1.393      ;
; 0.739 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.420      ; 1.389      ;
; 0.743 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.416      ; 1.389      ;
; 0.745 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.429      ; 1.404      ;
; 0.748 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 1.016      ;
; 0.751 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 1.019      ;
; 0.754 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 1.022      ;
; 0.755 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 1.023      ;
; 0.756 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.419      ; 1.405      ;
; 0.757 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.416      ; 1.403      ;
; 0.758 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.416      ; 1.404      ;
; 0.761 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.429      ; 1.420      ;
; 0.763 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.420      ; 1.413      ;
; 0.763 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.416      ; 1.409      ;
; 0.766 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.416      ; 1.412      ;
; 0.771 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.416      ; 1.417      ;
; 0.772 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.415      ; 1.417      ;
; 0.772 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.429      ; 1.431      ;
; 0.772 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.415      ; 1.417      ;
; 0.772 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 1.040      ;
; 0.773 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10]                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.075      ; 1.043      ;
; 0.773 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 1.041      ;
; 0.796 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.415      ; 1.441      ;
; 0.802 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.420      ; 1.452      ;
; 0.808 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.420      ; 1.458      ;
; 0.810 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 1.078      ;
; 0.821 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.419      ; 1.470      ;
; 0.827 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 1.095      ;
; 0.847 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 1.115      ;
; 0.848 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                                        ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.075      ; 1.118      ;
; 0.853 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 1.121      ;
; 0.853 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 1.121      ;
; 0.862 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 1.130      ;
; 0.874 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.416      ; 1.520      ;
; 0.875 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.073      ; 1.143      ;
; 0.914 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.416      ; 1.560      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cam0_pclk'                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.537 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 6.354      ;
; 15.537 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 6.354      ;
; 15.537 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 6.354      ;
; 15.537 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 6.354      ;
; 15.537 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 6.354      ;
; 15.537 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 6.354      ;
; 15.537 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 6.354      ;
; 15.537 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 6.354      ;
; 15.537 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 6.354      ;
; 15.547 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.876      ; 6.351      ;
; 15.547 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.876      ; 6.351      ;
; 15.547 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.876      ; 6.351      ;
; 15.547 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.876      ; 6.351      ;
; 15.547 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.876      ; 6.351      ;
; 15.547 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.876      ; 6.351      ;
; 15.547 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.876      ; 6.351      ;
; 15.602 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 6.289      ;
; 15.602 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 6.289      ;
; 15.602 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 6.289      ;
; 15.602 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 6.289      ;
; 15.602 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 6.289      ;
; 15.602 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 6.289      ;
; 15.602 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 6.289      ;
; 15.602 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 6.289      ;
; 15.602 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 6.289      ;
; 15.612 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.876      ; 6.286      ;
; 15.612 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.876      ; 6.286      ;
; 15.612 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.876      ; 6.286      ;
; 15.612 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.876      ; 6.286      ;
; 15.612 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.876      ; 6.286      ;
; 15.612 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.876      ; 6.286      ;
; 15.612 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.876      ; 6.286      ;
; 15.860 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.874      ; 6.036      ;
; 15.860 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.874      ; 6.036      ;
; 15.860 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.874      ; 6.036      ;
; 15.860 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.874      ; 6.036      ;
; 15.860 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.874      ; 6.036      ;
; 15.860 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.874      ; 6.036      ;
; 15.860 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.874      ; 6.036      ;
; 15.860 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.874      ; 6.036      ;
; 15.860 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.874      ; 6.036      ;
; 15.870 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.881      ; 6.033      ;
; 15.870 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.881      ; 6.033      ;
; 15.870 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.881      ; 6.033      ;
; 15.870 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.881      ; 6.033      ;
; 15.870 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.881      ; 6.033      ;
; 15.870 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.881      ; 6.033      ;
; 15.870 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.881      ; 6.033      ;
; 16.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.868      ; 5.591      ;
; 16.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.868      ; 5.591      ;
; 16.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.868      ; 5.591      ;
; 16.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.868      ; 5.591      ;
; 16.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.868      ; 5.591      ;
; 16.346 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 5.545      ;
; 16.346 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 5.545      ;
; 16.346 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 5.545      ;
; 16.346 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 5.545      ;
; 16.346 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 5.545      ;
; 16.346 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 5.545      ;
; 16.346 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 5.545      ;
; 16.346 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 5.545      ;
; 16.346 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 5.545      ;
; 16.346 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 5.545      ;
; 16.346 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 5.545      ;
; 16.346 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 5.545      ;
; 16.364 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.868      ; 5.526      ;
; 16.364 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.868      ; 5.526      ;
; 16.364 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.868      ; 5.526      ;
; 16.364 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.868      ; 5.526      ;
; 16.364 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.868      ; 5.526      ;
; 16.411 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 5.480      ;
; 16.411 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 5.480      ;
; 16.411 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 5.480      ;
; 16.411 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 5.480      ;
; 16.411 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 5.480      ;
; 16.411 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 5.480      ;
; 16.411 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 5.480      ;
; 16.411 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 5.480      ;
; 16.411 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 5.480      ;
; 16.411 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 5.480      ;
; 16.411 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 5.480      ;
; 16.411 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.869      ; 5.480      ;
; 16.622 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.873      ; 5.273      ;
; 16.622 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.873      ; 5.273      ;
; 16.622 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.873      ; 5.273      ;
; 16.622 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.873      ; 5.273      ;
; 16.622 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.873      ; 5.273      ;
; 16.669 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.874      ; 5.227      ;
; 16.669 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.874      ; 5.227      ;
; 16.669 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.874      ; 5.227      ;
; 16.669 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.874      ; 5.227      ;
; 16.669 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.874      ; 5.227      ;
; 16.669 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.874      ; 5.227      ;
; 16.669 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.874      ; 5.227      ;
; 16.669 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.874      ; 5.227      ;
; 16.669 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.874      ; 5.227      ;
; 16.669 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.874      ; 5.227      ;
; 16.669 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.874      ; 5.227      ;
; 16.669 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.874      ; 5.227      ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cam1_pclk'                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.860 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.096      ; 5.258      ;
; 16.902 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.138      ; 5.258      ;
; 16.902 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.138      ; 5.258      ;
; 16.902 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.138      ; 5.258      ;
; 16.902 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.138      ; 5.258      ;
; 16.902 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.138      ; 5.258      ;
; 16.925 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.096      ; 5.193      ;
; 16.962 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.789      ; 4.849      ;
; 16.967 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.138      ; 5.193      ;
; 16.967 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.138      ; 5.193      ;
; 16.967 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.138      ; 5.193      ;
; 16.967 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.138      ; 5.193      ;
; 16.967 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.138      ; 5.193      ;
; 16.974 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.099      ; 5.147      ;
; 16.974 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.099      ; 5.147      ;
; 16.974 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.099      ; 5.147      ;
; 16.974 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.099      ; 5.147      ;
; 16.974 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.099      ; 5.147      ;
; 16.974 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.099      ; 5.147      ;
; 16.988 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.835      ; 4.869      ;
; 16.988 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.835      ; 4.869      ;
; 16.988 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.835      ; 4.869      ;
; 16.988 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.835      ; 4.869      ;
; 16.988 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.835      ; 4.869      ;
; 17.015 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.140      ; 5.147      ;
; 17.015 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.140      ; 5.147      ;
; 17.015 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.140      ; 5.147      ;
; 17.015 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.140      ; 5.147      ;
; 17.027 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.789      ; 4.784      ;
; 17.029 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.876      ; 4.869      ;
; 17.029 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.876      ; 4.869      ;
; 17.029 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.876      ; 4.869      ;
; 17.029 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.876      ; 4.869      ;
; 17.029 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.876      ; 4.869      ;
; 17.029 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.876      ; 4.869      ;
; 17.029 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.876      ; 4.869      ;
; 17.029 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.876      ; 4.869      ;
; 17.029 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.876      ; 4.869      ;
; 17.029 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.876      ; 4.869      ;
; 17.029 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.876      ; 4.869      ;
; 17.039 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.099      ; 5.082      ;
; 17.039 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.099      ; 5.082      ;
; 17.039 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.099      ; 5.082      ;
; 17.039 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.099      ; 5.082      ;
; 17.039 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.099      ; 5.082      ;
; 17.039 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.099      ; 5.082      ;
; 17.053 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.835      ; 4.804      ;
; 17.053 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.835      ; 4.804      ;
; 17.053 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.835      ; 4.804      ;
; 17.053 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.835      ; 4.804      ;
; 17.053 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.835      ; 4.804      ;
; 17.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.140      ; 5.082      ;
; 17.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.140      ; 5.082      ;
; 17.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.140      ; 5.082      ;
; 17.080 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.140      ; 5.082      ;
; 17.094 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.876      ; 4.804      ;
; 17.094 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.876      ; 4.804      ;
; 17.094 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.876      ; 4.804      ;
; 17.094 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.876      ; 4.804      ;
; 17.094 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.876      ; 4.804      ;
; 17.094 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.876      ; 4.804      ;
; 17.094 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.876      ; 4.804      ;
; 17.094 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.876      ; 4.804      ;
; 17.094 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.876      ; 4.804      ;
; 17.094 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.876      ; 4.804      ;
; 17.094 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.876      ; 4.804      ;
; 17.183 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.101      ; 4.940      ;
; 17.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.143      ; 4.940      ;
; 17.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.143      ; 4.940      ;
; 17.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.143      ; 4.940      ;
; 17.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.143      ; 4.940      ;
; 17.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.143      ; 4.940      ;
; 17.285 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.794      ; 4.531      ;
; 17.297 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.104      ; 4.829      ;
; 17.297 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.104      ; 4.829      ;
; 17.297 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.104      ; 4.829      ;
; 17.297 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.104      ; 4.829      ;
; 17.297 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.104      ; 4.829      ;
; 17.297 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.104      ; 4.829      ;
; 17.311 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.840      ; 4.551      ;
; 17.311 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.840      ; 4.551      ;
; 17.311 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.840      ; 4.551      ;
; 17.311 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.840      ; 4.551      ;
; 17.311 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.840      ; 4.551      ;
; 17.338 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.145      ; 4.829      ;
; 17.338 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.145      ; 4.829      ;
; 17.338 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.145      ; 4.829      ;
; 17.338 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 2.145      ; 4.829      ;
; 17.352 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.881      ; 4.551      ;
; 17.352 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.881      ; 4.551      ;
; 17.352 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.881      ; 4.551      ;
; 17.352 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.881      ; 4.551      ;
; 17.352 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.881      ; 4.551      ;
; 17.352 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.881      ; 4.551      ;
; 17.352 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.881      ; 4.551      ;
; 17.352 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.881      ; 4.551      ;
; 17.352 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.881      ; 4.551      ;
; 17.352 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.881      ; 4.551      ;
; 17.352 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.881      ; 4.551      ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'sys_clk'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.922 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.087     ; 3.013      ;
; 16.922 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.087     ; 3.013      ;
; 16.922 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.087     ; 3.013      ;
; 16.922 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.087     ; 3.013      ;
; 16.922 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.087     ; 3.013      ;
; 16.925 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.075     ; 3.022      ;
; 16.972 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.086     ; 2.964      ;
; 16.972 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.086     ; 2.964      ;
; 16.972 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.086     ; 2.964      ;
; 16.972 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.086     ; 2.964      ;
; 16.972 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.086     ; 2.964      ;
; 17.172 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.086     ; 2.764      ;
; 17.172 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.086     ; 2.764      ;
; 17.172 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.086     ; 2.764      ;
; 17.172 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.086     ; 2.764      ;
; 17.172 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.086     ; 2.764      ;
; 17.172 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.086     ; 2.764      ;
; 17.217 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.086     ; 2.719      ;
; 17.217 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.086     ; 2.719      ;
; 17.217 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.086     ; 2.719      ;
; 17.314 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.065     ; 2.643      ;
; 17.314 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.065     ; 2.643      ;
; 17.314 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.065     ; 2.643      ;
; 17.314 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.065     ; 2.643      ;
; 17.314 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.065     ; 2.643      ;
; 17.572 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.085     ; 2.365      ;
; 17.572 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.085     ; 2.365      ;
; 17.572 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.085     ; 2.365      ;
; 17.572 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.085     ; 2.365      ;
; 17.572 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.085     ; 2.365      ;
; 17.572 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.085     ; 2.365      ;
; 17.578 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.085     ; 2.359      ;
; 17.578 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.085     ; 2.359      ;
; 17.604 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.085     ; 2.333      ;
; 17.604 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.085     ; 2.333      ;
; 17.604 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.085     ; 2.333      ;
; 17.604 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.085     ; 2.333      ;
; 17.604 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.085     ; 2.333      ;
; 17.604 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.085     ; 2.333      ;
; 17.642 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 2.308      ;
; 17.642 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 2.308      ;
; 17.642 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 2.308      ;
; 17.957 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 1.993      ;
; 18.478 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 1.471      ;
+--------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 2.233      ;
; 95.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.810      ;
; 95.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.810      ;
; 95.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.810      ;
; 95.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.810      ;
; 95.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.810      ;
; 95.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.810      ;
; 95.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.810      ;
; 95.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.810      ;
; 95.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.810      ;
; 95.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.810      ;
; 95.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.810      ;
; 95.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.810      ;
; 95.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.810      ;
; 95.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.810      ;
; 95.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.810      ;
; 95.113 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.810      ;
; 95.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.725      ;
; 95.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.725      ;
; 95.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.725      ;
; 95.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.725      ;
; 95.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.725      ;
; 95.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.725      ;
; 95.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.725      ;
; 95.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.725      ;
; 95.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.725      ;
; 95.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.725      ;
; 95.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.725      ;
; 95.601 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.336      ;
; 95.601 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.336      ;
; 95.601 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.336      ;
; 95.601 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.336      ;
; 95.601 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.336      ;
; 95.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.062      ;
; 95.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.062      ;
; 95.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.062      ;
; 95.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.062      ;
; 95.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.062      ;
; 95.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.062      ;
; 95.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.062      ;
; 95.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.052      ;
; 95.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.052      ;
; 95.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.052      ;
; 95.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.052      ;
; 95.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.052      ;
; 95.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.052      ;
; 95.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.052      ;
; 95.879 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.057      ;
; 95.879 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.057      ;
; 95.879 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.057      ;
; 95.879 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.057      ;
; 95.879 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.057      ;
; 95.879 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.057      ;
; 95.879 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.057      ;
; 95.879 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.057      ;
; 95.879 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.057      ;
; 95.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.044      ;
; 95.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.044      ;
; 95.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.044      ;
; 95.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.044      ;
; 95.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.044      ;
; 95.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.044      ;
; 95.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.026      ;
; 95.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.026      ;
; 95.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.026      ;
; 95.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.026      ;
; 95.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.026      ;
; 95.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.027      ;
; 95.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.027      ;
; 95.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.027      ;
; 95.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.027      ;
; 95.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.027      ;
; 95.909 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.027      ;
; 95.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.998      ;
; 95.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.998      ;
; 95.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.998      ;
; 95.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.998      ;
; 95.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.998      ;
; 95.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.998      ;
; 95.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.998      ;
; 95.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.998      ;
; 95.944 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.992      ;
; 95.944 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.992      ;
; 95.944 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.992      ;
; 95.944 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.992      ;
; 95.944 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.992      ;
; 95.944 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.992      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.739      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.739      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.739      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.739      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.739      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.739      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.739      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.739      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.739      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.739      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.739      ;
; 96.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.739      ;
; 96.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.721      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'sys_clk'                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.094 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.362      ;
; 1.456 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.724      ;
; 1.748 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 2.016      ;
; 1.748 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 2.016      ;
; 1.748 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 2.016      ;
; 1.777 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.070      ; 2.042      ;
; 1.777 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.070      ; 2.042      ;
; 1.777 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.070      ; 2.042      ;
; 1.777 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.070      ; 2.042      ;
; 1.777 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.070      ; 2.042      ;
; 1.777 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.070      ; 2.042      ;
; 1.783 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.070      ; 2.048      ;
; 1.783 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.070      ; 2.048      ;
; 1.783 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.070      ; 2.048      ;
; 1.783 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.070      ; 2.048      ;
; 1.783 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.070      ; 2.048      ;
; 1.783 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.070      ; 2.048      ;
; 1.794 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.070      ; 2.059      ;
; 1.794 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.070      ; 2.059      ;
; 1.972 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 2.248      ;
; 1.972 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 2.248      ;
; 1.972 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 2.248      ;
; 1.972 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 2.248      ;
; 1.972 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 2.248      ;
; 2.093 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.069      ; 2.357      ;
; 2.093 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.069      ; 2.357      ;
; 2.093 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.069      ; 2.357      ;
; 2.114 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.069      ; 2.378      ;
; 2.114 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.069      ; 2.378      ;
; 2.114 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.069      ; 2.378      ;
; 2.114 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.069      ; 2.378      ;
; 2.114 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.069      ; 2.378      ;
; 2.114 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.069      ; 2.378      ;
; 2.256 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.069      ; 2.520      ;
; 2.256 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.069      ; 2.520      ;
; 2.256 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.069      ; 2.520      ;
; 2.256 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.069      ; 2.520      ;
; 2.256 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.069      ; 2.520      ;
; 2.292 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.071      ; 2.558      ;
; 2.307 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.068      ; 2.570      ;
; 2.307 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.068      ; 2.570      ;
; 2.307 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.068      ; 2.570      ;
; 2.307 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.068      ; 2.570      ;
; 2.307 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.068      ; 2.570      ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.681      ;
; 1.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.681      ;
; 1.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.681      ;
; 1.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.681      ;
; 1.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.681      ;
; 1.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.681      ;
; 1.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.681      ;
; 1.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.681      ;
; 1.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.681      ;
; 1.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.681      ;
; 1.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.681      ;
; 1.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.681      ;
; 1.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.681      ;
; 1.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.681      ;
; 1.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.681      ;
; 1.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.714      ;
; 1.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.714      ;
; 1.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.714      ;
; 1.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.714      ;
; 1.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.744      ;
; 1.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.789      ;
; 1.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.789      ;
; 1.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.789      ;
; 1.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.789      ;
; 1.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.789      ;
; 1.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.789      ;
; 1.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.789      ;
; 1.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.789      ;
; 1.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.789      ;
; 1.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.789      ;
; 1.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.789      ;
; 1.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.789      ;
; 1.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.883      ;
; 1.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.883      ;
; 1.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.883      ;
; 1.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.865      ;
; 1.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.865      ;
; 1.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.865      ;
; 1.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.865      ;
; 1.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.865      ;
; 1.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.865      ;
; 1.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.865      ;
; 1.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.865      ;
; 1.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.865      ;
; 1.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.865      ;
; 1.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.865      ;
; 1.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.865      ;
; 1.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.928      ;
; 1.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.928      ;
; 1.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.928      ;
; 1.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.928      ;
; 1.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.928      ;
; 1.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.928      ;
; 1.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.928      ;
; 1.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.928      ;
; 1.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.928      ;
; 1.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.928      ;
; 1.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.928      ;
; 1.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.053      ;
; 1.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.133      ;
; 1.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.133      ;
; 1.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.133      ;
; 1.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.133      ;
; 1.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.133      ;
; 1.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.133      ;
; 1.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.133      ;
; 1.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.133      ;
; 1.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.133      ;
; 1.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.133      ;
; 1.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.133      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.380      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.380      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.380      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.380      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.380      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.380      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.380      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.380      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.380      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.380      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.380      ;
; 2.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.398      ;
; 2.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.398      ;
; 2.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.398      ;
; 2.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.398      ;
; 2.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.398      ;
; 2.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.398      ;
; 2.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 2.394      ;
; 2.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 2.394      ;
; 2.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 2.394      ;
; 2.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.398      ;
; 2.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.398      ;
; 2.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.398      ;
; 2.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 2.398      ;
; 2.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.430      ;
; 2.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.430      ;
; 2.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.430      ;
; 2.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.430      ;
; 2.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.430      ;
; 2.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 2.560      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cam1_pclk'                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.513 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.624      ; 4.332      ;
; 1.513 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.624      ; 4.332      ;
; 1.513 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.624      ; 4.332      ;
; 1.513 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.624      ; 4.332      ;
; 1.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.581      ; 4.332      ;
; 1.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.581      ; 4.332      ;
; 1.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.581      ; 4.332      ;
; 1.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.581      ; 4.332      ;
; 1.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.581      ; 4.332      ;
; 1.556 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.581      ; 4.332      ;
; 1.575 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.349      ; 4.119      ;
; 1.575 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.349      ; 4.119      ;
; 1.575 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.349      ; 4.119      ;
; 1.575 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.349      ; 4.119      ;
; 1.575 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.349      ; 4.119      ;
; 1.575 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.349      ; 4.119      ;
; 1.575 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.349      ; 4.119      ;
; 1.575 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.349      ; 4.119      ;
; 1.575 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.349      ; 4.119      ;
; 1.575 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.349      ; 4.119      ;
; 1.575 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.349      ; 4.119      ;
; 1.607 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.621      ; 4.423      ;
; 1.607 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.621      ; 4.423      ;
; 1.607 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.621      ; 4.423      ;
; 1.607 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.621      ; 4.423      ;
; 1.607 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.621      ; 4.423      ;
; 1.618 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.306      ; 4.119      ;
; 1.618 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.306      ; 4.119      ;
; 1.618 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.306      ; 4.119      ;
; 1.618 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.306      ; 4.119      ;
; 1.618 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.306      ; 4.119      ;
; 1.650 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.578      ; 4.423      ;
; 1.658 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.258      ; 4.111      ;
; 1.854 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.619      ; 4.668      ;
; 1.854 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.619      ; 4.668      ;
; 1.854 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.619      ; 4.668      ;
; 1.854 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.619      ; 4.668      ;
; 1.877 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.619      ; 4.691      ;
; 1.877 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.619      ; 4.691      ;
; 1.877 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.619      ; 4.691      ;
; 1.877 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.619      ; 4.691      ;
; 1.897 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.576      ; 4.668      ;
; 1.897 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.576      ; 4.668      ;
; 1.897 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.576      ; 4.668      ;
; 1.897 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.576      ; 4.668      ;
; 1.897 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.576      ; 4.668      ;
; 1.897 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.576      ; 4.668      ;
; 1.916 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.344      ; 4.455      ;
; 1.916 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.344      ; 4.455      ;
; 1.916 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.344      ; 4.455      ;
; 1.916 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.344      ; 4.455      ;
; 1.916 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.344      ; 4.455      ;
; 1.916 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.344      ; 4.455      ;
; 1.916 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.344      ; 4.455      ;
; 1.916 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.344      ; 4.455      ;
; 1.916 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.344      ; 4.455      ;
; 1.916 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.344      ; 4.455      ;
; 1.916 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.344      ; 4.455      ;
; 1.920 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.576      ; 4.691      ;
; 1.920 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.576      ; 4.691      ;
; 1.920 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.576      ; 4.691      ;
; 1.920 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.576      ; 4.691      ;
; 1.920 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.576      ; 4.691      ;
; 1.920 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.576      ; 4.691      ;
; 1.939 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.344      ; 4.478      ;
; 1.939 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.344      ; 4.478      ;
; 1.939 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.344      ; 4.478      ;
; 1.939 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.344      ; 4.478      ;
; 1.939 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.344      ; 4.478      ;
; 1.939 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.344      ; 4.478      ;
; 1.939 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.344      ; 4.478      ;
; 1.939 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.344      ; 4.478      ;
; 1.939 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.344      ; 4.478      ;
; 1.939 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.344      ; 4.478      ;
; 1.939 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.344      ; 4.478      ;
; 1.948 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.616      ; 4.759      ;
; 1.948 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.616      ; 4.759      ;
; 1.948 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.616      ; 4.759      ;
; 1.948 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.616      ; 4.759      ;
; 1.948 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.616      ; 4.759      ;
; 1.959 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.301      ; 4.455      ;
; 1.959 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.301      ; 4.455      ;
; 1.959 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.301      ; 4.455      ;
; 1.959 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.301      ; 4.455      ;
; 1.959 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.301      ; 4.455      ;
; 1.971 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.616      ; 4.782      ;
; 1.971 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.616      ; 4.782      ;
; 1.971 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.616      ; 4.782      ;
; 1.971 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.616      ; 4.782      ;
; 1.971 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.616      ; 4.782      ;
; 1.982 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.301      ; 4.478      ;
; 1.982 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.301      ; 4.478      ;
; 1.982 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.301      ; 4.478      ;
; 1.982 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.301      ; 4.478      ;
; 1.982 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.301      ; 4.478      ;
; 1.991 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.573      ; 4.759      ;
; 1.999 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.253      ; 4.447      ;
; 2.014 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.573      ; 4.782      ;
; 2.022 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam1_pclk   ; 0.000        ; 2.253      ; 4.470      ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cam0_pclk'                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.148 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.333      ; 4.676      ;
; 2.148 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.333      ; 4.676      ;
; 2.148 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.333      ; 4.676      ;
; 2.148 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.333      ; 4.676      ;
; 2.148 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.333      ; 4.676      ;
; 2.148 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.333      ; 4.676      ;
; 2.148 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.333      ; 4.676      ;
; 2.148 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.333      ; 4.676      ;
; 2.148 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.333      ; 4.676      ;
; 2.148 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.333      ; 4.676      ;
; 2.148 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.333      ; 4.676      ;
; 2.148 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.333      ; 4.676      ;
; 2.195 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.332      ; 4.722      ;
; 2.195 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.332      ; 4.722      ;
; 2.195 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.332      ; 4.722      ;
; 2.195 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.332      ; 4.722      ;
; 2.195 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.332      ; 4.722      ;
; 2.489 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.012      ;
; 2.489 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.012      ;
; 2.489 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.012      ;
; 2.489 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.012      ;
; 2.489 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.012      ;
; 2.489 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.012      ;
; 2.489 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.012      ;
; 2.489 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.012      ;
; 2.489 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.012      ;
; 2.489 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.012      ;
; 2.489 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.012      ;
; 2.489 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.012      ;
; 2.512 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.035      ;
; 2.512 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.035      ;
; 2.512 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.035      ;
; 2.512 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.035      ;
; 2.512 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.035      ;
; 2.512 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.035      ;
; 2.512 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.035      ;
; 2.512 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.035      ;
; 2.512 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.035      ;
; 2.512 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.035      ;
; 2.512 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.035      ;
; 2.512 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.035      ;
; 2.536 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.327      ; 5.058      ;
; 2.536 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.327      ; 5.058      ;
; 2.536 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.327      ; 5.058      ;
; 2.536 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.327      ; 5.058      ;
; 2.536 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.327      ; 5.058      ;
; 2.559 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.327      ; 5.081      ;
; 2.559 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.327      ; 5.081      ;
; 2.559 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.327      ; 5.081      ;
; 2.559 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.327      ; 5.081      ;
; 2.559 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.327      ; 5.081      ;
; 2.805 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.341      ; 5.341      ;
; 2.805 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.341      ; 5.341      ;
; 2.805 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.341      ; 5.341      ;
; 2.805 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.341      ; 5.341      ;
; 2.805 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.341      ; 5.341      ;
; 2.805 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.341      ; 5.341      ;
; 2.805 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.341      ; 5.341      ;
; 2.808 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.333      ; 5.336      ;
; 2.808 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.333      ; 5.336      ;
; 2.808 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.333      ; 5.336      ;
; 2.808 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.333      ; 5.336      ;
; 2.808 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.333      ; 5.336      ;
; 2.808 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.333      ; 5.336      ;
; 2.808 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.333      ; 5.336      ;
; 2.808 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.333      ; 5.336      ;
; 2.808 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.333      ; 5.336      ;
; 3.146 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.336      ; 5.677      ;
; 3.146 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.336      ; 5.677      ;
; 3.146 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.336      ; 5.677      ;
; 3.146 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.336      ; 5.677      ;
; 3.146 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.336      ; 5.677      ;
; 3.146 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.336      ; 5.677      ;
; 3.146 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.336      ; 5.677      ;
; 3.149 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.672      ;
; 3.149 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.672      ;
; 3.149 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.672      ;
; 3.149 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.672      ;
; 3.149 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.672      ;
; 3.149 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.672      ;
; 3.149 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.672      ;
; 3.149 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.672      ;
; 3.149 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.672      ;
; 3.169 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.336      ; 5.700      ;
; 3.169 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.336      ; 5.700      ;
; 3.169 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.336      ; 5.700      ;
; 3.169 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.336      ; 5.700      ;
; 3.169 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.336      ; 5.700      ;
; 3.169 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.336      ; 5.700      ;
; 3.169 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.336      ; 5.700      ;
; 3.172 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.695      ;
; 3.172 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.695      ;
; 3.172 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.695      ;
; 3.172 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.695      ;
; 3.172 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.695      ;
; 3.172 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.695      ;
; 3.172 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.695      ;
; 3.172 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.695      ;
; 3.172 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam0_pclk   ; 0.000        ; 2.328      ; 5.695      ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cam1_pclk'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.492 ; 9.708        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ;
; 9.492 ; 9.708        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ;
; 9.535 ; 9.751        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10]                                       ;
; 9.535 ; 9.751        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]                                        ;
; 9.535 ; 9.751        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                                        ;
; 9.556 ; 9.772        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                       ;
; 9.556 ; 9.772        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                       ;
; 9.556 ; 9.772        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ;
; 9.556 ; 9.772        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                      ;
; 9.556 ; 9.772        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                       ;
; 9.556 ; 9.772        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                       ;
; 9.556 ; 9.772        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                       ;
; 9.557 ; 9.773        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                         ;
; 9.557 ; 9.773        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                       ;
; 9.557 ; 9.773        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                       ;
; 9.557 ; 9.773        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                       ;
; 9.557 ; 9.773        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                      ;
; 9.557 ; 9.773        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                       ;
; 9.557 ; 9.773        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                       ;
; 9.557 ; 9.773        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                       ;
; 9.557 ; 9.773        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                       ;
; 9.577 ; 9.807        ; 0.230          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; 9.579 ; 9.809        ; 0.230          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; 9.579 ; 9.809        ; 0.230          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ;
; 9.593 ; 9.823        ; 0.230          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; 9.594 ; 9.824        ; 0.230          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; 9.594 ; 9.824        ; 0.230          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ;
; 9.596 ; 9.826        ; 0.230          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; 9.597 ; 9.827        ; 0.230          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; 9.597 ; 9.827        ; 0.230          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; 9.605 ; 9.835        ; 0.230          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; 9.606 ; 9.836        ; 0.230          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; 9.614 ; 9.830        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ;
; 9.614 ; 9.830        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ;
; 9.614 ; 9.830        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ;
; 9.614 ; 9.830        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0]                                        ;
; 9.614 ; 9.830        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1]                                        ;
; 9.614 ; 9.830        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[6]                                        ;
; 9.614 ; 9.830        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]                                        ;
; 9.614 ; 9.830        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; 9.615 ; 9.831        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ;
; 9.615 ; 9.831        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ;
; 9.615 ; 9.831        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ;
; 9.615 ; 9.831        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ;
; 9.615 ; 9.831        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ;
; 9.615 ; 9.831        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ;
; 9.615 ; 9.831        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ;
; 9.615 ; 9.831        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ;
; 9.615 ; 9.831        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                                ;
; 9.618 ; 9.834        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ;
; 9.618 ; 9.834        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ;
; 9.618 ; 9.834        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ;
; 9.618 ; 9.834        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ;
; 9.618 ; 9.834        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]                                        ;
; 9.619 ; 9.835        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ;
; 9.619 ; 9.835        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                      ;
; 9.619 ; 9.835        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                      ;
; 9.619 ; 9.835        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                       ;
; 9.619 ; 9.835        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                       ;
; 9.621 ; 9.837        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                       ;
; 9.621 ; 9.837        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                       ;
; 9.621 ; 9.837        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                       ;
; 9.621 ; 9.837        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                       ;
; 9.621 ; 9.837        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                         ;
; 9.621 ; 9.837        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                         ;
; 9.621 ; 9.837        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ;
; 9.621 ; 9.837        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ;
; 9.621 ; 9.837        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ;
; 9.621 ; 9.837        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ;
; 9.621 ; 9.837        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ;
; 9.624 ; 9.840        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ;
; 9.624 ; 9.840        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ;
; 9.624 ; 9.840        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ;
; 9.624 ; 9.840        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ;
; 9.624 ; 9.840        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ;
; 9.624 ; 9.840        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ;
; 9.635 ; 9.851        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                                            ;
; 9.635 ; 9.851        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ;
; 9.635 ; 9.851        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ;
; 9.635 ; 9.851        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ;
; 9.635 ; 9.851        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ;
; 9.635 ; 9.851        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                                       ;
; 9.635 ; 9.851        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[3]                                        ;
; 9.635 ; 9.851        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[4]                                        ;
; 9.635 ; 9.851        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]                                        ;
; 9.635 ; 9.851        ; 0.216          ; High Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; 9.754 ; 9.754        ; 0.000          ; High Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a12|clk0                                                                                   ;
; 9.762 ; 9.762        ; 0.000          ; High Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo1|dcfifo_component|auto_generated|wrptr_g[10]|clk                                                                                               ;
; 9.762 ; 9.762        ; 0.000          ; High Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo1|dcfifo_component|auto_generated|wrptr_g[8]|clk                                                                                                ;
; 9.770 ; 9.770        ; 0.000          ; High Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0|clk0                                                                                    ;
; 9.774 ; 9.774        ; 0.000          ; High Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a8|clk0                                                                                    ;
; 9.782 ; 9.782        ; 0.000          ; High Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a4|clk0                                                                                    ;
; 9.805 ; 9.805        ; 0.000          ; High Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]|clk                                                                                       ;
; 9.805 ; 9.805        ; 0.000          ; High Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]|clk                                                                                        ;
; 9.805 ; 9.805        ; 0.000          ; High Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]|clk                                                                                        ;
; 9.826 ; 9.826        ; 0.000          ; High Pulse Width ; cam1_pclk ; Rise       ; u1_ov5640_dri|u_cmos_capture_data|cam_data_d0[4]|clk                                                                                                                                  ;
; 9.826 ; 9.826        ; 0.000          ; High Pulse Width ; cam1_pclk ; Rise       ; u1_ov5640_dri|u_cmos_capture_data|cmos_data_t[0]|clk                                                                                                                                  ;
; 9.826 ; 9.826        ; 0.000          ; High Pulse Width ; cam1_pclk ; Rise       ; u1_ov5640_dri|u_cmos_capture_data|cmos_data_t[11]|clk                                                                                                                                 ;
; 9.826 ; 9.826        ; 0.000          ; High Pulse Width ; cam1_pclk ; Rise       ; u1_ov5640_dri|u_cmos_capture_data|cmos_data_t[13]|clk                                                                                                                                 ;
+-------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.628 ; 9.858        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.628 ; 9.858        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.629 ; 9.859        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.629 ; 9.859        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a4~porta_we_reg        ;
; 9.630 ; 9.860        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.630 ; 9.860        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.630 ; 9.860        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a12~porta_we_reg       ;
; 9.630 ; 9.860        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a36~porta_address_reg0 ;
; 9.630 ; 9.860        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a36~porta_we_reg       ;
; 9.631 ; 9.861        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a20~porta_address_reg0 ;
; 9.631 ; 9.861        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a20~porta_we_reg       ;
; 9.631 ; 9.861        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a32~porta_address_reg0 ;
; 9.631 ; 9.861        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a32~porta_we_reg       ;
; 9.631 ; 9.861        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 9.631 ; 9.861        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.631 ; 9.861        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a8~porta_we_reg        ;
; 9.632 ; 9.862        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 9.632 ; 9.862        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.632 ; 9.862        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a16~porta_we_reg       ;
; 9.632 ; 9.862        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a24~porta_address_reg0 ;
; 9.632 ; 9.862        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a24~porta_we_reg       ;
; 9.632 ; 9.862        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a36~porta_datain_reg0  ;
; 9.633 ; 9.863        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 9.633 ; 9.863        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a28~porta_address_reg0 ;
; 9.633 ; 9.863        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a28~porta_we_reg       ;
; 9.633 ; 9.863        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a32~porta_datain_reg0  ;
; 9.633 ; 9.863        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 9.634 ; 9.864        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 9.634 ; 9.864        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a24~porta_datain_reg0  ;
; 9.635 ; 9.865        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                                                                 ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                                                                ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                                                                ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                                                                ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                                                                ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                                                                ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                                                                ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                                                                 ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                                                                 ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                                                                 ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                                                                 ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                                                                 ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                                                                 ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                                                                 ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                                                                 ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                                                                 ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0                                        ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a1~portb_address_reg0                                        ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a2~portb_address_reg0                                        ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a6~portb_address_reg0                                        ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                                                                 ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                                                                ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                                                                ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                                                                ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                                                                ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                                                                ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                                                                ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                                                                 ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0                                        ;
; 9.648 ; 9.878        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a1~portb_address_reg0                                        ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                                                                 ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                                                                 ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                                                                 ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                                                                 ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                                                                 ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                                                                 ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                                                                 ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                                                                 ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a2~portb_address_reg0                                        ;
; 9.649 ; 9.879        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a6~portb_address_reg0                                        ;
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0                                        ;
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg                                              ;
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a1~porta_address_reg0                                        ;
; 9.665 ; 9.895        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a1~porta_we_reg                                              ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a6~porta_address_reg0                                        ;
; 9.666 ; 9.896        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a6~porta_we_reg                                              ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0                                         ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a1~porta_datain_reg0                                         ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a1~porta_address_reg0                                        ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a1~porta_we_reg                                              ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a2~porta_address_reg0                                        ;
; 9.667 ; 9.897        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a2~porta_we_reg                                              ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a2~porta_address_reg0                                        ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a2~porta_we_reg                                              ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a6~porta_address_reg0                                        ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a6~porta_we_reg                                              ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0                                        ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg                                              ;
; 9.668 ; 9.898        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a6~porta_datain_reg0                                         ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a1~porta_datain_reg0                                         ;
; 9.669 ; 9.899        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a2~porta_datain_reg0                                         ;
; 9.670 ; 9.900        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a2~porta_datain_reg0                                         ;
; 9.670 ; 9.900        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a6~porta_datain_reg0                                         ;
; 9.670 ; 9.900        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0                                         ;
; 9.671 ; 9.901        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_address_reg0                                                                                     ;
; 9.671 ; 9.901        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_we_reg                                                                                           ;
; 9.673 ; 9.903        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                      ;
; 9.683 ; 9.913        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                                                                 ;
; 9.683 ; 9.913        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                                                                 ;
; 9.683 ; 9.913        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                                                                 ;
+-------+--------------+----------------+-----------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cam0_pclk'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.671 ; 9.901        ; 0.230          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; 9.671 ; 9.901        ; 0.230          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ;
; 9.671 ; 9.901        ; 0.230          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; 9.671 ; 9.901        ; 0.230          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ;
; 9.671 ; 9.901        ; 0.230          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; 9.671 ; 9.901        ; 0.230          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; 9.671 ; 9.901        ; 0.230          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; 9.671 ; 9.901        ; 0.230          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; 9.673 ; 9.903        ; 0.230          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; 9.673 ; 9.903        ; 0.230          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; 9.673 ; 9.903        ; 0.230          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; 9.673 ; 9.903        ; 0.230          ; Low Pulse Width  ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0]                                        ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10]                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                                       ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1]                                        ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]                                        ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[3]                                        ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[4]                                        ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]                                        ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[6]                                        ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]                                        ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]                                        ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                                        ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                         ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                         ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                                ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                                            ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                         ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                      ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                      ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                      ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                      ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                       ;
; 9.826 ; 10.010       ; 0.184          ; Low Pulse Width  ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                                            ;
; 9.826 ; 10.010       ; 0.184          ; Low Pulse Width  ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                         ;
; 9.826 ; 10.010       ; 0.184          ; Low Pulse Width  ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                       ;
; 9.826 ; 10.010       ; 0.184          ; Low Pulse Width  ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                       ;
; 9.826 ; 10.010       ; 0.184          ; Low Pulse Width  ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                       ;
; 9.826 ; 10.010       ; 0.184          ; Low Pulse Width  ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                       ;
; 9.826 ; 10.010       ; 0.184          ; Low Pulse Width  ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                       ;
; 9.826 ; 10.010       ; 0.184          ; Low Pulse Width  ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                       ;
; 9.826 ; 10.010       ; 0.184          ; Low Pulse Width  ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                       ;
; 9.826 ; 10.010       ; 0.184          ; Low Pulse Width  ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                       ;
; 9.826 ; 10.010       ; 0.184          ; Low Pulse Width  ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                         ;
; 9.826 ; 10.010       ; 0.184          ; Low Pulse Width  ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                         ;
; 9.826 ; 10.010       ; 0.184          ; Low Pulse Width  ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                       ;
+-------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a0~portb_address_reg0                                                         ;
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a32~portb_address_reg0                                                        ;
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a4~portb_address_reg0                                                         ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a12~portb_address_reg0                                                        ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a20~portb_address_reg0                                                        ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a36~portb_address_reg0                                                        ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a8~portb_address_reg0                                                         ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a16~portb_address_reg0                                                        ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a24~portb_address_reg0                                                        ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a28~portb_address_reg0                                                        ;
; 49.578 ; 49.794       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                  ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                   ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                   ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                   ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                   ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                   ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                   ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                   ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                   ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                   ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                   ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                   ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                              ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                              ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                              ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                              ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                              ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                              ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                              ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                              ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                              ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                              ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                              ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                              ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                   ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                   ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                   ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                   ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                 ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ;
; 49.623 ; 49.807       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.117  ; 2.541  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.158  ; 6.266  ; Rise       ; altera_reserved_tck ;
; cam0_data[*]        ; cam0_pclk           ; 3.873  ; 3.685  ; Rise       ; cam0_pclk           ;
;  cam0_data[0]       ; cam0_pclk           ; 3.366  ; 3.216  ; Rise       ; cam0_pclk           ;
;  cam0_data[1]       ; cam0_pclk           ; 3.685  ; 3.496  ; Rise       ; cam0_pclk           ;
;  cam0_data[2]       ; cam0_pclk           ; 3.273  ; 3.269  ; Rise       ; cam0_pclk           ;
;  cam0_data[3]       ; cam0_pclk           ; 3.328  ; 3.362  ; Rise       ; cam0_pclk           ;
;  cam0_data[4]       ; cam0_pclk           ; 3.873  ; 3.685  ; Rise       ; cam0_pclk           ;
;  cam0_data[5]       ; cam0_pclk           ; 3.186  ; 3.302  ; Rise       ; cam0_pclk           ;
;  cam0_data[6]       ; cam0_pclk           ; 3.369  ; 3.256  ; Rise       ; cam0_pclk           ;
;  cam0_data[7]       ; cam0_pclk           ; 2.769  ; 2.891  ; Rise       ; cam0_pclk           ;
; cam0_href           ; cam0_pclk           ; 3.841  ; 3.844  ; Rise       ; cam0_pclk           ;
; cam0_vsync          ; cam0_pclk           ; 2.973  ; 3.108  ; Rise       ; cam0_pclk           ;
; cam1_data[*]        ; cam1_pclk           ; 3.767  ; 3.502  ; Rise       ; cam1_pclk           ;
;  cam1_data[0]       ; cam1_pclk           ; 2.004  ; 2.016  ; Rise       ; cam1_pclk           ;
;  cam1_data[1]       ; cam1_pclk           ; 3.122  ; 2.960  ; Rise       ; cam1_pclk           ;
;  cam1_data[2]       ; cam1_pclk           ; 3.295  ; 3.160  ; Rise       ; cam1_pclk           ;
;  cam1_data[3]       ; cam1_pclk           ; 2.811  ; 2.722  ; Rise       ; cam1_pclk           ;
;  cam1_data[4]       ; cam1_pclk           ; 3.172  ; 2.980  ; Rise       ; cam1_pclk           ;
;  cam1_data[5]       ; cam1_pclk           ; 2.754  ; 2.727  ; Rise       ; cam1_pclk           ;
;  cam1_data[6]       ; cam1_pclk           ; 3.767  ; 3.502  ; Rise       ; cam1_pclk           ;
;  cam1_data[7]       ; cam1_pclk           ; 3.471  ; 3.392  ; Rise       ; cam1_pclk           ;
; cam1_href           ; cam1_pclk           ; 4.065  ; 3.978  ; Rise       ; cam1_pclk           ;
; cam1_vsync          ; cam1_pclk           ; 1.906  ; 2.000  ; Rise       ; cam1_pclk           ;
; key0                ; sys_clk             ; 1.449  ; 1.497  ; Rise       ; sys_clk             ;
; key1                ; sys_clk             ; 1.374  ; 1.402  ; Rise       ; sys_clk             ;
; sd_miso             ; sys_clk             ; 6.322  ; 6.351  ; Rise       ; sys_clk             ;
; sdram_data[*]       ; sys_clk             ; 5.066  ; 5.166  ; Rise       ; sys_clk             ;
;  sdram_data[0]      ; sys_clk             ; 4.690  ; 4.797  ; Rise       ; sys_clk             ;
;  sdram_data[1]      ; sys_clk             ; 4.538  ; 4.630  ; Rise       ; sys_clk             ;
;  sdram_data[2]      ; sys_clk             ; 5.001  ; 5.048  ; Rise       ; sys_clk             ;
;  sdram_data[3]      ; sys_clk             ; 4.764  ; 4.861  ; Rise       ; sys_clk             ;
;  sdram_data[4]      ; sys_clk             ; 5.066  ; 5.166  ; Rise       ; sys_clk             ;
;  sdram_data[5]      ; sys_clk             ; 4.924  ; 4.982  ; Rise       ; sys_clk             ;
;  sdram_data[6]      ; sys_clk             ; 4.571  ; 4.671  ; Rise       ; sys_clk             ;
;  sdram_data[7]      ; sys_clk             ; 4.639  ; 4.755  ; Rise       ; sys_clk             ;
;  sdram_data[8]      ; sys_clk             ; 4.924  ; 4.948  ; Rise       ; sys_clk             ;
;  sdram_data[9]      ; sys_clk             ; 4.728  ; 4.852  ; Rise       ; sys_clk             ;
;  sdram_data[10]     ; sys_clk             ; 4.232  ; 4.311  ; Rise       ; sys_clk             ;
;  sdram_data[11]     ; sys_clk             ; 4.740  ; 4.853  ; Rise       ; sys_clk             ;
;  sdram_data[12]     ; sys_clk             ; 4.830  ; 4.976  ; Rise       ; sys_clk             ;
;  sdram_data[13]     ; sys_clk             ; 4.470  ; 4.568  ; Rise       ; sys_clk             ;
;  sdram_data[14]     ; sys_clk             ; 4.749  ; 4.879  ; Rise       ; sys_clk             ;
;  sdram_data[15]     ; sys_clk             ; 4.759  ; 4.875  ; Rise       ; sys_clk             ;
; sys_rst_n           ; sys_clk             ; 11.157 ; 11.869 ; Rise       ; sys_clk             ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.102  ; 0.936  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.238 ; -1.492 ; Rise       ; altera_reserved_tck ;
; cam0_data[*]        ; cam0_pclk           ; -2.328 ; -2.442 ; Rise       ; cam0_pclk           ;
;  cam0_data[0]       ; cam0_pclk           ; -2.903 ; -2.756 ; Rise       ; cam0_pclk           ;
;  cam0_data[1]       ; cam0_pclk           ; -3.206 ; -3.021 ; Rise       ; cam0_pclk           ;
;  cam0_data[2]       ; cam0_pclk           ; -2.562 ; -2.641 ; Rise       ; cam0_pclk           ;
;  cam0_data[3]       ; cam0_pclk           ; -2.804 ; -2.832 ; Rise       ; cam0_pclk           ;
;  cam0_data[4]       ; cam0_pclk           ; -3.386 ; -3.204 ; Rise       ; cam0_pclk           ;
;  cam0_data[5]       ; cam0_pclk           ; -2.731 ; -2.839 ; Rise       ; cam0_pclk           ;
;  cam0_data[6]       ; cam0_pclk           ; -2.907 ; -2.795 ; Rise       ; cam0_pclk           ;
;  cam0_data[7]       ; cam0_pclk           ; -2.328 ; -2.442 ; Rise       ; cam0_pclk           ;
; cam0_href           ; cam0_pclk           ; -1.796 ; -1.906 ; Rise       ; cam0_pclk           ;
; cam0_vsync          ; cam0_pclk           ; -2.526 ; -2.653 ; Rise       ; cam0_pclk           ;
; cam1_data[*]        ; cam1_pclk           ; -1.508 ; -1.510 ; Rise       ; cam1_pclk           ;
;  cam1_data[0]       ; cam1_pclk           ; -1.508 ; -1.510 ; Rise       ; cam1_pclk           ;
;  cam1_data[1]       ; cam1_pclk           ; -2.603 ; -2.438 ; Rise       ; cam1_pclk           ;
;  cam1_data[2]       ; cam1_pclk           ; -2.294 ; -2.215 ; Rise       ; cam1_pclk           ;
;  cam1_data[3]       ; cam1_pclk           ; -2.299 ; -2.213 ; Rise       ; cam1_pclk           ;
;  cam1_data[4]       ; cam1_pclk           ; -2.250 ; -2.091 ; Rise       ; cam1_pclk           ;
;  cam1_data[5]       ; cam1_pclk           ; -1.689 ; -1.653 ; Rise       ; cam1_pclk           ;
;  cam1_data[6]       ; cam1_pclk           ; -3.096 ; -2.929 ; Rise       ; cam1_pclk           ;
;  cam1_data[7]       ; cam1_pclk           ; -2.214 ; -2.286 ; Rise       ; cam1_pclk           ;
; cam1_href           ; cam1_pclk           ; -1.428 ; -1.477 ; Rise       ; cam1_pclk           ;
; cam1_vsync          ; cam1_pclk           ; -1.490 ; -1.581 ; Rise       ; cam1_pclk           ;
; key0                ; sys_clk             ; 0.231  ; 0.067  ; Rise       ; sys_clk             ;
; key1                ; sys_clk             ; 0.211  ; 0.044  ; Rise       ; sys_clk             ;
; sd_miso             ; sys_clk             ; -3.991 ; -4.057 ; Rise       ; sys_clk             ;
; sdram_data[*]       ; sys_clk             ; -3.517 ; -3.585 ; Rise       ; sys_clk             ;
;  sdram_data[0]      ; sys_clk             ; -3.973 ; -4.077 ; Rise       ; sys_clk             ;
;  sdram_data[1]      ; sys_clk             ; -3.826 ; -3.916 ; Rise       ; sys_clk             ;
;  sdram_data[2]      ; sys_clk             ; -4.271 ; -4.317 ; Rise       ; sys_clk             ;
;  sdram_data[3]      ; sys_clk             ; -4.043 ; -4.138 ; Rise       ; sys_clk             ;
;  sdram_data[4]      ; sys_clk             ; -4.334 ; -4.430 ; Rise       ; sys_clk             ;
;  sdram_data[5]      ; sys_clk             ; -4.198 ; -4.254 ; Rise       ; sys_clk             ;
;  sdram_data[6]      ; sys_clk             ; -3.859 ; -3.956 ; Rise       ; sys_clk             ;
;  sdram_data[7]      ; sys_clk             ; -3.923 ; -4.036 ; Rise       ; sys_clk             ;
;  sdram_data[8]      ; sys_clk             ; -4.197 ; -4.220 ; Rise       ; sys_clk             ;
;  sdram_data[9]      ; sys_clk             ; -4.009 ; -4.130 ; Rise       ; sys_clk             ;
;  sdram_data[10]     ; sys_clk             ; -3.517 ; -3.585 ; Rise       ; sys_clk             ;
;  sdram_data[11]     ; sys_clk             ; -4.021 ; -4.131 ; Rise       ; sys_clk             ;
;  sdram_data[12]     ; sys_clk             ; -4.107 ; -4.248 ; Rise       ; sys_clk             ;
;  sdram_data[13]     ; sys_clk             ; -3.746 ; -3.832 ; Rise       ; sys_clk             ;
;  sdram_data[14]     ; sys_clk             ; -4.029 ; -4.155 ; Rise       ; sys_clk             ;
;  sdram_data[15]     ; sys_clk             ; -4.039 ; -4.152 ; Rise       ; sys_clk             ;
; sys_rst_n           ; sys_clk             ; -6.084 ; -6.755 ; Rise       ; sys_clk             ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.461 ; 13.062 ; Fall       ; altera_reserved_tck ;
; sd_clk              ; sys_clk             ; 2.973  ; 2.954  ; Rise       ; sys_clk             ;
; sd_cs_n             ; sys_clk             ; 6.189  ; 5.835  ; Rise       ; sys_clk             ;
; sd_mosi             ; sys_clk             ; 8.424  ; 8.070  ; Rise       ; sys_clk             ;
; sdram_addr[*]       ; sys_clk             ; 6.355  ; 6.545  ; Rise       ; sys_clk             ;
;  sdram_addr[0]      ; sys_clk             ; 6.355  ; 6.545  ; Rise       ; sys_clk             ;
;  sdram_addr[1]      ; sys_clk             ; 5.258  ; 5.568  ; Rise       ; sys_clk             ;
;  sdram_addr[2]      ; sys_clk             ; 4.741  ; 4.970  ; Rise       ; sys_clk             ;
;  sdram_addr[3]      ; sys_clk             ; 4.600  ; 4.829  ; Rise       ; sys_clk             ;
;  sdram_addr[4]      ; sys_clk             ; 5.354  ; 5.667  ; Rise       ; sys_clk             ;
;  sdram_addr[5]      ; sys_clk             ; 4.879  ; 5.159  ; Rise       ; sys_clk             ;
;  sdram_addr[6]      ; sys_clk             ; 4.560  ; 4.803  ; Rise       ; sys_clk             ;
;  sdram_addr[7]      ; sys_clk             ; 4.546  ; 4.799  ; Rise       ; sys_clk             ;
;  sdram_addr[8]      ; sys_clk             ; 4.334  ; 4.520  ; Rise       ; sys_clk             ;
;  sdram_addr[9]      ; sys_clk             ; 5.009  ; 5.249  ; Rise       ; sys_clk             ;
;  sdram_addr[10]     ; sys_clk             ; 4.655  ; 4.876  ; Rise       ; sys_clk             ;
;  sdram_addr[11]     ; sys_clk             ; 5.184  ; 5.415  ; Rise       ; sys_clk             ;
;  sdram_addr[12]     ; sys_clk             ; 5.230  ; 5.536  ; Rise       ; sys_clk             ;
; sdram_ba[*]         ; sys_clk             ; 4.954  ; 5.224  ; Rise       ; sys_clk             ;
;  sdram_ba[0]        ; sys_clk             ; 4.882  ; 5.201  ; Rise       ; sys_clk             ;
;  sdram_ba[1]        ; sys_clk             ; 4.954  ; 5.224  ; Rise       ; sys_clk             ;
; sdram_cas_n         ; sys_clk             ; 4.699  ; 4.923  ; Rise       ; sys_clk             ;
; sdram_cke           ; sys_clk             ; 4.257  ; 4.153  ; Rise       ; sys_clk             ;
; sdram_clk           ; sys_clk             ; 1.687  ; 1.734  ; Rise       ; sys_clk             ;
; sdram_cs_n          ; sys_clk             ; 5.235  ; 5.448  ; Rise       ; sys_clk             ;
; sdram_data[*]       ; sys_clk             ; 5.510  ; 5.187  ; Rise       ; sys_clk             ;
;  sdram_data[0]      ; sys_clk             ; 5.502  ; 5.140  ; Rise       ; sys_clk             ;
;  sdram_data[1]      ; sys_clk             ; 5.082  ; 4.861  ; Rise       ; sys_clk             ;
;  sdram_data[2]      ; sys_clk             ; 4.599  ; 4.412  ; Rise       ; sys_clk             ;
;  sdram_data[3]      ; sys_clk             ; 4.711  ; 4.552  ; Rise       ; sys_clk             ;
;  sdram_data[4]      ; sys_clk             ; 5.037  ; 4.812  ; Rise       ; sys_clk             ;
;  sdram_data[5]      ; sys_clk             ; 5.311  ; 5.061  ; Rise       ; sys_clk             ;
;  sdram_data[6]      ; sys_clk             ; 4.661  ; 4.499  ; Rise       ; sys_clk             ;
;  sdram_data[7]      ; sys_clk             ; 4.704  ; 4.550  ; Rise       ; sys_clk             ;
;  sdram_data[8]      ; sys_clk             ; 5.055  ; 4.865  ; Rise       ; sys_clk             ;
;  sdram_data[9]      ; sys_clk             ; 4.821  ; 4.718  ; Rise       ; sys_clk             ;
;  sdram_data[10]     ; sys_clk             ; 5.267  ; 5.008  ; Rise       ; sys_clk             ;
;  sdram_data[11]     ; sys_clk             ; 5.003  ; 4.790  ; Rise       ; sys_clk             ;
;  sdram_data[12]     ; sys_clk             ; 5.376  ; 5.088  ; Rise       ; sys_clk             ;
;  sdram_data[13]     ; sys_clk             ; 4.898  ; 4.648  ; Rise       ; sys_clk             ;
;  sdram_data[14]     ; sys_clk             ; 5.510  ; 5.187  ; Rise       ; sys_clk             ;
;  sdram_data[15]     ; sys_clk             ; 5.276  ; 4.973  ; Rise       ; sys_clk             ;
; sdram_ras_n         ; sys_clk             ; 4.708  ; 4.934  ; Rise       ; sys_clk             ;
; sdram_we_n          ; sys_clk             ; 4.381  ; 4.547  ; Rise       ; sys_clk             ;
; tmds_clk_n          ; sys_clk             ; 4.116  ; 4.087  ; Rise       ; sys_clk             ;
; tmds_clk_p          ; sys_clk             ; 4.116  ; 4.087  ; Rise       ; sys_clk             ;
; tmds_data_n[*]      ; sys_clk             ; 4.116  ; 4.087  ; Rise       ; sys_clk             ;
;  tmds_data_n[0]     ; sys_clk             ; 4.116  ; 4.087  ; Rise       ; sys_clk             ;
;  tmds_data_n[1]     ; sys_clk             ; 4.097  ; 4.068  ; Rise       ; sys_clk             ;
;  tmds_data_n[2]     ; sys_clk             ; 4.097  ; 4.068  ; Rise       ; sys_clk             ;
; tmds_data_p[*]      ; sys_clk             ; 4.116  ; 4.087  ; Rise       ; sys_clk             ;
;  tmds_data_p[0]     ; sys_clk             ; 4.116  ; 4.087  ; Rise       ; sys_clk             ;
;  tmds_data_p[1]     ; sys_clk             ; 4.097  ; 4.068  ; Rise       ; sys_clk             ;
;  tmds_data_p[2]     ; sys_clk             ; 4.087  ; 4.058  ; Rise       ; sys_clk             ;
; sd_clk              ; sys_clk             ; 2.973  ; 2.954  ; Fall       ; sys_clk             ;
; sdram_clk           ; sys_clk             ; 1.687  ; 1.734  ; Fall       ; sys_clk             ;
; tmds_clk_n          ; sys_clk             ; 4.116  ; 4.087  ; Fall       ; sys_clk             ;
; tmds_clk_p          ; sys_clk             ; 4.116  ; 4.087  ; Fall       ; sys_clk             ;
; tmds_data_n[*]      ; sys_clk             ; 4.116  ; 4.087  ; Fall       ; sys_clk             ;
;  tmds_data_n[0]     ; sys_clk             ; 4.116  ; 4.087  ; Fall       ; sys_clk             ;
;  tmds_data_n[1]     ; sys_clk             ; 4.097  ; 4.068  ; Fall       ; sys_clk             ;
;  tmds_data_n[2]     ; sys_clk             ; 4.097  ; 4.068  ; Fall       ; sys_clk             ;
; tmds_data_p[*]      ; sys_clk             ; 4.116  ; 4.087  ; Fall       ; sys_clk             ;
;  tmds_data_p[0]     ; sys_clk             ; 4.116  ; 4.087  ; Fall       ; sys_clk             ;
;  tmds_data_p[1]     ; sys_clk             ; 4.097  ; 4.068  ; Fall       ; sys_clk             ;
;  tmds_data_p[2]     ; sys_clk             ; 4.087  ; 4.058  ; Fall       ; sys_clk             ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.143 ; 10.744 ; Fall       ; altera_reserved_tck ;
; sd_clk              ; sys_clk             ; 2.516  ; 2.498  ; Rise       ; sys_clk             ;
; sd_cs_n             ; sys_clk             ; 5.273  ; 4.864  ; Rise       ; sys_clk             ;
; sd_mosi             ; sys_clk             ; 5.849  ; 5.370  ; Rise       ; sys_clk             ;
; sdram_addr[*]       ; sys_clk             ; 3.810  ; 3.990  ; Rise       ; sys_clk             ;
;  sdram_addr[0]      ; sys_clk             ; 5.803  ; 5.985  ; Rise       ; sys_clk             ;
;  sdram_addr[1]      ; sys_clk             ; 4.697  ; 4.997  ; Rise       ; sys_clk             ;
;  sdram_addr[2]      ; sys_clk             ; 4.202  ; 4.422  ; Rise       ; sys_clk             ;
;  sdram_addr[3]      ; sys_clk             ; 4.065  ; 4.286  ; Rise       ; sys_clk             ;
;  sdram_addr[4]      ; sys_clk             ; 4.791  ; 5.092  ; Rise       ; sys_clk             ;
;  sdram_addr[5]      ; sys_clk             ; 4.334  ; 4.604  ; Rise       ; sys_clk             ;
;  sdram_addr[6]      ; sys_clk             ; 4.028  ; 4.262  ; Rise       ; sys_clk             ;
;  sdram_addr[7]      ; sys_clk             ; 4.014  ; 4.259  ; Rise       ; sys_clk             ;
;  sdram_addr[8]      ; sys_clk             ; 3.810  ; 3.990  ; Rise       ; sys_clk             ;
;  sdram_addr[9]      ; sys_clk             ; 4.459  ; 4.690  ; Rise       ; sys_clk             ;
;  sdram_addr[10]     ; sys_clk             ; 4.120  ; 4.333  ; Rise       ; sys_clk             ;
;  sdram_addr[11]     ; sys_clk             ; 4.626  ; 4.849  ; Rise       ; sys_clk             ;
;  sdram_addr[12]     ; sys_clk             ; 4.670  ; 4.966  ; Rise       ; sys_clk             ;
; sdram_ba[*]         ; sys_clk             ; 4.337  ; 4.644  ; Rise       ; sys_clk             ;
;  sdram_ba[0]        ; sys_clk             ; 4.337  ; 4.644  ; Rise       ; sys_clk             ;
;  sdram_ba[1]        ; sys_clk             ; 4.406  ; 4.667  ; Rise       ; sys_clk             ;
; sdram_cas_n         ; sys_clk             ; 4.161  ; 4.378  ; Rise       ; sys_clk             ;
; sdram_cke           ; sys_clk             ; 3.738  ; 3.638  ; Rise       ; sys_clk             ;
; sdram_clk           ; sys_clk             ; 1.281  ; 1.326  ; Rise       ; sys_clk             ;
; sdram_cs_n          ; sys_clk             ; 4.677  ; 4.882  ; Rise       ; sys_clk             ;
; sdram_data[*]       ; sys_clk             ; 4.067  ; 3.886  ; Rise       ; sys_clk             ;
;  sdram_data[0]      ; sys_clk             ; 4.933  ; 4.585  ; Rise       ; sys_clk             ;
;  sdram_data[1]      ; sys_clk             ; 4.530  ; 4.317  ; Rise       ; sys_clk             ;
;  sdram_data[2]      ; sys_clk             ; 4.067  ; 3.886  ; Rise       ; sys_clk             ;
;  sdram_data[3]      ; sys_clk             ; 4.175  ; 4.020  ; Rise       ; sys_clk             ;
;  sdram_data[4]      ; sys_clk             ; 4.486  ; 4.270  ; Rise       ; sys_clk             ;
;  sdram_data[5]      ; sys_clk             ; 4.750  ; 4.509  ; Rise       ; sys_clk             ;
;  sdram_data[6]      ; sys_clk             ; 4.126  ; 3.969  ; Rise       ; sys_clk             ;
;  sdram_data[7]      ; sys_clk             ; 4.167  ; 4.018  ; Rise       ; sys_clk             ;
;  sdram_data[8]      ; sys_clk             ; 4.503  ; 4.319  ; Rise       ; sys_clk             ;
;  sdram_data[9]      ; sys_clk             ; 4.280  ; 4.179  ; Rise       ; sys_clk             ;
;  sdram_data[10]     ; sys_clk             ; 4.708  ; 4.457  ; Rise       ; sys_clk             ;
;  sdram_data[11]     ; sys_clk             ; 4.454  ; 4.249  ; Rise       ; sys_clk             ;
;  sdram_data[12]     ; sys_clk             ; 4.813  ; 4.535  ; Rise       ; sys_clk             ;
;  sdram_data[13]     ; sys_clk             ; 4.355  ; 4.112  ; Rise       ; sys_clk             ;
;  sdram_data[14]     ; sys_clk             ; 4.941  ; 4.630  ; Rise       ; sys_clk             ;
;  sdram_data[15]     ; sys_clk             ; 4.717  ; 4.425  ; Rise       ; sys_clk             ;
; sdram_ras_n         ; sys_clk             ; 4.169  ; 4.388  ; Rise       ; sys_clk             ;
; sdram_we_n          ; sys_clk             ; 3.856  ; 4.017  ; Rise       ; sys_clk             ;
; tmds_clk_n          ; sys_clk             ; 3.750  ; 3.717  ; Rise       ; sys_clk             ;
; tmds_clk_p          ; sys_clk             ; 3.750  ; 3.717  ; Rise       ; sys_clk             ;
; tmds_data_n[*]      ; sys_clk             ; 3.730  ; 3.697  ; Rise       ; sys_clk             ;
;  tmds_data_n[0]     ; sys_clk             ; 3.749  ; 3.716  ; Rise       ; sys_clk             ;
;  tmds_data_n[1]     ; sys_clk             ; 3.730  ; 3.697  ; Rise       ; sys_clk             ;
;  tmds_data_n[2]     ; sys_clk             ; 3.731  ; 3.698  ; Rise       ; sys_clk             ;
; tmds_data_p[*]      ; sys_clk             ; 3.721  ; 3.688  ; Rise       ; sys_clk             ;
;  tmds_data_p[0]     ; sys_clk             ; 3.749  ; 3.716  ; Rise       ; sys_clk             ;
;  tmds_data_p[1]     ; sys_clk             ; 3.730  ; 3.697  ; Rise       ; sys_clk             ;
;  tmds_data_p[2]     ; sys_clk             ; 3.721  ; 3.688  ; Rise       ; sys_clk             ;
; sd_clk              ; sys_clk             ; 2.516  ; 2.498  ; Fall       ; sys_clk             ;
; sdram_clk           ; sys_clk             ; 1.281  ; 1.326  ; Fall       ; sys_clk             ;
; tmds_clk_n          ; sys_clk             ; 3.750  ; 3.717  ; Fall       ; sys_clk             ;
; tmds_clk_p          ; sys_clk             ; 3.750  ; 3.717  ; Fall       ; sys_clk             ;
; tmds_data_n[*]      ; sys_clk             ; 3.730  ; 3.697  ; Fall       ; sys_clk             ;
;  tmds_data_n[0]     ; sys_clk             ; 3.749  ; 3.716  ; Fall       ; sys_clk             ;
;  tmds_data_n[1]     ; sys_clk             ; 3.730  ; 3.697  ; Fall       ; sys_clk             ;
;  tmds_data_n[2]     ; sys_clk             ; 3.731  ; 3.698  ; Fall       ; sys_clk             ;
; tmds_data_p[*]      ; sys_clk             ; 3.721  ; 3.688  ; Fall       ; sys_clk             ;
;  tmds_data_p[0]     ; sys_clk             ; 3.749  ; 3.716  ; Fall       ; sys_clk             ;
;  tmds_data_p[1]     ; sys_clk             ; 3.730  ; 3.697  ; Fall       ; sys_clk             ;
;  tmds_data_p[2]     ; sys_clk             ; 3.721  ; 3.688  ; Fall       ; sys_clk             ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; cam0_rst_n  ; 9.275 ;    ;    ; 9.969 ;
; sys_rst_n  ; cam1_rst_n  ; 9.103 ;    ;    ; 9.725 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; cam0_rst_n  ; 8.932 ;    ;    ; 9.600 ;
; sys_rst_n  ; cam1_rst_n  ; 8.768 ;    ;    ; 9.366 ;
+------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------------+
; Output Enable Times                                                         ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; sdram_data[*]   ; sys_clk    ; 5.208 ; 5.115 ; Rise       ; sys_clk         ;
;  sdram_data[0]  ; sys_clk    ; 5.597 ; 5.504 ; Rise       ; sys_clk         ;
;  sdram_data[1]  ; sys_clk    ; 5.208 ; 5.115 ; Rise       ; sys_clk         ;
;  sdram_data[2]  ; sys_clk    ; 5.597 ; 5.504 ; Rise       ; sys_clk         ;
;  sdram_data[3]  ; sys_clk    ; 6.143 ; 6.050 ; Rise       ; sys_clk         ;
;  sdram_data[4]  ; sys_clk    ; 6.143 ; 6.050 ; Rise       ; sys_clk         ;
;  sdram_data[5]  ; sys_clk    ; 5.233 ; 5.140 ; Rise       ; sys_clk         ;
;  sdram_data[6]  ; sys_clk    ; 5.815 ; 5.722 ; Rise       ; sys_clk         ;
;  sdram_data[7]  ; sys_clk    ; 5.815 ; 5.722 ; Rise       ; sys_clk         ;
;  sdram_data[8]  ; sys_clk    ; 5.815 ; 5.722 ; Rise       ; sys_clk         ;
;  sdram_data[9]  ; sys_clk    ; 5.815 ; 5.722 ; Rise       ; sys_clk         ;
;  sdram_data[10] ; sys_clk    ; 5.233 ; 5.140 ; Rise       ; sys_clk         ;
;  sdram_data[11] ; sys_clk    ; 6.143 ; 6.050 ; Rise       ; sys_clk         ;
;  sdram_data[12] ; sys_clk    ; 5.597 ; 5.504 ; Rise       ; sys_clk         ;
;  sdram_data[13] ; sys_clk    ; 5.632 ; 5.539 ; Rise       ; sys_clk         ;
;  sdram_data[14] ; sys_clk    ; 5.597 ; 5.504 ; Rise       ; sys_clk         ;
;  sdram_data[15] ; sys_clk    ; 5.589 ; 5.496 ; Rise       ; sys_clk         ;
+-----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; sdram_data[*]   ; sys_clk    ; 4.636 ; 4.543 ; Rise       ; sys_clk         ;
;  sdram_data[0]  ; sys_clk    ; 5.009 ; 4.916 ; Rise       ; sys_clk         ;
;  sdram_data[1]  ; sys_clk    ; 4.636 ; 4.543 ; Rise       ; sys_clk         ;
;  sdram_data[2]  ; sys_clk    ; 5.009 ; 4.916 ; Rise       ; sys_clk         ;
;  sdram_data[3]  ; sys_clk    ; 5.533 ; 5.440 ; Rise       ; sys_clk         ;
;  sdram_data[4]  ; sys_clk    ; 5.533 ; 5.440 ; Rise       ; sys_clk         ;
;  sdram_data[5]  ; sys_clk    ; 4.660 ; 4.567 ; Rise       ; sys_clk         ;
;  sdram_data[6]  ; sys_clk    ; 5.218 ; 5.125 ; Rise       ; sys_clk         ;
;  sdram_data[7]  ; sys_clk    ; 5.218 ; 5.125 ; Rise       ; sys_clk         ;
;  sdram_data[8]  ; sys_clk    ; 5.218 ; 5.125 ; Rise       ; sys_clk         ;
;  sdram_data[9]  ; sys_clk    ; 5.218 ; 5.125 ; Rise       ; sys_clk         ;
;  sdram_data[10] ; sys_clk    ; 4.660 ; 4.567 ; Rise       ; sys_clk         ;
;  sdram_data[11] ; sys_clk    ; 5.533 ; 5.440 ; Rise       ; sys_clk         ;
;  sdram_data[12] ; sys_clk    ; 5.009 ; 4.916 ; Rise       ; sys_clk         ;
;  sdram_data[13] ; sys_clk    ; 5.043 ; 4.950 ; Rise       ; sys_clk         ;
;  sdram_data[14] ; sys_clk    ; 5.009 ; 4.916 ; Rise       ; sys_clk         ;
;  sdram_data[15] ; sys_clk    ; 5.001 ; 4.908 ; Rise       ; sys_clk         ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Output Disable Times                                                                ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; sdram_data[*]   ; sys_clk    ; 4.969     ; 5.062     ; Rise       ; sys_clk         ;
;  sdram_data[0]  ; sys_clk    ; 5.366     ; 5.459     ; Rise       ; sys_clk         ;
;  sdram_data[1]  ; sys_clk    ; 4.969     ; 5.062     ; Rise       ; sys_clk         ;
;  sdram_data[2]  ; sys_clk    ; 5.376     ; 5.469     ; Rise       ; sys_clk         ;
;  sdram_data[3]  ; sys_clk    ; 5.772     ; 5.865     ; Rise       ; sys_clk         ;
;  sdram_data[4]  ; sys_clk    ; 5.772     ; 5.865     ; Rise       ; sys_clk         ;
;  sdram_data[5]  ; sys_clk    ; 5.037     ; 5.130     ; Rise       ; sys_clk         ;
;  sdram_data[6]  ; sys_clk    ; 5.503     ; 5.596     ; Rise       ; sys_clk         ;
;  sdram_data[7]  ; sys_clk    ; 5.503     ; 5.596     ; Rise       ; sys_clk         ;
;  sdram_data[8]  ; sys_clk    ; 5.503     ; 5.596     ; Rise       ; sys_clk         ;
;  sdram_data[9]  ; sys_clk    ; 5.503     ; 5.596     ; Rise       ; sys_clk         ;
;  sdram_data[10] ; sys_clk    ; 5.037     ; 5.130     ; Rise       ; sys_clk         ;
;  sdram_data[11] ; sys_clk    ; 5.772     ; 5.865     ; Rise       ; sys_clk         ;
;  sdram_data[12] ; sys_clk    ; 5.376     ; 5.469     ; Rise       ; sys_clk         ;
;  sdram_data[13] ; sys_clk    ; 5.392     ; 5.485     ; Rise       ; sys_clk         ;
;  sdram_data[14] ; sys_clk    ; 5.366     ; 5.459     ; Rise       ; sys_clk         ;
;  sdram_data[15] ; sys_clk    ; 5.366     ; 5.459     ; Rise       ; sys_clk         ;
+-----------------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                        ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; sdram_data[*]   ; sys_clk    ; 4.402     ; 4.495     ; Rise       ; sys_clk         ;
;  sdram_data[0]  ; sys_clk    ; 4.784     ; 4.877     ; Rise       ; sys_clk         ;
;  sdram_data[1]  ; sys_clk    ; 4.402     ; 4.495     ; Rise       ; sys_clk         ;
;  sdram_data[2]  ; sys_clk    ; 4.793     ; 4.886     ; Rise       ; sys_clk         ;
;  sdram_data[3]  ; sys_clk    ; 5.174     ; 5.267     ; Rise       ; sys_clk         ;
;  sdram_data[4]  ; sys_clk    ; 5.174     ; 5.267     ; Rise       ; sys_clk         ;
;  sdram_data[5]  ; sys_clk    ; 4.468     ; 4.561     ; Rise       ; sys_clk         ;
;  sdram_data[6]  ; sys_clk    ; 4.915     ; 5.008     ; Rise       ; sys_clk         ;
;  sdram_data[7]  ; sys_clk    ; 4.915     ; 5.008     ; Rise       ; sys_clk         ;
;  sdram_data[8]  ; sys_clk    ; 4.915     ; 5.008     ; Rise       ; sys_clk         ;
;  sdram_data[9]  ; sys_clk    ; 4.915     ; 5.008     ; Rise       ; sys_clk         ;
;  sdram_data[10] ; sys_clk    ; 4.468     ; 4.561     ; Rise       ; sys_clk         ;
;  sdram_data[11] ; sys_clk    ; 5.174     ; 5.267     ; Rise       ; sys_clk         ;
;  sdram_data[12] ; sys_clk    ; 4.793     ; 4.886     ; Rise       ; sys_clk         ;
;  sdram_data[13] ; sys_clk    ; 4.808     ; 4.901     ; Rise       ; sys_clk         ;
;  sdram_data[14] ; sys_clk    ; 4.784     ; 4.877     ; Rise       ; sys_clk         ;
;  sdram_data[15] ; sys_clk    ; 4.784     ; 4.877     ; Rise       ; sys_clk         ;
+-----------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 22
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 33.722 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                        ;
+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node ; Synchronization Node                                                                                                                       ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[4]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[9]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[4]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[7]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[10] ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[2]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[7]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[5]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[8]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[10] ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[5]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[6]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[2]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[8]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[9]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[3]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[6]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[0]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[3]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[1]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[0]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[1]  ; Greater than 1 Billion ; Yes                     ;
+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 33.722                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 18.483       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 15.239       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 33.735                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 18.216       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 15.519       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 33.755                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 18.690       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 15.065       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 33.864                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 18.692       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 15.172       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                            ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                ; 33.974                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                   ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[10] ;                        ;              ;                  ; 18.483       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[10] ;                        ;              ;                  ; 15.491       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 34.007                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 18.371       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 15.636       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 34.059                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 18.504       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 15.555       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 34.070                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 18.691       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 15.379       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 34.114                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 18.689       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 15.425       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                            ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                ; 34.138                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                   ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[10] ;                        ;              ;                  ; 18.328       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[10] ;                        ;              ;                  ; 15.810       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 34.299                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 18.930       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 15.369       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 34.385                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 18.691       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 15.694       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 34.440                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.139       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 15.301       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 34.532                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 19.153       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 15.379       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 34.609                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 18.930       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 15.679       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 34.941                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 18.291       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 16.650       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 35.014                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 19.154       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 15.860       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 35.505                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 18.945       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 16.560       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 35.647                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 19.153       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 16.494       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 35.704                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 18.928       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 16.776       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 35.715                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 19.154       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 16.561       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 35.989                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 18.944       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 17.045       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sys_clk             ; 13.092 ; 0.000         ;
; cam1_pclk           ; 16.347 ; 0.000         ;
; cam0_pclk           ; 16.490 ; 0.000         ;
; altera_reserved_tck ; 46.121 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; cam1_pclk           ; 0.056 ; 0.000         ;
; sys_clk             ; 0.126 ; 0.000         ;
; cam0_pclk           ; 0.146 ; 0.000         ;
; altera_reserved_tck ; 0.186 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; cam0_pclk           ; 18.060 ; 0.000         ;
; sys_clk             ; 18.523 ; 0.000         ;
; cam1_pclk           ; 18.593 ; 0.000         ;
; altera_reserved_tck ; 49.188 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; sys_clk             ; 0.504 ; 0.000         ;
; altera_reserved_tck ; 0.655 ; 0.000         ;
; cam1_pclk           ; 0.734 ; 0.000         ;
; cam0_pclk           ; 0.902 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; cam1_pclk           ; 9.327  ; 0.000             ;
; sys_clk             ; 9.327  ; 0.000             ;
; cam0_pclk           ; 9.372  ; 0.000             ;
; altera_reserved_tck ; 49.482 ; 0.000             ;
+---------------------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.092 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.879      ;
; 13.100 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.871      ;
; 13.156 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.815      ;
; 13.160 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.811      ;
; 13.164 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.807      ;
; 13.165 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.806      ;
; 13.168 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.803      ;
; 13.229 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.742      ;
; 13.230 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.741      ;
; 13.231 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 6.743      ;
; 13.233 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.738      ;
; 13.250 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.721      ;
; 13.294 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.677      ;
; 13.295 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 6.679      ;
; 13.298 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.673      ;
; 13.299 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 6.675      ;
; 13.310 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.661      ;
; 13.314 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.657      ;
; 13.317 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.654      ;
; 13.318 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.653      ;
; 13.352 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 6.622      ;
; 13.374 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.597      ;
; 13.378 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.593      ;
; 13.380 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.591      ;
; 13.381 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.590      ;
; 13.385 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.586      ;
; 13.405 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 6.569      ;
; 13.410 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 6.564      ;
; 13.415 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 6.559      ;
; 13.416 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 6.558      ;
; 13.420 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 6.554      ;
; 13.444 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.527      ;
; 13.445 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[0]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.526      ;
; 13.448 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.523      ;
; 13.453 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[0]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.518      ;
; 13.458 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 6.516      ;
; 13.469 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 6.505      ;
; 13.473 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 6.501      ;
; 13.474 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 6.500      ;
; 13.478 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 6.496      ;
; 13.479 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 6.495      ;
; 13.483 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 6.491      ;
; 13.494 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.477      ;
; 13.501 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.035     ; 6.471      ;
; 13.502 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.035     ; 6.470      ;
; 13.502 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.035     ; 6.470      ;
; 13.508 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.035     ; 6.464      ;
; 13.509 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.035     ; 6.463      ;
; 13.510 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.035     ; 6.462      ;
; 13.510 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.035     ; 6.462      ;
; 13.510 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.035     ; 6.462      ;
; 13.512 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.035     ; 6.460      ;
; 13.516 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.035     ; 6.456      ;
; 13.518 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[0]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.453      ;
; 13.518 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.035     ; 6.454      ;
; 13.520 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.035     ; 6.452      ;
; 13.522 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 6.452      ;
; 13.526 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 6.448      ;
; 13.542 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 6.432      ;
; 13.558 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.413      ;
; 13.561 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 6.413      ;
; 13.562 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10] ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.409      ;
; 13.574 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.035     ; 6.398      ;
; 13.575 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.035     ; 6.397      ;
; 13.575 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.035     ; 6.397      ;
; 13.581 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.035     ; 6.391      ;
; 13.583 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[0]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.388      ;
; 13.583 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.035     ; 6.389      ;
; 13.584 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[0]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 6.390      ;
; 13.585 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.035     ; 6.387      ;
; 13.587 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.384      ;
; 13.595 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.376      ;
; 13.603 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[0]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.368      ;
; 13.606 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 6.368      ;
; 13.610 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 6.364      ;
; 13.625 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 6.349      ;
; 13.629 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[1]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 6.345      ;
; 13.638 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 6.336      ;
; 13.639 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.035     ; 6.333      ;
; 13.640 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.032     ; 6.335      ;
; 13.640 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.035     ; 6.332      ;
; 13.640 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.035     ; 6.332      ;
; 13.641 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.032     ; 6.334      ;
; 13.641 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.032     ; 6.334      ;
; 13.646 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.035     ; 6.326      ;
; 13.647 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.032     ; 6.328      ;
; 13.648 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.035     ; 6.324      ;
; 13.649 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.032     ; 6.326      ;
; 13.650 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.035     ; 6.322      ;
; 13.651 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.032     ; 6.324      ;
; 13.659 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.035     ; 6.313      ;
; 13.660 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.035     ; 6.312      ;
; 13.660 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.035     ; 6.312      ;
; 13.660 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.311      ;
; 13.663 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[0]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.308      ;
; 13.666 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.035     ; 6.306      ;
; 13.668 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.035     ; 6.304      ;
; 13.670 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[0]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 6.301      ;
; 13.670 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.035     ; 6.302      ;
; 13.702 ; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]  ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]   ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 6.272      ;
+--------+-----------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cam1_pclk'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.347 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.151     ; 3.509      ;
; 16.555 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.113     ; 3.339      ;
; 16.578 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.049     ; 3.380      ;
; 16.689 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.074     ; 3.244      ;
; 16.741 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.023     ; 3.243      ;
; 16.797 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.151     ; 3.059      ;
; 16.848 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.113     ; 3.046      ;
; 16.909 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.024     ; 3.074      ;
; 16.937 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; 0.003      ; 3.073      ;
; 16.948 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.151     ; 2.908      ;
; 16.950 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.151     ; 2.906      ;
; 16.979 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.151     ; 2.877      ;
; 17.011 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.166     ; 2.830      ;
; 17.068 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.051     ; 2.888      ;
; 17.139 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.074     ; 2.794      ;
; 17.191 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.023     ; 2.793      ;
; 17.202 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.024     ; 2.781      ;
; 17.217 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.130     ; 2.660      ;
; 17.230 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; 0.003      ; 2.780      ;
; 17.270 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.113     ; 2.624      ;
; 17.272 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.113     ; 2.622      ;
; 17.290 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.074     ; 2.643      ;
; 17.292 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.074     ; 2.641      ;
; 17.321 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.074     ; 2.612      ;
; 17.342 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.023     ; 2.642      ;
; 17.344 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.023     ; 2.640      ;
; 17.346 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.023     ; 2.638      ;
; 17.362 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.330     ; 2.315      ;
; 17.373 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.023     ; 2.611      ;
; 17.375 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.051     ; 2.581      ;
; 17.381 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.013     ; 2.613      ;
; 17.440 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.011     ; 2.556      ;
; 17.461 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.166     ; 2.380      ;
; 17.501 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.011     ; 2.495      ;
; 17.510 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.130     ; 2.367      ;
; 17.512 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.058     ; 2.437      ;
; 17.513 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.074     ; 2.420      ;
; 17.519 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.144     ; 2.344      ;
; 17.519 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.144     ; 2.344      ;
; 17.519 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.144     ; 2.344      ;
; 17.519 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.144     ; 2.344      ;
; 17.519 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.144     ; 2.344      ;
; 17.519 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.144     ; 2.344      ;
; 17.556 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.330     ; 2.121      ;
; 17.577 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.023     ; 2.407      ;
; 17.578 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.013     ; 2.416      ;
; 17.612 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.166     ; 2.229      ;
; 17.614 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.166     ; 2.227      ;
; 17.617 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.291      ; 2.703      ;
; 17.617 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.291      ; 2.703      ;
; 17.618 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.013     ; 2.376      ;
; 17.619 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.294      ; 2.704      ;
; 17.620 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.074     ; 2.313      ;
; 17.624 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.024     ; 2.359      ;
; 17.626 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.024     ; 2.357      ;
; 17.628 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.305      ; 2.706      ;
; 17.628 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.305      ; 2.706      ;
; 17.630 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.308      ; 2.707      ;
; 17.632 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.325      ; 2.722      ;
; 17.632 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.325      ; 2.722      ;
; 17.634 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.328      ; 2.723      ;
; 17.636 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.023     ; 2.348      ;
; 17.643 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.166     ; 2.198      ;
; 17.652 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; 0.003      ; 2.358      ;
; 17.654 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 20.000       ; 0.003      ; 2.356      ;
; 17.675 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.132      ; 2.464      ;
; 17.675 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.132      ; 2.464      ;
; 17.679 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.013     ; 2.315      ;
; 17.694 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.135     ; 2.178      ;
; 17.695 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.135     ; 2.177      ;
; 17.701 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.023     ; 2.283      ;
; 17.722 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.018     ; 2.267      ;
; 17.743 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.024     ; 2.240      ;
; 17.743 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.039     ; 2.225      ;
; 17.747 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.013     ; 2.247      ;
; 17.776 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.146     ; 2.085      ;
; 17.776 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.146     ; 2.085      ;
; 17.776 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.146     ; 2.085      ;
; 17.776 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.146     ; 2.085      ;
; 17.776 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.146     ; 2.085      ;
; 17.776 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.146     ; 2.085      ;
; 17.776 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.146     ; 2.085      ;
; 17.776 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.146     ; 2.085      ;
; 17.776 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                                ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.146     ; 2.085      ;
; 17.785 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.267      ; 2.511      ;
; 17.785 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.270      ; 2.514      ;
; 17.785 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.267      ; 2.511      ;
; 17.785 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.955      ; 3.177      ;
; 17.841 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 20.000       ; 0.367      ; 2.555      ;
; 17.852 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.076     ; 2.079      ;
; 17.852 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.076     ; 2.079      ;
; 17.852 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.076     ; 2.079      ;
; 17.852 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.076     ; 2.079      ;
; 17.852 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.076     ; 2.079      ;
; 17.852 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.076     ; 2.079      ;
; 17.866 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 20.000       ; 0.391      ; 2.554      ;
; 17.889 ; cmos1_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; sys_clk      ; cam1_pclk   ; 20.000       ; -0.135     ; 1.983      ;
; 17.892 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.037     ; 2.078      ;
; 17.892 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.037     ; 2.078      ;
; 17.892 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ; cam1_pclk    ; cam1_pclk   ; 20.000       ; -0.037     ; 2.078      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cam0_pclk'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.490 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 3.480      ;
; 16.529 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.015     ; 3.463      ;
; 16.545 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.038     ; 3.424      ;
; 16.650 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 3.320      ;
; 16.764 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 3.206      ;
; 16.800 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 3.170      ;
; 16.892 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.030     ; 3.085      ;
; 16.897 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 3.073      ;
; 16.937 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 3.033      ;
; 16.944 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 3.026      ;
; 17.089 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 2.881      ;
; 17.135 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 2.835      ;
; 17.204 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.036     ; 2.767      ;
; 17.214 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 2.756      ;
; 17.243 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.014     ; 2.750      ;
; 17.259 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 2.711      ;
; 17.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 2.708      ;
; 17.347 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.036     ; 2.624      ;
; 17.348 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.036     ; 2.623      ;
; 17.348 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.036     ; 2.623      ;
; 17.362 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.036     ; 2.609      ;
; 17.364 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.036     ; 2.607      ;
; 17.386 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.014     ; 2.607      ;
; 17.387 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.014     ; 2.606      ;
; 17.387 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.014     ; 2.606      ;
; 17.401 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.014     ; 2.592      ;
; 17.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 2.569      ;
; 17.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 2.568      ;
; 17.403 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 2.567      ;
; 17.403 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 2.567      ;
; 17.411 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 2.559      ;
; 17.417 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 2.553      ;
; 17.436 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 2.534      ;
; 17.472 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 2.498      ;
; 17.507 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 2.463      ;
; 17.507 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.036     ; 2.464      ;
; 17.508 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.036     ; 2.463      ;
; 17.508 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.036     ; 2.463      ;
; 17.522 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.036     ; 2.449      ;
; 17.523 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 2.447      ;
; 17.530 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.036     ; 2.441      ;
; 17.534 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.036     ; 2.437      ;
; 17.569 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.014     ; 2.424      ;
; 17.573 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.014     ; 2.420      ;
; 17.585 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 2.385      ;
; 17.589 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 2.381      ;
; 17.590 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 2.380      ;
; 17.605 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 2.365      ;
; 17.606 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.029     ; 2.372      ;
; 17.610 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 2.360      ;
; 17.679 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 2.291      ;
; 17.679 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 2.291      ;
; 17.690 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.036     ; 2.281      ;
; 17.694 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.036     ; 2.277      ;
; 17.707 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 2.263      ;
; 17.717 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 2.253      ;
; 17.718 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.015     ; 2.274      ;
; 17.718 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.015     ; 2.274      ;
; 17.734 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.038     ; 2.235      ;
; 17.734 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.038     ; 2.235      ;
; 17.749 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.029     ; 2.229      ;
; 17.750 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.029     ; 2.228      ;
; 17.750 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.029     ; 2.228      ;
; 17.764 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.029     ; 2.214      ;
; 17.797 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.137      ; 2.369      ;
; 17.797 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.137      ; 2.369      ;
; 17.799 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.140      ; 2.370      ;
; 17.805 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 2.165      ;
; 17.824 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 2.146      ;
; 17.836 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; sys_clk      ; cam0_pclk   ; 20.000       ; 0.159      ; 2.352      ;
; 17.836 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; sys_clk      ; cam0_pclk   ; 20.000       ; 0.159      ; 2.352      ;
; 17.838 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; sys_clk      ; cam0_pclk   ; 20.000       ; 0.162      ; 2.353      ;
; 17.839 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 2.131      ;
; 17.839 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 2.131      ;
; 17.844 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.015     ; 2.148      ;
; 17.852 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.136      ; 2.313      ;
; 17.852 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.136      ; 2.313      ;
; 17.854 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.139      ; 2.314      ;
; 17.860 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.038     ; 2.109      ;
; 17.882 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 2.088      ;
; 17.919 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 2.051      ;
; 17.921 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.015     ; 2.071      ;
; 17.923 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 2.047      ;
; 17.932 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.029     ; 2.046      ;
; 17.936 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.029     ; 2.042      ;
; 17.937 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.038     ; 2.032      ;
; 17.957 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.137      ; 2.209      ;
; 17.957 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.137      ; 2.209      ;
; 17.959 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.140      ; 2.210      ;
; 17.960 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.133      ; 2.202      ;
; 17.960 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.133      ; 2.202      ;
; 17.961 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.092      ; 3.138      ;
; 17.962 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; sys_clk      ; cam0_pclk   ; 20.000       ; -0.015     ; 2.030      ;
; 17.962 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.136      ; 2.203      ;
; 17.965 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.037     ; 2.005      ;
; 17.978 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 20.000       ; -0.038     ; 1.991      ;
; 18.003 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; sys_clk      ; cam0_pclk   ; 20.000       ; 0.159      ; 2.185      ;
; 18.003 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ; sys_clk      ; cam0_pclk   ; 20.000       ; 0.159      ; 2.185      ;
; 18.005 ; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; sys_clk      ; cam0_pclk   ; 20.000       ; 0.162      ; 2.186      ;
; 18.015 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 20.000       ; 0.132      ; 2.146      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.121 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 4.135      ;
; 46.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 3.754      ;
; 46.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 3.684      ;
; 46.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 3.680      ;
; 46.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 3.308      ;
; 47.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 3.241      ;
; 47.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 3.015      ;
; 47.279 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 2.978      ;
; 47.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 2.862      ;
; 47.541 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 2.724      ;
; 47.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 2.706      ;
; 47.698 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 2.581      ;
; 47.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 2.290      ;
; 48.093 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 2.183      ;
; 48.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.991      ;
; 48.609 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.662      ;
; 48.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 1.543      ;
; 48.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 1.484      ;
; 48.845 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 1.411      ;
; 48.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 1.373      ;
; 48.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 1.320      ;
; 49.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 1.231      ;
; 49.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 1.015      ;
; 49.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 0.677      ;
; 96.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.191      ;
; 96.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.187      ;
; 96.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.179      ;
; 96.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.178      ;
; 96.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.174      ;
; 96.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.175      ;
; 96.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.165      ;
; 96.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.165      ;
; 96.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.163      ;
; 96.790 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.160      ;
; 96.790 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.160      ;
; 96.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.146      ;
; 96.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.144      ;
; 96.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.143      ;
; 96.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.129      ;
; 96.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.074      ;
; 96.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.071      ;
; 96.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.068      ;
; 96.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.065      ;
; 96.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.063      ;
; 96.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.056      ;
; 96.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.055      ;
; 96.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.048      ;
; 96.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.046      ;
; 96.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.045      ;
; 96.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.020      ;
; 96.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.019      ;
; 96.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.019      ;
; 96.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.018      ;
; 96.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.018      ;
; 96.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.017      ;
; 96.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.017      ;
; 96.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.015      ;
; 96.942 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.008      ;
; 96.943 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.007      ;
; 96.943 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.007      ;
; 96.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.002      ;
; 96.958 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.003      ;
; 96.961 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.000      ;
; 96.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.997      ;
; 96.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.964      ;
; 96.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.960      ;
; 96.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.952      ;
; 96.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.956      ;
; 97.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.951      ;
; 97.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.953      ;
; 97.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.947      ;
; 97.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.958      ;
; 97.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.958      ;
; 97.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.958      ;
; 97.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.958      ;
; 97.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.958      ;
; 97.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.948      ;
; 97.004 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.951      ;
; 97.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.949      ;
; 97.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.946      ;
; 97.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.945      ;
; 97.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.944      ;
; 97.012 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.934      ;
; 97.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.938      ;
; 97.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.938      ;
; 97.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.936      ;
; 97.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.930      ;
; 97.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.937      ;
; 97.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.933      ;
; 97.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.933      ;
; 97.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.931      ;
; 97.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.922      ;
; 97.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.928      ;
; 97.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.921      ;
; 97.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.917      ;
; 97.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.925      ;
; 97.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.918      ;
; 97.031 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.924      ;
; 97.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.925      ;
; 97.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.908      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cam1_pclk'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.056 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.498      ; 0.658      ;
; 0.107 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.534      ; 0.745      ;
; 0.112 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.534      ; 0.750      ;
; 0.113 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.536      ; 0.753      ;
; 0.125 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.475      ; 0.704      ;
; 0.165 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]                                        ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.076      ; 0.325      ;
; 0.167 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.394      ; 0.665      ;
; 0.167 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.514      ; 0.785      ;
; 0.170 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.536      ; 0.810      ;
; 0.181 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.536      ; 0.821      ;
; 0.183 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.536      ; 0.823      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.534      ; 0.825      ;
; 0.189 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.055      ; 0.328      ;
; 0.201 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.514      ; 0.819      ;
; 0.205 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.355      ; 0.664      ;
; 0.205 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.355      ; 0.664      ;
; 0.207 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.023      ; 0.314      ;
; 0.210 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.512      ; 0.826      ;
; 0.214 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.033      ; 0.331      ;
; 0.216 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.355      ; 0.675      ;
; 0.217 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.023      ; 0.324      ;
; 0.218 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.012      ; 0.314      ;
; 0.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.514      ; 0.837      ;
; 0.220 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.012      ; 0.316      ;
; 0.222 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.500      ; 0.826      ;
; 0.223 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.023      ; 0.330      ;
; 0.230 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.330      ; 0.644      ;
; 0.232 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.514      ; 0.850      ;
; 0.242 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.500      ; 0.846      ;
; 0.242 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.512      ; 0.858      ;
; 0.252 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.369      ; 0.725      ;
; 0.252 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.536      ; 0.892      ;
; 0.254 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                      ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.042      ; 0.380      ;
; 0.257 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.051      ; 0.392      ;
; 0.268 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.023      ; 0.375      ;
; 0.277 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.012      ; 0.373      ;
; 0.277 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                      ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.012      ; 0.373      ;
; 0.281 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.033      ; 0.398      ;
; 0.285 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                      ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.012      ; 0.381      ;
; 0.288 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.023      ; 0.395      ;
; 0.288 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.512      ; 0.904      ;
; 0.289 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.023      ; 0.396      ;
; 0.291 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.033      ; 0.408      ;
; 0.294 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.033      ; 0.411      ;
; 0.296 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.514      ; 0.914      ;
; 0.297 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.013      ; 0.394      ;
; 0.297 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                         ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.023      ; 0.404      ;
; 0.306 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.013      ; 0.403      ;
; 0.308 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.013      ; 0.405      ;
; 0.313 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.498      ; 0.915      ;
; 0.314 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.430      ; 0.848      ;
; 0.314 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]                                        ; cam1_pclk    ; cam1_pclk   ; 0.000        ; -0.071     ; 0.327      ;
; 0.317 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.013      ; 0.414      ;
; 0.317 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.512      ; 0.933      ;
; 0.318 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.023      ; 0.425      ;
; 0.319 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.012      ; 0.415      ;
; 0.321 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.024      ; 0.429      ;
; 0.321 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.055      ; 0.460      ;
; 0.322 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.534      ; 0.960      ;
; 0.323 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.023      ; 0.430      ;
; 0.323 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.394      ; 0.821      ;
; 0.324 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]                                        ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.055      ; 0.463      ;
; 0.325 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.023      ; 0.432      ;
; 0.327 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.023      ; 0.434      ;
; 0.328 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.024      ; 0.436      ;
; 0.328 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.033      ; 0.445      ;
; 0.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.023      ; 0.437      ;
; 0.333 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.024      ; 0.441      ;
; 0.333 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.500      ; 0.937      ;
; 0.334 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.024      ; 0.442      ;
; 0.335 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.023      ; 0.442      ;
; 0.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.024      ; 0.444      ;
; 0.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.024      ; 0.444      ;
; 0.337 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.416      ; 0.857      ;
; 0.338 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.013      ; 0.435      ;
; 0.339 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.013      ; 0.436      ;
; 0.341 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.498      ; 0.943      ;
; 0.343 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.473      ; 0.920      ;
; 0.350 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.475      ; 0.929      ;
; 0.354 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                      ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.012      ; 0.450      ;
; 0.355 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.033      ; 0.472      ;
; 0.358 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.473      ; 0.935      ;
; 0.360 ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.380      ; 0.844      ;
; 0.364 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.055      ; 0.503      ;
; 0.366 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ; cam1_pclk    ; cam1_pclk   ; 0.000        ; 0.033      ; 0.483      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.126 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[1]                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a2~porta_address_reg0                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.225      ; 0.455      ;
; 0.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a32~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.225      ; 0.467      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a20~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.228      ; 0.471      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a4~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.468      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a20~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.228      ; 0.472      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.468      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.222      ; 0.469      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a12~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.225      ; 0.473      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a4~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.474      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a8~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.226      ; 0.476      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a36~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.222      ; 0.473      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a4~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.473      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a12~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.225      ; 0.481      ;
; 0.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a32~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.225      ; 0.482      ;
; 0.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.479      ;
; 0.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a20~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.228      ; 0.487      ;
; 0.158 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[3]                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a2~porta_address_reg0                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.225      ; 0.487      ;
; 0.160 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[6]                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a6~porta_address_reg0                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.218      ; 0.482      ;
; 0.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a32~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.222      ; 0.489      ;
; 0.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a8~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.223      ; 0.491      ;
; 0.165 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[0]                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a2~porta_address_reg0                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.225      ; 0.494      ;
; 0.167 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[1]                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a6~porta_address_reg0                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.218      ; 0.489      ;
; 0.175 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[2]                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a2~porta_address_reg0                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.225      ; 0.504      ;
; 0.177 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[2]                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a1~porta_address_reg0                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.500      ;
; 0.179 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a9                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                                                                                                    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a10                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                                                                                                     ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                                                                                                    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[3]                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a1~porta_address_reg0                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.505      ;
; 0.186 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                                                           ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                                                           ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cmos1_en                                                                                                                                                                                                                 ; cmos1_en                                                                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed   ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[8]                                                                                                                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[8]                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[0]                                                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[0]                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.CMD0_ACK                                                                                                                                                                 ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.CMD0_ACK                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.SEND_CMD8                                                                                                                                                                ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.SEND_CMD8                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.CMD8_ACK                                                                                                                                                                 ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.CMD8_ACK                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.ACMD41_ACK                                                                                                                                                               ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.ACMD41_ACK                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.CMD55_ACK                                                                                                                                                                ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.CMD55_ACK                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.INIT_END                                                                                                                                                                 ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.INIT_END                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|state.WR_BUSY                                                                                                                                                                ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|state.WR_BUSY                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|state.WR_END                                                                                                                                                                 ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|state.WR_END                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cnt_end[1]                                                                                                                                                                   ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cnt_end[1]                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cnt_end[2]                                                                                                                                                                   ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cnt_end[2]                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|state.IDLE                                                                                                                                                                   ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|state.IDLE                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|state.WR_DATA                                                                                                                                                                ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|state.WR_DATA                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cnt_data_bit[1]                                                                                                                                                              ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cnt_data_bit[1]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cnt_data_bit[2]                                                                                                                                                              ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cnt_data_bit[2]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cnt_data_bit[3]                                                                                                                                                              ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cnt_data_bit[3]                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|state.SEND_CMD17                                                                                                                                                               ; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|state.SEND_CMD17                                                                                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|state.RD_DATA                                                                                                                                                                  ; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|state.RD_DATA                                                                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|cs_n                                                                                                                                                                           ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|cs_n                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cs_n                                                                                                                                                                         ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cs_n                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|cnt_end[1]                                                                                                                                                                     ; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|cnt_end[1]                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|cnt_end[2]                                                                                                                                                                     ; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|cnt_end[2]                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|state.RD_END                                                                                                                                                                   ; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|state.RD_END                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|state.IDLE                                                                                                                                                                     ; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|state.IDLE                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|mosi                                                                                                                                                                           ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|mosi                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[2]                                                                                ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[2]                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|ack_en                                                                                                                                                                         ; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|ack_en                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|ack_en                                                                                                                                                                       ; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|ack_en                                                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; cmos0_en                                                                                                                                                                                                                 ; cmos0_en                                                                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cam0_pclk'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.146 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.218      ; 0.468      ;
; 0.148 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.218      ; 0.470      ;
; 0.163 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.218      ; 0.485      ;
; 0.173 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.223      ; 0.500      ;
; 0.173 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.218      ; 0.495      ;
; 0.173 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.218      ; 0.495      ;
; 0.175 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.218      ; 0.497      ;
; 0.175 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.219      ; 0.498      ;
; 0.185 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.219      ; 0.508      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.307      ;
; 0.194 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                      ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.219      ; 0.519      ;
; 0.197 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.218      ; 0.520      ;
; 0.204 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.326      ;
; 0.209 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.330      ;
; 0.211 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.332      ;
; 0.263 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.384      ;
; 0.270 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.392      ;
; 0.273 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.036      ; 0.393      ;
; 0.277 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                         ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.398      ;
; 0.282 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.403      ;
; 0.282 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.403      ;
; 0.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.404      ;
; 0.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.404      ;
; 0.284 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.405      ;
; 0.285 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.229      ; 0.618      ;
; 0.286 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.227      ; 0.617      ;
; 0.287 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.408      ;
; 0.292 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.226      ; 0.622      ;
; 0.293 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.227      ; 0.625      ;
; 0.295 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.036      ; 0.415      ;
; 0.297 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                      ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                      ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                      ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.227      ; 0.629      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.420      ;
; 0.304 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.219      ; 0.627      ;
; 0.306 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.227      ; 0.637      ;
; 0.307 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.428      ;
; 0.311 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.223      ; 0.638      ;
; 0.311 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.433      ;
; 0.317 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.219      ; 0.640      ;
; 0.318 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.439      ;
; 0.321 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.442      ;
; 0.321 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.442      ;
; 0.325 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.219      ; 0.648      ;
; 0.327 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.222      ; 0.653      ;
; 0.327 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.219      ; 0.650      ;
; 0.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.223      ; 0.657      ;
; 0.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.451      ;
; 0.331 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.452      ;
; 0.332 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.217      ; 0.653      ;
; 0.332 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.219      ; 0.655      ;
; 0.333 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.219      ; 0.656      ;
; 0.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.218      ; 0.658      ;
; 0.338 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.459      ;
; 0.339 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.460      ;
; 0.342 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.218      ; 0.664      ;
; 0.343 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.464      ;
; 0.343 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10]                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.038      ; 0.465      ;
; 0.348 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.223      ; 0.675      ;
; 0.348 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.223      ; 0.675      ;
; 0.354 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.475      ;
; 0.356 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.477      ;
; 0.359 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.480      ;
; 0.361 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.222      ; 0.687      ;
; 0.364 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.485      ;
; 0.375 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.496      ;
; 0.376 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.219      ; 0.699      ;
; 0.380 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                                        ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.038      ; 0.502      ;
; 0.387 ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.508      ;
; 0.393 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ; cam0_pclk    ; cam0_pclk   ; 0.000        ; 0.037      ; 0.514      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.320      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.321      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cam0_pclk'                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.060 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.105      ; 3.052      ;
; 18.060 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.105      ; 3.052      ;
; 18.060 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.105      ; 3.052      ;
; 18.060 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.105      ; 3.052      ;
; 18.060 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.105      ; 3.052      ;
; 18.060 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.105      ; 3.052      ;
; 18.060 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.105      ; 3.052      ;
; 18.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 3.032      ;
; 18.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 3.032      ;
; 18.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 3.032      ;
; 18.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 3.032      ;
; 18.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 3.032      ;
; 18.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 3.032      ;
; 18.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 3.032      ;
; 18.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 3.032      ;
; 18.074 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 3.032      ;
; 18.087 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.105      ; 3.025      ;
; 18.087 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.105      ; 3.025      ;
; 18.087 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.105      ; 3.025      ;
; 18.087 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.105      ; 3.025      ;
; 18.087 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.105      ; 3.025      ;
; 18.087 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.105      ; 3.025      ;
; 18.087 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.105      ; 3.025      ;
; 18.101 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 3.005      ;
; 18.101 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 3.005      ;
; 18.101 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 3.005      ;
; 18.101 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 3.005      ;
; 18.101 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 3.005      ;
; 18.101 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 3.005      ;
; 18.101 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 3.005      ;
; 18.101 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 3.005      ;
; 18.101 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 3.005      ;
; 18.223 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.109      ; 2.893      ;
; 18.223 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.109      ; 2.893      ;
; 18.223 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.109      ; 2.893      ;
; 18.223 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.109      ; 2.893      ;
; 18.223 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.109      ; 2.893      ;
; 18.223 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.109      ; 2.893      ;
; 18.223 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.109      ; 2.893      ;
; 18.237 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.103      ; 2.873      ;
; 18.237 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.103      ; 2.873      ;
; 18.237 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.103      ; 2.873      ;
; 18.237 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.103      ; 2.873      ;
; 18.237 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.103      ; 2.873      ;
; 18.237 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.103      ; 2.873      ;
; 18.237 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.103      ; 2.873      ;
; 18.237 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.103      ; 2.873      ;
; 18.237 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.103      ; 2.873      ;
; 18.425 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.097      ; 2.679      ;
; 18.425 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.097      ; 2.679      ;
; 18.425 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.097      ; 2.679      ;
; 18.425 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.097      ; 2.679      ;
; 18.425 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.097      ; 2.679      ;
; 18.452 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.097      ; 2.652      ;
; 18.452 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.097      ; 2.652      ;
; 18.452 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.097      ; 2.652      ;
; 18.452 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.097      ; 2.652      ;
; 18.452 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.097      ; 2.652      ;
; 18.455 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 2.651      ;
; 18.455 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 2.651      ;
; 18.455 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 2.651      ;
; 18.455 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 2.651      ;
; 18.455 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 2.651      ;
; 18.455 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 2.651      ;
; 18.455 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 2.651      ;
; 18.455 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 2.651      ;
; 18.455 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 2.651      ;
; 18.455 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 2.651      ;
; 18.455 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 2.651      ;
; 18.455 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 2.651      ;
; 18.482 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 2.624      ;
; 18.482 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 2.624      ;
; 18.482 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 2.624      ;
; 18.482 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 2.624      ;
; 18.482 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 2.624      ;
; 18.482 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 2.624      ;
; 18.482 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 2.624      ;
; 18.482 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 2.624      ;
; 18.482 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 2.624      ;
; 18.482 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 2.624      ;
; 18.482 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 2.624      ;
; 18.482 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.099      ; 2.624      ;
; 18.588 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.101      ; 2.520      ;
; 18.588 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.101      ; 2.520      ;
; 18.588 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.101      ; 2.520      ;
; 18.588 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.101      ; 2.520      ;
; 18.588 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.101      ; 2.520      ;
; 18.618 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.103      ; 2.492      ;
; 18.618 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.103      ; 2.492      ;
; 18.618 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.103      ; 2.492      ;
; 18.618 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.103      ; 2.492      ;
; 18.618 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.103      ; 2.492      ;
; 18.618 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.103      ; 2.492      ;
; 18.618 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.103      ; 2.492      ;
; 18.618 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.103      ; 2.492      ;
; 18.618 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.103      ; 2.492      ;
; 18.618 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.103      ; 2.492      ;
; 18.618 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.103      ; 2.492      ;
; 18.618 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam0_pclk   ; 20.000       ; 1.103      ; 2.492      ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'sys_clk'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.523 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.045     ; 1.439      ;
; 18.523 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.045     ; 1.439      ;
; 18.523 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.045     ; 1.439      ;
; 18.523 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.045     ; 1.439      ;
; 18.523 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.045     ; 1.439      ;
; 18.549 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 1.421      ;
; 18.554 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.410      ;
; 18.554 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.410      ;
; 18.554 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.410      ;
; 18.554 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.410      ;
; 18.554 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.410      ;
; 18.636 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 1.327      ;
; 18.636 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 1.327      ;
; 18.636 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 1.327      ;
; 18.636 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 1.327      ;
; 18.636 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 1.327      ;
; 18.636 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 1.327      ;
; 18.645 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 1.318      ;
; 18.645 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 1.318      ;
; 18.645 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 1.318      ;
; 18.732 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 1.242      ;
; 18.732 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 1.242      ;
; 18.732 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 1.242      ;
; 18.732 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 1.242      ;
; 18.732 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 1.242      ;
; 18.830 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.134      ;
; 18.830 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.134      ;
; 18.830 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.134      ;
; 18.830 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.134      ;
; 18.830 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.134      ;
; 18.830 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.134      ;
; 18.834 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.130      ;
; 18.834 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.130      ;
; 18.838 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.126      ;
; 18.838 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.126      ;
; 18.838 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.126      ;
; 18.838 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.126      ;
; 18.838 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.126      ;
; 18.838 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.126      ;
; 18.870 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.101      ;
; 18.870 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.101      ;
; 18.870 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.101      ;
; 19.041 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.930      ;
; 19.241 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 0.730      ;
+--------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cam1_pclk'                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.593 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.088      ; 2.502      ;
; 18.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.103      ; 2.502      ;
; 18.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.103      ; 2.502      ;
; 18.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.103      ; 2.502      ;
; 18.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.103      ; 2.502      ;
; 18.608 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.103      ; 2.502      ;
; 18.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.088      ; 2.475      ;
; 18.635 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.103      ; 2.475      ;
; 18.635 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.103      ; 2.475      ;
; 18.635 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.103      ; 2.475      ;
; 18.635 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.103      ; 2.475      ;
; 18.635 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.103      ; 2.475      ;
; 18.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.089      ; 2.450      ;
; 18.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.089      ; 2.450      ;
; 18.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.089      ; 2.450      ;
; 18.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.089      ; 2.450      ;
; 18.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.089      ; 2.450      ;
; 18.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.089      ; 2.450      ;
; 18.655 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.983      ; 2.335      ;
; 18.655 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.983      ; 2.335      ;
; 18.655 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.983      ; 2.335      ;
; 18.655 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.983      ; 2.335      ;
; 18.655 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.983      ; 2.335      ;
; 18.657 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.976      ; 2.326      ;
; 18.661 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.104      ; 2.450      ;
; 18.661 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.104      ; 2.450      ;
; 18.661 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.104      ; 2.450      ;
; 18.661 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.104      ; 2.450      ;
; 18.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.998      ; 2.335      ;
; 18.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.998      ; 2.335      ;
; 18.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.998      ; 2.335      ;
; 18.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.998      ; 2.335      ;
; 18.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.998      ; 2.335      ;
; 18.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.998      ; 2.335      ;
; 18.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.998      ; 2.335      ;
; 18.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.998      ; 2.335      ;
; 18.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.998      ; 2.335      ;
; 18.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.998      ; 2.335      ;
; 18.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.998      ; 2.335      ;
; 18.673 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.089      ; 2.423      ;
; 18.673 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.089      ; 2.423      ;
; 18.673 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.089      ; 2.423      ;
; 18.673 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.089      ; 2.423      ;
; 18.673 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.089      ; 2.423      ;
; 18.673 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.089      ; 2.423      ;
; 18.685 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.983      ; 2.305      ;
; 18.685 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.983      ; 2.305      ;
; 18.685 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.983      ; 2.305      ;
; 18.685 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.983      ; 2.305      ;
; 18.685 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.983      ; 2.305      ;
; 18.687 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.976      ; 2.296      ;
; 18.688 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.104      ; 2.423      ;
; 18.688 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.104      ; 2.423      ;
; 18.688 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.104      ; 2.423      ;
; 18.688 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.104      ; 2.423      ;
; 18.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.998      ; 2.305      ;
; 18.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.998      ; 2.305      ;
; 18.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.998      ; 2.305      ;
; 18.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.998      ; 2.305      ;
; 18.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.998      ; 2.305      ;
; 18.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.998      ; 2.305      ;
; 18.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.998      ; 2.305      ;
; 18.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.998      ; 2.305      ;
; 18.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.998      ; 2.305      ;
; 18.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.998      ; 2.305      ;
; 18.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.998      ; 2.305      ;
; 18.756 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.092      ; 2.343      ;
; 18.771 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.107      ; 2.343      ;
; 18.771 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.107      ; 2.343      ;
; 18.771 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.107      ; 2.343      ;
; 18.771 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.107      ; 2.343      ;
; 18.771 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.107      ; 2.343      ;
; 18.809 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.093      ; 2.291      ;
; 18.809 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.093      ; 2.291      ;
; 18.809 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.093      ; 2.291      ;
; 18.809 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.093      ; 2.291      ;
; 18.809 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.093      ; 2.291      ;
; 18.809 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.093      ; 2.291      ;
; 18.824 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.108      ; 2.291      ;
; 18.824 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.108      ; 2.291      ;
; 18.824 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.108      ; 2.291      ;
; 18.824 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.108      ; 2.291      ;
; 18.831 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.980      ; 2.156      ;
; 18.831 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.987      ; 2.163      ;
; 18.831 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.987      ; 2.163      ;
; 18.831 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.987      ; 2.163      ;
; 18.831 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.987      ; 2.163      ;
; 18.831 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam1_pclk   ; 20.000       ; 0.987      ; 2.163      ;
; 18.846 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.002      ; 2.163      ;
; 18.846 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.002      ; 2.163      ;
; 18.846 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.002      ; 2.163      ;
; 18.846 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.002      ; 2.163      ;
; 18.846 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.002      ; 2.163      ;
; 18.846 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.002      ; 2.163      ;
; 18.846 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.002      ; 2.163      ;
; 18.846 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.002      ; 2.163      ;
; 18.846 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.002      ; 2.163      ;
; 18.846 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.002      ; 2.163      ;
; 18.846 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam1_pclk   ; 20.000       ; 1.002      ; 2.163      ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 1.068      ;
; 97.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.407      ;
; 97.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.407      ;
; 97.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.407      ;
; 97.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.407      ;
; 97.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.407      ;
; 97.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.407      ;
; 97.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.407      ;
; 97.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.407      ;
; 97.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.407      ;
; 97.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.407      ;
; 97.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.407      ;
; 97.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.407      ;
; 97.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.407      ;
; 97.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.407      ;
; 97.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.407      ;
; 97.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.407      ;
; 97.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.372      ;
; 97.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.372      ;
; 97.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.372      ;
; 97.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.372      ;
; 97.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.372      ;
; 97.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.372      ;
; 97.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.372      ;
; 97.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.372      ;
; 97.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.372      ;
; 97.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.372      ;
; 97.584 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.372      ;
; 97.799 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.167      ;
; 97.799 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.167      ;
; 97.799 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.167      ;
; 97.799 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.167      ;
; 97.799 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.167      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.016      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.016      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.016      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.016      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.016      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.016      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.016      ;
; 97.946 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.019      ;
; 97.946 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.019      ;
; 97.946 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.019      ;
; 97.946 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.019      ;
; 97.946 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.019      ;
; 97.946 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.019      ;
; 97.946 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.019      ;
; 97.946 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.019      ;
; 97.946 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.019      ;
; 97.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.016      ;
; 97.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.016      ;
; 97.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.016      ;
; 97.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.016      ;
; 97.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.016      ;
; 97.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.016      ;
; 97.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.016      ;
; 97.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.012      ;
; 97.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.012      ;
; 97.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.012      ;
; 97.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.012      ;
; 97.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.012      ;
; 97.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.012      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.002      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.002      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.002      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.002      ;
; 97.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.002      ;
; 97.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.003      ;
; 97.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.003      ;
; 97.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.003      ;
; 97.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.003      ;
; 97.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.003      ;
; 97.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.003      ;
; 97.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.991      ;
; 97.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.991      ;
; 97.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.991      ;
; 97.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.991      ;
; 97.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.991      ;
; 97.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.991      ;
; 97.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.991      ;
; 97.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.991      ;
; 97.976 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.989      ;
; 97.976 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.989      ;
; 97.976 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.989      ;
; 97.976 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.989      ;
; 97.976 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.989      ;
; 97.976 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.989      ;
; 98.109 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.851      ;
; 98.109 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.851      ;
; 98.109 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.851      ;
; 98.109 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.851      ;
; 98.109 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.851      ;
; 98.109 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.851      ;
; 98.109 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.851      ;
; 98.109 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.851      ;
; 98.109 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.851      ;
; 98.109 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.851      ;
; 98.109 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.851      ;
; 98.109 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.851      ;
; 98.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.840      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'sys_clk'                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.504 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.624      ;
; 0.680 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.801      ;
; 0.819 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.940      ;
; 0.819 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.940      ;
; 0.819 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.940      ;
; 0.839 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.960      ;
; 0.839 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.960      ;
; 0.839 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.960      ;
; 0.839 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.960      ;
; 0.839 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.960      ;
; 0.839 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.960      ;
; 0.844 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.965      ;
; 0.844 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.965      ;
; 0.850 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.971      ;
; 0.850 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.971      ;
; 0.850 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.971      ;
; 0.850 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.971      ;
; 0.850 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.971      ;
; 0.850 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.971      ;
; 0.937 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.040      ; 1.061      ;
; 0.937 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.040      ; 1.061      ;
; 0.937 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.040      ; 1.061      ;
; 0.937 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.040      ; 1.061      ;
; 0.937 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.040      ; 1.061      ;
; 1.001 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 1.121      ;
; 1.001 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[4] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 1.121      ;
; 1.001 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[6] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 1.121      ;
; 1.011 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 1.132      ;
; 1.011 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[5] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 1.132      ;
; 1.011 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[7] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 1.132      ;
; 1.011 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 1.132      ;
; 1.011 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[3] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 1.132      ;
; 1.011 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout[8] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 1.132      ;
; 1.089 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 1.210      ;
; 1.089 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 1.210      ;
; 1.089 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 1.210      ;
; 1.089 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 1.210      ;
; 1.089 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 1.210      ;
; 1.098 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout[9] ; sys_clk      ; sys_clk     ; 0.000        ; 0.035      ; 1.217      ;
; 1.112 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 1.232      ;
; 1.112 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 1.232      ;
; 1.112 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 1.232      ;
; 1.112 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 1.232      ;
; 1.112 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2 ; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 1.232      ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.775      ;
; 0.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.775      ;
; 0.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.775      ;
; 0.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.775      ;
; 0.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.775      ;
; 0.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.775      ;
; 0.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.775      ;
; 0.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.775      ;
; 0.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.775      ;
; 0.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.775      ;
; 0.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.775      ;
; 0.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.775      ;
; 0.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.775      ;
; 0.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.775      ;
; 0.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.775      ;
; 0.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.789      ;
; 0.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.789      ;
; 0.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.789      ;
; 0.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.789      ;
; 0.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.801      ;
; 0.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.829      ;
; 0.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.829      ;
; 0.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.829      ;
; 0.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.829      ;
; 0.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.829      ;
; 0.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.829      ;
; 0.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.829      ;
; 0.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.829      ;
; 0.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.829      ;
; 0.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.829      ;
; 0.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.829      ;
; 0.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.829      ;
; 0.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.881      ;
; 0.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.881      ;
; 0.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.881      ;
; 0.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 0.890      ;
; 0.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 0.890      ;
; 0.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 0.890      ;
; 0.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 0.890      ;
; 0.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 0.890      ;
; 0.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 0.890      ;
; 0.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 0.890      ;
; 0.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 0.890      ;
; 0.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 0.890      ;
; 0.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 0.890      ;
; 0.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 0.890      ;
; 0.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.016      ; 0.890      ;
; 0.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.018      ; 0.909      ;
; 0.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.018      ; 0.909      ;
; 0.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.018      ; 0.909      ;
; 0.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.018      ; 0.909      ;
; 0.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.018      ; 0.909      ;
; 0.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.018      ; 0.909      ;
; 0.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.018      ; 0.909      ;
; 0.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.018      ; 0.909      ;
; 0.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.018      ; 0.909      ;
; 0.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.018      ; 0.909      ;
; 0.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.018      ; 0.909      ;
; 0.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.956      ;
; 0.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.004      ;
; 0.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.004      ;
; 0.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.004      ;
; 0.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.004      ;
; 0.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.004      ;
; 0.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.004      ;
; 0.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.004      ;
; 0.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.004      ;
; 0.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.004      ;
; 0.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.004      ;
; 0.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.004      ;
; 1.049 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.157      ;
; 1.049 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.157      ;
; 1.049 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.157      ;
; 1.049 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.157      ;
; 1.049 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.157      ;
; 1.049 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.157      ;
; 1.049 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.157      ;
; 1.049 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.157      ;
; 1.049 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.157      ;
; 1.049 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.157      ;
; 1.049 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 1.157      ;
; 1.064 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.010      ; 1.158      ;
; 1.064 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.010      ; 1.158      ;
; 1.064 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.010      ; 1.158      ;
; 1.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.015      ; 1.173      ;
; 1.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.015      ; 1.173      ;
; 1.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.015      ; 1.173      ;
; 1.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.015      ; 1.173      ;
; 1.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.015      ; 1.173      ;
; 1.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.015      ; 1.173      ;
; 1.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.015      ; 1.173      ;
; 1.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.015      ; 1.173      ;
; 1.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.015      ; 1.173      ;
; 1.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.015      ; 1.173      ;
; 1.079 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.013      ; 1.176      ;
; 1.079 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.013      ; 1.176      ;
; 1.079 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.013      ; 1.176      ;
; 1.079 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.013      ; 1.176      ;
; 1.079 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.013      ; 1.176      ;
; 1.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 1.248      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cam1_pclk'                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.734 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.362      ; 2.180      ;
; 0.734 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.362      ; 2.180      ;
; 0.734 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.362      ; 2.180      ;
; 0.734 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.362      ; 2.180      ;
; 0.735 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.252      ; 2.071      ;
; 0.735 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.252      ; 2.071      ;
; 0.735 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.252      ; 2.071      ;
; 0.735 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.252      ; 2.071      ;
; 0.735 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.252      ; 2.071      ;
; 0.735 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.252      ; 2.071      ;
; 0.735 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.252      ; 2.071      ;
; 0.735 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.252      ; 2.071      ;
; 0.735 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.252      ; 2.071      ;
; 0.735 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.252      ; 2.071      ;
; 0.735 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.252      ; 2.071      ;
; 0.749 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.229      ; 2.062      ;
; 0.749 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.347      ; 2.180      ;
; 0.749 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.347      ; 2.180      ;
; 0.749 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.347      ; 2.180      ;
; 0.749 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.347      ; 2.180      ;
; 0.749 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.347      ; 2.180      ;
; 0.749 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.347      ; 2.180      ;
; 0.751 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.236      ; 2.071      ;
; 0.751 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.236      ; 2.071      ;
; 0.751 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.236      ; 2.071      ;
; 0.751 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.236      ; 2.071      ;
; 0.751 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.236      ; 2.071      ;
; 0.765 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.361      ; 2.210      ;
; 0.765 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.361      ; 2.210      ;
; 0.765 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.361      ; 2.210      ;
; 0.765 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.361      ; 2.210      ;
; 0.765 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.361      ; 2.210      ;
; 0.781 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.345      ; 2.210      ;
; 0.866 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.248      ; 2.198      ;
; 0.866 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.248      ; 2.198      ;
; 0.866 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.248      ; 2.198      ;
; 0.866 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.248      ; 2.198      ;
; 0.866 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.248      ; 2.198      ;
; 0.866 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.248      ; 2.198      ;
; 0.866 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.248      ; 2.198      ;
; 0.866 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.248      ; 2.198      ;
; 0.866 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.248      ; 2.198      ;
; 0.866 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.248      ; 2.198      ;
; 0.866 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.248      ; 2.198      ;
; 0.879 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.358      ; 2.321      ;
; 0.879 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.358      ; 2.321      ;
; 0.879 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.358      ; 2.321      ;
; 0.879 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.358      ; 2.321      ;
; 0.882 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.225      ; 2.191      ;
; 0.882 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.232      ; 2.198      ;
; 0.882 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.232      ; 2.198      ;
; 0.882 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.232      ; 2.198      ;
; 0.882 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.232      ; 2.198      ;
; 0.882 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.232      ; 2.198      ;
; 0.892 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.248      ; 2.224      ;
; 0.892 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.248      ; 2.224      ;
; 0.892 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.248      ; 2.224      ;
; 0.892 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.248      ; 2.224      ;
; 0.892 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.248      ; 2.224      ;
; 0.892 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.248      ; 2.224      ;
; 0.892 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.248      ; 2.224      ;
; 0.892 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.248      ; 2.224      ;
; 0.892 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.248      ; 2.224      ;
; 0.892 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.248      ; 2.224      ;
; 0.892 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.248      ; 2.224      ;
; 0.894 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.343      ; 2.321      ;
; 0.894 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.343      ; 2.321      ;
; 0.894 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.343      ; 2.321      ;
; 0.894 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.343      ; 2.321      ;
; 0.894 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.343      ; 2.321      ;
; 0.894 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.343      ; 2.321      ;
; 0.905 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.358      ; 2.347      ;
; 0.905 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.358      ; 2.347      ;
; 0.905 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.358      ; 2.347      ;
; 0.905 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.358      ; 2.347      ;
; 0.908 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.225      ; 2.217      ;
; 0.908 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.232      ; 2.224      ;
; 0.908 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.232      ; 2.224      ;
; 0.908 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.232      ; 2.224      ;
; 0.908 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.232      ; 2.224      ;
; 0.908 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.232      ; 2.224      ;
; 0.910 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.357      ; 2.351      ;
; 0.910 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.357      ; 2.351      ;
; 0.910 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.357      ; 2.351      ;
; 0.910 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.357      ; 2.351      ;
; 0.910 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.357      ; 2.351      ;
; 0.920 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.343      ; 2.347      ;
; 0.920 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.343      ; 2.347      ;
; 0.920 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.343      ; 2.347      ;
; 0.920 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.343      ; 2.347      ;
; 0.920 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.343      ; 2.347      ;
; 0.920 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.343      ; 2.347      ;
; 0.926 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.341      ; 2.351      ;
; 0.940 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.357      ; 2.381      ;
; 0.940 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.357      ; 2.381      ;
; 0.940 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.357      ; 2.381      ;
; 0.940 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.357      ; 2.381      ;
; 0.940 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.357      ; 2.381      ;
; 0.956 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam1_pclk   ; 0.000        ; 1.341      ; 2.381      ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cam0_pclk'                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.902 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.352      ; 2.338      ;
; 0.902 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.352      ; 2.338      ;
; 0.902 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.352      ; 2.338      ;
; 0.902 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.352      ; 2.338      ;
; 0.902 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.352      ; 2.338      ;
; 0.902 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.352      ; 2.338      ;
; 0.902 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.352      ; 2.338      ;
; 0.902 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.352      ; 2.338      ;
; 0.902 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.352      ; 2.338      ;
; 0.902 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.352      ; 2.338      ;
; 0.902 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.352      ; 2.338      ;
; 0.902 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.352      ; 2.338      ;
; 0.918 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.351      ; 2.353      ;
; 0.918 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.351      ; 2.353      ;
; 0.918 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.351      ; 2.353      ;
; 0.918 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.351      ; 2.353      ;
; 0.918 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.351      ; 2.353      ;
; 1.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.479      ;
; 1.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.479      ;
; 1.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.479      ;
; 1.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.479      ;
; 1.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.479      ;
; 1.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.479      ;
; 1.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.479      ;
; 1.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.479      ;
; 1.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.479      ;
; 1.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.479      ;
; 1.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.479      ;
; 1.047 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.479      ;
; 1.063 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.347      ; 2.494      ;
; 1.063 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.347      ; 2.494      ;
; 1.063 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.347      ; 2.494      ;
; 1.063 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.347      ; 2.494      ;
; 1.063 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.347      ; 2.494      ;
; 1.077 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag       ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.509      ;
; 1.077 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0    ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.509      ;
; 1.077 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.509      ;
; 1.077 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.509      ;
; 1.077 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.509      ;
; 1.077 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.509      ;
; 1.077 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.509      ;
; 1.077 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.509      ;
; 1.077 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.509      ;
; 1.077 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.509      ;
; 1.077 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.509      ;
; 1.077 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.509      ;
; 1.093 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.347      ; 2.524      ;
; 1.093 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.347      ; 2.524      ;
; 1.093 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.347      ; 2.524      ;
; 1.093 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.347      ; 2.524      ;
; 1.093 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.347      ; 2.524      ;
; 1.214 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.352      ; 2.650      ;
; 1.214 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.352      ; 2.650      ;
; 1.214 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.352      ; 2.650      ;
; 1.214 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.352      ; 2.650      ;
; 1.214 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.352      ; 2.650      ;
; 1.214 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.352      ; 2.650      ;
; 1.214 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.352      ; 2.650      ;
; 1.214 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.352      ; 2.650      ;
; 1.214 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.352      ; 2.650      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.359      ; 2.670      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.359      ; 2.670      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.359      ; 2.670      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.359      ; 2.670      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.359      ; 2.670      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.359      ; 2.670      ;
; 1.227 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.359      ; 2.670      ;
; 1.359 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.791      ;
; 1.359 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.791      ;
; 1.359 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.791      ;
; 1.359 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.791      ;
; 1.359 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.791      ;
; 1.359 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.791      ;
; 1.359 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.791      ;
; 1.359 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.791      ;
; 1.359 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.791      ;
; 1.372 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.355      ; 2.811      ;
; 1.372 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.355      ; 2.811      ;
; 1.372 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.355      ; 2.811      ;
; 1.372 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.355      ; 2.811      ;
; 1.372 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.355      ; 2.811      ;
; 1.372 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.355      ; 2.811      ;
; 1.372 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.355      ; 2.811      ;
; 1.389 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.821      ;
; 1.389 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.821      ;
; 1.389 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.821      ;
; 1.389 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.821      ;
; 1.389 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.821      ;
; 1.389 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.821      ;
; 1.389 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.821      ;
; 1.389 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.821      ;
; 1.389 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.348      ; 2.821      ;
; 1.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.355      ; 2.841      ;
; 1.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.355      ; 2.841      ;
; 1.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.355      ; 2.841      ;
; 1.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.355      ; 2.841      ;
; 1.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.355      ; 2.841      ;
; 1.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.355      ; 2.841      ;
; 1.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag  ; sys_clk      ; cam0_pclk   ; 0.000        ; 1.355      ; 2.841      ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cam1_pclk'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; 9.338 ; 9.568        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; 9.338 ; 9.568        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ;
; 9.340 ; 9.570        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; 9.342 ; 9.572        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; 9.342 ; 9.572        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; 9.344 ; 9.574        ; 0.230          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ;
; 9.374 ; 9.558        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10]                                       ;
; 9.374 ; 9.558        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]                                        ;
; 9.374 ; 9.558        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                                        ;
; 9.382 ; 9.566        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                         ;
; 9.382 ; 9.566        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                       ;
; 9.382 ; 9.566        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                       ;
; 9.382 ; 9.566        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                       ;
; 9.382 ; 9.566        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                      ;
; 9.382 ; 9.566        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                       ;
; 9.382 ; 9.566        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                       ;
; 9.382 ; 9.566        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                       ;
; 9.382 ; 9.566        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                       ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                       ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0]                                        ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1]                                        ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[6]                                        ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]                                        ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                       ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                      ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                       ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                       ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                       ;
; 9.395 ; 9.579        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                       ;
; 9.395 ; 9.579        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                       ;
; 9.395 ; 9.579        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                       ;
; 9.395 ; 9.579        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                       ;
; 9.395 ; 9.579        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                         ;
; 9.395 ; 9.579        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                         ;
; 9.395 ; 9.579        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ;
; 9.395 ; 9.579        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ;
; 9.395 ; 9.579        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ;
; 9.395 ; 9.579        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ;
; 9.395 ; 9.579        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ;
; 9.397 ; 9.581        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ;
; 9.397 ; 9.581        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ;
; 9.397 ; 9.581        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ;
; 9.397 ; 9.581        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ;
; 9.397 ; 9.581        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]                                        ;
; 9.405 ; 9.589        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ;
; 9.405 ; 9.589        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                      ;
; 9.405 ; 9.589        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                      ;
; 9.405 ; 9.589        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                       ;
; 9.405 ; 9.589        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                       ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                                ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                                            ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                                       ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[3]                                        ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[4]                                        ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]                                        ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; cam1_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; 9.548 ; 9.548        ; 0.000          ; Low Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo1|dcfifo_component|auto_generated|wrptr_g[10]|clk                                                                                               ;
; 9.548 ; 9.548        ; 0.000          ; Low Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo1|dcfifo_component|auto_generated|wrptr_g[8]|clk                                                                                                ;
; 9.554 ; 9.554        ; 0.000          ; Low Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo1|dcfifo_component|auto_generated|delayed_wrptr_g[10]|clk                                                                                       ;
; 9.554 ; 9.554        ; 0.000          ; Low Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]|clk                                                                                        ;
; 9.554 ; 9.554        ; 0.000          ; Low Pulse Width ; cam1_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]|clk                                                                                        ;
; 9.562 ; 9.562        ; 0.000          ; Low Pulse Width ; cam1_pclk ; Rise       ; u1_ov5640_dri|u_cmos_capture_data|byte_flag_d0|clk                                                                                                                                    ;
; 9.562 ; 9.562        ; 0.000          ; Low Pulse Width ; cam1_pclk ; Rise       ; u1_ov5640_dri|u_cmos_capture_data|cam_data_d0[0]|clk                                                                                                                                  ;
; 9.562 ; 9.562        ; 0.000          ; Low Pulse Width ; cam1_pclk ; Rise       ; u1_ov5640_dri|u_cmos_capture_data|cam_data_d0[3]|clk                                                                                                                                  ;
; 9.562 ; 9.562        ; 0.000          ; Low Pulse Width ; cam1_pclk ; Rise       ; u1_ov5640_dri|u_cmos_capture_data|cam_data_d0[5]|clk                                                                                                                                  ;
; 9.562 ; 9.562        ; 0.000          ; Low Pulse Width ; cam1_pclk ; Rise       ; u1_ov5640_dri|u_cmos_capture_data|cmos_data_t[12]|clk                                                                                                                                 ;
; 9.562 ; 9.562        ; 0.000          ; Low Pulse Width ; cam1_pclk ; Rise       ; u1_ov5640_dri|u_cmos_capture_data|cmos_data_t[2]|clk                                                                                                                                  ;
; 9.562 ; 9.562        ; 0.000          ; Low Pulse Width ; cam1_pclk ; Rise       ; u1_ov5640_dri|u_cmos_capture_data|cmos_data_t[4]|clk                                                                                                                                  ;
; 9.562 ; 9.562        ; 0.000          ; Low Pulse Width ; cam1_pclk ; Rise       ; u1_ov5640_dri|u_cmos_capture_data|cmos_data_t[6]|clk                                                                                                                                  ;
+-------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0                                        ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg                                              ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a1~porta_address_reg0                                        ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a1~porta_we_reg                                              ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a2~porta_address_reg0                                        ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a2~porta_we_reg                                              ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a6~porta_address_reg0                                        ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a6~porta_we_reg                                              ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_address_reg0                                                                                     ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_we_reg                                                                                           ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a2~porta_address_reg0                                        ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a2~porta_we_reg                                              ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a6~porta_address_reg0                                        ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a6~porta_we_reg                                              ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0                                        ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg                                              ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a1~porta_address_reg0                                        ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a1~porta_we_reg                                              ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0                                         ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a1~porta_datain_reg0                                         ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a2~porta_datain_reg0                                         ;
; 9.329 ; 9.559        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a6~porta_datain_reg0                                         ;
; 9.330 ; 9.560        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                      ;
; 9.330 ; 9.560        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a2~porta_datain_reg0                                         ;
; 9.330 ; 9.560        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a6~porta_datain_reg0                                         ;
; 9.330 ; 9.560        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0                                         ;
; 9.330 ; 9.560        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a1~porta_datain_reg0                                         ;
; 9.331 ; 9.561        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                                                                 ;
; 9.331 ; 9.561        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                                                                 ;
; 9.331 ; 9.561        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                                                                 ;
; 9.331 ; 9.561        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                                                                 ;
; 9.331 ; 9.561        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0                                        ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                                                                 ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                                                                ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                                                                ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                                                                ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                                                                ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                                                                ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                                                                ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                                                                 ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                                                                 ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                                                                 ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                                                                 ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                                                                 ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                                                                 ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                                                                 ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                                                                 ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                                                                 ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~portb_address_reg0                                        ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0                                       ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0                                        ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0                                        ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|q_b[0]                                                                                                               ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ram_block11a0~portb_address_reg0                                                                                     ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                                                                ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                                                                ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                                                                ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                                                                ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                                                                ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                                                                ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                                                                 ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                                                                 ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[6]                                                                 ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[7]                                                                 ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[8]                                                                 ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[9]                                                                 ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~portb_address_reg0                                       ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~portb_address_reg0                                        ;
; 9.334 ; 9.564        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~portb_address_reg0                                        ;
; 9.345 ; 9.575        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.345 ; 9.575        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.345 ; 9.575        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a36~porta_address_reg0 ;
; 9.345 ; 9.575        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a36~porta_we_reg       ;
; 9.346 ; 9.576        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.346 ; 9.576        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a16~porta_we_reg       ;
; 9.347 ; 9.577        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[2]                                                                 ;
; 9.347 ; 9.577        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[3]                                                                 ;
; 9.347 ; 9.577        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[4]                                                                 ;
; 9.347 ; 9.577        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[5]                                                                 ;
; 9.347 ; 9.577        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a2~portb_address_reg0                                        ;
; 9.347 ; 9.577        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                                                                ;
; 9.347 ; 9.577        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[14]                                                                ;
; 9.347 ; 9.577        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[15]                                                                ;
; 9.347 ; 9.577        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[1]                                                                 ;
; 9.347 ; 9.577        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a1~portb_address_reg0                                        ;
; 9.347 ; 9.577        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.347 ; 9.577        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.347 ; 9.577        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a12~porta_we_reg       ;
; 9.347 ; 9.577        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a20~porta_address_reg0 ;
; 9.347 ; 9.577        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a20~porta_we_reg       ;
; 9.347 ; 9.577        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a24~porta_address_reg0 ;
; 9.347 ; 9.577        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a24~porta_we_reg       ;
; 9.347 ; 9.577        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a36~porta_datain_reg0  ;
; 9.347 ; 9.577        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.347 ; 9.577        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a4~porta_we_reg        ;
; 9.348 ; 9.578        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[0]                                                                 ;
; 9.348 ; 9.578        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[10]                                                                ;
; 9.348 ; 9.578        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[11]                                                                ;
; 9.348 ; 9.578        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[12]                                                                ;
; 9.348 ; 9.578        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|q_b[13]                                                                ;
+-------+--------------+----------------+-----------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cam0_pclk'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_we_reg        ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_address_reg0 ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_we_reg       ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_address_reg0  ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_we_reg        ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_address_reg0  ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_we_reg        ;
; 9.374 ; 9.604        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; 9.374 ; 9.604        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12~porta_datain_reg0  ;
; 9.374 ; 9.604        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4~porta_datain_reg0   ;
; 9.374 ; 9.604        ; 0.230          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8~porta_datain_reg0   ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                                            ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                         ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                       ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                       ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                       ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                       ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                       ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                       ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                       ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                       ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                       ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                      ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                      ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                      ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                      ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                      ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                      ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                       ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                       ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                       ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                       ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                       ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                       ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                       ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                       ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                       ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                    ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                    ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                   ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                   ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                    ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                    ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                    ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                    ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                    ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                    ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                    ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                    ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                       ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0]               ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1]               ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2]               ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0]                                        ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10]                                       ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                                       ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1]                                        ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]                                        ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[3]                                        ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[4]                                        ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]                                        ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[6]                                        ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]                                        ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]                                        ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                                        ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                               ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                               ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                                ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                         ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                         ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                       ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                       ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                       ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                       ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                       ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; cam0_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                ;
; 9.615 ; 9.615        ; 0.000          ; Low Pulse Width ; cam0_pclk ; Rise       ; u0_ov5640_dri|u_cmos_capture_data|byte_flag_d0|clk                                                                                                                                    ;
; 9.615 ; 9.615        ; 0.000          ; Low Pulse Width ; cam0_pclk ; Rise       ; u0_ov5640_dri|u_cmos_capture_data|byte_flag|clk                                                                                                                                       ;
; 9.615 ; 9.615        ; 0.000          ; Low Pulse Width ; cam0_pclk ; Rise       ; u0_ov5640_dri|u_cmos_capture_data|cam_data_d0[0]|clk                                                                                                                                  ;
; 9.615 ; 9.615        ; 0.000          ; Low Pulse Width ; cam0_pclk ; Rise       ; u0_ov5640_dri|u_cmos_capture_data|cam_data_d0[1]|clk                                                                                                                                  ;
; 9.615 ; 9.615        ; 0.000          ; Low Pulse Width ; cam0_pclk ; Rise       ; u0_ov5640_dri|u_cmos_capture_data|cam_data_d0[2]|clk                                                                                                                                  ;
; 9.615 ; 9.615        ; 0.000          ; Low Pulse Width ; cam0_pclk ; Rise       ; u0_ov5640_dri|u_cmos_capture_data|cam_data_d0[3]|clk                                                                                                                                  ;
; 9.615 ; 9.615        ; 0.000          ; Low Pulse Width ; cam0_pclk ; Rise       ; u0_ov5640_dri|u_cmos_capture_data|cam_data_d0[4]|clk                                                                                                                                  ;
; 9.615 ; 9.615        ; 0.000          ; Low Pulse Width ; cam0_pclk ; Rise       ; u0_ov5640_dri|u_cmos_capture_data|cam_data_d0[5]|clk                                                                                                                                  ;
; 9.615 ; 9.615        ; 0.000          ; Low Pulse Width ; cam0_pclk ; Rise       ; u0_ov5640_dri|u_cmos_capture_data|cam_data_d0[6]|clk                                                                                                                                  ;
; 9.615 ; 9.615        ; 0.000          ; Low Pulse Width ; cam0_pclk ; Rise       ; u0_ov5640_dri|u_cmos_capture_data|cam_data_d0[7]|clk                                                                                                                                  ;
; 9.615 ; 9.615        ; 0.000          ; Low Pulse Width ; cam0_pclk ; Rise       ; u0_ov5640_dri|u_cmos_capture_data|cmos_data_t[0]|clk                                                                                                                                  ;
; 9.615 ; 9.615        ; 0.000          ; Low Pulse Width ; cam0_pclk ; Rise       ; u0_ov5640_dri|u_cmos_capture_data|cmos_data_t[10]|clk                                                                                                                                 ;
; 9.615 ; 9.615        ; 0.000          ; Low Pulse Width ; cam0_pclk ; Rise       ; u0_ov5640_dri|u_cmos_capture_data|cmos_data_t[11]|clk                                                                                                                                 ;
+-------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.482 ; 49.712       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a32~portb_address_reg0                                               ;
; 49.483 ; 49.713       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a16~portb_address_reg0                                               ;
; 49.483 ; 49.713       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a36~portb_address_reg0                                               ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a12~portb_address_reg0                                               ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a20~portb_address_reg0                                               ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a24~portb_address_reg0                                               ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a4~portb_address_reg0                                                ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a0~portb_address_reg0                                                ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a28~portb_address_reg0                                               ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ram_block1a8~portb_address_reg0                                                ;
; 49.497 ; 49.713       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                               ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                               ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                               ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                               ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                              ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                              ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                              ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                              ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                              ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                              ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                              ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                              ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                              ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                              ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                              ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                              ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                              ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                              ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                           ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                           ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                           ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                           ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                           ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                          ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                          ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                          ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                          ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                     ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                     ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                     ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                     ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                     ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                         ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                        ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                       ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                        ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                        ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                        ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                        ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                        ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                        ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                        ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                        ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                        ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                          ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                         ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                          ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                          ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                          ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                          ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                          ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                          ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                          ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                          ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                          ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                   ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                   ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                   ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                   ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                     ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                     ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                     ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                     ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                     ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                     ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                     ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                     ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]  ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[10] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[1]  ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2]  ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]  ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[4]  ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[5]  ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]  ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[7]  ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[8]  ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[9]  ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                     ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                     ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                     ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                     ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                     ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                     ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                     ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                     ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.804 ; 1.031 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.286 ; 2.600 ; Rise       ; altera_reserved_tck ;
; cam0_data[*]        ; cam0_pclk           ; 1.799 ; 2.461 ; Rise       ; cam0_pclk           ;
;  cam0_data[0]       ; cam0_pclk           ; 1.575 ; 2.214 ; Rise       ; cam0_pclk           ;
;  cam0_data[1]       ; cam0_pclk           ; 1.722 ; 2.379 ; Rise       ; cam0_pclk           ;
;  cam0_data[2]       ; cam0_pclk           ; 1.548 ; 2.200 ; Rise       ; cam0_pclk           ;
;  cam0_data[3]       ; cam0_pclk           ; 1.627 ; 2.285 ; Rise       ; cam0_pclk           ;
;  cam0_data[4]       ; cam0_pclk           ; 1.799 ; 2.461 ; Rise       ; cam0_pclk           ;
;  cam0_data[5]       ; cam0_pclk           ; 1.595 ; 2.280 ; Rise       ; cam0_pclk           ;
;  cam0_data[6]       ; cam0_pclk           ; 1.604 ; 2.245 ; Rise       ; cam0_pclk           ;
;  cam0_data[7]       ; cam0_pclk           ; 1.383 ; 2.013 ; Rise       ; cam0_pclk           ;
; cam0_href           ; cam0_pclk           ; 1.832 ; 2.470 ; Rise       ; cam0_pclk           ;
; cam0_vsync          ; cam0_pclk           ; 1.523 ; 2.220 ; Rise       ; cam0_pclk           ;
; cam1_data[*]        ; cam1_pclk           ; 1.810 ; 2.509 ; Rise       ; cam1_pclk           ;
;  cam1_data[0]       ; cam1_pclk           ; 1.122 ; 1.731 ; Rise       ; cam1_pclk           ;
;  cam1_data[1]       ; cam1_pclk           ; 1.599 ; 2.230 ; Rise       ; cam1_pclk           ;
;  cam1_data[2]       ; cam1_pclk           ; 1.671 ; 2.300 ; Rise       ; cam1_pclk           ;
;  cam1_data[3]       ; cam1_pclk           ; 1.467 ; 2.079 ; Rise       ; cam1_pclk           ;
;  cam1_data[4]       ; cam1_pclk           ; 1.609 ; 2.225 ; Rise       ; cam1_pclk           ;
;  cam1_data[5]       ; cam1_pclk           ; 1.479 ; 2.092 ; Rise       ; cam1_pclk           ;
;  cam1_data[6]       ; cam1_pclk           ; 1.810 ; 2.509 ; Rise       ; cam1_pclk           ;
;  cam1_data[7]       ; cam1_pclk           ; 1.724 ; 2.394 ; Rise       ; cam1_pclk           ;
; cam1_href           ; cam1_pclk           ; 2.029 ; 2.660 ; Rise       ; cam1_pclk           ;
; cam1_vsync          ; cam1_pclk           ; 1.095 ; 1.659 ; Rise       ; cam1_pclk           ;
; key0                ; sys_clk             ; 0.637 ; 0.986 ; Rise       ; sys_clk             ;
; key1                ; sys_clk             ; 0.592 ; 0.946 ; Rise       ; sys_clk             ;
; sd_miso             ; sys_clk             ; 3.324 ; 3.881 ; Rise       ; sys_clk             ;
; sdram_data[*]       ; sys_clk             ; 2.733 ; 3.394 ; Rise       ; sys_clk             ;
;  sdram_data[0]      ; sys_clk             ; 2.546 ; 3.180 ; Rise       ; sys_clk             ;
;  sdram_data[1]      ; sys_clk             ; 2.461 ; 3.082 ; Rise       ; sys_clk             ;
;  sdram_data[2]      ; sys_clk             ; 2.667 ; 3.321 ; Rise       ; sys_clk             ;
;  sdram_data[3]      ; sys_clk             ; 2.573 ; 3.217 ; Rise       ; sys_clk             ;
;  sdram_data[4]      ; sys_clk             ; 2.733 ; 3.394 ; Rise       ; sys_clk             ;
;  sdram_data[5]      ; sys_clk             ; 2.637 ; 3.272 ; Rise       ; sys_clk             ;
;  sdram_data[6]      ; sys_clk             ; 2.487 ; 3.099 ; Rise       ; sys_clk             ;
;  sdram_data[7]      ; sys_clk             ; 2.520 ; 3.149 ; Rise       ; sys_clk             ;
;  sdram_data[8]      ; sys_clk             ; 2.620 ; 3.259 ; Rise       ; sys_clk             ;
;  sdram_data[9]      ; sys_clk             ; 2.579 ; 3.210 ; Rise       ; sys_clk             ;
;  sdram_data[10]     ; sys_clk             ; 2.351 ; 2.972 ; Rise       ; sys_clk             ;
;  sdram_data[11]     ; sys_clk             ; 2.580 ; 3.219 ; Rise       ; sys_clk             ;
;  sdram_data[12]     ; sys_clk             ; 2.640 ; 3.294 ; Rise       ; sys_clk             ;
;  sdram_data[13]     ; sys_clk             ; 2.461 ; 3.107 ; Rise       ; sys_clk             ;
;  sdram_data[14]     ; sys_clk             ; 2.594 ; 3.237 ; Rise       ; sys_clk             ;
;  sdram_data[15]     ; sys_clk             ; 2.596 ; 3.239 ; Rise       ; sys_clk             ;
; sys_rst_n           ; sys_clk             ; 5.963 ; 5.867 ; Rise       ; sys_clk             ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.847  ; 0.555  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.211 ; -0.479 ; Rise       ; altera_reserved_tck ;
; cam0_data[*]        ; cam0_pclk           ; -1.167 ; -1.788 ; Rise       ; cam0_pclk           ;
;  cam0_data[0]       ; cam0_pclk           ; -1.349 ; -1.979 ; Rise       ; cam0_pclk           ;
;  cam0_data[1]       ; cam0_pclk           ; -1.488 ; -2.136 ; Rise       ; cam0_pclk           ;
;  cam0_data[2]       ; cam0_pclk           ; -1.242 ; -1.874 ; Rise       ; cam0_pclk           ;
;  cam0_data[3]       ; cam0_pclk           ; -1.376 ; -2.014 ; Rise       ; cam0_pclk           ;
;  cam0_data[4]       ; cam0_pclk           ; -1.566 ; -2.218 ; Rise       ; cam0_pclk           ;
;  cam0_data[5]       ; cam0_pclk           ; -1.370 ; -2.044 ; Rise       ; cam0_pclk           ;
;  cam0_data[6]       ; cam0_pclk           ; -1.378 ; -2.012 ; Rise       ; cam0_pclk           ;
;  cam0_data[7]       ; cam0_pclk           ; -1.167 ; -1.788 ; Rise       ; cam0_pclk           ;
; cam0_href           ; cam0_pclk           ; -0.939 ; -1.562 ; Rise       ; cam0_pclk           ;
; cam0_vsync          ; cam0_pclk           ; -1.301 ; -1.986 ; Rise       ; cam0_pclk           ;
; cam1_data[*]        ; cam1_pclk           ; -0.893 ; -1.486 ; Rise       ; cam1_pclk           ;
;  cam1_data[0]       ; cam1_pclk           ; -0.893 ; -1.486 ; Rise       ; cam1_pclk           ;
;  cam1_data[1]       ; cam1_pclk           ; -1.361 ; -1.975 ; Rise       ; cam1_pclk           ;
;  cam1_data[2]       ; cam1_pclk           ; -1.236 ; -1.846 ; Rise       ; cam1_pclk           ;
;  cam1_data[3]       ; cam1_pclk           ; -1.230 ; -1.833 ; Rise       ; cam1_pclk           ;
;  cam1_data[4]       ; cam1_pclk           ; -1.212 ; -1.809 ; Rise       ; cam1_pclk           ;
;  cam1_data[5]       ; cam1_pclk           ; -1.017 ; -1.607 ; Rise       ; cam1_pclk           ;
;  cam1_data[6]       ; cam1_pclk           ; -1.524 ; -2.179 ; Rise       ; cam1_pclk           ;
;  cam1_data[7]       ; cam1_pclk           ; -1.205 ; -1.846 ; Rise       ; cam1_pclk           ;
; cam1_href           ; cam1_pclk           ; -0.872 ; -1.440 ; Rise       ; cam1_pclk           ;
; cam1_vsync          ; cam1_pclk           ; -0.896 ; -1.452 ; Rise       ; cam1_pclk           ;
; key0                ; sys_clk             ; 0.122  ; -0.191 ; Rise       ; sys_clk             ;
; key1                ; sys_clk             ; 0.112  ; -0.200 ; Rise       ; sys_clk             ;
; sd_miso             ; sys_clk             ; -2.172 ; -2.779 ; Rise       ; sys_clk             ;
; sdram_data[*]       ; sys_clk             ; -1.984 ; -2.589 ; Rise       ; sys_clk             ;
;  sdram_data[0]      ; sys_clk             ; -2.176 ; -2.800 ; Rise       ; sys_clk             ;
;  sdram_data[1]      ; sys_clk             ; -2.094 ; -2.706 ; Rise       ; sys_clk             ;
;  sdram_data[2]      ; sys_clk             ; -2.293 ; -2.935 ; Rise       ; sys_clk             ;
;  sdram_data[3]      ; sys_clk             ; -2.202 ; -2.835 ; Rise       ; sys_clk             ;
;  sdram_data[4]      ; sys_clk             ; -2.356 ; -3.005 ; Rise       ; sys_clk             ;
;  sdram_data[5]      ; sys_clk             ; -2.264 ; -2.889 ; Rise       ; sys_clk             ;
;  sdram_data[6]      ; sys_clk             ; -2.120 ; -2.722 ; Rise       ; sys_clk             ;
;  sdram_data[7]      ; sys_clk             ; -2.150 ; -2.769 ; Rise       ; sys_clk             ;
;  sdram_data[8]      ; sys_clk             ; -2.247 ; -2.875 ; Rise       ; sys_clk             ;
;  sdram_data[9]      ; sys_clk             ; -2.208 ; -2.829 ; Rise       ; sys_clk             ;
;  sdram_data[10]     ; sys_clk             ; -1.984 ; -2.589 ; Rise       ; sys_clk             ;
;  sdram_data[11]     ; sys_clk             ; -2.209 ; -2.838 ; Rise       ; sys_clk             ;
;  sdram_data[12]     ; sys_clk             ; -2.267 ; -2.909 ; Rise       ; sys_clk             ;
;  sdram_data[13]     ; sys_clk             ; -2.090 ; -2.719 ; Rise       ; sys_clk             ;
;  sdram_data[14]     ; sys_clk             ; -2.223 ; -2.855 ; Rise       ; sys_clk             ;
;  sdram_data[15]     ; sys_clk             ; -2.225 ; -2.857 ; Rise       ; sys_clk             ;
; sys_rst_n           ; sys_clk             ; -3.341 ; -3.324 ; Rise       ; sys_clk             ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.562 ; 6.981 ; Fall       ; altera_reserved_tck ;
; sd_clk              ; sys_clk             ; 1.509 ; 1.982 ; Rise       ; sys_clk             ;
; sd_cs_n             ; sys_clk             ; 2.954 ; 3.037 ; Rise       ; sys_clk             ;
; sd_mosi             ; sys_clk             ; 4.002 ; 4.084 ; Rise       ; sys_clk             ;
; sdram_addr[*]       ; sys_clk             ; 3.618 ; 3.451 ; Rise       ; sys_clk             ;
;  sdram_addr[0]      ; sys_clk             ; 3.618 ; 3.451 ; Rise       ; sys_clk             ;
;  sdram_addr[1]      ; sys_clk             ; 2.764 ; 2.643 ; Rise       ; sys_clk             ;
;  sdram_addr[2]      ; sys_clk             ; 2.468 ; 2.379 ; Rise       ; sys_clk             ;
;  sdram_addr[3]      ; sys_clk             ; 2.361 ; 2.284 ; Rise       ; sys_clk             ;
;  sdram_addr[4]      ; sys_clk             ; 2.824 ; 2.695 ; Rise       ; sys_clk             ;
;  sdram_addr[5]      ; sys_clk             ; 2.539 ; 2.447 ; Rise       ; sys_clk             ;
;  sdram_addr[6]      ; sys_clk             ; 2.353 ; 2.284 ; Rise       ; sys_clk             ;
;  sdram_addr[7]      ; sys_clk             ; 2.334 ; 2.267 ; Rise       ; sys_clk             ;
;  sdram_addr[8]      ; sys_clk             ; 2.220 ; 2.162 ; Rise       ; sys_clk             ;
;  sdram_addr[9]      ; sys_clk             ; 2.608 ; 2.500 ; Rise       ; sys_clk             ;
;  sdram_addr[10]     ; sys_clk             ; 2.412 ; 2.330 ; Rise       ; sys_clk             ;
;  sdram_addr[11]     ; sys_clk             ; 2.723 ; 2.596 ; Rise       ; sys_clk             ;
;  sdram_addr[12]     ; sys_clk             ; 2.741 ; 2.629 ; Rise       ; sys_clk             ;
; sdram_ba[*]         ; sys_clk             ; 2.590 ; 2.484 ; Rise       ; sys_clk             ;
;  sdram_ba[0]        ; sys_clk             ; 2.534 ; 2.445 ; Rise       ; sys_clk             ;
;  sdram_ba[1]        ; sys_clk             ; 2.590 ; 2.484 ; Rise       ; sys_clk             ;
; sdram_cas_n         ; sys_clk             ; 2.438 ; 2.353 ; Rise       ; sys_clk             ;
; sdram_cke           ; sys_clk             ; 2.069 ; 2.127 ; Rise       ; sys_clk             ;
; sdram_clk           ; sys_clk             ; 0.845 ; 1.254 ; Rise       ; sys_clk             ;
; sdram_cs_n          ; sys_clk             ; 2.756 ; 2.629 ; Rise       ; sys_clk             ;
; sdram_data[*]       ; sys_clk             ; 2.599 ; 2.710 ; Rise       ; sys_clk             ;
;  sdram_data[0]      ; sys_clk             ; 2.577 ; 2.685 ; Rise       ; sys_clk             ;
;  sdram_data[1]      ; sys_clk             ; 2.432 ; 2.528 ; Rise       ; sys_clk             ;
;  sdram_data[2]      ; sys_clk             ; 2.201 ; 2.271 ; Rise       ; sys_clk             ;
;  sdram_data[3]      ; sys_clk             ; 2.279 ; 2.361 ; Rise       ; sys_clk             ;
;  sdram_data[4]      ; sys_clk             ; 2.409 ; 2.510 ; Rise       ; sys_clk             ;
;  sdram_data[5]      ; sys_clk             ; 2.549 ; 2.656 ; Rise       ; sys_clk             ;
;  sdram_data[6]      ; sys_clk             ; 2.246 ; 2.326 ; Rise       ; sys_clk             ;
;  sdram_data[7]      ; sys_clk             ; 2.265 ; 2.351 ; Rise       ; sys_clk             ;
;  sdram_data[8]      ; sys_clk             ; 2.427 ; 2.534 ; Rise       ; sys_clk             ;
;  sdram_data[9]      ; sys_clk             ; 2.356 ; 2.461 ; Rise       ; sys_clk             ;
;  sdram_data[10]     ; sys_clk             ; 2.519 ; 2.622 ; Rise       ; sys_clk             ;
;  sdram_data[11]     ; sys_clk             ; 2.397 ; 2.496 ; Rise       ; sys_clk             ;
;  sdram_data[12]     ; sys_clk             ; 2.550 ; 2.666 ; Rise       ; sys_clk             ;
;  sdram_data[13]     ; sys_clk             ; 2.327 ; 2.408 ; Rise       ; sys_clk             ;
;  sdram_data[14]     ; sys_clk             ; 2.599 ; 2.710 ; Rise       ; sys_clk             ;
;  sdram_data[15]     ; sys_clk             ; 2.508 ; 2.607 ; Rise       ; sys_clk             ;
; sdram_ras_n         ; sys_clk             ; 2.442 ; 2.353 ; Rise       ; sys_clk             ;
; sdram_we_n          ; sys_clk             ; 2.251 ; 2.187 ; Rise       ; sys_clk             ;
; tmds_clk_n          ; sys_clk             ; 2.604 ; 2.652 ; Rise       ; sys_clk             ;
; tmds_clk_p          ; sys_clk             ; 2.604 ; 2.652 ; Rise       ; sys_clk             ;
; tmds_data_n[*]      ; sys_clk             ; 2.603 ; 2.651 ; Rise       ; sys_clk             ;
;  tmds_data_n[0]     ; sys_clk             ; 2.603 ; 2.651 ; Rise       ; sys_clk             ;
;  tmds_data_n[1]     ; sys_clk             ; 2.584 ; 2.632 ; Rise       ; sys_clk             ;
;  tmds_data_n[2]     ; sys_clk             ; 2.585 ; 2.633 ; Rise       ; sys_clk             ;
; tmds_data_p[*]      ; sys_clk             ; 2.603 ; 2.651 ; Rise       ; sys_clk             ;
;  tmds_data_p[0]     ; sys_clk             ; 2.603 ; 2.651 ; Rise       ; sys_clk             ;
;  tmds_data_p[1]     ; sys_clk             ; 2.584 ; 2.632 ; Rise       ; sys_clk             ;
;  tmds_data_p[2]     ; sys_clk             ; 2.575 ; 2.623 ; Rise       ; sys_clk             ;
; sd_clk              ; sys_clk             ; 1.509 ; 1.982 ; Fall       ; sys_clk             ;
; sdram_clk           ; sys_clk             ; 0.845 ; 1.254 ; Fall       ; sys_clk             ;
; tmds_clk_n          ; sys_clk             ; 2.604 ; 2.652 ; Fall       ; sys_clk             ;
; tmds_clk_p          ; sys_clk             ; 2.604 ; 2.652 ; Fall       ; sys_clk             ;
; tmds_data_n[*]      ; sys_clk             ; 2.603 ; 2.651 ; Fall       ; sys_clk             ;
;  tmds_data_n[0]     ; sys_clk             ; 2.603 ; 2.651 ; Fall       ; sys_clk             ;
;  tmds_data_n[1]     ; sys_clk             ; 2.584 ; 2.632 ; Fall       ; sys_clk             ;
;  tmds_data_n[2]     ; sys_clk             ; 2.585 ; 2.633 ; Fall       ; sys_clk             ;
; tmds_data_p[*]      ; sys_clk             ; 2.603 ; 2.651 ; Fall       ; sys_clk             ;
;  tmds_data_p[0]     ; sys_clk             ; 2.603 ; 2.651 ; Fall       ; sys_clk             ;
;  tmds_data_p[1]     ; sys_clk             ; 2.584 ; 2.632 ; Fall       ; sys_clk             ;
;  tmds_data_p[2]     ; sys_clk             ; 2.575 ; 2.623 ; Fall       ; sys_clk             ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.375 ; 5.798 ; Fall       ; altera_reserved_tck ;
; sd_clk              ; sys_clk             ; 1.278 ; 1.751 ; Rise       ; sys_clk             ;
; sd_cs_n             ; sys_clk             ; 2.491 ; 2.529 ; Rise       ; sys_clk             ;
; sd_mosi             ; sys_clk             ; 2.739 ; 2.844 ; Rise       ; sys_clk             ;
; sdram_addr[*]       ; sys_clk             ; 1.952 ; 1.896 ; Rise       ; sys_clk             ;
;  sdram_addr[0]      ; sys_clk             ; 3.334 ; 3.170 ; Rise       ; sys_clk             ;
;  sdram_addr[1]      ; sys_clk             ; 2.474 ; 2.358 ; Rise       ; sys_clk             ;
;  sdram_addr[2]      ; sys_clk             ; 2.190 ; 2.104 ; Rise       ; sys_clk             ;
;  sdram_addr[3]      ; sys_clk             ; 2.086 ; 2.013 ; Rise       ; sys_clk             ;
;  sdram_addr[4]      ; sys_clk             ; 2.533 ; 2.409 ; Rise       ; sys_clk             ;
;  sdram_addr[5]      ; sys_clk             ; 2.258 ; 2.169 ; Rise       ; sys_clk             ;
;  sdram_addr[6]      ; sys_clk             ; 2.079 ; 2.013 ; Rise       ; sys_clk             ;
;  sdram_addr[7]      ; sys_clk             ; 2.061 ; 1.996 ; Rise       ; sys_clk             ;
;  sdram_addr[8]      ; sys_clk             ; 1.952 ; 1.896 ; Rise       ; sys_clk             ;
;  sdram_addr[9]      ; sys_clk             ; 2.324 ; 2.220 ; Rise       ; sys_clk             ;
;  sdram_addr[10]     ; sys_clk             ; 2.136 ; 2.058 ; Rise       ; sys_clk             ;
;  sdram_addr[11]     ; sys_clk             ; 2.435 ; 2.312 ; Rise       ; sys_clk             ;
;  sdram_addr[12]     ; sys_clk             ; 2.452 ; 2.344 ; Rise       ; sys_clk             ;
; sdram_ba[*]         ; sys_clk             ; 2.253 ; 2.168 ; Rise       ; sys_clk             ;
;  sdram_ba[0]        ; sys_clk             ; 2.253 ; 2.168 ; Rise       ; sys_clk             ;
;  sdram_ba[1]        ; sys_clk             ; 2.307 ; 2.205 ; Rise       ; sys_clk             ;
; sdram_cas_n         ; sys_clk             ; 2.161 ; 2.079 ; Rise       ; sys_clk             ;
; sdram_cke           ; sys_clk             ; 1.806 ; 1.862 ; Rise       ; sys_clk             ;
; sdram_clk           ; sys_clk             ; 0.638 ; 1.048 ; Rise       ; sys_clk             ;
; sdram_cs_n          ; sys_clk             ; 2.466 ; 2.345 ; Rise       ; sys_clk             ;
; sdram_data[*]       ; sys_clk             ; 1.933 ; 2.000 ; Rise       ; sys_clk             ;
;  sdram_data[0]      ; sys_clk             ; 2.294 ; 2.398 ; Rise       ; sys_clk             ;
;  sdram_data[1]      ; sys_clk             ; 2.154 ; 2.247 ; Rise       ; sys_clk             ;
;  sdram_data[2]      ; sys_clk             ; 1.933 ; 2.000 ; Rise       ; sys_clk             ;
;  sdram_data[3]      ; sys_clk             ; 2.008 ; 2.087 ; Rise       ; sys_clk             ;
;  sdram_data[4]      ; sys_clk             ; 2.133 ; 2.231 ; Rise       ; sys_clk             ;
;  sdram_data[5]      ; sys_clk             ; 2.268 ; 2.371 ; Rise       ; sys_clk             ;
;  sdram_data[6]      ; sys_clk             ; 1.977 ; 2.054 ; Rise       ; sys_clk             ;
;  sdram_data[7]      ; sys_clk             ; 1.995 ; 2.077 ; Rise       ; sys_clk             ;
;  sdram_data[8]      ; sys_clk             ; 2.149 ; 2.251 ; Rise       ; sys_clk             ;
;  sdram_data[9]      ; sys_clk             ; 2.082 ; 2.183 ; Rise       ; sys_clk             ;
;  sdram_data[10]     ; sys_clk             ; 2.238 ; 2.337 ; Rise       ; sys_clk             ;
;  sdram_data[11]     ; sys_clk             ; 2.122 ; 2.217 ; Rise       ; sys_clk             ;
;  sdram_data[12]     ; sys_clk             ; 2.268 ; 2.379 ; Rise       ; sys_clk             ;
;  sdram_data[13]     ; sys_clk             ; 2.054 ; 2.132 ; Rise       ; sys_clk             ;
;  sdram_data[14]     ; sys_clk             ; 2.316 ; 2.422 ; Rise       ; sys_clk             ;
;  sdram_data[15]     ; sys_clk             ; 2.229 ; 2.324 ; Rise       ; sys_clk             ;
; sdram_ras_n         ; sys_clk             ; 2.164 ; 2.079 ; Rise       ; sys_clk             ;
; sdram_we_n          ; sys_clk             ; 1.981 ; 1.919 ; Rise       ; sys_clk             ;
; tmds_clk_n          ; sys_clk             ; 2.036 ; 2.080 ; Rise       ; sys_clk             ;
; tmds_clk_p          ; sys_clk             ; 2.036 ; 2.080 ; Rise       ; sys_clk             ;
; tmds_data_n[*]      ; sys_clk             ; 2.016 ; 2.060 ; Rise       ; sys_clk             ;
;  tmds_data_n[0]     ; sys_clk             ; 2.035 ; 2.079 ; Rise       ; sys_clk             ;
;  tmds_data_n[1]     ; sys_clk             ; 2.016 ; 2.060 ; Rise       ; sys_clk             ;
;  tmds_data_n[2]     ; sys_clk             ; 2.016 ; 2.060 ; Rise       ; sys_clk             ;
; tmds_data_p[*]      ; sys_clk             ; 2.006 ; 2.050 ; Rise       ; sys_clk             ;
;  tmds_data_p[0]     ; sys_clk             ; 2.035 ; 2.079 ; Rise       ; sys_clk             ;
;  tmds_data_p[1]     ; sys_clk             ; 2.016 ; 2.060 ; Rise       ; sys_clk             ;
;  tmds_data_p[2]     ; sys_clk             ; 2.006 ; 2.050 ; Rise       ; sys_clk             ;
; sd_clk              ; sys_clk             ; 1.278 ; 1.751 ; Fall       ; sys_clk             ;
; sdram_clk           ; sys_clk             ; 0.638 ; 1.048 ; Fall       ; sys_clk             ;
; tmds_clk_n          ; sys_clk             ; 2.036 ; 2.080 ; Fall       ; sys_clk             ;
; tmds_clk_p          ; sys_clk             ; 2.036 ; 2.080 ; Fall       ; sys_clk             ;
; tmds_data_n[*]      ; sys_clk             ; 2.016 ; 2.060 ; Fall       ; sys_clk             ;
;  tmds_data_n[0]     ; sys_clk             ; 2.035 ; 2.079 ; Fall       ; sys_clk             ;
;  tmds_data_n[1]     ; sys_clk             ; 2.016 ; 2.060 ; Fall       ; sys_clk             ;
;  tmds_data_n[2]     ; sys_clk             ; 2.016 ; 2.060 ; Fall       ; sys_clk             ;
; tmds_data_p[*]      ; sys_clk             ; 2.006 ; 2.050 ; Fall       ; sys_clk             ;
;  tmds_data_p[0]     ; sys_clk             ; 2.035 ; 2.079 ; Fall       ; sys_clk             ;
;  tmds_data_p[1]     ; sys_clk             ; 2.016 ; 2.060 ; Fall       ; sys_clk             ;
;  tmds_data_p[2]     ; sys_clk             ; 2.006 ; 2.050 ; Fall       ; sys_clk             ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; cam0_rst_n  ; 5.160 ;    ;    ; 5.136 ;
; sys_rst_n  ; cam1_rst_n  ; 5.056 ;    ;    ; 5.052 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; cam0_rst_n  ; 4.991 ;    ;    ; 4.983 ;
; sys_rst_n  ; cam1_rst_n  ; 4.888 ;    ;    ; 4.900 ;
+------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------------+
; Output Enable Times                                                         ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; sdram_data[*]   ; sys_clk    ; 2.532 ; 2.518 ; Rise       ; sys_clk         ;
;  sdram_data[0]  ; sys_clk    ; 2.733 ; 2.719 ; Rise       ; sys_clk         ;
;  sdram_data[1]  ; sys_clk    ; 2.532 ; 2.518 ; Rise       ; sys_clk         ;
;  sdram_data[2]  ; sys_clk    ; 2.736 ; 2.722 ; Rise       ; sys_clk         ;
;  sdram_data[3]  ; sys_clk    ; 2.940 ; 2.926 ; Rise       ; sys_clk         ;
;  sdram_data[4]  ; sys_clk    ; 2.940 ; 2.926 ; Rise       ; sys_clk         ;
;  sdram_data[5]  ; sys_clk    ; 2.552 ; 2.538 ; Rise       ; sys_clk         ;
;  sdram_data[6]  ; sys_clk    ; 2.797 ; 2.783 ; Rise       ; sys_clk         ;
;  sdram_data[7]  ; sys_clk    ; 2.797 ; 2.783 ; Rise       ; sys_clk         ;
;  sdram_data[8]  ; sys_clk    ; 2.797 ; 2.783 ; Rise       ; sys_clk         ;
;  sdram_data[9]  ; sys_clk    ; 2.797 ; 2.783 ; Rise       ; sys_clk         ;
;  sdram_data[10] ; sys_clk    ; 2.552 ; 2.538 ; Rise       ; sys_clk         ;
;  sdram_data[11] ; sys_clk    ; 2.940 ; 2.926 ; Rise       ; sys_clk         ;
;  sdram_data[12] ; sys_clk    ; 2.736 ; 2.722 ; Rise       ; sys_clk         ;
;  sdram_data[13] ; sys_clk    ; 2.745 ; 2.731 ; Rise       ; sys_clk         ;
;  sdram_data[14] ; sys_clk    ; 2.733 ; 2.719 ; Rise       ; sys_clk         ;
;  sdram_data[15] ; sys_clk    ; 2.734 ; 2.720 ; Rise       ; sys_clk         ;
+-----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; sdram_data[*]   ; sys_clk    ; 2.251 ; 2.237 ; Rise       ; sys_clk         ;
;  sdram_data[0]  ; sys_clk    ; 2.444 ; 2.430 ; Rise       ; sys_clk         ;
;  sdram_data[1]  ; sys_clk    ; 2.251 ; 2.237 ; Rise       ; sys_clk         ;
;  sdram_data[2]  ; sys_clk    ; 2.447 ; 2.433 ; Rise       ; sys_clk         ;
;  sdram_data[3]  ; sys_clk    ; 2.643 ; 2.629 ; Rise       ; sys_clk         ;
;  sdram_data[4]  ; sys_clk    ; 2.643 ; 2.629 ; Rise       ; sys_clk         ;
;  sdram_data[5]  ; sys_clk    ; 2.271 ; 2.257 ; Rise       ; sys_clk         ;
;  sdram_data[6]  ; sys_clk    ; 2.505 ; 2.491 ; Rise       ; sys_clk         ;
;  sdram_data[7]  ; sys_clk    ; 2.505 ; 2.491 ; Rise       ; sys_clk         ;
;  sdram_data[8]  ; sys_clk    ; 2.505 ; 2.491 ; Rise       ; sys_clk         ;
;  sdram_data[9]  ; sys_clk    ; 2.505 ; 2.491 ; Rise       ; sys_clk         ;
;  sdram_data[10] ; sys_clk    ; 2.271 ; 2.257 ; Rise       ; sys_clk         ;
;  sdram_data[11] ; sys_clk    ; 2.643 ; 2.629 ; Rise       ; sys_clk         ;
;  sdram_data[12] ; sys_clk    ; 2.447 ; 2.433 ; Rise       ; sys_clk         ;
;  sdram_data[13] ; sys_clk    ; 2.455 ; 2.441 ; Rise       ; sys_clk         ;
;  sdram_data[14] ; sys_clk    ; 2.444 ; 2.430 ; Rise       ; sys_clk         ;
;  sdram_data[15] ; sys_clk    ; 2.445 ; 2.431 ; Rise       ; sys_clk         ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Output Disable Times                                                                ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; sdram_data[*]   ; sys_clk    ; 2.637     ; 2.651     ; Rise       ; sys_clk         ;
;  sdram_data[0]  ; sys_clk    ; 2.871     ; 2.885     ; Rise       ; sys_clk         ;
;  sdram_data[1]  ; sys_clk    ; 2.637     ; 2.651     ; Rise       ; sys_clk         ;
;  sdram_data[2]  ; sys_clk    ; 2.877     ; 2.891     ; Rise       ; sys_clk         ;
;  sdram_data[3]  ; sys_clk    ; 3.094     ; 3.108     ; Rise       ; sys_clk         ;
;  sdram_data[4]  ; sys_clk    ; 3.094     ; 3.108     ; Rise       ; sys_clk         ;
;  sdram_data[5]  ; sys_clk    ; 2.667     ; 2.681     ; Rise       ; sys_clk         ;
;  sdram_data[6]  ; sys_clk    ; 2.936     ; 2.950     ; Rise       ; sys_clk         ;
;  sdram_data[7]  ; sys_clk    ; 2.936     ; 2.950     ; Rise       ; sys_clk         ;
;  sdram_data[8]  ; sys_clk    ; 2.936     ; 2.950     ; Rise       ; sys_clk         ;
;  sdram_data[9]  ; sys_clk    ; 2.936     ; 2.950     ; Rise       ; sys_clk         ;
;  sdram_data[10] ; sys_clk    ; 2.667     ; 2.681     ; Rise       ; sys_clk         ;
;  sdram_data[11] ; sys_clk    ; 3.094     ; 3.108     ; Rise       ; sys_clk         ;
;  sdram_data[12] ; sys_clk    ; 2.877     ; 2.891     ; Rise       ; sys_clk         ;
;  sdram_data[13] ; sys_clk    ; 2.886     ; 2.900     ; Rise       ; sys_clk         ;
;  sdram_data[14] ; sys_clk    ; 2.871     ; 2.885     ; Rise       ; sys_clk         ;
;  sdram_data[15] ; sys_clk    ; 2.871     ; 2.885     ; Rise       ; sys_clk         ;
+-----------------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                        ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; sdram_data[*]   ; sys_clk    ; 2.351     ; 2.365     ; Rise       ; sys_clk         ;
;  sdram_data[0]  ; sys_clk    ; 2.576     ; 2.590     ; Rise       ; sys_clk         ;
;  sdram_data[1]  ; sys_clk    ; 2.351     ; 2.365     ; Rise       ; sys_clk         ;
;  sdram_data[2]  ; sys_clk    ; 2.582     ; 2.596     ; Rise       ; sys_clk         ;
;  sdram_data[3]  ; sys_clk    ; 2.790     ; 2.804     ; Rise       ; sys_clk         ;
;  sdram_data[4]  ; sys_clk    ; 2.790     ; 2.804     ; Rise       ; sys_clk         ;
;  sdram_data[5]  ; sys_clk    ; 2.380     ; 2.394     ; Rise       ; sys_clk         ;
;  sdram_data[6]  ; sys_clk    ; 2.638     ; 2.652     ; Rise       ; sys_clk         ;
;  sdram_data[7]  ; sys_clk    ; 2.638     ; 2.652     ; Rise       ; sys_clk         ;
;  sdram_data[8]  ; sys_clk    ; 2.638     ; 2.652     ; Rise       ; sys_clk         ;
;  sdram_data[9]  ; sys_clk    ; 2.638     ; 2.652     ; Rise       ; sys_clk         ;
;  sdram_data[10] ; sys_clk    ; 2.380     ; 2.394     ; Rise       ; sys_clk         ;
;  sdram_data[11] ; sys_clk    ; 2.790     ; 2.804     ; Rise       ; sys_clk         ;
;  sdram_data[12] ; sys_clk    ; 2.582     ; 2.596     ; Rise       ; sys_clk         ;
;  sdram_data[13] ; sys_clk    ; 2.591     ; 2.605     ; Rise       ; sys_clk         ;
;  sdram_data[14] ; sys_clk    ; 2.576     ; 2.590     ; Rise       ; sys_clk         ;
;  sdram_data[15] ; sys_clk    ; 2.576     ; 2.590     ; Rise       ; sys_clk         ;
+-----------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 22
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 37.129 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                        ;
+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node ; Synchronization Node                                                                                                                       ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[4]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[4]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[9]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[7]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[2]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[10] ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[7]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[5]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[10] ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[8]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[5]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[6]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[2]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[8]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[9]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[6]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[3]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[0]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[3]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[0]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[1]  ; Greater than 1 Billion ; Yes                     ;
;             ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[1]  ; Greater than 1 Billion ; Yes                     ;
+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 37.129                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 19.398       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 17.731       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 37.150                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 19.333       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 17.817       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 37.162                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 19.204       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 17.958       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 37.203                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 19.400       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 17.803       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 37.247                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 19.255       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 17.992       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                            ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                ; 37.286                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                   ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[10] ;                        ;              ;                  ; 19.335       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[10] ;                        ;              ;                  ; 17.951       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 37.288                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 19.324       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 17.964       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 37.289                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 19.400       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 17.889       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                            ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[10] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                ; 37.327                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                       ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                   ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[10] ;                        ;              ;                  ; 19.258       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[10] ;                        ;              ;                  ; 18.069       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 37.336                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 19.398       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 17.938       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 37.398                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 19.526       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 17.872       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 37.447                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 19.400       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 18.047       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 37.449                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.592       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 17.857       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 37.477                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 19.596       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 17.881       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 37.553                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 19.525       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 18.028       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 37.715                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 19.598       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 18.117       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 37.716                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 19.245       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 18.471       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 37.974                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 19.531       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 18.443       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 38.027                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 19.596       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 18.431       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 38.045                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 19.598       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 18.447       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 38.047                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 19.524       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 18.523       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                               ; 38.173                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                  ;                        ;              ;                  ;              ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 19.529       ;
;  sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 18.644       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 4.137  ; 0.056 ; 15.389   ; 0.504   ; 9.327               ;
;  altera_reserved_tck ; 41.224 ; 0.186 ; 47.692   ; 0.655   ; 49.482              ;
;  cam0_pclk           ; 12.208 ; 0.146 ; 15.389   ; 0.902   ; 9.372               ;
;  cam1_pclk           ; 11.877 ; 0.056 ; 16.676   ; 0.734   ; 9.327               ;
;  sys_clk             ; 4.137  ; 0.126 ; 16.744   ; 0.504   ; 9.327               ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  cam0_pclk           ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  cam1_pclk           ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  sys_clk             ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.129  ; 2.541  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.227  ; 6.304  ; Rise       ; altera_reserved_tck ;
; cam0_data[*]        ; cam0_pclk           ; 4.198  ; 4.270  ; Rise       ; cam0_pclk           ;
;  cam0_data[0]       ; cam0_pclk           ; 3.666  ; 3.760  ; Rise       ; cam0_pclk           ;
;  cam0_data[1]       ; cam0_pclk           ; 4.000  ; 4.071  ; Rise       ; cam0_pclk           ;
;  cam0_data[2]       ; cam0_pclk           ; 3.593  ; 3.810  ; Rise       ; cam0_pclk           ;
;  cam0_data[3]       ; cam0_pclk           ; 3.670  ; 3.888  ; Rise       ; cam0_pclk           ;
;  cam0_data[4]       ; cam0_pclk           ; 4.198  ; 4.270  ; Rise       ; cam0_pclk           ;
;  cam0_data[5]       ; cam0_pclk           ; 3.525  ; 3.831  ; Rise       ; cam0_pclk           ;
;  cam0_data[6]       ; cam0_pclk           ; 3.681  ; 3.799  ; Rise       ; cam0_pclk           ;
;  cam0_data[7]       ; cam0_pclk           ; 3.093  ; 3.366  ; Rise       ; cam0_pclk           ;
; cam0_href           ; cam0_pclk           ; 4.159  ; 4.350  ; Rise       ; cam0_pclk           ;
; cam0_vsync          ; cam0_pclk           ; 3.294  ; 3.612  ; Rise       ; cam0_pclk           ;
; cam1_data[*]        ; cam1_pclk           ; 4.165  ; 4.208  ; Rise       ; cam1_pclk           ;
;  cam1_data[0]       ; cam1_pclk           ; 2.352  ; 2.547  ; Rise       ; cam1_pclk           ;
;  cam1_data[1]       ; cam1_pclk           ; 3.501  ; 3.572  ; Rise       ; cam1_pclk           ;
;  cam1_data[2]       ; cam1_pclk           ; 3.689  ; 3.773  ; Rise       ; cam1_pclk           ;
;  cam1_data[3]       ; cam1_pclk           ; 3.202  ; 3.309  ; Rise       ; cam1_pclk           ;
;  cam1_data[4]       ; cam1_pclk           ; 3.581  ; 3.602  ; Rise       ; cam1_pclk           ;
;  cam1_data[5]       ; cam1_pclk           ; 3.163  ; 3.301  ; Rise       ; cam1_pclk           ;
;  cam1_data[6]       ; cam1_pclk           ; 4.165  ; 4.208  ; Rise       ; cam1_pclk           ;
;  cam1_data[7]       ; cam1_pclk           ; 3.853  ; 4.026  ; Rise       ; cam1_pclk           ;
; cam1_href           ; cam1_pclk           ; 4.510  ; 4.656  ; Rise       ; cam1_pclk           ;
; cam1_vsync          ; cam1_pclk           ; 2.250  ; 2.475  ; Rise       ; cam1_pclk           ;
; key0                ; sys_clk             ; 1.516  ; 1.555  ; Rise       ; sys_clk             ;
; key1                ; sys_clk             ; 1.432  ; 1.457  ; Rise       ; sys_clk             ;
; sd_miso             ; sys_clk             ; 7.110  ; 7.277  ; Rise       ; sys_clk             ;
; sdram_data[*]       ; sys_clk             ; 5.708  ; 5.993  ; Rise       ; sys_clk             ;
;  sdram_data[0]      ; sys_clk             ; 5.309  ; 5.589  ; Rise       ; sys_clk             ;
;  sdram_data[1]      ; sys_clk             ; 5.154  ; 5.401  ; Rise       ; sys_clk             ;
;  sdram_data[2]      ; sys_clk             ; 5.628  ; 5.869  ; Rise       ; sys_clk             ;
;  sdram_data[3]      ; sys_clk             ; 5.382  ; 5.660  ; Rise       ; sys_clk             ;
;  sdram_data[4]      ; sys_clk             ; 5.708  ; 5.993  ; Rise       ; sys_clk             ;
;  sdram_data[5]      ; sys_clk             ; 5.558  ; 5.795  ; Rise       ; sys_clk             ;
;  sdram_data[6]      ; sys_clk             ; 5.183  ; 5.449  ; Rise       ; sys_clk             ;
;  sdram_data[7]      ; sys_clk             ; 5.258  ; 5.541  ; Rise       ; sys_clk             ;
;  sdram_data[8]      ; sys_clk             ; 5.562  ; 5.760  ; Rise       ; sys_clk             ;
;  sdram_data[9]      ; sys_clk             ; 5.349  ; 5.641  ; Rise       ; sys_clk             ;
;  sdram_data[10]     ; sys_clk             ; 4.825  ; 5.066  ; Rise       ; sys_clk             ;
;  sdram_data[11]     ; sys_clk             ; 5.359  ; 5.642  ; Rise       ; sys_clk             ;
;  sdram_data[12]     ; sys_clk             ; 5.458  ; 5.773  ; Rise       ; sys_clk             ;
;  sdram_data[13]     ; sys_clk             ; 5.061  ; 5.350  ; Rise       ; sys_clk             ;
;  sdram_data[14]     ; sys_clk             ; 5.370  ; 5.676  ; Rise       ; sys_clk             ;
;  sdram_data[15]     ; sys_clk             ; 5.380  ; 5.669  ; Rise       ; sys_clk             ;
; sys_rst_n           ; sys_clk             ; 12.251 ; 12.546 ; Rise       ; sys_clk             ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.315  ; 1.203  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.211 ; -0.479 ; Rise       ; altera_reserved_tck ;
; cam0_data[*]        ; cam0_pclk           ; -1.167 ; -1.788 ; Rise       ; cam0_pclk           ;
;  cam0_data[0]       ; cam0_pclk           ; -1.349 ; -1.979 ; Rise       ; cam0_pclk           ;
;  cam0_data[1]       ; cam0_pclk           ; -1.488 ; -2.136 ; Rise       ; cam0_pclk           ;
;  cam0_data[2]       ; cam0_pclk           ; -1.242 ; -1.874 ; Rise       ; cam0_pclk           ;
;  cam0_data[3]       ; cam0_pclk           ; -1.376 ; -2.014 ; Rise       ; cam0_pclk           ;
;  cam0_data[4]       ; cam0_pclk           ; -1.566 ; -2.218 ; Rise       ; cam0_pclk           ;
;  cam0_data[5]       ; cam0_pclk           ; -1.370 ; -2.044 ; Rise       ; cam0_pclk           ;
;  cam0_data[6]       ; cam0_pclk           ; -1.378 ; -2.012 ; Rise       ; cam0_pclk           ;
;  cam0_data[7]       ; cam0_pclk           ; -1.167 ; -1.788 ; Rise       ; cam0_pclk           ;
; cam0_href           ; cam0_pclk           ; -0.939 ; -1.562 ; Rise       ; cam0_pclk           ;
; cam0_vsync          ; cam0_pclk           ; -1.301 ; -1.986 ; Rise       ; cam0_pclk           ;
; cam1_data[*]        ; cam1_pclk           ; -0.893 ; -1.486 ; Rise       ; cam1_pclk           ;
;  cam1_data[0]       ; cam1_pclk           ; -0.893 ; -1.486 ; Rise       ; cam1_pclk           ;
;  cam1_data[1]       ; cam1_pclk           ; -1.361 ; -1.975 ; Rise       ; cam1_pclk           ;
;  cam1_data[2]       ; cam1_pclk           ; -1.236 ; -1.846 ; Rise       ; cam1_pclk           ;
;  cam1_data[3]       ; cam1_pclk           ; -1.230 ; -1.833 ; Rise       ; cam1_pclk           ;
;  cam1_data[4]       ; cam1_pclk           ; -1.212 ; -1.809 ; Rise       ; cam1_pclk           ;
;  cam1_data[5]       ; cam1_pclk           ; -1.017 ; -1.607 ; Rise       ; cam1_pclk           ;
;  cam1_data[6]       ; cam1_pclk           ; -1.524 ; -2.179 ; Rise       ; cam1_pclk           ;
;  cam1_data[7]       ; cam1_pclk           ; -1.205 ; -1.846 ; Rise       ; cam1_pclk           ;
; cam1_href           ; cam1_pclk           ; -0.872 ; -1.440 ; Rise       ; cam1_pclk           ;
; cam1_vsync          ; cam1_pclk           ; -0.896 ; -1.452 ; Rise       ; cam1_pclk           ;
; key0                ; sys_clk             ; 0.289  ; 0.170  ; Rise       ; sys_clk             ;
; key1                ; sys_clk             ; 0.267  ; 0.142  ; Rise       ; sys_clk             ;
; sd_miso             ; sys_clk             ; -2.172 ; -2.779 ; Rise       ; sys_clk             ;
; sdram_data[*]       ; sys_clk             ; -1.984 ; -2.589 ; Rise       ; sys_clk             ;
;  sdram_data[0]      ; sys_clk             ; -2.176 ; -2.800 ; Rise       ; sys_clk             ;
;  sdram_data[1]      ; sys_clk             ; -2.094 ; -2.706 ; Rise       ; sys_clk             ;
;  sdram_data[2]      ; sys_clk             ; -2.293 ; -2.935 ; Rise       ; sys_clk             ;
;  sdram_data[3]      ; sys_clk             ; -2.202 ; -2.835 ; Rise       ; sys_clk             ;
;  sdram_data[4]      ; sys_clk             ; -2.356 ; -3.005 ; Rise       ; sys_clk             ;
;  sdram_data[5]      ; sys_clk             ; -2.264 ; -2.889 ; Rise       ; sys_clk             ;
;  sdram_data[6]      ; sys_clk             ; -2.120 ; -2.722 ; Rise       ; sys_clk             ;
;  sdram_data[7]      ; sys_clk             ; -2.150 ; -2.769 ; Rise       ; sys_clk             ;
;  sdram_data[8]      ; sys_clk             ; -2.247 ; -2.875 ; Rise       ; sys_clk             ;
;  sdram_data[9]      ; sys_clk             ; -2.208 ; -2.829 ; Rise       ; sys_clk             ;
;  sdram_data[10]     ; sys_clk             ; -1.984 ; -2.589 ; Rise       ; sys_clk             ;
;  sdram_data[11]     ; sys_clk             ; -2.209 ; -2.838 ; Rise       ; sys_clk             ;
;  sdram_data[12]     ; sys_clk             ; -2.267 ; -2.909 ; Rise       ; sys_clk             ;
;  sdram_data[13]     ; sys_clk             ; -2.090 ; -2.719 ; Rise       ; sys_clk             ;
;  sdram_data[14]     ; sys_clk             ; -2.223 ; -2.855 ; Rise       ; sys_clk             ;
;  sdram_data[15]     ; sys_clk             ; -2.225 ; -2.857 ; Rise       ; sys_clk             ;
; sys_rst_n           ; sys_clk             ; -3.341 ; -3.324 ; Rise       ; sys_clk             ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.388 ; 14.124 ; Fall       ; altera_reserved_tck ;
; sd_clk              ; sys_clk             ; 3.201  ; 3.226  ; Rise       ; sys_clk             ;
; sd_cs_n             ; sys_clk             ; 6.666  ; 6.393  ; Rise       ; sys_clk             ;
; sd_mosi             ; sys_clk             ; 8.994  ; 8.767  ; Rise       ; sys_clk             ;
; sdram_addr[*]       ; sys_clk             ; 7.045  ; 7.090  ; Rise       ; sys_clk             ;
;  sdram_addr[0]      ; sys_clk             ; 7.045  ; 7.090  ; Rise       ; sys_clk             ;
;  sdram_addr[1]      ; sys_clk             ; 5.747  ; 5.941  ; Rise       ; sys_clk             ;
;  sdram_addr[2]      ; sys_clk             ; 5.172  ; 5.316  ; Rise       ; sys_clk             ;
;  sdram_addr[3]      ; sys_clk             ; 5.023  ; 5.155  ; Rise       ; sys_clk             ;
;  sdram_addr[4]      ; sys_clk             ; 5.855  ; 6.039  ; Rise       ; sys_clk             ;
;  sdram_addr[5]      ; sys_clk             ; 5.328  ; 5.500  ; Rise       ; sys_clk             ;
;  sdram_addr[6]      ; sys_clk             ; 4.972  ; 5.134  ; Rise       ; sys_clk             ;
;  sdram_addr[7]      ; sys_clk             ; 4.958  ; 5.127  ; Rise       ; sys_clk             ;
;  sdram_addr[8]      ; sys_clk             ; 4.721  ; 4.842  ; Rise       ; sys_clk             ;
;  sdram_addr[9]      ; sys_clk             ; 5.475  ; 5.604  ; Rise       ; sys_clk             ;
;  sdram_addr[10]     ; sys_clk             ; 5.080  ; 5.205  ; Rise       ; sys_clk             ;
;  sdram_addr[11]     ; sys_clk             ; 5.662  ; 5.785  ; Rise       ; sys_clk             ;
;  sdram_addr[12]     ; sys_clk             ; 5.717  ; 5.916  ; Rise       ; sys_clk             ;
; sdram_ba[*]         ; sys_clk             ; 5.413  ; 5.574  ; Rise       ; sys_clk             ;
;  sdram_ba[0]        ; sys_clk             ; 5.340  ; 5.544  ; Rise       ; sys_clk             ;
;  sdram_ba[1]        ; sys_clk             ; 5.413  ; 5.574  ; Rise       ; sys_clk             ;
; sdram_cas_n         ; sys_clk             ; 5.117  ; 5.276  ; Rise       ; sys_clk             ;
; sdram_cke           ; sys_clk             ; 4.586  ; 4.514  ; Rise       ; sys_clk             ;
; sdram_clk           ; sys_clk             ; 1.780  ; 1.827  ; Rise       ; sys_clk             ;
; sdram_cs_n          ; sys_clk             ; 5.713  ; 5.825  ; Rise       ; sys_clk             ;
; sdram_data[*]       ; sys_clk             ; 5.852  ; 5.681  ; Rise       ; sys_clk             ;
;  sdram_data[0]      ; sys_clk             ; 5.836  ; 5.633  ; Rise       ; sys_clk             ;
;  sdram_data[1]      ; sys_clk             ; 5.438  ; 5.311  ; Rise       ; sys_clk             ;
;  sdram_data[2]      ; sys_clk             ; 4.916  ; 4.813  ; Rise       ; sys_clk             ;
;  sdram_data[3]      ; sys_clk             ; 5.050  ; 4.955  ; Rise       ; sys_clk             ;
;  sdram_data[4]      ; sys_clk             ; 5.382  ; 5.250  ; Rise       ; sys_clk             ;
;  sdram_data[5]      ; sys_clk             ; 5.674  ; 5.518  ; Rise       ; sys_clk             ;
;  sdram_data[6]      ; sys_clk             ; 4.997  ; 4.903  ; Rise       ; sys_clk             ;
;  sdram_data[7]      ; sys_clk             ; 5.042  ; 4.961  ; Rise       ; sys_clk             ;
;  sdram_data[8]      ; sys_clk             ; 5.416  ; 5.314  ; Rise       ; sys_clk             ;
;  sdram_data[9]      ; sys_clk             ; 5.178  ; 5.135  ; Rise       ; sys_clk             ;
;  sdram_data[10]     ; sys_clk             ; 5.627  ; 5.463  ; Rise       ; sys_clk             ;
;  sdram_data[11]     ; sys_clk             ; 5.341  ; 5.228  ; Rise       ; sys_clk             ;
;  sdram_data[12]     ; sys_clk             ; 5.732  ; 5.559  ; Rise       ; sys_clk             ;
;  sdram_data[13]     ; sys_clk             ; 5.221  ; 5.076  ; Rise       ; sys_clk             ;
;  sdram_data[14]     ; sys_clk             ; 5.852  ; 5.681  ; Rise       ; sys_clk             ;
;  sdram_data[15]     ; sys_clk             ; 5.625  ; 5.427  ; Rise       ; sys_clk             ;
; sdram_ras_n         ; sys_clk             ; 5.131  ; 5.280  ; Rise       ; sys_clk             ;
; sdram_we_n          ; sys_clk             ; 4.770  ; 4.880  ; Rise       ; sys_clk             ;
; tmds_clk_n          ; sys_clk             ; 4.551  ; 4.540  ; Rise       ; sys_clk             ;
; tmds_clk_p          ; sys_clk             ; 4.551  ; 4.540  ; Rise       ; sys_clk             ;
; tmds_data_n[*]      ; sys_clk             ; 4.550  ; 4.539  ; Rise       ; sys_clk             ;
;  tmds_data_n[0]     ; sys_clk             ; 4.550  ; 4.539  ; Rise       ; sys_clk             ;
;  tmds_data_n[1]     ; sys_clk             ; 4.531  ; 4.520  ; Rise       ; sys_clk             ;
;  tmds_data_n[2]     ; sys_clk             ; 4.532  ; 4.521  ; Rise       ; sys_clk             ;
; tmds_data_p[*]      ; sys_clk             ; 4.550  ; 4.539  ; Rise       ; sys_clk             ;
;  tmds_data_p[0]     ; sys_clk             ; 4.550  ; 4.539  ; Rise       ; sys_clk             ;
;  tmds_data_p[1]     ; sys_clk             ; 4.531  ; 4.520  ; Rise       ; sys_clk             ;
;  tmds_data_p[2]     ; sys_clk             ; 4.522  ; 4.511  ; Rise       ; sys_clk             ;
; sd_clk              ; sys_clk             ; 3.201  ; 3.226  ; Fall       ; sys_clk             ;
; sdram_clk           ; sys_clk             ; 1.780  ; 1.827  ; Fall       ; sys_clk             ;
; tmds_clk_n          ; sys_clk             ; 4.551  ; 4.540  ; Fall       ; sys_clk             ;
; tmds_clk_p          ; sys_clk             ; 4.551  ; 4.540  ; Fall       ; sys_clk             ;
; tmds_data_n[*]      ; sys_clk             ; 4.550  ; 4.539  ; Fall       ; sys_clk             ;
;  tmds_data_n[0]     ; sys_clk             ; 4.550  ; 4.539  ; Fall       ; sys_clk             ;
;  tmds_data_n[1]     ; sys_clk             ; 4.531  ; 4.520  ; Fall       ; sys_clk             ;
;  tmds_data_n[2]     ; sys_clk             ; 4.532  ; 4.521  ; Fall       ; sys_clk             ;
; tmds_data_p[*]      ; sys_clk             ; 4.550  ; 4.539  ; Fall       ; sys_clk             ;
;  tmds_data_p[0]     ; sys_clk             ; 4.550  ; 4.539  ; Fall       ; sys_clk             ;
;  tmds_data_p[1]     ; sys_clk             ; 4.531  ; 4.520  ; Fall       ; sys_clk             ;
;  tmds_data_p[2]     ; sys_clk             ; 4.522  ; 4.511  ; Fall       ; sys_clk             ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.375 ; 5.798 ; Fall       ; altera_reserved_tck ;
; sd_clk              ; sys_clk             ; 1.278 ; 1.751 ; Rise       ; sys_clk             ;
; sd_cs_n             ; sys_clk             ; 2.491 ; 2.529 ; Rise       ; sys_clk             ;
; sd_mosi             ; sys_clk             ; 2.739 ; 2.844 ; Rise       ; sys_clk             ;
; sdram_addr[*]       ; sys_clk             ; 1.952 ; 1.896 ; Rise       ; sys_clk             ;
;  sdram_addr[0]      ; sys_clk             ; 3.334 ; 3.170 ; Rise       ; sys_clk             ;
;  sdram_addr[1]      ; sys_clk             ; 2.474 ; 2.358 ; Rise       ; sys_clk             ;
;  sdram_addr[2]      ; sys_clk             ; 2.190 ; 2.104 ; Rise       ; sys_clk             ;
;  sdram_addr[3]      ; sys_clk             ; 2.086 ; 2.013 ; Rise       ; sys_clk             ;
;  sdram_addr[4]      ; sys_clk             ; 2.533 ; 2.409 ; Rise       ; sys_clk             ;
;  sdram_addr[5]      ; sys_clk             ; 2.258 ; 2.169 ; Rise       ; sys_clk             ;
;  sdram_addr[6]      ; sys_clk             ; 2.079 ; 2.013 ; Rise       ; sys_clk             ;
;  sdram_addr[7]      ; sys_clk             ; 2.061 ; 1.996 ; Rise       ; sys_clk             ;
;  sdram_addr[8]      ; sys_clk             ; 1.952 ; 1.896 ; Rise       ; sys_clk             ;
;  sdram_addr[9]      ; sys_clk             ; 2.324 ; 2.220 ; Rise       ; sys_clk             ;
;  sdram_addr[10]     ; sys_clk             ; 2.136 ; 2.058 ; Rise       ; sys_clk             ;
;  sdram_addr[11]     ; sys_clk             ; 2.435 ; 2.312 ; Rise       ; sys_clk             ;
;  sdram_addr[12]     ; sys_clk             ; 2.452 ; 2.344 ; Rise       ; sys_clk             ;
; sdram_ba[*]         ; sys_clk             ; 2.253 ; 2.168 ; Rise       ; sys_clk             ;
;  sdram_ba[0]        ; sys_clk             ; 2.253 ; 2.168 ; Rise       ; sys_clk             ;
;  sdram_ba[1]        ; sys_clk             ; 2.307 ; 2.205 ; Rise       ; sys_clk             ;
; sdram_cas_n         ; sys_clk             ; 2.161 ; 2.079 ; Rise       ; sys_clk             ;
; sdram_cke           ; sys_clk             ; 1.806 ; 1.862 ; Rise       ; sys_clk             ;
; sdram_clk           ; sys_clk             ; 0.638 ; 1.048 ; Rise       ; sys_clk             ;
; sdram_cs_n          ; sys_clk             ; 2.466 ; 2.345 ; Rise       ; sys_clk             ;
; sdram_data[*]       ; sys_clk             ; 1.933 ; 2.000 ; Rise       ; sys_clk             ;
;  sdram_data[0]      ; sys_clk             ; 2.294 ; 2.398 ; Rise       ; sys_clk             ;
;  sdram_data[1]      ; sys_clk             ; 2.154 ; 2.247 ; Rise       ; sys_clk             ;
;  sdram_data[2]      ; sys_clk             ; 1.933 ; 2.000 ; Rise       ; sys_clk             ;
;  sdram_data[3]      ; sys_clk             ; 2.008 ; 2.087 ; Rise       ; sys_clk             ;
;  sdram_data[4]      ; sys_clk             ; 2.133 ; 2.231 ; Rise       ; sys_clk             ;
;  sdram_data[5]      ; sys_clk             ; 2.268 ; 2.371 ; Rise       ; sys_clk             ;
;  sdram_data[6]      ; sys_clk             ; 1.977 ; 2.054 ; Rise       ; sys_clk             ;
;  sdram_data[7]      ; sys_clk             ; 1.995 ; 2.077 ; Rise       ; sys_clk             ;
;  sdram_data[8]      ; sys_clk             ; 2.149 ; 2.251 ; Rise       ; sys_clk             ;
;  sdram_data[9]      ; sys_clk             ; 2.082 ; 2.183 ; Rise       ; sys_clk             ;
;  sdram_data[10]     ; sys_clk             ; 2.238 ; 2.337 ; Rise       ; sys_clk             ;
;  sdram_data[11]     ; sys_clk             ; 2.122 ; 2.217 ; Rise       ; sys_clk             ;
;  sdram_data[12]     ; sys_clk             ; 2.268 ; 2.379 ; Rise       ; sys_clk             ;
;  sdram_data[13]     ; sys_clk             ; 2.054 ; 2.132 ; Rise       ; sys_clk             ;
;  sdram_data[14]     ; sys_clk             ; 2.316 ; 2.422 ; Rise       ; sys_clk             ;
;  sdram_data[15]     ; sys_clk             ; 2.229 ; 2.324 ; Rise       ; sys_clk             ;
; sdram_ras_n         ; sys_clk             ; 2.164 ; 2.079 ; Rise       ; sys_clk             ;
; sdram_we_n          ; sys_clk             ; 1.981 ; 1.919 ; Rise       ; sys_clk             ;
; tmds_clk_n          ; sys_clk             ; 2.036 ; 2.080 ; Rise       ; sys_clk             ;
; tmds_clk_p          ; sys_clk             ; 2.036 ; 2.080 ; Rise       ; sys_clk             ;
; tmds_data_n[*]      ; sys_clk             ; 2.016 ; 2.060 ; Rise       ; sys_clk             ;
;  tmds_data_n[0]     ; sys_clk             ; 2.035 ; 2.079 ; Rise       ; sys_clk             ;
;  tmds_data_n[1]     ; sys_clk             ; 2.016 ; 2.060 ; Rise       ; sys_clk             ;
;  tmds_data_n[2]     ; sys_clk             ; 2.016 ; 2.060 ; Rise       ; sys_clk             ;
; tmds_data_p[*]      ; sys_clk             ; 2.006 ; 2.050 ; Rise       ; sys_clk             ;
;  tmds_data_p[0]     ; sys_clk             ; 2.035 ; 2.079 ; Rise       ; sys_clk             ;
;  tmds_data_p[1]     ; sys_clk             ; 2.016 ; 2.060 ; Rise       ; sys_clk             ;
;  tmds_data_p[2]     ; sys_clk             ; 2.006 ; 2.050 ; Rise       ; sys_clk             ;
; sd_clk              ; sys_clk             ; 1.278 ; 1.751 ; Fall       ; sys_clk             ;
; sdram_clk           ; sys_clk             ; 0.638 ; 1.048 ; Fall       ; sys_clk             ;
; tmds_clk_n          ; sys_clk             ; 2.036 ; 2.080 ; Fall       ; sys_clk             ;
; tmds_clk_p          ; sys_clk             ; 2.036 ; 2.080 ; Fall       ; sys_clk             ;
; tmds_data_n[*]      ; sys_clk             ; 2.016 ; 2.060 ; Fall       ; sys_clk             ;
;  tmds_data_n[0]     ; sys_clk             ; 2.035 ; 2.079 ; Fall       ; sys_clk             ;
;  tmds_data_n[1]     ; sys_clk             ; 2.016 ; 2.060 ; Fall       ; sys_clk             ;
;  tmds_data_n[2]     ; sys_clk             ; 2.016 ; 2.060 ; Fall       ; sys_clk             ;
; tmds_data_p[*]      ; sys_clk             ; 2.006 ; 2.050 ; Fall       ; sys_clk             ;
;  tmds_data_p[0]     ; sys_clk             ; 2.035 ; 2.079 ; Fall       ; sys_clk             ;
;  tmds_data_p[1]     ; sys_clk             ; 2.016 ; 2.060 ; Fall       ; sys_clk             ;
;  tmds_data_p[2]     ; sys_clk             ; 2.006 ; 2.050 ; Fall       ; sys_clk             ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------+
; Progagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; sys_rst_n  ; cam0_rst_n  ; 10.324 ;    ;    ; 10.600 ;
; sys_rst_n  ; cam1_rst_n  ; 10.110 ;    ;    ; 10.376 ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; cam0_rst_n  ; 4.991 ;    ;    ; 4.983 ;
; sys_rst_n  ; cam1_rst_n  ; 4.888 ;    ;    ; 4.900 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; cam0_rst_n          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam0_pwdn           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam0_scl            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam1_rst_n          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam1_pwdn           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam1_scl            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_p          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_n          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_clk              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_cs_n             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_mosi             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam0_sda            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam1_sda            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; cam0_sda            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_sda            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[0]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[1]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[2]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[3]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[4]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[5]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[6]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[7]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[8]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[9]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[10]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[11]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[12]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[13]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[14]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[15]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sd_miso             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_pclk           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_pclk           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_href           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_data[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_href           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_data[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_data[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_data[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_data[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_data[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_data[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_data[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_data[4]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_data[4]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_data[5]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_data[5]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_data[6]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_data[6]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_data[7]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_data[7]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam1_vsync          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam0_vsync          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key1                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key0                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam0_rst_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; cam0_pwdn           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; cam0_scl            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; cam1_rst_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam1_pwdn           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam1_scl            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sd_clk              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sd_cs_n             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sd_mosi             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; cam0_sda            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; cam1_sda            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.3e-08 V                    ; 2.33 V              ; -0.0041 V           ; 0.049 V                              ; 0.077 V                              ; 9.24e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.3e-08 V                   ; 2.33 V             ; -0.0041 V          ; 0.049 V                             ; 0.077 V                             ; 9.24e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam0_rst_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; cam0_pwdn           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; cam0_scl            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; cam1_rst_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam1_pwdn           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam1_scl            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; sdram_addr[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sd_clk              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sd_cs_n             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sd_mosi             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; cam0_sda            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; cam1_sda            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-06 V                   ; 2.33 V              ; 1.29e-06 V          ; 0.018 V                              ; 0.046 V                              ; 1.15e-09 s                  ; 2.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.29e-06 V                  ; 2.33 V             ; 1.29e-06 V         ; 0.018 V                             ; 0.046 V                             ; 1.15e-09 s                 ; 2.62e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam0_rst_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; cam0_pwdn           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; cam0_scl            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; cam1_rst_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam1_pwdn           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam1_scl            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_clk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; sdram_addr[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_clk_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_data_p[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_data_p[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_data_p[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_data_n[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_data_n[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_data_n[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sd_clk              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sd_cs_n             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sd_mosi             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; cam0_sda            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; cam1_sda            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------+
; Setup Transfers                                                                         ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 3148       ; 0        ; 64       ; 0        ;
; sys_clk             ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; cam0_pclk           ; cam0_pclk           ; 488        ; 0        ; 0        ; 0        ;
; sys_clk             ; cam0_pclk           ; 72         ; 0        ; 0        ; 0        ;
; cam1_pclk           ; cam1_pclk           ; 488        ; 0        ; 0        ; 0        ;
; sys_clk             ; cam1_pclk           ; 72         ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; sys_clk             ; false path ; 0        ; 0        ; 0        ;
; cam0_pclk           ; sys_clk             ; 36         ; 0        ; 0        ; 0        ;
; cam1_pclk           ; sys_clk             ; 36         ; 0        ; 0        ; 0        ;
; sys_clk             ; sys_clk             ; 2161297    ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Hold Transfers                                                                          ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 3148       ; 0        ; 64       ; 0        ;
; sys_clk             ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; cam0_pclk           ; cam0_pclk           ; 488        ; 0        ; 0        ; 0        ;
; sys_clk             ; cam0_pclk           ; 72         ; 0        ; 0        ; 0        ;
; cam1_pclk           ; cam1_pclk           ; 488        ; 0        ; 0        ; 0        ;
; sys_clk             ; cam1_pclk           ; 72         ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; sys_clk             ; false path ; 0        ; 0        ; 0        ;
; cam0_pclk           ; sys_clk             ; 36         ; 0        ; 0        ; 0        ;
; cam1_pclk           ; sys_clk             ; 36         ; 0        ; 0        ; 0        ;
; sys_clk             ; sys_clk             ; 2161297    ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 265        ; 0        ; 1        ; 0        ;
; sys_clk             ; cam0_pclk           ; 99         ; 0        ; 0        ; 0        ;
; sys_clk             ; cam1_pclk           ; 99         ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; sys_clk             ; false path ; 0        ; 0        ; 0        ;
; sys_clk             ; sys_clk             ; 44         ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 265        ; 0        ; 1        ; 0        ;
; sys_clk             ; cam0_pclk           ; 99         ; 0        ; 0        ; 0        ;
; sys_clk             ; cam1_pclk           ; 99         ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; sys_clk             ; false path ; 0        ; 0        ; 0        ;
; sys_clk             ; sys_clk             ; 44         ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 43    ; 43   ;
; Unconstrained Input Port Paths  ; 1462  ; 1462 ;
; Unconstrained Output Ports      ; 55    ; 55   ;
; Unconstrained Output Port Paths ; 85    ; 85   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sun Feb 13 14:02:35 2022
Info: Command: quartus_sta dual_ov5640_hdmi -c dual_ov5640_hdmi
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 30 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_0ol1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe11|dffe12a* 
    Info (332165): Entity dcfifo_93f1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_c09:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_b09:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_jol1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe4|dffe5a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../doc/SDC3.sdc'
Warning (332060): Node: ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: sys_rst_n was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_pll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_pll|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_pll|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_pll|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From cam0_pclk (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From cam1_pclk (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to cam0_pclk (Rise) (setup and hold)
    Critical Warning (332169): From cam0_pclk (Rise) to cam0_pclk (Rise) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to cam1_pclk (Rise) (setup and hold)
    Critical Warning (332169): From cam1_pclk (Rise) to cam1_pclk (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 4.137
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.137         0.000 sys_clk 
    Info (332119):    11.877         0.000 cam1_pclk 
    Info (332119):    12.208         0.000 cam0_pclk 
    Info (332119):    41.224         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.194
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.194         0.000 cam1_pclk 
    Info (332119):     0.394         0.000 sys_clk 
    Info (332119):     0.422         0.000 cam0_pclk 
    Info (332119):     0.452         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 15.389
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.389         0.000 cam0_pclk 
    Info (332119):    16.676         0.000 cam1_pclk 
    Info (332119):    16.744         0.000 sys_clk 
    Info (332119):    47.692         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.187
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.187         0.000 sys_clk 
    Info (332119):     1.570         0.000 altera_reserved_tck 
    Info (332119):     1.636         0.000 cam1_pclk 
    Info (332119):     2.221         0.000 cam0_pclk 
Info (332146): Worst-case minimum pulse width slack is 9.618
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.618         0.000 sys_clk 
    Info (332119):     9.623         0.000 cam1_pclk 
    Info (332119):     9.666         0.000 cam0_pclk 
    Info (332119):    49.590         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 22
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 33.290 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: sys_rst_n was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_pll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_pll|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_pll|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_pll|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From cam0_pclk (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From cam1_pclk (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to cam0_pclk (Rise) (setup and hold)
    Critical Warning (332169): From cam0_pclk (Rise) to cam0_pclk (Rise) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to cam1_pclk (Rise) (setup and hold)
    Critical Warning (332169): From cam1_pclk (Rise) to cam1_pclk (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 5.172
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.172         0.000 sys_clk 
    Info (332119):    12.420         0.000 cam1_pclk 
    Info (332119):    12.613         0.000 cam0_pclk 
    Info (332119):    41.734         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.154
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.154         0.000 cam1_pclk 
    Info (332119):     0.371         0.000 sys_clk 
    Info (332119):     0.400         0.000 altera_reserved_tck 
    Info (332119):     0.401         0.000 cam0_pclk 
Info (332146): Worst-case recovery slack is 15.537
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.537         0.000 cam0_pclk 
    Info (332119):    16.860         0.000 cam1_pclk 
    Info (332119):    16.922         0.000 sys_clk 
    Info (332119):    47.929         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.094
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.094         0.000 sys_clk 
    Info (332119):     1.416         0.000 altera_reserved_tck 
    Info (332119):     1.513         0.000 cam1_pclk 
    Info (332119):     2.148         0.000 cam0_pclk 
Info (332146): Worst-case minimum pulse width slack is 9.492
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.492         0.000 cam1_pclk 
    Info (332119):     9.628         0.000 sys_clk 
    Info (332119):     9.671         0.000 cam0_pclk 
    Info (332119):    49.485         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 22
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 33.722 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: sys_rst_n was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_pll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_pll|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_pll|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_pll|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From cam0_pclk (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From cam1_pclk (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to cam0_pclk (Rise) (setup and hold)
    Critical Warning (332169): From cam0_pclk (Rise) to cam0_pclk (Rise) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to cam1_pclk (Rise) (setup and hold)
    Critical Warning (332169): From cam1_pclk (Rise) to cam1_pclk (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 13.092
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.092         0.000 sys_clk 
    Info (332119):    16.347         0.000 cam1_pclk 
    Info (332119):    16.490         0.000 cam0_pclk 
    Info (332119):    46.121         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.056
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.056         0.000 cam1_pclk 
    Info (332119):     0.126         0.000 sys_clk 
    Info (332119):     0.146         0.000 cam0_pclk 
    Info (332119):     0.186         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 18.060
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.060         0.000 cam0_pclk 
    Info (332119):    18.523         0.000 sys_clk 
    Info (332119):    18.593         0.000 cam1_pclk 
    Info (332119):    49.188         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.504
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.504         0.000 sys_clk 
    Info (332119):     0.655         0.000 altera_reserved_tck 
    Info (332119):     0.734         0.000 cam1_pclk 
    Info (332119):     0.902         0.000 cam0_pclk 
Info (332146): Worst-case minimum pulse width slack is 9.327
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.327         0.000 cam1_pclk 
    Info (332119):     9.327         0.000 sys_clk 
    Info (332119):     9.372         0.000 cam0_pclk 
    Info (332119):    49.482         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 22
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 37.129 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 61 warnings
    Info: Peak virtual memory: 4725 megabytes
    Info: Processing ended: Sun Feb 13 14:02:43 2022
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:09


