

================================================================
== Vitis HLS Report for 'Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE'
================================================================
* Date:           Thu Oct  2 21:25:42 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.486 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  |                    Pipeline                    |
    |   min   |   max   |    min   |    max    | min |  max |                      Type                      |
    +---------+---------+----------+-----------+-----+------+------------------------------------------------+
    |      137|     4225|  0.548 us|  16.900 us|   16|  4104|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+-----------+-----+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- TOKEN_COMPUTE  |      135|     4223|       136|          8|          8|  1 ~ 512|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 136


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 136
* Pipeline : 1
  Pipeline-0 : II = 8, D = 136, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.85>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [kernel_MHSA.cpp:95->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 139 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%h_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %h_1"   --->   Operation 140 'read' 'h_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%p_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload"   --->   Operation 141 'read' 'p_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%p_reload756_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload756"   --->   Operation 142 'read' 'p_reload756_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%p_reload757_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload757"   --->   Operation 143 'read' 'p_reload757_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%p_reload758_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload758"   --->   Operation 144 'read' 'p_reload758_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%p_reload759_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload759"   --->   Operation 145 'read' 'p_reload759_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%p_reload760_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload760"   --->   Operation 146 'read' 'p_reload760_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%p_reload761_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload761"   --->   Operation 147 'read' 'p_reload761_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%p_reload762_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload762"   --->   Operation 148 'read' 'p_reload762_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%p_reload763_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload763"   --->   Operation 149 'read' 'p_reload763_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%p_reload764_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload764"   --->   Operation 150 'read' 'p_reload764_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%p_reload765_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload765"   --->   Operation 151 'read' 'p_reload765_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%p_reload766_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload766"   --->   Operation 152 'read' 'p_reload766_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%p_reload767_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload767"   --->   Operation 153 'read' 'p_reload767_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%p_reload768_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload768"   --->   Operation 154 'read' 'p_reload768_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%p_reload769_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload769"   --->   Operation 155 'read' 'p_reload769_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%p_reload770_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload770"   --->   Operation 156 'read' 'p_reload770_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%p_reload771_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload771"   --->   Operation 157 'read' 'p_reload771_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%p_reload772_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload772"   --->   Operation 158 'read' 'p_reload772_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%p_reload773_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload773"   --->   Operation 159 'read' 'p_reload773_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%p_reload774_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload774"   --->   Operation 160 'read' 'p_reload774_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%p_reload775_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload775"   --->   Operation 161 'read' 'p_reload775_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%p_reload776_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload776"   --->   Operation 162 'read' 'p_reload776_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%p_reload777_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload777"   --->   Operation 163 'read' 'p_reload777_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%p_reload778_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload778"   --->   Operation 164 'read' 'p_reload778_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%p_reload779_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload779"   --->   Operation 165 'read' 'p_reload779_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%p_reload780_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload780"   --->   Operation 166 'read' 'p_reload780_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%p_reload781_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload781"   --->   Operation 167 'read' 'p_reload781_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%p_reload782_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload782"   --->   Operation 168 'read' 'p_reload782_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%p_reload783_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload783"   --->   Operation 169 'read' 'p_reload783_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%p_reload784_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload784"   --->   Operation 170 'read' 'p_reload784_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%p_reload785_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload785"   --->   Operation 171 'read' 'p_reload785_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%p_reload786_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload786"   --->   Operation 172 'read' 'p_reload786_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%p_reload787_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload787"   --->   Operation 173 'read' 'p_reload787_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%p_reload788_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload788"   --->   Operation 174 'read' 'p_reload788_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%p_reload789_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload789"   --->   Operation 175 'read' 'p_reload789_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%p_reload790_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload790"   --->   Operation 176 'read' 'p_reload790_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%p_reload791_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload791"   --->   Operation 177 'read' 'p_reload791_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%p_reload792_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload792"   --->   Operation 178 'read' 'p_reload792_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%p_reload793_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload793"   --->   Operation 179 'read' 'p_reload793_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%p_reload794_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload794"   --->   Operation 180 'read' 'p_reload794_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%p_reload795_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload795"   --->   Operation 181 'read' 'p_reload795_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%p_reload796_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload796"   --->   Operation 182 'read' 'p_reload796_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%p_reload797_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload797"   --->   Operation 183 'read' 'p_reload797_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%p_reload798_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload798"   --->   Operation 184 'read' 'p_reload798_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%p_reload799_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload799"   --->   Operation 185 'read' 'p_reload799_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%p_reload800_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload800"   --->   Operation 186 'read' 'p_reload800_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%p_reload801_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload801"   --->   Operation 187 'read' 'p_reload801_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%p_reload802_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload802"   --->   Operation 188 'read' 'p_reload802_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%p_reload803_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload803"   --->   Operation 189 'read' 'p_reload803_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%p_reload804_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload804"   --->   Operation 190 'read' 'p_reload804_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%p_reload805_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload805"   --->   Operation 191 'read' 'p_reload805_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%p_reload806_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload806"   --->   Operation 192 'read' 'p_reload806_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%p_reload807_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload807"   --->   Operation 193 'read' 'p_reload807_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%p_reload808_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload808"   --->   Operation 194 'read' 'p_reload808_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%p_reload809_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload809"   --->   Operation 195 'read' 'p_reload809_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%p_reload810_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload810"   --->   Operation 196 'read' 'p_reload810_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%p_reload811_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload811"   --->   Operation 197 'read' 'p_reload811_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%p_reload812_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload812"   --->   Operation 198 'read' 'p_reload812_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%p_reload813_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload813"   --->   Operation 199 'read' 'p_reload813_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%p_reload814_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload814"   --->   Operation 200 'read' 'p_reload814_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%p_reload815_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload815"   --->   Operation 201 'read' 'p_reload815_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%p_reload816_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload816"   --->   Operation 202 'read' 'p_reload816_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%p_reload817_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload817"   --->   Operation 203 'read' 'p_reload817_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%p_reload818_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload818"   --->   Operation 204 'read' 'p_reload818_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%select_ln69_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %select_ln69"   --->   Operation 205 'read' 'select_ln69_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.39ns)   --->   "%store_ln95 = store i10 0, i10 %t" [kernel_MHSA.cpp:95->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 206 'store' 'store_ln95' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln0 = br void %DOT_COMPUTE.i.i.i"   --->   Operation 207 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%t_8 = load i10 %t" [kernel_MHSA.cpp:95->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 208 'load' 't_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i10 %t_8" [kernel_MHSA.cpp:95->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 209 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.71ns)   --->   "%icmp_ln95 = icmp_eq  i33 %zext_ln95, i33 %select_ln69_read" [kernel_MHSA.cpp:95->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 210 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.71> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %fpga_resource_hint.DOT_COMPUTE.76, void %for.inc115.i.i.i.loopexit.exitStub" [kernel_MHSA.cpp:95->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 211 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i10 %t_8" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 212 'trunc' 'trunc_ln101' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln101, i3 0" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 213 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i12 %shl_ln4" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 214 'zext' 'zext_ln101' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%k_cache_local_0_i_i_addr = getelementptr i32 %k_cache_local_0_i_i, i64 0, i64 %zext_ln101" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 215 'getelementptr' 'k_cache_local_0_i_i_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val = muxlogic i12 %k_cache_local_0_i_i_addr"   --->   Operation 216 'muxlogic' 'muxLogicRAMAddr_to_k_val' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 217 [2/2] (0.75ns)   --->   "%k_val = load i12 %k_cache_local_0_i_i_addr" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 217 'load' 'k_val' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%k_cache_local_1_i_i_addr = getelementptr i32 %k_cache_local_1_i_i, i64 0, i64 %zext_ln101" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 218 'getelementptr' 'k_cache_local_1_i_i_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_1 = muxlogic i12 %k_cache_local_1_i_i_addr"   --->   Operation 219 'muxlogic' 'muxLogicRAMAddr_to_k_val_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 220 [2/2] (0.75ns)   --->   "%k_val_1 = load i12 %k_cache_local_1_i_i_addr" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 220 'load' 'k_val_1' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%k_cache_local_2_i_i_addr = getelementptr i32 %k_cache_local_2_i_i, i64 0, i64 %zext_ln101" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 221 'getelementptr' 'k_cache_local_2_i_i_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_2 = muxlogic i12 %k_cache_local_2_i_i_addr"   --->   Operation 222 'muxlogic' 'muxLogicRAMAddr_to_k_val_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 223 [2/2] (0.75ns)   --->   "%k_val_2 = load i12 %k_cache_local_2_i_i_addr" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 223 'load' 'k_val_2' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%k_cache_local_3_i_i_addr = getelementptr i32 %k_cache_local_3_i_i, i64 0, i64 %zext_ln101" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 224 'getelementptr' 'k_cache_local_3_i_i_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_3 = muxlogic i12 %k_cache_local_3_i_i_addr"   --->   Operation 225 'muxlogic' 'muxLogicRAMAddr_to_k_val_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 226 [2/2] (0.75ns)   --->   "%k_val_3 = load i12 %k_cache_local_3_i_i_addr" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 226 'load' 'k_val_3' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%k_cache_local_4_i_i_addr = getelementptr i32 %k_cache_local_4_i_i, i64 0, i64 %zext_ln101" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 227 'getelementptr' 'k_cache_local_4_i_i_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_4 = muxlogic i12 %k_cache_local_4_i_i_addr"   --->   Operation 228 'muxlogic' 'muxLogicRAMAddr_to_k_val_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 229 [2/2] (0.75ns)   --->   "%k_val_4 = load i12 %k_cache_local_4_i_i_addr" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 229 'load' 'k_val_4' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%k_cache_local_5_i_i_addr = getelementptr i32 %k_cache_local_5_i_i, i64 0, i64 %zext_ln101" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 230 'getelementptr' 'k_cache_local_5_i_i_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_5 = muxlogic i12 %k_cache_local_5_i_i_addr"   --->   Operation 231 'muxlogic' 'muxLogicRAMAddr_to_k_val_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 232 [2/2] (0.75ns)   --->   "%k_val_5 = load i12 %k_cache_local_5_i_i_addr" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 232 'load' 'k_val_5' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%k_cache_local_6_i_i_addr = getelementptr i32 %k_cache_local_6_i_i, i64 0, i64 %zext_ln101" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 233 'getelementptr' 'k_cache_local_6_i_i_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_6 = muxlogic i12 %k_cache_local_6_i_i_addr"   --->   Operation 234 'muxlogic' 'muxLogicRAMAddr_to_k_val_6' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 235 [2/2] (0.75ns)   --->   "%k_val_6 = load i12 %k_cache_local_6_i_i_addr" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 235 'load' 'k_val_6' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%k_cache_local_7_i_i_addr = getelementptr i32 %k_cache_local_7_i_i, i64 0, i64 %zext_ln101" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 236 'getelementptr' 'k_cache_local_7_i_i_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_7 = muxlogic i12 %k_cache_local_7_i_i_addr"   --->   Operation 237 'muxlogic' 'muxLogicRAMAddr_to_k_val_7' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 238 [2/2] (0.75ns)   --->   "%k_val_7 = load i12 %k_cache_local_7_i_i_addr" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 238 'load' 'k_val_7' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%or_ln3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln101, i3 1" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 239 'bitconcatenate' 'or_ln3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i12 %or_ln3" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 240 'zext' 'zext_ln101_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%k_cache_local_0_i_i_addr_1 = getelementptr i32 %k_cache_local_0_i_i, i64 0, i64 %zext_ln101_1" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 241 'getelementptr' 'k_cache_local_0_i_i_addr_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_8 = muxlogic i12 %k_cache_local_0_i_i_addr_1"   --->   Operation 242 'muxlogic' 'muxLogicRAMAddr_to_k_val_8' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 243 [2/2] (0.75ns)   --->   "%k_val_8 = load i12 %k_cache_local_0_i_i_addr_1" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 243 'load' 'k_val_8' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%k_cache_local_1_i_i_addr_1 = getelementptr i32 %k_cache_local_1_i_i, i64 0, i64 %zext_ln101_1" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 244 'getelementptr' 'k_cache_local_1_i_i_addr_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_9 = muxlogic i12 %k_cache_local_1_i_i_addr_1"   --->   Operation 245 'muxlogic' 'muxLogicRAMAddr_to_k_val_9' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 246 [2/2] (0.75ns)   --->   "%k_val_9 = load i12 %k_cache_local_1_i_i_addr_1" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 246 'load' 'k_val_9' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%k_cache_local_2_i_i_addr_1 = getelementptr i32 %k_cache_local_2_i_i, i64 0, i64 %zext_ln101_1" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 247 'getelementptr' 'k_cache_local_2_i_i_addr_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_10 = muxlogic i12 %k_cache_local_2_i_i_addr_1"   --->   Operation 248 'muxlogic' 'muxLogicRAMAddr_to_k_val_10' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 249 [2/2] (0.75ns)   --->   "%k_val_10 = load i12 %k_cache_local_2_i_i_addr_1" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 249 'load' 'k_val_10' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%k_cache_local_3_i_i_addr_1 = getelementptr i32 %k_cache_local_3_i_i, i64 0, i64 %zext_ln101_1" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 250 'getelementptr' 'k_cache_local_3_i_i_addr_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_11 = muxlogic i12 %k_cache_local_3_i_i_addr_1"   --->   Operation 251 'muxlogic' 'muxLogicRAMAddr_to_k_val_11' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 252 [2/2] (0.75ns)   --->   "%k_val_11 = load i12 %k_cache_local_3_i_i_addr_1" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 252 'load' 'k_val_11' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%k_cache_local_4_i_i_addr_1 = getelementptr i32 %k_cache_local_4_i_i, i64 0, i64 %zext_ln101_1" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 253 'getelementptr' 'k_cache_local_4_i_i_addr_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_12 = muxlogic i12 %k_cache_local_4_i_i_addr_1"   --->   Operation 254 'muxlogic' 'muxLogicRAMAddr_to_k_val_12' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 255 [2/2] (0.75ns)   --->   "%k_val_12 = load i12 %k_cache_local_4_i_i_addr_1" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 255 'load' 'k_val_12' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%k_cache_local_5_i_i_addr_1 = getelementptr i32 %k_cache_local_5_i_i, i64 0, i64 %zext_ln101_1" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 256 'getelementptr' 'k_cache_local_5_i_i_addr_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_13 = muxlogic i12 %k_cache_local_5_i_i_addr_1"   --->   Operation 257 'muxlogic' 'muxLogicRAMAddr_to_k_val_13' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 258 [2/2] (0.75ns)   --->   "%k_val_13 = load i12 %k_cache_local_5_i_i_addr_1" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 258 'load' 'k_val_13' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%k_cache_local_6_i_i_addr_1 = getelementptr i32 %k_cache_local_6_i_i, i64 0, i64 %zext_ln101_1" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 259 'getelementptr' 'k_cache_local_6_i_i_addr_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_14 = muxlogic i12 %k_cache_local_6_i_i_addr_1"   --->   Operation 260 'muxlogic' 'muxLogicRAMAddr_to_k_val_14' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 261 [2/2] (0.75ns)   --->   "%k_val_14 = load i12 %k_cache_local_6_i_i_addr_1" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 261 'load' 'k_val_14' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%k_cache_local_7_i_i_addr_1 = getelementptr i32 %k_cache_local_7_i_i, i64 0, i64 %zext_ln101_1" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 262 'getelementptr' 'k_cache_local_7_i_i_addr_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_15 = muxlogic i12 %k_cache_local_7_i_i_addr_1"   --->   Operation 263 'muxlogic' 'muxLogicRAMAddr_to_k_val_15' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 264 [2/2] (0.75ns)   --->   "%k_val_15 = load i12 %k_cache_local_7_i_i_addr_1" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 264 'load' 'k_val_15' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 265 [1/1] (0.43ns)   --->   "%switch_ln105 = switch i4 %h_1_read, void %arrayidx1113.case.11.i.i.i, i4 0, void %arrayidx1113.case.0.i.i.i, i4 1, void %arrayidx1113.case.1.i.i.i, i4 2, void %arrayidx1113.case.2.i.i.i, i4 3, void %arrayidx1113.case.3.i.i.i, i4 4, void %arrayidx1113.case.4.i.i.i, i4 5, void %arrayidx1113.case.5.i.i.i, i4 6, void %arrayidx1113.case.6.i.i.i, i4 7, void %arrayidx1113.case.7.i.i.i, i4 8, void %arrayidx1113.case.8.i.i.i, i4 9, void %arrayidx1113.case.9.i.i.i, i4 10, void %arrayidx1113.case.10.i.i.i" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 265 'switch' 'switch_ln105' <Predicate = (!icmp_ln95)> <Delay = 0.43>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx1113.exit.i.i.i" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 266 'br' 'br_ln105' <Predicate = (!icmp_ln95 & h_1_read == 10)> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx1113.exit.i.i.i" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 267 'br' 'br_ln105' <Predicate = (!icmp_ln95 & h_1_read == 9)> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx1113.exit.i.i.i" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 268 'br' 'br_ln105' <Predicate = (!icmp_ln95 & h_1_read == 8)> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx1113.exit.i.i.i" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 269 'br' 'br_ln105' <Predicate = (!icmp_ln95 & h_1_read == 7)> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx1113.exit.i.i.i" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 270 'br' 'br_ln105' <Predicate = (!icmp_ln95 & h_1_read == 6)> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx1113.exit.i.i.i" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 271 'br' 'br_ln105' <Predicate = (!icmp_ln95 & h_1_read == 5)> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx1113.exit.i.i.i" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 272 'br' 'br_ln105' <Predicate = (!icmp_ln95 & h_1_read == 4)> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx1113.exit.i.i.i" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 273 'br' 'br_ln105' <Predicate = (!icmp_ln95 & h_1_read == 3)> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx1113.exit.i.i.i" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 274 'br' 'br_ln105' <Predicate = (!icmp_ln95 & h_1_read == 2)> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx1113.exit.i.i.i" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 275 'br' 'br_ln105' <Predicate = (!icmp_ln95 & h_1_read == 1)> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx1113.exit.i.i.i" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 276 'br' 'br_ln105' <Predicate = (!icmp_ln95 & h_1_read == 0)> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx1113.exit.i.i.i" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 277 'br' 'br_ln105' <Predicate = (!icmp_ln95 & h_1_read != 0 & h_1_read != 1 & h_1_read != 2 & h_1_read != 3 & h_1_read != 4 & h_1_read != 5 & h_1_read != 6 & h_1_read != 7 & h_1_read != 8 & h_1_read != 9 & h_1_read != 10)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.24>
ST_2 : Operation 278 [1/1] (0.71ns)   --->   "%add_ln95 = add i10 %t_8, i10 1" [kernel_MHSA.cpp:95->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 278 'add' 'add_ln95' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val = load i12 %k_cache_local_0_i_i_addr" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 279 'load' 'k_val' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 280 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_i_i_i = muxlogic i32 %p_reload818_read"   --->   Operation 280 'muxlogic' 'muxLogicI0_to_mul102_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_2 : Operation 281 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_i_i_i = muxlogic i32 %k_val"   --->   Operation 281 'muxlogic' 'muxLogicI1_to_mul102_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_2 : Operation 282 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_1 = load i12 %k_cache_local_1_i_i_addr" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 282 'load' 'k_val_1' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 283 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_1_i_i_i = muxlogic i32 %p_reload817_read"   --->   Operation 283 'muxlogic' 'muxLogicI0_to_mul102_1_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_2 : Operation 284 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_1_i_i_i = muxlogic i32 %k_val_1"   --->   Operation 284 'muxlogic' 'muxLogicI1_to_mul102_1_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_2 : Operation 285 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_2 = load i12 %k_cache_local_2_i_i_addr" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 285 'load' 'k_val_2' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 286 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_2_i_i_i = muxlogic i32 %p_reload816_read"   --->   Operation 286 'muxlogic' 'muxLogicI0_to_mul102_2_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_2 : Operation 287 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_2_i_i_i = muxlogic i32 %k_val_2"   --->   Operation 287 'muxlogic' 'muxLogicI1_to_mul102_2_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_2 : Operation 288 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_3 = load i12 %k_cache_local_3_i_i_addr" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 288 'load' 'k_val_3' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 289 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_3_i_i_i = muxlogic i32 %p_reload815_read"   --->   Operation 289 'muxlogic' 'muxLogicI0_to_mul102_3_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_2 : Operation 290 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_3_i_i_i = muxlogic i32 %k_val_3"   --->   Operation 290 'muxlogic' 'muxLogicI1_to_mul102_3_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_2 : Operation 291 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_4 = load i12 %k_cache_local_4_i_i_addr" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 291 'load' 'k_val_4' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 292 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_4_i_i_i = muxlogic i32 %p_reload814_read"   --->   Operation 292 'muxlogic' 'muxLogicI0_to_mul102_4_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_2 : Operation 293 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_4_i_i_i = muxlogic i32 %k_val_4"   --->   Operation 293 'muxlogic' 'muxLogicI1_to_mul102_4_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_2 : Operation 294 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_5 = load i12 %k_cache_local_5_i_i_addr" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 294 'load' 'k_val_5' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 295 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_5_i_i_i = muxlogic i32 %p_reload813_read"   --->   Operation 295 'muxlogic' 'muxLogicI0_to_mul102_5_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_2 : Operation 296 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_5_i_i_i = muxlogic i32 %k_val_5"   --->   Operation 296 'muxlogic' 'muxLogicI1_to_mul102_5_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_2 : Operation 297 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_6 = load i12 %k_cache_local_6_i_i_addr" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 297 'load' 'k_val_6' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 298 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_6_i_i_i = muxlogic i32 %p_reload812_read"   --->   Operation 298 'muxlogic' 'muxLogicI0_to_mul102_6_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_2 : Operation 299 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_6_i_i_i = muxlogic i32 %k_val_6"   --->   Operation 299 'muxlogic' 'muxLogicI1_to_mul102_6_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_2 : Operation 300 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_7 = load i12 %k_cache_local_7_i_i_addr" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 300 'load' 'k_val_7' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 301 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_7_i_i_i = muxlogic i32 %p_reload811_read"   --->   Operation 301 'muxlogic' 'muxLogicI0_to_mul102_7_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_2 : Operation 302 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_7_i_i_i = muxlogic i32 %k_val_7"   --->   Operation 302 'muxlogic' 'muxLogicI1_to_mul102_7_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_2 : Operation 303 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_8 = load i12 %k_cache_local_0_i_i_addr_1" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 303 'load' 'k_val_8' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 304 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_9 = load i12 %k_cache_local_1_i_i_addr_1" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 304 'load' 'k_val_9' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 305 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_10 = load i12 %k_cache_local_2_i_i_addr_1" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 305 'load' 'k_val_10' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 306 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_11 = load i12 %k_cache_local_3_i_i_addr_1" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 306 'load' 'k_val_11' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 307 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_12 = load i12 %k_cache_local_4_i_i_addr_1" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 307 'load' 'k_val_12' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 308 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_13 = load i12 %k_cache_local_5_i_i_addr_1" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 308 'load' 'k_val_13' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 309 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_14 = load i12 %k_cache_local_6_i_i_addr_1" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 309 'load' 'k_val_14' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 310 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_15 = load i12 %k_cache_local_7_i_i_addr_1" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 310 'load' 'k_val_15' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%or_ln101_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln101, i3 2" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 311 'bitconcatenate' 'or_ln101_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln101_2 = zext i12 %or_ln101_1" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 312 'zext' 'zext_ln101_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%k_cache_local_0_i_i_addr_2 = getelementptr i32 %k_cache_local_0_i_i, i64 0, i64 %zext_ln101_2" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 313 'getelementptr' 'k_cache_local_0_i_i_addr_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_16 = muxlogic i12 %k_cache_local_0_i_i_addr_2"   --->   Operation 314 'muxlogic' 'muxLogicRAMAddr_to_k_val_16' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 315 [2/2] (0.75ns)   --->   "%k_val_16 = load i12 %k_cache_local_0_i_i_addr_2" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 315 'load' 'k_val_16' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%k_cache_local_1_i_i_addr_2 = getelementptr i32 %k_cache_local_1_i_i, i64 0, i64 %zext_ln101_2" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 316 'getelementptr' 'k_cache_local_1_i_i_addr_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_17 = muxlogic i12 %k_cache_local_1_i_i_addr_2"   --->   Operation 317 'muxlogic' 'muxLogicRAMAddr_to_k_val_17' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 318 [2/2] (0.75ns)   --->   "%k_val_17 = load i12 %k_cache_local_1_i_i_addr_2" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 318 'load' 'k_val_17' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%k_cache_local_2_i_i_addr_2 = getelementptr i32 %k_cache_local_2_i_i, i64 0, i64 %zext_ln101_2" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 319 'getelementptr' 'k_cache_local_2_i_i_addr_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_18 = muxlogic i12 %k_cache_local_2_i_i_addr_2"   --->   Operation 320 'muxlogic' 'muxLogicRAMAddr_to_k_val_18' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 321 [2/2] (0.75ns)   --->   "%k_val_18 = load i12 %k_cache_local_2_i_i_addr_2" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 321 'load' 'k_val_18' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%k_cache_local_3_i_i_addr_2 = getelementptr i32 %k_cache_local_3_i_i, i64 0, i64 %zext_ln101_2" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 322 'getelementptr' 'k_cache_local_3_i_i_addr_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_19 = muxlogic i12 %k_cache_local_3_i_i_addr_2"   --->   Operation 323 'muxlogic' 'muxLogicRAMAddr_to_k_val_19' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 324 [2/2] (0.75ns)   --->   "%k_val_19 = load i12 %k_cache_local_3_i_i_addr_2" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 324 'load' 'k_val_19' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%k_cache_local_4_i_i_addr_2 = getelementptr i32 %k_cache_local_4_i_i, i64 0, i64 %zext_ln101_2" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 325 'getelementptr' 'k_cache_local_4_i_i_addr_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_20 = muxlogic i12 %k_cache_local_4_i_i_addr_2"   --->   Operation 326 'muxlogic' 'muxLogicRAMAddr_to_k_val_20' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 327 [2/2] (0.75ns)   --->   "%k_val_20 = load i12 %k_cache_local_4_i_i_addr_2" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 327 'load' 'k_val_20' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%k_cache_local_5_i_i_addr_2 = getelementptr i32 %k_cache_local_5_i_i, i64 0, i64 %zext_ln101_2" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 328 'getelementptr' 'k_cache_local_5_i_i_addr_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_21 = muxlogic i12 %k_cache_local_5_i_i_addr_2"   --->   Operation 329 'muxlogic' 'muxLogicRAMAddr_to_k_val_21' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 330 [2/2] (0.75ns)   --->   "%k_val_21 = load i12 %k_cache_local_5_i_i_addr_2" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 330 'load' 'k_val_21' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%k_cache_local_6_i_i_addr_2 = getelementptr i32 %k_cache_local_6_i_i, i64 0, i64 %zext_ln101_2" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 331 'getelementptr' 'k_cache_local_6_i_i_addr_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_22 = muxlogic i12 %k_cache_local_6_i_i_addr_2"   --->   Operation 332 'muxlogic' 'muxLogicRAMAddr_to_k_val_22' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 333 [2/2] (0.75ns)   --->   "%k_val_22 = load i12 %k_cache_local_6_i_i_addr_2" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 333 'load' 'k_val_22' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%k_cache_local_7_i_i_addr_2 = getelementptr i32 %k_cache_local_7_i_i, i64 0, i64 %zext_ln101_2" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 334 'getelementptr' 'k_cache_local_7_i_i_addr_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_23 = muxlogic i12 %k_cache_local_7_i_i_addr_2"   --->   Operation 335 'muxlogic' 'muxLogicRAMAddr_to_k_val_23' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 336 [2/2] (0.75ns)   --->   "%k_val_23 = load i12 %k_cache_local_7_i_i_addr_2" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 336 'load' 'k_val_23' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%or_ln101_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln101, i3 3" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 337 'bitconcatenate' 'or_ln101_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln101_3 = zext i12 %or_ln101_2" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 338 'zext' 'zext_ln101_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%k_cache_local_0_i_i_addr_3 = getelementptr i32 %k_cache_local_0_i_i, i64 0, i64 %zext_ln101_3" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 339 'getelementptr' 'k_cache_local_0_i_i_addr_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_24 = muxlogic i12 %k_cache_local_0_i_i_addr_3"   --->   Operation 340 'muxlogic' 'muxLogicRAMAddr_to_k_val_24' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 341 [2/2] (0.75ns)   --->   "%k_val_24 = load i12 %k_cache_local_0_i_i_addr_3" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 341 'load' 'k_val_24' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%k_cache_local_1_i_i_addr_3 = getelementptr i32 %k_cache_local_1_i_i, i64 0, i64 %zext_ln101_3" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 342 'getelementptr' 'k_cache_local_1_i_i_addr_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_25 = muxlogic i12 %k_cache_local_1_i_i_addr_3"   --->   Operation 343 'muxlogic' 'muxLogicRAMAddr_to_k_val_25' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 344 [2/2] (0.75ns)   --->   "%k_val_25 = load i12 %k_cache_local_1_i_i_addr_3" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 344 'load' 'k_val_25' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%k_cache_local_2_i_i_addr_3 = getelementptr i32 %k_cache_local_2_i_i, i64 0, i64 %zext_ln101_3" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 345 'getelementptr' 'k_cache_local_2_i_i_addr_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_26 = muxlogic i12 %k_cache_local_2_i_i_addr_3"   --->   Operation 346 'muxlogic' 'muxLogicRAMAddr_to_k_val_26' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 347 [2/2] (0.75ns)   --->   "%k_val_26 = load i12 %k_cache_local_2_i_i_addr_3" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 347 'load' 'k_val_26' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%k_cache_local_3_i_i_addr_3 = getelementptr i32 %k_cache_local_3_i_i, i64 0, i64 %zext_ln101_3" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 348 'getelementptr' 'k_cache_local_3_i_i_addr_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_27 = muxlogic i12 %k_cache_local_3_i_i_addr_3"   --->   Operation 349 'muxlogic' 'muxLogicRAMAddr_to_k_val_27' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 350 [2/2] (0.75ns)   --->   "%k_val_27 = load i12 %k_cache_local_3_i_i_addr_3" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 350 'load' 'k_val_27' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%k_cache_local_4_i_i_addr_3 = getelementptr i32 %k_cache_local_4_i_i, i64 0, i64 %zext_ln101_3" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 351 'getelementptr' 'k_cache_local_4_i_i_addr_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_28 = muxlogic i12 %k_cache_local_4_i_i_addr_3"   --->   Operation 352 'muxlogic' 'muxLogicRAMAddr_to_k_val_28' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 353 [2/2] (0.75ns)   --->   "%k_val_28 = load i12 %k_cache_local_4_i_i_addr_3" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 353 'load' 'k_val_28' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%k_cache_local_5_i_i_addr_3 = getelementptr i32 %k_cache_local_5_i_i, i64 0, i64 %zext_ln101_3" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 354 'getelementptr' 'k_cache_local_5_i_i_addr_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_29 = muxlogic i12 %k_cache_local_5_i_i_addr_3"   --->   Operation 355 'muxlogic' 'muxLogicRAMAddr_to_k_val_29' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 356 [2/2] (0.75ns)   --->   "%k_val_29 = load i12 %k_cache_local_5_i_i_addr_3" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 356 'load' 'k_val_29' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%k_cache_local_6_i_i_addr_3 = getelementptr i32 %k_cache_local_6_i_i, i64 0, i64 %zext_ln101_3" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 357 'getelementptr' 'k_cache_local_6_i_i_addr_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_30 = muxlogic i12 %k_cache_local_6_i_i_addr_3"   --->   Operation 358 'muxlogic' 'muxLogicRAMAddr_to_k_val_30' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 359 [2/2] (0.75ns)   --->   "%k_val_30 = load i12 %k_cache_local_6_i_i_addr_3" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 359 'load' 'k_val_30' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%k_cache_local_7_i_i_addr_3 = getelementptr i32 %k_cache_local_7_i_i, i64 0, i64 %zext_ln101_3" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 360 'getelementptr' 'k_cache_local_7_i_i_addr_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_31 = muxlogic i12 %k_cache_local_7_i_i_addr_3"   --->   Operation 361 'muxlogic' 'muxLogicRAMAddr_to_k_val_31' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 362 [2/2] (0.75ns)   --->   "%k_val_31 = load i12 %k_cache_local_7_i_i_addr_3" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 362 'load' 'k_val_31' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 363 [1/1] (0.39ns)   --->   "%store_ln95 = store i10 %add_ln95, i10 %t" [kernel_MHSA.cpp:95->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 363 'store' 'store_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.39>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln95 = br void %DOT_COMPUTE.i.i.i" [kernel_MHSA.cpp:95->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 364 'br' 'br_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 365 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_i_i_i = fmul i32 %p_reload818_read, i32 %k_val" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 365 'fmul' 'mul102_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 366 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_1_i_i_i = fmul i32 %p_reload817_read, i32 %k_val_1" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 366 'fmul' 'mul102_1_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 367 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_2_i_i_i = fmul i32 %p_reload816_read, i32 %k_val_2" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 367 'fmul' 'mul102_2_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 368 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_3_i_i_i = fmul i32 %p_reload815_read, i32 %k_val_3" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 368 'fmul' 'mul102_3_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 369 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_4_i_i_i = fmul i32 %p_reload814_read, i32 %k_val_4" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 369 'fmul' 'mul102_4_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 370 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_5_i_i_i = fmul i32 %p_reload813_read, i32 %k_val_5" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 370 'fmul' 'mul102_5_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 371 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_6_i_i_i = fmul i32 %p_reload812_read, i32 %k_val_6" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 371 'fmul' 'mul102_6_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 372 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_7_i_i_i = fmul i32 %p_reload811_read, i32 %k_val_7" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 372 'fmul' 'mul102_7_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 373 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_8_i_i_i = muxlogic i32 %p_reload810_read"   --->   Operation 373 'muxlogic' 'muxLogicI0_to_mul102_8_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_3 : Operation 374 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_8_i_i_i = muxlogic i32 %k_val_8"   --->   Operation 374 'muxlogic' 'muxLogicI1_to_mul102_8_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_3 : Operation 375 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_9_i_i_i = muxlogic i32 %p_reload809_read"   --->   Operation 375 'muxlogic' 'muxLogicI0_to_mul102_9_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_3 : Operation 376 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_9_i_i_i = muxlogic i32 %k_val_9"   --->   Operation 376 'muxlogic' 'muxLogicI1_to_mul102_9_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_3 : Operation 377 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_10_i_i_i = muxlogic i32 %p_reload808_read"   --->   Operation 377 'muxlogic' 'muxLogicI0_to_mul102_10_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_3 : Operation 378 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_10_i_i_i = muxlogic i32 %k_val_10"   --->   Operation 378 'muxlogic' 'muxLogicI1_to_mul102_10_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_3 : Operation 379 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_11_i_i_i = muxlogic i32 %p_reload807_read"   --->   Operation 379 'muxlogic' 'muxLogicI0_to_mul102_11_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_3 : Operation 380 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_11_i_i_i = muxlogic i32 %k_val_11"   --->   Operation 380 'muxlogic' 'muxLogicI1_to_mul102_11_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_3 : Operation 381 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_12_i_i_i = muxlogic i32 %p_reload806_read"   --->   Operation 381 'muxlogic' 'muxLogicI0_to_mul102_12_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_3 : Operation 382 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_12_i_i_i = muxlogic i32 %k_val_12"   --->   Operation 382 'muxlogic' 'muxLogicI1_to_mul102_12_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_3 : Operation 383 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_13_i_i_i = muxlogic i32 %p_reload805_read"   --->   Operation 383 'muxlogic' 'muxLogicI0_to_mul102_13_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_3 : Operation 384 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_13_i_i_i = muxlogic i32 %k_val_13"   --->   Operation 384 'muxlogic' 'muxLogicI1_to_mul102_13_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_3 : Operation 385 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_14_i_i_i = muxlogic i32 %p_reload804_read"   --->   Operation 385 'muxlogic' 'muxLogicI0_to_mul102_14_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_3 : Operation 386 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_14_i_i_i = muxlogic i32 %k_val_14"   --->   Operation 386 'muxlogic' 'muxLogicI1_to_mul102_14_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_3 : Operation 387 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_15_i_i_i = muxlogic i32 %p_reload803_read"   --->   Operation 387 'muxlogic' 'muxLogicI0_to_mul102_15_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_3 : Operation 388 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_15_i_i_i = muxlogic i32 %k_val_15"   --->   Operation 388 'muxlogic' 'muxLogicI1_to_mul102_15_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_3 : Operation 389 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_16 = load i12 %k_cache_local_0_i_i_addr_2" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 389 'load' 'k_val_16' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 390 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_17 = load i12 %k_cache_local_1_i_i_addr_2" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 390 'load' 'k_val_17' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 391 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_18 = load i12 %k_cache_local_2_i_i_addr_2" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 391 'load' 'k_val_18' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 392 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_19 = load i12 %k_cache_local_3_i_i_addr_2" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 392 'load' 'k_val_19' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 393 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_20 = load i12 %k_cache_local_4_i_i_addr_2" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 393 'load' 'k_val_20' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 394 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_21 = load i12 %k_cache_local_5_i_i_addr_2" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 394 'load' 'k_val_21' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 395 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_22 = load i12 %k_cache_local_6_i_i_addr_2" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 395 'load' 'k_val_22' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 396 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_23 = load i12 %k_cache_local_7_i_i_addr_2" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 396 'load' 'k_val_23' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 397 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_24 = load i12 %k_cache_local_0_i_i_addr_3" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 397 'load' 'k_val_24' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 398 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_25 = load i12 %k_cache_local_1_i_i_addr_3" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 398 'load' 'k_val_25' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 399 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_26 = load i12 %k_cache_local_2_i_i_addr_3" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 399 'load' 'k_val_26' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 400 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_27 = load i12 %k_cache_local_3_i_i_addr_3" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 400 'load' 'k_val_27' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 401 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_28 = load i12 %k_cache_local_4_i_i_addr_3" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 401 'load' 'k_val_28' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 402 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_29 = load i12 %k_cache_local_5_i_i_addr_3" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 402 'load' 'k_val_29' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 403 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_30 = load i12 %k_cache_local_6_i_i_addr_3" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 403 'load' 'k_val_30' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 404 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_31 = load i12 %k_cache_local_7_i_i_addr_3" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 404 'load' 'k_val_31' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 405 [1/1] (0.00ns)   --->   "%or_ln101_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln101, i3 4" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 405 'bitconcatenate' 'or_ln101_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln101_4 = zext i12 %or_ln101_3" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 406 'zext' 'zext_ln101_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 407 [1/1] (0.00ns)   --->   "%k_cache_local_0_i_i_addr_4 = getelementptr i32 %k_cache_local_0_i_i, i64 0, i64 %zext_ln101_4" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 407 'getelementptr' 'k_cache_local_0_i_i_addr_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 408 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_32 = muxlogic i12 %k_cache_local_0_i_i_addr_4"   --->   Operation 408 'muxlogic' 'muxLogicRAMAddr_to_k_val_32' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 409 [2/2] (0.75ns)   --->   "%k_val_32 = load i12 %k_cache_local_0_i_i_addr_4" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 409 'load' 'k_val_32' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 410 [1/1] (0.00ns)   --->   "%k_cache_local_1_i_i_addr_4 = getelementptr i32 %k_cache_local_1_i_i, i64 0, i64 %zext_ln101_4" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 410 'getelementptr' 'k_cache_local_1_i_i_addr_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 411 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_33 = muxlogic i12 %k_cache_local_1_i_i_addr_4"   --->   Operation 411 'muxlogic' 'muxLogicRAMAddr_to_k_val_33' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 412 [2/2] (0.75ns)   --->   "%k_val_33 = load i12 %k_cache_local_1_i_i_addr_4" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 412 'load' 'k_val_33' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 413 [1/1] (0.00ns)   --->   "%k_cache_local_2_i_i_addr_4 = getelementptr i32 %k_cache_local_2_i_i, i64 0, i64 %zext_ln101_4" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 413 'getelementptr' 'k_cache_local_2_i_i_addr_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 414 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_34 = muxlogic i12 %k_cache_local_2_i_i_addr_4"   --->   Operation 414 'muxlogic' 'muxLogicRAMAddr_to_k_val_34' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 415 [2/2] (0.75ns)   --->   "%k_val_34 = load i12 %k_cache_local_2_i_i_addr_4" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 415 'load' 'k_val_34' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 416 [1/1] (0.00ns)   --->   "%k_cache_local_3_i_i_addr_4 = getelementptr i32 %k_cache_local_3_i_i, i64 0, i64 %zext_ln101_4" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 416 'getelementptr' 'k_cache_local_3_i_i_addr_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 417 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_35 = muxlogic i12 %k_cache_local_3_i_i_addr_4"   --->   Operation 417 'muxlogic' 'muxLogicRAMAddr_to_k_val_35' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 418 [2/2] (0.75ns)   --->   "%k_val_35 = load i12 %k_cache_local_3_i_i_addr_4" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 418 'load' 'k_val_35' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 419 [1/1] (0.00ns)   --->   "%k_cache_local_4_i_i_addr_4 = getelementptr i32 %k_cache_local_4_i_i, i64 0, i64 %zext_ln101_4" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 419 'getelementptr' 'k_cache_local_4_i_i_addr_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 420 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_36 = muxlogic i12 %k_cache_local_4_i_i_addr_4"   --->   Operation 420 'muxlogic' 'muxLogicRAMAddr_to_k_val_36' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 421 [2/2] (0.75ns)   --->   "%k_val_36 = load i12 %k_cache_local_4_i_i_addr_4" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 421 'load' 'k_val_36' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 422 [1/1] (0.00ns)   --->   "%k_cache_local_5_i_i_addr_4 = getelementptr i32 %k_cache_local_5_i_i, i64 0, i64 %zext_ln101_4" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 422 'getelementptr' 'k_cache_local_5_i_i_addr_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 423 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_37 = muxlogic i12 %k_cache_local_5_i_i_addr_4"   --->   Operation 423 'muxlogic' 'muxLogicRAMAddr_to_k_val_37' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 424 [2/2] (0.75ns)   --->   "%k_val_37 = load i12 %k_cache_local_5_i_i_addr_4" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 424 'load' 'k_val_37' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 425 [1/1] (0.00ns)   --->   "%k_cache_local_6_i_i_addr_4 = getelementptr i32 %k_cache_local_6_i_i, i64 0, i64 %zext_ln101_4" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 425 'getelementptr' 'k_cache_local_6_i_i_addr_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 426 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_38 = muxlogic i12 %k_cache_local_6_i_i_addr_4"   --->   Operation 426 'muxlogic' 'muxLogicRAMAddr_to_k_val_38' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 427 [2/2] (0.75ns)   --->   "%k_val_38 = load i12 %k_cache_local_6_i_i_addr_4" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 427 'load' 'k_val_38' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 428 [1/1] (0.00ns)   --->   "%k_cache_local_7_i_i_addr_4 = getelementptr i32 %k_cache_local_7_i_i, i64 0, i64 %zext_ln101_4" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 428 'getelementptr' 'k_cache_local_7_i_i_addr_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 429 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_39 = muxlogic i12 %k_cache_local_7_i_i_addr_4"   --->   Operation 429 'muxlogic' 'muxLogicRAMAddr_to_k_val_39' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 430 [2/2] (0.75ns)   --->   "%k_val_39 = load i12 %k_cache_local_7_i_i_addr_4" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 430 'load' 'k_val_39' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 431 [1/1] (0.00ns)   --->   "%or_ln101_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln101, i3 5" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 431 'bitconcatenate' 'or_ln101_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln101_5 = zext i12 %or_ln101_4" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 432 'zext' 'zext_ln101_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 433 [1/1] (0.00ns)   --->   "%k_cache_local_0_i_i_addr_5 = getelementptr i32 %k_cache_local_0_i_i, i64 0, i64 %zext_ln101_5" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 433 'getelementptr' 'k_cache_local_0_i_i_addr_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 434 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_40 = muxlogic i12 %k_cache_local_0_i_i_addr_5"   --->   Operation 434 'muxlogic' 'muxLogicRAMAddr_to_k_val_40' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 435 [2/2] (0.75ns)   --->   "%k_val_40 = load i12 %k_cache_local_0_i_i_addr_5" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 435 'load' 'k_val_40' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 436 [1/1] (0.00ns)   --->   "%k_cache_local_1_i_i_addr_5 = getelementptr i32 %k_cache_local_1_i_i, i64 0, i64 %zext_ln101_5" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 436 'getelementptr' 'k_cache_local_1_i_i_addr_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 437 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_41 = muxlogic i12 %k_cache_local_1_i_i_addr_5"   --->   Operation 437 'muxlogic' 'muxLogicRAMAddr_to_k_val_41' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 438 [2/2] (0.75ns)   --->   "%k_val_41 = load i12 %k_cache_local_1_i_i_addr_5" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 438 'load' 'k_val_41' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 439 [1/1] (0.00ns)   --->   "%k_cache_local_2_i_i_addr_5 = getelementptr i32 %k_cache_local_2_i_i, i64 0, i64 %zext_ln101_5" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 439 'getelementptr' 'k_cache_local_2_i_i_addr_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 440 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_42 = muxlogic i12 %k_cache_local_2_i_i_addr_5"   --->   Operation 440 'muxlogic' 'muxLogicRAMAddr_to_k_val_42' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 441 [2/2] (0.75ns)   --->   "%k_val_42 = load i12 %k_cache_local_2_i_i_addr_5" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 441 'load' 'k_val_42' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 442 [1/1] (0.00ns)   --->   "%k_cache_local_3_i_i_addr_5 = getelementptr i32 %k_cache_local_3_i_i, i64 0, i64 %zext_ln101_5" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 442 'getelementptr' 'k_cache_local_3_i_i_addr_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 443 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_43 = muxlogic i12 %k_cache_local_3_i_i_addr_5"   --->   Operation 443 'muxlogic' 'muxLogicRAMAddr_to_k_val_43' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 444 [2/2] (0.75ns)   --->   "%k_val_43 = load i12 %k_cache_local_3_i_i_addr_5" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 444 'load' 'k_val_43' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 445 [1/1] (0.00ns)   --->   "%k_cache_local_4_i_i_addr_5 = getelementptr i32 %k_cache_local_4_i_i, i64 0, i64 %zext_ln101_5" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 445 'getelementptr' 'k_cache_local_4_i_i_addr_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 446 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_44 = muxlogic i12 %k_cache_local_4_i_i_addr_5"   --->   Operation 446 'muxlogic' 'muxLogicRAMAddr_to_k_val_44' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 447 [2/2] (0.75ns)   --->   "%k_val_44 = load i12 %k_cache_local_4_i_i_addr_5" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 447 'load' 'k_val_44' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 448 [1/1] (0.00ns)   --->   "%k_cache_local_5_i_i_addr_5 = getelementptr i32 %k_cache_local_5_i_i, i64 0, i64 %zext_ln101_5" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 448 'getelementptr' 'k_cache_local_5_i_i_addr_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 449 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_45 = muxlogic i12 %k_cache_local_5_i_i_addr_5"   --->   Operation 449 'muxlogic' 'muxLogicRAMAddr_to_k_val_45' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 450 [2/2] (0.75ns)   --->   "%k_val_45 = load i12 %k_cache_local_5_i_i_addr_5" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 450 'load' 'k_val_45' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 451 [1/1] (0.00ns)   --->   "%k_cache_local_6_i_i_addr_5 = getelementptr i32 %k_cache_local_6_i_i, i64 0, i64 %zext_ln101_5" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 451 'getelementptr' 'k_cache_local_6_i_i_addr_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 452 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_46 = muxlogic i12 %k_cache_local_6_i_i_addr_5"   --->   Operation 452 'muxlogic' 'muxLogicRAMAddr_to_k_val_46' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 453 [2/2] (0.75ns)   --->   "%k_val_46 = load i12 %k_cache_local_6_i_i_addr_5" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 453 'load' 'k_val_46' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 454 [1/1] (0.00ns)   --->   "%k_cache_local_7_i_i_addr_5 = getelementptr i32 %k_cache_local_7_i_i, i64 0, i64 %zext_ln101_5" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 454 'getelementptr' 'k_cache_local_7_i_i_addr_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 455 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_47 = muxlogic i12 %k_cache_local_7_i_i_addr_5"   --->   Operation 455 'muxlogic' 'muxLogicRAMAddr_to_k_val_47' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 456 [2/2] (0.75ns)   --->   "%k_val_47 = load i12 %k_cache_local_7_i_i_addr_5" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 456 'load' 'k_val_47' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 2.08>
ST_4 : Operation 457 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_i_i_i = fmul i32 %p_reload818_read, i32 %k_val" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 457 'fmul' 'mul102_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 458 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_1_i_i_i = fmul i32 %p_reload817_read, i32 %k_val_1" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 458 'fmul' 'mul102_1_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 459 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_2_i_i_i = fmul i32 %p_reload816_read, i32 %k_val_2" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 459 'fmul' 'mul102_2_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 460 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_3_i_i_i = fmul i32 %p_reload815_read, i32 %k_val_3" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 460 'fmul' 'mul102_3_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 461 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_4_i_i_i = fmul i32 %p_reload814_read, i32 %k_val_4" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 461 'fmul' 'mul102_4_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 462 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_5_i_i_i = fmul i32 %p_reload813_read, i32 %k_val_5" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 462 'fmul' 'mul102_5_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 463 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_6_i_i_i = fmul i32 %p_reload812_read, i32 %k_val_6" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 463 'fmul' 'mul102_6_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 464 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_7_i_i_i = fmul i32 %p_reload811_read, i32 %k_val_7" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 464 'fmul' 'mul102_7_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 465 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_8_i_i_i = fmul i32 %p_reload810_read, i32 %k_val_8" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 465 'fmul' 'mul102_8_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 466 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_9_i_i_i = fmul i32 %p_reload809_read, i32 %k_val_9" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 466 'fmul' 'mul102_9_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 467 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_10_i_i_i = fmul i32 %p_reload808_read, i32 %k_val_10" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 467 'fmul' 'mul102_10_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 468 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_11_i_i_i = fmul i32 %p_reload807_read, i32 %k_val_11" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 468 'fmul' 'mul102_11_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 469 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_12_i_i_i = fmul i32 %p_reload806_read, i32 %k_val_12" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 469 'fmul' 'mul102_12_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 470 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_13_i_i_i = fmul i32 %p_reload805_read, i32 %k_val_13" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 470 'fmul' 'mul102_13_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 471 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_14_i_i_i = fmul i32 %p_reload804_read, i32 %k_val_14" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 471 'fmul' 'mul102_14_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 472 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_15_i_i_i = fmul i32 %p_reload803_read, i32 %k_val_15" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 472 'fmul' 'mul102_15_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 473 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_16_i_i_i = muxlogic i32 %p_reload802_read"   --->   Operation 473 'muxlogic' 'muxLogicI0_to_mul102_16_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_4 : Operation 474 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_16_i_i_i = muxlogic i32 %k_val_16"   --->   Operation 474 'muxlogic' 'muxLogicI1_to_mul102_16_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_4 : Operation 475 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_17_i_i_i = muxlogic i32 %p_reload801_read"   --->   Operation 475 'muxlogic' 'muxLogicI0_to_mul102_17_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_4 : Operation 476 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_17_i_i_i = muxlogic i32 %k_val_17"   --->   Operation 476 'muxlogic' 'muxLogicI1_to_mul102_17_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_4 : Operation 477 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_18_i_i_i = muxlogic i32 %p_reload800_read"   --->   Operation 477 'muxlogic' 'muxLogicI0_to_mul102_18_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_4 : Operation 478 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_18_i_i_i = muxlogic i32 %k_val_18"   --->   Operation 478 'muxlogic' 'muxLogicI1_to_mul102_18_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_4 : Operation 479 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_19_i_i_i = muxlogic i32 %p_reload799_read"   --->   Operation 479 'muxlogic' 'muxLogicI0_to_mul102_19_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_4 : Operation 480 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_19_i_i_i = muxlogic i32 %k_val_19"   --->   Operation 480 'muxlogic' 'muxLogicI1_to_mul102_19_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_4 : Operation 481 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_20_i_i_i = muxlogic i32 %p_reload798_read"   --->   Operation 481 'muxlogic' 'muxLogicI0_to_mul102_20_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_4 : Operation 482 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_20_i_i_i = muxlogic i32 %k_val_20"   --->   Operation 482 'muxlogic' 'muxLogicI1_to_mul102_20_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_4 : Operation 483 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_21_i_i_i = muxlogic i32 %p_reload797_read"   --->   Operation 483 'muxlogic' 'muxLogicI0_to_mul102_21_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_4 : Operation 484 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_21_i_i_i = muxlogic i32 %k_val_21"   --->   Operation 484 'muxlogic' 'muxLogicI1_to_mul102_21_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_4 : Operation 485 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_22_i_i_i = muxlogic i32 %p_reload796_read"   --->   Operation 485 'muxlogic' 'muxLogicI0_to_mul102_22_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_4 : Operation 486 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_22_i_i_i = muxlogic i32 %k_val_22"   --->   Operation 486 'muxlogic' 'muxLogicI1_to_mul102_22_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_4 : Operation 487 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_23_i_i_i = muxlogic i32 %p_reload795_read"   --->   Operation 487 'muxlogic' 'muxLogicI0_to_mul102_23_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_4 : Operation 488 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_23_i_i_i = muxlogic i32 %k_val_23"   --->   Operation 488 'muxlogic' 'muxLogicI1_to_mul102_23_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_4 : Operation 489 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_32 = load i12 %k_cache_local_0_i_i_addr_4" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 489 'load' 'k_val_32' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 490 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_33 = load i12 %k_cache_local_1_i_i_addr_4" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 490 'load' 'k_val_33' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 491 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_34 = load i12 %k_cache_local_2_i_i_addr_4" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 491 'load' 'k_val_34' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 492 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_35 = load i12 %k_cache_local_3_i_i_addr_4" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 492 'load' 'k_val_35' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 493 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_36 = load i12 %k_cache_local_4_i_i_addr_4" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 493 'load' 'k_val_36' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 494 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_37 = load i12 %k_cache_local_5_i_i_addr_4" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 494 'load' 'k_val_37' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 495 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_38 = load i12 %k_cache_local_6_i_i_addr_4" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 495 'load' 'k_val_38' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 496 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_39 = load i12 %k_cache_local_7_i_i_addr_4" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 496 'load' 'k_val_39' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 497 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_40 = load i12 %k_cache_local_0_i_i_addr_5" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 497 'load' 'k_val_40' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 498 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_41 = load i12 %k_cache_local_1_i_i_addr_5" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 498 'load' 'k_val_41' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 499 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_42 = load i12 %k_cache_local_2_i_i_addr_5" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 499 'load' 'k_val_42' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 500 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_43 = load i12 %k_cache_local_3_i_i_addr_5" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 500 'load' 'k_val_43' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 501 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_44 = load i12 %k_cache_local_4_i_i_addr_5" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 501 'load' 'k_val_44' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 502 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_45 = load i12 %k_cache_local_5_i_i_addr_5" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 502 'load' 'k_val_45' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 503 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_46 = load i12 %k_cache_local_6_i_i_addr_5" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 503 'load' 'k_val_46' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 504 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_47 = load i12 %k_cache_local_7_i_i_addr_5" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 504 'load' 'k_val_47' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 505 [1/1] (0.00ns)   --->   "%or_ln101_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln101, i3 6" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 505 'bitconcatenate' 'or_ln101_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln101_6 = zext i12 %or_ln101_5" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 506 'zext' 'zext_ln101_6' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 507 [1/1] (0.00ns)   --->   "%k_cache_local_0_i_i_addr_6 = getelementptr i32 %k_cache_local_0_i_i, i64 0, i64 %zext_ln101_6" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 507 'getelementptr' 'k_cache_local_0_i_i_addr_6' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 508 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_48 = muxlogic i12 %k_cache_local_0_i_i_addr_6"   --->   Operation 508 'muxlogic' 'muxLogicRAMAddr_to_k_val_48' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 509 [2/2] (0.75ns)   --->   "%k_val_48 = load i12 %k_cache_local_0_i_i_addr_6" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 509 'load' 'k_val_48' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 510 [1/1] (0.00ns)   --->   "%k_cache_local_1_i_i_addr_6 = getelementptr i32 %k_cache_local_1_i_i, i64 0, i64 %zext_ln101_6" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 510 'getelementptr' 'k_cache_local_1_i_i_addr_6' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 511 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_49 = muxlogic i12 %k_cache_local_1_i_i_addr_6"   --->   Operation 511 'muxlogic' 'muxLogicRAMAddr_to_k_val_49' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 512 [2/2] (0.75ns)   --->   "%k_val_49 = load i12 %k_cache_local_1_i_i_addr_6" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 512 'load' 'k_val_49' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 513 [1/1] (0.00ns)   --->   "%k_cache_local_2_i_i_addr_6 = getelementptr i32 %k_cache_local_2_i_i, i64 0, i64 %zext_ln101_6" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 513 'getelementptr' 'k_cache_local_2_i_i_addr_6' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 514 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_50 = muxlogic i12 %k_cache_local_2_i_i_addr_6"   --->   Operation 514 'muxlogic' 'muxLogicRAMAddr_to_k_val_50' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 515 [2/2] (0.75ns)   --->   "%k_val_50 = load i12 %k_cache_local_2_i_i_addr_6" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 515 'load' 'k_val_50' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 516 [1/1] (0.00ns)   --->   "%k_cache_local_3_i_i_addr_6 = getelementptr i32 %k_cache_local_3_i_i, i64 0, i64 %zext_ln101_6" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 516 'getelementptr' 'k_cache_local_3_i_i_addr_6' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 517 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_51 = muxlogic i12 %k_cache_local_3_i_i_addr_6"   --->   Operation 517 'muxlogic' 'muxLogicRAMAddr_to_k_val_51' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 518 [2/2] (0.75ns)   --->   "%k_val_51 = load i12 %k_cache_local_3_i_i_addr_6" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 518 'load' 'k_val_51' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 519 [1/1] (0.00ns)   --->   "%k_cache_local_4_i_i_addr_6 = getelementptr i32 %k_cache_local_4_i_i, i64 0, i64 %zext_ln101_6" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 519 'getelementptr' 'k_cache_local_4_i_i_addr_6' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 520 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_52 = muxlogic i12 %k_cache_local_4_i_i_addr_6"   --->   Operation 520 'muxlogic' 'muxLogicRAMAddr_to_k_val_52' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 521 [2/2] (0.75ns)   --->   "%k_val_52 = load i12 %k_cache_local_4_i_i_addr_6" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 521 'load' 'k_val_52' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 522 [1/1] (0.00ns)   --->   "%k_cache_local_5_i_i_addr_6 = getelementptr i32 %k_cache_local_5_i_i, i64 0, i64 %zext_ln101_6" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 522 'getelementptr' 'k_cache_local_5_i_i_addr_6' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 523 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_53 = muxlogic i12 %k_cache_local_5_i_i_addr_6"   --->   Operation 523 'muxlogic' 'muxLogicRAMAddr_to_k_val_53' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 524 [2/2] (0.75ns)   --->   "%k_val_53 = load i12 %k_cache_local_5_i_i_addr_6" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 524 'load' 'k_val_53' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 525 [1/1] (0.00ns)   --->   "%k_cache_local_6_i_i_addr_6 = getelementptr i32 %k_cache_local_6_i_i, i64 0, i64 %zext_ln101_6" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 525 'getelementptr' 'k_cache_local_6_i_i_addr_6' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 526 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_54 = muxlogic i12 %k_cache_local_6_i_i_addr_6"   --->   Operation 526 'muxlogic' 'muxLogicRAMAddr_to_k_val_54' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 527 [2/2] (0.75ns)   --->   "%k_val_54 = load i12 %k_cache_local_6_i_i_addr_6" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 527 'load' 'k_val_54' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 528 [1/1] (0.00ns)   --->   "%k_cache_local_7_i_i_addr_6 = getelementptr i32 %k_cache_local_7_i_i, i64 0, i64 %zext_ln101_6" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 528 'getelementptr' 'k_cache_local_7_i_i_addr_6' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 529 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_55 = muxlogic i12 %k_cache_local_7_i_i_addr_6"   --->   Operation 529 'muxlogic' 'muxLogicRAMAddr_to_k_val_55' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 530 [2/2] (0.75ns)   --->   "%k_val_55 = load i12 %k_cache_local_7_i_i_addr_6" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 530 'load' 'k_val_55' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 531 [1/1] (0.00ns)   --->   "%or_ln101_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln101, i3 7" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 531 'bitconcatenate' 'or_ln101_6' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln101_7 = zext i12 %or_ln101_6" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 532 'zext' 'zext_ln101_7' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 533 [1/1] (0.00ns)   --->   "%k_cache_local_0_i_i_addr_7 = getelementptr i32 %k_cache_local_0_i_i, i64 0, i64 %zext_ln101_7" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 533 'getelementptr' 'k_cache_local_0_i_i_addr_7' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 534 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_56 = muxlogic i12 %k_cache_local_0_i_i_addr_7"   --->   Operation 534 'muxlogic' 'muxLogicRAMAddr_to_k_val_56' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 535 [2/2] (0.75ns)   --->   "%k_val_56 = load i12 %k_cache_local_0_i_i_addr_7" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 535 'load' 'k_val_56' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 536 [1/1] (0.00ns)   --->   "%k_cache_local_1_i_i_addr_7 = getelementptr i32 %k_cache_local_1_i_i, i64 0, i64 %zext_ln101_7" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 536 'getelementptr' 'k_cache_local_1_i_i_addr_7' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 537 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_57 = muxlogic i12 %k_cache_local_1_i_i_addr_7"   --->   Operation 537 'muxlogic' 'muxLogicRAMAddr_to_k_val_57' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 538 [2/2] (0.75ns)   --->   "%k_val_57 = load i12 %k_cache_local_1_i_i_addr_7" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 538 'load' 'k_val_57' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 539 [1/1] (0.00ns)   --->   "%k_cache_local_2_i_i_addr_7 = getelementptr i32 %k_cache_local_2_i_i, i64 0, i64 %zext_ln101_7" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 539 'getelementptr' 'k_cache_local_2_i_i_addr_7' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 540 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_58 = muxlogic i12 %k_cache_local_2_i_i_addr_7"   --->   Operation 540 'muxlogic' 'muxLogicRAMAddr_to_k_val_58' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 541 [2/2] (0.75ns)   --->   "%k_val_58 = load i12 %k_cache_local_2_i_i_addr_7" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 541 'load' 'k_val_58' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 542 [1/1] (0.00ns)   --->   "%k_cache_local_3_i_i_addr_7 = getelementptr i32 %k_cache_local_3_i_i, i64 0, i64 %zext_ln101_7" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 542 'getelementptr' 'k_cache_local_3_i_i_addr_7' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 543 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_59 = muxlogic i12 %k_cache_local_3_i_i_addr_7"   --->   Operation 543 'muxlogic' 'muxLogicRAMAddr_to_k_val_59' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 544 [2/2] (0.75ns)   --->   "%k_val_59 = load i12 %k_cache_local_3_i_i_addr_7" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 544 'load' 'k_val_59' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 545 [1/1] (0.00ns)   --->   "%k_cache_local_4_i_i_addr_7 = getelementptr i32 %k_cache_local_4_i_i, i64 0, i64 %zext_ln101_7" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 545 'getelementptr' 'k_cache_local_4_i_i_addr_7' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 546 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_60 = muxlogic i12 %k_cache_local_4_i_i_addr_7"   --->   Operation 546 'muxlogic' 'muxLogicRAMAddr_to_k_val_60' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 547 [2/2] (0.75ns)   --->   "%k_val_60 = load i12 %k_cache_local_4_i_i_addr_7" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 547 'load' 'k_val_60' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 548 [1/1] (0.00ns)   --->   "%k_cache_local_5_i_i_addr_7 = getelementptr i32 %k_cache_local_5_i_i, i64 0, i64 %zext_ln101_7" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 548 'getelementptr' 'k_cache_local_5_i_i_addr_7' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 549 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_61 = muxlogic i12 %k_cache_local_5_i_i_addr_7"   --->   Operation 549 'muxlogic' 'muxLogicRAMAddr_to_k_val_61' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 550 [2/2] (0.75ns)   --->   "%k_val_61 = load i12 %k_cache_local_5_i_i_addr_7" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 550 'load' 'k_val_61' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 551 [1/1] (0.00ns)   --->   "%k_cache_local_6_i_i_addr_7 = getelementptr i32 %k_cache_local_6_i_i, i64 0, i64 %zext_ln101_7" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 551 'getelementptr' 'k_cache_local_6_i_i_addr_7' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 552 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_62 = muxlogic i12 %k_cache_local_6_i_i_addr_7"   --->   Operation 552 'muxlogic' 'muxLogicRAMAddr_to_k_val_62' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 553 [2/2] (0.75ns)   --->   "%k_val_62 = load i12 %k_cache_local_6_i_i_addr_7" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 553 'load' 'k_val_62' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 554 [1/1] (0.00ns)   --->   "%k_cache_local_7_i_i_addr_7 = getelementptr i32 %k_cache_local_7_i_i, i64 0, i64 %zext_ln101_7" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 554 'getelementptr' 'k_cache_local_7_i_i_addr_7' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 555 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_k_val_63 = muxlogic i12 %k_cache_local_7_i_i_addr_7"   --->   Operation 555 'muxlogic' 'muxLogicRAMAddr_to_k_val_63' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 556 [2/2] (0.75ns)   --->   "%k_val_63 = load i12 %k_cache_local_7_i_i_addr_7" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 556 'load' 'k_val_63' <Predicate = (!icmp_ln95)> <Delay = 0.75> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 2.08>
ST_5 : Operation 557 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_i_i_i = fmul i32 %p_reload818_read, i32 %k_val" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 557 'fmul' 'mul102_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 558 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 558 'specfucore' 'specfucore_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 559 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot = muxlogic i32 %mul102_i_i_i"   --->   Operation 559 'muxlogic' 'muxLogicI0_to_dot' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_5 : Operation 560 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot = muxlogic i32 0"   --->   Operation 560 'muxlogic' 'muxLogicI1_to_dot' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_5 : Operation 561 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_1_i_i_i = fmul i32 %p_reload817_read, i32 %k_val_1" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 561 'fmul' 'mul102_1_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 562 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_1_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 562 'specfucore' 'specfucore_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 563 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_2_i_i_i = fmul i32 %p_reload816_read, i32 %k_val_2" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 563 'fmul' 'mul102_2_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 564 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_2_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 564 'specfucore' 'specfucore_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 565 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_3_i_i_i = fmul i32 %p_reload815_read, i32 %k_val_3" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 565 'fmul' 'mul102_3_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 566 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_3_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 566 'specfucore' 'specfucore_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 567 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_4_i_i_i = fmul i32 %p_reload814_read, i32 %k_val_4" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 567 'fmul' 'mul102_4_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 568 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_4_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 568 'specfucore' 'specfucore_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 569 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_5_i_i_i = fmul i32 %p_reload813_read, i32 %k_val_5" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 569 'fmul' 'mul102_5_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 570 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_5_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 570 'specfucore' 'specfucore_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 571 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_6_i_i_i = fmul i32 %p_reload812_read, i32 %k_val_6" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 571 'fmul' 'mul102_6_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 572 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_6_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 572 'specfucore' 'specfucore_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 573 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_7_i_i_i = fmul i32 %p_reload811_read, i32 %k_val_7" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 573 'fmul' 'mul102_7_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 574 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_7_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 574 'specfucore' 'specfucore_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_5 : Operation 575 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_8_i_i_i = fmul i32 %p_reload810_read, i32 %k_val_8" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 575 'fmul' 'mul102_8_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 576 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_9_i_i_i = fmul i32 %p_reload809_read, i32 %k_val_9" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 576 'fmul' 'mul102_9_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 577 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_10_i_i_i = fmul i32 %p_reload808_read, i32 %k_val_10" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 577 'fmul' 'mul102_10_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 578 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_11_i_i_i = fmul i32 %p_reload807_read, i32 %k_val_11" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 578 'fmul' 'mul102_11_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 579 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_12_i_i_i = fmul i32 %p_reload806_read, i32 %k_val_12" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 579 'fmul' 'mul102_12_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 580 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_13_i_i_i = fmul i32 %p_reload805_read, i32 %k_val_13" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 580 'fmul' 'mul102_13_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 581 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_14_i_i_i = fmul i32 %p_reload804_read, i32 %k_val_14" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 581 'fmul' 'mul102_14_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 582 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_15_i_i_i = fmul i32 %p_reload803_read, i32 %k_val_15" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 582 'fmul' 'mul102_15_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 583 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_16_i_i_i = fmul i32 %p_reload802_read, i32 %k_val_16" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 583 'fmul' 'mul102_16_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 584 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_17_i_i_i = fmul i32 %p_reload801_read, i32 %k_val_17" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 584 'fmul' 'mul102_17_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 585 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_18_i_i_i = fmul i32 %p_reload800_read, i32 %k_val_18" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 585 'fmul' 'mul102_18_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 586 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_19_i_i_i = fmul i32 %p_reload799_read, i32 %k_val_19" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 586 'fmul' 'mul102_19_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 587 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_20_i_i_i = fmul i32 %p_reload798_read, i32 %k_val_20" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 587 'fmul' 'mul102_20_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 588 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_21_i_i_i = fmul i32 %p_reload797_read, i32 %k_val_21" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 588 'fmul' 'mul102_21_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 589 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_22_i_i_i = fmul i32 %p_reload796_read, i32 %k_val_22" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 589 'fmul' 'mul102_22_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 590 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_23_i_i_i = fmul i32 %p_reload795_read, i32 %k_val_23" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 590 'fmul' 'mul102_23_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 591 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_24_i_i_i = muxlogic i32 %p_reload794_read"   --->   Operation 591 'muxlogic' 'muxLogicI0_to_mul102_24_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_5 : Operation 592 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_24_i_i_i = muxlogic i32 %k_val_24"   --->   Operation 592 'muxlogic' 'muxLogicI1_to_mul102_24_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_5 : Operation 593 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_25_i_i_i = muxlogic i32 %p_reload793_read"   --->   Operation 593 'muxlogic' 'muxLogicI0_to_mul102_25_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_5 : Operation 594 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_25_i_i_i = muxlogic i32 %k_val_25"   --->   Operation 594 'muxlogic' 'muxLogicI1_to_mul102_25_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_5 : Operation 595 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_26_i_i_i = muxlogic i32 %p_reload792_read"   --->   Operation 595 'muxlogic' 'muxLogicI0_to_mul102_26_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_5 : Operation 596 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_26_i_i_i = muxlogic i32 %k_val_26"   --->   Operation 596 'muxlogic' 'muxLogicI1_to_mul102_26_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_5 : Operation 597 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_27_i_i_i = muxlogic i32 %p_reload791_read"   --->   Operation 597 'muxlogic' 'muxLogicI0_to_mul102_27_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_5 : Operation 598 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_27_i_i_i = muxlogic i32 %k_val_27"   --->   Operation 598 'muxlogic' 'muxLogicI1_to_mul102_27_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_5 : Operation 599 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_28_i_i_i = muxlogic i32 %p_reload790_read"   --->   Operation 599 'muxlogic' 'muxLogicI0_to_mul102_28_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_5 : Operation 600 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_28_i_i_i = muxlogic i32 %k_val_28"   --->   Operation 600 'muxlogic' 'muxLogicI1_to_mul102_28_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_5 : Operation 601 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_29_i_i_i = muxlogic i32 %p_reload789_read"   --->   Operation 601 'muxlogic' 'muxLogicI0_to_mul102_29_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_5 : Operation 602 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_29_i_i_i = muxlogic i32 %k_val_29"   --->   Operation 602 'muxlogic' 'muxLogicI1_to_mul102_29_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_5 : Operation 603 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_30_i_i_i = muxlogic i32 %p_reload788_read"   --->   Operation 603 'muxlogic' 'muxLogicI0_to_mul102_30_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_5 : Operation 604 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_30_i_i_i = muxlogic i32 %k_val_30"   --->   Operation 604 'muxlogic' 'muxLogicI1_to_mul102_30_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_5 : Operation 605 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_31_i_i_i = muxlogic i32 %p_reload787_read"   --->   Operation 605 'muxlogic' 'muxLogicI0_to_mul102_31_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_5 : Operation 606 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_31_i_i_i = muxlogic i32 %k_val_31"   --->   Operation 606 'muxlogic' 'muxLogicI1_to_mul102_31_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_5 : Operation 607 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_48 = load i12 %k_cache_local_0_i_i_addr_6" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 607 'load' 'k_val_48' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 608 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_49 = load i12 %k_cache_local_1_i_i_addr_6" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 608 'load' 'k_val_49' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 609 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_50 = load i12 %k_cache_local_2_i_i_addr_6" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 609 'load' 'k_val_50' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 610 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_51 = load i12 %k_cache_local_3_i_i_addr_6" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 610 'load' 'k_val_51' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 611 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_52 = load i12 %k_cache_local_4_i_i_addr_6" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 611 'load' 'k_val_52' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 612 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_53 = load i12 %k_cache_local_5_i_i_addr_6" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 612 'load' 'k_val_53' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 613 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_54 = load i12 %k_cache_local_6_i_i_addr_6" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 613 'load' 'k_val_54' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 614 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_55 = load i12 %k_cache_local_7_i_i_addr_6" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 614 'load' 'k_val_55' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 615 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_56 = load i12 %k_cache_local_0_i_i_addr_7" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 615 'load' 'k_val_56' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 616 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_57 = load i12 %k_cache_local_1_i_i_addr_7" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 616 'load' 'k_val_57' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 617 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_58 = load i12 %k_cache_local_2_i_i_addr_7" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 617 'load' 'k_val_58' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 618 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_59 = load i12 %k_cache_local_3_i_i_addr_7" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 618 'load' 'k_val_59' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 619 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_60 = load i12 %k_cache_local_4_i_i_addr_7" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 619 'load' 'k_val_60' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 620 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_61 = load i12 %k_cache_local_5_i_i_addr_7" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 620 'load' 'k_val_61' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 621 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_62 = load i12 %k_cache_local_6_i_i_addr_7" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 621 'load' 'k_val_62' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 622 [1/2] ( I:0.89ns O:0.89ns )   --->   "%k_val_63 = load i12 %k_cache_local_7_i_i_addr_7" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 622 'load' 'k_val_63' <Predicate = (!icmp_ln95)> <Delay = 0.89> <CoreInst = "RAM_1WnR">   --->   Core 87 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.89> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 2.08>
ST_6 : Operation 623 [1/1] (1.92ns) (share mux size 66)   --->   "%dot = fadd i32 %mul102_i_i_i, i32 0" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 623 'fadd' 'dot' <Predicate = (!icmp_ln95)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 624 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_8_i_i_i = fmul i32 %p_reload810_read, i32 %k_val_8" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 624 'fmul' 'mul102_8_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 625 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_8_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 625 'specfucore' 'specfucore_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 626 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_9_i_i_i = fmul i32 %p_reload809_read, i32 %k_val_9" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 626 'fmul' 'mul102_9_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 627 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_9_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 627 'specfucore' 'specfucore_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 628 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_10_i_i_i = fmul i32 %p_reload808_read, i32 %k_val_10" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 628 'fmul' 'mul102_10_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 629 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_10_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 629 'specfucore' 'specfucore_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 630 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_11_i_i_i = fmul i32 %p_reload807_read, i32 %k_val_11" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 630 'fmul' 'mul102_11_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 631 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_11_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 631 'specfucore' 'specfucore_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 632 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_12_i_i_i = fmul i32 %p_reload806_read, i32 %k_val_12" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 632 'fmul' 'mul102_12_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 633 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_12_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 633 'specfucore' 'specfucore_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 634 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_13_i_i_i = fmul i32 %p_reload805_read, i32 %k_val_13" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 634 'fmul' 'mul102_13_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 635 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_13_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 635 'specfucore' 'specfucore_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 636 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_14_i_i_i = fmul i32 %p_reload804_read, i32 %k_val_14" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 636 'fmul' 'mul102_14_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 637 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_14_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 637 'specfucore' 'specfucore_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 638 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_15_i_i_i = fmul i32 %p_reload803_read, i32 %k_val_15" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 638 'fmul' 'mul102_15_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 639 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_15_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 639 'specfucore' 'specfucore_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_6 : Operation 640 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_16_i_i_i = fmul i32 %p_reload802_read, i32 %k_val_16" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 640 'fmul' 'mul102_16_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 641 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_17_i_i_i = fmul i32 %p_reload801_read, i32 %k_val_17" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 641 'fmul' 'mul102_17_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 642 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_18_i_i_i = fmul i32 %p_reload800_read, i32 %k_val_18" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 642 'fmul' 'mul102_18_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 643 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_19_i_i_i = fmul i32 %p_reload799_read, i32 %k_val_19" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 643 'fmul' 'mul102_19_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 644 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_20_i_i_i = fmul i32 %p_reload798_read, i32 %k_val_20" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 644 'fmul' 'mul102_20_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 645 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_21_i_i_i = fmul i32 %p_reload797_read, i32 %k_val_21" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 645 'fmul' 'mul102_21_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 646 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_22_i_i_i = fmul i32 %p_reload796_read, i32 %k_val_22" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 646 'fmul' 'mul102_22_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 647 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_23_i_i_i = fmul i32 %p_reload795_read, i32 %k_val_23" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 647 'fmul' 'mul102_23_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 648 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_24_i_i_i = fmul i32 %p_reload794_read, i32 %k_val_24" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 648 'fmul' 'mul102_24_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 649 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_25_i_i_i = fmul i32 %p_reload793_read, i32 %k_val_25" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 649 'fmul' 'mul102_25_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 650 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_26_i_i_i = fmul i32 %p_reload792_read, i32 %k_val_26" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 650 'fmul' 'mul102_26_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 651 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_27_i_i_i = fmul i32 %p_reload791_read, i32 %k_val_27" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 651 'fmul' 'mul102_27_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 652 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_28_i_i_i = fmul i32 %p_reload790_read, i32 %k_val_28" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 652 'fmul' 'mul102_28_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 653 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_29_i_i_i = fmul i32 %p_reload789_read, i32 %k_val_29" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 653 'fmul' 'mul102_29_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 654 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_30_i_i_i = fmul i32 %p_reload788_read, i32 %k_val_30" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 654 'fmul' 'mul102_30_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 655 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_31_i_i_i = fmul i32 %p_reload787_read, i32 %k_val_31" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 655 'fmul' 'mul102_31_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 656 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_32_i_i_i = muxlogic i32 %p_reload786_read"   --->   Operation 656 'muxlogic' 'muxLogicI0_to_mul102_32_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_6 : Operation 657 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_32_i_i_i = muxlogic i32 %k_val_32"   --->   Operation 657 'muxlogic' 'muxLogicI1_to_mul102_32_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_6 : Operation 658 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_33_i_i_i = muxlogic i32 %p_reload785_read"   --->   Operation 658 'muxlogic' 'muxLogicI0_to_mul102_33_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_6 : Operation 659 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_33_i_i_i = muxlogic i32 %k_val_33"   --->   Operation 659 'muxlogic' 'muxLogicI1_to_mul102_33_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_6 : Operation 660 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_34_i_i_i = muxlogic i32 %p_reload784_read"   --->   Operation 660 'muxlogic' 'muxLogicI0_to_mul102_34_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_6 : Operation 661 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_34_i_i_i = muxlogic i32 %k_val_34"   --->   Operation 661 'muxlogic' 'muxLogicI1_to_mul102_34_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_6 : Operation 662 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_35_i_i_i = muxlogic i32 %p_reload783_read"   --->   Operation 662 'muxlogic' 'muxLogicI0_to_mul102_35_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_6 : Operation 663 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_35_i_i_i = muxlogic i32 %k_val_35"   --->   Operation 663 'muxlogic' 'muxLogicI1_to_mul102_35_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_6 : Operation 664 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_36_i_i_i = muxlogic i32 %p_reload782_read"   --->   Operation 664 'muxlogic' 'muxLogicI0_to_mul102_36_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_6 : Operation 665 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_36_i_i_i = muxlogic i32 %k_val_36"   --->   Operation 665 'muxlogic' 'muxLogicI1_to_mul102_36_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_6 : Operation 666 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_37_i_i_i = muxlogic i32 %p_reload781_read"   --->   Operation 666 'muxlogic' 'muxLogicI0_to_mul102_37_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_6 : Operation 667 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_37_i_i_i = muxlogic i32 %k_val_37"   --->   Operation 667 'muxlogic' 'muxLogicI1_to_mul102_37_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_6 : Operation 668 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_38_i_i_i = muxlogic i32 %p_reload780_read"   --->   Operation 668 'muxlogic' 'muxLogicI0_to_mul102_38_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_6 : Operation 669 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_38_i_i_i = muxlogic i32 %k_val_38"   --->   Operation 669 'muxlogic' 'muxLogicI1_to_mul102_38_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_6 : Operation 670 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_39_i_i_i = muxlogic i32 %p_reload779_read"   --->   Operation 670 'muxlogic' 'muxLogicI0_to_mul102_39_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_6 : Operation 671 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_39_i_i_i = muxlogic i32 %k_val_39"   --->   Operation 671 'muxlogic' 'muxLogicI1_to_mul102_39_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>

State 7 <SV = 6> <Delay = 2.08>
ST_7 : Operation 672 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_1 = muxlogic i32 %dot"   --->   Operation 672 'muxlogic' 'muxLogicI0_to_dot_1' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_7 : Operation 673 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_1 = muxlogic i32 %mul102_1_i_i_i"   --->   Operation 673 'muxlogic' 'muxLogicI1_to_dot_1' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_7 : Operation 674 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_16_i_i_i = fmul i32 %p_reload802_read, i32 %k_val_16" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 674 'fmul' 'mul102_16_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 675 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_16_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 675 'specfucore' 'specfucore_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 676 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_17_i_i_i = fmul i32 %p_reload801_read, i32 %k_val_17" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 676 'fmul' 'mul102_17_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 677 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_17_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 677 'specfucore' 'specfucore_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 678 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_18_i_i_i = fmul i32 %p_reload800_read, i32 %k_val_18" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 678 'fmul' 'mul102_18_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 679 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_18_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 679 'specfucore' 'specfucore_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 680 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_19_i_i_i = fmul i32 %p_reload799_read, i32 %k_val_19" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 680 'fmul' 'mul102_19_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 681 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_19_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 681 'specfucore' 'specfucore_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 682 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_20_i_i_i = fmul i32 %p_reload798_read, i32 %k_val_20" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 682 'fmul' 'mul102_20_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 683 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_20_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 683 'specfucore' 'specfucore_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 684 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_21_i_i_i = fmul i32 %p_reload797_read, i32 %k_val_21" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 684 'fmul' 'mul102_21_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 685 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_21_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 685 'specfucore' 'specfucore_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 686 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_22_i_i_i = fmul i32 %p_reload796_read, i32 %k_val_22" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 686 'fmul' 'mul102_22_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 687 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_22_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 687 'specfucore' 'specfucore_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 688 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_23_i_i_i = fmul i32 %p_reload795_read, i32 %k_val_23" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 688 'fmul' 'mul102_23_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 689 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_23_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 689 'specfucore' 'specfucore_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_7 : Operation 690 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_24_i_i_i = fmul i32 %p_reload794_read, i32 %k_val_24" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 690 'fmul' 'mul102_24_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 691 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_25_i_i_i = fmul i32 %p_reload793_read, i32 %k_val_25" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 691 'fmul' 'mul102_25_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 692 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_26_i_i_i = fmul i32 %p_reload792_read, i32 %k_val_26" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 692 'fmul' 'mul102_26_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 693 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_27_i_i_i = fmul i32 %p_reload791_read, i32 %k_val_27" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 693 'fmul' 'mul102_27_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 694 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_28_i_i_i = fmul i32 %p_reload790_read, i32 %k_val_28" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 694 'fmul' 'mul102_28_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 695 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_29_i_i_i = fmul i32 %p_reload789_read, i32 %k_val_29" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 695 'fmul' 'mul102_29_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 696 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_30_i_i_i = fmul i32 %p_reload788_read, i32 %k_val_30" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 696 'fmul' 'mul102_30_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 697 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_31_i_i_i = fmul i32 %p_reload787_read, i32 %k_val_31" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 697 'fmul' 'mul102_31_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 698 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_32_i_i_i = fmul i32 %p_reload786_read, i32 %k_val_32" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 698 'fmul' 'mul102_32_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 699 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_33_i_i_i = fmul i32 %p_reload785_read, i32 %k_val_33" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 699 'fmul' 'mul102_33_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 700 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_34_i_i_i = fmul i32 %p_reload784_read, i32 %k_val_34" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 700 'fmul' 'mul102_34_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 701 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_35_i_i_i = fmul i32 %p_reload783_read, i32 %k_val_35" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 701 'fmul' 'mul102_35_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 702 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_36_i_i_i = fmul i32 %p_reload782_read, i32 %k_val_36" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 702 'fmul' 'mul102_36_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 703 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_37_i_i_i = fmul i32 %p_reload781_read, i32 %k_val_37" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 703 'fmul' 'mul102_37_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 704 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_38_i_i_i = fmul i32 %p_reload780_read, i32 %k_val_38" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 704 'fmul' 'mul102_38_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 705 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_39_i_i_i = fmul i32 %p_reload779_read, i32 %k_val_39" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 705 'fmul' 'mul102_39_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 706 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_40_i_i_i = muxlogic i32 %p_reload778_read"   --->   Operation 706 'muxlogic' 'muxLogicI0_to_mul102_40_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_7 : Operation 707 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_40_i_i_i = muxlogic i32 %k_val_40"   --->   Operation 707 'muxlogic' 'muxLogicI1_to_mul102_40_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_7 : Operation 708 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_41_i_i_i = muxlogic i32 %p_reload777_read"   --->   Operation 708 'muxlogic' 'muxLogicI0_to_mul102_41_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_7 : Operation 709 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_41_i_i_i = muxlogic i32 %k_val_41"   --->   Operation 709 'muxlogic' 'muxLogicI1_to_mul102_41_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_7 : Operation 710 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_42_i_i_i = muxlogic i32 %p_reload776_read"   --->   Operation 710 'muxlogic' 'muxLogicI0_to_mul102_42_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_7 : Operation 711 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_42_i_i_i = muxlogic i32 %k_val_42"   --->   Operation 711 'muxlogic' 'muxLogicI1_to_mul102_42_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_7 : Operation 712 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_43_i_i_i = muxlogic i32 %p_reload775_read"   --->   Operation 712 'muxlogic' 'muxLogicI0_to_mul102_43_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_7 : Operation 713 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_43_i_i_i = muxlogic i32 %k_val_43"   --->   Operation 713 'muxlogic' 'muxLogicI1_to_mul102_43_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_7 : Operation 714 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_44_i_i_i = muxlogic i32 %p_reload774_read"   --->   Operation 714 'muxlogic' 'muxLogicI0_to_mul102_44_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_7 : Operation 715 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_44_i_i_i = muxlogic i32 %k_val_44"   --->   Operation 715 'muxlogic' 'muxLogicI1_to_mul102_44_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_7 : Operation 716 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_45_i_i_i = muxlogic i32 %p_reload773_read"   --->   Operation 716 'muxlogic' 'muxLogicI0_to_mul102_45_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_7 : Operation 717 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_45_i_i_i = muxlogic i32 %k_val_45"   --->   Operation 717 'muxlogic' 'muxLogicI1_to_mul102_45_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_7 : Operation 718 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_46_i_i_i = muxlogic i32 %p_reload772_read"   --->   Operation 718 'muxlogic' 'muxLogicI0_to_mul102_46_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_7 : Operation 719 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_46_i_i_i = muxlogic i32 %k_val_46"   --->   Operation 719 'muxlogic' 'muxLogicI1_to_mul102_46_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_7 : Operation 720 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_47_i_i_i = muxlogic i32 %p_reload771_read"   --->   Operation 720 'muxlogic' 'muxLogicI0_to_mul102_47_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_7 : Operation 721 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_47_i_i_i = muxlogic i32 %k_val_47"   --->   Operation 721 'muxlogic' 'muxLogicI1_to_mul102_47_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>

State 8 <SV = 7> <Delay = 2.08>
ST_8 : Operation 722 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_1 = fadd i32 %dot, i32 %mul102_1_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 722 'fadd' 'dot_1' <Predicate = (!icmp_ln95)> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 723 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_24_i_i_i = fmul i32 %p_reload794_read, i32 %k_val_24" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 723 'fmul' 'mul102_24_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 724 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_24_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 724 'specfucore' 'specfucore_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 725 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_25_i_i_i = fmul i32 %p_reload793_read, i32 %k_val_25" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 725 'fmul' 'mul102_25_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 726 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_25_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 726 'specfucore' 'specfucore_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 727 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_26_i_i_i = fmul i32 %p_reload792_read, i32 %k_val_26" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 727 'fmul' 'mul102_26_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 728 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_26_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 728 'specfucore' 'specfucore_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 729 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_27_i_i_i = fmul i32 %p_reload791_read, i32 %k_val_27" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 729 'fmul' 'mul102_27_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 730 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_27_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 730 'specfucore' 'specfucore_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 731 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_28_i_i_i = fmul i32 %p_reload790_read, i32 %k_val_28" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 731 'fmul' 'mul102_28_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 732 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_28_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 732 'specfucore' 'specfucore_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 733 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_29_i_i_i = fmul i32 %p_reload789_read, i32 %k_val_29" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 733 'fmul' 'mul102_29_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 734 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_29_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 734 'specfucore' 'specfucore_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 735 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_30_i_i_i = fmul i32 %p_reload788_read, i32 %k_val_30" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 735 'fmul' 'mul102_30_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 736 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_30_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 736 'specfucore' 'specfucore_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 737 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_31_i_i_i = fmul i32 %p_reload787_read, i32 %k_val_31" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 737 'fmul' 'mul102_31_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 738 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_31_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 738 'specfucore' 'specfucore_ln102' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_8 : Operation 739 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_32_i_i_i = fmul i32 %p_reload786_read, i32 %k_val_32" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 739 'fmul' 'mul102_32_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 740 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_33_i_i_i = fmul i32 %p_reload785_read, i32 %k_val_33" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 740 'fmul' 'mul102_33_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 741 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_34_i_i_i = fmul i32 %p_reload784_read, i32 %k_val_34" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 741 'fmul' 'mul102_34_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 742 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_35_i_i_i = fmul i32 %p_reload783_read, i32 %k_val_35" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 742 'fmul' 'mul102_35_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 743 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_36_i_i_i = fmul i32 %p_reload782_read, i32 %k_val_36" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 743 'fmul' 'mul102_36_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 744 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_37_i_i_i = fmul i32 %p_reload781_read, i32 %k_val_37" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 744 'fmul' 'mul102_37_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 745 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_38_i_i_i = fmul i32 %p_reload780_read, i32 %k_val_38" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 745 'fmul' 'mul102_38_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 746 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_39_i_i_i = fmul i32 %p_reload779_read, i32 %k_val_39" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 746 'fmul' 'mul102_39_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 747 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_40_i_i_i = fmul i32 %p_reload778_read, i32 %k_val_40" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 747 'fmul' 'mul102_40_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 748 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_41_i_i_i = fmul i32 %p_reload777_read, i32 %k_val_41" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 748 'fmul' 'mul102_41_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 749 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_42_i_i_i = fmul i32 %p_reload776_read, i32 %k_val_42" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 749 'fmul' 'mul102_42_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 750 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_43_i_i_i = fmul i32 %p_reload775_read, i32 %k_val_43" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 750 'fmul' 'mul102_43_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 751 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_44_i_i_i = fmul i32 %p_reload774_read, i32 %k_val_44" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 751 'fmul' 'mul102_44_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 752 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_45_i_i_i = fmul i32 %p_reload773_read, i32 %k_val_45" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 752 'fmul' 'mul102_45_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 753 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_46_i_i_i = fmul i32 %p_reload772_read, i32 %k_val_46" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 753 'fmul' 'mul102_46_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 754 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_47_i_i_i = fmul i32 %p_reload771_read, i32 %k_val_47" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 754 'fmul' 'mul102_47_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 755 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_48_i_i_i = muxlogic i32 %p_reload770_read"   --->   Operation 755 'muxlogic' 'muxLogicI0_to_mul102_48_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_8 : Operation 756 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_48_i_i_i = muxlogic i32 %k_val_48"   --->   Operation 756 'muxlogic' 'muxLogicI1_to_mul102_48_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_8 : Operation 757 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_49_i_i_i = muxlogic i32 %p_reload769_read"   --->   Operation 757 'muxlogic' 'muxLogicI0_to_mul102_49_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_8 : Operation 758 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_49_i_i_i = muxlogic i32 %k_val_49"   --->   Operation 758 'muxlogic' 'muxLogicI1_to_mul102_49_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_8 : Operation 759 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_50_i_i_i = muxlogic i32 %p_reload768_read"   --->   Operation 759 'muxlogic' 'muxLogicI0_to_mul102_50_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_8 : Operation 760 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_50_i_i_i = muxlogic i32 %k_val_50"   --->   Operation 760 'muxlogic' 'muxLogicI1_to_mul102_50_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_8 : Operation 761 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_51_i_i_i = muxlogic i32 %p_reload767_read"   --->   Operation 761 'muxlogic' 'muxLogicI0_to_mul102_51_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_8 : Operation 762 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_51_i_i_i = muxlogic i32 %k_val_51"   --->   Operation 762 'muxlogic' 'muxLogicI1_to_mul102_51_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_8 : Operation 763 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_52_i_i_i = muxlogic i32 %p_reload766_read"   --->   Operation 763 'muxlogic' 'muxLogicI0_to_mul102_52_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_8 : Operation 764 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_52_i_i_i = muxlogic i32 %k_val_52"   --->   Operation 764 'muxlogic' 'muxLogicI1_to_mul102_52_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_8 : Operation 765 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_53_i_i_i = muxlogic i32 %p_reload765_read"   --->   Operation 765 'muxlogic' 'muxLogicI0_to_mul102_53_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_8 : Operation 766 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_53_i_i_i = muxlogic i32 %k_val_53"   --->   Operation 766 'muxlogic' 'muxLogicI1_to_mul102_53_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_8 : Operation 767 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_54_i_i_i = muxlogic i32 %p_reload764_read"   --->   Operation 767 'muxlogic' 'muxLogicI0_to_mul102_54_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_8 : Operation 768 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_54_i_i_i = muxlogic i32 %k_val_54"   --->   Operation 768 'muxlogic' 'muxLogicI1_to_mul102_54_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_8 : Operation 769 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_55_i_i_i = muxlogic i32 %p_reload763_read"   --->   Operation 769 'muxlogic' 'muxLogicI0_to_mul102_55_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>
ST_8 : Operation 770 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_55_i_i_i = muxlogic i32 %k_val_55"   --->   Operation 770 'muxlogic' 'muxLogicI1_to_mul102_55_i_i_i' <Predicate = (!icmp_ln95)> <Delay = 1.35>

State 9 <SV = 8> <Delay = 2.08>
ST_9 : Operation 771 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_2 = muxlogic i32 %dot_1"   --->   Operation 771 'muxlogic' 'muxLogicI0_to_dot_2' <Predicate = true> <Delay = 1.35>
ST_9 : Operation 772 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_2 = muxlogic i32 %mul102_2_i_i_i"   --->   Operation 772 'muxlogic' 'muxLogicI1_to_dot_2' <Predicate = true> <Delay = 1.35>
ST_9 : Operation 773 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_32_i_i_i = fmul i32 %p_reload786_read, i32 %k_val_32" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 773 'fmul' 'mul102_32_i_i_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 774 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_32_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 774 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 775 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_33_i_i_i = fmul i32 %p_reload785_read, i32 %k_val_33" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 775 'fmul' 'mul102_33_i_i_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 776 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_33_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 776 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 777 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_34_i_i_i = fmul i32 %p_reload784_read, i32 %k_val_34" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 777 'fmul' 'mul102_34_i_i_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 778 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_34_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 778 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 779 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_35_i_i_i = fmul i32 %p_reload783_read, i32 %k_val_35" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 779 'fmul' 'mul102_35_i_i_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 780 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_35_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 780 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 781 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_36_i_i_i = fmul i32 %p_reload782_read, i32 %k_val_36" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 781 'fmul' 'mul102_36_i_i_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 782 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_36_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 782 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 783 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_37_i_i_i = fmul i32 %p_reload781_read, i32 %k_val_37" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 783 'fmul' 'mul102_37_i_i_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 784 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_37_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 784 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 785 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_38_i_i_i = fmul i32 %p_reload780_read, i32 %k_val_38" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 785 'fmul' 'mul102_38_i_i_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 786 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_38_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 786 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 787 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_39_i_i_i = fmul i32 %p_reload779_read, i32 %k_val_39" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 787 'fmul' 'mul102_39_i_i_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 788 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_39_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 788 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 789 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_40_i_i_i = fmul i32 %p_reload778_read, i32 %k_val_40" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 789 'fmul' 'mul102_40_i_i_i' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 790 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_41_i_i_i = fmul i32 %p_reload777_read, i32 %k_val_41" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 790 'fmul' 'mul102_41_i_i_i' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 791 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_42_i_i_i = fmul i32 %p_reload776_read, i32 %k_val_42" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 791 'fmul' 'mul102_42_i_i_i' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 792 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_43_i_i_i = fmul i32 %p_reload775_read, i32 %k_val_43" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 792 'fmul' 'mul102_43_i_i_i' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 793 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_44_i_i_i = fmul i32 %p_reload774_read, i32 %k_val_44" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 793 'fmul' 'mul102_44_i_i_i' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 794 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_45_i_i_i = fmul i32 %p_reload773_read, i32 %k_val_45" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 794 'fmul' 'mul102_45_i_i_i' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 795 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_46_i_i_i = fmul i32 %p_reload772_read, i32 %k_val_46" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 795 'fmul' 'mul102_46_i_i_i' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 796 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_47_i_i_i = fmul i32 %p_reload771_read, i32 %k_val_47" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 796 'fmul' 'mul102_47_i_i_i' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 797 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_48_i_i_i = fmul i32 %p_reload770_read, i32 %k_val_48" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 797 'fmul' 'mul102_48_i_i_i' <Predicate = true> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 798 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_49_i_i_i = fmul i32 %p_reload769_read, i32 %k_val_49" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 798 'fmul' 'mul102_49_i_i_i' <Predicate = true> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 799 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_50_i_i_i = fmul i32 %p_reload768_read, i32 %k_val_50" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 799 'fmul' 'mul102_50_i_i_i' <Predicate = true> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 800 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_51_i_i_i = fmul i32 %p_reload767_read, i32 %k_val_51" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 800 'fmul' 'mul102_51_i_i_i' <Predicate = true> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 801 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_52_i_i_i = fmul i32 %p_reload766_read, i32 %k_val_52" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 801 'fmul' 'mul102_52_i_i_i' <Predicate = true> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 802 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_53_i_i_i = fmul i32 %p_reload765_read, i32 %k_val_53" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 802 'fmul' 'mul102_53_i_i_i' <Predicate = true> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 803 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_54_i_i_i = fmul i32 %p_reload764_read, i32 %k_val_54" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 803 'fmul' 'mul102_54_i_i_i' <Predicate = true> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 804 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_55_i_i_i = fmul i32 %p_reload763_read, i32 %k_val_55" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 804 'fmul' 'mul102_55_i_i_i' <Predicate = true> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 805 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_56_i_i_i = muxlogic i32 %p_reload762_read"   --->   Operation 805 'muxlogic' 'muxLogicI0_to_mul102_56_i_i_i' <Predicate = true> <Delay = 1.35>
ST_9 : Operation 806 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_56_i_i_i = muxlogic i32 %k_val_56"   --->   Operation 806 'muxlogic' 'muxLogicI1_to_mul102_56_i_i_i' <Predicate = true> <Delay = 1.35>
ST_9 : Operation 807 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_57_i_i_i = muxlogic i32 %p_reload761_read"   --->   Operation 807 'muxlogic' 'muxLogicI0_to_mul102_57_i_i_i' <Predicate = true> <Delay = 1.35>
ST_9 : Operation 808 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_57_i_i_i = muxlogic i32 %k_val_57"   --->   Operation 808 'muxlogic' 'muxLogicI1_to_mul102_57_i_i_i' <Predicate = true> <Delay = 1.35>
ST_9 : Operation 809 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_58_i_i_i = muxlogic i32 %p_reload760_read"   --->   Operation 809 'muxlogic' 'muxLogicI0_to_mul102_58_i_i_i' <Predicate = true> <Delay = 1.35>
ST_9 : Operation 810 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_58_i_i_i = muxlogic i32 %k_val_58"   --->   Operation 810 'muxlogic' 'muxLogicI1_to_mul102_58_i_i_i' <Predicate = true> <Delay = 1.35>
ST_9 : Operation 811 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_59_i_i_i = muxlogic i32 %p_reload759_read"   --->   Operation 811 'muxlogic' 'muxLogicI0_to_mul102_59_i_i_i' <Predicate = true> <Delay = 1.35>
ST_9 : Operation 812 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_59_i_i_i = muxlogic i32 %k_val_59"   --->   Operation 812 'muxlogic' 'muxLogicI1_to_mul102_59_i_i_i' <Predicate = true> <Delay = 1.35>
ST_9 : Operation 813 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_60_i_i_i = muxlogic i32 %p_reload758_read"   --->   Operation 813 'muxlogic' 'muxLogicI0_to_mul102_60_i_i_i' <Predicate = true> <Delay = 1.35>
ST_9 : Operation 814 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_60_i_i_i = muxlogic i32 %k_val_60"   --->   Operation 814 'muxlogic' 'muxLogicI1_to_mul102_60_i_i_i' <Predicate = true> <Delay = 1.35>
ST_9 : Operation 815 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_61_i_i_i = muxlogic i32 %p_reload757_read"   --->   Operation 815 'muxlogic' 'muxLogicI0_to_mul102_61_i_i_i' <Predicate = true> <Delay = 1.35>
ST_9 : Operation 816 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_61_i_i_i = muxlogic i32 %k_val_61"   --->   Operation 816 'muxlogic' 'muxLogicI1_to_mul102_61_i_i_i' <Predicate = true> <Delay = 1.35>
ST_9 : Operation 817 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_62_i_i_i = muxlogic i32 %p_reload756_read"   --->   Operation 817 'muxlogic' 'muxLogicI0_to_mul102_62_i_i_i' <Predicate = true> <Delay = 1.35>
ST_9 : Operation 818 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_62_i_i_i = muxlogic i32 %k_val_62"   --->   Operation 818 'muxlogic' 'muxLogicI1_to_mul102_62_i_i_i' <Predicate = true> <Delay = 1.35>
ST_9 : Operation 819 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul102_63_i_i_i = muxlogic i32 %p_reload_read"   --->   Operation 819 'muxlogic' 'muxLogicI0_to_mul102_63_i_i_i' <Predicate = true> <Delay = 1.35>
ST_9 : Operation 820 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul102_63_i_i_i = muxlogic i32 %k_val_63"   --->   Operation 820 'muxlogic' 'muxLogicI1_to_mul102_63_i_i_i' <Predicate = true> <Delay = 1.35>

State 10 <SV = 9> <Delay = 2.08>
ST_10 : Operation 821 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_2 = fadd i32 %dot_1, i32 %mul102_2_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 821 'fadd' 'dot_2' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 822 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_40_i_i_i = fmul i32 %p_reload778_read, i32 %k_val_40" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 822 'fmul' 'mul102_40_i_i_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 823 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_40_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 823 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 824 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_41_i_i_i = fmul i32 %p_reload777_read, i32 %k_val_41" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 824 'fmul' 'mul102_41_i_i_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 825 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_41_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 825 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 826 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_42_i_i_i = fmul i32 %p_reload776_read, i32 %k_val_42" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 826 'fmul' 'mul102_42_i_i_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 827 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_42_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 827 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 828 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_43_i_i_i = fmul i32 %p_reload775_read, i32 %k_val_43" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 828 'fmul' 'mul102_43_i_i_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 829 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_43_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 829 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 830 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_44_i_i_i = fmul i32 %p_reload774_read, i32 %k_val_44" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 830 'fmul' 'mul102_44_i_i_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 831 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_44_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 831 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 832 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_45_i_i_i = fmul i32 %p_reload773_read, i32 %k_val_45" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 832 'fmul' 'mul102_45_i_i_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 833 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_45_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 833 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 834 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_46_i_i_i = fmul i32 %p_reload772_read, i32 %k_val_46" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 834 'fmul' 'mul102_46_i_i_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 835 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_46_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 835 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 836 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_47_i_i_i = fmul i32 %p_reload771_read, i32 %k_val_47" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 836 'fmul' 'mul102_47_i_i_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 837 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_47_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 837 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 838 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_48_i_i_i = fmul i32 %p_reload770_read, i32 %k_val_48" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 838 'fmul' 'mul102_48_i_i_i' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 839 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_49_i_i_i = fmul i32 %p_reload769_read, i32 %k_val_49" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 839 'fmul' 'mul102_49_i_i_i' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 840 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_50_i_i_i = fmul i32 %p_reload768_read, i32 %k_val_50" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 840 'fmul' 'mul102_50_i_i_i' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 841 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_51_i_i_i = fmul i32 %p_reload767_read, i32 %k_val_51" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 841 'fmul' 'mul102_51_i_i_i' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 842 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_52_i_i_i = fmul i32 %p_reload766_read, i32 %k_val_52" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 842 'fmul' 'mul102_52_i_i_i' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 843 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_53_i_i_i = fmul i32 %p_reload765_read, i32 %k_val_53" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 843 'fmul' 'mul102_53_i_i_i' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 844 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_54_i_i_i = fmul i32 %p_reload764_read, i32 %k_val_54" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 844 'fmul' 'mul102_54_i_i_i' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 845 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_55_i_i_i = fmul i32 %p_reload763_read, i32 %k_val_55" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 845 'fmul' 'mul102_55_i_i_i' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 846 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_56_i_i_i = fmul i32 %p_reload762_read, i32 %k_val_56" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 846 'fmul' 'mul102_56_i_i_i' <Predicate = true> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 847 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_57_i_i_i = fmul i32 %p_reload761_read, i32 %k_val_57" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 847 'fmul' 'mul102_57_i_i_i' <Predicate = true> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 848 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_58_i_i_i = fmul i32 %p_reload760_read, i32 %k_val_58" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 848 'fmul' 'mul102_58_i_i_i' <Predicate = true> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 849 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_59_i_i_i = fmul i32 %p_reload759_read, i32 %k_val_59" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 849 'fmul' 'mul102_59_i_i_i' <Predicate = true> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 850 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_60_i_i_i = fmul i32 %p_reload758_read, i32 %k_val_60" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 850 'fmul' 'mul102_60_i_i_i' <Predicate = true> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 851 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_61_i_i_i = fmul i32 %p_reload757_read, i32 %k_val_61" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 851 'fmul' 'mul102_61_i_i_i' <Predicate = true> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 852 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_62_i_i_i = fmul i32 %p_reload756_read, i32 %k_val_62" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 852 'fmul' 'mul102_62_i_i_i' <Predicate = true> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 853 [3/3] (1.75ns) (share mux size 65)   --->   "%mul102_63_i_i_i = fmul i32 %p_reload_read, i32 %k_val_63" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 853 'fmul' 'mul102_63_i_i_i' <Predicate = true> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.08>
ST_11 : Operation 854 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_3 = muxlogic i32 %dot_2"   --->   Operation 854 'muxlogic' 'muxLogicI0_to_dot_3' <Predicate = true> <Delay = 1.35>
ST_11 : Operation 855 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_3 = muxlogic i32 %mul102_3_i_i_i"   --->   Operation 855 'muxlogic' 'muxLogicI1_to_dot_3' <Predicate = true> <Delay = 1.35>
ST_11 : Operation 856 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_48_i_i_i = fmul i32 %p_reload770_read, i32 %k_val_48" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 856 'fmul' 'mul102_48_i_i_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 857 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_48_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 857 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 858 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_49_i_i_i = fmul i32 %p_reload769_read, i32 %k_val_49" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 858 'fmul' 'mul102_49_i_i_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 859 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_49_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 859 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 860 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_50_i_i_i = fmul i32 %p_reload768_read, i32 %k_val_50" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 860 'fmul' 'mul102_50_i_i_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 861 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_50_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 861 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 862 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_51_i_i_i = fmul i32 %p_reload767_read, i32 %k_val_51" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 862 'fmul' 'mul102_51_i_i_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 863 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_51_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 863 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 864 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_52_i_i_i = fmul i32 %p_reload766_read, i32 %k_val_52" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 864 'fmul' 'mul102_52_i_i_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 865 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_52_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 865 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 866 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_53_i_i_i = fmul i32 %p_reload765_read, i32 %k_val_53" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 866 'fmul' 'mul102_53_i_i_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 867 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_53_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 867 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 868 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_54_i_i_i = fmul i32 %p_reload764_read, i32 %k_val_54" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 868 'fmul' 'mul102_54_i_i_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 869 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_54_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 869 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 870 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_55_i_i_i = fmul i32 %p_reload763_read, i32 %k_val_55" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 870 'fmul' 'mul102_55_i_i_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 871 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_55_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 871 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 872 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_56_i_i_i = fmul i32 %p_reload762_read, i32 %k_val_56" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 872 'fmul' 'mul102_56_i_i_i' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 873 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_57_i_i_i = fmul i32 %p_reload761_read, i32 %k_val_57" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 873 'fmul' 'mul102_57_i_i_i' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 874 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_58_i_i_i = fmul i32 %p_reload760_read, i32 %k_val_58" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 874 'fmul' 'mul102_58_i_i_i' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 875 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_59_i_i_i = fmul i32 %p_reload759_read, i32 %k_val_59" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 875 'fmul' 'mul102_59_i_i_i' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 876 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_60_i_i_i = fmul i32 %p_reload758_read, i32 %k_val_60" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 876 'fmul' 'mul102_60_i_i_i' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 877 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_61_i_i_i = fmul i32 %p_reload757_read, i32 %k_val_61" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 877 'fmul' 'mul102_61_i_i_i' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 878 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_62_i_i_i = fmul i32 %p_reload756_read, i32 %k_val_62" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 878 'fmul' 'mul102_62_i_i_i' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 879 [2/3] (2.08ns) (share mux size 65)   --->   "%mul102_63_i_i_i = fmul i32 %p_reload_read, i32 %k_val_63" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 879 'fmul' 'mul102_63_i_i_i' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.92>
ST_12 : Operation 880 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_3 = fadd i32 %dot_2, i32 %mul102_3_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 880 'fadd' 'dot_3' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 881 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_56_i_i_i = fmul i32 %p_reload762_read, i32 %k_val_56" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 881 'fmul' 'mul102_56_i_i_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 882 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_56_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 882 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 883 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_57_i_i_i = fmul i32 %p_reload761_read, i32 %k_val_57" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 883 'fmul' 'mul102_57_i_i_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 884 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_57_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 884 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 885 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_58_i_i_i = fmul i32 %p_reload760_read, i32 %k_val_58" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 885 'fmul' 'mul102_58_i_i_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 886 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_58_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 886 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 887 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_59_i_i_i = fmul i32 %p_reload759_read, i32 %k_val_59" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 887 'fmul' 'mul102_59_i_i_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 888 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_59_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 888 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 889 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_60_i_i_i = fmul i32 %p_reload758_read, i32 %k_val_60" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 889 'fmul' 'mul102_60_i_i_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 890 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_60_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 890 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 891 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_61_i_i_i = fmul i32 %p_reload757_read, i32 %k_val_61" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 891 'fmul' 'mul102_61_i_i_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 892 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_61_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 892 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 893 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_62_i_i_i = fmul i32 %p_reload756_read, i32 %k_val_62" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 893 'fmul' 'mul102_62_i_i_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 894 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_62_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 894 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 895 [1/3] (0.09ns) (share mux size 65)   --->   "%mul102_63_i_i_i = fmul i32 %p_reload_read, i32 %k_val_63" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 895 'fmul' 'mul102_63_i_i_i' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 896 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul102_63_i_i_i, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:102->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 896 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 1.35>
ST_13 : Operation 897 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_4 = muxlogic i32 %dot_3"   --->   Operation 897 'muxlogic' 'muxLogicI0_to_dot_4' <Predicate = true> <Delay = 1.35>
ST_13 : Operation 898 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_4 = muxlogic i32 %mul102_4_i_i_i"   --->   Operation 898 'muxlogic' 'muxLogicI1_to_dot_4' <Predicate = true> <Delay = 1.35>

State 14 <SV = 13> <Delay = 1.92>
ST_14 : Operation 899 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_4 = fadd i32 %dot_3, i32 %mul102_4_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 899 'fadd' 'dot_4' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.35>
ST_15 : Operation 900 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_5 = muxlogic i32 %dot_4"   --->   Operation 900 'muxlogic' 'muxLogicI0_to_dot_5' <Predicate = true> <Delay = 1.35>
ST_15 : Operation 901 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_5 = muxlogic i32 %mul102_5_i_i_i"   --->   Operation 901 'muxlogic' 'muxLogicI1_to_dot_5' <Predicate = true> <Delay = 1.35>

State 16 <SV = 15> <Delay = 1.92>
ST_16 : Operation 902 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_5 = fadd i32 %dot_4, i32 %mul102_5_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 902 'fadd' 'dot_5' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.35>
ST_17 : Operation 903 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_6 = muxlogic i32 %dot_5"   --->   Operation 903 'muxlogic' 'muxLogicI0_to_dot_6' <Predicate = true> <Delay = 1.35>
ST_17 : Operation 904 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_6 = muxlogic i32 %mul102_6_i_i_i"   --->   Operation 904 'muxlogic' 'muxLogicI1_to_dot_6' <Predicate = true> <Delay = 1.35>

State 18 <SV = 17> <Delay = 1.92>
ST_18 : Operation 905 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_6 = fadd i32 %dot_5, i32 %mul102_6_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 905 'fadd' 'dot_6' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.35>
ST_19 : Operation 906 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_7 = muxlogic i32 %dot_6"   --->   Operation 906 'muxlogic' 'muxLogicI0_to_dot_7' <Predicate = true> <Delay = 1.35>
ST_19 : Operation 907 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_7 = muxlogic i32 %mul102_7_i_i_i"   --->   Operation 907 'muxlogic' 'muxLogicI1_to_dot_7' <Predicate = true> <Delay = 1.35>

State 20 <SV = 19> <Delay = 1.92>
ST_20 : Operation 908 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_7 = fadd i32 %dot_6, i32 %mul102_7_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 908 'fadd' 'dot_7' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.35>
ST_21 : Operation 909 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_8 = muxlogic i32 %dot_7"   --->   Operation 909 'muxlogic' 'muxLogicI0_to_dot_8' <Predicate = true> <Delay = 1.35>
ST_21 : Operation 910 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_8 = muxlogic i32 %mul102_8_i_i_i"   --->   Operation 910 'muxlogic' 'muxLogicI1_to_dot_8' <Predicate = true> <Delay = 1.35>

State 22 <SV = 21> <Delay = 1.92>
ST_22 : Operation 911 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_8 = fadd i32 %dot_7, i32 %mul102_8_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 911 'fadd' 'dot_8' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.35>
ST_23 : Operation 912 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_9 = muxlogic i32 %dot_8"   --->   Operation 912 'muxlogic' 'muxLogicI0_to_dot_9' <Predicate = true> <Delay = 1.35>
ST_23 : Operation 913 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_9 = muxlogic i32 %mul102_9_i_i_i"   --->   Operation 913 'muxlogic' 'muxLogicI1_to_dot_9' <Predicate = true> <Delay = 1.35>

State 24 <SV = 23> <Delay = 1.92>
ST_24 : Operation 914 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_9 = fadd i32 %dot_8, i32 %mul102_9_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 914 'fadd' 'dot_9' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.35>
ST_25 : Operation 915 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_10 = muxlogic i32 %dot_9"   --->   Operation 915 'muxlogic' 'muxLogicI0_to_dot_10' <Predicate = true> <Delay = 1.35>
ST_25 : Operation 916 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_10 = muxlogic i32 %mul102_10_i_i_i"   --->   Operation 916 'muxlogic' 'muxLogicI1_to_dot_10' <Predicate = true> <Delay = 1.35>

State 26 <SV = 25> <Delay = 1.92>
ST_26 : Operation 917 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_10 = fadd i32 %dot_9, i32 %mul102_10_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 917 'fadd' 'dot_10' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.35>
ST_27 : Operation 918 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_11 = muxlogic i32 %dot_10"   --->   Operation 918 'muxlogic' 'muxLogicI0_to_dot_11' <Predicate = true> <Delay = 1.35>
ST_27 : Operation 919 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_11 = muxlogic i32 %mul102_11_i_i_i"   --->   Operation 919 'muxlogic' 'muxLogicI1_to_dot_11' <Predicate = true> <Delay = 1.35>

State 28 <SV = 27> <Delay = 1.92>
ST_28 : Operation 920 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_11 = fadd i32 %dot_10, i32 %mul102_11_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 920 'fadd' 'dot_11' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.35>
ST_29 : Operation 921 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_12 = muxlogic i32 %dot_11"   --->   Operation 921 'muxlogic' 'muxLogicI0_to_dot_12' <Predicate = true> <Delay = 1.35>
ST_29 : Operation 922 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_12 = muxlogic i32 %mul102_12_i_i_i"   --->   Operation 922 'muxlogic' 'muxLogicI1_to_dot_12' <Predicate = true> <Delay = 1.35>

State 30 <SV = 29> <Delay = 1.92>
ST_30 : Operation 923 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_12 = fadd i32 %dot_11, i32 %mul102_12_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 923 'fadd' 'dot_12' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.35>
ST_31 : Operation 924 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_13 = muxlogic i32 %dot_12"   --->   Operation 924 'muxlogic' 'muxLogicI0_to_dot_13' <Predicate = true> <Delay = 1.35>
ST_31 : Operation 925 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_13 = muxlogic i32 %mul102_13_i_i_i"   --->   Operation 925 'muxlogic' 'muxLogicI1_to_dot_13' <Predicate = true> <Delay = 1.35>

State 32 <SV = 31> <Delay = 1.92>
ST_32 : Operation 926 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_13 = fadd i32 %dot_12, i32 %mul102_13_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 926 'fadd' 'dot_13' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.35>
ST_33 : Operation 927 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_14 = muxlogic i32 %dot_13"   --->   Operation 927 'muxlogic' 'muxLogicI0_to_dot_14' <Predicate = true> <Delay = 1.35>
ST_33 : Operation 928 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_14 = muxlogic i32 %mul102_14_i_i_i"   --->   Operation 928 'muxlogic' 'muxLogicI1_to_dot_14' <Predicate = true> <Delay = 1.35>

State 34 <SV = 33> <Delay = 1.92>
ST_34 : Operation 929 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_14 = fadd i32 %dot_13, i32 %mul102_14_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 929 'fadd' 'dot_14' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.35>
ST_35 : Operation 930 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_15 = muxlogic i32 %dot_14"   --->   Operation 930 'muxlogic' 'muxLogicI0_to_dot_15' <Predicate = true> <Delay = 1.35>
ST_35 : Operation 931 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_15 = muxlogic i32 %mul102_15_i_i_i"   --->   Operation 931 'muxlogic' 'muxLogicI1_to_dot_15' <Predicate = true> <Delay = 1.35>

State 36 <SV = 35> <Delay = 1.92>
ST_36 : Operation 932 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_15 = fadd i32 %dot_14, i32 %mul102_15_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 932 'fadd' 'dot_15' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.35>
ST_37 : Operation 933 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_16 = muxlogic i32 %dot_15"   --->   Operation 933 'muxlogic' 'muxLogicI0_to_dot_16' <Predicate = true> <Delay = 1.35>
ST_37 : Operation 934 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_16 = muxlogic i32 %mul102_16_i_i_i"   --->   Operation 934 'muxlogic' 'muxLogicI1_to_dot_16' <Predicate = true> <Delay = 1.35>

State 38 <SV = 37> <Delay = 1.92>
ST_38 : Operation 935 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_16 = fadd i32 %dot_15, i32 %mul102_16_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 935 'fadd' 'dot_16' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.35>
ST_39 : Operation 936 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_17 = muxlogic i32 %dot_16"   --->   Operation 936 'muxlogic' 'muxLogicI0_to_dot_17' <Predicate = true> <Delay = 1.35>
ST_39 : Operation 937 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_17 = muxlogic i32 %mul102_17_i_i_i"   --->   Operation 937 'muxlogic' 'muxLogicI1_to_dot_17' <Predicate = true> <Delay = 1.35>

State 40 <SV = 39> <Delay = 1.92>
ST_40 : Operation 938 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_17 = fadd i32 %dot_16, i32 %mul102_17_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 938 'fadd' 'dot_17' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.35>
ST_41 : Operation 939 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_18 = muxlogic i32 %dot_17"   --->   Operation 939 'muxlogic' 'muxLogicI0_to_dot_18' <Predicate = true> <Delay = 1.35>
ST_41 : Operation 940 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_18 = muxlogic i32 %mul102_18_i_i_i"   --->   Operation 940 'muxlogic' 'muxLogicI1_to_dot_18' <Predicate = true> <Delay = 1.35>

State 42 <SV = 41> <Delay = 1.92>
ST_42 : Operation 941 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_18 = fadd i32 %dot_17, i32 %mul102_18_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 941 'fadd' 'dot_18' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.35>
ST_43 : Operation 942 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_19 = muxlogic i32 %dot_18"   --->   Operation 942 'muxlogic' 'muxLogicI0_to_dot_19' <Predicate = true> <Delay = 1.35>
ST_43 : Operation 943 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_19 = muxlogic i32 %mul102_19_i_i_i"   --->   Operation 943 'muxlogic' 'muxLogicI1_to_dot_19' <Predicate = true> <Delay = 1.35>

State 44 <SV = 43> <Delay = 1.92>
ST_44 : Operation 944 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_19 = fadd i32 %dot_18, i32 %mul102_19_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 944 'fadd' 'dot_19' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.35>
ST_45 : Operation 945 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_20 = muxlogic i32 %dot_19"   --->   Operation 945 'muxlogic' 'muxLogicI0_to_dot_20' <Predicate = true> <Delay = 1.35>
ST_45 : Operation 946 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_20 = muxlogic i32 %mul102_20_i_i_i"   --->   Operation 946 'muxlogic' 'muxLogicI1_to_dot_20' <Predicate = true> <Delay = 1.35>

State 46 <SV = 45> <Delay = 1.92>
ST_46 : Operation 947 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_20 = fadd i32 %dot_19, i32 %mul102_20_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 947 'fadd' 'dot_20' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.35>
ST_47 : Operation 948 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_21 = muxlogic i32 %dot_20"   --->   Operation 948 'muxlogic' 'muxLogicI0_to_dot_21' <Predicate = true> <Delay = 1.35>
ST_47 : Operation 949 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_21 = muxlogic i32 %mul102_21_i_i_i"   --->   Operation 949 'muxlogic' 'muxLogicI1_to_dot_21' <Predicate = true> <Delay = 1.35>

State 48 <SV = 47> <Delay = 1.92>
ST_48 : Operation 950 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_21 = fadd i32 %dot_20, i32 %mul102_21_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 950 'fadd' 'dot_21' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.35>
ST_49 : Operation 951 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_22 = muxlogic i32 %dot_21"   --->   Operation 951 'muxlogic' 'muxLogicI0_to_dot_22' <Predicate = true> <Delay = 1.35>
ST_49 : Operation 952 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_22 = muxlogic i32 %mul102_22_i_i_i"   --->   Operation 952 'muxlogic' 'muxLogicI1_to_dot_22' <Predicate = true> <Delay = 1.35>

State 50 <SV = 49> <Delay = 1.92>
ST_50 : Operation 953 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_22 = fadd i32 %dot_21, i32 %mul102_22_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 953 'fadd' 'dot_22' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 1.35>
ST_51 : Operation 954 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_23 = muxlogic i32 %dot_22"   --->   Operation 954 'muxlogic' 'muxLogicI0_to_dot_23' <Predicate = true> <Delay = 1.35>
ST_51 : Operation 955 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_23 = muxlogic i32 %mul102_23_i_i_i"   --->   Operation 955 'muxlogic' 'muxLogicI1_to_dot_23' <Predicate = true> <Delay = 1.35>

State 52 <SV = 51> <Delay = 1.92>
ST_52 : Operation 956 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_23 = fadd i32 %dot_22, i32 %mul102_23_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 956 'fadd' 'dot_23' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 1.35>
ST_53 : Operation 957 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_24 = muxlogic i32 %dot_23"   --->   Operation 957 'muxlogic' 'muxLogicI0_to_dot_24' <Predicate = true> <Delay = 1.35>
ST_53 : Operation 958 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_24 = muxlogic i32 %mul102_24_i_i_i"   --->   Operation 958 'muxlogic' 'muxLogicI1_to_dot_24' <Predicate = true> <Delay = 1.35>

State 54 <SV = 53> <Delay = 1.92>
ST_54 : Operation 959 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_24 = fadd i32 %dot_23, i32 %mul102_24_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 959 'fadd' 'dot_24' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 1.35>
ST_55 : Operation 960 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_25 = muxlogic i32 %dot_24"   --->   Operation 960 'muxlogic' 'muxLogicI0_to_dot_25' <Predicate = true> <Delay = 1.35>
ST_55 : Operation 961 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_25 = muxlogic i32 %mul102_25_i_i_i"   --->   Operation 961 'muxlogic' 'muxLogicI1_to_dot_25' <Predicate = true> <Delay = 1.35>

State 56 <SV = 55> <Delay = 1.92>
ST_56 : Operation 962 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_25 = fadd i32 %dot_24, i32 %mul102_25_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 962 'fadd' 'dot_25' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 1.35>
ST_57 : Operation 963 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_26 = muxlogic i32 %dot_25"   --->   Operation 963 'muxlogic' 'muxLogicI0_to_dot_26' <Predicate = true> <Delay = 1.35>
ST_57 : Operation 964 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_26 = muxlogic i32 %mul102_26_i_i_i"   --->   Operation 964 'muxlogic' 'muxLogicI1_to_dot_26' <Predicate = true> <Delay = 1.35>

State 58 <SV = 57> <Delay = 1.92>
ST_58 : Operation 965 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_26 = fadd i32 %dot_25, i32 %mul102_26_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 965 'fadd' 'dot_26' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 1.35>
ST_59 : Operation 966 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_27 = muxlogic i32 %dot_26"   --->   Operation 966 'muxlogic' 'muxLogicI0_to_dot_27' <Predicate = true> <Delay = 1.35>
ST_59 : Operation 967 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_27 = muxlogic i32 %mul102_27_i_i_i"   --->   Operation 967 'muxlogic' 'muxLogicI1_to_dot_27' <Predicate = true> <Delay = 1.35>

State 60 <SV = 59> <Delay = 1.92>
ST_60 : Operation 968 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_27 = fadd i32 %dot_26, i32 %mul102_27_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 968 'fadd' 'dot_27' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 1.35>
ST_61 : Operation 969 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_28 = muxlogic i32 %dot_27"   --->   Operation 969 'muxlogic' 'muxLogicI0_to_dot_28' <Predicate = true> <Delay = 1.35>
ST_61 : Operation 970 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_28 = muxlogic i32 %mul102_28_i_i_i"   --->   Operation 970 'muxlogic' 'muxLogicI1_to_dot_28' <Predicate = true> <Delay = 1.35>

State 62 <SV = 61> <Delay = 1.92>
ST_62 : Operation 971 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_28 = fadd i32 %dot_27, i32 %mul102_28_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 971 'fadd' 'dot_28' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 1.35>
ST_63 : Operation 972 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_29 = muxlogic i32 %dot_28"   --->   Operation 972 'muxlogic' 'muxLogicI0_to_dot_29' <Predicate = true> <Delay = 1.35>
ST_63 : Operation 973 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_29 = muxlogic i32 %mul102_29_i_i_i"   --->   Operation 973 'muxlogic' 'muxLogicI1_to_dot_29' <Predicate = true> <Delay = 1.35>

State 64 <SV = 63> <Delay = 1.92>
ST_64 : Operation 974 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_29 = fadd i32 %dot_28, i32 %mul102_29_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 974 'fadd' 'dot_29' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 1.35>
ST_65 : Operation 975 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_30 = muxlogic i32 %dot_29"   --->   Operation 975 'muxlogic' 'muxLogicI0_to_dot_30' <Predicate = true> <Delay = 1.35>
ST_65 : Operation 976 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_30 = muxlogic i32 %mul102_30_i_i_i"   --->   Operation 976 'muxlogic' 'muxLogicI1_to_dot_30' <Predicate = true> <Delay = 1.35>

State 66 <SV = 65> <Delay = 1.92>
ST_66 : Operation 977 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_30 = fadd i32 %dot_29, i32 %mul102_30_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 977 'fadd' 'dot_30' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 1.35>
ST_67 : Operation 978 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_31 = muxlogic i32 %dot_30"   --->   Operation 978 'muxlogic' 'muxLogicI0_to_dot_31' <Predicate = true> <Delay = 1.35>
ST_67 : Operation 979 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_31 = muxlogic i32 %mul102_31_i_i_i"   --->   Operation 979 'muxlogic' 'muxLogicI1_to_dot_31' <Predicate = true> <Delay = 1.35>

State 68 <SV = 67> <Delay = 1.92>
ST_68 : Operation 980 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_31 = fadd i32 %dot_30, i32 %mul102_31_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 980 'fadd' 'dot_31' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 0.00>

State 70 <SV = 69> <Delay = 1.35>
ST_70 : Operation 981 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_32 = muxlogic i32 %dot_31"   --->   Operation 981 'muxlogic' 'muxLogicI0_to_dot_32' <Predicate = true> <Delay = 1.35>
ST_70 : Operation 982 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_32 = muxlogic i32 %mul102_32_i_i_i"   --->   Operation 982 'muxlogic' 'muxLogicI1_to_dot_32' <Predicate = true> <Delay = 1.35>

State 71 <SV = 70> <Delay = 1.92>
ST_71 : Operation 983 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_32 = fadd i32 %dot_31, i32 %mul102_32_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 983 'fadd' 'dot_32' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 1.35>
ST_72 : Operation 984 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_33 = muxlogic i32 %dot_32"   --->   Operation 984 'muxlogic' 'muxLogicI0_to_dot_33' <Predicate = true> <Delay = 1.35>
ST_72 : Operation 985 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_33 = muxlogic i32 %mul102_33_i_i_i"   --->   Operation 985 'muxlogic' 'muxLogicI1_to_dot_33' <Predicate = true> <Delay = 1.35>

State 73 <SV = 72> <Delay = 1.92>
ST_73 : Operation 986 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_33 = fadd i32 %dot_32, i32 %mul102_33_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 986 'fadd' 'dot_33' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 1.35>
ST_74 : Operation 987 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_34 = muxlogic i32 %dot_33"   --->   Operation 987 'muxlogic' 'muxLogicI0_to_dot_34' <Predicate = true> <Delay = 1.35>
ST_74 : Operation 988 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_34 = muxlogic i32 %mul102_34_i_i_i"   --->   Operation 988 'muxlogic' 'muxLogicI1_to_dot_34' <Predicate = true> <Delay = 1.35>

State 75 <SV = 74> <Delay = 1.92>
ST_75 : Operation 989 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_34 = fadd i32 %dot_33, i32 %mul102_34_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 989 'fadd' 'dot_34' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 1.35>
ST_76 : Operation 990 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_35 = muxlogic i32 %dot_34"   --->   Operation 990 'muxlogic' 'muxLogicI0_to_dot_35' <Predicate = true> <Delay = 1.35>
ST_76 : Operation 991 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_35 = muxlogic i32 %mul102_35_i_i_i"   --->   Operation 991 'muxlogic' 'muxLogicI1_to_dot_35' <Predicate = true> <Delay = 1.35>

State 77 <SV = 76> <Delay = 1.92>
ST_77 : Operation 992 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_35 = fadd i32 %dot_34, i32 %mul102_35_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 992 'fadd' 'dot_35' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 1.35>
ST_78 : Operation 993 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_36 = muxlogic i32 %dot_35"   --->   Operation 993 'muxlogic' 'muxLogicI0_to_dot_36' <Predicate = true> <Delay = 1.35>
ST_78 : Operation 994 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_36 = muxlogic i32 %mul102_36_i_i_i"   --->   Operation 994 'muxlogic' 'muxLogicI1_to_dot_36' <Predicate = true> <Delay = 1.35>

State 79 <SV = 78> <Delay = 1.92>
ST_79 : Operation 995 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_36 = fadd i32 %dot_35, i32 %mul102_36_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 995 'fadd' 'dot_36' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 1.35>
ST_80 : Operation 996 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_37 = muxlogic i32 %dot_36"   --->   Operation 996 'muxlogic' 'muxLogicI0_to_dot_37' <Predicate = true> <Delay = 1.35>
ST_80 : Operation 997 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_37 = muxlogic i32 %mul102_37_i_i_i"   --->   Operation 997 'muxlogic' 'muxLogicI1_to_dot_37' <Predicate = true> <Delay = 1.35>

State 81 <SV = 80> <Delay = 1.92>
ST_81 : Operation 998 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_37 = fadd i32 %dot_36, i32 %mul102_37_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 998 'fadd' 'dot_37' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 1.35>
ST_82 : Operation 999 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_38 = muxlogic i32 %dot_37"   --->   Operation 999 'muxlogic' 'muxLogicI0_to_dot_38' <Predicate = true> <Delay = 1.35>
ST_82 : Operation 1000 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_38 = muxlogic i32 %mul102_38_i_i_i"   --->   Operation 1000 'muxlogic' 'muxLogicI1_to_dot_38' <Predicate = true> <Delay = 1.35>

State 83 <SV = 82> <Delay = 1.92>
ST_83 : Operation 1001 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_38 = fadd i32 %dot_37, i32 %mul102_38_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1001 'fadd' 'dot_38' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 1.35>
ST_84 : Operation 1002 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_39 = muxlogic i32 %dot_38"   --->   Operation 1002 'muxlogic' 'muxLogicI0_to_dot_39' <Predicate = true> <Delay = 1.35>
ST_84 : Operation 1003 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_39 = muxlogic i32 %mul102_39_i_i_i"   --->   Operation 1003 'muxlogic' 'muxLogicI1_to_dot_39' <Predicate = true> <Delay = 1.35>

State 85 <SV = 84> <Delay = 1.92>
ST_85 : Operation 1004 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_39 = fadd i32 %dot_38, i32 %mul102_39_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1004 'fadd' 'dot_39' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 1.35>
ST_86 : Operation 1005 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_40 = muxlogic i32 %dot_39"   --->   Operation 1005 'muxlogic' 'muxLogicI0_to_dot_40' <Predicate = true> <Delay = 1.35>
ST_86 : Operation 1006 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_40 = muxlogic i32 %mul102_40_i_i_i"   --->   Operation 1006 'muxlogic' 'muxLogicI1_to_dot_40' <Predicate = true> <Delay = 1.35>

State 87 <SV = 86> <Delay = 1.92>
ST_87 : Operation 1007 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_40 = fadd i32 %dot_39, i32 %mul102_40_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1007 'fadd' 'dot_40' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 1.35>
ST_88 : Operation 1008 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_41 = muxlogic i32 %dot_40"   --->   Operation 1008 'muxlogic' 'muxLogicI0_to_dot_41' <Predicate = true> <Delay = 1.35>
ST_88 : Operation 1009 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_41 = muxlogic i32 %mul102_41_i_i_i"   --->   Operation 1009 'muxlogic' 'muxLogicI1_to_dot_41' <Predicate = true> <Delay = 1.35>

State 89 <SV = 88> <Delay = 1.92>
ST_89 : Operation 1010 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_41 = fadd i32 %dot_40, i32 %mul102_41_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1010 'fadd' 'dot_41' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 1.35>
ST_90 : Operation 1011 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_42 = muxlogic i32 %dot_41"   --->   Operation 1011 'muxlogic' 'muxLogicI0_to_dot_42' <Predicate = true> <Delay = 1.35>
ST_90 : Operation 1012 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_42 = muxlogic i32 %mul102_42_i_i_i"   --->   Operation 1012 'muxlogic' 'muxLogicI1_to_dot_42' <Predicate = true> <Delay = 1.35>

State 91 <SV = 90> <Delay = 1.92>
ST_91 : Operation 1013 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_42 = fadd i32 %dot_41, i32 %mul102_42_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1013 'fadd' 'dot_42' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 1.35>
ST_92 : Operation 1014 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_43 = muxlogic i32 %dot_42"   --->   Operation 1014 'muxlogic' 'muxLogicI0_to_dot_43' <Predicate = true> <Delay = 1.35>
ST_92 : Operation 1015 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_43 = muxlogic i32 %mul102_43_i_i_i"   --->   Operation 1015 'muxlogic' 'muxLogicI1_to_dot_43' <Predicate = true> <Delay = 1.35>

State 93 <SV = 92> <Delay = 1.92>
ST_93 : Operation 1016 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_43 = fadd i32 %dot_42, i32 %mul102_43_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1016 'fadd' 'dot_43' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 1.35>
ST_94 : Operation 1017 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_44 = muxlogic i32 %dot_43"   --->   Operation 1017 'muxlogic' 'muxLogicI0_to_dot_44' <Predicate = true> <Delay = 1.35>
ST_94 : Operation 1018 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_44 = muxlogic i32 %mul102_44_i_i_i"   --->   Operation 1018 'muxlogic' 'muxLogicI1_to_dot_44' <Predicate = true> <Delay = 1.35>

State 95 <SV = 94> <Delay = 1.92>
ST_95 : Operation 1019 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_44 = fadd i32 %dot_43, i32 %mul102_44_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1019 'fadd' 'dot_44' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 1.35>
ST_96 : Operation 1020 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_45 = muxlogic i32 %dot_44"   --->   Operation 1020 'muxlogic' 'muxLogicI0_to_dot_45' <Predicate = true> <Delay = 1.35>
ST_96 : Operation 1021 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_45 = muxlogic i32 %mul102_45_i_i_i"   --->   Operation 1021 'muxlogic' 'muxLogicI1_to_dot_45' <Predicate = true> <Delay = 1.35>

State 97 <SV = 96> <Delay = 1.92>
ST_97 : Operation 1022 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_45 = fadd i32 %dot_44, i32 %mul102_45_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1022 'fadd' 'dot_45' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 1.35>
ST_98 : Operation 1023 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_46 = muxlogic i32 %dot_45"   --->   Operation 1023 'muxlogic' 'muxLogicI0_to_dot_46' <Predicate = true> <Delay = 1.35>
ST_98 : Operation 1024 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_46 = muxlogic i32 %mul102_46_i_i_i"   --->   Operation 1024 'muxlogic' 'muxLogicI1_to_dot_46' <Predicate = true> <Delay = 1.35>

State 99 <SV = 98> <Delay = 1.92>
ST_99 : Operation 1025 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_46 = fadd i32 %dot_45, i32 %mul102_46_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1025 'fadd' 'dot_46' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 1.35>
ST_100 : Operation 1026 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_47 = muxlogic i32 %dot_46"   --->   Operation 1026 'muxlogic' 'muxLogicI0_to_dot_47' <Predicate = true> <Delay = 1.35>
ST_100 : Operation 1027 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_47 = muxlogic i32 %mul102_47_i_i_i"   --->   Operation 1027 'muxlogic' 'muxLogicI1_to_dot_47' <Predicate = true> <Delay = 1.35>

State 101 <SV = 100> <Delay = 1.92>
ST_101 : Operation 1028 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_47 = fadd i32 %dot_46, i32 %mul102_47_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1028 'fadd' 'dot_47' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 1.35>
ST_102 : Operation 1029 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_48 = muxlogic i32 %dot_47"   --->   Operation 1029 'muxlogic' 'muxLogicI0_to_dot_48' <Predicate = true> <Delay = 1.35>
ST_102 : Operation 1030 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_48 = muxlogic i32 %mul102_48_i_i_i"   --->   Operation 1030 'muxlogic' 'muxLogicI1_to_dot_48' <Predicate = true> <Delay = 1.35>

State 103 <SV = 102> <Delay = 1.92>
ST_103 : Operation 1031 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_48 = fadd i32 %dot_47, i32 %mul102_48_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1031 'fadd' 'dot_48' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 1.35>
ST_104 : Operation 1032 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_49 = muxlogic i32 %dot_48"   --->   Operation 1032 'muxlogic' 'muxLogicI0_to_dot_49' <Predicate = true> <Delay = 1.35>
ST_104 : Operation 1033 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_49 = muxlogic i32 %mul102_49_i_i_i"   --->   Operation 1033 'muxlogic' 'muxLogicI1_to_dot_49' <Predicate = true> <Delay = 1.35>

State 105 <SV = 104> <Delay = 1.92>
ST_105 : Operation 1034 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_49 = fadd i32 %dot_48, i32 %mul102_49_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1034 'fadd' 'dot_49' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 1.35>
ST_106 : Operation 1035 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_50 = muxlogic i32 %dot_49"   --->   Operation 1035 'muxlogic' 'muxLogicI0_to_dot_50' <Predicate = true> <Delay = 1.35>
ST_106 : Operation 1036 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_50 = muxlogic i32 %mul102_50_i_i_i"   --->   Operation 1036 'muxlogic' 'muxLogicI1_to_dot_50' <Predicate = true> <Delay = 1.35>

State 107 <SV = 106> <Delay = 1.92>
ST_107 : Operation 1037 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_50 = fadd i32 %dot_49, i32 %mul102_50_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1037 'fadd' 'dot_50' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 1.35>
ST_108 : Operation 1038 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_51 = muxlogic i32 %dot_50"   --->   Operation 1038 'muxlogic' 'muxLogicI0_to_dot_51' <Predicate = true> <Delay = 1.35>
ST_108 : Operation 1039 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_51 = muxlogic i32 %mul102_51_i_i_i"   --->   Operation 1039 'muxlogic' 'muxLogicI1_to_dot_51' <Predicate = true> <Delay = 1.35>

State 109 <SV = 108> <Delay = 1.92>
ST_109 : Operation 1040 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_51 = fadd i32 %dot_50, i32 %mul102_51_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1040 'fadd' 'dot_51' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 1.35>
ST_110 : Operation 1041 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_52 = muxlogic i32 %dot_51"   --->   Operation 1041 'muxlogic' 'muxLogicI0_to_dot_52' <Predicate = true> <Delay = 1.35>
ST_110 : Operation 1042 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_52 = muxlogic i32 %mul102_52_i_i_i"   --->   Operation 1042 'muxlogic' 'muxLogicI1_to_dot_52' <Predicate = true> <Delay = 1.35>

State 111 <SV = 110> <Delay = 1.92>
ST_111 : Operation 1043 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_52 = fadd i32 %dot_51, i32 %mul102_52_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1043 'fadd' 'dot_52' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 1.35>
ST_112 : Operation 1044 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_53 = muxlogic i32 %dot_52"   --->   Operation 1044 'muxlogic' 'muxLogicI0_to_dot_53' <Predicate = true> <Delay = 1.35>
ST_112 : Operation 1045 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_53 = muxlogic i32 %mul102_53_i_i_i"   --->   Operation 1045 'muxlogic' 'muxLogicI1_to_dot_53' <Predicate = true> <Delay = 1.35>

State 113 <SV = 112> <Delay = 1.92>
ST_113 : Operation 1046 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_53 = fadd i32 %dot_52, i32 %mul102_53_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1046 'fadd' 'dot_53' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 1.35>
ST_114 : Operation 1047 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_54 = muxlogic i32 %dot_53"   --->   Operation 1047 'muxlogic' 'muxLogicI0_to_dot_54' <Predicate = true> <Delay = 1.35>
ST_114 : Operation 1048 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_54 = muxlogic i32 %mul102_54_i_i_i"   --->   Operation 1048 'muxlogic' 'muxLogicI1_to_dot_54' <Predicate = true> <Delay = 1.35>

State 115 <SV = 114> <Delay = 1.92>
ST_115 : Operation 1049 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_54 = fadd i32 %dot_53, i32 %mul102_54_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1049 'fadd' 'dot_54' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 1.35>
ST_116 : Operation 1050 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_55 = muxlogic i32 %dot_54"   --->   Operation 1050 'muxlogic' 'muxLogicI0_to_dot_55' <Predicate = true> <Delay = 1.35>
ST_116 : Operation 1051 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_55 = muxlogic i32 %mul102_55_i_i_i"   --->   Operation 1051 'muxlogic' 'muxLogicI1_to_dot_55' <Predicate = true> <Delay = 1.35>

State 117 <SV = 116> <Delay = 1.92>
ST_117 : Operation 1052 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_55 = fadd i32 %dot_54, i32 %mul102_55_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1052 'fadd' 'dot_55' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 1.35>
ST_118 : Operation 1053 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_56 = muxlogic i32 %dot_55"   --->   Operation 1053 'muxlogic' 'muxLogicI0_to_dot_56' <Predicate = true> <Delay = 1.35>
ST_118 : Operation 1054 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_56 = muxlogic i32 %mul102_56_i_i_i"   --->   Operation 1054 'muxlogic' 'muxLogicI1_to_dot_56' <Predicate = true> <Delay = 1.35>

State 119 <SV = 118> <Delay = 1.92>
ST_119 : Operation 1055 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_56 = fadd i32 %dot_55, i32 %mul102_56_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1055 'fadd' 'dot_56' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 1.35>
ST_120 : Operation 1056 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_57 = muxlogic i32 %dot_56"   --->   Operation 1056 'muxlogic' 'muxLogicI0_to_dot_57' <Predicate = true> <Delay = 1.35>
ST_120 : Operation 1057 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_57 = muxlogic i32 %mul102_57_i_i_i"   --->   Operation 1057 'muxlogic' 'muxLogicI1_to_dot_57' <Predicate = true> <Delay = 1.35>

State 121 <SV = 120> <Delay = 1.92>
ST_121 : Operation 1058 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_57 = fadd i32 %dot_56, i32 %mul102_57_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1058 'fadd' 'dot_57' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 1.35>
ST_122 : Operation 1059 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_58 = muxlogic i32 %dot_57"   --->   Operation 1059 'muxlogic' 'muxLogicI0_to_dot_58' <Predicate = true> <Delay = 1.35>
ST_122 : Operation 1060 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_58 = muxlogic i32 %mul102_58_i_i_i"   --->   Operation 1060 'muxlogic' 'muxLogicI1_to_dot_58' <Predicate = true> <Delay = 1.35>

State 123 <SV = 122> <Delay = 1.92>
ST_123 : Operation 1061 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_58 = fadd i32 %dot_57, i32 %mul102_58_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1061 'fadd' 'dot_58' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 1.35>
ST_124 : Operation 1062 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_59 = muxlogic i32 %dot_58"   --->   Operation 1062 'muxlogic' 'muxLogicI0_to_dot_59' <Predicate = true> <Delay = 1.35>
ST_124 : Operation 1063 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_59 = muxlogic i32 %mul102_59_i_i_i"   --->   Operation 1063 'muxlogic' 'muxLogicI1_to_dot_59' <Predicate = true> <Delay = 1.35>

State 125 <SV = 124> <Delay = 1.92>
ST_125 : Operation 1064 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_59 = fadd i32 %dot_58, i32 %mul102_59_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1064 'fadd' 'dot_59' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 1.35>
ST_126 : Operation 1065 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_60 = muxlogic i32 %dot_59"   --->   Operation 1065 'muxlogic' 'muxLogicI0_to_dot_60' <Predicate = true> <Delay = 1.35>
ST_126 : Operation 1066 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_60 = muxlogic i32 %mul102_60_i_i_i"   --->   Operation 1066 'muxlogic' 'muxLogicI1_to_dot_60' <Predicate = true> <Delay = 1.35>

State 127 <SV = 126> <Delay = 1.92>
ST_127 : Operation 1067 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_60 = fadd i32 %dot_59, i32 %mul102_60_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1067 'fadd' 'dot_60' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 1.35>
ST_128 : Operation 1068 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_61 = muxlogic i32 %dot_60"   --->   Operation 1068 'muxlogic' 'muxLogicI0_to_dot_61' <Predicate = true> <Delay = 1.35>
ST_128 : Operation 1069 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_61 = muxlogic i32 %mul102_61_i_i_i"   --->   Operation 1069 'muxlogic' 'muxLogicI1_to_dot_61' <Predicate = true> <Delay = 1.35>
ST_128 : Operation 1260 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 1260 'ret' 'ret_ln0' <Predicate = (icmp_ln95)> <Delay = 0.28>

State 129 <SV = 128> <Delay = 1.92>
ST_129 : Operation 1070 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_61 = fadd i32 %dot_60, i32 %mul102_61_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1070 'fadd' 'dot_61' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 1.35>
ST_130 : Operation 1071 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_62 = muxlogic i32 %dot_61"   --->   Operation 1071 'muxlogic' 'muxLogicI0_to_dot_62' <Predicate = true> <Delay = 1.35>
ST_130 : Operation 1072 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_62 = muxlogic i32 %mul102_62_i_i_i"   --->   Operation 1072 'muxlogic' 'muxLogicI1_to_dot_62' <Predicate = true> <Delay = 1.35>

State 131 <SV = 130> <Delay = 1.92>
ST_131 : Operation 1073 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_62 = fadd i32 %dot_61, i32 %mul102_62_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1073 'fadd' 'dot_62' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 1.35>
ST_132 : Operation 1074 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI0_to_dot_63 = muxlogic i32 %dot_62"   --->   Operation 1074 'muxlogic' 'muxLogicI0_to_dot_63' <Predicate = true> <Delay = 1.35>
ST_132 : Operation 1075 [1/1] (1.35ns) (share mux size 66)   --->   "%muxLogicI1_to_dot_63 = muxlogic i32 %mul102_63_i_i_i"   --->   Operation 1075 'muxlogic' 'muxLogicI1_to_dot_63' <Predicate = true> <Delay = 1.35>

State 133 <SV = 132> <Delay = 1.92>
ST_133 : Operation 1076 [1/1] (1.92ns) (share mux size 66)   --->   "%dot_63 = fadd i32 %dot_62, i32 %mul102_63_i_i_i" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1076 'fadd' 'dot_63' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 1.35>
ST_134 : Operation 1077 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI0_to_mul107_i_i_i = muxlogic i32 %dot_63"   --->   Operation 1077 'muxlogic' 'muxLogicI0_to_mul107_i_i_i' <Predicate = true> <Delay = 1.35>
ST_134 : Operation 1078 [1/1] (1.35ns) (share mux size 65)   --->   "%muxLogicI1_to_mul107_i_i_i = muxlogic i32 0.125"   --->   Operation 1078 'muxlogic' 'muxLogicI1_to_mul107_i_i_i' <Predicate = true> <Delay = 1.35>

State 135 <SV = 134> <Delay = 2.48>
ST_135 : Operation 1079 [1/1] (2.48ns) (share mux size 65)   --->   "%mul107_i_i_i = fmul i32 %dot_63, i32 0.125" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1079 'fmul' 'mul107_i_i_i' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 1.10>
ST_136 : Operation 1080 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i10 %t_8" [kernel_MHSA.cpp:95->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1080 'zext' 'zext_ln95_1' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1081 [1/1] (0.00ns)   --->   "%specpipeline_ln96 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_99" [kernel_MHSA.cpp:96->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1081 'specpipeline' 'specpipeline_ln96' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1082 [1/1] (0.00ns)   --->   "%speclooptripcount_ln97 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 512, i64 256" [kernel_MHSA.cpp:97->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1082 'speclooptripcount' 'speclooptripcount_ln97' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1083 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_89" [kernel_MHSA.cpp:95->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1083 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1084 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1084 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1085 [1/1] (0.00ns)   --->   "%rend441 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin1" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1085 'specregionend' 'rend441' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1086 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1086 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1087 [1/1] (0.00ns)   --->   "%rend439 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin2" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1087 'specregionend' 'rend439' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1088 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1088 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1089 [1/1] (0.00ns)   --->   "%rend437 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin3" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1089 'specregionend' 'rend437' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1090 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1090 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1091 [1/1] (0.00ns)   --->   "%rend435 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin4" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1091 'specregionend' 'rend435' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1092 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1092 'specregionbegin' 'rbegin5' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1093 [1/1] (0.00ns)   --->   "%rend433 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin5" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1093 'specregionend' 'rend433' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1094 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_96" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1094 'specregionbegin' 'rbegin6' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1095 [1/1] (0.00ns)   --->   "%rend431 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_96, i32 %rbegin6" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1095 'specregionend' 'rend431' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1096 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1096 'specregionbegin' 'rbegin7' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1097 [1/1] (0.00ns)   --->   "%rend429 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin7" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1097 'specregionend' 'rend429' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1098 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1098 'specregionbegin' 'rbegin8' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1099 [1/1] (0.00ns)   --->   "%rend427 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin8" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1099 'specregionend' 'rend427' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1100 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1100 'specregionbegin' 'rbegin9' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1101 [1/1] (0.00ns)   --->   "%rend425 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin9" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1101 'specregionend' 'rend425' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1102 [1/1] (0.00ns)   --->   "%rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1102 'specregionbegin' 'rbegin10' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1103 [1/1] (0.00ns)   --->   "%rend423 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin10" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1103 'specregionend' 'rend423' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1104 [1/1] (0.00ns)   --->   "%rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1104 'specregionbegin' 'rbegin11' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1105 [1/1] (0.00ns)   --->   "%rend421 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin11" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1105 'specregionend' 'rend421' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1106 [1/1] (0.00ns)   --->   "%rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1106 'specregionbegin' 'rbegin12' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1107 [1/1] (0.00ns)   --->   "%rend419 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin12" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1107 'specregionend' 'rend419' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1108 [1/1] (0.00ns)   --->   "%rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1108 'specregionbegin' 'rbegin13' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1109 [1/1] (0.00ns)   --->   "%rend417 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin13" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1109 'specregionend' 'rend417' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1110 [1/1] (0.00ns)   --->   "%rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1110 'specregionbegin' 'rbegin14' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1111 [1/1] (0.00ns)   --->   "%rend415 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin14" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1111 'specregionend' 'rend415' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1112 [1/1] (0.00ns)   --->   "%rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1112 'specregionbegin' 'rbegin15' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1113 [1/1] (0.00ns)   --->   "%rend413 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin15" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1113 'specregionend' 'rend413' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1114 [1/1] (0.00ns)   --->   "%rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1114 'specregionbegin' 'rbegin16' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1115 [1/1] (0.00ns)   --->   "%rend411 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin16" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1115 'specregionend' 'rend411' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1116 [1/1] (0.00ns)   --->   "%rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1116 'specregionbegin' 'rbegin17' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1117 [1/1] (0.00ns)   --->   "%rend409 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin17" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1117 'specregionend' 'rend409' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1118 [1/1] (0.00ns)   --->   "%rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1118 'specregionbegin' 'rbegin18' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1119 [1/1] (0.00ns)   --->   "%rend407 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin18" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1119 'specregionend' 'rend407' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1120 [1/1] (0.00ns)   --->   "%rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1120 'specregionbegin' 'rbegin19' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1121 [1/1] (0.00ns)   --->   "%rend405 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin19" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1121 'specregionend' 'rend405' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1122 [1/1] (0.00ns)   --->   "%rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1122 'specregionbegin' 'rbegin20' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1123 [1/1] (0.00ns)   --->   "%rend403 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin20" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1123 'specregionend' 'rend403' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1124 [1/1] (0.00ns)   --->   "%rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1124 'specregionbegin' 'rbegin21' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1125 [1/1] (0.00ns)   --->   "%rend401 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin21" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1125 'specregionend' 'rend401' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1126 [1/1] (0.00ns)   --->   "%rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1126 'specregionbegin' 'rbegin22' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1127 [1/1] (0.00ns)   --->   "%rend399 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin22" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1127 'specregionend' 'rend399' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1128 [1/1] (0.00ns)   --->   "%rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1128 'specregionbegin' 'rbegin23' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1129 [1/1] (0.00ns)   --->   "%rend397 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin23" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1129 'specregionend' 'rend397' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1130 [1/1] (0.00ns)   --->   "%rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1130 'specregionbegin' 'rbegin24' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1131 [1/1] (0.00ns)   --->   "%rend395 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin24" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1131 'specregionend' 'rend395' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1132 [1/1] (0.00ns)   --->   "%rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1132 'specregionbegin' 'rbegin25' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1133 [1/1] (0.00ns)   --->   "%rend393 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin25" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1133 'specregionend' 'rend393' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1134 [1/1] (0.00ns)   --->   "%rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1134 'specregionbegin' 'rbegin26' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1135 [1/1] (0.00ns)   --->   "%rend391 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin26" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1135 'specregionend' 'rend391' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1136 [1/1] (0.00ns)   --->   "%rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1136 'specregionbegin' 'rbegin27' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1137 [1/1] (0.00ns)   --->   "%rend389 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin27" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1137 'specregionend' 'rend389' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1138 [1/1] (0.00ns)   --->   "%rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1138 'specregionbegin' 'rbegin28' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1139 [1/1] (0.00ns)   --->   "%rend387 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin28" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1139 'specregionend' 'rend387' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1140 [1/1] (0.00ns)   --->   "%rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1140 'specregionbegin' 'rbegin29' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1141 [1/1] (0.00ns)   --->   "%rend385 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin29" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1141 'specregionend' 'rend385' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1142 [1/1] (0.00ns)   --->   "%rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1142 'specregionbegin' 'rbegin30' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1143 [1/1] (0.00ns)   --->   "%rend383 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin30" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1143 'specregionend' 'rend383' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1144 [1/1] (0.00ns)   --->   "%rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1144 'specregionbegin' 'rbegin31' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1145 [1/1] (0.00ns)   --->   "%rend381 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin31" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1145 'specregionend' 'rend381' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1146 [1/1] (0.00ns)   --->   "%rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1146 'specregionbegin' 'rbegin32' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1147 [1/1] (0.00ns)   --->   "%rend379 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin32" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1147 'specregionend' 'rend379' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1148 [1/1] (0.00ns)   --->   "%rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1148 'specregionbegin' 'rbegin33' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1149 [1/1] (0.00ns)   --->   "%rend377 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin33" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1149 'specregionend' 'rend377' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1150 [1/1] (0.00ns)   --->   "%rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1150 'specregionbegin' 'rbegin34' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1151 [1/1] (0.00ns)   --->   "%rend375 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin34" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1151 'specregionend' 'rend375' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1152 [1/1] (0.00ns)   --->   "%rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1152 'specregionbegin' 'rbegin35' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1153 [1/1] (0.00ns)   --->   "%rend373 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin35" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1153 'specregionend' 'rend373' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1154 [1/1] (0.00ns)   --->   "%rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1154 'specregionbegin' 'rbegin36' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1155 [1/1] (0.00ns)   --->   "%rend371 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin36" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1155 'specregionend' 'rend371' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1156 [1/1] (0.00ns)   --->   "%rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1156 'specregionbegin' 'rbegin37' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1157 [1/1] (0.00ns)   --->   "%rend369 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin37" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1157 'specregionend' 'rend369' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1158 [1/1] (0.00ns)   --->   "%rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1158 'specregionbegin' 'rbegin38' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1159 [1/1] (0.00ns)   --->   "%rend367 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin38" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1159 'specregionend' 'rend367' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1160 [1/1] (0.00ns)   --->   "%rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1160 'specregionbegin' 'rbegin39' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1161 [1/1] (0.00ns)   --->   "%rend365 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin39" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1161 'specregionend' 'rend365' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1162 [1/1] (0.00ns)   --->   "%rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1162 'specregionbegin' 'rbegin40' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1163 [1/1] (0.00ns)   --->   "%rend363 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin40" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1163 'specregionend' 'rend363' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1164 [1/1] (0.00ns)   --->   "%rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1164 'specregionbegin' 'rbegin41' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1165 [1/1] (0.00ns)   --->   "%rend361 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin41" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1165 'specregionend' 'rend361' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1166 [1/1] (0.00ns)   --->   "%rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1166 'specregionbegin' 'rbegin42' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1167 [1/1] (0.00ns)   --->   "%rend359 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin42" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1167 'specregionend' 'rend359' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1168 [1/1] (0.00ns)   --->   "%rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1168 'specregionbegin' 'rbegin43' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1169 [1/1] (0.00ns)   --->   "%rend357 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin43" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1169 'specregionend' 'rend357' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1170 [1/1] (0.00ns)   --->   "%rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1170 'specregionbegin' 'rbegin44' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1171 [1/1] (0.00ns)   --->   "%rend355 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin44" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1171 'specregionend' 'rend355' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1172 [1/1] (0.00ns)   --->   "%rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_82" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1172 'specregionbegin' 'rbegin45' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1173 [1/1] (0.00ns)   --->   "%rend353 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_82, i32 %rbegin45" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1173 'specregionend' 'rend353' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1174 [1/1] (0.00ns)   --->   "%rbegin46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1174 'specregionbegin' 'rbegin46' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1175 [1/1] (0.00ns)   --->   "%rend351 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin46" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1175 'specregionend' 'rend351' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1176 [1/1] (0.00ns)   --->   "%rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_102" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1176 'specregionbegin' 'rbegin47' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1177 [1/1] (0.00ns)   --->   "%rend349 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_102, i32 %rbegin47" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1177 'specregionend' 'rend349' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1178 [1/1] (0.00ns)   --->   "%rbegin48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1178 'specregionbegin' 'rbegin48' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1179 [1/1] (0.00ns)   --->   "%rend347 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin48" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1179 'specregionend' 'rend347' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1180 [1/1] (0.00ns)   --->   "%rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1180 'specregionbegin' 'rbegin49' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1181 [1/1] (0.00ns)   --->   "%rend345 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin49" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1181 'specregionend' 'rend345' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1182 [1/1] (0.00ns)   --->   "%rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1182 'specregionbegin' 'rbegin50' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1183 [1/1] (0.00ns)   --->   "%rend343 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin50" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1183 'specregionend' 'rend343' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1184 [1/1] (0.00ns)   --->   "%rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_84" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1184 'specregionbegin' 'rbegin51' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1185 [1/1] (0.00ns)   --->   "%rend341 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_84, i32 %rbegin51" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1185 'specregionend' 'rend341' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1186 [1/1] (0.00ns)   --->   "%rbegin52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1186 'specregionbegin' 'rbegin52' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1187 [1/1] (0.00ns)   --->   "%rend339 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin52" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1187 'specregionend' 'rend339' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1188 [1/1] (0.00ns)   --->   "%rbegin53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_104" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1188 'specregionbegin' 'rbegin53' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1189 [1/1] (0.00ns)   --->   "%rend337 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_104, i32 %rbegin53" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1189 'specregionend' 'rend337' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1190 [1/1] (0.00ns)   --->   "%rbegin54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_119" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1190 'specregionbegin' 'rbegin54' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1191 [1/1] (0.00ns)   --->   "%rend335 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_119, i32 %rbegin54" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1191 'specregionend' 'rend335' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1192 [1/1] (0.00ns)   --->   "%rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_118" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1192 'specregionbegin' 'rbegin55' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1193 [1/1] (0.00ns)   --->   "%rend333 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_118, i32 %rbegin55" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1193 'specregionend' 'rend333' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1194 [1/1] (0.00ns)   --->   "%rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_117" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1194 'specregionbegin' 'rbegin56' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1195 [1/1] (0.00ns)   --->   "%rend331 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_117, i32 %rbegin56" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1195 'specregionend' 'rend331' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1196 [1/1] (0.00ns)   --->   "%rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_116" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1196 'specregionbegin' 'rbegin57' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1197 [1/1] (0.00ns)   --->   "%rend329 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_116, i32 %rbegin57" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1197 'specregionend' 'rend329' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1198 [1/1] (0.00ns)   --->   "%rbegin58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_115" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1198 'specregionbegin' 'rbegin58' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1199 [1/1] (0.00ns)   --->   "%rend327 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_115, i32 %rbegin58" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1199 'specregionend' 'rend327' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1200 [1/1] (0.00ns)   --->   "%rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_114" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1200 'specregionbegin' 'rbegin59' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1201 [1/1] (0.00ns)   --->   "%rend325 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_114, i32 %rbegin59" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1201 'specregionend' 'rend325' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1202 [1/1] (0.00ns)   --->   "%rbegin60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_113" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1202 'specregionbegin' 'rbegin60' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1203 [1/1] (0.00ns)   --->   "%rend323 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_113, i32 %rbegin60" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1203 'specregionend' 'rend323' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1204 [1/1] (0.00ns)   --->   "%rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_112" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1204 'specregionbegin' 'rbegin61' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1205 [1/1] (0.00ns)   --->   "%rend321 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_112, i32 %rbegin61" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1205 'specregionend' 'rend321' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1206 [1/1] (0.00ns)   --->   "%rbegin62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_111" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1206 'specregionbegin' 'rbegin62' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1207 [1/1] (0.00ns)   --->   "%rend319 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_111, i32 %rbegin62" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1207 'specregionend' 'rend319' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1208 [1/1] (0.00ns)   --->   "%rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_110" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1208 'specregionbegin' 'rbegin63' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1209 [1/1] (0.00ns)   --->   "%rend317 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_110, i32 %rbegin63" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1209 'specregionend' 'rend317' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1210 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_109" [kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1210 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1211 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_109, i32 %rbegin" [kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1211 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1212 [1/1] (0.00ns)   --->   "%att_0_addr = getelementptr i32 %att_0, i64 0, i64 %zext_ln95_1" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1212 'getelementptr' 'att_0_addr' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1213 [1/1] (0.00ns)   --->   "%att_1_addr = getelementptr i32 %att_1, i64 0, i64 %zext_ln95_1" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1213 'getelementptr' 'att_1_addr' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1214 [1/1] (0.00ns)   --->   "%att_2_addr = getelementptr i32 %att_2, i64 0, i64 %zext_ln95_1" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1214 'getelementptr' 'att_2_addr' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1215 [1/1] (0.00ns)   --->   "%att_3_addr = getelementptr i32 %att_3, i64 0, i64 %zext_ln95_1" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1215 'getelementptr' 'att_3_addr' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1216 [1/1] (0.00ns)   --->   "%att_4_addr = getelementptr i32 %att_4, i64 0, i64 %zext_ln95_1" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1216 'getelementptr' 'att_4_addr' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1217 [1/1] (0.00ns)   --->   "%att_5_addr = getelementptr i32 %att_5, i64 0, i64 %zext_ln95_1" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1217 'getelementptr' 'att_5_addr' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1218 [1/1] (0.00ns)   --->   "%att_6_addr = getelementptr i32 %att_6, i64 0, i64 %zext_ln95_1" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1218 'getelementptr' 'att_6_addr' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1219 [1/1] (0.00ns)   --->   "%att_7_addr = getelementptr i32 %att_7, i64 0, i64 %zext_ln95_1" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1219 'getelementptr' 'att_7_addr' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1220 [1/1] (0.00ns)   --->   "%att_8_addr = getelementptr i32 %att_8, i64 0, i64 %zext_ln95_1" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1220 'getelementptr' 'att_8_addr' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1221 [1/1] (0.00ns)   --->   "%att_9_addr = getelementptr i32 %att_9, i64 0, i64 %zext_ln95_1" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1221 'getelementptr' 'att_9_addr' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1222 [1/1] (0.00ns)   --->   "%att_10_addr = getelementptr i32 %att_10, i64 0, i64 %zext_ln95_1" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1222 'getelementptr' 'att_10_addr' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1223 [1/1] (0.00ns)   --->   "%att_11_addr = getelementptr i32 %att_11, i64 0, i64 %zext_ln95_1" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1223 'getelementptr' 'att_11_addr' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1224 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln105 = muxlogic i32 %mul107_i_i_i"   --->   Operation 1224 'muxlogic' 'muxLogicRAMData_to_store_ln105' <Predicate = (h_1_read == 10)> <Delay = 0.43>
ST_136 : Operation 1225 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln105 = muxlogic i9 %att_10_addr"   --->   Operation 1225 'muxlogic' 'muxLogicRAMAddr_to_store_ln105' <Predicate = (h_1_read == 10)> <Delay = 0.43>
ST_136 : Operation 1226 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln105 = store i32 %mul107_i_i_i, i9 %att_10_addr" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1226 'store' 'store_ln105' <Predicate = (h_1_read == 10)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_136 : Operation 1227 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln105 = muxlogic i32 %mul107_i_i_i"   --->   Operation 1227 'muxlogic' 'muxLogicRAMData_to_store_ln105' <Predicate = (h_1_read == 9)> <Delay = 0.43>
ST_136 : Operation 1228 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln105 = muxlogic i9 %att_9_addr"   --->   Operation 1228 'muxlogic' 'muxLogicRAMAddr_to_store_ln105' <Predicate = (h_1_read == 9)> <Delay = 0.43>
ST_136 : Operation 1229 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln105 = store i32 %mul107_i_i_i, i9 %att_9_addr" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1229 'store' 'store_ln105' <Predicate = (h_1_read == 9)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_136 : Operation 1230 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln105 = muxlogic i32 %mul107_i_i_i"   --->   Operation 1230 'muxlogic' 'muxLogicRAMData_to_store_ln105' <Predicate = (h_1_read == 8)> <Delay = 0.43>
ST_136 : Operation 1231 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln105 = muxlogic i9 %att_8_addr"   --->   Operation 1231 'muxlogic' 'muxLogicRAMAddr_to_store_ln105' <Predicate = (h_1_read == 8)> <Delay = 0.43>
ST_136 : Operation 1232 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln105 = store i32 %mul107_i_i_i, i9 %att_8_addr" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1232 'store' 'store_ln105' <Predicate = (h_1_read == 8)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_136 : Operation 1233 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln105 = muxlogic i32 %mul107_i_i_i"   --->   Operation 1233 'muxlogic' 'muxLogicRAMData_to_store_ln105' <Predicate = (h_1_read == 7)> <Delay = 0.43>
ST_136 : Operation 1234 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln105 = muxlogic i9 %att_7_addr"   --->   Operation 1234 'muxlogic' 'muxLogicRAMAddr_to_store_ln105' <Predicate = (h_1_read == 7)> <Delay = 0.43>
ST_136 : Operation 1235 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln105 = store i32 %mul107_i_i_i, i9 %att_7_addr" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1235 'store' 'store_ln105' <Predicate = (h_1_read == 7)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_136 : Operation 1236 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln105 = muxlogic i32 %mul107_i_i_i"   --->   Operation 1236 'muxlogic' 'muxLogicRAMData_to_store_ln105' <Predicate = (h_1_read == 6)> <Delay = 0.43>
ST_136 : Operation 1237 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln105 = muxlogic i9 %att_6_addr"   --->   Operation 1237 'muxlogic' 'muxLogicRAMAddr_to_store_ln105' <Predicate = (h_1_read == 6)> <Delay = 0.43>
ST_136 : Operation 1238 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln105 = store i32 %mul107_i_i_i, i9 %att_6_addr" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1238 'store' 'store_ln105' <Predicate = (h_1_read == 6)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_136 : Operation 1239 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln105 = muxlogic i32 %mul107_i_i_i"   --->   Operation 1239 'muxlogic' 'muxLogicRAMData_to_store_ln105' <Predicate = (h_1_read == 5)> <Delay = 0.43>
ST_136 : Operation 1240 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln105 = muxlogic i9 %att_5_addr"   --->   Operation 1240 'muxlogic' 'muxLogicRAMAddr_to_store_ln105' <Predicate = (h_1_read == 5)> <Delay = 0.43>
ST_136 : Operation 1241 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln105 = store i32 %mul107_i_i_i, i9 %att_5_addr" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1241 'store' 'store_ln105' <Predicate = (h_1_read == 5)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_136 : Operation 1242 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln105 = muxlogic i32 %mul107_i_i_i"   --->   Operation 1242 'muxlogic' 'muxLogicRAMData_to_store_ln105' <Predicate = (h_1_read == 4)> <Delay = 0.43>
ST_136 : Operation 1243 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln105 = muxlogic i9 %att_4_addr"   --->   Operation 1243 'muxlogic' 'muxLogicRAMAddr_to_store_ln105' <Predicate = (h_1_read == 4)> <Delay = 0.43>
ST_136 : Operation 1244 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln105 = store i32 %mul107_i_i_i, i9 %att_4_addr" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1244 'store' 'store_ln105' <Predicate = (h_1_read == 4)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_136 : Operation 1245 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln105 = muxlogic i32 %mul107_i_i_i"   --->   Operation 1245 'muxlogic' 'muxLogicRAMData_to_store_ln105' <Predicate = (h_1_read == 3)> <Delay = 0.43>
ST_136 : Operation 1246 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln105 = muxlogic i9 %att_3_addr"   --->   Operation 1246 'muxlogic' 'muxLogicRAMAddr_to_store_ln105' <Predicate = (h_1_read == 3)> <Delay = 0.43>
ST_136 : Operation 1247 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln105 = store i32 %mul107_i_i_i, i9 %att_3_addr" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1247 'store' 'store_ln105' <Predicate = (h_1_read == 3)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_136 : Operation 1248 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln105 = muxlogic i32 %mul107_i_i_i"   --->   Operation 1248 'muxlogic' 'muxLogicRAMData_to_store_ln105' <Predicate = (h_1_read == 2)> <Delay = 0.43>
ST_136 : Operation 1249 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln105 = muxlogic i9 %att_2_addr"   --->   Operation 1249 'muxlogic' 'muxLogicRAMAddr_to_store_ln105' <Predicate = (h_1_read == 2)> <Delay = 0.43>
ST_136 : Operation 1250 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln105 = store i32 %mul107_i_i_i, i9 %att_2_addr" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1250 'store' 'store_ln105' <Predicate = (h_1_read == 2)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_136 : Operation 1251 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln105 = muxlogic i32 %mul107_i_i_i"   --->   Operation 1251 'muxlogic' 'muxLogicRAMData_to_store_ln105' <Predicate = (h_1_read == 1)> <Delay = 0.43>
ST_136 : Operation 1252 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln105 = muxlogic i9 %att_1_addr"   --->   Operation 1252 'muxlogic' 'muxLogicRAMAddr_to_store_ln105' <Predicate = (h_1_read == 1)> <Delay = 0.43>
ST_136 : Operation 1253 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln105 = store i32 %mul107_i_i_i, i9 %att_1_addr" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1253 'store' 'store_ln105' <Predicate = (h_1_read == 1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_136 : Operation 1254 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln105 = muxlogic i32 %mul107_i_i_i"   --->   Operation 1254 'muxlogic' 'muxLogicRAMData_to_store_ln105' <Predicate = (h_1_read == 0)> <Delay = 0.43>
ST_136 : Operation 1255 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln105 = muxlogic i9 %att_0_addr"   --->   Operation 1255 'muxlogic' 'muxLogicRAMAddr_to_store_ln105' <Predicate = (h_1_read == 0)> <Delay = 0.43>
ST_136 : Operation 1256 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln105 = store i32 %mul107_i_i_i, i9 %att_0_addr" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1256 'store' 'store_ln105' <Predicate = (h_1_read == 0)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_136 : Operation 1257 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln105 = muxlogic i32 %mul107_i_i_i"   --->   Operation 1257 'muxlogic' 'muxLogicRAMData_to_store_ln105' <Predicate = (h_1_read != 0 & h_1_read != 1 & h_1_read != 2 & h_1_read != 3 & h_1_read != 4 & h_1_read != 5 & h_1_read != 6 & h_1_read != 7 & h_1_read != 8 & h_1_read != 9 & h_1_read != 10)> <Delay = 0.43>
ST_136 : Operation 1258 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln105 = muxlogic i9 %att_11_addr"   --->   Operation 1258 'muxlogic' 'muxLogicRAMAddr_to_store_ln105' <Predicate = (h_1_read != 0 & h_1_read != 1 & h_1_read != 2 & h_1_read != 3 & h_1_read != 4 & h_1_read != 5 & h_1_read != 6 & h_1_read != 7 & h_1_read != 8 & h_1_read != 9 & h_1_read != 10)> <Delay = 0.43>
ST_136 : Operation 1259 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln105 = store i32 %mul107_i_i_i, i9 %att_11_addr" [kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76]   --->   Operation 1259 'store' 'store_ln105' <Predicate = (h_1_read != 0 & h_1_read != 1 & h_1_read != 2 & h_1_read != 3 & h_1_read != 4 & h_1_read != 5 & h_1_read != 6 & h_1_read != 7 & h_1_read != 8 & h_1_read != 9 & h_1_read != 10)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 1.855ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln95', kernel_MHSA.cpp:95->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) of constant 0 on local variable 't', kernel_MHSA.cpp:95->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76 [154]  (0.393 ns)
	'load' operation 10 bit ('t', kernel_MHSA.cpp:95->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) on local variable 't', kernel_MHSA.cpp:95->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76 [157]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln95', kernel_MHSA.cpp:95->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [160]  (0.712 ns)
	'muxlogic' operation 32 bit ('muxLogicRAMAddr_to_k_val') [171]  (0.000 ns)
	'load' operation 32 bit ('k_val', kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) on array 'k_cache_local_0_i_i' [172]  (0.750 ns)

 <State 2>: 2.242ns
The critical path consists of the following:
	'load' operation 32 bit ('k_val', kernel_MHSA.cpp:101->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) on array 'k_cache_local_0_i_i' [172]  (0.892 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul102_i_i_i') [175]  (1.350 ns)

 <State 3>: 1.753ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul102_i_i_i', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [176]  (1.753 ns)

 <State 4>: 2.087ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul102_i_i_i', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [176]  (2.087 ns)

 <State 5>: 2.087ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul102_8_i_i_i', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [274]  (2.087 ns)

 <State 6>: 2.087ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul102_16_i_i_i', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [372]  (2.087 ns)

 <State 7>: 2.087ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul102_24_i_i_i', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [470]  (2.087 ns)

 <State 8>: 2.087ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul102_32_i_i_i', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [568]  (2.087 ns)

 <State 9>: 2.087ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul102_40_i_i_i', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [666]  (2.087 ns)

 <State 10>: 2.087ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul102_48_i_i_i', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [764]  (2.087 ns)

 <State 11>: 2.087ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul102_56_i_i_i', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [862]  (2.087 ns)

 <State 12>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [216]  (1.925 ns)

 <State 13>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_4') [226]  (1.350 ns)

 <State 14>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [228]  (1.925 ns)

 <State 15>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_5') [238]  (1.350 ns)

 <State 16>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [240]  (1.925 ns)

 <State 17>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_6') [250]  (1.350 ns)

 <State 18>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [252]  (1.925 ns)

 <State 19>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_7') [262]  (1.350 ns)

 <State 20>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [264]  (1.925 ns)

 <State 21>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_8') [276]  (1.350 ns)

 <State 22>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [278]  (1.925 ns)

 <State 23>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_9') [288]  (1.350 ns)

 <State 24>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [290]  (1.925 ns)

 <State 25>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_10') [300]  (1.350 ns)

 <State 26>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [302]  (1.925 ns)

 <State 27>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_11') [312]  (1.350 ns)

 <State 28>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [314]  (1.925 ns)

 <State 29>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_12') [324]  (1.350 ns)

 <State 30>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [326]  (1.925 ns)

 <State 31>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_13') [336]  (1.350 ns)

 <State 32>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [338]  (1.925 ns)

 <State 33>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_14') [348]  (1.350 ns)

 <State 34>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [350]  (1.925 ns)

 <State 35>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_15') [360]  (1.350 ns)

 <State 36>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [362]  (1.925 ns)

 <State 37>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_16') [374]  (1.350 ns)

 <State 38>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [376]  (1.925 ns)

 <State 39>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_17') [386]  (1.350 ns)

 <State 40>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [388]  (1.925 ns)

 <State 41>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_18') [398]  (1.350 ns)

 <State 42>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [400]  (1.925 ns)

 <State 43>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_19') [410]  (1.350 ns)

 <State 44>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [412]  (1.925 ns)

 <State 45>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_20') [422]  (1.350 ns)

 <State 46>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [424]  (1.925 ns)

 <State 47>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_21') [434]  (1.350 ns)

 <State 48>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [436]  (1.925 ns)

 <State 49>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_22') [446]  (1.350 ns)

 <State 50>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [448]  (1.925 ns)

 <State 51>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_23') [458]  (1.350 ns)

 <State 52>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [460]  (1.925 ns)

 <State 53>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_24') [472]  (1.350 ns)

 <State 54>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [474]  (1.925 ns)

 <State 55>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_25') [484]  (1.350 ns)

 <State 56>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [486]  (1.925 ns)

 <State 57>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_26') [496]  (1.350 ns)

 <State 58>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [498]  (1.925 ns)

 <State 59>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_27') [508]  (1.350 ns)

 <State 60>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [510]  (1.925 ns)

 <State 61>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_28') [520]  (1.350 ns)

 <State 62>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [522]  (1.925 ns)

 <State 63>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_29') [532]  (1.350 ns)

 <State 64>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [534]  (1.925 ns)

 <State 65>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_30') [544]  (1.350 ns)

 <State 66>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [546]  (1.925 ns)

 <State 67>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_31') [556]  (1.350 ns)

 <State 68>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [558]  (1.925 ns)

 <State 69>: 0.000ns
The critical path consists of the following:

 <State 70>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_32') [570]  (1.350 ns)

 <State 71>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [572]  (1.925 ns)

 <State 72>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_33') [582]  (1.350 ns)

 <State 73>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [584]  (1.925 ns)

 <State 74>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_34') [594]  (1.350 ns)

 <State 75>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [596]  (1.925 ns)

 <State 76>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_35') [606]  (1.350 ns)

 <State 77>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [608]  (1.925 ns)

 <State 78>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_36') [618]  (1.350 ns)

 <State 79>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [620]  (1.925 ns)

 <State 80>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_37') [630]  (1.350 ns)

 <State 81>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [632]  (1.925 ns)

 <State 82>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_38') [642]  (1.350 ns)

 <State 83>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [644]  (1.925 ns)

 <State 84>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_39') [654]  (1.350 ns)

 <State 85>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [656]  (1.925 ns)

 <State 86>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_40') [668]  (1.350 ns)

 <State 87>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [670]  (1.925 ns)

 <State 88>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_41') [680]  (1.350 ns)

 <State 89>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [682]  (1.925 ns)

 <State 90>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_42') [692]  (1.350 ns)

 <State 91>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [694]  (1.925 ns)

 <State 92>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_43') [704]  (1.350 ns)

 <State 93>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [706]  (1.925 ns)

 <State 94>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_44') [716]  (1.350 ns)

 <State 95>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [718]  (1.925 ns)

 <State 96>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_45') [728]  (1.350 ns)

 <State 97>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [730]  (1.925 ns)

 <State 98>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_46') [740]  (1.350 ns)

 <State 99>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [742]  (1.925 ns)

 <State 100>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_47') [752]  (1.350 ns)

 <State 101>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [754]  (1.925 ns)

 <State 102>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_48') [766]  (1.350 ns)

 <State 103>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [768]  (1.925 ns)

 <State 104>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_49') [778]  (1.350 ns)

 <State 105>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [780]  (1.925 ns)

 <State 106>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_50') [790]  (1.350 ns)

 <State 107>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [792]  (1.925 ns)

 <State 108>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_51') [802]  (1.350 ns)

 <State 109>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [804]  (1.925 ns)

 <State 110>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_52') [814]  (1.350 ns)

 <State 111>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [816]  (1.925 ns)

 <State 112>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_53') [826]  (1.350 ns)

 <State 113>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [828]  (1.925 ns)

 <State 114>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_54') [838]  (1.350 ns)

 <State 115>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [840]  (1.925 ns)

 <State 116>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_55') [850]  (1.350 ns)

 <State 117>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [852]  (1.925 ns)

 <State 118>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_56') [864]  (1.350 ns)

 <State 119>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [866]  (1.925 ns)

 <State 120>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_57') [876]  (1.350 ns)

 <State 121>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [878]  (1.925 ns)

 <State 122>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_58') [888]  (1.350 ns)

 <State 123>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [890]  (1.925 ns)

 <State 124>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_59') [900]  (1.350 ns)

 <State 125>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [902]  (1.925 ns)

 <State 126>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_60') [912]  (1.350 ns)

 <State 127>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [914]  (1.925 ns)

 <State 128>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_61') [924]  (1.350 ns)

 <State 129>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [926]  (1.925 ns)

 <State 130>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_62') [936]  (1.350 ns)

 <State 131>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [938]  (1.925 ns)

 <State 132>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_dot_63') [948]  (1.350 ns)

 <State 133>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('dot', kernel_MHSA.cpp:103->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [950]  (1.925 ns)

 <State 134>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_mul107_i_i_i') [952]  (1.350 ns)

 <State 135>: 2.486ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul107_i_i_i', kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [954]  (2.486 ns)

 <State 136>: 1.104ns
The critical path consists of the following:
	'getelementptr' operation 9 bit ('att_10_addr', kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) [965]  (0.000 ns)
	'muxlogic' operation 0 bit ('muxLogicRAMAddr_to_store_ln105') [970]  (0.437 ns)
	'store' operation 0 bit ('store_ln105', kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76) of variable 'mul107_i_i_i', kernel_MHSA.cpp:105->kernel_MHSA.cpp:76->kernel_MHSA.cpp:81->kernel_MHSA.cpp:76 on array 'att_10' [971]  (0.667 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
