<stg><name>pointwise_conv2d_fix.1</name>


<trans_list>

<trans id="90" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="9" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.loopexit:0  %out_d_0 = phi i4 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="out_d_0"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.loopexit:1  %phi_mul1 = phi i11 [ 0, %0 ], [ %add_ln16, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="12" op_0_bw="11">
<![CDATA[
.loopexit:2  %zext_ln16 = zext i11 %phi_mul1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.loopexit:3  %add_ln16 = add i11 %phi_mul1, 196

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:4  %icmp_ln16 = icmp eq i4 %out_d_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:6  %out_d = add i4 %out_d_0, 1

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:7  br i1 %icmp_ln16, label %5, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="4">
<![CDATA[
.preheader4.preheader:0  %zext_ln19 = zext i4 %out_d_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:1  %SeparableConv2D_1_b_2 = getelementptr [8 x i13]* @SeparableConv2D_1_b_s, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_b_2"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="4">
<![CDATA[
.preheader4.preheader:2  %trunc_ln23 = trunc i4 %out_d_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="13" op_0_bw="3">
<![CDATA[
.preheader4.preheader:4  %buffer = load i13* %SeparableConv2D_1_b_2, align 2

]]></Node>
<StgValue><ssdm name="buffer"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader4.preheader:3  %shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %trunc_ln23, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="13" op_0_bw="3">
<![CDATA[
.preheader4.preheader:4  %buffer = load i13* %SeparableConv2D_1_b_2, align 2

]]></Node>
<StgValue><ssdm name="buffer"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="13">
<![CDATA[
.preheader4.preheader:5  %sext_ln19 = sext i13 %buffer to i16

]]></Node>
<StgValue><ssdm name="sext_ln19"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:6  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader4:0  %out_h_0 = phi i4 [ 0, %.preheader4.preheader ], [ %out_h, %.preheader4.loopexit ]

]]></Node>
<StgValue><ssdm name="out_h_0"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader4:1  %icmp_ln17 = icmp eq i4 %out_h_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader4:3  %out_h = add i4 %out_h_0, 1

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %icmp_ln17, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader:0  %shl_ln23_2 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %out_h_0, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln23_2"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader:1  %zext_ln23_10 = zext i8 %shl_ln23_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln23_10"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader.preheader:2  %shl_ln23_3 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln23_3"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="5">
<![CDATA[
.preheader.preheader:3  %zext_ln23_11 = zext i5 %shl_ln23_3 to i9

]]></Node>
<StgValue><ssdm name="zext_ln23_11"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:4  %sub_ln23 = sub i9 %zext_ln23_10, %zext_ln23_11

]]></Node>
<StgValue><ssdm name="sub_ln23"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="9">
<![CDATA[
.preheader.preheader:5  %sext_ln23 = sext i9 %sub_ln23 to i13

]]></Node>
<StgValue><ssdm name="sext_ln23"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:6  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %out_w_0 = phi i4 [ %out_w, %4 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="out_w_0"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %icmp_ln18 = icmp eq i4 %out_w_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %out_w = add i4 %out_w_0, 1

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln18, label %.preheader4.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="4">
<![CDATA[
:0  %zext_ln20 = zext i4 %out_w_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="4">
<![CDATA[
:1  %zext_ln20_1 = zext i4 %out_w_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln20_1"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.loopexit:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %buffer_0 = phi i16 [ %sext_ln19, %1 ], [ %buffer_3, %3 ]

]]></Node>
<StgValue><ssdm name="buffer_0"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %in_d_0 = phi i5 [ 0, %1 ], [ %in_d, %3 ]

]]></Node>
<StgValue><ssdm name="in_d_0"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:2  %phi_mul = phi i12 [ 0, %1 ], [ %add_ln23_8, %3 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %icmp_ln20 = icmp eq i5 %in_d_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %in_d = add i5 %in_d_0, 1

]]></Node>
<StgValue><ssdm name="in_d"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln20, label %4, label %3

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="5">
<![CDATA[
:0  %zext_ln23_12 = zext i5 %in_d_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln23_12"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln23_8 = add i12 %phi_mul, 196

]]></Node>
<StgValue><ssdm name="add_ln23_8"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %add_ln23 = add i12 %phi_mul, %zext_ln20_1

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="12">
<![CDATA[
:3  %zext_ln23 = zext i12 %add_ln23 to i13

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %add_ln23_1 = add i13 %zext_ln23, %sext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_1"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="13">
<![CDATA[
:5  %sext_ln23_3 = sext i13 %add_ln23_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_3"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="32">
<![CDATA[
:6  %zext_ln23_6 = zext i32 %sext_ln23_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_6"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_6

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="14">
<![CDATA[
:8  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:10  %add_ln23_2 = add i7 %shl_ln, %zext_ln23_12

]]></Node>
<StgValue><ssdm name="add_ln23_2"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="7">
<![CDATA[
:11  %zext_ln23_7 = zext i7 %add_ln23_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_7"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %SeparableConv2D_1_w_2 = getelementptr [128 x i15]* @SeparableConv2D_1_w_s, i64 0, i64 %zext_ln23_7

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_2"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="7">
<![CDATA[
:13  %SeparableConv2D_1_w_3 = load i15* %SeparableConv2D_1_w_2, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_3"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="15" op_0_bw="16">
<![CDATA[
:0  %trunc_ln20 = trunc i16 %buffer_0 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln20"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:1  %tmp = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %buffer_0, i32 15)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
:2  %select_ln27 = select i1 %tmp, i15 0, i15 %trunc_ln20

]]></Node>
<StgValue><ssdm name="select_ln27"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="15">
<![CDATA[
:3  %zext_ln27 = zext i15 %select_ln27 to i16

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln30 = add i9 %sub_ln23, %zext_ln20

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="9">
<![CDATA[
:5  %sext_ln30 = sext i9 %add_ln30 to i12

]]></Node>
<StgValue><ssdm name="sext_ln30"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6  %add_ln30_1 = add i12 %sext_ln30, %zext_ln16

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="12">
<![CDATA[
:7  %sext_ln30_2 = sext i12 %add_ln30_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln30_2"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="32">
<![CDATA[
:8  %zext_ln30 = zext i32 %sext_ln30_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %zext_ln27, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="82" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="14">
<![CDATA[
:8  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="7">
<![CDATA[
:13  %SeparableConv2D_1_w_3 = load i15* %SeparableConv2D_1_w_2, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_w_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="30" op_0_bw="16">
<![CDATA[
:9  %sext_ln23_4 = sext i16 %input_load to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_4"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="30" op_0_bw="15">
<![CDATA[
:14  %sext_ln23_5 = sext i15 %SeparableConv2D_1_w_3 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_5"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:15  %mul_ln23 = mul i30 %sext_ln23_4, %sext_ln23_5

]]></Node>
<StgValue><ssdm name="mul_ln23"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %trunc_ln4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="88" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %buffer_3 = add i16 %trunc_ln4, %buffer_0

]]></Node>
<StgValue><ssdm name="buffer_3"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %2

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
