// Seed: 1369944036
module module_0 (
    input supply1 id_0,
    output wire id_1,
    output tri0 id_2,
    input uwire id_3,
    input wand id_4,
    input tri1 id_5,
    input supply0 id_6,
    output wor id_7,
    input wor id_8,
    input supply0 id_9,
    output supply0 id_10,
    output supply1 id_11
);
  assign id_2 = id_0;
  wire id_13;
  supply1 id_14 = id_9;
  wire id_15;
  assign id_2 = id_0 - 1'b0;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input tri1 id_2,
    input tri id_3,
    input supply0 id_4,
    input tri0 id_5,
    output tri id_6,
    output uwire id_7,
    output uwire id_8,
    output uwire id_9
);
  reg id_11;
  supply1 id_12, id_13;
  tri1 id_14 = id_5 + "" - 1;
  supply0 id_15 = id_15 == id_15;
  integer id_16;
  module_0 modCall_1 (
      id_5,
      id_9,
      id_12,
      id_5,
      id_1,
      id_3,
      id_12,
      id_13,
      id_0,
      id_12,
      id_13,
      id_8
  );
  always force id_12 = id_11;
endmodule
