// Seed: 1727442428
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout logic [7:0] id_1;
  assign id_1[1'b0] = id_1;
endmodule
module module_1 #(
    parameter id_6 = 32'd26
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  inout logic [7:0] id_7;
  input wire _id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  inout logic [7:0] id_2;
  inout wire id_1;
  assign id_7[id_6] = id_1;
  assign id_2[1] = (-1);
  logic id_8 = id_4;
endmodule
