# Reading D:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Uart1_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying D:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {Uart1_7_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:08 on Aug 15,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." Uart1_7_1200mv_85c_slow.vo 
# -- Compiling module uart_tx_byte
# -- Compiling module hard_block
# 
# Top level modules:
# 	uart_tx_byte
# End time: 16:42:08 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGA_Restart/FPGA_Projects20250804/Uart1 {F:/FPGA_Restart/FPGA_Projects20250804/Uart1/uart_tx_byte_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:42:08 on Aug 15,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGA_Restart/FPGA_Projects20250804/Uart1" F:/FPGA_Restart/FPGA_Projects20250804/Uart1/uart_tx_byte_tb.v 
# -- Compiling module uart_tx_byte_tb
# 
# Top level modules:
# 	uart_tx_byte_tb
# End time: 16:42:08 on Aug 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  uart_tx_byte_tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" uart_tx_byte_tb 
# Start time: 16:42:08 on Aug 15,2025
# Loading work.uart_tx_byte_tb
# Loading work.uart_tx_byte
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from Uart1_7_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from Uart1_7_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /uart_tx_byte_tb File: F:/FPGA_Restart/FPGA_Projects20250804/Uart1/uart_tx_byte_tb.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : F:/FPGA_Restart/FPGA_Projects20250804/Uart1/uart_tx_byte_tb.v(45)
#    Time: 176226743 ps  Iteration: 0  Instance: /uart_tx_byte_tb
# Break in Module uart_tx_byte_tb at F:/FPGA_Restart/FPGA_Projects20250804/Uart1/uart_tx_byte_tb.v line 45
add wave -position insertpoint  \
{sim:/uart_tx_byte_tb/uut/\Add0~19 }
add wave -position insertpoint  \
sim:/uart_tx_byte_tb/uut/bps_cnt
restart
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from Uart1_7_1200mv_85c_v_slow.sdo
# Loading timing data from Uart1_7_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /uart_tx_byte_tb File: F:/FPGA_Restart/FPGA_Projects20250804/Uart1/uart_tx_byte_tb.v
run -all
# ** Note: $stop    : F:/FPGA_Restart/FPGA_Projects20250804/Uart1/uart_tx_byte_tb.v(45)
#    Time: 176226743 ps  Iteration: 0  Instance: /uart_tx_byte_tb
# Break in Module uart_tx_byte_tb at F:/FPGA_Restart/FPGA_Projects20250804/Uart1/uart_tx_byte_tb.v line 45
# End time: 16:44:43 on Aug 15,2025, Elapsed time: 0:02:35
# Errors: 0, Warnings: 0
