

================================================================
== Vivado HLS Report for 'ResNet'
================================================================
* Date:           Sun Sep  6 14:17:15 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ResNet
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 5.196 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   165275|   165275| 0.859 ms | 0.859 ms |  165275|  165275|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |     6153|     6153|        11|          1|          1|  6144|    yes   |
        |- Loop 2                 |    27132|    27132|      4522|          -|          -|     6|    no    |
        | + Loop 2.1              |        9|        9|         2|          1|          1|     9|    yes   |
        |- Loop 3                 |     1027|     1027|         5|          1|          1|  1024|    yes   |
        |- Loop 4                 |    17640|    17640|      4410|          -|          -|     4|    no    |
        | + Loop 4.1              |     4408|     4408|      1102|          -|          -|     4|    no    |
        |- Loop 5                 |    17640|    17640|      4410|          -|          -|     4|    no    |
        | + Loop 5.1              |     4408|     4408|      1102|          -|          -|     4|    no    |
        |- Loop 6                 |    17640|    17640|      4410|          -|          -|     4|    no    |
        | + Loop 6.1              |     4408|     4408|      1102|          -|          -|     4|    no    |
        |- Loop 7                 |     8268|     8268|      4134|          -|          -|     2|    no    |
        | + Loop 7.1              |     4132|     4132|      2066|          -|          -|     2|    no    |
        |  ++ Loop 7.1.1          |     2064|     2064|      1032|          -|          -|     2|    no    |
        |   +++ Loop 7.1.1.1      |      960|      960|       480|          -|          -|     2|    no    |
        |    ++++ Loop 7.1.1.1.1  |      478|      478|       239|          -|          -|     2|    no    |
        |- Loop 8                 |     6500|     6500|      3250|          -|          -|     2|    no    |
        | + Loop 8.1              |     3248|     3248|      1624|          -|          -|     2|    no    |
        |  ++ Loop 8.1.1          |     1476|     1476|       738|          -|          -|     2|    no    |
        |   +++ Loop 8.1.1.1      |      666|      666|       333|          -|          -|     2|    no    |
        |- Loop 9                 |    12992|    12992|      6496|          -|          -|     2|    no    |
        | + Loop 9.1              |     6494|     6494|      3247|          -|          -|     2|    no    |
        |  ++ Loop 9.1.1          |     1476|     1476|       738|          -|          -|     2|    no    |
        |   +++ Loop 9.1.1.1      |      666|      666|       333|          -|          -|     2|    no    |
        |  ++ Loop 9.1.2          |     1476|     1476|       738|          -|          -|     2|    no    |
        |   +++ Loop 9.1.2.1      |      666|      666|       333|          -|          -|     2|    no    |
        |- Loop 10                |    12992|    12992|      6496|          -|          -|     2|    no    |
        | + Loop 10.1             |     6494|     6494|      3247|          -|          -|     2|    no    |
        |  ++ Loop 10.1.1         |     1476|     1476|       738|          -|          -|     2|    no    |
        |   +++ Loop 10.1.1.1     |      666|      666|       333|          -|          -|     2|    no    |
        |  ++ Loop 10.1.2         |     1476|     1476|       738|          -|          -|     2|    no    |
        |   +++ Loop 10.1.2.1     |      666|      666|       333|          -|          -|     2|    no    |
        |- Loop 11                |     8108|     8108|      2027|          -|          -|     4|    no    |
        | + Loop 11.1             |     1956|     1956|       978|          -|          -|     2|    no    |
        |  ++ Loop 11.1.1         |      976|      976|       488|          -|          -|     2|    no    |
        |   +++ Loop 11.1.1.1     |      486|      486|       243|          -|          -|     2|    no    |
        |- Loop 12                |     5644|     5644|      1411|          -|          -|     4|    no    |
        | + Loop 12.1             |     1340|     1340|       335|          -|          -|     4|    no    |
        |- Loop 13                |     5644|     5644|      1411|          -|          -|     4|    no    |
        | + Loop 13.1             |     1340|     1340|       335|          -|          -|     4|    no    |
        |- Loop 14                |     5644|     5644|      1411|          -|          -|     4|    no    |
        | + Loop 14.1             |     1340|     1340|       335|          -|          -|     4|    no    |
        |- Loop 15                |     5644|     5644|      1411|          -|          -|     4|    no    |
        | + Loop 15.1             |     1340|     1340|       335|          -|          -|     4|    no    |
        |- Loop 16                |     5644|     5644|      1411|          -|          -|     4|    no    |
        | + Loop 16.1             |     1340|     1340|       335|          -|          -|     4|    no    |
        |- Loop 17                |       64|       64|         2|          1|          1|    64|    yes   |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 5
  * Pipeline-3: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 140
* Pipeline : 4
  Pipeline-0 : II = 1, D = 11, States = { 2 3 4 5 6 7 8 9 10 11 12 }
  Pipeline-1 : II = 1, D = 2, States = { 15 16 }
  Pipeline-2 : II = 1, D = 5, States = { 19 20 21 22 23 }
  Pipeline-3 : II = 1, D = 2, States = { 137 138 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 13 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 
13 --> 14 
14 --> 15 19 
15 --> 17 16 
16 --> 15 
17 --> 18 
18 --> 14 
19 --> 24 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 19 
24 --> 25 
25 --> 26 38 
26 --> 27 25 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 26 
38 --> 39 51 
39 --> 40 38 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 39 
51 --> 52 64 
52 --> 53 51 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 52 
64 --> 65 73 
65 --> 66 64 
66 --> 67 65 
67 --> 72 68 
68 --> 69 67 
69 --> 70 
70 --> 71 
71 --> 68 
72 --> 66 
73 --> 74 80 
74 --> 75 73 
75 --> 76 
76 --> 77 74 
77 --> 78 79 
78 --> 77 
79 --> 76 
80 --> 81 92 
81 --> 82 80 
82 --> 83 
83 --> 87 84 
84 --> 85 86 
85 --> 84 
86 --> 83 
87 --> 88 
88 --> 89 81 
89 --> 90 91 
90 --> 89 
91 --> 88 
92 --> 93 104 
93 --> 94 92 
94 --> 95 
95 --> 99 96 
96 --> 97 98 
97 --> 96 
98 --> 95 
99 --> 100 
100 --> 101 93 
101 --> 102 103 
102 --> 101 
103 --> 100 
104 --> 112 105 
105 --> 111 106 
106 --> 107 105 
107 --> 108 106 
108 --> 109 
109 --> 110 
110 --> 107 
111 --> 104 
112 --> 113 
113 --> 117 114 
114 --> 115 116 
115 --> 114 
116 --> 113 
117 --> 118 
118 --> 122 119 
119 --> 120 121 
120 --> 119 
121 --> 118 
122 --> 123 
123 --> 127 124 
124 --> 125 126 
125 --> 124 
126 --> 123 
127 --> 128 
128 --> 132 129 
129 --> 130 131 
130 --> 129 
131 --> 128 
132 --> 133 
133 --> 134 137 
134 --> 135 136 
135 --> 134 
136 --> 133 
137 --> 139 138 
138 --> 137 
139 --> 140 
140 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 141 [1/1] (1.00ns)   --->   "%result_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %result)"   --->   Operation 141 'read' 'result_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 142 [1/1] (1.00ns)   --->   "%image_thermo_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %image_thermo_V)"   --->   Operation 142 'read' 'image_thermo_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%result3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %result_read, i32 2, i32 31)"   --->   Operation 143 'partselect' 'result3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_744 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %image_thermo_V_read, i32 1, i32 31)"   --->   Operation 144 'partselect' 'tmp_744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%p_cast = zext i31 %tmp_744 to i32"   --->   Operation 145 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %BUS32), !map !922"   --->   Operation 146 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %IMG), !map !927"   --->   Operation 147 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @ResNet_str) nounwind"   --->   Operation 148 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%image_buf_0_V = alloca [1024 x i16], align 2" [ResNet/net_hls.cc:86]   --->   Operation 149 'alloca' 'image_buf_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%image_buf_1_V = alloca [1024 x i16], align 2" [ResNet/net_hls.cc:86]   --->   Operation 150 'alloca' 'image_buf_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%image_buf_2_V = alloca [1024 x i16], align 2" [ResNet/net_hls.cc:86]   --->   Operation 151 'alloca' 'image_buf_2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%image_buf_3_V = alloca [1024 x i16], align 2" [ResNet/net_hls.cc:86]   --->   Operation 152 'alloca' 'image_buf_3_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%image_buf_4_V = alloca [1024 x i16], align 2" [ResNet/net_hls.cc:86]   --->   Operation 153 'alloca' 'image_buf_4_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%image_buf_5_V = alloca [1024 x i16], align 2" [ResNet/net_hls.cc:86]   --->   Operation 154 'alloca' 'image_buf_5_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%conv1_out_0 = alloca [1024 x i12], align 2"   --->   Operation 155 'alloca' 'conv1_out_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%conv1_out_1 = alloca [1024 x i12], align 2"   --->   Operation 156 'alloca' 'conv1_out_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%conv1_out_2 = alloca [1024 x i12], align 2"   --->   Operation 157 'alloca' 'conv1_out_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%conv1_out_3 = alloca [1024 x i12], align 2"   --->   Operation 158 'alloca' 'conv1_out_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%conv1_out_4 = alloca [1024 x i12], align 2"   --->   Operation 159 'alloca' 'conv1_out_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%conv1_out_5 = alloca [1024 x i12], align 2"   --->   Operation 160 'alloca' 'conv1_out_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%conv1_out_6 = alloca [1024 x i12], align 2"   --->   Operation 161 'alloca' 'conv1_out_6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%conv1_out_7 = alloca [1024 x i12], align 2"   --->   Operation 162 'alloca' 'conv1_out_7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%conv1_out_8 = alloca [1024 x i12], align 2"   --->   Operation 163 'alloca' 'conv1_out_8' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%conv1_out_9 = alloca [1024 x i12], align 2"   --->   Operation 164 'alloca' 'conv1_out_9' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%conv1_out_10 = alloca [1024 x i12], align 2"   --->   Operation 165 'alloca' 'conv1_out_10' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%conv1_out_11 = alloca [1024 x i12], align 2"   --->   Operation 166 'alloca' 'conv1_out_11' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%conv1_out_12 = alloca [1024 x i12], align 2"   --->   Operation 167 'alloca' 'conv1_out_12' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%conv1_out_13 = alloca [1024 x i12], align 2"   --->   Operation 168 'alloca' 'conv1_out_13' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%conv1_out_14 = alloca [1024 x i12], align 2"   --->   Operation 169 'alloca' 'conv1_out_14' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%conv1_out_15 = alloca [1024 x i12], align 2"   --->   Operation 170 'alloca' 'conv1_out_15' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%conv1_weight_buf_0_s = alloca [9 x i2], align 1" [ResNet/net_hls.cc:103]   --->   Operation 171 'alloca' 'conv1_weight_buf_0_s' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%conv1_weight_buf_1_s = alloca [9 x i2], align 1" [ResNet/net_hls.cc:103]   --->   Operation 172 'alloca' 'conv1_weight_buf_1_s' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%conv1_weight_buf_2_s = alloca [9 x i2], align 1" [ResNet/net_hls.cc:103]   --->   Operation 173 'alloca' 'conv1_weight_buf_2_s' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%conv1_weight_buf_3_s = alloca [9 x i2], align 1" [ResNet/net_hls.cc:103]   --->   Operation 174 'alloca' 'conv1_weight_buf_3_s' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%conv1_weight_buf_4_s = alloca [9 x i2], align 1" [ResNet/net_hls.cc:103]   --->   Operation 175 'alloca' 'conv1_weight_buf_4_s' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%conv1_weight_buf_5_s = alloca [9 x i2], align 1" [ResNet/net_hls.cc:103]   --->   Operation 176 'alloca' 'conv1_weight_buf_5_s' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%conv1_weight_buf_6_s = alloca [9 x i2], align 1" [ResNet/net_hls.cc:103]   --->   Operation 177 'alloca' 'conv1_weight_buf_6_s' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%conv1_weight_buf_7_s = alloca [9 x i2], align 1" [ResNet/net_hls.cc:103]   --->   Operation 178 'alloca' 'conv1_weight_buf_7_s' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%conv1_weight_buf_8_s = alloca [9 x i2], align 1" [ResNet/net_hls.cc:103]   --->   Operation 179 'alloca' 'conv1_weight_buf_8_s' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%conv1_weight_buf_9_s = alloca [9 x i2], align 1" [ResNet/net_hls.cc:103]   --->   Operation 180 'alloca' 'conv1_weight_buf_9_s' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%conv1_weight_buf_10 = alloca [9 x i2], align 1" [ResNet/net_hls.cc:103]   --->   Operation 181 'alloca' 'conv1_weight_buf_10' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%conv1_weight_buf_11 = alloca [9 x i2], align 1" [ResNet/net_hls.cc:103]   --->   Operation 182 'alloca' 'conv1_weight_buf_11' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%conv1_weight_buf_12 = alloca [9 x i2], align 1" [ResNet/net_hls.cc:103]   --->   Operation 183 'alloca' 'conv1_weight_buf_12' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%conv1_weight_buf_13 = alloca [9 x i2], align 1" [ResNet/net_hls.cc:103]   --->   Operation 184 'alloca' 'conv1_weight_buf_13' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%conv1_weight_buf_14 = alloca [9 x i2], align 1" [ResNet/net_hls.cc:103]   --->   Operation 185 'alloca' 'conv1_weight_buf_14' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%conv1_weight_buf_15 = alloca [9 x i2], align 1" [ResNet/net_hls.cc:103]   --->   Operation 186 'alloca' 'conv1_weight_buf_15' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %IMG, [6 x i8]* @p_str253, i32 0, i32 0, [1 x i8]* @p_str251, i32 0, i32 131072, [4 x i8]* @p_str254, [6 x i8]* @p_str255, [1 x i8]* @p_str251, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str251, [1 x i8]* @p_str251)" [ResNet/net_hls.cc:76]   --->   Operation 187 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %image_thermo_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str251, i32 0, i32 131072, [1 x i8]* @bundle, [6 x i8]* @p_str255, [1 x i8]* @p_str251, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str251, [1 x i8]* @p_str251)" [ResNet/net_hls.cc:76]   --->   Operation 188 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %BUS32, [6 x i8]* @p_str253, i32 0, i32 0, [1 x i8]* @p_str251, i32 0, i32 120, [6 x i8]* @p_str256, [6 x i8]* @p_str255, [1 x i8]* @p_str251, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str251, [1 x i8]* @p_str251)" [ResNet/net_hls.cc:78]   --->   Operation 189 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %result, [10 x i8]* @mode11, i32 0, i32 0, [1 x i8]* @p_str251, i32 0, i32 120, [1 x i8]* @bundle12, [6 x i8]* @p_str255, [1 x i8]* @p_str251, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str251, [1 x i8]* @p_str251)" [ResNet/net_hls.cc:78]   --->   Operation 190 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str257, i32 1, i32 1, [1 x i8]* @p_str251, i32 0, i32 0, [1 x i8]* @p_str251, [1 x i8]* @p_str251, [1 x i8]* @p_str251, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str251, [1 x i8]* @p_str251) nounwind" [ResNet/net_hls.cc:81]   --->   Operation 191 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.75ns)   --->   "br label %.preheader542" [ResNet/net_hls.cc:89]   --->   Operation 192 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.37>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%indvar_flatten19 = phi i13 [ 0, %0 ], [ %add_ln89, %hls_label_1_end ]" [ResNet/net_hls.cc:89]   --->   Operation 193 'phi' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%row_0 = phi i6 [ 0, %0 ], [ %select_ln89_1, %hls_label_1_end ]" [ResNet/net_hls.cc:89]   --->   Operation 194 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ 0, %0 ], [ %select_ln90, %hls_label_1_end ]" [ResNet/net_hls.cc:90]   --->   Operation 195 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%col_0 = phi i6 [ 0, %0 ], [ %select_ln93_1, %hls_label_1_end ]" [ResNet/net_hls.cc:93]   --->   Operation 196 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%cbb_0 = phi i3 [ 0, %0 ], [ %cbb, %hls_label_1_end ]"   --->   Operation 197 'phi' 'cbb_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.86ns)   --->   "%icmp_ln89 = icmp eq i13 %indvar_flatten19, -2048" [ResNet/net_hls.cc:89]   --->   Operation 198 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.97ns)   --->   "%add_ln89 = add i13 %indvar_flatten19, 1" [ResNet/net_hls.cc:89]   --->   Operation 199 'add' 'add_ln89' <Predicate = true> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "br i1 %icmp_ln89, label %.preheader541.preheader, label %hls_label_1_begin" [ResNet/net_hls.cc:89]   --->   Operation 200 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.85ns)   --->   "%icmp_ln90 = icmp eq i9 %indvar_flatten, 192" [ResNet/net_hls.cc:90]   --->   Operation 201 'icmp' 'icmp_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str258)" [ResNet/net_hls.cc:91]   --->   Operation 202 'specregionbegin' 'tmp' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.92ns)   --->   "%add_ln90_1 = add i9 %indvar_flatten, 1" [ResNet/net_hls.cc:90]   --->   Operation 203 'add' 'add_ln90_1' <Predicate = (!icmp_ln89)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.45ns)   --->   "%select_ln90 = select i1 %icmp_ln90, i9 1, i9 %add_ln90_1" [ResNet/net_hls.cc:90]   --->   Operation 204 'select' 'select_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.93>
ST_3 : Operation 205 [1/1] (0.88ns)   --->   "%row = add i6 1, %row_0" [ResNet/net_hls.cc:89]   --->   Operation 205 'add' 'row' <Predicate = (!icmp_ln89 & icmp_ln90)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (0.44ns)   --->   "%select_ln89 = select i1 %icmp_ln90, i6 0, i6 %col_0" [ResNet/net_hls.cc:89]   --->   Operation 206 'select' 'select_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (0.44ns)   --->   "%select_ln89_1 = select i1 %icmp_ln90, i6 %row, i6 %row_0" [ResNet/net_hls.cc:89]   --->   Operation 207 'select' 'select_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i6 %select_ln89_1 to i5" [ResNet/net_hls.cc:89]   --->   Operation 208 'trunc' 'trunc_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln93_3_mid2_v = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %trunc_ln89, i5 0)" [ResNet/net_hls.cc:89]   --->   Operation 209 'bitconcatenate' 'zext_ln93_3_mid2_v' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i10 %zext_ln93_3_mid2_v to i13" [ResNet/net_hls.cc:89]   --->   Operation 210 'zext' 'zext_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node and_ln89)   --->   "%xor_ln89 = xor i1 %icmp_ln90, true" [ResNet/net_hls.cc:89]   --->   Operation 211 'xor' 'xor_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 212 [1/1] (0.69ns)   --->   "%icmp_ln91 = icmp eq i3 %cbb_0, -2" [ResNet/net_hls.cc:91]   --->   Operation 212 'icmp' 'icmp_ln91' <Predicate = (!icmp_ln89)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln89 = and i1 %icmp_ln91, %xor_ln89" [ResNet/net_hls.cc:89]   --->   Operation 213 'and' 'and_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 214 [1/1] (0.88ns)   --->   "%col_16 = add i6 1, %select_ln89" [ResNet/net_hls.cc:90]   --->   Operation 214 'add' 'col_16' <Predicate = (!icmp_ln89)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node select_ln93)   --->   "%or_ln93 = or i1 %and_ln89, %icmp_ln90" [ResNet/net_hls.cc:93]   --->   Operation 215 'or' 'or_ln93' <Predicate = (!icmp_ln89)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln93 = select i1 %or_ln93, i3 0, i3 %cbb_0" [ResNet/net_hls.cc:93]   --->   Operation 216 'select' 'select_ln93' <Predicate = (!icmp_ln89)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (0.44ns)   --->   "%select_ln93_1 = select i1 %and_ln89, i6 %col_16, i6 %select_ln89" [ResNet/net_hls.cc:93]   --->   Operation 217 'select' 'select_ln93_1' <Predicate = (!icmp_ln89)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%tmp129 = call i13 @_ssdm_op_BitConcatenate.i13.i3.i4.i6(i3 %select_ln93, i4 0, i6 %select_ln93_1)" [ResNet/net_hls.cc:93]   --->   Operation 218 'bitconcatenate' 'tmp129' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.97ns)   --->   "%add_ln93 = add i13 %zext_ln89, %tmp129" [ResNet/net_hls.cc:93]   --->   Operation 219 'add' 'add_ln93' <Predicate = (!icmp_ln89)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln321_3 = zext i13 %add_ln93 to i32" [ResNet/net_hls.cc:93]   --->   Operation 220 'zext' 'zext_ln321_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (1.19ns)   --->   "%add_ln321_2 = add i32 %p_cast, %zext_ln321_3" [ResNet/net_hls.cc:93]   --->   Operation 221 'add' 'add_ln321_2' <Predicate = (!icmp_ln89)> <Delay = 1.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln321_4 = zext i32 %add_ln321_2 to i64" [ResNet/net_hls.cc:93]   --->   Operation 222 'zext' 'zext_ln321_4' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%IMG_addr = getelementptr i16* %IMG, i64 %zext_ln321_4" [ResNet/net_hls.cc:93]   --->   Operation 223 'getelementptr' 'IMG_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.88ns)   --->   "switch i3 %select_ln93, label %branch5 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
  ]" [ResNet/net_hls.cc:93]   --->   Operation 224 'switch' <Predicate = (!icmp_ln89)> <Delay = 0.88>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str258, i32 %tmp)" [ResNet/net_hls.cc:94]   --->   Operation 225 'specregionend' 'empty' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.74ns)   --->   "%cbb = add i3 %select_ln93, 1" [ResNet/net_hls.cc:91]   --->   Operation 226 'add' 'cbb' <Predicate = (!icmp_ln89)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "br label %.preheader542" [ResNet/net_hls.cc:91]   --->   Operation 227 'br' <Predicate = (!icmp_ln89)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 228 [7/7] (4.37ns)   --->   "%IMG_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IMG_addr, i32 1)" [ResNet/net_hls.cc:93]   --->   Operation 228 'readreq' 'IMG_load_req' <Predicate = (!icmp_ln89)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 229 [6/7] (4.37ns)   --->   "%IMG_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IMG_addr, i32 1)" [ResNet/net_hls.cc:93]   --->   Operation 229 'readreq' 'IMG_load_req' <Predicate = (!icmp_ln89)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 230 [5/7] (4.37ns)   --->   "%IMG_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IMG_addr, i32 1)" [ResNet/net_hls.cc:93]   --->   Operation 230 'readreq' 'IMG_load_req' <Predicate = (!icmp_ln89)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 231 [4/7] (4.37ns)   --->   "%IMG_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IMG_addr, i32 1)" [ResNet/net_hls.cc:93]   --->   Operation 231 'readreq' 'IMG_load_req' <Predicate = (!icmp_ln89)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 4.37>
ST_8 : Operation 232 [3/7] (4.37ns)   --->   "%IMG_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IMG_addr, i32 1)" [ResNet/net_hls.cc:93]   --->   Operation 232 'readreq' 'IMG_load_req' <Predicate = (!icmp_ln89)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 4.37>
ST_9 : Operation 233 [2/7] (4.37ns)   --->   "%IMG_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IMG_addr, i32 1)" [ResNet/net_hls.cc:93]   --->   Operation 233 'readreq' 'IMG_load_req' <Predicate = (!icmp_ln89)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 4.37>
ST_10 : Operation 234 [1/7] (4.37ns)   --->   "%IMG_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IMG_addr, i32 1)" [ResNet/net_hls.cc:93]   --->   Operation 234 'readreq' 'IMG_load_req' <Predicate = (!icmp_ln89)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 4.37>
ST_11 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_219 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln89_1, i5 0)" [ResNet/net_hls.cc:93]   --->   Operation 235 'bitconcatenate' 'tmp_219' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i11 %tmp_219 to i12" [ResNet/net_hls.cc:89]   --->   Operation 236 'zext' 'zext_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i6 %select_ln93_1 to i12" [ResNet/net_hls.cc:93]   --->   Operation 237 'zext' 'zext_ln93' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_11 : Operation 238 [1/1] (0.94ns)   --->   "%add_ln321 = add i12 %zext_ln89_1, %zext_ln93" [ResNet/net_hls.cc:93]   --->   Operation 238 'add' 'add_ln321' <Predicate = (!icmp_ln89)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 239 [1/1] (4.37ns)   --->   "%IMG_addr_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %IMG_addr)" [ResNet/net_hls.cc:93]   --->   Operation 239 'read' 'IMG_addr_read' <Predicate = (!icmp_ln89)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 1.35>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%empty_483 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6144, i64 6144, i64 6144)"   --->   Operation 240 'speclooptripcount' 'empty_483' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i12 %add_ln321 to i64" [ResNet/net_hls.cc:93]   --->   Operation 241 'zext' 'zext_ln321' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_12 : Operation 242 [1/1] (0.00ns)   --->   "%image_buf_0_V_addr = getelementptr [1024 x i16]* %image_buf_0_V, i64 0, i64 %zext_ln321" [ResNet/net_hls.cc:93]   --->   Operation 242 'getelementptr' 'image_buf_0_V_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_12 : Operation 243 [1/1] (0.00ns)   --->   "%image_buf_1_V_addr = getelementptr [1024 x i16]* %image_buf_1_V, i64 0, i64 %zext_ln321" [ResNet/net_hls.cc:93]   --->   Operation 243 'getelementptr' 'image_buf_1_V_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_12 : Operation 244 [1/1] (0.00ns)   --->   "%image_buf_2_V_addr = getelementptr [1024 x i16]* %image_buf_2_V, i64 0, i64 %zext_ln321" [ResNet/net_hls.cc:93]   --->   Operation 244 'getelementptr' 'image_buf_2_V_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_12 : Operation 245 [1/1] (0.00ns)   --->   "%image_buf_3_V_addr = getelementptr [1024 x i16]* %image_buf_3_V, i64 0, i64 %zext_ln321" [ResNet/net_hls.cc:93]   --->   Operation 245 'getelementptr' 'image_buf_3_V_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_12 : Operation 246 [1/1] (0.00ns)   --->   "%image_buf_4_V_addr = getelementptr [1024 x i16]* %image_buf_4_V, i64 0, i64 %zext_ln321" [ResNet/net_hls.cc:93]   --->   Operation 246 'getelementptr' 'image_buf_4_V_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_12 : Operation 247 [1/1] (0.00ns)   --->   "%image_buf_5_V_addr = getelementptr [1024 x i16]* %image_buf_5_V, i64 0, i64 %zext_ln321" [ResNet/net_hls.cc:93]   --->   Operation 247 'getelementptr' 'image_buf_5_V_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_12 : Operation 248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str251) nounwind" [ResNet/net_hls.cc:92]   --->   Operation 248 'specpipeline' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_12 : Operation 249 [1/1] (1.35ns)   --->   "store i16 %IMG_addr_read, i16* %image_buf_4_V_addr, align 2" [ResNet/net_hls.cc:93]   --->   Operation 249 'store' <Predicate = (select_ln93 == 4)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_12 : Operation 250 [1/1] (0.00ns)   --->   "br label %hls_label_1_end" [ResNet/net_hls.cc:93]   --->   Operation 250 'br' <Predicate = (select_ln93 == 4)> <Delay = 0.00>
ST_12 : Operation 251 [1/1] (1.35ns)   --->   "store i16 %IMG_addr_read, i16* %image_buf_3_V_addr, align 2" [ResNet/net_hls.cc:93]   --->   Operation 251 'store' <Predicate = (select_ln93 == 3)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "br label %hls_label_1_end" [ResNet/net_hls.cc:93]   --->   Operation 252 'br' <Predicate = (select_ln93 == 3)> <Delay = 0.00>
ST_12 : Operation 253 [1/1] (1.35ns)   --->   "store i16 %IMG_addr_read, i16* %image_buf_2_V_addr, align 2" [ResNet/net_hls.cc:93]   --->   Operation 253 'store' <Predicate = (select_ln93 == 2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_12 : Operation 254 [1/1] (0.00ns)   --->   "br label %hls_label_1_end" [ResNet/net_hls.cc:93]   --->   Operation 254 'br' <Predicate = (select_ln93 == 2)> <Delay = 0.00>
ST_12 : Operation 255 [1/1] (1.35ns)   --->   "store i16 %IMG_addr_read, i16* %image_buf_1_V_addr, align 2" [ResNet/net_hls.cc:93]   --->   Operation 255 'store' <Predicate = (select_ln93 == 1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_12 : Operation 256 [1/1] (0.00ns)   --->   "br label %hls_label_1_end" [ResNet/net_hls.cc:93]   --->   Operation 256 'br' <Predicate = (select_ln93 == 1)> <Delay = 0.00>
ST_12 : Operation 257 [1/1] (1.35ns)   --->   "store i16 %IMG_addr_read, i16* %image_buf_0_V_addr, align 2" [ResNet/net_hls.cc:93]   --->   Operation 257 'store' <Predicate = (select_ln93 == 0)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_12 : Operation 258 [1/1] (0.00ns)   --->   "br label %hls_label_1_end" [ResNet/net_hls.cc:93]   --->   Operation 258 'br' <Predicate = (select_ln93 == 0)> <Delay = 0.00>
ST_12 : Operation 259 [1/1] (1.35ns)   --->   "store i16 %IMG_addr_read, i16* %image_buf_5_V_addr, align 2" [ResNet/net_hls.cc:93]   --->   Operation 259 'store' <Predicate = (select_ln93 == 7) | (select_ln93 == 6) | (select_ln93 == 5)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_12 : Operation 260 [1/1] (0.00ns)   --->   "br label %hls_label_1_end" [ResNet/net_hls.cc:93]   --->   Operation 260 'br' <Predicate = (select_ln93 == 7) | (select_ln93 == 6) | (select_ln93 == 5)> <Delay = 0.00>

State 13 <SV = 2> <Delay = 0.75>
ST_13 : Operation 261 [1/1] (0.75ns)   --->   "br label %.preheader541" [ResNet/net_hls.cc:108]   --->   Operation 261 'br' <Predicate = true> <Delay = 0.75>

State 14 <SV = 3> <Delay = 1.02>
ST_14 : Operation 262 [1/1] (0.00ns)   --->   "%cii_0 = phi i3 [ %cii, %1 ], [ 0, %.preheader541.preheader ]"   --->   Operation 262 'phi' 'cii_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 263 [1/1] (0.69ns)   --->   "%icmp_ln108 = icmp eq i3 %cii_0, -2" [ResNet/net_hls.cc:108]   --->   Operation 263 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 264 [1/1] (0.00ns)   --->   "%empty_484 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 264 'speclooptripcount' 'empty_484' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 265 [1/1] (0.74ns)   --->   "%cii = add i3 %cii_0, 1" [ResNet/net_hls.cc:108]   --->   Operation 265 'add' 'cii' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 266 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108, label %.preheader535.preheader, label %.preheader540.preheader" [ResNet/net_hls.cc:108]   --->   Operation 266 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 267 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %cii_0, i4 0)" [ResNet/net_hls.cc:114]   --->   Operation 267 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln321_5 = zext i7 %shl_ln to i10" [ResNet/net_hls.cc:114]   --->   Operation 268 'zext' 'zext_ln321_5' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_220 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %cii_0, i6 0)" [ResNet/net_hls.cc:114]   --->   Operation 269 'bitconcatenate' 'tmp_220' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln321_6 = zext i9 %tmp_220 to i10" [ResNet/net_hls.cc:114]   --->   Operation 270 'zext' 'zext_ln321_6' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 271 [1/1] (0.92ns)   --->   "%sub_ln321 = sub i10 %zext_ln321_6, %zext_ln321_5" [ResNet/net_hls.cc:114]   --->   Operation 271 'sub' 'sub_ln321' <Predicate = (!icmp_ln108)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 272 [1/1] (0.00ns)   --->   "%or_ln114 = or i7 %shl_ln, 1" [ResNet/net_hls.cc:114]   --->   Operation 272 'or' 'or_ln114' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln321_7 = zext i7 %or_ln114 to i10" [ResNet/net_hls.cc:114]   --->   Operation 273 'zext' 'zext_ln321_7' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_221 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %or_ln114, i2 0)" [ResNet/net_hls.cc:114]   --->   Operation 274 'bitconcatenate' 'tmp_221' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln321_8 = zext i9 %tmp_221 to i10" [ResNet/net_hls.cc:114]   --->   Operation 275 'zext' 'zext_ln321_8' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 276 [1/1] (0.92ns)   --->   "%sub_ln321_1 = sub i10 %zext_ln321_8, %zext_ln321_7" [ResNet/net_hls.cc:114]   --->   Operation 276 'sub' 'sub_ln321_1' <Predicate = (!icmp_ln108)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln321 = sext i10 %sub_ln321_1 to i11" [ResNet/net_hls.cc:114]   --->   Operation 277 'sext' 'sext_ln321' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 278 [1/1] (0.00ns)   --->   "%or_ln114_1 = or i7 %shl_ln, 2" [ResNet/net_hls.cc:114]   --->   Operation 278 'or' 'or_ln114_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln321_9 = zext i7 %or_ln114_1 to i10" [ResNet/net_hls.cc:114]   --->   Operation 279 'zext' 'zext_ln321_9' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_222 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %or_ln114_1, i2 0)" [ResNet/net_hls.cc:114]   --->   Operation 280 'bitconcatenate' 'tmp_222' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln321_10 = zext i9 %tmp_222 to i10" [ResNet/net_hls.cc:114]   --->   Operation 281 'zext' 'zext_ln321_10' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 282 [1/1] (0.92ns)   --->   "%sub_ln321_2 = sub i10 %zext_ln321_10, %zext_ln321_9" [ResNet/net_hls.cc:114]   --->   Operation 282 'sub' 'sub_ln321_2' <Predicate = (!icmp_ln108)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln321_1 = sext i10 %sub_ln321_2 to i11" [ResNet/net_hls.cc:114]   --->   Operation 283 'sext' 'sext_ln321_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 284 [1/1] (0.00ns)   --->   "%or_ln114_2 = or i7 %shl_ln, 3" [ResNet/net_hls.cc:114]   --->   Operation 284 'or' 'or_ln114_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln321_11 = zext i7 %or_ln114_2 to i10" [ResNet/net_hls.cc:114]   --->   Operation 285 'zext' 'zext_ln321_11' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_223 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %or_ln114_2, i2 0)" [ResNet/net_hls.cc:114]   --->   Operation 286 'bitconcatenate' 'tmp_223' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln321_12 = zext i9 %tmp_223 to i10" [ResNet/net_hls.cc:114]   --->   Operation 287 'zext' 'zext_ln321_12' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 288 [1/1] (0.92ns)   --->   "%sub_ln321_3 = sub i10 %zext_ln321_12, %zext_ln321_11" [ResNet/net_hls.cc:114]   --->   Operation 288 'sub' 'sub_ln321_3' <Predicate = (!icmp_ln108)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln321_2 = sext i10 %sub_ln321_3 to i11" [ResNet/net_hls.cc:114]   --->   Operation 289 'sext' 'sext_ln321_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 290 [1/1] (0.00ns)   --->   "%or_ln114_3 = or i7 %shl_ln, 4" [ResNet/net_hls.cc:114]   --->   Operation 290 'or' 'or_ln114_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln321_13 = zext i7 %or_ln114_3 to i10" [ResNet/net_hls.cc:114]   --->   Operation 291 'zext' 'zext_ln321_13' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_224 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %or_ln114_3, i2 0)" [ResNet/net_hls.cc:114]   --->   Operation 292 'bitconcatenate' 'tmp_224' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln321_14 = zext i9 %tmp_224 to i10" [ResNet/net_hls.cc:114]   --->   Operation 293 'zext' 'zext_ln321_14' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 294 [1/1] (0.92ns)   --->   "%sub_ln321_4 = sub i10 %zext_ln321_14, %zext_ln321_13" [ResNet/net_hls.cc:114]   --->   Operation 294 'sub' 'sub_ln321_4' <Predicate = (!icmp_ln108)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 295 [1/1] (0.00ns)   --->   "%or_ln114_4 = or i7 %shl_ln, 5" [ResNet/net_hls.cc:114]   --->   Operation 295 'or' 'or_ln114_4' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln321_15 = zext i7 %or_ln114_4 to i10" [ResNet/net_hls.cc:114]   --->   Operation 296 'zext' 'zext_ln321_15' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_225 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %or_ln114_4, i2 0)" [ResNet/net_hls.cc:114]   --->   Operation 297 'bitconcatenate' 'tmp_225' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln321_16 = zext i9 %tmp_225 to i10" [ResNet/net_hls.cc:114]   --->   Operation 298 'zext' 'zext_ln321_16' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 299 [1/1] (0.92ns)   --->   "%sub_ln321_5 = sub i10 %zext_ln321_16, %zext_ln321_15" [ResNet/net_hls.cc:114]   --->   Operation 299 'sub' 'sub_ln321_5' <Predicate = (!icmp_ln108)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln321_3 = sext i10 %sub_ln321_5 to i11" [ResNet/net_hls.cc:114]   --->   Operation 300 'sext' 'sext_ln321_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 301 [1/1] (0.00ns)   --->   "%or_ln114_5 = or i7 %shl_ln, 6" [ResNet/net_hls.cc:114]   --->   Operation 301 'or' 'or_ln114_5' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln321_17 = zext i7 %or_ln114_5 to i10" [ResNet/net_hls.cc:114]   --->   Operation 302 'zext' 'zext_ln321_17' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_226 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %or_ln114_5, i2 0)" [ResNet/net_hls.cc:114]   --->   Operation 303 'bitconcatenate' 'tmp_226' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln321_18 = zext i9 %tmp_226 to i10" [ResNet/net_hls.cc:114]   --->   Operation 304 'zext' 'zext_ln321_18' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 305 [1/1] (0.92ns)   --->   "%sub_ln321_6 = sub i10 %zext_ln321_18, %zext_ln321_17" [ResNet/net_hls.cc:114]   --->   Operation 305 'sub' 'sub_ln321_6' <Predicate = (!icmp_ln108)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln321_4 = sext i10 %sub_ln321_6 to i11" [ResNet/net_hls.cc:114]   --->   Operation 306 'sext' 'sext_ln321_4' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 307 [1/1] (0.00ns)   --->   "%or_ln114_6 = or i7 %shl_ln, 7" [ResNet/net_hls.cc:114]   --->   Operation 307 'or' 'or_ln114_6' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln321_19 = zext i7 %or_ln114_6 to i10" [ResNet/net_hls.cc:114]   --->   Operation 308 'zext' 'zext_ln321_19' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_227 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %or_ln114_6, i2 0)" [ResNet/net_hls.cc:114]   --->   Operation 309 'bitconcatenate' 'tmp_227' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln321_20 = zext i9 %tmp_227 to i10" [ResNet/net_hls.cc:114]   --->   Operation 310 'zext' 'zext_ln321_20' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 311 [1/1] (0.92ns)   --->   "%sub_ln321_7 = sub i10 %zext_ln321_20, %zext_ln321_19" [ResNet/net_hls.cc:114]   --->   Operation 311 'sub' 'sub_ln321_7' <Predicate = (!icmp_ln108)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln321_5 = sext i10 %sub_ln321_7 to i11" [ResNet/net_hls.cc:114]   --->   Operation 312 'sext' 'sext_ln321_5' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 313 [1/1] (0.00ns)   --->   "%or_ln114_7 = or i7 %shl_ln, 8" [ResNet/net_hls.cc:114]   --->   Operation 313 'or' 'or_ln114_7' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln321_21 = zext i7 %or_ln114_7 to i10" [ResNet/net_hls.cc:114]   --->   Operation 314 'zext' 'zext_ln321_21' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_228 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %or_ln114_7, i2 0)" [ResNet/net_hls.cc:114]   --->   Operation 315 'bitconcatenate' 'tmp_228' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln321_22 = zext i9 %tmp_228 to i10" [ResNet/net_hls.cc:114]   --->   Operation 316 'zext' 'zext_ln321_22' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 317 [1/1] (0.92ns)   --->   "%sub_ln321_8 = sub i10 %zext_ln321_22, %zext_ln321_21" [ResNet/net_hls.cc:114]   --->   Operation 317 'sub' 'sub_ln321_8' <Predicate = (!icmp_ln108)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 318 [1/1] (0.00ns)   --->   "%or_ln114_8 = or i7 %shl_ln, 9" [ResNet/net_hls.cc:114]   --->   Operation 318 'or' 'or_ln114_8' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln321_23 = zext i7 %or_ln114_8 to i10" [ResNet/net_hls.cc:114]   --->   Operation 319 'zext' 'zext_ln321_23' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_229 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %or_ln114_8, i2 0)" [ResNet/net_hls.cc:114]   --->   Operation 320 'bitconcatenate' 'tmp_229' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln321_24 = zext i9 %tmp_229 to i10" [ResNet/net_hls.cc:114]   --->   Operation 321 'zext' 'zext_ln321_24' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 322 [1/1] (0.92ns)   --->   "%sub_ln321_9 = sub i10 %zext_ln321_24, %zext_ln321_23" [ResNet/net_hls.cc:114]   --->   Operation 322 'sub' 'sub_ln321_9' <Predicate = (!icmp_ln108)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln321_6 = sext i10 %sub_ln321_9 to i11" [ResNet/net_hls.cc:114]   --->   Operation 323 'sext' 'sext_ln321_6' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 324 [1/1] (0.00ns)   --->   "%or_ln114_9 = or i7 %shl_ln, 10" [ResNet/net_hls.cc:114]   --->   Operation 324 'or' 'or_ln114_9' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln321_25 = zext i7 %or_ln114_9 to i10" [ResNet/net_hls.cc:114]   --->   Operation 325 'zext' 'zext_ln321_25' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_230 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %or_ln114_9, i2 0)" [ResNet/net_hls.cc:114]   --->   Operation 326 'bitconcatenate' 'tmp_230' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln321_26 = zext i9 %tmp_230 to i10" [ResNet/net_hls.cc:114]   --->   Operation 327 'zext' 'zext_ln321_26' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 328 [1/1] (0.92ns)   --->   "%sub_ln321_10 = sub i10 %zext_ln321_26, %zext_ln321_25" [ResNet/net_hls.cc:114]   --->   Operation 328 'sub' 'sub_ln321_10' <Predicate = (!icmp_ln108)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln321_7 = sext i10 %sub_ln321_10 to i11" [ResNet/net_hls.cc:114]   --->   Operation 329 'sext' 'sext_ln321_7' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 330 [1/1] (0.00ns)   --->   "%or_ln114_10 = or i7 %shl_ln, 11" [ResNet/net_hls.cc:114]   --->   Operation 330 'or' 'or_ln114_10' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln321_27 = zext i7 %or_ln114_10 to i10" [ResNet/net_hls.cc:114]   --->   Operation 331 'zext' 'zext_ln321_27' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_231 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %or_ln114_10, i2 0)" [ResNet/net_hls.cc:114]   --->   Operation 332 'bitconcatenate' 'tmp_231' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln321_28 = zext i9 %tmp_231 to i10" [ResNet/net_hls.cc:114]   --->   Operation 333 'zext' 'zext_ln321_28' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 334 [1/1] (0.92ns)   --->   "%sub_ln321_11 = sub i10 %zext_ln321_28, %zext_ln321_27" [ResNet/net_hls.cc:114]   --->   Operation 334 'sub' 'sub_ln321_11' <Predicate = (!icmp_ln108)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln321_8 = sext i10 %sub_ln321_11 to i11" [ResNet/net_hls.cc:114]   --->   Operation 335 'sext' 'sext_ln321_8' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 336 [1/1] (0.00ns)   --->   "%or_ln114_11 = or i7 %shl_ln, 12" [ResNet/net_hls.cc:114]   --->   Operation 336 'or' 'or_ln114_11' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln321_29 = zext i7 %or_ln114_11 to i10" [ResNet/net_hls.cc:114]   --->   Operation 337 'zext' 'zext_ln321_29' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_232 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %or_ln114_11, i2 0)" [ResNet/net_hls.cc:114]   --->   Operation 338 'bitconcatenate' 'tmp_232' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln321_30 = zext i9 %tmp_232 to i10" [ResNet/net_hls.cc:114]   --->   Operation 339 'zext' 'zext_ln321_30' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 340 [1/1] (0.92ns)   --->   "%sub_ln321_12 = sub i10 %zext_ln321_30, %zext_ln321_29" [ResNet/net_hls.cc:114]   --->   Operation 340 'sub' 'sub_ln321_12' <Predicate = (!icmp_ln108)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 341 [1/1] (0.00ns)   --->   "%or_ln114_12 = or i7 %shl_ln, 13" [ResNet/net_hls.cc:114]   --->   Operation 341 'or' 'or_ln114_12' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln321_31 = zext i7 %or_ln114_12 to i10" [ResNet/net_hls.cc:114]   --->   Operation 342 'zext' 'zext_ln321_31' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_233 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %or_ln114_12, i2 0)" [ResNet/net_hls.cc:114]   --->   Operation 343 'bitconcatenate' 'tmp_233' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln321_32 = zext i9 %tmp_233 to i10" [ResNet/net_hls.cc:114]   --->   Operation 344 'zext' 'zext_ln321_32' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 345 [1/1] (0.92ns)   --->   "%sub_ln321_13 = sub i10 %zext_ln321_32, %zext_ln321_31" [ResNet/net_hls.cc:114]   --->   Operation 345 'sub' 'sub_ln321_13' <Predicate = (!icmp_ln108)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln321_9 = sext i10 %sub_ln321_13 to i11" [ResNet/net_hls.cc:114]   --->   Operation 346 'sext' 'sext_ln321_9' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 347 [1/1] (0.00ns)   --->   "%or_ln114_13 = or i7 %shl_ln, 14" [ResNet/net_hls.cc:114]   --->   Operation 347 'or' 'or_ln114_13' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln321_33 = zext i7 %or_ln114_13 to i10" [ResNet/net_hls.cc:114]   --->   Operation 348 'zext' 'zext_ln321_33' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_234 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %or_ln114_13, i2 0)" [ResNet/net_hls.cc:114]   --->   Operation 349 'bitconcatenate' 'tmp_234' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln321_34 = zext i9 %tmp_234 to i10" [ResNet/net_hls.cc:114]   --->   Operation 350 'zext' 'zext_ln321_34' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 351 [1/1] (0.92ns)   --->   "%sub_ln321_14 = sub i10 %zext_ln321_34, %zext_ln321_33" [ResNet/net_hls.cc:114]   --->   Operation 351 'sub' 'sub_ln321_14' <Predicate = (!icmp_ln108)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln321_10 = sext i10 %sub_ln321_14 to i11" [ResNet/net_hls.cc:114]   --->   Operation 352 'sext' 'sext_ln321_10' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 353 [1/1] (0.00ns)   --->   "%or_ln114_14 = or i7 %shl_ln, 15" [ResNet/net_hls.cc:114]   --->   Operation 353 'or' 'or_ln114_14' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln321_35 = zext i7 %or_ln114_14 to i10" [ResNet/net_hls.cc:114]   --->   Operation 354 'zext' 'zext_ln321_35' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_235 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %or_ln114_14, i2 0)" [ResNet/net_hls.cc:114]   --->   Operation 355 'bitconcatenate' 'tmp_235' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln321_36 = zext i9 %tmp_235 to i10" [ResNet/net_hls.cc:114]   --->   Operation 356 'zext' 'zext_ln321_36' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 357 [1/1] (0.92ns)   --->   "%sub_ln321_15 = sub i10 %zext_ln321_36, %zext_ln321_35" [ResNet/net_hls.cc:114]   --->   Operation 357 'sub' 'sub_ln321_15' <Predicate = (!icmp_ln108)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln321_11 = sext i10 %sub_ln321_15 to i11" [ResNet/net_hls.cc:114]   --->   Operation 358 'sext' 'sext_ln321_11' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_14 : Operation 359 [1/1] (0.75ns)   --->   "br label %.preheader539" [ResNet/net_hls.cc:109]   --->   Operation 359 'br' <Predicate = (!icmp_ln108)> <Delay = 0.75>
ST_14 : Operation 360 [1/1] (0.75ns)   --->   "br label %.preheader535" [ResNet/net_hls.cc:129]   --->   Operation 360 'br' <Predicate = (icmp_ln108)> <Delay = 0.75>

State 15 <SV = 4> <Delay = 4.24>
ST_15 : Operation 361 [1/1] (0.00ns)   --->   "%indvar_flatten26 = phi i4 [ 0, %.preheader540.preheader ], [ %add_ln109, %hls_label_2 ]" [ResNet/net_hls.cc:109]   --->   Operation 361 'phi' 'indvar_flatten26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 362 [1/1] (0.00ns)   --->   "%row21_0 = phi i2 [ 0, %.preheader540.preheader ], [ %select_ln114_1, %hls_label_2 ]" [ResNet/net_hls.cc:114]   --->   Operation 362 'phi' 'row21_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 363 [1/1] (0.00ns)   --->   "%col22_0 = phi i2 [ 0, %.preheader540.preheader ], [ %col, %hls_label_2 ]"   --->   Operation 363 'phi' 'col22_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 364 [1/1] (0.88ns)   --->   "%icmp_ln109 = icmp eq i4 %indvar_flatten26, -7" [ResNet/net_hls.cc:109]   --->   Operation 364 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 365 [1/1] (0.86ns)   --->   "%add_ln109 = add i4 %indvar_flatten26, 1" [ResNet/net_hls.cc:109]   --->   Operation 365 'add' 'add_ln109' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 366 [1/1] (0.00ns)   --->   "br i1 %icmp_ln109, label %1, label %hls_label_2" [ResNet/net_hls.cc:109]   --->   Operation 366 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 367 [1/1] (0.62ns)   --->   "%row_2 = add i2 1, %row21_0" [ResNet/net_hls.cc:109]   --->   Operation 367 'add' 'row_2' <Predicate = (!icmp_ln109)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 368 [1/1] (0.51ns)   --->   "%icmp_ln110 = icmp eq i2 %col22_0, -1" [ResNet/net_hls.cc:110]   --->   Operation 368 'icmp' 'icmp_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 369 [1/1] (0.26ns)   --->   "%select_ln114 = select i1 %icmp_ln110, i2 0, i2 %col22_0" [ResNet/net_hls.cc:114]   --->   Operation 369 'select' 'select_ln114' <Predicate = (!icmp_ln109)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 370 [1/1] (0.26ns)   --->   "%select_ln114_1 = select i1 %icmp_ln110, i2 %row_2, i2 %row21_0" [ResNet/net_hls.cc:114]   --->   Operation 370 'select' 'select_ln114_1' <Predicate = (!icmp_ln109)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln321_37 = zext i2 %select_ln114_1 to i11" [ResNet/net_hls.cc:114]   --->   Operation 371 'zext' 'zext_ln321_37' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln321 = trunc i10 %sub_ln321 to i2" [ResNet/net_hls.cc:114]   --->   Operation 372 'trunc' 'trunc_ln321' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 373 [1/1] (0.33ns)   --->   "%or_ln321 = or i2 %trunc_ln321, %select_ln114_1" [ResNet/net_hls.cc:114]   --->   Operation 373 'or' 'or_ln321' <Predicate = (!icmp_ln109)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_843 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %sub_ln321, i32 2, i32 9)" [ResNet/net_hls.cc:114]   --->   Operation 374 'partselect' 'tmp_843' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_844 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_843, i2 %or_ln321)" [ResNet/net_hls.cc:114]   --->   Operation 375 'bitconcatenate' 'tmp_844' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln321_12 = sext i10 %tmp_844 to i11" [ResNet/net_hls.cc:114]   --->   Operation 376 'sext' 'sext_ln321_12' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_845 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %sub_ln321, i32 2, i32 8)" [ResNet/net_hls.cc:114]   --->   Operation 377 'partselect' 'tmp_845' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 378 [1/1] (0.00ns)   --->   "%p_shl36_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i2.i2(i7 %tmp_845, i2 %or_ln321, i2 0)" [ResNet/net_hls.cc:114]   --->   Operation 378 'bitconcatenate' 'p_shl36_cast' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 379 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln321_16 = sub i11 %p_shl36_cast, %sext_ln321_12" [ResNet/net_hls.cc:114]   --->   Operation 379 'sub' 'sub_ln321_16' <Predicate = (!icmp_ln109)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 380 [1/1] (0.93ns)   --->   "%add_ln321_3 = add i11 %zext_ln321_37, %sext_ln321" [ResNet/net_hls.cc:114]   --->   Operation 380 'add' 'add_ln321_3' <Predicate = (!icmp_ln109)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 381 [1/1] (0.00ns)   --->   "%shl_ln321 = shl i11 %add_ln321_3, 2" [ResNet/net_hls.cc:114]   --->   Operation 381 'shl' 'shl_ln321' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 382 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln321_17 = sub i11 %shl_ln321, %add_ln321_3" [ResNet/net_hls.cc:114]   --->   Operation 382 'sub' 'sub_ln321_17' <Predicate = (!icmp_ln109)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 383 [1/1] (0.93ns)   --->   "%add_ln321_4 = add i11 %zext_ln321_37, %sext_ln321_1" [ResNet/net_hls.cc:114]   --->   Operation 383 'add' 'add_ln321_4' <Predicate = (!icmp_ln109)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 384 [1/1] (0.00ns)   --->   "%shl_ln321_1 = shl i11 %add_ln321_4, 2" [ResNet/net_hls.cc:114]   --->   Operation 384 'shl' 'shl_ln321_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 385 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln321_18 = sub i11 %shl_ln321_1, %add_ln321_4" [ResNet/net_hls.cc:114]   --->   Operation 385 'sub' 'sub_ln321_18' <Predicate = (!icmp_ln109)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 386 [1/1] (0.93ns)   --->   "%add_ln321_5 = add i11 %zext_ln321_37, %sext_ln321_2" [ResNet/net_hls.cc:114]   --->   Operation 386 'add' 'add_ln321_5' <Predicate = (!icmp_ln109)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 387 [1/1] (0.00ns)   --->   "%shl_ln321_2 = shl i11 %add_ln321_5, 2" [ResNet/net_hls.cc:114]   --->   Operation 387 'shl' 'shl_ln321_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 388 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln321_19 = sub i11 %shl_ln321_2, %add_ln321_5" [ResNet/net_hls.cc:114]   --->   Operation 388 'sub' 'sub_ln321_19' <Predicate = (!icmp_ln109)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln321_1 = trunc i10 %sub_ln321_4 to i2" [ResNet/net_hls.cc:114]   --->   Operation 389 'trunc' 'trunc_ln321_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 390 [1/1] (0.33ns)   --->   "%or_ln321_1 = or i2 %trunc_ln321_1, %select_ln114_1" [ResNet/net_hls.cc:114]   --->   Operation 390 'or' 'or_ln321_1' <Predicate = (!icmp_ln109)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_846 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %sub_ln321_4, i32 2, i32 9)" [ResNet/net_hls.cc:114]   --->   Operation 391 'partselect' 'tmp_846' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_847 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_846, i2 %or_ln321_1)" [ResNet/net_hls.cc:114]   --->   Operation 392 'bitconcatenate' 'tmp_847' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln321_13 = sext i10 %tmp_847 to i11" [ResNet/net_hls.cc:114]   --->   Operation 393 'sext' 'sext_ln321_13' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_848 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %sub_ln321_4, i32 2, i32 8)" [ResNet/net_hls.cc:114]   --->   Operation 394 'partselect' 'tmp_848' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 395 [1/1] (0.00ns)   --->   "%p_shl32_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i2.i2(i7 %tmp_848, i2 %or_ln321_1, i2 0)" [ResNet/net_hls.cc:114]   --->   Operation 395 'bitconcatenate' 'p_shl32_cast' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 396 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln321_20 = sub i11 %p_shl32_cast, %sext_ln321_13" [ResNet/net_hls.cc:114]   --->   Operation 396 'sub' 'sub_ln321_20' <Predicate = (!icmp_ln109)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 397 [1/1] (0.93ns)   --->   "%add_ln321_6 = add i11 %zext_ln321_37, %sext_ln321_3" [ResNet/net_hls.cc:114]   --->   Operation 397 'add' 'add_ln321_6' <Predicate = (!icmp_ln109)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 398 [1/1] (0.00ns)   --->   "%shl_ln321_3 = shl i11 %add_ln321_6, 2" [ResNet/net_hls.cc:114]   --->   Operation 398 'shl' 'shl_ln321_3' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 399 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln321_21 = sub i11 %shl_ln321_3, %add_ln321_6" [ResNet/net_hls.cc:114]   --->   Operation 399 'sub' 'sub_ln321_21' <Predicate = (!icmp_ln109)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 400 [1/1] (0.93ns)   --->   "%add_ln321_7 = add i11 %zext_ln321_37, %sext_ln321_4" [ResNet/net_hls.cc:114]   --->   Operation 400 'add' 'add_ln321_7' <Predicate = (!icmp_ln109)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 401 [1/1] (0.00ns)   --->   "%shl_ln321_4 = shl i11 %add_ln321_7, 2" [ResNet/net_hls.cc:114]   --->   Operation 401 'shl' 'shl_ln321_4' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 402 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln321_22 = sub i11 %shl_ln321_4, %add_ln321_7" [ResNet/net_hls.cc:114]   --->   Operation 402 'sub' 'sub_ln321_22' <Predicate = (!icmp_ln109)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 403 [1/1] (0.93ns)   --->   "%add_ln321_8 = add i11 %zext_ln321_37, %sext_ln321_5" [ResNet/net_hls.cc:114]   --->   Operation 403 'add' 'add_ln321_8' <Predicate = (!icmp_ln109)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 404 [1/1] (0.00ns)   --->   "%shl_ln321_5 = shl i11 %add_ln321_8, 2" [ResNet/net_hls.cc:114]   --->   Operation 404 'shl' 'shl_ln321_5' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 405 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln321_23 = sub i11 %shl_ln321_5, %add_ln321_8" [ResNet/net_hls.cc:114]   --->   Operation 405 'sub' 'sub_ln321_23' <Predicate = (!icmp_ln109)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln321_2 = trunc i10 %sub_ln321_8 to i2" [ResNet/net_hls.cc:114]   --->   Operation 406 'trunc' 'trunc_ln321_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 407 [1/1] (0.33ns)   --->   "%or_ln321_2 = or i2 %trunc_ln321_2, %select_ln114_1" [ResNet/net_hls.cc:114]   --->   Operation 407 'or' 'or_ln321_2' <Predicate = (!icmp_ln109)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_849 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %sub_ln321_8, i32 2, i32 9)" [ResNet/net_hls.cc:114]   --->   Operation 408 'partselect' 'tmp_849' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_850 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_849, i2 %or_ln321_2)" [ResNet/net_hls.cc:114]   --->   Operation 409 'bitconcatenate' 'tmp_850' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln321_14 = sext i10 %tmp_850 to i11" [ResNet/net_hls.cc:114]   --->   Operation 410 'sext' 'sext_ln321_14' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_851 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %sub_ln321_8, i32 2, i32 8)" [ResNet/net_hls.cc:114]   --->   Operation 411 'partselect' 'tmp_851' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 412 [1/1] (0.00ns)   --->   "%p_shl28_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i2.i2(i7 %tmp_851, i2 %or_ln321_2, i2 0)" [ResNet/net_hls.cc:114]   --->   Operation 412 'bitconcatenate' 'p_shl28_cast' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 413 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln321_24 = sub i11 %p_shl28_cast, %sext_ln321_14" [ResNet/net_hls.cc:114]   --->   Operation 413 'sub' 'sub_ln321_24' <Predicate = (!icmp_ln109)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 414 [1/1] (0.93ns)   --->   "%add_ln321_9 = add i11 %zext_ln321_37, %sext_ln321_6" [ResNet/net_hls.cc:114]   --->   Operation 414 'add' 'add_ln321_9' <Predicate = (!icmp_ln109)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 415 [1/1] (0.00ns)   --->   "%shl_ln321_6 = shl i11 %add_ln321_9, 2" [ResNet/net_hls.cc:114]   --->   Operation 415 'shl' 'shl_ln321_6' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 416 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln321_25 = sub i11 %shl_ln321_6, %add_ln321_9" [ResNet/net_hls.cc:114]   --->   Operation 416 'sub' 'sub_ln321_25' <Predicate = (!icmp_ln109)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 417 [1/1] (0.93ns)   --->   "%add_ln321_10 = add i11 %zext_ln321_37, %sext_ln321_7" [ResNet/net_hls.cc:114]   --->   Operation 417 'add' 'add_ln321_10' <Predicate = (!icmp_ln109)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 418 [1/1] (0.00ns)   --->   "%shl_ln321_7 = shl i11 %add_ln321_10, 2" [ResNet/net_hls.cc:114]   --->   Operation 418 'shl' 'shl_ln321_7' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 419 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln321_26 = sub i11 %shl_ln321_7, %add_ln321_10" [ResNet/net_hls.cc:114]   --->   Operation 419 'sub' 'sub_ln321_26' <Predicate = (!icmp_ln109)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 420 [1/1] (0.93ns)   --->   "%add_ln321_11 = add i11 %zext_ln321_37, %sext_ln321_8" [ResNet/net_hls.cc:114]   --->   Operation 420 'add' 'add_ln321_11' <Predicate = (!icmp_ln109)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 421 [1/1] (0.00ns)   --->   "%shl_ln321_8 = shl i11 %add_ln321_11, 2" [ResNet/net_hls.cc:114]   --->   Operation 421 'shl' 'shl_ln321_8' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 422 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln321_27 = sub i11 %shl_ln321_8, %add_ln321_11" [ResNet/net_hls.cc:114]   --->   Operation 422 'sub' 'sub_ln321_27' <Predicate = (!icmp_ln109)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln321_3 = trunc i10 %sub_ln321_12 to i2" [ResNet/net_hls.cc:114]   --->   Operation 423 'trunc' 'trunc_ln321_3' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 424 [1/1] (0.33ns)   --->   "%or_ln321_3 = or i2 %trunc_ln321_3, %select_ln114_1" [ResNet/net_hls.cc:114]   --->   Operation 424 'or' 'or_ln321_3' <Predicate = (!icmp_ln109)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_852 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %sub_ln321_12, i32 2, i32 9)" [ResNet/net_hls.cc:114]   --->   Operation 425 'partselect' 'tmp_852' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_853 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_852, i2 %or_ln321_3)" [ResNet/net_hls.cc:114]   --->   Operation 426 'bitconcatenate' 'tmp_853' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln321_15 = sext i10 %tmp_853 to i11" [ResNet/net_hls.cc:114]   --->   Operation 427 'sext' 'sext_ln321_15' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_854 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %sub_ln321_12, i32 2, i32 8)" [ResNet/net_hls.cc:114]   --->   Operation 428 'partselect' 'tmp_854' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 429 [1/1] (0.00ns)   --->   "%p_shl24_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i2.i2(i7 %tmp_854, i2 %or_ln321_3, i2 0)" [ResNet/net_hls.cc:114]   --->   Operation 429 'bitconcatenate' 'p_shl24_cast' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 430 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln321_28 = sub i11 %p_shl24_cast, %sext_ln321_15" [ResNet/net_hls.cc:114]   --->   Operation 430 'sub' 'sub_ln321_28' <Predicate = (!icmp_ln109)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 431 [1/1] (0.93ns)   --->   "%add_ln321_12 = add i11 %zext_ln321_37, %sext_ln321_9" [ResNet/net_hls.cc:114]   --->   Operation 431 'add' 'add_ln321_12' <Predicate = (!icmp_ln109)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 432 [1/1] (0.00ns)   --->   "%shl_ln321_9 = shl i11 %add_ln321_12, 2" [ResNet/net_hls.cc:114]   --->   Operation 432 'shl' 'shl_ln321_9' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 433 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln321_29 = sub i11 %shl_ln321_9, %add_ln321_12" [ResNet/net_hls.cc:114]   --->   Operation 433 'sub' 'sub_ln321_29' <Predicate = (!icmp_ln109)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 434 [1/1] (0.93ns)   --->   "%add_ln321_13 = add i11 %zext_ln321_37, %sext_ln321_10" [ResNet/net_hls.cc:114]   --->   Operation 434 'add' 'add_ln321_13' <Predicate = (!icmp_ln109)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 435 [1/1] (0.00ns)   --->   "%shl_ln321_10 = shl i11 %add_ln321_13, 2" [ResNet/net_hls.cc:114]   --->   Operation 435 'shl' 'shl_ln321_10' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 436 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln321_30 = sub i11 %shl_ln321_10, %add_ln321_13" [ResNet/net_hls.cc:114]   --->   Operation 436 'sub' 'sub_ln321_30' <Predicate = (!icmp_ln109)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 437 [1/1] (0.93ns)   --->   "%add_ln321_14 = add i11 %zext_ln321_37, %sext_ln321_11" [ResNet/net_hls.cc:114]   --->   Operation 437 'add' 'add_ln321_14' <Predicate = (!icmp_ln109)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 438 [1/1] (0.00ns)   --->   "%shl_ln321_11 = shl i11 %add_ln321_14, 2" [ResNet/net_hls.cc:114]   --->   Operation 438 'shl' 'shl_ln321_11' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 439 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln321_31 = sub i11 %shl_ln321_11, %add_ln321_14" [ResNet/net_hls.cc:114]   --->   Operation 439 'sub' 'sub_ln321_31' <Predicate = (!icmp_ln109)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln321_41 = zext i2 %select_ln114 to i11" [ResNet/net_hls.cc:114]   --->   Operation 440 'zext' 'zext_ln321_41' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 441 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln321_15 = add i11 %zext_ln321_41, %sub_ln321_16" [ResNet/net_hls.cc:114]   --->   Operation 441 'add' 'add_ln321_15' <Predicate = (!icmp_ln109)> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln321_42 = zext i11 %add_ln321_15 to i64" [ResNet/net_hls.cc:114]   --->   Operation 442 'zext' 'zext_ln321_42' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 443 [1/1] (0.00ns)   --->   "%conv1_weight_V_addr = getelementptr [864 x i1]* @conv1_weight_V, i64 0, i64 %zext_ln321_42" [ResNet/net_hls.cc:114]   --->   Operation 443 'getelementptr' 'conv1_weight_V_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 444 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln321_16 = add i11 %zext_ln321_41, %sub_ln321_17" [ResNet/net_hls.cc:114]   --->   Operation 444 'add' 'add_ln321_16' <Predicate = (!icmp_ln109)> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln321_43 = zext i11 %add_ln321_16 to i64" [ResNet/net_hls.cc:114]   --->   Operation 445 'zext' 'zext_ln321_43' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 446 [1/1] (0.00ns)   --->   "%conv1_weight_V_addr_1 = getelementptr [864 x i1]* @conv1_weight_V, i64 0, i64 %zext_ln321_43" [ResNet/net_hls.cc:114]   --->   Operation 446 'getelementptr' 'conv1_weight_V_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 447 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln321_17 = add i11 %zext_ln321_41, %sub_ln321_18" [ResNet/net_hls.cc:114]   --->   Operation 447 'add' 'add_ln321_17' <Predicate = (!icmp_ln109)> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln321_44 = zext i11 %add_ln321_17 to i64" [ResNet/net_hls.cc:114]   --->   Operation 448 'zext' 'zext_ln321_44' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 449 [1/1] (0.00ns)   --->   "%conv1_weight_V_addr_2 = getelementptr [864 x i1]* @conv1_weight_V, i64 0, i64 %zext_ln321_44" [ResNet/net_hls.cc:114]   --->   Operation 449 'getelementptr' 'conv1_weight_V_addr_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 450 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln321_18 = add i11 %zext_ln321_41, %sub_ln321_19" [ResNet/net_hls.cc:114]   --->   Operation 450 'add' 'add_ln321_18' <Predicate = (!icmp_ln109)> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln321_45 = zext i11 %add_ln321_18 to i64" [ResNet/net_hls.cc:114]   --->   Operation 451 'zext' 'zext_ln321_45' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 452 [1/1] (0.00ns)   --->   "%conv1_weight_V_addr_3 = getelementptr [864 x i1]* @conv1_weight_V, i64 0, i64 %zext_ln321_45" [ResNet/net_hls.cc:114]   --->   Operation 452 'getelementptr' 'conv1_weight_V_addr_3' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 453 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln321_19 = add i11 %zext_ln321_41, %sub_ln321_20" [ResNet/net_hls.cc:114]   --->   Operation 453 'add' 'add_ln321_19' <Predicate = (!icmp_ln109)> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln321_46 = zext i11 %add_ln321_19 to i64" [ResNet/net_hls.cc:114]   --->   Operation 454 'zext' 'zext_ln321_46' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 455 [1/1] (0.00ns)   --->   "%conv1_weight_V_addr_4 = getelementptr [864 x i1]* @conv1_weight_V, i64 0, i64 %zext_ln321_46" [ResNet/net_hls.cc:114]   --->   Operation 455 'getelementptr' 'conv1_weight_V_addr_4' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 456 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln321_20 = add i11 %zext_ln321_41, %sub_ln321_21" [ResNet/net_hls.cc:114]   --->   Operation 456 'add' 'add_ln321_20' <Predicate = (!icmp_ln109)> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln321_47 = zext i11 %add_ln321_20 to i64" [ResNet/net_hls.cc:114]   --->   Operation 457 'zext' 'zext_ln321_47' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 458 [1/1] (0.00ns)   --->   "%conv1_weight_V_addr_5 = getelementptr [864 x i1]* @conv1_weight_V, i64 0, i64 %zext_ln321_47" [ResNet/net_hls.cc:114]   --->   Operation 458 'getelementptr' 'conv1_weight_V_addr_5' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 459 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln321_21 = add i11 %zext_ln321_41, %sub_ln321_22" [ResNet/net_hls.cc:114]   --->   Operation 459 'add' 'add_ln321_21' <Predicate = (!icmp_ln109)> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln321_48 = zext i11 %add_ln321_21 to i64" [ResNet/net_hls.cc:114]   --->   Operation 460 'zext' 'zext_ln321_48' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 461 [1/1] (0.00ns)   --->   "%conv1_weight_V_addr_6 = getelementptr [864 x i1]* @conv1_weight_V, i64 0, i64 %zext_ln321_48" [ResNet/net_hls.cc:114]   --->   Operation 461 'getelementptr' 'conv1_weight_V_addr_6' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 462 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln321_22 = add i11 %zext_ln321_41, %sub_ln321_23" [ResNet/net_hls.cc:114]   --->   Operation 462 'add' 'add_ln321_22' <Predicate = (!icmp_ln109)> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln321_49 = zext i11 %add_ln321_22 to i64" [ResNet/net_hls.cc:114]   --->   Operation 463 'zext' 'zext_ln321_49' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 464 [1/1] (0.00ns)   --->   "%conv1_weight_V_addr_7 = getelementptr [864 x i1]* @conv1_weight_V, i64 0, i64 %zext_ln321_49" [ResNet/net_hls.cc:114]   --->   Operation 464 'getelementptr' 'conv1_weight_V_addr_7' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 465 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln321_23 = add i11 %zext_ln321_41, %sub_ln321_24" [ResNet/net_hls.cc:114]   --->   Operation 465 'add' 'add_ln321_23' <Predicate = (!icmp_ln109)> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln321_50 = zext i11 %add_ln321_23 to i64" [ResNet/net_hls.cc:114]   --->   Operation 466 'zext' 'zext_ln321_50' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 467 [1/1] (0.00ns)   --->   "%conv1_weight_V_addr_8 = getelementptr [864 x i1]* @conv1_weight_V, i64 0, i64 %zext_ln321_50" [ResNet/net_hls.cc:114]   --->   Operation 467 'getelementptr' 'conv1_weight_V_addr_8' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 468 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln321_24 = add i11 %zext_ln321_41, %sub_ln321_25" [ResNet/net_hls.cc:114]   --->   Operation 468 'add' 'add_ln321_24' <Predicate = (!icmp_ln109)> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln321_51 = zext i11 %add_ln321_24 to i64" [ResNet/net_hls.cc:114]   --->   Operation 469 'zext' 'zext_ln321_51' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 470 [1/1] (0.00ns)   --->   "%conv1_weight_V_addr_9 = getelementptr [864 x i1]* @conv1_weight_V, i64 0, i64 %zext_ln321_51" [ResNet/net_hls.cc:114]   --->   Operation 470 'getelementptr' 'conv1_weight_V_addr_9' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 471 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln321_25 = add i11 %zext_ln321_41, %sub_ln321_26" [ResNet/net_hls.cc:114]   --->   Operation 471 'add' 'add_ln321_25' <Predicate = (!icmp_ln109)> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln321_52 = zext i11 %add_ln321_25 to i64" [ResNet/net_hls.cc:114]   --->   Operation 472 'zext' 'zext_ln321_52' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 473 [1/1] (0.00ns)   --->   "%conv1_weight_V_addr_10 = getelementptr [864 x i1]* @conv1_weight_V, i64 0, i64 %zext_ln321_52" [ResNet/net_hls.cc:114]   --->   Operation 473 'getelementptr' 'conv1_weight_V_addr_10' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 474 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln321_26 = add i11 %zext_ln321_41, %sub_ln321_27" [ResNet/net_hls.cc:114]   --->   Operation 474 'add' 'add_ln321_26' <Predicate = (!icmp_ln109)> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln321_53 = zext i11 %add_ln321_26 to i64" [ResNet/net_hls.cc:114]   --->   Operation 475 'zext' 'zext_ln321_53' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 476 [1/1] (0.00ns)   --->   "%conv1_weight_V_addr_11 = getelementptr [864 x i1]* @conv1_weight_V, i64 0, i64 %zext_ln321_53" [ResNet/net_hls.cc:114]   --->   Operation 476 'getelementptr' 'conv1_weight_V_addr_11' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 477 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln321_27 = add i11 %zext_ln321_41, %sub_ln321_28" [ResNet/net_hls.cc:114]   --->   Operation 477 'add' 'add_ln321_27' <Predicate = (!icmp_ln109)> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln321_54 = zext i11 %add_ln321_27 to i64" [ResNet/net_hls.cc:114]   --->   Operation 478 'zext' 'zext_ln321_54' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 479 [1/1] (0.00ns)   --->   "%conv1_weight_V_addr_12 = getelementptr [864 x i1]* @conv1_weight_V, i64 0, i64 %zext_ln321_54" [ResNet/net_hls.cc:114]   --->   Operation 479 'getelementptr' 'conv1_weight_V_addr_12' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 480 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln321_28 = add i11 %zext_ln321_41, %sub_ln321_29" [ResNet/net_hls.cc:114]   --->   Operation 480 'add' 'add_ln321_28' <Predicate = (!icmp_ln109)> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln321_55 = zext i11 %add_ln321_28 to i64" [ResNet/net_hls.cc:114]   --->   Operation 481 'zext' 'zext_ln321_55' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 482 [1/1] (0.00ns)   --->   "%conv1_weight_V_addr_13 = getelementptr [864 x i1]* @conv1_weight_V, i64 0, i64 %zext_ln321_55" [ResNet/net_hls.cc:114]   --->   Operation 482 'getelementptr' 'conv1_weight_V_addr_13' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 483 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln321_29 = add i11 %zext_ln321_41, %sub_ln321_30" [ResNet/net_hls.cc:114]   --->   Operation 483 'add' 'add_ln321_29' <Predicate = (!icmp_ln109)> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln321_56 = zext i11 %add_ln321_29 to i64" [ResNet/net_hls.cc:114]   --->   Operation 484 'zext' 'zext_ln321_56' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 485 [1/1] (0.00ns)   --->   "%conv1_weight_V_addr_14 = getelementptr [864 x i1]* @conv1_weight_V, i64 0, i64 %zext_ln321_56" [ResNet/net_hls.cc:114]   --->   Operation 485 'getelementptr' 'conv1_weight_V_addr_14' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 486 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln321_30 = add i11 %zext_ln321_41, %sub_ln321_31" [ResNet/net_hls.cc:114]   --->   Operation 486 'add' 'add_ln321_30' <Predicate = (!icmp_ln109)> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln321_57 = zext i11 %add_ln321_30 to i64" [ResNet/net_hls.cc:114]   --->   Operation 487 'zext' 'zext_ln321_57' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 488 [1/1] (0.00ns)   --->   "%conv1_weight_V_addr_15 = getelementptr [864 x i1]* @conv1_weight_V, i64 0, i64 %zext_ln321_57" [ResNet/net_hls.cc:114]   --->   Operation 488 'getelementptr' 'conv1_weight_V_addr_15' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_15 : Operation 489 [2/2] (1.35ns)   --->   "%conv1_weight_V_load = load i1* %conv1_weight_V_addr, align 1" [ResNet/net_hls.cc:114]   --->   Operation 489 'load' 'conv1_weight_V_load' <Predicate = (!icmp_ln109)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 864> <ROM>
ST_15 : Operation 490 [2/2] (1.35ns)   --->   "%conv1_weight_V_load_1 = load i1* %conv1_weight_V_addr_1, align 1" [ResNet/net_hls.cc:114]   --->   Operation 490 'load' 'conv1_weight_V_load_1' <Predicate = (!icmp_ln109)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 864> <ROM>
ST_15 : Operation 491 [2/2] (1.35ns)   --->   "%conv1_weight_V_load_2 = load i1* %conv1_weight_V_addr_2, align 1" [ResNet/net_hls.cc:114]   --->   Operation 491 'load' 'conv1_weight_V_load_2' <Predicate = (!icmp_ln109)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 864> <ROM>
ST_15 : Operation 492 [2/2] (1.35ns)   --->   "%conv1_weight_V_load_3 = load i1* %conv1_weight_V_addr_3, align 1" [ResNet/net_hls.cc:114]   --->   Operation 492 'load' 'conv1_weight_V_load_3' <Predicate = (!icmp_ln109)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 864> <ROM>
ST_15 : Operation 493 [2/2] (1.35ns)   --->   "%conv1_weight_V_load_4 = load i1* %conv1_weight_V_addr_4, align 1" [ResNet/net_hls.cc:114]   --->   Operation 493 'load' 'conv1_weight_V_load_4' <Predicate = (!icmp_ln109)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 864> <ROM>
ST_15 : Operation 494 [2/2] (1.35ns)   --->   "%conv1_weight_V_load_5 = load i1* %conv1_weight_V_addr_5, align 1" [ResNet/net_hls.cc:114]   --->   Operation 494 'load' 'conv1_weight_V_load_5' <Predicate = (!icmp_ln109)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 864> <ROM>
ST_15 : Operation 495 [2/2] (1.35ns)   --->   "%conv1_weight_V_load_6 = load i1* %conv1_weight_V_addr_6, align 1" [ResNet/net_hls.cc:114]   --->   Operation 495 'load' 'conv1_weight_V_load_6' <Predicate = (!icmp_ln109)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 864> <ROM>
ST_15 : Operation 496 [2/2] (1.35ns)   --->   "%conv1_weight_V_load_7 = load i1* %conv1_weight_V_addr_7, align 1" [ResNet/net_hls.cc:114]   --->   Operation 496 'load' 'conv1_weight_V_load_7' <Predicate = (!icmp_ln109)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 864> <ROM>
ST_15 : Operation 497 [2/2] (1.35ns)   --->   "%conv1_weight_V_load_8 = load i1* %conv1_weight_V_addr_8, align 1" [ResNet/net_hls.cc:114]   --->   Operation 497 'load' 'conv1_weight_V_load_8' <Predicate = (!icmp_ln109)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 864> <ROM>
ST_15 : Operation 498 [2/2] (1.35ns)   --->   "%conv1_weight_V_load_9 = load i1* %conv1_weight_V_addr_9, align 1" [ResNet/net_hls.cc:114]   --->   Operation 498 'load' 'conv1_weight_V_load_9' <Predicate = (!icmp_ln109)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 864> <ROM>
ST_15 : Operation 499 [2/2] (1.35ns)   --->   "%conv1_weight_V_load_10 = load i1* %conv1_weight_V_addr_10, align 1" [ResNet/net_hls.cc:114]   --->   Operation 499 'load' 'conv1_weight_V_load_10' <Predicate = (!icmp_ln109)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 864> <ROM>
ST_15 : Operation 500 [2/2] (1.35ns)   --->   "%conv1_weight_V_load_11 = load i1* %conv1_weight_V_addr_11, align 1" [ResNet/net_hls.cc:114]   --->   Operation 500 'load' 'conv1_weight_V_load_11' <Predicate = (!icmp_ln109)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 864> <ROM>
ST_15 : Operation 501 [2/2] (1.35ns)   --->   "%conv1_weight_V_load_12 = load i1* %conv1_weight_V_addr_12, align 1" [ResNet/net_hls.cc:114]   --->   Operation 501 'load' 'conv1_weight_V_load_12' <Predicate = (!icmp_ln109)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 864> <ROM>
ST_15 : Operation 502 [2/2] (1.35ns)   --->   "%conv1_weight_V_load_13 = load i1* %conv1_weight_V_addr_13, align 1" [ResNet/net_hls.cc:114]   --->   Operation 502 'load' 'conv1_weight_V_load_13' <Predicate = (!icmp_ln109)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 864> <ROM>
ST_15 : Operation 503 [2/2] (1.35ns)   --->   "%conv1_weight_V_load_14 = load i1* %conv1_weight_V_addr_14, align 1" [ResNet/net_hls.cc:114]   --->   Operation 503 'load' 'conv1_weight_V_load_14' <Predicate = (!icmp_ln109)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 864> <ROM>
ST_15 : Operation 504 [2/2] (1.35ns)   --->   "%conv1_weight_V_load_15 = load i1* %conv1_weight_V_addr_15, align 1" [ResNet/net_hls.cc:114]   --->   Operation 504 'load' 'conv1_weight_V_load_15' <Predicate = (!icmp_ln109)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 864> <ROM>
ST_15 : Operation 505 [1/1] (0.62ns)   --->   "%col = add i2 1, %select_ln114" [ResNet/net_hls.cc:110]   --->   Operation 505 'add' 'col' <Predicate = (!icmp_ln109)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 5> <Delay = 2.40>
ST_16 : Operation 506 [1/1] (0.00ns)   --->   "%empty_485 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 506 'speclooptripcount' 'empty_485' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_16 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln321_38 = zext i2 %select_ln114_1 to i5" [ResNet/net_hls.cc:114]   --->   Operation 507 'zext' 'zext_ln321_38' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_16 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_238 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln114_1, i2 0)" [ResNet/net_hls.cc:114]   --->   Operation 508 'bitconcatenate' 'tmp_238' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_16 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln321_39 = zext i4 %tmp_238 to i5" [ResNet/net_hls.cc:114]   --->   Operation 509 'zext' 'zext_ln321_39' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_16 : Operation 510 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln321_32 = sub i5 %zext_ln321_39, %zext_ln321_38" [ResNet/net_hls.cc:114]   --->   Operation 510 'sub' 'sub_ln321_32' <Predicate = (!icmp_ln109)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str259)" [ResNet/net_hls.cc:110]   --->   Operation 511 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_16 : Operation 512 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str251) nounwind" [ResNet/net_hls.cc:111]   --->   Operation 512 'specpipeline' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_16 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln321_40 = zext i2 %select_ln114 to i5" [ResNet/net_hls.cc:114]   --->   Operation 513 'zext' 'zext_ln321_40' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_16 : Operation 514 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln321_31 = add i5 %zext_ln321_40, %sub_ln321_32" [ResNet/net_hls.cc:114]   --->   Operation 514 'add' 'add_ln321_31' <Predicate = (!icmp_ln109)> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln321_16 = sext i5 %add_ln321_31 to i64" [ResNet/net_hls.cc:114]   --->   Operation 515 'sext' 'sext_ln321_16' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_16 : Operation 516 [1/1] (0.00ns)   --->   "%conv1_weight_buf_0_1 = getelementptr [9 x i2]* %conv1_weight_buf_0_s, i64 0, i64 %sext_ln321_16" [ResNet/net_hls.cc:114]   --->   Operation 516 'getelementptr' 'conv1_weight_buf_0_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_16 : Operation 517 [1/1] (0.00ns)   --->   "%conv1_weight_buf_1_1 = getelementptr [9 x i2]* %conv1_weight_buf_1_s, i64 0, i64 %sext_ln321_16" [ResNet/net_hls.cc:114]   --->   Operation 517 'getelementptr' 'conv1_weight_buf_1_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_16 : Operation 518 [1/1] (0.00ns)   --->   "%conv1_weight_buf_2_1 = getelementptr [9 x i2]* %conv1_weight_buf_2_s, i64 0, i64 %sext_ln321_16" [ResNet/net_hls.cc:114]   --->   Operation 518 'getelementptr' 'conv1_weight_buf_2_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_16 : Operation 519 [1/1] (0.00ns)   --->   "%conv1_weight_buf_3_1 = getelementptr [9 x i2]* %conv1_weight_buf_3_s, i64 0, i64 %sext_ln321_16" [ResNet/net_hls.cc:114]   --->   Operation 519 'getelementptr' 'conv1_weight_buf_3_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_16 : Operation 520 [1/1] (0.00ns)   --->   "%conv1_weight_buf_4_1 = getelementptr [9 x i2]* %conv1_weight_buf_4_s, i64 0, i64 %sext_ln321_16" [ResNet/net_hls.cc:114]   --->   Operation 520 'getelementptr' 'conv1_weight_buf_4_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_16 : Operation 521 [1/1] (0.00ns)   --->   "%conv1_weight_buf_5_1 = getelementptr [9 x i2]* %conv1_weight_buf_5_s, i64 0, i64 %sext_ln321_16" [ResNet/net_hls.cc:114]   --->   Operation 521 'getelementptr' 'conv1_weight_buf_5_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_16 : Operation 522 [1/1] (0.00ns)   --->   "%conv1_weight_buf_6_1 = getelementptr [9 x i2]* %conv1_weight_buf_6_s, i64 0, i64 %sext_ln321_16" [ResNet/net_hls.cc:114]   --->   Operation 522 'getelementptr' 'conv1_weight_buf_6_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_16 : Operation 523 [1/1] (0.00ns)   --->   "%conv1_weight_buf_7_1 = getelementptr [9 x i2]* %conv1_weight_buf_7_s, i64 0, i64 %sext_ln321_16" [ResNet/net_hls.cc:114]   --->   Operation 523 'getelementptr' 'conv1_weight_buf_7_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_16 : Operation 524 [1/1] (0.00ns)   --->   "%conv1_weight_buf_8_1 = getelementptr [9 x i2]* %conv1_weight_buf_8_s, i64 0, i64 %sext_ln321_16" [ResNet/net_hls.cc:114]   --->   Operation 524 'getelementptr' 'conv1_weight_buf_8_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_16 : Operation 525 [1/1] (0.00ns)   --->   "%conv1_weight_buf_9_1 = getelementptr [9 x i2]* %conv1_weight_buf_9_s, i64 0, i64 %sext_ln321_16" [ResNet/net_hls.cc:114]   --->   Operation 525 'getelementptr' 'conv1_weight_buf_9_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_16 : Operation 526 [1/1] (0.00ns)   --->   "%conv1_weight_buf_10_1 = getelementptr [9 x i2]* %conv1_weight_buf_10, i64 0, i64 %sext_ln321_16" [ResNet/net_hls.cc:114]   --->   Operation 526 'getelementptr' 'conv1_weight_buf_10_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_16 : Operation 527 [1/1] (0.00ns)   --->   "%conv1_weight_buf_11_1 = getelementptr [9 x i2]* %conv1_weight_buf_11, i64 0, i64 %sext_ln321_16" [ResNet/net_hls.cc:114]   --->   Operation 527 'getelementptr' 'conv1_weight_buf_11_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_16 : Operation 528 [1/1] (0.00ns)   --->   "%conv1_weight_buf_12_1 = getelementptr [9 x i2]* %conv1_weight_buf_12, i64 0, i64 %sext_ln321_16" [ResNet/net_hls.cc:114]   --->   Operation 528 'getelementptr' 'conv1_weight_buf_12_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_16 : Operation 529 [1/1] (0.00ns)   --->   "%conv1_weight_buf_13_1 = getelementptr [9 x i2]* %conv1_weight_buf_13, i64 0, i64 %sext_ln321_16" [ResNet/net_hls.cc:114]   --->   Operation 529 'getelementptr' 'conv1_weight_buf_13_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_16 : Operation 530 [1/1] (0.00ns)   --->   "%conv1_weight_buf_14_1 = getelementptr [9 x i2]* %conv1_weight_buf_14, i64 0, i64 %sext_ln321_16" [ResNet/net_hls.cc:114]   --->   Operation 530 'getelementptr' 'conv1_weight_buf_14_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_16 : Operation 531 [1/1] (0.00ns)   --->   "%conv1_weight_buf_15_1 = getelementptr [9 x i2]* %conv1_weight_buf_15, i64 0, i64 %sext_ln321_16" [ResNet/net_hls.cc:114]   --->   Operation 531 'getelementptr' 'conv1_weight_buf_15_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_16 : Operation 532 [1/2] (1.35ns)   --->   "%conv1_weight_V_load = load i1* %conv1_weight_V_addr, align 1" [ResNet/net_hls.cc:114]   --->   Operation 532 'load' 'conv1_weight_V_load' <Predicate = (!icmp_ln109)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 864> <ROM>
ST_16 : Operation 533 [1/1] (0.26ns)   --->   "%select_ln321 = select i1 %conv1_weight_V_load, i2 -1, i2 0" [ResNet/net_hls.cc:114]   --->   Operation 533 'select' 'select_ln321' <Predicate = (!icmp_ln109)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 534 [1/1] (0.79ns)   --->   "store i2 %select_ln321, i2* %conv1_weight_buf_0_1, align 1" [ResNet/net_hls.cc:114]   --->   Operation 534 'store' <Predicate = (!icmp_ln109)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_16 : Operation 535 [1/2] (1.35ns)   --->   "%conv1_weight_V_load_1 = load i1* %conv1_weight_V_addr_1, align 1" [ResNet/net_hls.cc:114]   --->   Operation 535 'load' 'conv1_weight_V_load_1' <Predicate = (!icmp_ln109)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 864> <ROM>
ST_16 : Operation 536 [1/1] (0.26ns)   --->   "%select_ln321_1 = select i1 %conv1_weight_V_load_1, i2 -1, i2 0" [ResNet/net_hls.cc:114]   --->   Operation 536 'select' 'select_ln321_1' <Predicate = (!icmp_ln109)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 537 [1/1] (0.79ns)   --->   "store i2 %select_ln321_1, i2* %conv1_weight_buf_1_1, align 1" [ResNet/net_hls.cc:114]   --->   Operation 537 'store' <Predicate = (!icmp_ln109)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_16 : Operation 538 [1/2] (1.35ns)   --->   "%conv1_weight_V_load_2 = load i1* %conv1_weight_V_addr_2, align 1" [ResNet/net_hls.cc:114]   --->   Operation 538 'load' 'conv1_weight_V_load_2' <Predicate = (!icmp_ln109)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 864> <ROM>
ST_16 : Operation 539 [1/1] (0.26ns)   --->   "%select_ln321_2 = select i1 %conv1_weight_V_load_2, i2 -1, i2 0" [ResNet/net_hls.cc:114]   --->   Operation 539 'select' 'select_ln321_2' <Predicate = (!icmp_ln109)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 540 [1/1] (0.79ns)   --->   "store i2 %select_ln321_2, i2* %conv1_weight_buf_2_1, align 1" [ResNet/net_hls.cc:114]   --->   Operation 540 'store' <Predicate = (!icmp_ln109)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_16 : Operation 541 [1/2] (1.35ns)   --->   "%conv1_weight_V_load_3 = load i1* %conv1_weight_V_addr_3, align 1" [ResNet/net_hls.cc:114]   --->   Operation 541 'load' 'conv1_weight_V_load_3' <Predicate = (!icmp_ln109)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 864> <ROM>
ST_16 : Operation 542 [1/1] (0.26ns)   --->   "%select_ln321_3 = select i1 %conv1_weight_V_load_3, i2 -1, i2 0" [ResNet/net_hls.cc:114]   --->   Operation 542 'select' 'select_ln321_3' <Predicate = (!icmp_ln109)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 543 [1/1] (0.79ns)   --->   "store i2 %select_ln321_3, i2* %conv1_weight_buf_3_1, align 1" [ResNet/net_hls.cc:114]   --->   Operation 543 'store' <Predicate = (!icmp_ln109)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_16 : Operation 544 [1/2] (1.35ns)   --->   "%conv1_weight_V_load_4 = load i1* %conv1_weight_V_addr_4, align 1" [ResNet/net_hls.cc:114]   --->   Operation 544 'load' 'conv1_weight_V_load_4' <Predicate = (!icmp_ln109)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 864> <ROM>
ST_16 : Operation 545 [1/1] (0.26ns)   --->   "%select_ln321_4 = select i1 %conv1_weight_V_load_4, i2 -1, i2 0" [ResNet/net_hls.cc:114]   --->   Operation 545 'select' 'select_ln321_4' <Predicate = (!icmp_ln109)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 546 [1/1] (0.79ns)   --->   "store i2 %select_ln321_4, i2* %conv1_weight_buf_4_1, align 1" [ResNet/net_hls.cc:114]   --->   Operation 546 'store' <Predicate = (!icmp_ln109)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_16 : Operation 547 [1/2] (1.35ns)   --->   "%conv1_weight_V_load_5 = load i1* %conv1_weight_V_addr_5, align 1" [ResNet/net_hls.cc:114]   --->   Operation 547 'load' 'conv1_weight_V_load_5' <Predicate = (!icmp_ln109)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 864> <ROM>
ST_16 : Operation 548 [1/1] (0.26ns)   --->   "%select_ln321_5 = select i1 %conv1_weight_V_load_5, i2 -1, i2 0" [ResNet/net_hls.cc:114]   --->   Operation 548 'select' 'select_ln321_5' <Predicate = (!icmp_ln109)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 549 [1/1] (0.79ns)   --->   "store i2 %select_ln321_5, i2* %conv1_weight_buf_5_1, align 1" [ResNet/net_hls.cc:114]   --->   Operation 549 'store' <Predicate = (!icmp_ln109)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_16 : Operation 550 [1/2] (1.35ns)   --->   "%conv1_weight_V_load_6 = load i1* %conv1_weight_V_addr_6, align 1" [ResNet/net_hls.cc:114]   --->   Operation 550 'load' 'conv1_weight_V_load_6' <Predicate = (!icmp_ln109)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 864> <ROM>
ST_16 : Operation 551 [1/1] (0.26ns)   --->   "%select_ln321_6 = select i1 %conv1_weight_V_load_6, i2 -1, i2 0" [ResNet/net_hls.cc:114]   --->   Operation 551 'select' 'select_ln321_6' <Predicate = (!icmp_ln109)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 552 [1/1] (0.79ns)   --->   "store i2 %select_ln321_6, i2* %conv1_weight_buf_6_1, align 1" [ResNet/net_hls.cc:114]   --->   Operation 552 'store' <Predicate = (!icmp_ln109)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_16 : Operation 553 [1/2] (1.35ns)   --->   "%conv1_weight_V_load_7 = load i1* %conv1_weight_V_addr_7, align 1" [ResNet/net_hls.cc:114]   --->   Operation 553 'load' 'conv1_weight_V_load_7' <Predicate = (!icmp_ln109)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 864> <ROM>
ST_16 : Operation 554 [1/1] (0.26ns)   --->   "%select_ln321_7 = select i1 %conv1_weight_V_load_7, i2 -1, i2 0" [ResNet/net_hls.cc:114]   --->   Operation 554 'select' 'select_ln321_7' <Predicate = (!icmp_ln109)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 555 [1/1] (0.79ns)   --->   "store i2 %select_ln321_7, i2* %conv1_weight_buf_7_1, align 1" [ResNet/net_hls.cc:114]   --->   Operation 555 'store' <Predicate = (!icmp_ln109)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_16 : Operation 556 [1/2] (1.35ns)   --->   "%conv1_weight_V_load_8 = load i1* %conv1_weight_V_addr_8, align 1" [ResNet/net_hls.cc:114]   --->   Operation 556 'load' 'conv1_weight_V_load_8' <Predicate = (!icmp_ln109)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 864> <ROM>
ST_16 : Operation 557 [1/1] (0.26ns)   --->   "%select_ln321_8 = select i1 %conv1_weight_V_load_8, i2 -1, i2 0" [ResNet/net_hls.cc:114]   --->   Operation 557 'select' 'select_ln321_8' <Predicate = (!icmp_ln109)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 558 [1/1] (0.79ns)   --->   "store i2 %select_ln321_8, i2* %conv1_weight_buf_8_1, align 1" [ResNet/net_hls.cc:114]   --->   Operation 558 'store' <Predicate = (!icmp_ln109)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_16 : Operation 559 [1/2] (1.35ns)   --->   "%conv1_weight_V_load_9 = load i1* %conv1_weight_V_addr_9, align 1" [ResNet/net_hls.cc:114]   --->   Operation 559 'load' 'conv1_weight_V_load_9' <Predicate = (!icmp_ln109)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 864> <ROM>
ST_16 : Operation 560 [1/1] (0.26ns)   --->   "%select_ln321_9 = select i1 %conv1_weight_V_load_9, i2 -1, i2 0" [ResNet/net_hls.cc:114]   --->   Operation 560 'select' 'select_ln321_9' <Predicate = (!icmp_ln109)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 561 [1/1] (0.79ns)   --->   "store i2 %select_ln321_9, i2* %conv1_weight_buf_9_1, align 1" [ResNet/net_hls.cc:114]   --->   Operation 561 'store' <Predicate = (!icmp_ln109)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_16 : Operation 562 [1/2] (1.35ns)   --->   "%conv1_weight_V_load_10 = load i1* %conv1_weight_V_addr_10, align 1" [ResNet/net_hls.cc:114]   --->   Operation 562 'load' 'conv1_weight_V_load_10' <Predicate = (!icmp_ln109)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 864> <ROM>
ST_16 : Operation 563 [1/1] (0.26ns)   --->   "%select_ln321_10 = select i1 %conv1_weight_V_load_10, i2 -1, i2 0" [ResNet/net_hls.cc:114]   --->   Operation 563 'select' 'select_ln321_10' <Predicate = (!icmp_ln109)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 564 [1/1] (0.79ns)   --->   "store i2 %select_ln321_10, i2* %conv1_weight_buf_10_1, align 1" [ResNet/net_hls.cc:114]   --->   Operation 564 'store' <Predicate = (!icmp_ln109)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_16 : Operation 565 [1/2] (1.35ns)   --->   "%conv1_weight_V_load_11 = load i1* %conv1_weight_V_addr_11, align 1" [ResNet/net_hls.cc:114]   --->   Operation 565 'load' 'conv1_weight_V_load_11' <Predicate = (!icmp_ln109)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 864> <ROM>
ST_16 : Operation 566 [1/1] (0.26ns)   --->   "%select_ln321_11 = select i1 %conv1_weight_V_load_11, i2 -1, i2 0" [ResNet/net_hls.cc:114]   --->   Operation 566 'select' 'select_ln321_11' <Predicate = (!icmp_ln109)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 567 [1/1] (0.79ns)   --->   "store i2 %select_ln321_11, i2* %conv1_weight_buf_11_1, align 1" [ResNet/net_hls.cc:114]   --->   Operation 567 'store' <Predicate = (!icmp_ln109)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_16 : Operation 568 [1/2] (1.35ns)   --->   "%conv1_weight_V_load_12 = load i1* %conv1_weight_V_addr_12, align 1" [ResNet/net_hls.cc:114]   --->   Operation 568 'load' 'conv1_weight_V_load_12' <Predicate = (!icmp_ln109)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 864> <ROM>
ST_16 : Operation 569 [1/1] (0.26ns)   --->   "%select_ln321_12 = select i1 %conv1_weight_V_load_12, i2 -1, i2 0" [ResNet/net_hls.cc:114]   --->   Operation 569 'select' 'select_ln321_12' <Predicate = (!icmp_ln109)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 570 [1/1] (0.79ns)   --->   "store i2 %select_ln321_12, i2* %conv1_weight_buf_12_1, align 1" [ResNet/net_hls.cc:114]   --->   Operation 570 'store' <Predicate = (!icmp_ln109)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_16 : Operation 571 [1/2] (1.35ns)   --->   "%conv1_weight_V_load_13 = load i1* %conv1_weight_V_addr_13, align 1" [ResNet/net_hls.cc:114]   --->   Operation 571 'load' 'conv1_weight_V_load_13' <Predicate = (!icmp_ln109)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 864> <ROM>
ST_16 : Operation 572 [1/1] (0.26ns)   --->   "%select_ln321_13 = select i1 %conv1_weight_V_load_13, i2 -1, i2 0" [ResNet/net_hls.cc:114]   --->   Operation 572 'select' 'select_ln321_13' <Predicate = (!icmp_ln109)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 573 [1/1] (0.79ns)   --->   "store i2 %select_ln321_13, i2* %conv1_weight_buf_13_1, align 1" [ResNet/net_hls.cc:114]   --->   Operation 573 'store' <Predicate = (!icmp_ln109)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_16 : Operation 574 [1/2] (1.35ns)   --->   "%conv1_weight_V_load_14 = load i1* %conv1_weight_V_addr_14, align 1" [ResNet/net_hls.cc:114]   --->   Operation 574 'load' 'conv1_weight_V_load_14' <Predicate = (!icmp_ln109)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 864> <ROM>
ST_16 : Operation 575 [1/1] (0.26ns)   --->   "%select_ln321_14 = select i1 %conv1_weight_V_load_14, i2 -1, i2 0" [ResNet/net_hls.cc:114]   --->   Operation 575 'select' 'select_ln321_14' <Predicate = (!icmp_ln109)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 576 [1/1] (0.79ns)   --->   "store i2 %select_ln321_14, i2* %conv1_weight_buf_14_1, align 1" [ResNet/net_hls.cc:114]   --->   Operation 576 'store' <Predicate = (!icmp_ln109)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_16 : Operation 577 [1/2] (1.35ns)   --->   "%conv1_weight_V_load_15 = load i1* %conv1_weight_V_addr_15, align 1" [ResNet/net_hls.cc:114]   --->   Operation 577 'load' 'conv1_weight_V_load_15' <Predicate = (!icmp_ln109)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 864> <ROM>
ST_16 : Operation 578 [1/1] (0.26ns)   --->   "%select_ln321_15 = select i1 %conv1_weight_V_load_15, i2 -1, i2 0" [ResNet/net_hls.cc:114]   --->   Operation 578 'select' 'select_ln321_15' <Predicate = (!icmp_ln109)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 579 [1/1] (0.79ns)   --->   "store i2 %select_ln321_15, i2* %conv1_weight_buf_15_1, align 1" [ResNet/net_hls.cc:114]   --->   Operation 579 'store' <Predicate = (!icmp_ln109)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_16 : Operation 580 [1/1] (0.00ns)   --->   "%empty_486 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str259, i32 %tmp_s)" [ResNet/net_hls.cc:116]   --->   Operation 580 'specregionend' 'empty_486' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_16 : Operation 581 [1/1] (0.00ns)   --->   "br label %.preheader539" [ResNet/net_hls.cc:110]   --->   Operation 581 'br' <Predicate = (!icmp_ln109)> <Delay = 0.00>

State 17 <SV = 5> <Delay = 0.00>
ST_17 : Operation 582 [2/2] (0.00ns)   --->   "call fastcc void @biconv16([1024 x i16]* %image_buf_0_V, [1024 x i16]* %image_buf_1_V, [1024 x i16]* %image_buf_2_V, [1024 x i16]* %image_buf_3_V, [1024 x i16]* %image_buf_4_V, [1024 x i16]* %image_buf_5_V, i3 %cii_0, [9 x i2]* %conv1_weight_buf_0_s, [9 x i2]* %conv1_weight_buf_1_s, [9 x i2]* %conv1_weight_buf_2_s, [9 x i2]* %conv1_weight_buf_3_s, [9 x i2]* %conv1_weight_buf_4_s, [9 x i2]* %conv1_weight_buf_5_s, [9 x i2]* %conv1_weight_buf_6_s, [9 x i2]* %conv1_weight_buf_7_s, [9 x i2]* %conv1_weight_buf_8_s, [9 x i2]* %conv1_weight_buf_9_s, [9 x i2]* %conv1_weight_buf_10, [9 x i2]* %conv1_weight_buf_11, [9 x i2]* %conv1_weight_buf_12, [9 x i2]* %conv1_weight_buf_13, [9 x i2]* %conv1_weight_buf_14, [9 x i2]* %conv1_weight_buf_15, [1024 x i12]* %conv1_out_0, [1024 x i12]* %conv1_out_1, [1024 x i12]* %conv1_out_2, [1024 x i12]* %conv1_out_3, [1024 x i12]* %conv1_out_4, [1024 x i12]* %conv1_out_5, [1024 x i12]* %conv1_out_6, [1024 x i12]* %conv1_out_7, [1024 x i12]* %conv1_out_8, [1024 x i12]* %conv1_out_9, [1024 x i12]* %conv1_out_10, [1024 x i12]* %conv1_out_11, [1024 x i12]* %conv1_out_12, [1024 x i12]* %conv1_out_13, [1024 x i12]* %conv1_out_14, [1024 x i12]* %conv1_out_15)" [ResNet/net_hls.cc:118]   --->   Operation 582 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 6> <Delay = 0.00>
ST_18 : Operation 583 [1/2] (0.00ns)   --->   "call fastcc void @biconv16([1024 x i16]* %image_buf_0_V, [1024 x i16]* %image_buf_1_V, [1024 x i16]* %image_buf_2_V, [1024 x i16]* %image_buf_3_V, [1024 x i16]* %image_buf_4_V, [1024 x i16]* %image_buf_5_V, i3 %cii_0, [9 x i2]* %conv1_weight_buf_0_s, [9 x i2]* %conv1_weight_buf_1_s, [9 x i2]* %conv1_weight_buf_2_s, [9 x i2]* %conv1_weight_buf_3_s, [9 x i2]* %conv1_weight_buf_4_s, [9 x i2]* %conv1_weight_buf_5_s, [9 x i2]* %conv1_weight_buf_6_s, [9 x i2]* %conv1_weight_buf_7_s, [9 x i2]* %conv1_weight_buf_8_s, [9 x i2]* %conv1_weight_buf_9_s, [9 x i2]* %conv1_weight_buf_10, [9 x i2]* %conv1_weight_buf_11, [9 x i2]* %conv1_weight_buf_12, [9 x i2]* %conv1_weight_buf_13, [9 x i2]* %conv1_weight_buf_14, [9 x i2]* %conv1_weight_buf_15, [1024 x i12]* %conv1_out_0, [1024 x i12]* %conv1_out_1, [1024 x i12]* %conv1_out_2, [1024 x i12]* %conv1_out_3, [1024 x i12]* %conv1_out_4, [1024 x i12]* %conv1_out_5, [1024 x i12]* %conv1_out_6, [1024 x i12]* %conv1_out_7, [1024 x i12]* %conv1_out_8, [1024 x i12]* %conv1_out_9, [1024 x i12]* %conv1_out_10, [1024 x i12]* %conv1_out_11, [1024 x i12]* %conv1_out_12, [1024 x i12]* %conv1_out_13, [1024 x i12]* %conv1_out_14, [1024 x i12]* %conv1_out_15)" [ResNet/net_hls.cc:118]   --->   Operation 583 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 584 [1/1] (0.00ns)   --->   "br label %.preheader541" [ResNet/net_hls.cc:108]   --->   Operation 584 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 4> <Delay = 4.04>
ST_19 : Operation 585 [1/1] (0.00ns)   --->   "%indvar_flatten89 = phi i11 [ %add_ln122, %hls_label_4 ], [ 0, %.preheader535.preheader ]" [ResNet/net_hls.cc:122]   --->   Operation 585 'phi' 'indvar_flatten89' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 586 [1/1] (0.00ns)   --->   "%row_b_0 = phi i3 [ %select_ln122_1, %hls_label_4 ], [ 0, %.preheader535.preheader ]" [ResNet/net_hls.cc:122]   --->   Operation 586 'phi' 'row_b_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 587 [1/1] (0.00ns)   --->   "%indvar_flatten53 = phi i10 [ %select_ln123_4, %hls_label_4 ], [ 0, %.preheader535.preheader ]" [ResNet/net_hls.cc:123]   --->   Operation 587 'phi' 'indvar_flatten53' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 588 [1/1] (0.00ns)   --->   "%col_b_0 = phi i3 [ %select_ln123_1, %hls_label_4 ], [ 0, %.preheader535.preheader ]" [ResNet/net_hls.cc:123]   --->   Operation 588 'phi' 'col_b_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 589 [1/1] (0.00ns)   --->   "%indvar_flatten33 = phi i8 [ %select_ln124_3, %hls_label_4 ], [ 0, %.preheader535.preheader ]" [ResNet/net_hls.cc:124]   --->   Operation 589 'phi' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 590 [1/1] (0.00ns)   --->   "%brow_0 = phi i4 [ %select_ln124_1, %hls_label_4 ], [ 1, %.preheader535.preheader ]" [ResNet/net_hls.cc:124]   --->   Operation 590 'phi' 'brow_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 591 [1/1] (0.00ns)   --->   "%bcol_0 = phi i4 [ %bcol, %hls_label_4 ], [ 1, %.preheader535.preheader ]"   --->   Operation 591 'phi' 'bcol_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 592 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i3 %row_b_0 to i2" [ResNet/net_hls.cc:129]   --->   Operation 592 'trunc' 'trunc_ln129' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 593 [1/1] (0.00ns)   --->   "%shl_ln2 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln129, i3 0)" [ResNet/net_hls.cc:129]   --->   Operation 593 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i5 %shl_ln2 to i6" [ResNet/net_hls.cc:129]   --->   Operation 594 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 595 [1/1] (0.00ns)   --->   "%trunc_ln129_1 = trunc i3 %col_b_0 to i2" [ResNet/net_hls.cc:129]   --->   Operation 595 'trunc' 'trunc_ln129_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 596 [1/1] (0.00ns)   --->   "%shl_ln129_1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln129_1, i3 0)" [ResNet/net_hls.cc:129]   --->   Operation 596 'bitconcatenate' 'shl_ln129_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i4 %brow_0 to i6" [ResNet/net_hls.cc:124]   --->   Operation 597 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 598 [1/1] (0.87ns)   --->   "%add_ln129 = add i6 %zext_ln129, %zext_ln124" [ResNet/net_hls.cc:129]   --->   Operation 598 'add' 'add_ln129' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 599 [1/1] (0.85ns)   --->   "%icmp_ln122 = icmp eq i11 %indvar_flatten89, -1024" [ResNet/net_hls.cc:122]   --->   Operation 599 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 600 [1/1] (0.94ns)   --->   "%add_ln122 = add i11 1, %indvar_flatten89" [ResNet/net_hls.cc:122]   --->   Operation 600 'add' 'add_ln122' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 601 [1/1] (0.00ns)   --->   "br i1 %icmp_ln122, label %.preheader534.preheader, label %hls_label_4" [ResNet/net_hls.cc:122]   --->   Operation 601 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 602 [1/1] (0.74ns)   --->   "%row_b = add i3 1, %row_b_0" [ResNet/net_hls.cc:122]   --->   Operation 602 'add' 'row_b' <Predicate = (!icmp_ln122)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 603 [1/1] (0.85ns)   --->   "%icmp_ln123 = icmp eq i10 %indvar_flatten53, 256" [ResNet/net_hls.cc:123]   --->   Operation 603 'icmp' 'icmp_ln123' <Predicate = (!icmp_ln122)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 604 [1/1] (0.27ns)   --->   "%select_ln122 = select i1 %icmp_ln123, i3 0, i3 %col_b_0" [ResNet/net_hls.cc:122]   --->   Operation 604 'select' 'select_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 605 [1/1] (0.27ns)   --->   "%select_ln122_1 = select i1 %icmp_ln123, i3 %row_b, i3 %row_b_0" [ResNet/net_hls.cc:122]   --->   Operation 605 'select' 'select_ln122_1' <Predicate = (!icmp_ln122)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_236 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %select_ln122_1, i2 0)" [ResNet/net_hls.cc:129]   --->   Operation 606 'bitconcatenate' 'tmp_236' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_19 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln129_1 = zext i5 %tmp_236 to i6" [ResNet/net_hls.cc:129]   --->   Operation 607 'zext' 'zext_ln129_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_19 : Operation 608 [1/1] (0.00ns)   --->   "%trunc_ln129_2 = trunc i3 %row_b to i2" [ResNet/net_hls.cc:129]   --->   Operation 608 'trunc' 'trunc_ln129_2' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_19 : Operation 609 [1/1] (0.00ns)   --->   "%shl_ln129_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln129_2, i3 0)" [ResNet/net_hls.cc:129]   --->   Operation 609 'bitconcatenate' 'shl_ln129_mid1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_19 : Operation 610 [1/1] (0.48ns)   --->   "%select_ln122_2 = select i1 %icmp_ln123, i5 %shl_ln129_mid1, i5 %shl_ln2" [ResNet/net_hls.cc:122]   --->   Operation 610 'select' 'select_ln122_2' <Predicate = (!icmp_ln122)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i5 %select_ln122_2 to i6" [ResNet/net_hls.cc:122]   --->   Operation 611 'zext' 'zext_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_19 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node add_ln129_1)   --->   "%select_ln122_3 = select i1 %icmp_ln123, i5 0, i5 %shl_ln129_1" [ResNet/net_hls.cc:122]   --->   Operation 612 'select' 'select_ln122_3' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node select_ln123_3)   --->   "%or_ln129 = or i5 %shl_ln129_mid1, 1" [ResNet/net_hls.cc:129]   --->   Operation 613 'or' 'or_ln129' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_19 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node select_ln123_3)   --->   "%add_ln129_mid = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 false, i5 %or_ln129)" [ResNet/net_hls.cc:129]   --->   Operation 614 'bitconcatenate' 'add_ln129_mid' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_19 : Operation 615 [1/1] (0.33ns)   --->   "%xor_ln122 = xor i1 %icmp_ln123, true" [ResNet/net_hls.cc:122]   --->   Operation 615 'xor' 'xor_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 616 [1/1] (0.88ns)   --->   "%icmp_ln125 = icmp eq i4 %bcol_0, -7" [ResNet/net_hls.cc:125]   --->   Operation 616 'icmp' 'icmp_ln125' <Predicate = (!icmp_ln122)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node and_ln123)   --->   "%and_ln122 = and i1 %icmp_ln125, %xor_ln122" [ResNet/net_hls.cc:122]   --->   Operation 617 'and' 'and_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 618 [1/1] (0.85ns)   --->   "%icmp_ln124 = icmp eq i8 %indvar_flatten33, 64" [ResNet/net_hls.cc:124]   --->   Operation 618 'icmp' 'icmp_ln124' <Predicate = (!icmp_ln122)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 619 [1/1] (0.33ns)   --->   "%and_ln122_1 = and i1 %icmp_ln124, %xor_ln122" [ResNet/net_hls.cc:122]   --->   Operation 619 'and' 'and_ln122_1' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 620 [1/1] (0.74ns)   --->   "%col_b = add i3 1, %select_ln122" [ResNet/net_hls.cc:123]   --->   Operation 620 'add' 'col_b' <Predicate = (!icmp_ln122)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 621 [1/1] (0.33ns)   --->   "%or_ln123 = or i1 %and_ln122_1, %icmp_ln123" [ResNet/net_hls.cc:123]   --->   Operation 621 'or' 'or_ln123' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 622 [1/1] (0.45ns)   --->   "%select_ln123 = select i1 %or_ln123, i4 1, i4 %brow_0" [ResNet/net_hls.cc:123]   --->   Operation 622 'select' 'select_ln123' <Predicate = (!icmp_ln122)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 623 [1/1] (0.27ns)   --->   "%select_ln123_1 = select i1 %and_ln122_1, i3 %col_b, i3 %select_ln122" [ResNet/net_hls.cc:123]   --->   Operation 623 'select' 'select_ln123_1' <Predicate = (!icmp_ln122)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i3 %select_ln123_1 to i6" [ResNet/net_hls.cc:123]   --->   Operation 624 'zext' 'zext_ln123' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_19 : Operation 625 [1/1] (0.87ns)   --->   "%add_ln203 = add i6 %zext_ln129_1, %zext_ln123" [ResNet/net_hls.cc:129]   --->   Operation 625 'add' 'add_ln203' <Predicate = (!icmp_ln122)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node add_ln129_1)   --->   "%trunc_ln129_3 = trunc i3 %col_b to i2" [ResNet/net_hls.cc:129]   --->   Operation 626 'trunc' 'trunc_ln129_3' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_19 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node add_ln129_1)   --->   "%shl_ln129_1_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln129_3, i3 0)" [ResNet/net_hls.cc:129]   --->   Operation 627 'bitconcatenate' 'shl_ln129_1_mid1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_19 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node add_ln129_1)   --->   "%select_ln123_2 = select i1 %and_ln122_1, i5 %shl_ln129_1_mid1, i5 %select_ln122_3" [ResNet/net_hls.cc:123]   --->   Operation 628 'select' 'select_ln123_2' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node add_ln129_1)   --->   "%zext_ln123_1 = zext i5 %select_ln123_2 to i6" [ResNet/net_hls.cc:123]   --->   Operation 629 'zext' 'zext_ln123_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_19 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node select_ln123_3)   --->   "%or_ln129_1 = or i5 %select_ln122_2, 1" [ResNet/net_hls.cc:129]   --->   Operation 630 'or' 'or_ln129_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_19 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node select_ln123_3)   --->   "%zext_ln129_2 = zext i5 %or_ln129_1 to i6" [ResNet/net_hls.cc:129]   --->   Operation 631 'zext' 'zext_ln129_2' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_19 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node and_ln123)   --->   "%xor_ln123 = xor i1 %icmp_ln124, true" [ResNet/net_hls.cc:123]   --->   Operation 632 'xor' 'xor_ln123' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node and_ln123)   --->   "%or_ln123_1 = or i1 %icmp_ln123, %xor_ln123" [ResNet/net_hls.cc:123]   --->   Operation 633 'or' 'or_ln123_1' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 634 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln123 = and i1 %and_ln122, %or_ln123_1" [ResNet/net_hls.cc:123]   --->   Operation 634 'and' 'and_ln123' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 635 [1/1] (0.86ns)   --->   "%brow = add i4 1, %select_ln123" [ResNet/net_hls.cc:124]   --->   Operation 635 'add' 'brow' <Predicate = (!icmp_ln122)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node select_ln124)   --->   "%or_ln124 = or i1 %and_ln123, %and_ln122_1" [ResNet/net_hls.cc:124]   --->   Operation 636 'or' 'or_ln124' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node select_ln124)   --->   "%or_ln124_1 = or i1 %or_ln124, %icmp_ln123" [ResNet/net_hls.cc:124]   --->   Operation 637 'or' 'or_ln124_1' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 638 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln124 = select i1 %or_ln124_1, i4 1, i4 %bcol_0" [ResNet/net_hls.cc:124]   --->   Operation 638 'select' 'select_ln124' <Predicate = (!icmp_ln122)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln124_1 = zext i4 %brow to i6" [ResNet/net_hls.cc:124]   --->   Operation 639 'zext' 'zext_ln124_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_19 : Operation 640 [1/1] (0.45ns)   --->   "%select_ln124_1 = select i1 %and_ln123, i4 %brow, i4 %select_ln123" [ResNet/net_hls.cc:124]   --->   Operation 640 'select' 'select_ln124_1' <Predicate = (!icmp_ln122)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 641 [1/1] (0.87ns)   --->   "%add_ln129_2 = add i6 %zext_ln124_1, %zext_ln122" [ResNet/net_hls.cc:129]   --->   Operation 641 'add' 'add_ln129_2' <Predicate = (!icmp_ln122)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node select_ln123_3)   --->   "%select_ln122_4 = select i1 %icmp_ln123, i6 %add_ln129_mid, i6 %add_ln129" [ResNet/net_hls.cc:122]   --->   Operation 642 'select' 'select_ln122_4' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 643 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln123_3 = select i1 %and_ln122_1, i6 %zext_ln129_2, i6 %select_ln122_4" [ResNet/net_hls.cc:123]   --->   Operation 643 'select' 'select_ln123_3' <Predicate = (!icmp_ln122)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node add_ln129_1)   --->   "%zext_ln125 = zext i4 %select_ln124 to i6" [ResNet/net_hls.cc:125]   --->   Operation 644 'zext' 'zext_ln125' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_19 : Operation 645 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln129_1 = add i6 %zext_ln125, %zext_ln123_1" [ResNet/net_hls.cc:129]   --->   Operation 645 'add' 'add_ln129_1' <Predicate = (!icmp_ln122)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 646 [1/1] (0.86ns)   --->   "%bcol = add i4 1, %select_ln124" [ResNet/net_hls.cc:125]   --->   Operation 646 'add' 'bcol' <Predicate = (!icmp_ln122)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 647 [1/1] (0.90ns)   --->   "%add_ln124_1 = add i8 1, %indvar_flatten33" [ResNet/net_hls.cc:124]   --->   Operation 647 'add' 'add_ln124_1' <Predicate = (!icmp_ln122)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 648 [1/1] (0.44ns)   --->   "%select_ln124_3 = select i1 %or_ln123, i8 1, i8 %add_ln124_1" [ResNet/net_hls.cc:124]   --->   Operation 648 'select' 'select_ln124_3' <Predicate = (!icmp_ln122)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 649 [1/1] (0.93ns)   --->   "%add_ln123_1 = add i10 1, %indvar_flatten53" [ResNet/net_hls.cc:123]   --->   Operation 649 'add' 'add_ln123_1' <Predicate = (!icmp_ln122)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 650 [1/1] (0.47ns)   --->   "%select_ln123_4 = select i1 %icmp_ln123, i10 1, i10 %add_ln123_1" [ResNet/net_hls.cc:123]   --->   Operation 650 'select' 'select_ln123_4' <Predicate = (!icmp_ln122)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 5> <Delay = 2.29>
ST_20 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116)   --->   "%select_ln124_2 = select i1 %and_ln123, i6 %add_ln129_2, i6 %select_ln123_3" [ResNet/net_hls.cc:124]   --->   Operation 651 'select' 'select_ln124_2' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116)   --->   "%tmp_237 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln124_2, i5 0)" [ResNet/net_hls.cc:129]   --->   Operation 652 'bitconcatenate' 'tmp_237' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_20 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116)   --->   "%zext_ln124_3 = zext i11 %tmp_237 to i12" [ResNet/net_hls.cc:124]   --->   Operation 653 'zext' 'zext_ln124_3' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_20 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node add_ln1116)   --->   "%zext_ln1116 = zext i6 %add_ln129_1 to i12" [ResNet/net_hls.cc:129]   --->   Operation 654 'zext' 'zext_ln1116' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_20 : Operation 655 [1/1] (0.94ns) (out node of the LUT)   --->   "%add_ln1116 = add i12 %zext_ln124_3, %zext_ln1116" [ResNet/net_hls.cc:129]   --->   Operation 655 'add' 'add_ln1116' <Predicate = (!icmp_ln122)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 656 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i12 %add_ln1116 to i64" [ResNet/net_hls.cc:129]   --->   Operation 656 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_20 : Operation 657 [1/1] (0.00ns)   --->   "%conv1_out_0_addr = getelementptr [1024 x i12]* %conv1_out_0, i64 0, i64 %zext_ln1116_1" [ResNet/net_hls.cc:129]   --->   Operation 657 'getelementptr' 'conv1_out_0_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_20 : Operation 658 [1/1] (0.00ns)   --->   "%conv1_out_1_addr = getelementptr [1024 x i12]* %conv1_out_1, i64 0, i64 %zext_ln1116_1" [ResNet/net_hls.cc:129]   --->   Operation 658 'getelementptr' 'conv1_out_1_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_20 : Operation 659 [1/1] (0.00ns)   --->   "%conv1_out_2_addr = getelementptr [1024 x i12]* %conv1_out_2, i64 0, i64 %zext_ln1116_1" [ResNet/net_hls.cc:129]   --->   Operation 659 'getelementptr' 'conv1_out_2_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_20 : Operation 660 [1/1] (0.00ns)   --->   "%conv1_out_3_addr = getelementptr [1024 x i12]* %conv1_out_3, i64 0, i64 %zext_ln1116_1" [ResNet/net_hls.cc:129]   --->   Operation 660 'getelementptr' 'conv1_out_3_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_20 : Operation 661 [1/1] (0.00ns)   --->   "%conv1_out_4_addr = getelementptr [1024 x i12]* %conv1_out_4, i64 0, i64 %zext_ln1116_1" [ResNet/net_hls.cc:129]   --->   Operation 661 'getelementptr' 'conv1_out_4_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_20 : Operation 662 [1/1] (0.00ns)   --->   "%conv1_out_5_addr = getelementptr [1024 x i12]* %conv1_out_5, i64 0, i64 %zext_ln1116_1" [ResNet/net_hls.cc:129]   --->   Operation 662 'getelementptr' 'conv1_out_5_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_20 : Operation 663 [1/1] (0.00ns)   --->   "%conv1_out_6_addr = getelementptr [1024 x i12]* %conv1_out_6, i64 0, i64 %zext_ln1116_1" [ResNet/net_hls.cc:129]   --->   Operation 663 'getelementptr' 'conv1_out_6_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_20 : Operation 664 [1/1] (0.00ns)   --->   "%conv1_out_7_addr = getelementptr [1024 x i12]* %conv1_out_7, i64 0, i64 %zext_ln1116_1" [ResNet/net_hls.cc:129]   --->   Operation 664 'getelementptr' 'conv1_out_7_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_20 : Operation 665 [1/1] (0.00ns)   --->   "%conv1_out_8_addr = getelementptr [1024 x i12]* %conv1_out_8, i64 0, i64 %zext_ln1116_1" [ResNet/net_hls.cc:129]   --->   Operation 665 'getelementptr' 'conv1_out_8_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_20 : Operation 666 [1/1] (0.00ns)   --->   "%conv1_out_9_addr = getelementptr [1024 x i12]* %conv1_out_9, i64 0, i64 %zext_ln1116_1" [ResNet/net_hls.cc:129]   --->   Operation 666 'getelementptr' 'conv1_out_9_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_20 : Operation 667 [1/1] (0.00ns)   --->   "%conv1_out_10_addr = getelementptr [1024 x i12]* %conv1_out_10, i64 0, i64 %zext_ln1116_1" [ResNet/net_hls.cc:129]   --->   Operation 667 'getelementptr' 'conv1_out_10_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_20 : Operation 668 [1/1] (0.00ns)   --->   "%conv1_out_11_addr = getelementptr [1024 x i12]* %conv1_out_11, i64 0, i64 %zext_ln1116_1" [ResNet/net_hls.cc:129]   --->   Operation 668 'getelementptr' 'conv1_out_11_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_20 : Operation 669 [1/1] (0.00ns)   --->   "%conv1_out_12_addr = getelementptr [1024 x i12]* %conv1_out_12, i64 0, i64 %zext_ln1116_1" [ResNet/net_hls.cc:129]   --->   Operation 669 'getelementptr' 'conv1_out_12_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_20 : Operation 670 [1/1] (0.00ns)   --->   "%conv1_out_13_addr = getelementptr [1024 x i12]* %conv1_out_13, i64 0, i64 %zext_ln1116_1" [ResNet/net_hls.cc:129]   --->   Operation 670 'getelementptr' 'conv1_out_13_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_20 : Operation 671 [1/1] (0.00ns)   --->   "%conv1_out_14_addr = getelementptr [1024 x i12]* %conv1_out_14, i64 0, i64 %zext_ln1116_1" [ResNet/net_hls.cc:129]   --->   Operation 671 'getelementptr' 'conv1_out_14_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_20 : Operation 672 [1/1] (0.00ns)   --->   "%conv1_out_15_addr = getelementptr [1024 x i12]* %conv1_out_15, i64 0, i64 %zext_ln1116_1" [ResNet/net_hls.cc:129]   --->   Operation 672 'getelementptr' 'conv1_out_15_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_20 : Operation 673 [2/2] (1.35ns)   --->   "%conv1_out_0_load = load i12* %conv1_out_0_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 673 'load' 'conv1_out_0_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_20 : Operation 674 [2/2] (1.35ns)   --->   "%conv1_out_1_load = load i12* %conv1_out_1_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 674 'load' 'conv1_out_1_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_20 : Operation 675 [2/2] (1.35ns)   --->   "%conv1_out_2_load = load i12* %conv1_out_2_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 675 'load' 'conv1_out_2_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_20 : Operation 676 [2/2] (1.35ns)   --->   "%conv1_out_3_load = load i12* %conv1_out_3_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 676 'load' 'conv1_out_3_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_20 : Operation 677 [2/2] (1.35ns)   --->   "%conv1_out_4_load = load i12* %conv1_out_4_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 677 'load' 'conv1_out_4_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_20 : Operation 678 [2/2] (1.35ns)   --->   "%conv1_out_5_load = load i12* %conv1_out_5_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 678 'load' 'conv1_out_5_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_20 : Operation 679 [2/2] (1.35ns)   --->   "%conv1_out_6_load = load i12* %conv1_out_6_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 679 'load' 'conv1_out_6_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_20 : Operation 680 [2/2] (1.35ns)   --->   "%conv1_out_7_load = load i12* %conv1_out_7_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 680 'load' 'conv1_out_7_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_20 : Operation 681 [2/2] (1.35ns)   --->   "%conv1_out_8_load = load i12* %conv1_out_8_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 681 'load' 'conv1_out_8_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_20 : Operation 682 [2/2] (1.35ns)   --->   "%conv1_out_9_load = load i12* %conv1_out_9_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 682 'load' 'conv1_out_9_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_20 : Operation 683 [2/2] (1.35ns)   --->   "%conv1_out_10_load = load i12* %conv1_out_10_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 683 'load' 'conv1_out_10_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_20 : Operation 684 [2/2] (1.35ns)   --->   "%conv1_out_11_load = load i12* %conv1_out_11_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 684 'load' 'conv1_out_11_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_20 : Operation 685 [2/2] (1.35ns)   --->   "%conv1_out_12_load = load i12* %conv1_out_12_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 685 'load' 'conv1_out_12_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_20 : Operation 686 [2/2] (1.35ns)   --->   "%conv1_out_13_load = load i12* %conv1_out_13_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 686 'load' 'conv1_out_13_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_20 : Operation 687 [2/2] (1.35ns)   --->   "%conv1_out_14_load = load i12* %conv1_out_14_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 687 'load' 'conv1_out_14_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_20 : Operation 688 [2/2] (1.35ns)   --->   "%conv1_out_15_load = load i12* %conv1_out_15_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 688 'load' 'conv1_out_15_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>

State 21 <SV = 6> <Delay = 1.35>
ST_21 : Operation 689 [1/2] (1.35ns)   --->   "%conv1_out_0_load = load i12* %conv1_out_0_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 689 'load' 'conv1_out_0_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_21 : Operation 690 [1/2] (1.35ns)   --->   "%conv1_out_1_load = load i12* %conv1_out_1_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 690 'load' 'conv1_out_1_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_21 : Operation 691 [1/2] (1.35ns)   --->   "%conv1_out_2_load = load i12* %conv1_out_2_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 691 'load' 'conv1_out_2_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_21 : Operation 692 [1/2] (1.35ns)   --->   "%conv1_out_3_load = load i12* %conv1_out_3_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 692 'load' 'conv1_out_3_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_21 : Operation 693 [1/2] (1.35ns)   --->   "%conv1_out_4_load = load i12* %conv1_out_4_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 693 'load' 'conv1_out_4_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_21 : Operation 694 [1/2] (1.35ns)   --->   "%conv1_out_5_load = load i12* %conv1_out_5_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 694 'load' 'conv1_out_5_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_21 : Operation 695 [1/2] (1.35ns)   --->   "%conv1_out_6_load = load i12* %conv1_out_6_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 695 'load' 'conv1_out_6_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_21 : Operation 696 [1/2] (1.35ns)   --->   "%conv1_out_7_load = load i12* %conv1_out_7_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 696 'load' 'conv1_out_7_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_21 : Operation 697 [1/2] (1.35ns)   --->   "%conv1_out_8_load = load i12* %conv1_out_8_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 697 'load' 'conv1_out_8_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_21 : Operation 698 [1/2] (1.35ns)   --->   "%conv1_out_9_load = load i12* %conv1_out_9_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 698 'load' 'conv1_out_9_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_21 : Operation 699 [1/2] (1.35ns)   --->   "%conv1_out_10_load = load i12* %conv1_out_10_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 699 'load' 'conv1_out_10_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_21 : Operation 700 [1/2] (1.35ns)   --->   "%conv1_out_11_load = load i12* %conv1_out_11_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 700 'load' 'conv1_out_11_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_21 : Operation 701 [1/2] (1.35ns)   --->   "%conv1_out_12_load = load i12* %conv1_out_12_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 701 'load' 'conv1_out_12_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_21 : Operation 702 [1/2] (1.35ns)   --->   "%conv1_out_13_load = load i12* %conv1_out_13_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 702 'load' 'conv1_out_13_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_21 : Operation 703 [1/2] (1.35ns)   --->   "%conv1_out_14_load = load i12* %conv1_out_14_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 703 'load' 'conv1_out_14_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_21 : Operation 704 [1/2] (1.35ns)   --->   "%conv1_out_15_load = load i12* %conv1_out_15_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 704 'load' 'conv1_out_15_load' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>

State 22 <SV = 7> <Delay = 3.80>
ST_22 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i12 %conv1_out_0_load to i23" [ResNet/net_hls.cc:129]   --->   Operation 705 'sext' 'sext_ln1116' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 706 [1/1] (0.00ns)   --->   "%shl_ln3 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %conv1_out_0_load, i10 0)" [ResNet/net_hls.cc:129]   --->   Operation 706 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 707 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i22 %shl_ln3 to i23" [ResNet/net_hls.cc:129]   --->   Operation 707 'sext' 'sext_ln1118' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 708 [1/1] (1.08ns)   --->   "%sub_ln1118 = sub i23 %sext_ln1118, %sext_ln1116" [ResNet/net_hls.cc:129]   --->   Operation 708 'sub' 'sub_ln1118' <Predicate = (!icmp_ln122)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 709 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i23 %sub_ln1118 to i20" [ResNet/net_hls.cc:129]   --->   Operation 709 'trunc' 'trunc_ln1192' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 710 [1/1] (1.09ns)   --->   "%add_ln1192 = add i23 261888, %sub_ln1118" [ResNet/net_hls.cc:129]   --->   Operation 710 'add' 'add_ln1192' <Predicate = (!icmp_ln122)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 711 [1/1] (1.06ns)   --->   "%add_ln1192_227 = add i20 261888, %trunc_ln1192" [ResNet/net_hls.cc:129]   --->   Operation 711 'add' 'add_ln1192_227' <Predicate = (!icmp_ln122)> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 712 [1/1] (0.00ns)   --->   "%tmp_747 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 712 'bitselect' 'tmp_747' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 713 [1/1] (0.00ns)   --->   "%trunc_ln = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192, i32 7, i32 18)" [ResNet/net_hls.cc:129]   --->   Operation 713 'partselect' 'trunc_ln' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_748 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192, i32 18)" [ResNet/net_hls.cc:129]   --->   Operation 714 'bitselect' 'tmp_748' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 715 [1/1] (0.00ns)   --->   "%tmp_749 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192, i32 6)" [ResNet/net_hls.cc:129]   --->   Operation 715 'bitselect' 'tmp_749' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 716 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_749 to i12" [ResNet/net_hls.cc:129]   --->   Operation 716 'zext' 'zext_ln415' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 717 [1/1] (0.96ns)   --->   "%add_ln415 = add i12 %zext_ln415, %trunc_ln" [ResNet/net_hls.cc:129]   --->   Operation 717 'add' 'add_ln415' <Predicate = (!icmp_ln122)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_750 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415, i32 11)" [ResNet/net_hls.cc:129]   --->   Operation 718 'bitselect' 'tmp_750' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%xor_ln416 = xor i1 %tmp_750, true" [ResNet/net_hls.cc:129]   --->   Operation 719 'xor' 'xor_ln416' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 720 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416 = and i1 %tmp_748, %xor_ln416" [ResNet/net_hls.cc:129]   --->   Operation 720 'and' 'and_ln416' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_751 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415, i32 11)" [ResNet/net_hls.cc:129]   --->   Operation 721 'bitselect' 'tmp_751' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_187 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192, i32 20, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 722 'partselect' 'tmp_187' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 723 [1/1] (0.69ns)   --->   "%icmp_ln879 = icmp eq i3 %tmp_187, -1" [ResNet/net_hls.cc:129]   --->   Operation 723 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln122)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_188 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192, i32 19, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 724 'partselect' 'tmp_188' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 725 [1/1] (0.88ns)   --->   "%icmp_ln879_113 = icmp eq i4 %tmp_188, -1" [ResNet/net_hls.cc:129]   --->   Operation 725 'icmp' 'icmp_ln879_113' <Predicate = (!icmp_ln122)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 726 [1/1] (0.88ns)   --->   "%icmp_ln768 = icmp eq i4 %tmp_188, 0" [ResNet/net_hls.cc:129]   --->   Operation 726 'icmp' 'icmp_ln768' <Predicate = (!icmp_ln122)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_752 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_227, i32 19)" [ResNet/net_hls.cc:129]   --->   Operation 727 'bitselect' 'tmp_752' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_752, true" [ResNet/net_hls.cc:129]   --->   Operation 728 'xor' 'xor_ln779' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %icmp_ln879, %xor_ln779" [ResNet/net_hls.cc:129]   --->   Operation 729 'and' 'and_ln779' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%select_ln416 = select i1 %and_ln416, i1 %and_ln779, i1 %icmp_ln879_113" [ResNet/net_hls.cc:129]   --->   Operation 730 'select' 'select_ln416' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 731 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %tmp_751, %select_ln416" [ResNet/net_hls.cc:129]   --->   Operation 731 'and' 'and_ln786' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 732 [1/1] (0.00ns)   --->   "%sext_ln1116_15 = sext i12 %conv1_out_1_load to i23" [ResNet/net_hls.cc:129]   --->   Operation 732 'sext' 'sext_ln1116_15' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 733 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %conv1_out_1_load, i10 0)" [ResNet/net_hls.cc:129]   --->   Operation 733 'bitconcatenate' 'shl_ln1118_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i22 %shl_ln1118_1 to i23" [ResNet/net_hls.cc:129]   --->   Operation 734 'sext' 'sext_ln1118_15' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 735 [1/1] (1.08ns)   --->   "%sub_ln1118_1 = sub i23 %sext_ln1118_15, %sext_ln1116_15" [ResNet/net_hls.cc:129]   --->   Operation 735 'sub' 'sub_ln1118_1' <Predicate = (!icmp_ln122)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 736 [1/1] (0.00ns)   --->   "%trunc_ln1192_55 = trunc i23 %sub_ln1118_1 to i20" [ResNet/net_hls.cc:129]   --->   Operation 736 'trunc' 'trunc_ln1192_55' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 737 [1/1] (1.09ns)   --->   "%add_ln1192_148 = add i23 261888, %sub_ln1118_1" [ResNet/net_hls.cc:129]   --->   Operation 737 'add' 'add_ln1192_148' <Predicate = (!icmp_ln122)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 738 [1/1] (1.06ns)   --->   "%add_ln1192_228 = add i20 261888, %trunc_ln1192_55" [ResNet/net_hls.cc:129]   --->   Operation 738 'add' 'add_ln1192_228' <Predicate = (!icmp_ln122)> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 739 [1/1] (0.00ns)   --->   "%tmp_753 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_148, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 739 'bitselect' 'tmp_753' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 740 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_148, i32 7, i32 18)" [ResNet/net_hls.cc:129]   --->   Operation 740 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_55)   --->   "%tmp_754 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_148, i32 18)" [ResNet/net_hls.cc:129]   --->   Operation 741 'bitselect' 'tmp_754' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_755 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_148, i32 6)" [ResNet/net_hls.cc:129]   --->   Operation 742 'bitselect' 'tmp_755' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln415_55 = zext i1 %tmp_755 to i12" [ResNet/net_hls.cc:129]   --->   Operation 743 'zext' 'zext_ln415_55' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 744 [1/1] (0.96ns)   --->   "%add_ln415_55 = add i12 %zext_ln415_55, %trunc_ln708_s" [ResNet/net_hls.cc:129]   --->   Operation 744 'add' 'add_ln415_55' <Predicate = (!icmp_ln122)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_55)   --->   "%tmp_756 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_55, i32 11)" [ResNet/net_hls.cc:129]   --->   Operation 745 'bitselect' 'tmp_756' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_55)   --->   "%xor_ln416_55 = xor i1 %tmp_756, true" [ResNet/net_hls.cc:129]   --->   Operation 746 'xor' 'xor_ln416_55' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 747 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_55 = and i1 %tmp_754, %xor_ln416_55" [ResNet/net_hls.cc:129]   --->   Operation 747 'and' 'and_ln416_55' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 748 [1/1] (0.00ns)   --->   "%tmp_757 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_55, i32 11)" [ResNet/net_hls.cc:129]   --->   Operation 748 'bitselect' 'tmp_757' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 749 [1/1] (0.00ns)   --->   "%tmp_189 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_148, i32 20, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 749 'partselect' 'tmp_189' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 750 [1/1] (0.69ns)   --->   "%icmp_ln879_114 = icmp eq i3 %tmp_189, -1" [ResNet/net_hls.cc:129]   --->   Operation 750 'icmp' 'icmp_ln879_114' <Predicate = (!icmp_ln122)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 751 [1/1] (0.00ns)   --->   "%tmp_190 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_148, i32 19, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 751 'partselect' 'tmp_190' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 752 [1/1] (0.88ns)   --->   "%icmp_ln879_115 = icmp eq i4 %tmp_190, -1" [ResNet/net_hls.cc:129]   --->   Operation 752 'icmp' 'icmp_ln879_115' <Predicate = (!icmp_ln122)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 753 [1/1] (0.88ns)   --->   "%icmp_ln768_55 = icmp eq i4 %tmp_190, 0" [ResNet/net_hls.cc:129]   --->   Operation 753 'icmp' 'icmp_ln768_55' <Predicate = (!icmp_ln122)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%tmp_758 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_228, i32 19)" [ResNet/net_hls.cc:129]   --->   Operation 754 'bitselect' 'tmp_758' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%xor_ln779_55 = xor i1 %tmp_758, true" [ResNet/net_hls.cc:129]   --->   Operation 755 'xor' 'xor_ln779_55' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%and_ln779_1 = and i1 %icmp_ln879_114, %xor_ln779_55" [ResNet/net_hls.cc:129]   --->   Operation 756 'and' 'and_ln779_1' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%select_ln416_55 = select i1 %and_ln416_55, i1 %and_ln779_1, i1 %icmp_ln879_115" [ResNet/net_hls.cc:129]   --->   Operation 757 'select' 'select_ln416_55' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 758 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_1 = and i1 %tmp_757, %select_ln416_55" [ResNet/net_hls.cc:129]   --->   Operation 758 'and' 'and_ln786_1' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 759 [1/1] (0.00ns)   --->   "%sext_ln1116_16 = sext i12 %conv1_out_2_load to i23" [ResNet/net_hls.cc:129]   --->   Operation 759 'sext' 'sext_ln1116_16' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 760 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %conv1_out_2_load, i10 0)" [ResNet/net_hls.cc:129]   --->   Operation 760 'bitconcatenate' 'shl_ln1118_2' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 761 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i22 %shl_ln1118_2 to i23" [ResNet/net_hls.cc:129]   --->   Operation 761 'sext' 'sext_ln1118_16' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 762 [1/1] (1.08ns)   --->   "%sub_ln1118_2 = sub i23 %sext_ln1118_16, %sext_ln1116_16" [ResNet/net_hls.cc:129]   --->   Operation 762 'sub' 'sub_ln1118_2' <Predicate = (!icmp_ln122)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 763 [1/1] (0.00ns)   --->   "%trunc_ln1192_56 = trunc i23 %sub_ln1118_2 to i20" [ResNet/net_hls.cc:129]   --->   Operation 763 'trunc' 'trunc_ln1192_56' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 764 [1/1] (1.09ns)   --->   "%add_ln1192_149 = add i23 261888, %sub_ln1118_2" [ResNet/net_hls.cc:129]   --->   Operation 764 'add' 'add_ln1192_149' <Predicate = (!icmp_ln122)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 765 [1/1] (1.06ns)   --->   "%add_ln1192_229 = add i20 261888, %trunc_ln1192_56" [ResNet/net_hls.cc:129]   --->   Operation 765 'add' 'add_ln1192_229' <Predicate = (!icmp_ln122)> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 766 [1/1] (0.00ns)   --->   "%tmp_759 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_149, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 766 'bitselect' 'tmp_759' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 767 [1/1] (0.00ns)   --->   "%trunc_ln708_43 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_149, i32 7, i32 18)" [ResNet/net_hls.cc:129]   --->   Operation 767 'partselect' 'trunc_ln708_43' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_56)   --->   "%tmp_760 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_149, i32 18)" [ResNet/net_hls.cc:129]   --->   Operation 768 'bitselect' 'tmp_760' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_761 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_149, i32 6)" [ResNet/net_hls.cc:129]   --->   Operation 769 'bitselect' 'tmp_761' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 770 [1/1] (0.00ns)   --->   "%zext_ln415_56 = zext i1 %tmp_761 to i12" [ResNet/net_hls.cc:129]   --->   Operation 770 'zext' 'zext_ln415_56' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 771 [1/1] (0.96ns)   --->   "%add_ln415_56 = add i12 %zext_ln415_56, %trunc_ln708_43" [ResNet/net_hls.cc:129]   --->   Operation 771 'add' 'add_ln415_56' <Predicate = (!icmp_ln122)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_56)   --->   "%tmp_762 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_56, i32 11)" [ResNet/net_hls.cc:129]   --->   Operation 772 'bitselect' 'tmp_762' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_56)   --->   "%xor_ln416_56 = xor i1 %tmp_762, true" [ResNet/net_hls.cc:129]   --->   Operation 773 'xor' 'xor_ln416_56' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 774 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_56 = and i1 %tmp_760, %xor_ln416_56" [ResNet/net_hls.cc:129]   --->   Operation 774 'and' 'and_ln416_56' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 775 [1/1] (0.00ns)   --->   "%tmp_763 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_56, i32 11)" [ResNet/net_hls.cc:129]   --->   Operation 775 'bitselect' 'tmp_763' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 776 [1/1] (0.00ns)   --->   "%tmp_191 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_149, i32 20, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 776 'partselect' 'tmp_191' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 777 [1/1] (0.69ns)   --->   "%icmp_ln879_116 = icmp eq i3 %tmp_191, -1" [ResNet/net_hls.cc:129]   --->   Operation 777 'icmp' 'icmp_ln879_116' <Predicate = (!icmp_ln122)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 778 [1/1] (0.00ns)   --->   "%tmp_192 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_149, i32 19, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 778 'partselect' 'tmp_192' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 779 [1/1] (0.88ns)   --->   "%icmp_ln879_117 = icmp eq i4 %tmp_192, -1" [ResNet/net_hls.cc:129]   --->   Operation 779 'icmp' 'icmp_ln879_117' <Predicate = (!icmp_ln122)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 780 [1/1] (0.88ns)   --->   "%icmp_ln768_56 = icmp eq i4 %tmp_192, 0" [ResNet/net_hls.cc:129]   --->   Operation 780 'icmp' 'icmp_ln768_56' <Predicate = (!icmp_ln122)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%tmp_764 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_229, i32 19)" [ResNet/net_hls.cc:129]   --->   Operation 781 'bitselect' 'tmp_764' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%xor_ln779_56 = xor i1 %tmp_764, true" [ResNet/net_hls.cc:129]   --->   Operation 782 'xor' 'xor_ln779_56' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%and_ln779_2 = and i1 %icmp_ln879_116, %xor_ln779_56" [ResNet/net_hls.cc:129]   --->   Operation 783 'and' 'and_ln779_2' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%select_ln416_56 = select i1 %and_ln416_56, i1 %and_ln779_2, i1 %icmp_ln879_117" [ResNet/net_hls.cc:129]   --->   Operation 784 'select' 'select_ln416_56' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 785 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_2 = and i1 %tmp_763, %select_ln416_56" [ResNet/net_hls.cc:129]   --->   Operation 785 'and' 'and_ln786_2' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 786 [1/1] (0.00ns)   --->   "%sext_ln1116_17 = sext i12 %conv1_out_3_load to i23" [ResNet/net_hls.cc:129]   --->   Operation 786 'sext' 'sext_ln1116_17' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 787 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %conv1_out_3_load, i10 0)" [ResNet/net_hls.cc:129]   --->   Operation 787 'bitconcatenate' 'shl_ln1118_3' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 788 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i22 %shl_ln1118_3 to i23" [ResNet/net_hls.cc:129]   --->   Operation 788 'sext' 'sext_ln1118_17' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 789 [1/1] (1.08ns)   --->   "%sub_ln1118_3 = sub i23 %sext_ln1118_17, %sext_ln1116_17" [ResNet/net_hls.cc:129]   --->   Operation 789 'sub' 'sub_ln1118_3' <Predicate = (!icmp_ln122)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 790 [1/1] (0.00ns)   --->   "%trunc_ln1192_57 = trunc i23 %sub_ln1118_3 to i20" [ResNet/net_hls.cc:129]   --->   Operation 790 'trunc' 'trunc_ln1192_57' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 791 [1/1] (1.09ns)   --->   "%add_ln1192_150 = add i23 261888, %sub_ln1118_3" [ResNet/net_hls.cc:129]   --->   Operation 791 'add' 'add_ln1192_150' <Predicate = (!icmp_ln122)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 792 [1/1] (1.06ns)   --->   "%add_ln1192_230 = add i20 261888, %trunc_ln1192_57" [ResNet/net_hls.cc:129]   --->   Operation 792 'add' 'add_ln1192_230' <Predicate = (!icmp_ln122)> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 793 [1/1] (0.00ns)   --->   "%tmp_765 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_150, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 793 'bitselect' 'tmp_765' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 794 [1/1] (0.00ns)   --->   "%trunc_ln708_44 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_150, i32 7, i32 18)" [ResNet/net_hls.cc:129]   --->   Operation 794 'partselect' 'trunc_ln708_44' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_57)   --->   "%tmp_766 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_150, i32 18)" [ResNet/net_hls.cc:129]   --->   Operation 795 'bitselect' 'tmp_766' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 796 [1/1] (0.00ns)   --->   "%tmp_767 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_150, i32 6)" [ResNet/net_hls.cc:129]   --->   Operation 796 'bitselect' 'tmp_767' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 797 [1/1] (0.00ns)   --->   "%zext_ln415_57 = zext i1 %tmp_767 to i12" [ResNet/net_hls.cc:129]   --->   Operation 797 'zext' 'zext_ln415_57' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 798 [1/1] (0.96ns)   --->   "%add_ln415_57 = add i12 %zext_ln415_57, %trunc_ln708_44" [ResNet/net_hls.cc:129]   --->   Operation 798 'add' 'add_ln415_57' <Predicate = (!icmp_ln122)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_57)   --->   "%tmp_768 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_57, i32 11)" [ResNet/net_hls.cc:129]   --->   Operation 799 'bitselect' 'tmp_768' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_57)   --->   "%xor_ln416_57 = xor i1 %tmp_768, true" [ResNet/net_hls.cc:129]   --->   Operation 800 'xor' 'xor_ln416_57' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 801 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_57 = and i1 %tmp_766, %xor_ln416_57" [ResNet/net_hls.cc:129]   --->   Operation 801 'and' 'and_ln416_57' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 802 [1/1] (0.00ns)   --->   "%tmp_769 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_57, i32 11)" [ResNet/net_hls.cc:129]   --->   Operation 802 'bitselect' 'tmp_769' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 803 [1/1] (0.00ns)   --->   "%tmp_193 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_150, i32 20, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 803 'partselect' 'tmp_193' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 804 [1/1] (0.69ns)   --->   "%icmp_ln879_118 = icmp eq i3 %tmp_193, -1" [ResNet/net_hls.cc:129]   --->   Operation 804 'icmp' 'icmp_ln879_118' <Predicate = (!icmp_ln122)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 805 [1/1] (0.00ns)   --->   "%tmp_194 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_150, i32 19, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 805 'partselect' 'tmp_194' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 806 [1/1] (0.88ns)   --->   "%icmp_ln879_119 = icmp eq i4 %tmp_194, -1" [ResNet/net_hls.cc:129]   --->   Operation 806 'icmp' 'icmp_ln879_119' <Predicate = (!icmp_ln122)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 807 [1/1] (0.88ns)   --->   "%icmp_ln768_57 = icmp eq i4 %tmp_194, 0" [ResNet/net_hls.cc:129]   --->   Operation 807 'icmp' 'icmp_ln768_57' <Predicate = (!icmp_ln122)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%tmp_770 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_230, i32 19)" [ResNet/net_hls.cc:129]   --->   Operation 808 'bitselect' 'tmp_770' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%xor_ln779_57 = xor i1 %tmp_770, true" [ResNet/net_hls.cc:129]   --->   Operation 809 'xor' 'xor_ln779_57' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%and_ln779_3 = and i1 %icmp_ln879_118, %xor_ln779_57" [ResNet/net_hls.cc:129]   --->   Operation 810 'and' 'and_ln779_3' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%select_ln416_57 = select i1 %and_ln416_57, i1 %and_ln779_3, i1 %icmp_ln879_119" [ResNet/net_hls.cc:129]   --->   Operation 811 'select' 'select_ln416_57' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 812 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_3 = and i1 %tmp_769, %select_ln416_57" [ResNet/net_hls.cc:129]   --->   Operation 812 'and' 'and_ln786_3' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln1116_18 = sext i12 %conv1_out_4_load to i23" [ResNet/net_hls.cc:129]   --->   Operation 813 'sext' 'sext_ln1116_18' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 814 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %conv1_out_4_load, i10 0)" [ResNet/net_hls.cc:129]   --->   Operation 814 'bitconcatenate' 'shl_ln1118_4' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 815 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i22 %shl_ln1118_4 to i23" [ResNet/net_hls.cc:129]   --->   Operation 815 'sext' 'sext_ln1118_18' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 816 [1/1] (1.08ns)   --->   "%sub_ln1118_4 = sub i23 %sext_ln1118_18, %sext_ln1116_18" [ResNet/net_hls.cc:129]   --->   Operation 816 'sub' 'sub_ln1118_4' <Predicate = (!icmp_ln122)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 817 [1/1] (0.00ns)   --->   "%trunc_ln1192_58 = trunc i23 %sub_ln1118_4 to i20" [ResNet/net_hls.cc:129]   --->   Operation 817 'trunc' 'trunc_ln1192_58' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 818 [1/1] (1.09ns)   --->   "%add_ln1192_152 = add i23 261888, %sub_ln1118_4" [ResNet/net_hls.cc:129]   --->   Operation 818 'add' 'add_ln1192_152' <Predicate = (!icmp_ln122)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 819 [1/1] (1.06ns)   --->   "%add_ln1192_231 = add i20 261888, %trunc_ln1192_58" [ResNet/net_hls.cc:129]   --->   Operation 819 'add' 'add_ln1192_231' <Predicate = (!icmp_ln122)> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 820 [1/1] (0.00ns)   --->   "%tmp_771 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_152, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 820 'bitselect' 'tmp_771' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 821 [1/1] (0.00ns)   --->   "%trunc_ln708_45 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_152, i32 7, i32 18)" [ResNet/net_hls.cc:129]   --->   Operation 821 'partselect' 'trunc_ln708_45' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_58)   --->   "%tmp_772 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_152, i32 18)" [ResNet/net_hls.cc:129]   --->   Operation 822 'bitselect' 'tmp_772' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 823 [1/1] (0.00ns)   --->   "%tmp_773 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_152, i32 6)" [ResNet/net_hls.cc:129]   --->   Operation 823 'bitselect' 'tmp_773' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 824 [1/1] (0.00ns)   --->   "%zext_ln415_58 = zext i1 %tmp_773 to i12" [ResNet/net_hls.cc:129]   --->   Operation 824 'zext' 'zext_ln415_58' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 825 [1/1] (0.96ns)   --->   "%add_ln415_58 = add i12 %zext_ln415_58, %trunc_ln708_45" [ResNet/net_hls.cc:129]   --->   Operation 825 'add' 'add_ln415_58' <Predicate = (!icmp_ln122)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_58)   --->   "%tmp_774 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_58, i32 11)" [ResNet/net_hls.cc:129]   --->   Operation 826 'bitselect' 'tmp_774' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_58)   --->   "%xor_ln416_58 = xor i1 %tmp_774, true" [ResNet/net_hls.cc:129]   --->   Operation 827 'xor' 'xor_ln416_58' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 828 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_58 = and i1 %tmp_772, %xor_ln416_58" [ResNet/net_hls.cc:129]   --->   Operation 828 'and' 'and_ln416_58' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 829 [1/1] (0.00ns)   --->   "%tmp_775 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_58, i32 11)" [ResNet/net_hls.cc:129]   --->   Operation 829 'bitselect' 'tmp_775' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 830 [1/1] (0.00ns)   --->   "%tmp_195 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_152, i32 20, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 830 'partselect' 'tmp_195' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 831 [1/1] (0.69ns)   --->   "%icmp_ln879_120 = icmp eq i3 %tmp_195, -1" [ResNet/net_hls.cc:129]   --->   Operation 831 'icmp' 'icmp_ln879_120' <Predicate = (!icmp_ln122)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 832 [1/1] (0.00ns)   --->   "%tmp_196 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_152, i32 19, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 832 'partselect' 'tmp_196' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 833 [1/1] (0.88ns)   --->   "%icmp_ln879_121 = icmp eq i4 %tmp_196, -1" [ResNet/net_hls.cc:129]   --->   Operation 833 'icmp' 'icmp_ln879_121' <Predicate = (!icmp_ln122)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 834 [1/1] (0.88ns)   --->   "%icmp_ln768_58 = icmp eq i4 %tmp_196, 0" [ResNet/net_hls.cc:129]   --->   Operation 834 'icmp' 'icmp_ln768_58' <Predicate = (!icmp_ln122)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%tmp_776 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_231, i32 19)" [ResNet/net_hls.cc:129]   --->   Operation 835 'bitselect' 'tmp_776' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%xor_ln779_58 = xor i1 %tmp_776, true" [ResNet/net_hls.cc:129]   --->   Operation 836 'xor' 'xor_ln779_58' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%and_ln779_4 = and i1 %icmp_ln879_120, %xor_ln779_58" [ResNet/net_hls.cc:129]   --->   Operation 837 'and' 'and_ln779_4' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%select_ln416_58 = select i1 %and_ln416_58, i1 %and_ln779_4, i1 %icmp_ln879_121" [ResNet/net_hls.cc:129]   --->   Operation 838 'select' 'select_ln416_58' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 839 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_4 = and i1 %tmp_775, %select_ln416_58" [ResNet/net_hls.cc:129]   --->   Operation 839 'and' 'and_ln786_4' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 840 [1/1] (0.00ns)   --->   "%sext_ln1116_19 = sext i12 %conv1_out_5_load to i23" [ResNet/net_hls.cc:129]   --->   Operation 840 'sext' 'sext_ln1116_19' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 841 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %conv1_out_5_load, i10 0)" [ResNet/net_hls.cc:129]   --->   Operation 841 'bitconcatenate' 'shl_ln1118_5' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 842 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i22 %shl_ln1118_5 to i23" [ResNet/net_hls.cc:129]   --->   Operation 842 'sext' 'sext_ln1118_19' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 843 [1/1] (1.08ns)   --->   "%sub_ln1118_5 = sub i23 %sext_ln1118_19, %sext_ln1116_19" [ResNet/net_hls.cc:129]   --->   Operation 843 'sub' 'sub_ln1118_5' <Predicate = (!icmp_ln122)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 844 [1/1] (0.00ns)   --->   "%trunc_ln1192_59 = trunc i23 %sub_ln1118_5 to i20" [ResNet/net_hls.cc:129]   --->   Operation 844 'trunc' 'trunc_ln1192_59' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 845 [1/1] (1.09ns)   --->   "%add_ln1192_154 = add i23 261888, %sub_ln1118_5" [ResNet/net_hls.cc:129]   --->   Operation 845 'add' 'add_ln1192_154' <Predicate = (!icmp_ln122)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 846 [1/1] (1.06ns)   --->   "%add_ln1192_232 = add i20 261888, %trunc_ln1192_59" [ResNet/net_hls.cc:129]   --->   Operation 846 'add' 'add_ln1192_232' <Predicate = (!icmp_ln122)> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_777 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_154, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 847 'bitselect' 'tmp_777' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 848 [1/1] (0.00ns)   --->   "%trunc_ln708_46 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_154, i32 7, i32 18)" [ResNet/net_hls.cc:129]   --->   Operation 848 'partselect' 'trunc_ln708_46' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_59)   --->   "%tmp_778 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_154, i32 18)" [ResNet/net_hls.cc:129]   --->   Operation 849 'bitselect' 'tmp_778' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 850 [1/1] (0.00ns)   --->   "%tmp_779 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_154, i32 6)" [ResNet/net_hls.cc:129]   --->   Operation 850 'bitselect' 'tmp_779' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 851 [1/1] (0.00ns)   --->   "%zext_ln415_59 = zext i1 %tmp_779 to i12" [ResNet/net_hls.cc:129]   --->   Operation 851 'zext' 'zext_ln415_59' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 852 [1/1] (0.96ns)   --->   "%add_ln415_59 = add i12 %zext_ln415_59, %trunc_ln708_46" [ResNet/net_hls.cc:129]   --->   Operation 852 'add' 'add_ln415_59' <Predicate = (!icmp_ln122)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_59)   --->   "%tmp_780 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_59, i32 11)" [ResNet/net_hls.cc:129]   --->   Operation 853 'bitselect' 'tmp_780' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_59)   --->   "%xor_ln416_59 = xor i1 %tmp_780, true" [ResNet/net_hls.cc:129]   --->   Operation 854 'xor' 'xor_ln416_59' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 855 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_59 = and i1 %tmp_778, %xor_ln416_59" [ResNet/net_hls.cc:129]   --->   Operation 855 'and' 'and_ln416_59' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_781 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_59, i32 11)" [ResNet/net_hls.cc:129]   --->   Operation 856 'bitselect' 'tmp_781' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 857 [1/1] (0.00ns)   --->   "%tmp_197 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_154, i32 20, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 857 'partselect' 'tmp_197' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 858 [1/1] (0.69ns)   --->   "%icmp_ln879_122 = icmp eq i3 %tmp_197, -1" [ResNet/net_hls.cc:129]   --->   Operation 858 'icmp' 'icmp_ln879_122' <Predicate = (!icmp_ln122)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 859 [1/1] (0.00ns)   --->   "%tmp_198 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_154, i32 19, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 859 'partselect' 'tmp_198' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 860 [1/1] (0.88ns)   --->   "%icmp_ln879_123 = icmp eq i4 %tmp_198, -1" [ResNet/net_hls.cc:129]   --->   Operation 860 'icmp' 'icmp_ln879_123' <Predicate = (!icmp_ln122)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 861 [1/1] (0.88ns)   --->   "%icmp_ln768_59 = icmp eq i4 %tmp_198, 0" [ResNet/net_hls.cc:129]   --->   Operation 861 'icmp' 'icmp_ln768_59' <Predicate = (!icmp_ln122)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%tmp_782 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_232, i32 19)" [ResNet/net_hls.cc:129]   --->   Operation 862 'bitselect' 'tmp_782' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%xor_ln779_59 = xor i1 %tmp_782, true" [ResNet/net_hls.cc:129]   --->   Operation 863 'xor' 'xor_ln779_59' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%and_ln779_5 = and i1 %icmp_ln879_122, %xor_ln779_59" [ResNet/net_hls.cc:129]   --->   Operation 864 'and' 'and_ln779_5' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%select_ln416_59 = select i1 %and_ln416_59, i1 %and_ln779_5, i1 %icmp_ln879_123" [ResNet/net_hls.cc:129]   --->   Operation 865 'select' 'select_ln416_59' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 866 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_5 = and i1 %tmp_781, %select_ln416_59" [ResNet/net_hls.cc:129]   --->   Operation 866 'and' 'and_ln786_5' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 867 [1/1] (0.00ns)   --->   "%sext_ln1116_20 = sext i12 %conv1_out_6_load to i23" [ResNet/net_hls.cc:129]   --->   Operation 867 'sext' 'sext_ln1116_20' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 868 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %conv1_out_6_load, i10 0)" [ResNet/net_hls.cc:129]   --->   Operation 868 'bitconcatenate' 'shl_ln1118_6' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i22 %shl_ln1118_6 to i23" [ResNet/net_hls.cc:129]   --->   Operation 869 'sext' 'sext_ln1118_20' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 870 [1/1] (1.08ns)   --->   "%sub_ln1118_6 = sub i23 %sext_ln1118_20, %sext_ln1116_20" [ResNet/net_hls.cc:129]   --->   Operation 870 'sub' 'sub_ln1118_6' <Predicate = (!icmp_ln122)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 871 [1/1] (0.00ns)   --->   "%trunc_ln1192_60 = trunc i23 %sub_ln1118_6 to i20" [ResNet/net_hls.cc:129]   --->   Operation 871 'trunc' 'trunc_ln1192_60' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 872 [1/1] (1.09ns)   --->   "%add_ln1192_157 = add i23 261888, %sub_ln1118_6" [ResNet/net_hls.cc:129]   --->   Operation 872 'add' 'add_ln1192_157' <Predicate = (!icmp_ln122)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 873 [1/1] (1.06ns)   --->   "%add_ln1192_233 = add i20 261888, %trunc_ln1192_60" [ResNet/net_hls.cc:129]   --->   Operation 873 'add' 'add_ln1192_233' <Predicate = (!icmp_ln122)> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 874 [1/1] (0.00ns)   --->   "%tmp_783 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_157, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 874 'bitselect' 'tmp_783' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 875 [1/1] (0.00ns)   --->   "%trunc_ln708_47 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_157, i32 7, i32 18)" [ResNet/net_hls.cc:129]   --->   Operation 875 'partselect' 'trunc_ln708_47' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_60)   --->   "%tmp_784 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_157, i32 18)" [ResNet/net_hls.cc:129]   --->   Operation 876 'bitselect' 'tmp_784' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 877 [1/1] (0.00ns)   --->   "%tmp_785 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_157, i32 6)" [ResNet/net_hls.cc:129]   --->   Operation 877 'bitselect' 'tmp_785' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 878 [1/1] (0.00ns)   --->   "%zext_ln415_60 = zext i1 %tmp_785 to i12" [ResNet/net_hls.cc:129]   --->   Operation 878 'zext' 'zext_ln415_60' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 879 [1/1] (0.96ns)   --->   "%add_ln415_60 = add i12 %zext_ln415_60, %trunc_ln708_47" [ResNet/net_hls.cc:129]   --->   Operation 879 'add' 'add_ln415_60' <Predicate = (!icmp_ln122)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_60)   --->   "%tmp_786 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_60, i32 11)" [ResNet/net_hls.cc:129]   --->   Operation 880 'bitselect' 'tmp_786' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_60)   --->   "%xor_ln416_60 = xor i1 %tmp_786, true" [ResNet/net_hls.cc:129]   --->   Operation 881 'xor' 'xor_ln416_60' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 882 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_60 = and i1 %tmp_784, %xor_ln416_60" [ResNet/net_hls.cc:129]   --->   Operation 882 'and' 'and_ln416_60' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 883 [1/1] (0.00ns)   --->   "%tmp_787 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_60, i32 11)" [ResNet/net_hls.cc:129]   --->   Operation 883 'bitselect' 'tmp_787' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 884 [1/1] (0.00ns)   --->   "%tmp_199 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_157, i32 20, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 884 'partselect' 'tmp_199' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 885 [1/1] (0.69ns)   --->   "%icmp_ln879_124 = icmp eq i3 %tmp_199, -1" [ResNet/net_hls.cc:129]   --->   Operation 885 'icmp' 'icmp_ln879_124' <Predicate = (!icmp_ln122)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 886 [1/1] (0.00ns)   --->   "%tmp_200 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_157, i32 19, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 886 'partselect' 'tmp_200' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 887 [1/1] (0.88ns)   --->   "%icmp_ln879_125 = icmp eq i4 %tmp_200, -1" [ResNet/net_hls.cc:129]   --->   Operation 887 'icmp' 'icmp_ln879_125' <Predicate = (!icmp_ln122)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 888 [1/1] (0.88ns)   --->   "%icmp_ln768_60 = icmp eq i4 %tmp_200, 0" [ResNet/net_hls.cc:129]   --->   Operation 888 'icmp' 'icmp_ln768_60' <Predicate = (!icmp_ln122)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%tmp_788 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_233, i32 19)" [ResNet/net_hls.cc:129]   --->   Operation 889 'bitselect' 'tmp_788' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%xor_ln779_60 = xor i1 %tmp_788, true" [ResNet/net_hls.cc:129]   --->   Operation 890 'xor' 'xor_ln779_60' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%and_ln779_6 = and i1 %icmp_ln879_124, %xor_ln779_60" [ResNet/net_hls.cc:129]   --->   Operation 891 'and' 'and_ln779_6' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%select_ln416_60 = select i1 %and_ln416_60, i1 %and_ln779_6, i1 %icmp_ln879_125" [ResNet/net_hls.cc:129]   --->   Operation 892 'select' 'select_ln416_60' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 893 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_6 = and i1 %tmp_787, %select_ln416_60" [ResNet/net_hls.cc:129]   --->   Operation 893 'and' 'and_ln786_6' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 894 [1/1] (0.00ns)   --->   "%sext_ln1116_21 = sext i12 %conv1_out_7_load to i23" [ResNet/net_hls.cc:129]   --->   Operation 894 'sext' 'sext_ln1116_21' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 895 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %conv1_out_7_load, i10 0)" [ResNet/net_hls.cc:129]   --->   Operation 895 'bitconcatenate' 'shl_ln1118_7' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 896 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i22 %shl_ln1118_7 to i23" [ResNet/net_hls.cc:129]   --->   Operation 896 'sext' 'sext_ln1118_21' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 897 [1/1] (1.08ns)   --->   "%sub_ln1118_7 = sub i23 %sext_ln1118_21, %sext_ln1116_21" [ResNet/net_hls.cc:129]   --->   Operation 897 'sub' 'sub_ln1118_7' <Predicate = (!icmp_ln122)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 898 [1/1] (0.00ns)   --->   "%trunc_ln1192_61 = trunc i23 %sub_ln1118_7 to i20" [ResNet/net_hls.cc:129]   --->   Operation 898 'trunc' 'trunc_ln1192_61' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 899 [1/1] (1.09ns)   --->   "%add_ln1192_159 = add i23 261888, %sub_ln1118_7" [ResNet/net_hls.cc:129]   --->   Operation 899 'add' 'add_ln1192_159' <Predicate = (!icmp_ln122)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 900 [1/1] (1.06ns)   --->   "%add_ln1192_234 = add i20 261888, %trunc_ln1192_61" [ResNet/net_hls.cc:129]   --->   Operation 900 'add' 'add_ln1192_234' <Predicate = (!icmp_ln122)> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 901 [1/1] (0.00ns)   --->   "%tmp_789 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_159, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 901 'bitselect' 'tmp_789' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 902 [1/1] (0.00ns)   --->   "%trunc_ln708_48 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_159, i32 7, i32 18)" [ResNet/net_hls.cc:129]   --->   Operation 902 'partselect' 'trunc_ln708_48' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_61)   --->   "%tmp_790 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_159, i32 18)" [ResNet/net_hls.cc:129]   --->   Operation 903 'bitselect' 'tmp_790' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 904 [1/1] (0.00ns)   --->   "%tmp_791 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_159, i32 6)" [ResNet/net_hls.cc:129]   --->   Operation 904 'bitselect' 'tmp_791' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 905 [1/1] (0.00ns)   --->   "%zext_ln415_61 = zext i1 %tmp_791 to i12" [ResNet/net_hls.cc:129]   --->   Operation 905 'zext' 'zext_ln415_61' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 906 [1/1] (0.96ns)   --->   "%add_ln415_61 = add i12 %zext_ln415_61, %trunc_ln708_48" [ResNet/net_hls.cc:129]   --->   Operation 906 'add' 'add_ln415_61' <Predicate = (!icmp_ln122)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_61)   --->   "%tmp_792 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_61, i32 11)" [ResNet/net_hls.cc:129]   --->   Operation 907 'bitselect' 'tmp_792' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_61)   --->   "%xor_ln416_61 = xor i1 %tmp_792, true" [ResNet/net_hls.cc:129]   --->   Operation 908 'xor' 'xor_ln416_61' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 909 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_61 = and i1 %tmp_790, %xor_ln416_61" [ResNet/net_hls.cc:129]   --->   Operation 909 'and' 'and_ln416_61' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 910 [1/1] (0.00ns)   --->   "%tmp_793 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_61, i32 11)" [ResNet/net_hls.cc:129]   --->   Operation 910 'bitselect' 'tmp_793' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 911 [1/1] (0.00ns)   --->   "%tmp_201 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_159, i32 20, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 911 'partselect' 'tmp_201' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 912 [1/1] (0.69ns)   --->   "%icmp_ln879_126 = icmp eq i3 %tmp_201, -1" [ResNet/net_hls.cc:129]   --->   Operation 912 'icmp' 'icmp_ln879_126' <Predicate = (!icmp_ln122)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 913 [1/1] (0.00ns)   --->   "%tmp_202 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_159, i32 19, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 913 'partselect' 'tmp_202' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 914 [1/1] (0.88ns)   --->   "%icmp_ln879_127 = icmp eq i4 %tmp_202, -1" [ResNet/net_hls.cc:129]   --->   Operation 914 'icmp' 'icmp_ln879_127' <Predicate = (!icmp_ln122)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 915 [1/1] (0.88ns)   --->   "%icmp_ln768_61 = icmp eq i4 %tmp_202, 0" [ResNet/net_hls.cc:129]   --->   Operation 915 'icmp' 'icmp_ln768_61' <Predicate = (!icmp_ln122)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%tmp_794 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_234, i32 19)" [ResNet/net_hls.cc:129]   --->   Operation 916 'bitselect' 'tmp_794' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%xor_ln779_61 = xor i1 %tmp_794, true" [ResNet/net_hls.cc:129]   --->   Operation 917 'xor' 'xor_ln779_61' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%and_ln779_7 = and i1 %icmp_ln879_126, %xor_ln779_61" [ResNet/net_hls.cc:129]   --->   Operation 918 'and' 'and_ln779_7' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%select_ln416_61 = select i1 %and_ln416_61, i1 %and_ln779_7, i1 %icmp_ln879_127" [ResNet/net_hls.cc:129]   --->   Operation 919 'select' 'select_ln416_61' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 920 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_7 = and i1 %tmp_793, %select_ln416_61" [ResNet/net_hls.cc:129]   --->   Operation 920 'and' 'and_ln786_7' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 921 [1/1] (0.00ns)   --->   "%sext_ln1116_22 = sext i12 %conv1_out_8_load to i23" [ResNet/net_hls.cc:129]   --->   Operation 921 'sext' 'sext_ln1116_22' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 922 [1/1] (0.00ns)   --->   "%shl_ln1118_8 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %conv1_out_8_load, i10 0)" [ResNet/net_hls.cc:129]   --->   Operation 922 'bitconcatenate' 'shl_ln1118_8' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 923 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i22 %shl_ln1118_8 to i23" [ResNet/net_hls.cc:129]   --->   Operation 923 'sext' 'sext_ln1118_22' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 924 [1/1] (1.08ns)   --->   "%sub_ln1118_8 = sub i23 %sext_ln1118_22, %sext_ln1116_22" [ResNet/net_hls.cc:129]   --->   Operation 924 'sub' 'sub_ln1118_8' <Predicate = (!icmp_ln122)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 925 [1/1] (0.00ns)   --->   "%trunc_ln1192_62 = trunc i23 %sub_ln1118_8 to i20" [ResNet/net_hls.cc:129]   --->   Operation 925 'trunc' 'trunc_ln1192_62' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 926 [1/1] (1.09ns)   --->   "%add_ln1192_161 = add i23 261888, %sub_ln1118_8" [ResNet/net_hls.cc:129]   --->   Operation 926 'add' 'add_ln1192_161' <Predicate = (!icmp_ln122)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 927 [1/1] (1.06ns)   --->   "%add_ln1192_235 = add i20 261888, %trunc_ln1192_62" [ResNet/net_hls.cc:129]   --->   Operation 927 'add' 'add_ln1192_235' <Predicate = (!icmp_ln122)> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 928 [1/1] (0.00ns)   --->   "%tmp_795 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_161, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 928 'bitselect' 'tmp_795' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 929 [1/1] (0.00ns)   --->   "%trunc_ln708_49 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_161, i32 7, i32 18)" [ResNet/net_hls.cc:129]   --->   Operation 929 'partselect' 'trunc_ln708_49' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_62)   --->   "%tmp_796 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_161, i32 18)" [ResNet/net_hls.cc:129]   --->   Operation 930 'bitselect' 'tmp_796' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 931 [1/1] (0.00ns)   --->   "%tmp_797 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_161, i32 6)" [ResNet/net_hls.cc:129]   --->   Operation 931 'bitselect' 'tmp_797' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 932 [1/1] (0.00ns)   --->   "%zext_ln415_62 = zext i1 %tmp_797 to i12" [ResNet/net_hls.cc:129]   --->   Operation 932 'zext' 'zext_ln415_62' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 933 [1/1] (0.96ns)   --->   "%add_ln415_62 = add i12 %zext_ln415_62, %trunc_ln708_49" [ResNet/net_hls.cc:129]   --->   Operation 933 'add' 'add_ln415_62' <Predicate = (!icmp_ln122)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_62)   --->   "%tmp_798 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_62, i32 11)" [ResNet/net_hls.cc:129]   --->   Operation 934 'bitselect' 'tmp_798' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_62)   --->   "%xor_ln416_62 = xor i1 %tmp_798, true" [ResNet/net_hls.cc:129]   --->   Operation 935 'xor' 'xor_ln416_62' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 936 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_62 = and i1 %tmp_796, %xor_ln416_62" [ResNet/net_hls.cc:129]   --->   Operation 936 'and' 'and_ln416_62' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 937 [1/1] (0.00ns)   --->   "%tmp_799 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_62, i32 11)" [ResNet/net_hls.cc:129]   --->   Operation 937 'bitselect' 'tmp_799' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 938 [1/1] (0.00ns)   --->   "%tmp_203 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_161, i32 20, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 938 'partselect' 'tmp_203' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 939 [1/1] (0.69ns)   --->   "%icmp_ln879_128 = icmp eq i3 %tmp_203, -1" [ResNet/net_hls.cc:129]   --->   Operation 939 'icmp' 'icmp_ln879_128' <Predicate = (!icmp_ln122)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 940 [1/1] (0.00ns)   --->   "%tmp_204 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_161, i32 19, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 940 'partselect' 'tmp_204' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 941 [1/1] (0.88ns)   --->   "%icmp_ln879_129 = icmp eq i4 %tmp_204, -1" [ResNet/net_hls.cc:129]   --->   Operation 941 'icmp' 'icmp_ln879_129' <Predicate = (!icmp_ln122)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 942 [1/1] (0.88ns)   --->   "%icmp_ln768_62 = icmp eq i4 %tmp_204, 0" [ResNet/net_hls.cc:129]   --->   Operation 942 'icmp' 'icmp_ln768_62' <Predicate = (!icmp_ln122)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%tmp_800 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_235, i32 19)" [ResNet/net_hls.cc:129]   --->   Operation 943 'bitselect' 'tmp_800' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%xor_ln779_62 = xor i1 %tmp_800, true" [ResNet/net_hls.cc:129]   --->   Operation 944 'xor' 'xor_ln779_62' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%and_ln779_8 = and i1 %icmp_ln879_128, %xor_ln779_62" [ResNet/net_hls.cc:129]   --->   Operation 945 'and' 'and_ln779_8' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%select_ln416_62 = select i1 %and_ln416_62, i1 %and_ln779_8, i1 %icmp_ln879_129" [ResNet/net_hls.cc:129]   --->   Operation 946 'select' 'select_ln416_62' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 947 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_8 = and i1 %tmp_799, %select_ln416_62" [ResNet/net_hls.cc:129]   --->   Operation 947 'and' 'and_ln786_8' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 948 [1/1] (0.00ns)   --->   "%sext_ln1116_23 = sext i12 %conv1_out_9_load to i23" [ResNet/net_hls.cc:129]   --->   Operation 948 'sext' 'sext_ln1116_23' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 949 [1/1] (0.00ns)   --->   "%shl_ln1118_9 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %conv1_out_9_load, i10 0)" [ResNet/net_hls.cc:129]   --->   Operation 949 'bitconcatenate' 'shl_ln1118_9' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 950 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i22 %shl_ln1118_9 to i23" [ResNet/net_hls.cc:129]   --->   Operation 950 'sext' 'sext_ln1118_23' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 951 [1/1] (1.08ns)   --->   "%sub_ln1118_9 = sub i23 %sext_ln1118_23, %sext_ln1116_23" [ResNet/net_hls.cc:129]   --->   Operation 951 'sub' 'sub_ln1118_9' <Predicate = (!icmp_ln122)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 952 [1/1] (0.00ns)   --->   "%trunc_ln1192_63 = trunc i23 %sub_ln1118_9 to i20" [ResNet/net_hls.cc:129]   --->   Operation 952 'trunc' 'trunc_ln1192_63' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 953 [1/1] (1.09ns)   --->   "%add_ln1192_164 = add i23 261888, %sub_ln1118_9" [ResNet/net_hls.cc:129]   --->   Operation 953 'add' 'add_ln1192_164' <Predicate = (!icmp_ln122)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 954 [1/1] (1.06ns)   --->   "%add_ln1192_236 = add i20 261888, %trunc_ln1192_63" [ResNet/net_hls.cc:129]   --->   Operation 954 'add' 'add_ln1192_236' <Predicate = (!icmp_ln122)> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 955 [1/1] (0.00ns)   --->   "%tmp_801 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_164, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 955 'bitselect' 'tmp_801' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 956 [1/1] (0.00ns)   --->   "%trunc_ln708_50 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_164, i32 7, i32 18)" [ResNet/net_hls.cc:129]   --->   Operation 956 'partselect' 'trunc_ln708_50' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_63)   --->   "%tmp_802 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_164, i32 18)" [ResNet/net_hls.cc:129]   --->   Operation 957 'bitselect' 'tmp_802' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 958 [1/1] (0.00ns)   --->   "%tmp_803 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_164, i32 6)" [ResNet/net_hls.cc:129]   --->   Operation 958 'bitselect' 'tmp_803' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 959 [1/1] (0.00ns)   --->   "%zext_ln415_63 = zext i1 %tmp_803 to i12" [ResNet/net_hls.cc:129]   --->   Operation 959 'zext' 'zext_ln415_63' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 960 [1/1] (0.96ns)   --->   "%add_ln415_63 = add i12 %zext_ln415_63, %trunc_ln708_50" [ResNet/net_hls.cc:129]   --->   Operation 960 'add' 'add_ln415_63' <Predicate = (!icmp_ln122)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_63)   --->   "%tmp_804 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_63, i32 11)" [ResNet/net_hls.cc:129]   --->   Operation 961 'bitselect' 'tmp_804' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_63)   --->   "%xor_ln416_63 = xor i1 %tmp_804, true" [ResNet/net_hls.cc:129]   --->   Operation 962 'xor' 'xor_ln416_63' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 963 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_63 = and i1 %tmp_802, %xor_ln416_63" [ResNet/net_hls.cc:129]   --->   Operation 963 'and' 'and_ln416_63' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 964 [1/1] (0.00ns)   --->   "%tmp_805 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_63, i32 11)" [ResNet/net_hls.cc:129]   --->   Operation 964 'bitselect' 'tmp_805' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 965 [1/1] (0.00ns)   --->   "%tmp_205 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_164, i32 20, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 965 'partselect' 'tmp_205' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 966 [1/1] (0.69ns)   --->   "%icmp_ln879_130 = icmp eq i3 %tmp_205, -1" [ResNet/net_hls.cc:129]   --->   Operation 966 'icmp' 'icmp_ln879_130' <Predicate = (!icmp_ln122)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 967 [1/1] (0.00ns)   --->   "%tmp_206 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_164, i32 19, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 967 'partselect' 'tmp_206' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 968 [1/1] (0.88ns)   --->   "%icmp_ln879_131 = icmp eq i4 %tmp_206, -1" [ResNet/net_hls.cc:129]   --->   Operation 968 'icmp' 'icmp_ln879_131' <Predicate = (!icmp_ln122)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 969 [1/1] (0.88ns)   --->   "%icmp_ln768_63 = icmp eq i4 %tmp_206, 0" [ResNet/net_hls.cc:129]   --->   Operation 969 'icmp' 'icmp_ln768_63' <Predicate = (!icmp_ln122)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%tmp_806 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_236, i32 19)" [ResNet/net_hls.cc:129]   --->   Operation 970 'bitselect' 'tmp_806' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%xor_ln779_63 = xor i1 %tmp_806, true" [ResNet/net_hls.cc:129]   --->   Operation 971 'xor' 'xor_ln779_63' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%and_ln779_9 = and i1 %icmp_ln879_130, %xor_ln779_63" [ResNet/net_hls.cc:129]   --->   Operation 972 'and' 'and_ln779_9' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%select_ln416_63 = select i1 %and_ln416_63, i1 %and_ln779_9, i1 %icmp_ln879_131" [ResNet/net_hls.cc:129]   --->   Operation 973 'select' 'select_ln416_63' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 974 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_9 = and i1 %tmp_805, %select_ln416_63" [ResNet/net_hls.cc:129]   --->   Operation 974 'and' 'and_ln786_9' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 975 [1/1] (0.00ns)   --->   "%sext_ln1116_24 = sext i12 %conv1_out_10_load to i23" [ResNet/net_hls.cc:129]   --->   Operation 975 'sext' 'sext_ln1116_24' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 976 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %conv1_out_10_load, i10 0)" [ResNet/net_hls.cc:129]   --->   Operation 976 'bitconcatenate' 'shl_ln1118_s' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 977 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i22 %shl_ln1118_s to i23" [ResNet/net_hls.cc:129]   --->   Operation 977 'sext' 'sext_ln1118_24' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 978 [1/1] (1.08ns)   --->   "%sub_ln1118_10 = sub i23 %sext_ln1118_24, %sext_ln1116_24" [ResNet/net_hls.cc:129]   --->   Operation 978 'sub' 'sub_ln1118_10' <Predicate = (!icmp_ln122)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 979 [1/1] (0.00ns)   --->   "%trunc_ln1192_64 = trunc i23 %sub_ln1118_10 to i20" [ResNet/net_hls.cc:129]   --->   Operation 979 'trunc' 'trunc_ln1192_64' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 980 [1/1] (1.09ns)   --->   "%add_ln1192_166 = add i23 261888, %sub_ln1118_10" [ResNet/net_hls.cc:129]   --->   Operation 980 'add' 'add_ln1192_166' <Predicate = (!icmp_ln122)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 981 [1/1] (1.06ns)   --->   "%add_ln1192_237 = add i20 261888, %trunc_ln1192_64" [ResNet/net_hls.cc:129]   --->   Operation 981 'add' 'add_ln1192_237' <Predicate = (!icmp_ln122)> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 982 [1/1] (0.00ns)   --->   "%tmp_807 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_166, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 982 'bitselect' 'tmp_807' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 983 [1/1] (0.00ns)   --->   "%trunc_ln708_51 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_166, i32 7, i32 18)" [ResNet/net_hls.cc:129]   --->   Operation 983 'partselect' 'trunc_ln708_51' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_64)   --->   "%tmp_808 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_166, i32 18)" [ResNet/net_hls.cc:129]   --->   Operation 984 'bitselect' 'tmp_808' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 985 [1/1] (0.00ns)   --->   "%tmp_809 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_166, i32 6)" [ResNet/net_hls.cc:129]   --->   Operation 985 'bitselect' 'tmp_809' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 986 [1/1] (0.00ns)   --->   "%zext_ln415_64 = zext i1 %tmp_809 to i12" [ResNet/net_hls.cc:129]   --->   Operation 986 'zext' 'zext_ln415_64' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 987 [1/1] (0.96ns)   --->   "%add_ln415_64 = add i12 %zext_ln415_64, %trunc_ln708_51" [ResNet/net_hls.cc:129]   --->   Operation 987 'add' 'add_ln415_64' <Predicate = (!icmp_ln122)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_64)   --->   "%tmp_810 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_64, i32 11)" [ResNet/net_hls.cc:129]   --->   Operation 988 'bitselect' 'tmp_810' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_64)   --->   "%xor_ln416_64 = xor i1 %tmp_810, true" [ResNet/net_hls.cc:129]   --->   Operation 989 'xor' 'xor_ln416_64' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 990 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_64 = and i1 %tmp_808, %xor_ln416_64" [ResNet/net_hls.cc:129]   --->   Operation 990 'and' 'and_ln416_64' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 991 [1/1] (0.00ns)   --->   "%tmp_811 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_64, i32 11)" [ResNet/net_hls.cc:129]   --->   Operation 991 'bitselect' 'tmp_811' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 992 [1/1] (0.00ns)   --->   "%tmp_207 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_166, i32 20, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 992 'partselect' 'tmp_207' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 993 [1/1] (0.69ns)   --->   "%icmp_ln879_132 = icmp eq i3 %tmp_207, -1" [ResNet/net_hls.cc:129]   --->   Operation 993 'icmp' 'icmp_ln879_132' <Predicate = (!icmp_ln122)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 994 [1/1] (0.00ns)   --->   "%tmp_208 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_166, i32 19, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 994 'partselect' 'tmp_208' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 995 [1/1] (0.88ns)   --->   "%icmp_ln879_133 = icmp eq i4 %tmp_208, -1" [ResNet/net_hls.cc:129]   --->   Operation 995 'icmp' 'icmp_ln879_133' <Predicate = (!icmp_ln122)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 996 [1/1] (0.88ns)   --->   "%icmp_ln768_64 = icmp eq i4 %tmp_208, 0" [ResNet/net_hls.cc:129]   --->   Operation 996 'icmp' 'icmp_ln768_64' <Predicate = (!icmp_ln122)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%tmp_812 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_237, i32 19)" [ResNet/net_hls.cc:129]   --->   Operation 997 'bitselect' 'tmp_812' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%xor_ln779_64 = xor i1 %tmp_812, true" [ResNet/net_hls.cc:129]   --->   Operation 998 'xor' 'xor_ln779_64' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%and_ln779_10 = and i1 %icmp_ln879_132, %xor_ln779_64" [ResNet/net_hls.cc:129]   --->   Operation 999 'and' 'and_ln779_10' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%select_ln416_64 = select i1 %and_ln416_64, i1 %and_ln779_10, i1 %icmp_ln879_133" [ResNet/net_hls.cc:129]   --->   Operation 1000 'select' 'select_ln416_64' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1001 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_10 = and i1 %tmp_811, %select_ln416_64" [ResNet/net_hls.cc:129]   --->   Operation 1001 'and' 'and_ln786_10' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1002 [1/1] (0.00ns)   --->   "%sext_ln1116_25 = sext i12 %conv1_out_11_load to i23" [ResNet/net_hls.cc:129]   --->   Operation 1002 'sext' 'sext_ln1116_25' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1003 [1/1] (0.00ns)   --->   "%shl_ln1118_10 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %conv1_out_11_load, i10 0)" [ResNet/net_hls.cc:129]   --->   Operation 1003 'bitconcatenate' 'shl_ln1118_10' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1004 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i22 %shl_ln1118_10 to i23" [ResNet/net_hls.cc:129]   --->   Operation 1004 'sext' 'sext_ln1118_25' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1005 [1/1] (1.08ns)   --->   "%sub_ln1118_11 = sub i23 %sext_ln1118_25, %sext_ln1116_25" [ResNet/net_hls.cc:129]   --->   Operation 1005 'sub' 'sub_ln1118_11' <Predicate = (!icmp_ln122)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1006 [1/1] (0.00ns)   --->   "%trunc_ln1192_65 = trunc i23 %sub_ln1118_11 to i20" [ResNet/net_hls.cc:129]   --->   Operation 1006 'trunc' 'trunc_ln1192_65' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1007 [1/1] (1.09ns)   --->   "%add_ln1192_168 = add i23 261888, %sub_ln1118_11" [ResNet/net_hls.cc:129]   --->   Operation 1007 'add' 'add_ln1192_168' <Predicate = (!icmp_ln122)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1008 [1/1] (1.06ns)   --->   "%add_ln1192_238 = add i20 261888, %trunc_ln1192_65" [ResNet/net_hls.cc:129]   --->   Operation 1008 'add' 'add_ln1192_238' <Predicate = (!icmp_ln122)> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1009 [1/1] (0.00ns)   --->   "%tmp_813 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_168, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 1009 'bitselect' 'tmp_813' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1010 [1/1] (0.00ns)   --->   "%trunc_ln708_52 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_168, i32 7, i32 18)" [ResNet/net_hls.cc:129]   --->   Operation 1010 'partselect' 'trunc_ln708_52' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_65)   --->   "%tmp_814 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_168, i32 18)" [ResNet/net_hls.cc:129]   --->   Operation 1011 'bitselect' 'tmp_814' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1012 [1/1] (0.00ns)   --->   "%tmp_815 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_168, i32 6)" [ResNet/net_hls.cc:129]   --->   Operation 1012 'bitselect' 'tmp_815' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1013 [1/1] (0.00ns)   --->   "%zext_ln415_65 = zext i1 %tmp_815 to i12" [ResNet/net_hls.cc:129]   --->   Operation 1013 'zext' 'zext_ln415_65' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1014 [1/1] (0.96ns)   --->   "%add_ln415_65 = add i12 %zext_ln415_65, %trunc_ln708_52" [ResNet/net_hls.cc:129]   --->   Operation 1014 'add' 'add_ln415_65' <Predicate = (!icmp_ln122)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_65)   --->   "%tmp_816 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_65, i32 11)" [ResNet/net_hls.cc:129]   --->   Operation 1015 'bitselect' 'tmp_816' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_65)   --->   "%xor_ln416_65 = xor i1 %tmp_816, true" [ResNet/net_hls.cc:129]   --->   Operation 1016 'xor' 'xor_ln416_65' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1017 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_65 = and i1 %tmp_814, %xor_ln416_65" [ResNet/net_hls.cc:129]   --->   Operation 1017 'and' 'and_ln416_65' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1018 [1/1] (0.00ns)   --->   "%tmp_817 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_65, i32 11)" [ResNet/net_hls.cc:129]   --->   Operation 1018 'bitselect' 'tmp_817' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1019 [1/1] (0.00ns)   --->   "%tmp_209 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_168, i32 20, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 1019 'partselect' 'tmp_209' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1020 [1/1] (0.69ns)   --->   "%icmp_ln879_134 = icmp eq i3 %tmp_209, -1" [ResNet/net_hls.cc:129]   --->   Operation 1020 'icmp' 'icmp_ln879_134' <Predicate = (!icmp_ln122)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1021 [1/1] (0.00ns)   --->   "%tmp_210 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_168, i32 19, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 1021 'partselect' 'tmp_210' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1022 [1/1] (0.88ns)   --->   "%icmp_ln879_135 = icmp eq i4 %tmp_210, -1" [ResNet/net_hls.cc:129]   --->   Operation 1022 'icmp' 'icmp_ln879_135' <Predicate = (!icmp_ln122)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1023 [1/1] (0.88ns)   --->   "%icmp_ln768_65 = icmp eq i4 %tmp_210, 0" [ResNet/net_hls.cc:129]   --->   Operation 1023 'icmp' 'icmp_ln768_65' <Predicate = (!icmp_ln122)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%tmp_818 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_238, i32 19)" [ResNet/net_hls.cc:129]   --->   Operation 1024 'bitselect' 'tmp_818' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%xor_ln779_65 = xor i1 %tmp_818, true" [ResNet/net_hls.cc:129]   --->   Operation 1025 'xor' 'xor_ln779_65' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%and_ln779_11 = and i1 %icmp_ln879_134, %xor_ln779_65" [ResNet/net_hls.cc:129]   --->   Operation 1026 'and' 'and_ln779_11' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%select_ln416_65 = select i1 %and_ln416_65, i1 %and_ln779_11, i1 %icmp_ln879_135" [ResNet/net_hls.cc:129]   --->   Operation 1027 'select' 'select_ln416_65' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1028 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_11 = and i1 %tmp_817, %select_ln416_65" [ResNet/net_hls.cc:129]   --->   Operation 1028 'and' 'and_ln786_11' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1029 [1/1] (0.00ns)   --->   "%sext_ln1116_26 = sext i12 %conv1_out_12_load to i23" [ResNet/net_hls.cc:129]   --->   Operation 1029 'sext' 'sext_ln1116_26' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1030 [1/1] (0.00ns)   --->   "%shl_ln1118_11 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %conv1_out_12_load, i10 0)" [ResNet/net_hls.cc:129]   --->   Operation 1030 'bitconcatenate' 'shl_ln1118_11' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1031 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i22 %shl_ln1118_11 to i23" [ResNet/net_hls.cc:129]   --->   Operation 1031 'sext' 'sext_ln1118_26' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1032 [1/1] (1.08ns)   --->   "%sub_ln1118_12 = sub i23 %sext_ln1118_26, %sext_ln1116_26" [ResNet/net_hls.cc:129]   --->   Operation 1032 'sub' 'sub_ln1118_12' <Predicate = (!icmp_ln122)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1033 [1/1] (0.00ns)   --->   "%trunc_ln1192_66 = trunc i23 %sub_ln1118_12 to i20" [ResNet/net_hls.cc:129]   --->   Operation 1033 'trunc' 'trunc_ln1192_66' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1034 [1/1] (1.09ns)   --->   "%add_ln1192_171 = add i23 261888, %sub_ln1118_12" [ResNet/net_hls.cc:129]   --->   Operation 1034 'add' 'add_ln1192_171' <Predicate = (!icmp_ln122)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1035 [1/1] (1.06ns)   --->   "%add_ln1192_239 = add i20 261888, %trunc_ln1192_66" [ResNet/net_hls.cc:129]   --->   Operation 1035 'add' 'add_ln1192_239' <Predicate = (!icmp_ln122)> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1036 [1/1] (0.00ns)   --->   "%tmp_819 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_171, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 1036 'bitselect' 'tmp_819' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1037 [1/1] (0.00ns)   --->   "%trunc_ln708_53 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_171, i32 7, i32 18)" [ResNet/net_hls.cc:129]   --->   Operation 1037 'partselect' 'trunc_ln708_53' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_66)   --->   "%tmp_820 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_171, i32 18)" [ResNet/net_hls.cc:129]   --->   Operation 1038 'bitselect' 'tmp_820' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1039 [1/1] (0.00ns)   --->   "%tmp_821 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_171, i32 6)" [ResNet/net_hls.cc:129]   --->   Operation 1039 'bitselect' 'tmp_821' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1040 [1/1] (0.00ns)   --->   "%zext_ln415_66 = zext i1 %tmp_821 to i12" [ResNet/net_hls.cc:129]   --->   Operation 1040 'zext' 'zext_ln415_66' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1041 [1/1] (0.96ns)   --->   "%add_ln415_66 = add i12 %zext_ln415_66, %trunc_ln708_53" [ResNet/net_hls.cc:129]   --->   Operation 1041 'add' 'add_ln415_66' <Predicate = (!icmp_ln122)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_66)   --->   "%tmp_822 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_66, i32 11)" [ResNet/net_hls.cc:129]   --->   Operation 1042 'bitselect' 'tmp_822' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_66)   --->   "%xor_ln416_66 = xor i1 %tmp_822, true" [ResNet/net_hls.cc:129]   --->   Operation 1043 'xor' 'xor_ln416_66' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1044 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_66 = and i1 %tmp_820, %xor_ln416_66" [ResNet/net_hls.cc:129]   --->   Operation 1044 'and' 'and_ln416_66' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1045 [1/1] (0.00ns)   --->   "%tmp_823 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_66, i32 11)" [ResNet/net_hls.cc:129]   --->   Operation 1045 'bitselect' 'tmp_823' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1046 [1/1] (0.00ns)   --->   "%tmp_211 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_171, i32 20, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 1046 'partselect' 'tmp_211' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1047 [1/1] (0.69ns)   --->   "%icmp_ln879_136 = icmp eq i3 %tmp_211, -1" [ResNet/net_hls.cc:129]   --->   Operation 1047 'icmp' 'icmp_ln879_136' <Predicate = (!icmp_ln122)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1048 [1/1] (0.00ns)   --->   "%tmp_212 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_171, i32 19, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 1048 'partselect' 'tmp_212' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1049 [1/1] (0.88ns)   --->   "%icmp_ln879_137 = icmp eq i4 %tmp_212, -1" [ResNet/net_hls.cc:129]   --->   Operation 1049 'icmp' 'icmp_ln879_137' <Predicate = (!icmp_ln122)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1050 [1/1] (0.88ns)   --->   "%icmp_ln768_66 = icmp eq i4 %tmp_212, 0" [ResNet/net_hls.cc:129]   --->   Operation 1050 'icmp' 'icmp_ln768_66' <Predicate = (!icmp_ln122)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%tmp_824 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_239, i32 19)" [ResNet/net_hls.cc:129]   --->   Operation 1051 'bitselect' 'tmp_824' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%xor_ln779_66 = xor i1 %tmp_824, true" [ResNet/net_hls.cc:129]   --->   Operation 1052 'xor' 'xor_ln779_66' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%and_ln779_12 = and i1 %icmp_ln879_136, %xor_ln779_66" [ResNet/net_hls.cc:129]   --->   Operation 1053 'and' 'and_ln779_12' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%select_ln416_66 = select i1 %and_ln416_66, i1 %and_ln779_12, i1 %icmp_ln879_137" [ResNet/net_hls.cc:129]   --->   Operation 1054 'select' 'select_ln416_66' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1055 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_12 = and i1 %tmp_823, %select_ln416_66" [ResNet/net_hls.cc:129]   --->   Operation 1055 'and' 'and_ln786_12' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1056 [1/1] (0.00ns)   --->   "%sext_ln1116_27 = sext i12 %conv1_out_13_load to i23" [ResNet/net_hls.cc:129]   --->   Operation 1056 'sext' 'sext_ln1116_27' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1057 [1/1] (0.00ns)   --->   "%shl_ln1118_12 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %conv1_out_13_load, i10 0)" [ResNet/net_hls.cc:129]   --->   Operation 1057 'bitconcatenate' 'shl_ln1118_12' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1058 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i22 %shl_ln1118_12 to i23" [ResNet/net_hls.cc:129]   --->   Operation 1058 'sext' 'sext_ln1118_27' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1059 [1/1] (1.08ns)   --->   "%sub_ln1118_13 = sub i23 %sext_ln1118_27, %sext_ln1116_27" [ResNet/net_hls.cc:129]   --->   Operation 1059 'sub' 'sub_ln1118_13' <Predicate = (!icmp_ln122)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1060 [1/1] (0.00ns)   --->   "%trunc_ln1192_67 = trunc i23 %sub_ln1118_13 to i20" [ResNet/net_hls.cc:129]   --->   Operation 1060 'trunc' 'trunc_ln1192_67' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1061 [1/1] (1.09ns)   --->   "%add_ln1192_173 = add i23 261888, %sub_ln1118_13" [ResNet/net_hls.cc:129]   --->   Operation 1061 'add' 'add_ln1192_173' <Predicate = (!icmp_ln122)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1062 [1/1] (1.06ns)   --->   "%add_ln1192_240 = add i20 261888, %trunc_ln1192_67" [ResNet/net_hls.cc:129]   --->   Operation 1062 'add' 'add_ln1192_240' <Predicate = (!icmp_ln122)> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1063 [1/1] (0.00ns)   --->   "%tmp_825 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_173, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 1063 'bitselect' 'tmp_825' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1064 [1/1] (0.00ns)   --->   "%trunc_ln708_54 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_173, i32 7, i32 18)" [ResNet/net_hls.cc:129]   --->   Operation 1064 'partselect' 'trunc_ln708_54' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_67)   --->   "%tmp_826 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_173, i32 18)" [ResNet/net_hls.cc:129]   --->   Operation 1065 'bitselect' 'tmp_826' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1066 [1/1] (0.00ns)   --->   "%tmp_827 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_173, i32 6)" [ResNet/net_hls.cc:129]   --->   Operation 1066 'bitselect' 'tmp_827' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1067 [1/1] (0.00ns)   --->   "%zext_ln415_67 = zext i1 %tmp_827 to i12" [ResNet/net_hls.cc:129]   --->   Operation 1067 'zext' 'zext_ln415_67' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1068 [1/1] (0.96ns)   --->   "%add_ln415_67 = add i12 %zext_ln415_67, %trunc_ln708_54" [ResNet/net_hls.cc:129]   --->   Operation 1068 'add' 'add_ln415_67' <Predicate = (!icmp_ln122)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_67)   --->   "%tmp_828 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_67, i32 11)" [ResNet/net_hls.cc:129]   --->   Operation 1069 'bitselect' 'tmp_828' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_67)   --->   "%xor_ln416_67 = xor i1 %tmp_828, true" [ResNet/net_hls.cc:129]   --->   Operation 1070 'xor' 'xor_ln416_67' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1071 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_67 = and i1 %tmp_826, %xor_ln416_67" [ResNet/net_hls.cc:129]   --->   Operation 1071 'and' 'and_ln416_67' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1072 [1/1] (0.00ns)   --->   "%tmp_829 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_67, i32 11)" [ResNet/net_hls.cc:129]   --->   Operation 1072 'bitselect' 'tmp_829' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1073 [1/1] (0.00ns)   --->   "%tmp_213 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_173, i32 20, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 1073 'partselect' 'tmp_213' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1074 [1/1] (0.69ns)   --->   "%icmp_ln879_138 = icmp eq i3 %tmp_213, -1" [ResNet/net_hls.cc:129]   --->   Operation 1074 'icmp' 'icmp_ln879_138' <Predicate = (!icmp_ln122)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1075 [1/1] (0.00ns)   --->   "%tmp_214 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_173, i32 19, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 1075 'partselect' 'tmp_214' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1076 [1/1] (0.88ns)   --->   "%icmp_ln879_139 = icmp eq i4 %tmp_214, -1" [ResNet/net_hls.cc:129]   --->   Operation 1076 'icmp' 'icmp_ln879_139' <Predicate = (!icmp_ln122)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1077 [1/1] (0.88ns)   --->   "%icmp_ln768_67 = icmp eq i4 %tmp_214, 0" [ResNet/net_hls.cc:129]   --->   Operation 1077 'icmp' 'icmp_ln768_67' <Predicate = (!icmp_ln122)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%tmp_830 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_240, i32 19)" [ResNet/net_hls.cc:129]   --->   Operation 1078 'bitselect' 'tmp_830' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%xor_ln779_67 = xor i1 %tmp_830, true" [ResNet/net_hls.cc:129]   --->   Operation 1079 'xor' 'xor_ln779_67' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%and_ln779_13 = and i1 %icmp_ln879_138, %xor_ln779_67" [ResNet/net_hls.cc:129]   --->   Operation 1080 'and' 'and_ln779_13' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%select_ln416_67 = select i1 %and_ln416_67, i1 %and_ln779_13, i1 %icmp_ln879_139" [ResNet/net_hls.cc:129]   --->   Operation 1081 'select' 'select_ln416_67' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1082 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_13 = and i1 %tmp_829, %select_ln416_67" [ResNet/net_hls.cc:129]   --->   Operation 1082 'and' 'and_ln786_13' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1083 [1/1] (0.00ns)   --->   "%sext_ln1116_28 = sext i12 %conv1_out_14_load to i23" [ResNet/net_hls.cc:129]   --->   Operation 1083 'sext' 'sext_ln1116_28' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1084 [1/1] (0.00ns)   --->   "%shl_ln1118_13 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %conv1_out_14_load, i10 0)" [ResNet/net_hls.cc:129]   --->   Operation 1084 'bitconcatenate' 'shl_ln1118_13' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1085 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i22 %shl_ln1118_13 to i23" [ResNet/net_hls.cc:129]   --->   Operation 1085 'sext' 'sext_ln1118_28' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1086 [1/1] (1.08ns)   --->   "%sub_ln1118_14 = sub i23 %sext_ln1118_28, %sext_ln1116_28" [ResNet/net_hls.cc:129]   --->   Operation 1086 'sub' 'sub_ln1118_14' <Predicate = (!icmp_ln122)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1087 [1/1] (0.00ns)   --->   "%trunc_ln1192_68 = trunc i23 %sub_ln1118_14 to i20" [ResNet/net_hls.cc:129]   --->   Operation 1087 'trunc' 'trunc_ln1192_68' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1088 [1/1] (1.09ns)   --->   "%add_ln1192_175 = add i23 261888, %sub_ln1118_14" [ResNet/net_hls.cc:129]   --->   Operation 1088 'add' 'add_ln1192_175' <Predicate = (!icmp_ln122)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1089 [1/1] (1.06ns)   --->   "%add_ln1192_241 = add i20 261888, %trunc_ln1192_68" [ResNet/net_hls.cc:129]   --->   Operation 1089 'add' 'add_ln1192_241' <Predicate = (!icmp_ln122)> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1090 [1/1] (0.00ns)   --->   "%tmp_831 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_175, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 1090 'bitselect' 'tmp_831' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1091 [1/1] (0.00ns)   --->   "%trunc_ln708_55 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_175, i32 7, i32 18)" [ResNet/net_hls.cc:129]   --->   Operation 1091 'partselect' 'trunc_ln708_55' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_68)   --->   "%tmp_832 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_175, i32 18)" [ResNet/net_hls.cc:129]   --->   Operation 1092 'bitselect' 'tmp_832' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1093 [1/1] (0.00ns)   --->   "%tmp_833 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_175, i32 6)" [ResNet/net_hls.cc:129]   --->   Operation 1093 'bitselect' 'tmp_833' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1094 [1/1] (0.00ns)   --->   "%zext_ln415_68 = zext i1 %tmp_833 to i12" [ResNet/net_hls.cc:129]   --->   Operation 1094 'zext' 'zext_ln415_68' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1095 [1/1] (0.96ns)   --->   "%add_ln415_68 = add i12 %zext_ln415_68, %trunc_ln708_55" [ResNet/net_hls.cc:129]   --->   Operation 1095 'add' 'add_ln415_68' <Predicate = (!icmp_ln122)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_68)   --->   "%tmp_834 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_68, i32 11)" [ResNet/net_hls.cc:129]   --->   Operation 1096 'bitselect' 'tmp_834' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_68)   --->   "%xor_ln416_68 = xor i1 %tmp_834, true" [ResNet/net_hls.cc:129]   --->   Operation 1097 'xor' 'xor_ln416_68' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1098 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_68 = and i1 %tmp_832, %xor_ln416_68" [ResNet/net_hls.cc:129]   --->   Operation 1098 'and' 'and_ln416_68' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1099 [1/1] (0.00ns)   --->   "%tmp_835 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_68, i32 11)" [ResNet/net_hls.cc:129]   --->   Operation 1099 'bitselect' 'tmp_835' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1100 [1/1] (0.00ns)   --->   "%tmp_215 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_175, i32 20, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 1100 'partselect' 'tmp_215' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1101 [1/1] (0.69ns)   --->   "%icmp_ln879_140 = icmp eq i3 %tmp_215, -1" [ResNet/net_hls.cc:129]   --->   Operation 1101 'icmp' 'icmp_ln879_140' <Predicate = (!icmp_ln122)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1102 [1/1] (0.00ns)   --->   "%tmp_216 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_175, i32 19, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 1102 'partselect' 'tmp_216' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1103 [1/1] (0.88ns)   --->   "%icmp_ln879_141 = icmp eq i4 %tmp_216, -1" [ResNet/net_hls.cc:129]   --->   Operation 1103 'icmp' 'icmp_ln879_141' <Predicate = (!icmp_ln122)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1104 [1/1] (0.88ns)   --->   "%icmp_ln768_68 = icmp eq i4 %tmp_216, 0" [ResNet/net_hls.cc:129]   --->   Operation 1104 'icmp' 'icmp_ln768_68' <Predicate = (!icmp_ln122)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%tmp_836 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_241, i32 19)" [ResNet/net_hls.cc:129]   --->   Operation 1105 'bitselect' 'tmp_836' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%xor_ln779_68 = xor i1 %tmp_836, true" [ResNet/net_hls.cc:129]   --->   Operation 1106 'xor' 'xor_ln779_68' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%and_ln779_14 = and i1 %icmp_ln879_140, %xor_ln779_68" [ResNet/net_hls.cc:129]   --->   Operation 1107 'and' 'and_ln779_14' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%select_ln416_68 = select i1 %and_ln416_68, i1 %and_ln779_14, i1 %icmp_ln879_141" [ResNet/net_hls.cc:129]   --->   Operation 1108 'select' 'select_ln416_68' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1109 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_14 = and i1 %tmp_835, %select_ln416_68" [ResNet/net_hls.cc:129]   --->   Operation 1109 'and' 'and_ln786_14' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1110 [1/1] (0.00ns)   --->   "%sext_ln1116_29 = sext i12 %conv1_out_15_load to i23" [ResNet/net_hls.cc:129]   --->   Operation 1110 'sext' 'sext_ln1116_29' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1111 [1/1] (0.00ns)   --->   "%shl_ln1118_14 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %conv1_out_15_load, i10 0)" [ResNet/net_hls.cc:129]   --->   Operation 1111 'bitconcatenate' 'shl_ln1118_14' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1112 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i22 %shl_ln1118_14 to i23" [ResNet/net_hls.cc:129]   --->   Operation 1112 'sext' 'sext_ln1118_29' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1113 [1/1] (1.08ns)   --->   "%sub_ln1118_15 = sub i23 %sext_ln1118_29, %sext_ln1116_29" [ResNet/net_hls.cc:129]   --->   Operation 1113 'sub' 'sub_ln1118_15' <Predicate = (!icmp_ln122)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1114 [1/1] (0.00ns)   --->   "%trunc_ln1192_69 = trunc i23 %sub_ln1118_15 to i20" [ResNet/net_hls.cc:129]   --->   Operation 1114 'trunc' 'trunc_ln1192_69' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1115 [1/1] (1.09ns)   --->   "%add_ln1192_178 = add i23 261888, %sub_ln1118_15" [ResNet/net_hls.cc:129]   --->   Operation 1115 'add' 'add_ln1192_178' <Predicate = (!icmp_ln122)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1116 [1/1] (1.06ns)   --->   "%add_ln1192_242 = add i20 261888, %trunc_ln1192_69" [ResNet/net_hls.cc:129]   --->   Operation 1116 'add' 'add_ln1192_242' <Predicate = (!icmp_ln122)> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1117 [1/1] (0.00ns)   --->   "%tmp_837 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_178, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 1117 'bitselect' 'tmp_837' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1118 [1/1] (0.00ns)   --->   "%trunc_ln708_56 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_178, i32 7, i32 18)" [ResNet/net_hls.cc:129]   --->   Operation 1118 'partselect' 'trunc_ln708_56' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_69)   --->   "%tmp_838 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_178, i32 18)" [ResNet/net_hls.cc:129]   --->   Operation 1119 'bitselect' 'tmp_838' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1120 [1/1] (0.00ns)   --->   "%tmp_839 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_178, i32 6)" [ResNet/net_hls.cc:129]   --->   Operation 1120 'bitselect' 'tmp_839' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1121 [1/1] (0.00ns)   --->   "%zext_ln415_69 = zext i1 %tmp_839 to i12" [ResNet/net_hls.cc:129]   --->   Operation 1121 'zext' 'zext_ln415_69' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1122 [1/1] (0.96ns)   --->   "%add_ln415_69 = add i12 %zext_ln415_69, %trunc_ln708_56" [ResNet/net_hls.cc:129]   --->   Operation 1122 'add' 'add_ln415_69' <Predicate = (!icmp_ln122)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_69)   --->   "%tmp_840 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_69, i32 11)" [ResNet/net_hls.cc:129]   --->   Operation 1123 'bitselect' 'tmp_840' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_69)   --->   "%xor_ln416_69 = xor i1 %tmp_840, true" [ResNet/net_hls.cc:129]   --->   Operation 1124 'xor' 'xor_ln416_69' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1125 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_69 = and i1 %tmp_838, %xor_ln416_69" [ResNet/net_hls.cc:129]   --->   Operation 1125 'and' 'and_ln416_69' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1126 [1/1] (0.00ns)   --->   "%tmp_841 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_69, i32 11)" [ResNet/net_hls.cc:129]   --->   Operation 1126 'bitselect' 'tmp_841' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1127 [1/1] (0.00ns)   --->   "%tmp_217 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_178, i32 20, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 1127 'partselect' 'tmp_217' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1128 [1/1] (0.69ns)   --->   "%icmp_ln879_142 = icmp eq i3 %tmp_217, -1" [ResNet/net_hls.cc:129]   --->   Operation 1128 'icmp' 'icmp_ln879_142' <Predicate = (!icmp_ln122)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1129 [1/1] (0.00ns)   --->   "%tmp_218 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_178, i32 19, i32 22)" [ResNet/net_hls.cc:129]   --->   Operation 1129 'partselect' 'tmp_218' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1130 [1/1] (0.88ns)   --->   "%icmp_ln879_143 = icmp eq i4 %tmp_218, -1" [ResNet/net_hls.cc:129]   --->   Operation 1130 'icmp' 'icmp_ln879_143' <Predicate = (!icmp_ln122)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1131 [1/1] (0.88ns)   --->   "%icmp_ln768_69 = icmp eq i4 %tmp_218, 0" [ResNet/net_hls.cc:129]   --->   Operation 1131 'icmp' 'icmp_ln768_69' <Predicate = (!icmp_ln122)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%tmp_842 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_242, i32 19)" [ResNet/net_hls.cc:129]   --->   Operation 1132 'bitselect' 'tmp_842' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_22 : Operation 1133 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%xor_ln779_69 = xor i1 %tmp_842, true" [ResNet/net_hls.cc:129]   --->   Operation 1133 'xor' 'xor_ln779_69' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%and_ln779_15 = and i1 %icmp_ln879_142, %xor_ln779_69" [ResNet/net_hls.cc:129]   --->   Operation 1134 'and' 'and_ln779_15' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%select_ln416_69 = select i1 %and_ln416_69, i1 %and_ln779_15, i1 %icmp_ln879_143" [ResNet/net_hls.cc:129]   --->   Operation 1135 'select' 'select_ln416_69' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1136 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_15 = and i1 %tmp_841, %select_ln416_69" [ResNet/net_hls.cc:129]   --->   Operation 1136 'and' 'and_ln786_15' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 8> <Delay = 3.50>
ST_23 : Operation 1137 [1/1] (0.00ns)   --->   "%empty_487 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 1137 'speclooptripcount' 'empty_487' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_23 : Operation 1138 [1/1] (0.00ns)   --->   "%tmp_745 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln203, i3 0)" [ResNet/net_hls.cc:129]   --->   Operation 1138 'bitconcatenate' 'tmp_745' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_23 : Operation 1139 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i9 %tmp_745 to i64" [ResNet/net_hls.cc:129]   --->   Operation 1139 'zext' 'zext_ln203' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_23 : Operation 1140 [1/1] (0.00ns)   --->   "%tmp_746 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln203, i1 false)" [ResNet/net_hls.cc:129]   --->   Operation 1140 'bitconcatenate' 'tmp_746' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_23 : Operation 1141 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i7 %tmp_746 to i64" [ResNet/net_hls.cc:129]   --->   Operation 1141 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_23 : Operation 1142 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_1 = add i64 %zext_ln203_1, %zext_ln203" [ResNet/net_hls.cc:129]   --->   Operation 1142 'add' 'add_ln203_1' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1143 [1/1] (0.00ns)   --->   "%zext_ln124_2 = zext i4 %select_ln124_1 to i64" [ResNet/net_hls.cc:124]   --->   Operation 1143 'zext' 'zext_ln124_2' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_23 : Operation 1144 [1/1] (1.12ns) (root node of TernaryAdder)   --->   "%add_ln203_2 = add i64 %add_ln203_1, %zext_ln124_2" [ResNet/net_hls.cc:129]   --->   Operation 1144 'add' 'add_ln203_2' <Predicate = (!icmp_ln122)> <Delay = 1.12> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1145 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i64 %add_ln203_2 to i9" [ResNet/net_hls.cc:129]   --->   Operation 1145 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_23 : Operation 1146 [1/1] (0.00ns)   --->   "%p_shl37_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %trunc_ln203, i3 0)" [ResNet/net_hls.cc:129]   --->   Operation 1146 'bitconcatenate' 'p_shl37_cast' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_23 : Operation 1147 [1/1] (0.00ns)   --->   "%trunc_ln203_1 = trunc i64 %add_ln203_2 to i11" [ResNet/net_hls.cc:129]   --->   Operation 1147 'trunc' 'trunc_ln203_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_23 : Operation 1148 [1/1] (0.00ns)   --->   "%p_shl38_cast = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %trunc_ln203_1, i1 false)" [ResNet/net_hls.cc:129]   --->   Operation 1148 'bitconcatenate' 'p_shl38_cast' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_23 : Operation 1149 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_3 = add i12 %p_shl38_cast, %p_shl37_cast" [ResNet/net_hls.cc:129]   --->   Operation 1149 'add' 'add_ln203_3' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1150 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str261)" [ResNet/net_hls.cc:125]   --->   Operation 1150 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_23 : Operation 1151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str251) nounwind" [ResNet/net_hls.cc:126]   --->   Operation 1151 'specpipeline' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_23 : Operation 1152 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i4 %select_ln124 to i12" [ResNet/net_hls.cc:129]   --->   Operation 1152 'zext' 'zext_ln203_2' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_23 : Operation 1153 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln203_4 = add i12 %add_ln203_3, %zext_ln203_2" [ResNet/net_hls.cc:129]   --->   Operation 1153 'add' 'add_ln203_4' <Predicate = (!icmp_ln122)> <Delay = 1.02> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1154 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i12 %add_ln203_4 to i64" [ResNet/net_hls.cc:129]   --->   Operation 1154 'zext' 'zext_ln203_3' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_23 : Operation 1155 [1/1] (0.00ns)   --->   "%fm_buf_V_0_addr = getelementptr [1600 x i12]* @fm_buf_V_0, i64 0, i64 %zext_ln203_3" [ResNet/net_hls.cc:129]   --->   Operation 1155 'getelementptr' 'fm_buf_V_0_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_23 : Operation 1156 [1/1] (0.00ns)   --->   "%fm_buf_V_1_addr = getelementptr [1600 x i12]* @fm_buf_V_1, i64 0, i64 %zext_ln203_3" [ResNet/net_hls.cc:129]   --->   Operation 1156 'getelementptr' 'fm_buf_V_1_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_23 : Operation 1157 [1/1] (0.00ns)   --->   "%fm_buf_V_10_addr = getelementptr [1600 x i12]* @fm_buf_V_10, i64 0, i64 %zext_ln203_3" [ResNet/net_hls.cc:129]   --->   Operation 1157 'getelementptr' 'fm_buf_V_10_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_23 : Operation 1158 [1/1] (0.00ns)   --->   "%fm_buf_V_11_addr_1 = getelementptr [1600 x i12]* @fm_buf_V_11, i64 0, i64 %zext_ln203_3" [ResNet/net_hls.cc:129]   --->   Operation 1158 'getelementptr' 'fm_buf_V_11_addr_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_23 : Operation 1159 [1/1] (0.00ns)   --->   "%fm_buf_V_12_addr_1 = getelementptr [1600 x i12]* @fm_buf_V_12, i64 0, i64 %zext_ln203_3" [ResNet/net_hls.cc:129]   --->   Operation 1159 'getelementptr' 'fm_buf_V_12_addr_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_23 : Operation 1160 [1/1] (0.00ns)   --->   "%fm_buf_V_13_addr_1 = getelementptr [1600 x i12]* @fm_buf_V_13, i64 0, i64 %zext_ln203_3" [ResNet/net_hls.cc:129]   --->   Operation 1160 'getelementptr' 'fm_buf_V_13_addr_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_23 : Operation 1161 [1/1] (0.00ns)   --->   "%fm_buf_V_14_addr_1 = getelementptr [1600 x i12]* @fm_buf_V_14, i64 0, i64 %zext_ln203_3" [ResNet/net_hls.cc:129]   --->   Operation 1161 'getelementptr' 'fm_buf_V_14_addr_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_23 : Operation 1162 [1/1] (0.00ns)   --->   "%fm_buf_V_15_addr_1 = getelementptr [1600 x i12]* @fm_buf_V_15, i64 0, i64 %zext_ln203_3" [ResNet/net_hls.cc:129]   --->   Operation 1162 'getelementptr' 'fm_buf_V_15_addr_1' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_23 : Operation 1163 [1/1] (0.00ns)   --->   "%fm_buf_V_2_addr = getelementptr [1600 x i12]* @fm_buf_V_2, i64 0, i64 %zext_ln203_3" [ResNet/net_hls.cc:129]   --->   Operation 1163 'getelementptr' 'fm_buf_V_2_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_23 : Operation 1164 [1/1] (0.00ns)   --->   "%fm_buf_V_3_addr = getelementptr [1600 x i12]* @fm_buf_V_3, i64 0, i64 %zext_ln203_3" [ResNet/net_hls.cc:129]   --->   Operation 1164 'getelementptr' 'fm_buf_V_3_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_23 : Operation 1165 [1/1] (0.00ns)   --->   "%fm_buf_V_4_addr = getelementptr [1600 x i12]* @fm_buf_V_4, i64 0, i64 %zext_ln203_3" [ResNet/net_hls.cc:129]   --->   Operation 1165 'getelementptr' 'fm_buf_V_4_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_23 : Operation 1166 [1/1] (0.00ns)   --->   "%fm_buf_V_5_addr = getelementptr [1600 x i12]* @fm_buf_V_5, i64 0, i64 %zext_ln203_3" [ResNet/net_hls.cc:129]   --->   Operation 1166 'getelementptr' 'fm_buf_V_5_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_23 : Operation 1167 [1/1] (0.00ns)   --->   "%fm_buf_V_6_addr = getelementptr [1600 x i12]* @fm_buf_V_6, i64 0, i64 %zext_ln203_3" [ResNet/net_hls.cc:129]   --->   Operation 1167 'getelementptr' 'fm_buf_V_6_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_23 : Operation 1168 [1/1] (0.00ns)   --->   "%fm_buf_V_7_addr = getelementptr [1600 x i12]* @fm_buf_V_7, i64 0, i64 %zext_ln203_3" [ResNet/net_hls.cc:129]   --->   Operation 1168 'getelementptr' 'fm_buf_V_7_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_23 : Operation 1169 [1/1] (0.00ns)   --->   "%fm_buf_V_8_addr = getelementptr [1600 x i12]* @fm_buf_V_8, i64 0, i64 %zext_ln203_3" [ResNet/net_hls.cc:129]   --->   Operation 1169 'getelementptr' 'fm_buf_V_8_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_23 : Operation 1170 [1/1] (0.00ns)   --->   "%fm_buf_V_9_addr = getelementptr [1600 x i12]* @fm_buf_V_9, i64 0, i64 %zext_ln203_3" [ResNet/net_hls.cc:129]   --->   Operation 1170 'getelementptr' 'fm_buf_V_9_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_23 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%select_ln777 = select i1 %and_ln416, i1 %icmp_ln879_113, i1 %icmp_ln768" [ResNet/net_hls.cc:129]   --->   Operation 1171 'select' 'select_ln777' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1172 [1/1] (0.33ns)   --->   "%and_ln781 = and i1 %and_ln416, %icmp_ln879_113" [ResNet/net_hls.cc:129]   --->   Operation 1172 'and' 'and_ln781' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%xor_ln785 = xor i1 %select_ln777, true" [ResNet/net_hls.cc:129]   --->   Operation 1173 'xor' 'xor_ln785' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%or_ln785 = or i1 %tmp_751, %xor_ln785" [ResNet/net_hls.cc:129]   --->   Operation 1174 'or' 'or_ln785' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1175 [1/1] (0.33ns)   --->   "%xor_ln785_113 = xor i1 %tmp_747, true" [ResNet/net_hls.cc:129]   --->   Operation 1175 'xor' 'xor_ln785_113' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%and_ln785 = and i1 %or_ln785, %xor_ln785_113" [ResNet/net_hls.cc:129]   --->   Operation 1176 'and' 'and_ln785' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_155)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [ResNet/net_hls.cc:129]   --->   Operation 1177 'or' 'or_ln786' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_155)   --->   "%xor_ln786 = xor i1 %or_ln786, true" [ResNet/net_hls.cc:129]   --->   Operation 1178 'xor' 'xor_ln786' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1179 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_155 = and i1 %tmp_747, %xor_ln786" [ResNet/net_hls.cc:129]   --->   Operation 1179 'and' 'and_ln786_155' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1180 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340 = or i1 %and_ln786_155, %and_ln785" [ResNet/net_hls.cc:129]   --->   Operation 1180 'or' 'or_ln340' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_175)   --->   "%or_ln340_264 = or i1 %and_ln786, %xor_ln785_113" [ResNet/net_hls.cc:129]   --->   Operation 1181 'or' 'or_ln340_264' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_175)   --->   "%or_ln340_265 = or i1 %or_ln340_264, %and_ln781" [ResNet/net_hls.cc:129]   --->   Operation 1182 'or' 'or_ln340_265' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1183 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i12 2047, i12 %add_ln415" [ResNet/net_hls.cc:129]   --->   Operation 1183 'select' 'select_ln340' <Predicate = (!icmp_ln122)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_175)   --->   "%select_ln388 = select i1 %and_ln786_155, i12 -2048, i12 %add_ln415" [ResNet/net_hls.cc:129]   --->   Operation 1184 'select' 'select_ln388' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1185 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_175 = select i1 %or_ln340_265, i12 %select_ln340, i12 %select_ln388" [ResNet/net_hls.cc:129]   --->   Operation 1185 'select' 'select_ln340_175' <Predicate = (!icmp_ln122)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1186 [1/1] (1.35ns)   --->   "store i12 %select_ln340_175, i12* %fm_buf_V_0_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 1186 'store' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_23 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%select_ln777_55 = select i1 %and_ln416_55, i1 %icmp_ln879_115, i1 %icmp_ln768_55" [ResNet/net_hls.cc:129]   --->   Operation 1187 'select' 'select_ln777_55' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1188 [1/1] (0.33ns)   --->   "%and_ln781_1 = and i1 %and_ln416_55, %icmp_ln879_115" [ResNet/net_hls.cc:129]   --->   Operation 1188 'and' 'and_ln781_1' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%xor_ln785_1 = xor i1 %select_ln777_55, true" [ResNet/net_hls.cc:129]   --->   Operation 1189 'xor' 'xor_ln785_1' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%or_ln785_1 = or i1 %tmp_757, %xor_ln785_1" [ResNet/net_hls.cc:129]   --->   Operation 1190 'or' 'or_ln785_1' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1191 [1/1] (0.33ns)   --->   "%xor_ln785_114 = xor i1 %tmp_753, true" [ResNet/net_hls.cc:129]   --->   Operation 1191 'xor' 'xor_ln785_114' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%and_ln785_55 = and i1 %or_ln785_1, %xor_ln785_114" [ResNet/net_hls.cc:129]   --->   Operation 1192 'and' 'and_ln785_55' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_156)   --->   "%or_ln786_55 = or i1 %and_ln781_1, %and_ln786_1" [ResNet/net_hls.cc:129]   --->   Operation 1193 'or' 'or_ln786_55' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_156)   --->   "%xor_ln786_75 = xor i1 %or_ln786_55, true" [ResNet/net_hls.cc:129]   --->   Operation 1194 'xor' 'xor_ln786_75' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1195 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_156 = and i1 %tmp_753, %xor_ln786_75" [ResNet/net_hls.cc:129]   --->   Operation 1195 'and' 'and_ln786_156' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1196 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_1 = or i1 %and_ln786_156, %and_ln785_55" [ResNet/net_hls.cc:129]   --->   Operation 1196 'or' 'or_ln340_1' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_177)   --->   "%or_ln340_266 = or i1 %and_ln786_1, %xor_ln785_114" [ResNet/net_hls.cc:129]   --->   Operation 1197 'or' 'or_ln340_266' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_177)   --->   "%or_ln340_267 = or i1 %or_ln340_266, %and_ln781_1" [ResNet/net_hls.cc:129]   --->   Operation 1198 'or' 'or_ln340_267' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1199 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_1 = select i1 %or_ln340_1, i12 2047, i12 %add_ln415_55" [ResNet/net_hls.cc:129]   --->   Operation 1199 'select' 'select_ln340_1' <Predicate = (!icmp_ln122)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_177)   --->   "%select_ln388_1 = select i1 %and_ln786_156, i12 -2048, i12 %add_ln415_55" [ResNet/net_hls.cc:129]   --->   Operation 1200 'select' 'select_ln388_1' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1201 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_177 = select i1 %or_ln340_267, i12 %select_ln340_1, i12 %select_ln388_1" [ResNet/net_hls.cc:129]   --->   Operation 1201 'select' 'select_ln340_177' <Predicate = (!icmp_ln122)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1202 [1/1] (1.35ns)   --->   "store i12 %select_ln340_177, i12* %fm_buf_V_1_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 1202 'store' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_23 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%select_ln777_56 = select i1 %and_ln416_56, i1 %icmp_ln879_117, i1 %icmp_ln768_56" [ResNet/net_hls.cc:129]   --->   Operation 1203 'select' 'select_ln777_56' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1204 [1/1] (0.33ns)   --->   "%and_ln781_2 = and i1 %and_ln416_56, %icmp_ln879_117" [ResNet/net_hls.cc:129]   --->   Operation 1204 'and' 'and_ln781_2' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%xor_ln785_2 = xor i1 %select_ln777_56, true" [ResNet/net_hls.cc:129]   --->   Operation 1205 'xor' 'xor_ln785_2' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%or_ln785_2 = or i1 %tmp_763, %xor_ln785_2" [ResNet/net_hls.cc:129]   --->   Operation 1206 'or' 'or_ln785_2' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1207 [1/1] (0.33ns)   --->   "%xor_ln785_115 = xor i1 %tmp_759, true" [ResNet/net_hls.cc:129]   --->   Operation 1207 'xor' 'xor_ln785_115' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%and_ln785_56 = and i1 %or_ln785_2, %xor_ln785_115" [ResNet/net_hls.cc:129]   --->   Operation 1208 'and' 'and_ln785_56' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1209 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_157)   --->   "%or_ln786_56 = or i1 %and_ln781_2, %and_ln786_2" [ResNet/net_hls.cc:129]   --->   Operation 1209 'or' 'or_ln786_56' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_157)   --->   "%xor_ln786_76 = xor i1 %or_ln786_56, true" [ResNet/net_hls.cc:129]   --->   Operation 1210 'xor' 'xor_ln786_76' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1211 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_157 = and i1 %tmp_759, %xor_ln786_76" [ResNet/net_hls.cc:129]   --->   Operation 1211 'and' 'and_ln786_157' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1212 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_2 = or i1 %and_ln786_157, %and_ln785_56" [ResNet/net_hls.cc:129]   --->   Operation 1212 'or' 'or_ln340_2' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_179)   --->   "%or_ln340_268 = or i1 %and_ln786_2, %xor_ln785_115" [ResNet/net_hls.cc:129]   --->   Operation 1213 'or' 'or_ln340_268' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_179)   --->   "%or_ln340_269 = or i1 %or_ln340_268, %and_ln781_2" [ResNet/net_hls.cc:129]   --->   Operation 1214 'or' 'or_ln340_269' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1215 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_2 = select i1 %or_ln340_2, i12 2047, i12 %add_ln415_56" [ResNet/net_hls.cc:129]   --->   Operation 1215 'select' 'select_ln340_2' <Predicate = (!icmp_ln122)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_179)   --->   "%select_ln388_2 = select i1 %and_ln786_157, i12 -2048, i12 %add_ln415_56" [ResNet/net_hls.cc:129]   --->   Operation 1216 'select' 'select_ln388_2' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1217 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_179 = select i1 %or_ln340_269, i12 %select_ln340_2, i12 %select_ln388_2" [ResNet/net_hls.cc:129]   --->   Operation 1217 'select' 'select_ln340_179' <Predicate = (!icmp_ln122)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1218 [1/1] (1.35ns)   --->   "store i12 %select_ln340_179, i12* %fm_buf_V_2_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 1218 'store' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_23 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%select_ln777_57 = select i1 %and_ln416_57, i1 %icmp_ln879_119, i1 %icmp_ln768_57" [ResNet/net_hls.cc:129]   --->   Operation 1219 'select' 'select_ln777_57' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1220 [1/1] (0.33ns)   --->   "%and_ln781_3 = and i1 %and_ln416_57, %icmp_ln879_119" [ResNet/net_hls.cc:129]   --->   Operation 1220 'and' 'and_ln781_3' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%xor_ln785_3 = xor i1 %select_ln777_57, true" [ResNet/net_hls.cc:129]   --->   Operation 1221 'xor' 'xor_ln785_3' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%or_ln785_3 = or i1 %tmp_769, %xor_ln785_3" [ResNet/net_hls.cc:129]   --->   Operation 1222 'or' 'or_ln785_3' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1223 [1/1] (0.33ns)   --->   "%xor_ln785_116 = xor i1 %tmp_765, true" [ResNet/net_hls.cc:129]   --->   Operation 1223 'xor' 'xor_ln785_116' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%and_ln785_57 = and i1 %or_ln785_3, %xor_ln785_116" [ResNet/net_hls.cc:129]   --->   Operation 1224 'and' 'and_ln785_57' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_158)   --->   "%or_ln786_57 = or i1 %and_ln781_3, %and_ln786_3" [ResNet/net_hls.cc:129]   --->   Operation 1225 'or' 'or_ln786_57' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_158)   --->   "%xor_ln786_78 = xor i1 %or_ln786_57, true" [ResNet/net_hls.cc:129]   --->   Operation 1226 'xor' 'xor_ln786_78' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1227 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_158 = and i1 %tmp_765, %xor_ln786_78" [ResNet/net_hls.cc:129]   --->   Operation 1227 'and' 'and_ln786_158' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1228 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_3 = or i1 %and_ln786_158, %and_ln785_57" [ResNet/net_hls.cc:129]   --->   Operation 1228 'or' 'or_ln340_3' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_181)   --->   "%or_ln340_270 = or i1 %and_ln786_3, %xor_ln785_116" [ResNet/net_hls.cc:129]   --->   Operation 1229 'or' 'or_ln340_270' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_181)   --->   "%or_ln340_271 = or i1 %or_ln340_270, %and_ln781_3" [ResNet/net_hls.cc:129]   --->   Operation 1230 'or' 'or_ln340_271' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1231 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_3 = select i1 %or_ln340_3, i12 2047, i12 %add_ln415_57" [ResNet/net_hls.cc:129]   --->   Operation 1231 'select' 'select_ln340_3' <Predicate = (!icmp_ln122)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_181)   --->   "%select_ln388_3 = select i1 %and_ln786_158, i12 -2048, i12 %add_ln415_57" [ResNet/net_hls.cc:129]   --->   Operation 1232 'select' 'select_ln388_3' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1233 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_181 = select i1 %or_ln340_271, i12 %select_ln340_3, i12 %select_ln388_3" [ResNet/net_hls.cc:129]   --->   Operation 1233 'select' 'select_ln340_181' <Predicate = (!icmp_ln122)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1234 [1/1] (1.35ns)   --->   "store i12 %select_ln340_181, i12* %fm_buf_V_3_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 1234 'store' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_23 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%select_ln777_58 = select i1 %and_ln416_58, i1 %icmp_ln879_121, i1 %icmp_ln768_58" [ResNet/net_hls.cc:129]   --->   Operation 1235 'select' 'select_ln777_58' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1236 [1/1] (0.33ns)   --->   "%and_ln781_4 = and i1 %and_ln416_58, %icmp_ln879_121" [ResNet/net_hls.cc:129]   --->   Operation 1236 'and' 'and_ln781_4' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%xor_ln785_4 = xor i1 %select_ln777_58, true" [ResNet/net_hls.cc:129]   --->   Operation 1237 'xor' 'xor_ln785_4' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%or_ln785_4 = or i1 %tmp_775, %xor_ln785_4" [ResNet/net_hls.cc:129]   --->   Operation 1238 'or' 'or_ln785_4' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1239 [1/1] (0.33ns)   --->   "%xor_ln785_117 = xor i1 %tmp_771, true" [ResNet/net_hls.cc:129]   --->   Operation 1239 'xor' 'xor_ln785_117' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%and_ln785_58 = and i1 %or_ln785_4, %xor_ln785_117" [ResNet/net_hls.cc:129]   --->   Operation 1240 'and' 'and_ln785_58' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_159)   --->   "%or_ln786_58 = or i1 %and_ln781_4, %and_ln786_4" [ResNet/net_hls.cc:129]   --->   Operation 1241 'or' 'or_ln786_58' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_159)   --->   "%xor_ln786_79 = xor i1 %or_ln786_58, true" [ResNet/net_hls.cc:129]   --->   Operation 1242 'xor' 'xor_ln786_79' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1243 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_159 = and i1 %tmp_771, %xor_ln786_79" [ResNet/net_hls.cc:129]   --->   Operation 1243 'and' 'and_ln786_159' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1244 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_4 = or i1 %and_ln786_159, %and_ln785_58" [ResNet/net_hls.cc:129]   --->   Operation 1244 'or' 'or_ln340_4' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_183)   --->   "%or_ln340_272 = or i1 %and_ln786_4, %xor_ln785_117" [ResNet/net_hls.cc:129]   --->   Operation 1245 'or' 'or_ln340_272' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_183)   --->   "%or_ln340_273 = or i1 %or_ln340_272, %and_ln781_4" [ResNet/net_hls.cc:129]   --->   Operation 1246 'or' 'or_ln340_273' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1247 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_68 = select i1 %or_ln340_4, i12 2047, i12 %add_ln415_58" [ResNet/net_hls.cc:129]   --->   Operation 1247 'select' 'select_ln340_68' <Predicate = (!icmp_ln122)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_183)   --->   "%select_ln388_67 = select i1 %and_ln786_159, i12 -2048, i12 %add_ln415_58" [ResNet/net_hls.cc:129]   --->   Operation 1248 'select' 'select_ln388_67' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1249 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_183 = select i1 %or_ln340_273, i12 %select_ln340_68, i12 %select_ln388_67" [ResNet/net_hls.cc:129]   --->   Operation 1249 'select' 'select_ln340_183' <Predicate = (!icmp_ln122)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1250 [1/1] (1.35ns)   --->   "store i12 %select_ln340_183, i12* %fm_buf_V_4_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 1250 'store' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_23 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_5)   --->   "%select_ln777_59 = select i1 %and_ln416_59, i1 %icmp_ln879_123, i1 %icmp_ln768_59" [ResNet/net_hls.cc:129]   --->   Operation 1251 'select' 'select_ln777_59' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1252 [1/1] (0.33ns)   --->   "%and_ln781_5 = and i1 %and_ln416_59, %icmp_ln879_123" [ResNet/net_hls.cc:129]   --->   Operation 1252 'and' 'and_ln781_5' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1253 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_5)   --->   "%xor_ln785_5 = xor i1 %select_ln777_59, true" [ResNet/net_hls.cc:129]   --->   Operation 1253 'xor' 'xor_ln785_5' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_5)   --->   "%or_ln785_5 = or i1 %tmp_781, %xor_ln785_5" [ResNet/net_hls.cc:129]   --->   Operation 1254 'or' 'or_ln785_5' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1255 [1/1] (0.33ns)   --->   "%xor_ln785_118 = xor i1 %tmp_777, true" [ResNet/net_hls.cc:129]   --->   Operation 1255 'xor' 'xor_ln785_118' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1256 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_5)   --->   "%and_ln785_59 = and i1 %or_ln785_5, %xor_ln785_118" [ResNet/net_hls.cc:129]   --->   Operation 1256 'and' 'and_ln785_59' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_161)   --->   "%or_ln786_59 = or i1 %and_ln781_5, %and_ln786_5" [ResNet/net_hls.cc:129]   --->   Operation 1257 'or' 'or_ln786_59' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_161)   --->   "%xor_ln786_81 = xor i1 %or_ln786_59, true" [ResNet/net_hls.cc:129]   --->   Operation 1258 'xor' 'xor_ln786_81' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1259 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_161 = and i1 %tmp_777, %xor_ln786_81" [ResNet/net_hls.cc:129]   --->   Operation 1259 'and' 'and_ln786_161' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1260 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_5 = or i1 %and_ln786_161, %and_ln785_59" [ResNet/net_hls.cc:129]   --->   Operation 1260 'or' 'or_ln340_5' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_185)   --->   "%or_ln340_274 = or i1 %and_ln786_5, %xor_ln785_118" [ResNet/net_hls.cc:129]   --->   Operation 1261 'or' 'or_ln340_274' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_185)   --->   "%or_ln340_275 = or i1 %or_ln340_274, %and_ln781_5" [ResNet/net_hls.cc:129]   --->   Operation 1262 'or' 'or_ln340_275' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1263 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_72 = select i1 %or_ln340_5, i12 2047, i12 %add_ln415_59" [ResNet/net_hls.cc:129]   --->   Operation 1263 'select' 'select_ln340_72' <Predicate = (!icmp_ln122)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_185)   --->   "%select_ln388_69 = select i1 %and_ln786_161, i12 -2048, i12 %add_ln415_59" [ResNet/net_hls.cc:129]   --->   Operation 1264 'select' 'select_ln388_69' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1265 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_185 = select i1 %or_ln340_275, i12 %select_ln340_72, i12 %select_ln388_69" [ResNet/net_hls.cc:129]   --->   Operation 1265 'select' 'select_ln340_185' <Predicate = (!icmp_ln122)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1266 [1/1] (1.35ns)   --->   "store i12 %select_ln340_185, i12* %fm_buf_V_5_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 1266 'store' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_23 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_6)   --->   "%select_ln777_60 = select i1 %and_ln416_60, i1 %icmp_ln879_125, i1 %icmp_ln768_60" [ResNet/net_hls.cc:129]   --->   Operation 1267 'select' 'select_ln777_60' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1268 [1/1] (0.33ns)   --->   "%and_ln781_6 = and i1 %and_ln416_60, %icmp_ln879_125" [ResNet/net_hls.cc:129]   --->   Operation 1268 'and' 'and_ln781_6' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_6)   --->   "%xor_ln785_6 = xor i1 %select_ln777_60, true" [ResNet/net_hls.cc:129]   --->   Operation 1269 'xor' 'xor_ln785_6' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_6)   --->   "%or_ln785_55 = or i1 %tmp_787, %xor_ln785_6" [ResNet/net_hls.cc:129]   --->   Operation 1270 'or' 'or_ln785_55' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1271 [1/1] (0.33ns)   --->   "%xor_ln785_119 = xor i1 %tmp_783, true" [ResNet/net_hls.cc:129]   --->   Operation 1271 'xor' 'xor_ln785_119' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_6)   --->   "%and_ln785_60 = and i1 %or_ln785_55, %xor_ln785_119" [ResNet/net_hls.cc:129]   --->   Operation 1272 'and' 'and_ln785_60' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_162)   --->   "%or_ln786_60 = or i1 %and_ln781_6, %and_ln786_6" [ResNet/net_hls.cc:129]   --->   Operation 1273 'or' 'or_ln786_60' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_162)   --->   "%xor_ln786_83 = xor i1 %or_ln786_60, true" [ResNet/net_hls.cc:129]   --->   Operation 1274 'xor' 'xor_ln786_83' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1275 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_162 = and i1 %tmp_783, %xor_ln786_83" [ResNet/net_hls.cc:129]   --->   Operation 1275 'and' 'and_ln786_162' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1276 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_6 = or i1 %and_ln786_162, %and_ln785_60" [ResNet/net_hls.cc:129]   --->   Operation 1276 'or' 'or_ln340_6' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1277 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_187)   --->   "%or_ln340_276 = or i1 %and_ln786_6, %xor_ln785_119" [ResNet/net_hls.cc:129]   --->   Operation 1277 'or' 'or_ln340_276' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_187)   --->   "%or_ln340_277 = or i1 %or_ln340_276, %and_ln781_6" [ResNet/net_hls.cc:129]   --->   Operation 1278 'or' 'or_ln340_277' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1279 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_6 = select i1 %or_ln340_6, i12 2047, i12 %add_ln415_60" [ResNet/net_hls.cc:129]   --->   Operation 1279 'select' 'select_ln340_6' <Predicate = (!icmp_ln122)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_187)   --->   "%select_ln388_6 = select i1 %and_ln786_162, i12 -2048, i12 %add_ln415_60" [ResNet/net_hls.cc:129]   --->   Operation 1280 'select' 'select_ln388_6' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1281 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_187 = select i1 %or_ln340_277, i12 %select_ln340_6, i12 %select_ln388_6" [ResNet/net_hls.cc:129]   --->   Operation 1281 'select' 'select_ln340_187' <Predicate = (!icmp_ln122)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1282 [1/1] (1.35ns)   --->   "store i12 %select_ln340_187, i12* %fm_buf_V_6_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 1282 'store' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_23 : Operation 1283 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_7)   --->   "%select_ln777_61 = select i1 %and_ln416_61, i1 %icmp_ln879_127, i1 %icmp_ln768_61" [ResNet/net_hls.cc:129]   --->   Operation 1283 'select' 'select_ln777_61' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1284 [1/1] (0.33ns)   --->   "%and_ln781_7 = and i1 %and_ln416_61, %icmp_ln879_127" [ResNet/net_hls.cc:129]   --->   Operation 1284 'and' 'and_ln781_7' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_7)   --->   "%xor_ln785_7 = xor i1 %select_ln777_61, true" [ResNet/net_hls.cc:129]   --->   Operation 1285 'xor' 'xor_ln785_7' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_7)   --->   "%or_ln785_56 = or i1 %tmp_793, %xor_ln785_7" [ResNet/net_hls.cc:129]   --->   Operation 1286 'or' 'or_ln785_56' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1287 [1/1] (0.33ns)   --->   "%xor_ln785_120 = xor i1 %tmp_789, true" [ResNet/net_hls.cc:129]   --->   Operation 1287 'xor' 'xor_ln785_120' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_7)   --->   "%and_ln785_61 = and i1 %or_ln785_56, %xor_ln785_120" [ResNet/net_hls.cc:129]   --->   Operation 1288 'and' 'and_ln785_61' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1289 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_164)   --->   "%or_ln786_61 = or i1 %and_ln781_7, %and_ln786_7" [ResNet/net_hls.cc:129]   --->   Operation 1289 'or' 'or_ln786_61' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1290 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_164)   --->   "%xor_ln786_85 = xor i1 %or_ln786_61, true" [ResNet/net_hls.cc:129]   --->   Operation 1290 'xor' 'xor_ln786_85' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1291 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_164 = and i1 %tmp_789, %xor_ln786_85" [ResNet/net_hls.cc:129]   --->   Operation 1291 'and' 'and_ln786_164' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1292 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_7 = or i1 %and_ln786_164, %and_ln785_61" [ResNet/net_hls.cc:129]   --->   Operation 1292 'or' 'or_ln340_7' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_189)   --->   "%or_ln340_278 = or i1 %and_ln786_7, %xor_ln785_120" [ResNet/net_hls.cc:129]   --->   Operation 1293 'or' 'or_ln340_278' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_189)   --->   "%or_ln340_279 = or i1 %or_ln340_278, %and_ln781_7" [ResNet/net_hls.cc:129]   --->   Operation 1294 'or' 'or_ln340_279' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1295 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_7 = select i1 %or_ln340_7, i12 2047, i12 %add_ln415_61" [ResNet/net_hls.cc:129]   --->   Operation 1295 'select' 'select_ln340_7' <Predicate = (!icmp_ln122)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_189)   --->   "%select_ln388_7 = select i1 %and_ln786_164, i12 -2048, i12 %add_ln415_61" [ResNet/net_hls.cc:129]   --->   Operation 1296 'select' 'select_ln388_7' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1297 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_189 = select i1 %or_ln340_279, i12 %select_ln340_7, i12 %select_ln388_7" [ResNet/net_hls.cc:129]   --->   Operation 1297 'select' 'select_ln340_189' <Predicate = (!icmp_ln122)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1298 [1/1] (1.35ns)   --->   "store i12 %select_ln340_189, i12* %fm_buf_V_7_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 1298 'store' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_23 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_8)   --->   "%select_ln777_62 = select i1 %and_ln416_62, i1 %icmp_ln879_129, i1 %icmp_ln768_62" [ResNet/net_hls.cc:129]   --->   Operation 1299 'select' 'select_ln777_62' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1300 [1/1] (0.33ns)   --->   "%and_ln781_8 = and i1 %and_ln416_62, %icmp_ln879_129" [ResNet/net_hls.cc:129]   --->   Operation 1300 'and' 'and_ln781_8' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_8)   --->   "%xor_ln785_8 = xor i1 %select_ln777_62, true" [ResNet/net_hls.cc:129]   --->   Operation 1301 'xor' 'xor_ln785_8' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_8)   --->   "%or_ln785_8 = or i1 %tmp_799, %xor_ln785_8" [ResNet/net_hls.cc:129]   --->   Operation 1302 'or' 'or_ln785_8' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1303 [1/1] (0.33ns)   --->   "%xor_ln785_121 = xor i1 %tmp_795, true" [ResNet/net_hls.cc:129]   --->   Operation 1303 'xor' 'xor_ln785_121' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_8)   --->   "%and_ln785_62 = and i1 %or_ln785_8, %xor_ln785_121" [ResNet/net_hls.cc:129]   --->   Operation 1304 'and' 'and_ln785_62' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_166)   --->   "%or_ln786_62 = or i1 %and_ln781_8, %and_ln786_8" [ResNet/net_hls.cc:129]   --->   Operation 1305 'or' 'or_ln786_62' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_166)   --->   "%xor_ln786_87 = xor i1 %or_ln786_62, true" [ResNet/net_hls.cc:129]   --->   Operation 1306 'xor' 'xor_ln786_87' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1307 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_166 = and i1 %tmp_795, %xor_ln786_87" [ResNet/net_hls.cc:129]   --->   Operation 1307 'and' 'and_ln786_166' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1308 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_8 = or i1 %and_ln786_166, %and_ln785_62" [ResNet/net_hls.cc:129]   --->   Operation 1308 'or' 'or_ln340_8' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_191)   --->   "%or_ln340_280 = or i1 %and_ln786_8, %xor_ln785_121" [ResNet/net_hls.cc:129]   --->   Operation 1309 'or' 'or_ln340_280' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_191)   --->   "%or_ln340_281 = or i1 %or_ln340_280, %and_ln781_8" [ResNet/net_hls.cc:129]   --->   Operation 1310 'or' 'or_ln340_281' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1311 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_8 = select i1 %or_ln340_8, i12 2047, i12 %add_ln415_62" [ResNet/net_hls.cc:129]   --->   Operation 1311 'select' 'select_ln340_8' <Predicate = (!icmp_ln122)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_191)   --->   "%select_ln388_8 = select i1 %and_ln786_166, i12 -2048, i12 %add_ln415_62" [ResNet/net_hls.cc:129]   --->   Operation 1312 'select' 'select_ln388_8' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1313 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_191 = select i1 %or_ln340_281, i12 %select_ln340_8, i12 %select_ln388_8" [ResNet/net_hls.cc:129]   --->   Operation 1313 'select' 'select_ln340_191' <Predicate = (!icmp_ln122)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1314 [1/1] (1.35ns)   --->   "store i12 %select_ln340_191, i12* %fm_buf_V_8_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 1314 'store' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_23 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%select_ln777_63 = select i1 %and_ln416_63, i1 %icmp_ln879_131, i1 %icmp_ln768_63" [ResNet/net_hls.cc:129]   --->   Operation 1315 'select' 'select_ln777_63' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1316 [1/1] (0.33ns)   --->   "%and_ln781_9 = and i1 %and_ln416_63, %icmp_ln879_131" [ResNet/net_hls.cc:129]   --->   Operation 1316 'and' 'and_ln781_9' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%xor_ln785_9 = xor i1 %select_ln777_63, true" [ResNet/net_hls.cc:129]   --->   Operation 1317 'xor' 'xor_ln785_9' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%or_ln785_9 = or i1 %tmp_805, %xor_ln785_9" [ResNet/net_hls.cc:129]   --->   Operation 1318 'or' 'or_ln785_9' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1319 [1/1] (0.33ns)   --->   "%xor_ln785_122 = xor i1 %tmp_801, true" [ResNet/net_hls.cc:129]   --->   Operation 1319 'xor' 'xor_ln785_122' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1320 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%and_ln785_63 = and i1 %or_ln785_9, %xor_ln785_122" [ResNet/net_hls.cc:129]   --->   Operation 1320 'and' 'and_ln785_63' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_167)   --->   "%or_ln786_63 = or i1 %and_ln781_9, %and_ln786_9" [ResNet/net_hls.cc:129]   --->   Operation 1321 'or' 'or_ln786_63' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_167)   --->   "%xor_ln786_89 = xor i1 %or_ln786_63, true" [ResNet/net_hls.cc:129]   --->   Operation 1322 'xor' 'xor_ln786_89' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1323 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_167 = and i1 %tmp_801, %xor_ln786_89" [ResNet/net_hls.cc:129]   --->   Operation 1323 'and' 'and_ln786_167' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1324 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_9 = or i1 %and_ln786_167, %and_ln785_63" [ResNet/net_hls.cc:129]   --->   Operation 1324 'or' 'or_ln340_9' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_193)   --->   "%or_ln340_282 = or i1 %and_ln786_9, %xor_ln785_122" [ResNet/net_hls.cc:129]   --->   Operation 1325 'or' 'or_ln340_282' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_193)   --->   "%or_ln340_283 = or i1 %or_ln340_282, %and_ln781_9" [ResNet/net_hls.cc:129]   --->   Operation 1326 'or' 'or_ln340_283' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1327 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_9 = select i1 %or_ln340_9, i12 2047, i12 %add_ln415_63" [ResNet/net_hls.cc:129]   --->   Operation 1327 'select' 'select_ln340_9' <Predicate = (!icmp_ln122)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_193)   --->   "%select_ln388_9 = select i1 %and_ln786_167, i12 -2048, i12 %add_ln415_63" [ResNet/net_hls.cc:129]   --->   Operation 1328 'select' 'select_ln388_9' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1329 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_193 = select i1 %or_ln340_283, i12 %select_ln340_9, i12 %select_ln388_9" [ResNet/net_hls.cc:129]   --->   Operation 1329 'select' 'select_ln340_193' <Predicate = (!icmp_ln122)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1330 [1/1] (1.35ns)   --->   "store i12 %select_ln340_193, i12* %fm_buf_V_9_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 1330 'store' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_23 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_10)   --->   "%select_ln777_64 = select i1 %and_ln416_64, i1 %icmp_ln879_133, i1 %icmp_ln768_64" [ResNet/net_hls.cc:129]   --->   Operation 1331 'select' 'select_ln777_64' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1332 [1/1] (0.33ns)   --->   "%and_ln781_10 = and i1 %and_ln416_64, %icmp_ln879_133" [ResNet/net_hls.cc:129]   --->   Operation 1332 'and' 'and_ln781_10' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_10)   --->   "%xor_ln785_10 = xor i1 %select_ln777_64, true" [ResNet/net_hls.cc:129]   --->   Operation 1333 'xor' 'xor_ln785_10' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_10)   --->   "%or_ln785_10 = or i1 %tmp_811, %xor_ln785_10" [ResNet/net_hls.cc:129]   --->   Operation 1334 'or' 'or_ln785_10' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1335 [1/1] (0.33ns)   --->   "%xor_ln785_123 = xor i1 %tmp_807, true" [ResNet/net_hls.cc:129]   --->   Operation 1335 'xor' 'xor_ln785_123' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_10)   --->   "%and_ln785_64 = and i1 %or_ln785_10, %xor_ln785_123" [ResNet/net_hls.cc:129]   --->   Operation 1336 'and' 'and_ln785_64' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_169)   --->   "%or_ln786_64 = or i1 %and_ln781_10, %and_ln786_10" [ResNet/net_hls.cc:129]   --->   Operation 1337 'or' 'or_ln786_64' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_169)   --->   "%xor_ln786_91 = xor i1 %or_ln786_64, true" [ResNet/net_hls.cc:129]   --->   Operation 1338 'xor' 'xor_ln786_91' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1339 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_169 = and i1 %tmp_807, %xor_ln786_91" [ResNet/net_hls.cc:129]   --->   Operation 1339 'and' 'and_ln786_169' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1340 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_10 = or i1 %and_ln786_169, %and_ln785_64" [ResNet/net_hls.cc:129]   --->   Operation 1340 'or' 'or_ln340_10' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_195)   --->   "%or_ln340_284 = or i1 %and_ln786_10, %xor_ln785_123" [ResNet/net_hls.cc:129]   --->   Operation 1341 'or' 'or_ln340_284' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_195)   --->   "%or_ln340_285 = or i1 %or_ln340_284, %and_ln781_10" [ResNet/net_hls.cc:129]   --->   Operation 1342 'or' 'or_ln340_285' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1343 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_10 = select i1 %or_ln340_10, i12 2047, i12 %add_ln415_64" [ResNet/net_hls.cc:129]   --->   Operation 1343 'select' 'select_ln340_10' <Predicate = (!icmp_ln122)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_195)   --->   "%select_ln388_10 = select i1 %and_ln786_169, i12 -2048, i12 %add_ln415_64" [ResNet/net_hls.cc:129]   --->   Operation 1344 'select' 'select_ln388_10' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1345 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_195 = select i1 %or_ln340_285, i12 %select_ln340_10, i12 %select_ln388_10" [ResNet/net_hls.cc:129]   --->   Operation 1345 'select' 'select_ln340_195' <Predicate = (!icmp_ln122)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1346 [1/1] (1.35ns)   --->   "store i12 %select_ln340_195, i12* %fm_buf_V_10_addr, align 2" [ResNet/net_hls.cc:129]   --->   Operation 1346 'store' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_23 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_11)   --->   "%select_ln777_65 = select i1 %and_ln416_65, i1 %icmp_ln879_135, i1 %icmp_ln768_65" [ResNet/net_hls.cc:129]   --->   Operation 1347 'select' 'select_ln777_65' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1348 [1/1] (0.33ns)   --->   "%and_ln781_11 = and i1 %and_ln416_65, %icmp_ln879_135" [ResNet/net_hls.cc:129]   --->   Operation 1348 'and' 'and_ln781_11' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_11)   --->   "%xor_ln785_124 = xor i1 %select_ln777_65, true" [ResNet/net_hls.cc:129]   --->   Operation 1349 'xor' 'xor_ln785_124' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_11)   --->   "%or_ln785_11 = or i1 %tmp_817, %xor_ln785_124" [ResNet/net_hls.cc:129]   --->   Operation 1350 'or' 'or_ln785_11' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1351 [1/1] (0.33ns)   --->   "%xor_ln785_125 = xor i1 %tmp_813, true" [ResNet/net_hls.cc:129]   --->   Operation 1351 'xor' 'xor_ln785_125' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1352 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_11)   --->   "%and_ln785_65 = and i1 %or_ln785_11, %xor_ln785_125" [ResNet/net_hls.cc:129]   --->   Operation 1352 'and' 'and_ln785_65' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1353 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_170)   --->   "%or_ln786_65 = or i1 %and_ln781_11, %and_ln786_11" [ResNet/net_hls.cc:129]   --->   Operation 1353 'or' 'or_ln786_65' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1354 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_170)   --->   "%xor_ln786_93 = xor i1 %or_ln786_65, true" [ResNet/net_hls.cc:129]   --->   Operation 1354 'xor' 'xor_ln786_93' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1355 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_170 = and i1 %tmp_813, %xor_ln786_93" [ResNet/net_hls.cc:129]   --->   Operation 1355 'and' 'and_ln786_170' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1356 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_11 = or i1 %and_ln786_170, %and_ln785_65" [ResNet/net_hls.cc:129]   --->   Operation 1356 'or' 'or_ln340_11' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_196)   --->   "%or_ln340_286 = or i1 %and_ln786_11, %xor_ln785_125" [ResNet/net_hls.cc:129]   --->   Operation 1357 'or' 'or_ln340_286' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_196)   --->   "%or_ln340_287 = or i1 %or_ln340_286, %and_ln781_11" [ResNet/net_hls.cc:129]   --->   Operation 1358 'or' 'or_ln340_287' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1359 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_11 = select i1 %or_ln340_11, i12 2047, i12 %add_ln415_65" [ResNet/net_hls.cc:129]   --->   Operation 1359 'select' 'select_ln340_11' <Predicate = (!icmp_ln122)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1360 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_196)   --->   "%select_ln388_11 = select i1 %and_ln786_170, i12 -2048, i12 %add_ln415_65" [ResNet/net_hls.cc:129]   --->   Operation 1360 'select' 'select_ln388_11' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1361 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_196 = select i1 %or_ln340_287, i12 %select_ln340_11, i12 %select_ln388_11" [ResNet/net_hls.cc:129]   --->   Operation 1361 'select' 'select_ln340_196' <Predicate = (!icmp_ln122)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1362 [1/1] (1.35ns)   --->   "store i12 %select_ln340_196, i12* %fm_buf_V_11_addr_1, align 2" [ResNet/net_hls.cc:129]   --->   Operation 1362 'store' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_23 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%select_ln777_66 = select i1 %and_ln416_66, i1 %icmp_ln879_137, i1 %icmp_ln768_66" [ResNet/net_hls.cc:129]   --->   Operation 1363 'select' 'select_ln777_66' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1364 [1/1] (0.33ns)   --->   "%and_ln781_12 = and i1 %and_ln416_66, %icmp_ln879_137" [ResNet/net_hls.cc:129]   --->   Operation 1364 'and' 'and_ln781_12' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1365 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%xor_ln785_126 = xor i1 %select_ln777_66, true" [ResNet/net_hls.cc:129]   --->   Operation 1365 'xor' 'xor_ln785_126' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1366 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%or_ln785_12 = or i1 %tmp_823, %xor_ln785_126" [ResNet/net_hls.cc:129]   --->   Operation 1366 'or' 'or_ln785_12' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1367 [1/1] (0.33ns)   --->   "%xor_ln785_127 = xor i1 %tmp_819, true" [ResNet/net_hls.cc:129]   --->   Operation 1367 'xor' 'xor_ln785_127' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1368 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_12)   --->   "%and_ln785_66 = and i1 %or_ln785_12, %xor_ln785_127" [ResNet/net_hls.cc:129]   --->   Operation 1368 'and' 'and_ln785_66' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1369 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_172)   --->   "%or_ln786_66 = or i1 %and_ln781_12, %and_ln786_12" [ResNet/net_hls.cc:129]   --->   Operation 1369 'or' 'or_ln786_66' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1370 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_172)   --->   "%xor_ln786_95 = xor i1 %or_ln786_66, true" [ResNet/net_hls.cc:129]   --->   Operation 1370 'xor' 'xor_ln786_95' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1371 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_172 = and i1 %tmp_819, %xor_ln786_95" [ResNet/net_hls.cc:129]   --->   Operation 1371 'and' 'and_ln786_172' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1372 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_12 = or i1 %and_ln786_172, %and_ln785_66" [ResNet/net_hls.cc:129]   --->   Operation 1372 'or' 'or_ln340_12' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1373 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_197)   --->   "%or_ln340_288 = or i1 %and_ln786_12, %xor_ln785_127" [ResNet/net_hls.cc:129]   --->   Operation 1373 'or' 'or_ln340_288' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1374 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_197)   --->   "%or_ln340_289 = or i1 %or_ln340_288, %and_ln781_12" [ResNet/net_hls.cc:129]   --->   Operation 1374 'or' 'or_ln340_289' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1375 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_12 = select i1 %or_ln340_12, i12 2047, i12 %add_ln415_66" [ResNet/net_hls.cc:129]   --->   Operation 1375 'select' 'select_ln340_12' <Predicate = (!icmp_ln122)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_197)   --->   "%select_ln388_12 = select i1 %and_ln786_172, i12 -2048, i12 %add_ln415_66" [ResNet/net_hls.cc:129]   --->   Operation 1376 'select' 'select_ln388_12' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1377 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_197 = select i1 %or_ln340_289, i12 %select_ln340_12, i12 %select_ln388_12" [ResNet/net_hls.cc:129]   --->   Operation 1377 'select' 'select_ln340_197' <Predicate = (!icmp_ln122)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1378 [1/1] (1.35ns)   --->   "store i12 %select_ln340_197, i12* %fm_buf_V_12_addr_1, align 2" [ResNet/net_hls.cc:129]   --->   Operation 1378 'store' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_23 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_13)   --->   "%select_ln777_67 = select i1 %and_ln416_67, i1 %icmp_ln879_139, i1 %icmp_ln768_67" [ResNet/net_hls.cc:129]   --->   Operation 1379 'select' 'select_ln777_67' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1380 [1/1] (0.33ns)   --->   "%and_ln781_13 = and i1 %and_ln416_67, %icmp_ln879_139" [ResNet/net_hls.cc:129]   --->   Operation 1380 'and' 'and_ln781_13' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_13)   --->   "%xor_ln785_128 = xor i1 %select_ln777_67, true" [ResNet/net_hls.cc:129]   --->   Operation 1381 'xor' 'xor_ln785_128' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_13)   --->   "%or_ln785_13 = or i1 %tmp_829, %xor_ln785_128" [ResNet/net_hls.cc:129]   --->   Operation 1382 'or' 'or_ln785_13' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1383 [1/1] (0.33ns)   --->   "%xor_ln785_129 = xor i1 %tmp_825, true" [ResNet/net_hls.cc:129]   --->   Operation 1383 'xor' 'xor_ln785_129' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_13)   --->   "%and_ln785_67 = and i1 %or_ln785_13, %xor_ln785_129" [ResNet/net_hls.cc:129]   --->   Operation 1384 'and' 'and_ln785_67' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_173)   --->   "%or_ln786_67 = or i1 %and_ln781_13, %and_ln786_13" [ResNet/net_hls.cc:129]   --->   Operation 1385 'or' 'or_ln786_67' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_173)   --->   "%xor_ln786_97 = xor i1 %or_ln786_67, true" [ResNet/net_hls.cc:129]   --->   Operation 1386 'xor' 'xor_ln786_97' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1387 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_173 = and i1 %tmp_825, %xor_ln786_97" [ResNet/net_hls.cc:129]   --->   Operation 1387 'and' 'and_ln786_173' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1388 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_13 = or i1 %and_ln786_173, %and_ln785_67" [ResNet/net_hls.cc:129]   --->   Operation 1388 'or' 'or_ln340_13' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_198)   --->   "%or_ln340_290 = or i1 %and_ln786_13, %xor_ln785_129" [ResNet/net_hls.cc:129]   --->   Operation 1389 'or' 'or_ln340_290' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_198)   --->   "%or_ln340_291 = or i1 %or_ln340_290, %and_ln781_13" [ResNet/net_hls.cc:129]   --->   Operation 1390 'or' 'or_ln340_291' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1391 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_13 = select i1 %or_ln340_13, i12 2047, i12 %add_ln415_67" [ResNet/net_hls.cc:129]   --->   Operation 1391 'select' 'select_ln340_13' <Predicate = (!icmp_ln122)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_198)   --->   "%select_ln388_13 = select i1 %and_ln786_173, i12 -2048, i12 %add_ln415_67" [ResNet/net_hls.cc:129]   --->   Operation 1392 'select' 'select_ln388_13' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1393 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_198 = select i1 %or_ln340_291, i12 %select_ln340_13, i12 %select_ln388_13" [ResNet/net_hls.cc:129]   --->   Operation 1393 'select' 'select_ln340_198' <Predicate = (!icmp_ln122)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1394 [1/1] (1.35ns)   --->   "store i12 %select_ln340_198, i12* %fm_buf_V_13_addr_1, align 2" [ResNet/net_hls.cc:129]   --->   Operation 1394 'store' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_23 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_14)   --->   "%select_ln777_68 = select i1 %and_ln416_68, i1 %icmp_ln879_141, i1 %icmp_ln768_68" [ResNet/net_hls.cc:129]   --->   Operation 1395 'select' 'select_ln777_68' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1396 [1/1] (0.33ns)   --->   "%and_ln781_14 = and i1 %and_ln416_68, %icmp_ln879_141" [ResNet/net_hls.cc:129]   --->   Operation 1396 'and' 'and_ln781_14' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_14)   --->   "%xor_ln785_14 = xor i1 %select_ln777_68, true" [ResNet/net_hls.cc:129]   --->   Operation 1397 'xor' 'xor_ln785_14' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_14)   --->   "%or_ln785_14 = or i1 %tmp_835, %xor_ln785_14" [ResNet/net_hls.cc:129]   --->   Operation 1398 'or' 'or_ln785_14' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1399 [1/1] (0.33ns)   --->   "%xor_ln785_130 = xor i1 %tmp_831, true" [ResNet/net_hls.cc:129]   --->   Operation 1399 'xor' 'xor_ln785_130' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_14)   --->   "%and_ln785_68 = and i1 %or_ln785_14, %xor_ln785_130" [ResNet/net_hls.cc:129]   --->   Operation 1400 'and' 'and_ln785_68' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_175)   --->   "%or_ln786_68 = or i1 %and_ln781_14, %and_ln786_14" [ResNet/net_hls.cc:129]   --->   Operation 1401 'or' 'or_ln786_68' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_175)   --->   "%xor_ln786_99 = xor i1 %or_ln786_68, true" [ResNet/net_hls.cc:129]   --->   Operation 1402 'xor' 'xor_ln786_99' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1403 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_175 = and i1 %tmp_831, %xor_ln786_99" [ResNet/net_hls.cc:129]   --->   Operation 1403 'and' 'and_ln786_175' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1404 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_14 = or i1 %and_ln786_175, %and_ln785_68" [ResNet/net_hls.cc:129]   --->   Operation 1404 'or' 'or_ln340_14' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_199)   --->   "%or_ln340_292 = or i1 %and_ln786_14, %xor_ln785_130" [ResNet/net_hls.cc:129]   --->   Operation 1405 'or' 'or_ln340_292' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_199)   --->   "%or_ln340_293 = or i1 %or_ln340_292, %and_ln781_14" [ResNet/net_hls.cc:129]   --->   Operation 1406 'or' 'or_ln340_293' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1407 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_14 = select i1 %or_ln340_14, i12 2047, i12 %add_ln415_68" [ResNet/net_hls.cc:129]   --->   Operation 1407 'select' 'select_ln340_14' <Predicate = (!icmp_ln122)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_199)   --->   "%select_ln388_14 = select i1 %and_ln786_175, i12 -2048, i12 %add_ln415_68" [ResNet/net_hls.cc:129]   --->   Operation 1408 'select' 'select_ln388_14' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1409 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_199 = select i1 %or_ln340_293, i12 %select_ln340_14, i12 %select_ln388_14" [ResNet/net_hls.cc:129]   --->   Operation 1409 'select' 'select_ln340_199' <Predicate = (!icmp_ln122)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1410 [1/1] (1.35ns)   --->   "store i12 %select_ln340_199, i12* %fm_buf_V_14_addr_1, align 2" [ResNet/net_hls.cc:129]   --->   Operation 1410 'store' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_23 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_15)   --->   "%select_ln777_69 = select i1 %and_ln416_69, i1 %icmp_ln879_143, i1 %icmp_ln768_69" [ResNet/net_hls.cc:129]   --->   Operation 1411 'select' 'select_ln777_69' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1412 [1/1] (0.33ns)   --->   "%and_ln781_15 = and i1 %and_ln416_69, %icmp_ln879_143" [ResNet/net_hls.cc:129]   --->   Operation 1412 'and' 'and_ln781_15' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1413 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_15)   --->   "%xor_ln785_15 = xor i1 %select_ln777_69, true" [ResNet/net_hls.cc:129]   --->   Operation 1413 'xor' 'xor_ln785_15' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_15)   --->   "%or_ln785_15 = or i1 %tmp_841, %xor_ln785_15" [ResNet/net_hls.cc:129]   --->   Operation 1414 'or' 'or_ln785_15' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1415 [1/1] (0.33ns)   --->   "%xor_ln785_131 = xor i1 %tmp_837, true" [ResNet/net_hls.cc:129]   --->   Operation 1415 'xor' 'xor_ln785_131' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_15)   --->   "%and_ln785_69 = and i1 %or_ln785_15, %xor_ln785_131" [ResNet/net_hls.cc:129]   --->   Operation 1416 'and' 'and_ln785_69' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_177)   --->   "%or_ln786_69 = or i1 %and_ln781_15, %and_ln786_15" [ResNet/net_hls.cc:129]   --->   Operation 1417 'or' 'or_ln786_69' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_177)   --->   "%xor_ln786_101 = xor i1 %or_ln786_69, true" [ResNet/net_hls.cc:129]   --->   Operation 1418 'xor' 'xor_ln786_101' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1419 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_177 = and i1 %tmp_837, %xor_ln786_101" [ResNet/net_hls.cc:129]   --->   Operation 1419 'and' 'and_ln786_177' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1420 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_15 = or i1 %and_ln786_177, %and_ln785_69" [ResNet/net_hls.cc:129]   --->   Operation 1420 'or' 'or_ln340_15' <Predicate = (!icmp_ln122)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1421 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_200)   --->   "%or_ln340_294 = or i1 %and_ln786_15, %xor_ln785_131" [ResNet/net_hls.cc:129]   --->   Operation 1421 'or' 'or_ln340_294' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_200)   --->   "%or_ln340_295 = or i1 %or_ln340_294, %and_ln781_15" [ResNet/net_hls.cc:129]   --->   Operation 1422 'or' 'or_ln340_295' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1423 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_15 = select i1 %or_ln340_15, i12 2047, i12 %add_ln415_69" [ResNet/net_hls.cc:129]   --->   Operation 1423 'select' 'select_ln340_15' <Predicate = (!icmp_ln122)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_200)   --->   "%select_ln388_15 = select i1 %and_ln786_177, i12 -2048, i12 %add_ln415_69" [ResNet/net_hls.cc:129]   --->   Operation 1424 'select' 'select_ln388_15' <Predicate = (!icmp_ln122)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1425 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_200 = select i1 %or_ln340_295, i12 %select_ln340_15, i12 %select_ln388_15" [ResNet/net_hls.cc:129]   --->   Operation 1425 'select' 'select_ln340_200' <Predicate = (!icmp_ln122)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1426 [1/1] (1.35ns)   --->   "store i12 %select_ln340_200, i12* %fm_buf_V_15_addr_1, align 2" [ResNet/net_hls.cc:129]   --->   Operation 1426 'store' <Predicate = (!icmp_ln122)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_23 : Operation 1427 [1/1] (0.00ns)   --->   "%empty_488 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str261, i32 %tmp_1)" [ResNet/net_hls.cc:131]   --->   Operation 1427 'specregionend' 'empty_488' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_23 : Operation 1428 [1/1] (0.00ns)   --->   "br label %.preheader535" [ResNet/net_hls.cc:125]   --->   Operation 1428 'br' <Predicate = (!icmp_ln122)> <Delay = 0.00>

State 24 <SV = 5> <Delay = 0.75>
ST_24 : Operation 1429 [1/1] (0.75ns)   --->   "br label %.preheader534" [ResNet/net_hls.cc:145]   --->   Operation 1429 'br' <Predicate = true> <Delay = 0.75>

State 25 <SV = 6> <Delay = 1.02>
ST_25 : Operation 1430 [1/1] (0.00ns)   --->   "%row24_0 = phi i3 [ %row_3, %.preheader534.loopexit ], [ 0, %.preheader534.preheader ]"   --->   Operation 1430 'phi' 'row24_0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1431 [1/1] (0.69ns)   --->   "%icmp_ln145 = icmp eq i3 %row24_0, -4" [ResNet/net_hls.cc:145]   --->   Operation 1431 'icmp' 'icmp_ln145' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1432 [1/1] (0.00ns)   --->   "%empty_489 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 1432 'speclooptripcount' 'empty_489' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1433 [1/1] (0.74ns)   --->   "%row_3 = add i3 %row24_0, 1" [ResNet/net_hls.cc:145]   --->   Operation 1433 'add' 'row_3' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1434 [1/1] (0.00ns)   --->   "br i1 %icmp_ln145, label %.preheader532.preheader, label %.preheader533.preheader" [ResNet/net_hls.cc:145]   --->   Operation 1434 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1435 [1/1] (0.75ns)   --->   "br label %.preheader533" [ResNet/net_hls.cc:146]   --->   Operation 1435 'br' <Predicate = (!icmp_ln145)> <Delay = 0.75>
ST_25 : Operation 1436 [1/1] (0.75ns)   --->   "br label %.preheader532" [ResNet/net_hls.cc:187]   --->   Operation 1436 'br' <Predicate = (icmp_ln145)> <Delay = 0.75>

State 26 <SV = 7> <Delay = 3.10>
ST_26 : Operation 1437 [1/1] (0.00ns)   --->   "%col25_0 = phi i3 [ %col_9, %2 ], [ 0, %.preheader533.preheader ]"   --->   Operation 1437 'phi' 'col25_0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1438 [1/1] (0.69ns)   --->   "%icmp_ln146 = icmp eq i3 %col25_0, -4" [ResNet/net_hls.cc:146]   --->   Operation 1438 'icmp' 'icmp_ln146' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1439 [1/1] (0.00ns)   --->   "%empty_490 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 1439 'speclooptripcount' 'empty_490' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1440 [1/1] (0.74ns)   --->   "%col_9 = add i3 %col25_0, 1" [ResNet/net_hls.cc:146]   --->   Operation 1440 'add' 'col_9' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1441 [1/1] (0.00ns)   --->   "br i1 %icmp_ln146, label %.preheader534.loopexit, label %2" [ResNet/net_hls.cc:146]   --->   Operation 1441 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1442 [2/2] (3.10ns)   --->   "call fastcc void @fill_fm_buf(i3 %row24_0, i3 %col25_0)" [ResNet/net_hls.cc:147]   --->   Operation 1442 'call' <Predicate = (!icmp_ln146)> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 1443 [1/1] (0.00ns)   --->   "br label %.preheader534"   --->   Operation 1443 'br' <Predicate = (icmp_ln146)> <Delay = 0.00>

State 27 <SV = 8> <Delay = 0.00>
ST_27 : Operation 1444 [1/2] (0.00ns)   --->   "call fastcc void @fill_fm_buf(i3 %row24_0, i3 %col25_0)" [ResNet/net_hls.cc:147]   --->   Operation 1444 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 9> <Delay = 2.47>
ST_28 : Operation 1445 [2/2] (2.47ns)   --->   "call fastcc void @"pgconv64<16u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:148]   --->   Operation 1445 'call' <Predicate = true> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 10> <Delay = 0.00>
ST_29 : Operation 1446 [1/2] (0.00ns)   --->   "call fastcc void @"pgconv64<16u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:148]   --->   Operation 1446 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 11> <Delay = 4.27>
ST_30 : Operation 1447 [2/2] (4.27ns)   --->   "call fastcc void @"fill_fm_buf_bn<16u>"(i3 %row24_0, i3 %col25_0)" [ResNet/net_hls.cc:159]   --->   Operation 1447 'call' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 12> <Delay = 0.00>
ST_31 : Operation 1448 [1/2] (0.00ns)   --->   "call fastcc void @"fill_fm_buf_bn<16u>"(i3 %row24_0, i3 %col25_0)" [ResNet/net_hls.cc:159]   --->   Operation 1448 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 13> <Delay = 3.10>
ST_32 : Operation 1449 [2/2] (3.10ns)   --->   "call fastcc void @fill_fm_buf(i3 %row24_0, i3 %col25_0)" [ResNet/net_hls.cc:162]   --->   Operation 1449 'call' <Predicate = true> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 14> <Delay = 0.00>
ST_33 : Operation 1450 [1/2] (0.00ns)   --->   "call fastcc void @fill_fm_buf(i3 %row24_0, i3 %col25_0)" [ResNet/net_hls.cc:162]   --->   Operation 1450 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 15> <Delay = 2.47>
ST_34 : Operation 1451 [2/2] (2.47ns)   --->   "call fastcc void @"pgconv64<16u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:163]   --->   Operation 1451 'call' <Predicate = true> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 16> <Delay = 0.00>
ST_35 : Operation 1452 [1/2] (0.00ns)   --->   "call fastcc void @"pgconv64<16u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:163]   --->   Operation 1452 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 17> <Delay = 4.27>
ST_36 : Operation 1453 [2/2] (4.27ns)   --->   "call fastcc void @"fill_fm_buf_bn<16u>"(i3 %row24_0, i3 %col25_0)" [ResNet/net_hls.cc:174]   --->   Operation 1453 'call' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 18> <Delay = 0.00>
ST_37 : Operation 1454 [1/2] (0.00ns)   --->   "call fastcc void @"fill_fm_buf_bn<16u>"(i3 %row24_0, i3 %col25_0)" [ResNet/net_hls.cc:174]   --->   Operation 1454 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 1455 [1/1] (0.00ns)   --->   "br label %.preheader533" [ResNet/net_hls.cc:146]   --->   Operation 1455 'br' <Predicate = true> <Delay = 0.00>

State 38 <SV = 7> <Delay = 1.02>
ST_38 : Operation 1456 [1/1] (0.00ns)   --->   "%row26_0 = phi i3 [ %row_4, %.preheader532.loopexit ], [ 0, %.preheader532.preheader ]"   --->   Operation 1456 'phi' 'row26_0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1457 [1/1] (0.69ns)   --->   "%icmp_ln187 = icmp eq i3 %row26_0, -4" [ResNet/net_hls.cc:187]   --->   Operation 1457 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1458 [1/1] (0.00ns)   --->   "%empty_491 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 1458 'speclooptripcount' 'empty_491' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1459 [1/1] (0.74ns)   --->   "%row_4 = add i3 %row26_0, 1" [ResNet/net_hls.cc:187]   --->   Operation 1459 'add' 'row_4' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1460 [1/1] (0.00ns)   --->   "br i1 %icmp_ln187, label %.preheader530.preheader, label %.preheader531.preheader" [ResNet/net_hls.cc:187]   --->   Operation 1460 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1461 [1/1] (0.75ns)   --->   "br label %.preheader531" [ResNet/net_hls.cc:188]   --->   Operation 1461 'br' <Predicate = (!icmp_ln187)> <Delay = 0.75>
ST_38 : Operation 1462 [1/1] (0.75ns)   --->   "br label %.preheader530" [ResNet/net_hls.cc:229]   --->   Operation 1462 'br' <Predicate = (icmp_ln187)> <Delay = 0.75>

State 39 <SV = 8> <Delay = 3.10>
ST_39 : Operation 1463 [1/1] (0.00ns)   --->   "%col27_0 = phi i3 [ %col_10, %3 ], [ 0, %.preheader531.preheader ]"   --->   Operation 1463 'phi' 'col27_0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1464 [1/1] (0.69ns)   --->   "%icmp_ln188 = icmp eq i3 %col27_0, -4" [ResNet/net_hls.cc:188]   --->   Operation 1464 'icmp' 'icmp_ln188' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1465 [1/1] (0.00ns)   --->   "%empty_492 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 1465 'speclooptripcount' 'empty_492' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1466 [1/1] (0.74ns)   --->   "%col_10 = add i3 %col27_0, 1" [ResNet/net_hls.cc:188]   --->   Operation 1466 'add' 'col_10' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1467 [1/1] (0.00ns)   --->   "br i1 %icmp_ln188, label %.preheader532.loopexit, label %3" [ResNet/net_hls.cc:188]   --->   Operation 1467 'br' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1468 [2/2] (3.10ns)   --->   "call fastcc void @fill_fm_buf(i3 %row26_0, i3 %col27_0)" [ResNet/net_hls.cc:189]   --->   Operation 1468 'call' <Predicate = (!icmp_ln188)> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 1469 [1/1] (0.00ns)   --->   "br label %.preheader532"   --->   Operation 1469 'br' <Predicate = (icmp_ln188)> <Delay = 0.00>

State 40 <SV = 9> <Delay = 0.00>
ST_40 : Operation 1470 [1/2] (0.00ns)   --->   "call fastcc void @fill_fm_buf(i3 %row26_0, i3 %col27_0)" [ResNet/net_hls.cc:189]   --->   Operation 1470 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 10> <Delay = 2.47>
ST_41 : Operation 1471 [2/2] (2.47ns)   --->   "call fastcc void @"pgconv64<16u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:190]   --->   Operation 1471 'call' <Predicate = true> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 11> <Delay = 0.00>
ST_42 : Operation 1472 [1/2] (0.00ns)   --->   "call fastcc void @"pgconv64<16u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:190]   --->   Operation 1472 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 12> <Delay = 4.27>
ST_43 : Operation 1473 [2/2] (4.27ns)   --->   "call fastcc void @"fill_fm_buf_bn<16u>"(i3 %row26_0, i3 %col27_0)" [ResNet/net_hls.cc:201]   --->   Operation 1473 'call' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 13> <Delay = 0.00>
ST_44 : Operation 1474 [1/2] (0.00ns)   --->   "call fastcc void @"fill_fm_buf_bn<16u>"(i3 %row26_0, i3 %col27_0)" [ResNet/net_hls.cc:201]   --->   Operation 1474 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 14> <Delay = 3.10>
ST_45 : Operation 1475 [2/2] (3.10ns)   --->   "call fastcc void @fill_fm_buf(i3 %row26_0, i3 %col27_0)" [ResNet/net_hls.cc:204]   --->   Operation 1475 'call' <Predicate = true> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 15> <Delay = 0.00>
ST_46 : Operation 1476 [1/2] (0.00ns)   --->   "call fastcc void @fill_fm_buf(i3 %row26_0, i3 %col27_0)" [ResNet/net_hls.cc:204]   --->   Operation 1476 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 16> <Delay = 2.47>
ST_47 : Operation 1477 [2/2] (2.47ns)   --->   "call fastcc void @"pgconv64<16u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:205]   --->   Operation 1477 'call' <Predicate = true> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 17> <Delay = 0.00>
ST_48 : Operation 1478 [1/2] (0.00ns)   --->   "call fastcc void @"pgconv64<16u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:205]   --->   Operation 1478 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 18> <Delay = 4.27>
ST_49 : Operation 1479 [2/2] (4.27ns)   --->   "call fastcc void @"fill_fm_buf_bn<16u>"(i3 %row26_0, i3 %col27_0)" [ResNet/net_hls.cc:216]   --->   Operation 1479 'call' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 19> <Delay = 0.00>
ST_50 : Operation 1480 [1/2] (0.00ns)   --->   "call fastcc void @"fill_fm_buf_bn<16u>"(i3 %row26_0, i3 %col27_0)" [ResNet/net_hls.cc:216]   --->   Operation 1480 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 1481 [1/1] (0.00ns)   --->   "br label %.preheader531" [ResNet/net_hls.cc:188]   --->   Operation 1481 'br' <Predicate = true> <Delay = 0.00>

State 51 <SV = 8> <Delay = 1.02>
ST_51 : Operation 1482 [1/1] (0.00ns)   --->   "%row28_0 = phi i3 [ %row_5, %.preheader530.loopexit ], [ 0, %.preheader530.preheader ]"   --->   Operation 1482 'phi' 'row28_0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1483 [1/1] (0.69ns)   --->   "%icmp_ln229 = icmp eq i3 %row28_0, -4" [ResNet/net_hls.cc:229]   --->   Operation 1483 'icmp' 'icmp_ln229' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1484 [1/1] (0.00ns)   --->   "%empty_493 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 1484 'speclooptripcount' 'empty_493' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1485 [1/1] (0.74ns)   --->   "%row_5 = add i3 %row28_0, 1" [ResNet/net_hls.cc:229]   --->   Operation 1485 'add' 'row_5' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1486 [1/1] (0.00ns)   --->   "br i1 %icmp_ln229, label %.preheader528.preheader, label %.preheader529.preheader" [ResNet/net_hls.cc:229]   --->   Operation 1486 'br' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1487 [1/1] (0.75ns)   --->   "br label %.preheader529" [ResNet/net_hls.cc:230]   --->   Operation 1487 'br' <Predicate = (!icmp_ln229)> <Delay = 0.75>
ST_51 : Operation 1488 [1/1] (0.75ns)   --->   "br label %.preheader528" [ResNet/net_hls.cc:271]   --->   Operation 1488 'br' <Predicate = (icmp_ln229)> <Delay = 0.75>

State 52 <SV = 9> <Delay = 3.10>
ST_52 : Operation 1489 [1/1] (0.00ns)   --->   "%col29_0 = phi i3 [ %col_11, %4 ], [ 0, %.preheader529.preheader ]"   --->   Operation 1489 'phi' 'col29_0' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1490 [1/1] (0.69ns)   --->   "%icmp_ln230 = icmp eq i3 %col29_0, -4" [ResNet/net_hls.cc:230]   --->   Operation 1490 'icmp' 'icmp_ln230' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1491 [1/1] (0.00ns)   --->   "%empty_494 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 1491 'speclooptripcount' 'empty_494' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1492 [1/1] (0.74ns)   --->   "%col_11 = add i3 %col29_0, 1" [ResNet/net_hls.cc:230]   --->   Operation 1492 'add' 'col_11' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1493 [1/1] (0.00ns)   --->   "br i1 %icmp_ln230, label %.preheader530.loopexit, label %4" [ResNet/net_hls.cc:230]   --->   Operation 1493 'br' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1494 [2/2] (3.10ns)   --->   "call fastcc void @fill_fm_buf(i3 %row28_0, i3 %col29_0)" [ResNet/net_hls.cc:231]   --->   Operation 1494 'call' <Predicate = (!icmp_ln230)> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 1495 [1/1] (0.00ns)   --->   "br label %.preheader530"   --->   Operation 1495 'br' <Predicate = (icmp_ln230)> <Delay = 0.00>

State 53 <SV = 10> <Delay = 0.00>
ST_53 : Operation 1496 [1/2] (0.00ns)   --->   "call fastcc void @fill_fm_buf(i3 %row28_0, i3 %col29_0)" [ResNet/net_hls.cc:231]   --->   Operation 1496 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 11> <Delay = 2.47>
ST_54 : Operation 1497 [2/2] (2.47ns)   --->   "call fastcc void @"pgconv64<16u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:232]   --->   Operation 1497 'call' <Predicate = true> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 12> <Delay = 0.00>
ST_55 : Operation 1498 [1/2] (0.00ns)   --->   "call fastcc void @"pgconv64<16u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:232]   --->   Operation 1498 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 13> <Delay = 4.27>
ST_56 : Operation 1499 [2/2] (4.27ns)   --->   "call fastcc void @"fill_fm_buf_bn<16u>"(i3 %row28_0, i3 %col29_0)" [ResNet/net_hls.cc:243]   --->   Operation 1499 'call' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 14> <Delay = 0.00>
ST_57 : Operation 1500 [1/2] (0.00ns)   --->   "call fastcc void @"fill_fm_buf_bn<16u>"(i3 %row28_0, i3 %col29_0)" [ResNet/net_hls.cc:243]   --->   Operation 1500 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 15> <Delay = 3.10>
ST_58 : Operation 1501 [2/2] (3.10ns)   --->   "call fastcc void @fill_fm_buf(i3 %row28_0, i3 %col29_0)" [ResNet/net_hls.cc:246]   --->   Operation 1501 'call' <Predicate = true> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 16> <Delay = 0.00>
ST_59 : Operation 1502 [1/2] (0.00ns)   --->   "call fastcc void @fill_fm_buf(i3 %row28_0, i3 %col29_0)" [ResNet/net_hls.cc:246]   --->   Operation 1502 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 17> <Delay = 2.47>
ST_60 : Operation 1503 [2/2] (2.47ns)   --->   "call fastcc void @"pgconv64<16u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:247]   --->   Operation 1503 'call' <Predicate = true> <Delay = 2.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 18> <Delay = 0.00>
ST_61 : Operation 1504 [1/2] (0.00ns)   --->   "call fastcc void @"pgconv64<16u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:247]   --->   Operation 1504 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 19> <Delay = 4.27>
ST_62 : Operation 1505 [2/2] (4.27ns)   --->   "call fastcc void @"fill_fm_buf_bn<16u>"(i3 %row28_0, i3 %col29_0)" [ResNet/net_hls.cc:258]   --->   Operation 1505 'call' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 20> <Delay = 0.00>
ST_63 : Operation 1506 [1/2] (0.00ns)   --->   "call fastcc void @"fill_fm_buf_bn<16u>"(i3 %row28_0, i3 %col29_0)" [ResNet/net_hls.cc:258]   --->   Operation 1506 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 1507 [1/1] (0.00ns)   --->   "br label %.preheader529" [ResNet/net_hls.cc:230]   --->   Operation 1507 'br' <Predicate = true> <Delay = 0.00>

State 64 <SV = 9> <Delay = 0.84>
ST_64 : Operation 1508 [1/1] (0.00ns)   --->   "%cio_0 = phi i2 [ %cio, %.preheader528.loopexit ], [ 0, %.preheader528.preheader ]"   --->   Operation 1508 'phi' 'cio_0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1509 [1/1] (0.51ns)   --->   "%icmp_ln271 = icmp eq i2 %cio_0, -2" [ResNet/net_hls.cc:271]   --->   Operation 1509 'icmp' 'icmp_ln271' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1510 [1/1] (0.00ns)   --->   "%empty_495 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 1510 'speclooptripcount' 'empty_495' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1511 [1/1] (0.62ns)   --->   "%cio = add i2 %cio_0, 1" [ResNet/net_hls.cc:271]   --->   Operation 1511 'add' 'cio' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1512 [1/1] (0.00ns)   --->   "br i1 %icmp_ln271, label %.preheader522.preheader, label %.preheader527.preheader" [ResNet/net_hls.cc:271]   --->   Operation 1512 'br' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1513 [1/1] (0.75ns)   --->   "br label %.preheader527" [ResNet/net_hls.cc:272]   --->   Operation 1513 'br' <Predicate = (!icmp_ln271)> <Delay = 0.75>
ST_64 : Operation 1514 [1/1] (0.75ns)   --->   "br label %.preheader522" [ResNet/net_hls.cc:300]   --->   Operation 1514 'br' <Predicate = (icmp_ln271)> <Delay = 0.75>

State 65 <SV = 10> <Delay = 0.84>
ST_65 : Operation 1515 [1/1] (0.00ns)   --->   "%row30_0 = phi i2 [ %row_7, %.preheader527.loopexit ], [ 0, %.preheader527.preheader ]"   --->   Operation 1515 'phi' 'row30_0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1516 [1/1] (0.51ns)   --->   "%icmp_ln272 = icmp eq i2 %row30_0, -2" [ResNet/net_hls.cc:272]   --->   Operation 1516 'icmp' 'icmp_ln272' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1517 [1/1] (0.00ns)   --->   "%empty_496 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 1517 'speclooptripcount' 'empty_496' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1518 [1/1] (0.62ns)   --->   "%row_7 = add i2 %row30_0, 1" [ResNet/net_hls.cc:272]   --->   Operation 1518 'add' 'row_7' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1519 [1/1] (0.00ns)   --->   "br i1 %icmp_ln272, label %.preheader528.loopexit, label %.preheader526.preheader" [ResNet/net_hls.cc:272]   --->   Operation 1519 'br' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1520 [1/1] (0.00ns)   --->   "%shl_ln277 = shl i2 %row30_0, 1" [ResNet/net_hls.cc:277]   --->   Operation 1520 'shl' 'shl_ln277' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_65 : Operation 1521 [1/1] (0.75ns)   --->   "br label %.preheader526" [ResNet/net_hls.cc:273]   --->   Operation 1521 'br' <Predicate = (!icmp_ln272)> <Delay = 0.75>
ST_65 : Operation 1522 [1/1] (0.00ns)   --->   "br label %.preheader528"   --->   Operation 1522 'br' <Predicate = (icmp_ln272)> <Delay = 0.00>

State 66 <SV = 11> <Delay = 0.84>
ST_66 : Operation 1523 [1/1] (0.00ns)   --->   "%col31_0 = phi i2 [ %col_14, %.preheader525.1 ], [ 0, %.preheader526.preheader ]"   --->   Operation 1523 'phi' 'col31_0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1524 [1/1] (0.51ns)   --->   "%icmp_ln273 = icmp eq i2 %col31_0, -2" [ResNet/net_hls.cc:273]   --->   Operation 1524 'icmp' 'icmp_ln273' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1525 [1/1] (0.00ns)   --->   "%empty_497 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 1525 'speclooptripcount' 'empty_497' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1526 [1/1] (0.62ns)   --->   "%col_14 = add i2 %col31_0, 1" [ResNet/net_hls.cc:273]   --->   Operation 1526 'add' 'col_14' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1527 [1/1] (0.00ns)   --->   "br i1 %icmp_ln273, label %.preheader527.loopexit, label %.preheader525.preheader" [ResNet/net_hls.cc:273]   --->   Operation 1527 'br' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1528 [1/1] (0.00ns)   --->   "%shl_ln277_1 = shl i2 %col31_0, 1" [ResNet/net_hls.cc:277]   --->   Operation 1528 'shl' 'shl_ln277_1' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_66 : Operation 1529 [1/1] (0.75ns)   --->   "br label %.preheader524.0" [ResNet/net_hls.cc:275]   --->   Operation 1529 'br' <Predicate = (!icmp_ln273)> <Delay = 0.75>
ST_66 : Operation 1530 [1/1] (0.00ns)   --->   "br label %.preheader527"   --->   Operation 1530 'br' <Predicate = (icmp_ln273)> <Delay = 0.00>

State 67 <SV = 12> <Delay = 3.37>
ST_67 : Operation 1531 [1/1] (0.00ns)   --->   "%row0_0_0 = phi i2 [ 0, %.preheader525.preheader ], [ %add_ln275, %.preheader524.0.loopexit ]" [ResNet/net_hls.cc:275]   --->   Operation 1531 'phi' 'row0_0_0' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1532 [1/1] (0.51ns)   --->   "%icmp_ln275 = icmp eq i2 %row0_0_0, -2" [ResNet/net_hls.cc:275]   --->   Operation 1532 'icmp' 'icmp_ln275' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1533 [1/1] (0.00ns)   --->   "%empty_498 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 1533 'speclooptripcount' 'empty_498' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1534 [1/1] (0.62ns)   --->   "%add_ln275 = add i2 %row0_0_0, 1" [ResNet/net_hls.cc:275]   --->   Operation 1534 'add' 'add_ln275' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1535 [1/1] (0.00ns)   --->   "br i1 %icmp_ln275, label %.preheader525.1, label %.preheader523.preheader.0" [ResNet/net_hls.cc:275]   --->   Operation 1535 'br' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1536 [1/1] (0.62ns)   --->   "%add_ln277 = add i2 %row0_0_0, %shl_ln277" [ResNet/net_hls.cc:277]   --->   Operation 1536 'add' 'add_ln277' <Predicate = (!icmp_ln275)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1537 [1/1] (0.00ns)   --->   "%zext_ln277 = zext i2 %add_ln277 to i3" [ResNet/net_hls.cc:277]   --->   Operation 1537 'zext' 'zext_ln277' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_67 : Operation 1538 [1/1] (0.75ns)   --->   "br label %.preheader523.0" [ResNet/net_hls.cc:276]   --->   Operation 1538 'br' <Predicate = (!icmp_ln275)> <Delay = 0.75>
ST_67 : Operation 1539 [2/2] (3.37ns)   --->   "call fastcc void @"fill_fm_buf_bn<32u>"(i2 %row30_0, i2 %col31_0, i2 0)" [ResNet/net_hls.cc:294]   --->   Operation 1539 'call' <Predicate = (icmp_ln275)> <Delay = 3.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 13> <Delay = 3.72>
ST_68 : Operation 1540 [1/1] (0.00ns)   --->   "%col0_0_0 = phi i2 [ %add_ln276, %5 ], [ 0, %.preheader523.preheader.0 ]" [ResNet/net_hls.cc:276]   --->   Operation 1540 'phi' 'col0_0_0' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1541 [1/1] (0.51ns)   --->   "%icmp_ln276 = icmp eq i2 %col0_0_0, -2" [ResNet/net_hls.cc:276]   --->   Operation 1541 'icmp' 'icmp_ln276' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1542 [1/1] (0.00ns)   --->   "%empty_499 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 1542 'speclooptripcount' 'empty_499' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1543 [1/1] (0.62ns)   --->   "%add_ln276 = add i2 %col0_0_0, 1" [ResNet/net_hls.cc:276]   --->   Operation 1543 'add' 'add_ln276' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1544 [1/1] (0.00ns)   --->   "br i1 %icmp_ln276, label %.preheader524.0.loopexit, label %5" [ResNet/net_hls.cc:276]   --->   Operation 1544 'br' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1545 [1/1] (0.62ns)   --->   "%add_ln277_1 = add i2 %col0_0_0, %shl_ln277_1" [ResNet/net_hls.cc:277]   --->   Operation 1545 'add' 'add_ln277_1' <Predicate = (!icmp_ln276)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1546 [1/1] (0.00ns)   --->   "%zext_ln277_1 = zext i2 %add_ln277_1 to i3" [ResNet/net_hls.cc:277]   --->   Operation 1546 'zext' 'zext_ln277_1' <Predicate = (!icmp_ln276)> <Delay = 0.00>
ST_68 : Operation 1547 [2/2] (3.10ns)   --->   "call fastcc void @fill_fm_buf(i3 %zext_ln277, i3 %zext_ln277_1)" [ResNet/net_hls.cc:277]   --->   Operation 1547 'call' <Predicate = (!icmp_ln276)> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 1548 [1/1] (0.00ns)   --->   "br label %.preheader524.0"   --->   Operation 1548 'br' <Predicate = (icmp_ln276)> <Delay = 0.00>

State 69 <SV = 14> <Delay = 0.00>
ST_69 : Operation 1549 [1/2] (0.00ns)   --->   "call fastcc void @fill_fm_buf(i3 %zext_ln277, i3 %zext_ln277_1)" [ResNet/net_hls.cc:277]   --->   Operation 1549 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 15> <Delay = 1.73>
ST_70 : Operation 1550 [2/2] (1.73ns)   --->   "call fastcc void @"pgconv64s2<16u>"([100 x i64]* @input_buf_V_1, i2 %row0_0_0, i2 %col0_0_0, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:278]   --->   Operation 1550 'call' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 16> <Delay = 0.00>
ST_71 : Operation 1551 [1/2] (0.00ns)   --->   "call fastcc void @"pgconv64s2<16u>"([100 x i64]* @input_buf_V_1, i2 %row0_0_0, i2 %col0_0_0, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:278]   --->   Operation 1551 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_71 : Operation 1552 [1/1] (0.00ns)   --->   "br label %.preheader523.0" [ResNet/net_hls.cc:276]   --->   Operation 1552 'br' <Predicate = true> <Delay = 0.00>

State 72 <SV = 13> <Delay = 0.00>
ST_72 : Operation 1553 [1/2] (0.00ns)   --->   "call fastcc void @"fill_fm_buf_bn<32u>"(i2 %row30_0, i2 %col31_0, i2 0)" [ResNet/net_hls.cc:294]   --->   Operation 1553 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_72 : Operation 1554 [1/1] (0.00ns)   --->   "br label %.preheader526" [ResNet/net_hls.cc:273]   --->   Operation 1554 'br' <Predicate = true> <Delay = 0.00>

State 73 <SV = 10> <Delay = 0.84>
ST_73 : Operation 1555 [1/1] (0.00ns)   --->   "%row33_0 = phi i2 [ %row_6, %.preheader522.loopexit ], [ 0, %.preheader522.preheader ]"   --->   Operation 1555 'phi' 'row33_0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1556 [1/1] (0.51ns)   --->   "%icmp_ln300 = icmp eq i2 %row33_0, -2" [ResNet/net_hls.cc:300]   --->   Operation 1556 'icmp' 'icmp_ln300' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1557 [1/1] (0.00ns)   --->   "%empty_500 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 1557 'speclooptripcount' 'empty_500' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1558 [1/1] (0.62ns)   --->   "%row_6 = add i2 %row33_0, 1" [ResNet/net_hls.cc:300]   --->   Operation 1558 'add' 'row_6' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1559 [1/1] (0.00ns)   --->   "br i1 %icmp_ln300, label %.preheader519.preheader, label %.preheader521.preheader" [ResNet/net_hls.cc:300]   --->   Operation 1559 'br' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1560 [1/1] (0.00ns)   --->   "%zext_ln302 = zext i2 %row33_0 to i3" [ResNet/net_hls.cc:302]   --->   Operation 1560 'zext' 'zext_ln302' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_73 : Operation 1561 [1/1] (0.75ns)   --->   "br label %.preheader521" [ResNet/net_hls.cc:301]   --->   Operation 1561 'br' <Predicate = (!icmp_ln300)> <Delay = 0.75>
ST_73 : Operation 1562 [1/1] (0.75ns)   --->   "br label %.preheader519" [ResNet/net_hls.cc:332]   --->   Operation 1562 'br' <Predicate = (icmp_ln300)> <Delay = 0.75>

State 74 <SV = 11> <Delay = 3.10>
ST_74 : Operation 1563 [1/1] (0.00ns)   --->   "%col34_0 = phi i2 [ 0, %.preheader521.preheader ], [ %col_12, %.preheader521.loopexit ]"   --->   Operation 1563 'phi' 'col34_0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1564 [1/1] (0.51ns)   --->   "%icmp_ln301 = icmp eq i2 %col34_0, -2" [ResNet/net_hls.cc:301]   --->   Operation 1564 'icmp' 'icmp_ln301' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1565 [1/1] (0.00ns)   --->   "%empty_501 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 1565 'speclooptripcount' 'empty_501' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1566 [1/1] (0.62ns)   --->   "%col_12 = add i2 %col34_0, 1" [ResNet/net_hls.cc:301]   --->   Operation 1566 'add' 'col_12' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1567 [1/1] (0.00ns)   --->   "br i1 %icmp_ln301, label %.preheader522.loopexit, label %6" [ResNet/net_hls.cc:301]   --->   Operation 1567 'br' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1568 [1/1] (0.00ns)   --->   "%zext_ln302_1 = zext i2 %col34_0 to i3" [ResNet/net_hls.cc:302]   --->   Operation 1568 'zext' 'zext_ln302_1' <Predicate = (!icmp_ln301)> <Delay = 0.00>
ST_74 : Operation 1569 [2/2] (3.10ns)   --->   "call fastcc void @fill_fm_buf(i3 %zext_ln302, i3 %zext_ln302_1)" [ResNet/net_hls.cc:302]   --->   Operation 1569 'call' <Predicate = (!icmp_ln301)> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_74 : Operation 1570 [1/1] (0.00ns)   --->   "br label %.preheader522"   --->   Operation 1570 'br' <Predicate = (icmp_ln301)> <Delay = 0.00>

State 75 <SV = 12> <Delay = 0.75>
ST_75 : Operation 1571 [1/2] (0.00ns)   --->   "call fastcc void @fill_fm_buf(i3 %zext_ln302, i3 %zext_ln302_1)" [ResNet/net_hls.cc:302]   --->   Operation 1571 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_75 : Operation 1572 [1/1] (0.75ns)   --->   "br label %7" [ResNet/net_hls.cc:303]   --->   Operation 1572 'br' <Predicate = true> <Delay = 0.75>

State 76 <SV = 13> <Delay = 0.84>
ST_76 : Operation 1573 [1/1] (0.00ns)   --->   "%coo_0 = phi i2 [ 0, %6 ], [ %coo, %9 ]"   --->   Operation 1573 'phi' 'coo_0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1574 [1/1] (0.51ns)   --->   "%icmp_ln303 = icmp eq i2 %coo_0, -2" [ResNet/net_hls.cc:303]   --->   Operation 1574 'icmp' 'icmp_ln303' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1575 [1/1] (0.00ns)   --->   "%empty_502 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 1575 'speclooptripcount' 'empty_502' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1576 [1/1] (0.62ns)   --->   "%coo = add i2 %coo_0, 1" [ResNet/net_hls.cc:303]   --->   Operation 1576 'add' 'coo' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1577 [1/1] (0.00ns)   --->   "br i1 %icmp_ln303, label %.preheader521.loopexit, label %.preheader520.preheader" [ResNet/net_hls.cc:303]   --->   Operation 1577 'br' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1578 [1/1] (0.75ns)   --->   "br label %.preheader520" [ResNet/net_hls.cc:304]   --->   Operation 1578 'br' <Predicate = (!icmp_ln303)> <Delay = 0.75>
ST_76 : Operation 1579 [1/1] (0.00ns)   --->   "br label %.preheader521"   --->   Operation 1579 'br' <Predicate = (icmp_ln303)> <Delay = 0.00>

State 77 <SV = 14> <Delay = 3.37>
ST_77 : Operation 1580 [1/1] (0.00ns)   --->   "%coi_0 = phi i2 [ %coi, %8 ], [ 0, %.preheader520.preheader ]"   --->   Operation 1580 'phi' 'coi_0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1581 [1/1] (0.51ns)   --->   "%icmp_ln304 = icmp eq i2 %coi_0, -2" [ResNet/net_hls.cc:304]   --->   Operation 1581 'icmp' 'icmp_ln304' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1582 [1/1] (0.00ns)   --->   "%empty_503 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 1582 'speclooptripcount' 'empty_503' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1583 [1/1] (0.62ns)   --->   "%coi = add i2 %coi_0, 1" [ResNet/net_hls.cc:304]   --->   Operation 1583 'add' 'coi' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1584 [1/1] (0.00ns)   --->   "br i1 %icmp_ln304, label %9, label %8" [ResNet/net_hls.cc:304]   --->   Operation 1584 'br' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1585 [2/2] (2.04ns)   --->   "call fastcc void @"pgconv64<32u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:305]   --->   Operation 1585 'call' <Predicate = (!icmp_ln304)> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 1586 [2/2] (3.37ns)   --->   "call fastcc void @"fill_fm_buf_bn<32u>"(i2 %row33_0, i2 %col34_0, i2 %coo_0)" [ResNet/net_hls.cc:317]   --->   Operation 1586 'call' <Predicate = (icmp_ln304)> <Delay = 3.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 15> <Delay = 0.00>
ST_78 : Operation 1587 [1/2] (0.00ns)   --->   "call fastcc void @"pgconv64<32u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:305]   --->   Operation 1587 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_78 : Operation 1588 [1/1] (0.00ns)   --->   "br label %.preheader520" [ResNet/net_hls.cc:304]   --->   Operation 1588 'br' <Predicate = true> <Delay = 0.00>

State 79 <SV = 15> <Delay = 0.00>
ST_79 : Operation 1589 [1/2] (0.00ns)   --->   "call fastcc void @"fill_fm_buf_bn<32u>"(i2 %row33_0, i2 %col34_0, i2 %coo_0)" [ResNet/net_hls.cc:317]   --->   Operation 1589 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 1590 [1/1] (0.00ns)   --->   "br label %7" [ResNet/net_hls.cc:303]   --->   Operation 1590 'br' <Predicate = true> <Delay = 0.00>

State 80 <SV = 11> <Delay = 0.84>
ST_80 : Operation 1591 [1/1] (0.00ns)   --->   "%row35_0 = phi i2 [ %row_8, %.preheader519.loopexit ], [ 0, %.preheader519.preheader ]"   --->   Operation 1591 'phi' 'row35_0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1592 [1/1] (0.51ns)   --->   "%icmp_ln332 = icmp eq i2 %row35_0, -2" [ResNet/net_hls.cc:332]   --->   Operation 1592 'icmp' 'icmp_ln332' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1593 [1/1] (0.00ns)   --->   "%empty_504 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 1593 'speclooptripcount' 'empty_504' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1594 [1/1] (0.62ns)   --->   "%row_8 = add i2 %row35_0, 1" [ResNet/net_hls.cc:332]   --->   Operation 1594 'add' 'row_8' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1595 [1/1] (0.00ns)   --->   "br i1 %icmp_ln332, label %.preheader515.preheader, label %.preheader518.preheader" [ResNet/net_hls.cc:332]   --->   Operation 1595 'br' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1596 [1/1] (0.00ns)   --->   "%zext_ln334 = zext i2 %row35_0 to i3" [ResNet/net_hls.cc:334]   --->   Operation 1596 'zext' 'zext_ln334' <Predicate = (!icmp_ln332)> <Delay = 0.00>
ST_80 : Operation 1597 [1/1] (0.75ns)   --->   "br label %.preheader518" [ResNet/net_hls.cc:333]   --->   Operation 1597 'br' <Predicate = (!icmp_ln332)> <Delay = 0.75>
ST_80 : Operation 1598 [1/1] (0.75ns)   --->   "br label %.preheader515" [ResNet/net_hls.cc:382]   --->   Operation 1598 'br' <Predicate = (icmp_ln332)> <Delay = 0.75>

State 81 <SV = 12> <Delay = 3.10>
ST_81 : Operation 1599 [1/1] (0.00ns)   --->   "%col36_0 = phi i2 [ 0, %.preheader518.preheader ], [ %col_13, %.preheader518.loopexit ]"   --->   Operation 1599 'phi' 'col36_0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1600 [1/1] (0.51ns)   --->   "%icmp_ln333 = icmp eq i2 %col36_0, -2" [ResNet/net_hls.cc:333]   --->   Operation 1600 'icmp' 'icmp_ln333' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1601 [1/1] (0.00ns)   --->   "%empty_505 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 1601 'speclooptripcount' 'empty_505' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1602 [1/1] (0.62ns)   --->   "%col_13 = add i2 %col36_0, 1" [ResNet/net_hls.cc:333]   --->   Operation 1602 'add' 'col_13' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1603 [1/1] (0.00ns)   --->   "br i1 %icmp_ln333, label %.preheader519.loopexit, label %10" [ResNet/net_hls.cc:333]   --->   Operation 1603 'br' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1604 [1/1] (0.00ns)   --->   "%zext_ln334_1 = zext i2 %col36_0 to i3" [ResNet/net_hls.cc:334]   --->   Operation 1604 'zext' 'zext_ln334_1' <Predicate = (!icmp_ln333)> <Delay = 0.00>
ST_81 : Operation 1605 [2/2] (3.10ns)   --->   "call fastcc void @fill_fm_buf(i3 %zext_ln334, i3 %zext_ln334_1)" [ResNet/net_hls.cc:334]   --->   Operation 1605 'call' <Predicate = (!icmp_ln333)> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_81 : Operation 1606 [1/1] (0.00ns)   --->   "br label %.preheader519"   --->   Operation 1606 'br' <Predicate = (icmp_ln333)> <Delay = 0.00>

State 82 <SV = 13> <Delay = 0.75>
ST_82 : Operation 1607 [1/2] (0.00ns)   --->   "call fastcc void @fill_fm_buf(i3 %zext_ln334, i3 %zext_ln334_1)" [ResNet/net_hls.cc:334]   --->   Operation 1607 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 1608 [1/1] (0.75ns)   --->   "br label %11" [ResNet/net_hls.cc:335]   --->   Operation 1608 'br' <Predicate = true> <Delay = 0.75>

State 83 <SV = 14> <Delay = 3.10>
ST_83 : Operation 1609 [1/1] (0.00ns)   --->   "%cio37_0 = phi i2 [ 0, %10 ], [ %cio_2, %13 ]"   --->   Operation 1609 'phi' 'cio37_0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1610 [1/1] (0.51ns)   --->   "%icmp_ln335 = icmp eq i2 %cio37_0, -2" [ResNet/net_hls.cc:335]   --->   Operation 1610 'icmp' 'icmp_ln335' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1611 [1/1] (0.00ns)   --->   "%empty_506 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 1611 'speclooptripcount' 'empty_506' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1612 [1/1] (0.62ns)   --->   "%cio_2 = add i2 %cio37_0, 1" [ResNet/net_hls.cc:335]   --->   Operation 1612 'add' 'cio_2' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1613 [1/1] (0.00ns)   --->   "br i1 %icmp_ln335, label %14, label %.preheader517.preheader" [ResNet/net_hls.cc:335]   --->   Operation 1613 'br' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1614 [1/1] (0.75ns)   --->   "br label %.preheader517" [ResNet/net_hls.cc:336]   --->   Operation 1614 'br' <Predicate = (!icmp_ln335)> <Delay = 0.75>
ST_83 : Operation 1615 [2/2] (3.10ns)   --->   "call fastcc void @fill_fm_buf(i3 %zext_ln334, i3 %zext_ln334_1)" [ResNet/net_hls.cc:353]   --->   Operation 1615 'call' <Predicate = (icmp_ln335)> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 84 <SV = 15> <Delay = 3.37>
ST_84 : Operation 1616 [1/1] (0.00ns)   --->   "%cii38_0 = phi i2 [ %cii_1, %12 ], [ 0, %.preheader517.preheader ]"   --->   Operation 1616 'phi' 'cii38_0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1617 [1/1] (0.51ns)   --->   "%icmp_ln336 = icmp eq i2 %cii38_0, -2" [ResNet/net_hls.cc:336]   --->   Operation 1617 'icmp' 'icmp_ln336' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1618 [1/1] (0.00ns)   --->   "%empty_507 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 1618 'speclooptripcount' 'empty_507' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1619 [1/1] (0.62ns)   --->   "%cii_1 = add i2 %cii38_0, 1" [ResNet/net_hls.cc:336]   --->   Operation 1619 'add' 'cii_1' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1620 [1/1] (0.00ns)   --->   "br i1 %icmp_ln336, label %13, label %12" [ResNet/net_hls.cc:336]   --->   Operation 1620 'br' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1621 [2/2] (2.04ns)   --->   "call fastcc void @"pgconv64<32u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:337]   --->   Operation 1621 'call' <Predicate = (!icmp_ln336)> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_84 : Operation 1622 [2/2] (3.37ns)   --->   "call fastcc void @"fill_fm_buf_bn<32u>"(i2 %row35_0, i2 %col36_0, i2 %cio37_0)" [ResNet/net_hls.cc:349]   --->   Operation 1622 'call' <Predicate = (icmp_ln336)> <Delay = 3.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 85 <SV = 16> <Delay = 0.00>
ST_85 : Operation 1623 [1/2] (0.00ns)   --->   "call fastcc void @"pgconv64<32u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:337]   --->   Operation 1623 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_85 : Operation 1624 [1/1] (0.00ns)   --->   "br label %.preheader517" [ResNet/net_hls.cc:336]   --->   Operation 1624 'br' <Predicate = true> <Delay = 0.00>

State 86 <SV = 16> <Delay = 0.00>
ST_86 : Operation 1625 [1/2] (0.00ns)   --->   "call fastcc void @"fill_fm_buf_bn<32u>"(i2 %row35_0, i2 %col36_0, i2 %cio37_0)" [ResNet/net_hls.cc:349]   --->   Operation 1625 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_86 : Operation 1626 [1/1] (0.00ns)   --->   "br label %11" [ResNet/net_hls.cc:335]   --->   Operation 1626 'br' <Predicate = true> <Delay = 0.00>

State 87 <SV = 15> <Delay = 0.75>
ST_87 : Operation 1627 [1/2] (0.00ns)   --->   "call fastcc void @fill_fm_buf(i3 %zext_ln334, i3 %zext_ln334_1)" [ResNet/net_hls.cc:353]   --->   Operation 1627 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_87 : Operation 1628 [1/1] (0.75ns)   --->   "br label %15" [ResNet/net_hls.cc:354]   --->   Operation 1628 'br' <Predicate = true> <Delay = 0.75>

State 88 <SV = 16> <Delay = 0.84>
ST_88 : Operation 1629 [1/1] (0.00ns)   --->   "%coo39_0 = phi i2 [ 0, %14 ], [ %coo_1, %17 ]"   --->   Operation 1629 'phi' 'coo39_0' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1630 [1/1] (0.51ns)   --->   "%icmp_ln354 = icmp eq i2 %coo39_0, -2" [ResNet/net_hls.cc:354]   --->   Operation 1630 'icmp' 'icmp_ln354' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1631 [1/1] (0.00ns)   --->   "%empty_508 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 1631 'speclooptripcount' 'empty_508' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1632 [1/1] (0.62ns)   --->   "%coo_1 = add i2 %coo39_0, 1" [ResNet/net_hls.cc:354]   --->   Operation 1632 'add' 'coo_1' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1633 [1/1] (0.00ns)   --->   "br i1 %icmp_ln354, label %.preheader518.loopexit, label %.preheader516.preheader" [ResNet/net_hls.cc:354]   --->   Operation 1633 'br' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1634 [1/1] (0.75ns)   --->   "br label %.preheader516" [ResNet/net_hls.cc:355]   --->   Operation 1634 'br' <Predicate = (!icmp_ln354)> <Delay = 0.75>
ST_88 : Operation 1635 [1/1] (0.00ns)   --->   "br label %.preheader518"   --->   Operation 1635 'br' <Predicate = (icmp_ln354)> <Delay = 0.00>

State 89 <SV = 17> <Delay = 3.37>
ST_89 : Operation 1636 [1/1] (0.00ns)   --->   "%coi40_0 = phi i2 [ %coi_1, %16 ], [ 0, %.preheader516.preheader ]"   --->   Operation 1636 'phi' 'coi40_0' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1637 [1/1] (0.51ns)   --->   "%icmp_ln355 = icmp eq i2 %coi40_0, -2" [ResNet/net_hls.cc:355]   --->   Operation 1637 'icmp' 'icmp_ln355' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1638 [1/1] (0.00ns)   --->   "%empty_509 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 1638 'speclooptripcount' 'empty_509' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1639 [1/1] (0.62ns)   --->   "%coi_1 = add i2 %coi40_0, 1" [ResNet/net_hls.cc:355]   --->   Operation 1639 'add' 'coi_1' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1640 [1/1] (0.00ns)   --->   "br i1 %icmp_ln355, label %17, label %16" [ResNet/net_hls.cc:355]   --->   Operation 1640 'br' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1641 [2/2] (2.04ns)   --->   "call fastcc void @"pgconv64<32u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:356]   --->   Operation 1641 'call' <Predicate = (!icmp_ln355)> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_89 : Operation 1642 [2/2] (3.37ns)   --->   "call fastcc void @"fill_fm_buf_bn<32u>"(i2 %row35_0, i2 %col36_0, i2 %coo39_0)" [ResNet/net_hls.cc:368]   --->   Operation 1642 'call' <Predicate = (icmp_ln355)> <Delay = 3.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 18> <Delay = 0.00>
ST_90 : Operation 1643 [1/2] (0.00ns)   --->   "call fastcc void @"pgconv64<32u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:356]   --->   Operation 1643 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_90 : Operation 1644 [1/1] (0.00ns)   --->   "br label %.preheader516" [ResNet/net_hls.cc:355]   --->   Operation 1644 'br' <Predicate = true> <Delay = 0.00>

State 91 <SV = 18> <Delay = 0.00>
ST_91 : Operation 1645 [1/2] (0.00ns)   --->   "call fastcc void @"fill_fm_buf_bn<32u>"(i2 %row35_0, i2 %col36_0, i2 %coo39_0)" [ResNet/net_hls.cc:368]   --->   Operation 1645 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_91 : Operation 1646 [1/1] (0.00ns)   --->   "br label %15" [ResNet/net_hls.cc:354]   --->   Operation 1646 'br' <Predicate = true> <Delay = 0.00>

State 92 <SV = 12> <Delay = 0.84>
ST_92 : Operation 1647 [1/1] (0.00ns)   --->   "%row41_0 = phi i2 [ %row_9, %.preheader515.loopexit ], [ 0, %.preheader515.preheader ]"   --->   Operation 1647 'phi' 'row41_0' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1648 [1/1] (0.51ns)   --->   "%icmp_ln382 = icmp eq i2 %row41_0, -2" [ResNet/net_hls.cc:382]   --->   Operation 1648 'icmp' 'icmp_ln382' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1649 [1/1] (0.00ns)   --->   "%empty_510 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 1649 'speclooptripcount' 'empty_510' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1650 [1/1] (0.62ns)   --->   "%row_9 = add i2 %row41_0, 1" [ResNet/net_hls.cc:382]   --->   Operation 1650 'add' 'row_9' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1651 [1/1] (0.00ns)   --->   "br i1 %icmp_ln382, label %.preheader511.preheader, label %.preheader514.preheader" [ResNet/net_hls.cc:382]   --->   Operation 1651 'br' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1652 [1/1] (0.00ns)   --->   "%zext_ln384 = zext i2 %row41_0 to i3" [ResNet/net_hls.cc:384]   --->   Operation 1652 'zext' 'zext_ln384' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_92 : Operation 1653 [1/1] (0.75ns)   --->   "br label %.preheader514" [ResNet/net_hls.cc:383]   --->   Operation 1653 'br' <Predicate = (!icmp_ln382)> <Delay = 0.75>
ST_92 : Operation 1654 [1/1] (0.75ns)   --->   "br label %.preheader511" [ResNet/net_hls.cc:432]   --->   Operation 1654 'br' <Predicate = (icmp_ln382)> <Delay = 0.75>

State 93 <SV = 13> <Delay = 3.10>
ST_93 : Operation 1655 [1/1] (0.00ns)   --->   "%col42_0 = phi i2 [ 0, %.preheader514.preheader ], [ %col_15, %.preheader514.loopexit ]"   --->   Operation 1655 'phi' 'col42_0' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1656 [1/1] (0.51ns)   --->   "%icmp_ln383 = icmp eq i2 %col42_0, -2" [ResNet/net_hls.cc:383]   --->   Operation 1656 'icmp' 'icmp_ln383' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1657 [1/1] (0.00ns)   --->   "%empty_511 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 1657 'speclooptripcount' 'empty_511' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1658 [1/1] (0.62ns)   --->   "%col_15 = add i2 %col42_0, 1" [ResNet/net_hls.cc:383]   --->   Operation 1658 'add' 'col_15' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1659 [1/1] (0.00ns)   --->   "br i1 %icmp_ln383, label %.preheader515.loopexit, label %18" [ResNet/net_hls.cc:383]   --->   Operation 1659 'br' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1660 [1/1] (0.00ns)   --->   "%zext_ln384_1 = zext i2 %col42_0 to i3" [ResNet/net_hls.cc:384]   --->   Operation 1660 'zext' 'zext_ln384_1' <Predicate = (!icmp_ln383)> <Delay = 0.00>
ST_93 : Operation 1661 [2/2] (3.10ns)   --->   "call fastcc void @fill_fm_buf(i3 %zext_ln384, i3 %zext_ln384_1)" [ResNet/net_hls.cc:384]   --->   Operation 1661 'call' <Predicate = (!icmp_ln383)> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_93 : Operation 1662 [1/1] (0.00ns)   --->   "br label %.preheader515"   --->   Operation 1662 'br' <Predicate = (icmp_ln383)> <Delay = 0.00>

State 94 <SV = 14> <Delay = 0.75>
ST_94 : Operation 1663 [1/2] (0.00ns)   --->   "call fastcc void @fill_fm_buf(i3 %zext_ln384, i3 %zext_ln384_1)" [ResNet/net_hls.cc:384]   --->   Operation 1663 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_94 : Operation 1664 [1/1] (0.75ns)   --->   "br label %19" [ResNet/net_hls.cc:385]   --->   Operation 1664 'br' <Predicate = true> <Delay = 0.75>

State 95 <SV = 15> <Delay = 3.10>
ST_95 : Operation 1665 [1/1] (0.00ns)   --->   "%cio43_0 = phi i2 [ 0, %18 ], [ %cio_3, %21 ]"   --->   Operation 1665 'phi' 'cio43_0' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1666 [1/1] (0.51ns)   --->   "%icmp_ln385 = icmp eq i2 %cio43_0, -2" [ResNet/net_hls.cc:385]   --->   Operation 1666 'icmp' 'icmp_ln385' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1667 [1/1] (0.00ns)   --->   "%empty_512 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 1667 'speclooptripcount' 'empty_512' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1668 [1/1] (0.62ns)   --->   "%cio_3 = add i2 %cio43_0, 1" [ResNet/net_hls.cc:385]   --->   Operation 1668 'add' 'cio_3' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1669 [1/1] (0.00ns)   --->   "br i1 %icmp_ln385, label %22, label %.preheader513.preheader" [ResNet/net_hls.cc:385]   --->   Operation 1669 'br' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1670 [1/1] (0.75ns)   --->   "br label %.preheader513" [ResNet/net_hls.cc:386]   --->   Operation 1670 'br' <Predicate = (!icmp_ln385)> <Delay = 0.75>
ST_95 : Operation 1671 [2/2] (3.10ns)   --->   "call fastcc void @fill_fm_buf(i3 %zext_ln384, i3 %zext_ln384_1)" [ResNet/net_hls.cc:403]   --->   Operation 1671 'call' <Predicate = (icmp_ln385)> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 96 <SV = 16> <Delay = 3.37>
ST_96 : Operation 1672 [1/1] (0.00ns)   --->   "%cii44_0 = phi i2 [ %cii_2, %20 ], [ 0, %.preheader513.preheader ]"   --->   Operation 1672 'phi' 'cii44_0' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1673 [1/1] (0.51ns)   --->   "%icmp_ln386 = icmp eq i2 %cii44_0, -2" [ResNet/net_hls.cc:386]   --->   Operation 1673 'icmp' 'icmp_ln386' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1674 [1/1] (0.00ns)   --->   "%empty_513 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 1674 'speclooptripcount' 'empty_513' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1675 [1/1] (0.62ns)   --->   "%cii_2 = add i2 %cii44_0, 1" [ResNet/net_hls.cc:386]   --->   Operation 1675 'add' 'cii_2' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1676 [1/1] (0.00ns)   --->   "br i1 %icmp_ln386, label %21, label %20" [ResNet/net_hls.cc:386]   --->   Operation 1676 'br' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1677 [2/2] (2.04ns)   --->   "call fastcc void @"pgconv64<32u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:387]   --->   Operation 1677 'call' <Predicate = (!icmp_ln386)> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_96 : Operation 1678 [2/2] (3.37ns)   --->   "call fastcc void @"fill_fm_buf_bn<32u>"(i2 %row41_0, i2 %col42_0, i2 %cio43_0)" [ResNet/net_hls.cc:399]   --->   Operation 1678 'call' <Predicate = (icmp_ln386)> <Delay = 3.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 97 <SV = 17> <Delay = 0.00>
ST_97 : Operation 1679 [1/2] (0.00ns)   --->   "call fastcc void @"pgconv64<32u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:387]   --->   Operation 1679 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_97 : Operation 1680 [1/1] (0.00ns)   --->   "br label %.preheader513" [ResNet/net_hls.cc:386]   --->   Operation 1680 'br' <Predicate = true> <Delay = 0.00>

State 98 <SV = 17> <Delay = 0.00>
ST_98 : Operation 1681 [1/2] (0.00ns)   --->   "call fastcc void @"fill_fm_buf_bn<32u>"(i2 %row41_0, i2 %col42_0, i2 %cio43_0)" [ResNet/net_hls.cc:399]   --->   Operation 1681 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_98 : Operation 1682 [1/1] (0.00ns)   --->   "br label %19" [ResNet/net_hls.cc:385]   --->   Operation 1682 'br' <Predicate = true> <Delay = 0.00>

State 99 <SV = 16> <Delay = 0.75>
ST_99 : Operation 1683 [1/2] (0.00ns)   --->   "call fastcc void @fill_fm_buf(i3 %zext_ln384, i3 %zext_ln384_1)" [ResNet/net_hls.cc:403]   --->   Operation 1683 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_99 : Operation 1684 [1/1] (0.75ns)   --->   "br label %23" [ResNet/net_hls.cc:404]   --->   Operation 1684 'br' <Predicate = true> <Delay = 0.75>

State 100 <SV = 17> <Delay = 0.84>
ST_100 : Operation 1685 [1/1] (0.00ns)   --->   "%coo45_0 = phi i2 [ 0, %22 ], [ %coo_2, %25 ]"   --->   Operation 1685 'phi' 'coo45_0' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1686 [1/1] (0.51ns)   --->   "%icmp_ln404 = icmp eq i2 %coo45_0, -2" [ResNet/net_hls.cc:404]   --->   Operation 1686 'icmp' 'icmp_ln404' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1687 [1/1] (0.00ns)   --->   "%empty_514 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 1687 'speclooptripcount' 'empty_514' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1688 [1/1] (0.62ns)   --->   "%coo_2 = add i2 %coo45_0, 1" [ResNet/net_hls.cc:404]   --->   Operation 1688 'add' 'coo_2' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1689 [1/1] (0.00ns)   --->   "br i1 %icmp_ln404, label %.preheader514.loopexit, label %.preheader512.preheader" [ResNet/net_hls.cc:404]   --->   Operation 1689 'br' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1690 [1/1] (0.75ns)   --->   "br label %.preheader512" [ResNet/net_hls.cc:405]   --->   Operation 1690 'br' <Predicate = (!icmp_ln404)> <Delay = 0.75>
ST_100 : Operation 1691 [1/1] (0.00ns)   --->   "br label %.preheader514"   --->   Operation 1691 'br' <Predicate = (icmp_ln404)> <Delay = 0.00>

State 101 <SV = 18> <Delay = 3.37>
ST_101 : Operation 1692 [1/1] (0.00ns)   --->   "%coi46_0 = phi i2 [ %coi_2, %24 ], [ 0, %.preheader512.preheader ]"   --->   Operation 1692 'phi' 'coi46_0' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1693 [1/1] (0.51ns)   --->   "%icmp_ln405 = icmp eq i2 %coi46_0, -2" [ResNet/net_hls.cc:405]   --->   Operation 1693 'icmp' 'icmp_ln405' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1694 [1/1] (0.00ns)   --->   "%empty_515 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 1694 'speclooptripcount' 'empty_515' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1695 [1/1] (0.62ns)   --->   "%coi_2 = add i2 %coi46_0, 1" [ResNet/net_hls.cc:405]   --->   Operation 1695 'add' 'coi_2' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1696 [1/1] (0.00ns)   --->   "br i1 %icmp_ln405, label %25, label %24" [ResNet/net_hls.cc:405]   --->   Operation 1696 'br' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1697 [2/2] (2.04ns)   --->   "call fastcc void @"pgconv64<32u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:406]   --->   Operation 1697 'call' <Predicate = (!icmp_ln405)> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_101 : Operation 1698 [2/2] (3.37ns)   --->   "call fastcc void @"fill_fm_buf_bn<32u>"(i2 %row41_0, i2 %col42_0, i2 %coo45_0)" [ResNet/net_hls.cc:418]   --->   Operation 1698 'call' <Predicate = (icmp_ln405)> <Delay = 3.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 102 <SV = 19> <Delay = 0.00>
ST_102 : Operation 1699 [1/2] (0.00ns)   --->   "call fastcc void @"pgconv64<32u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:406]   --->   Operation 1699 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_102 : Operation 1700 [1/1] (0.00ns)   --->   "br label %.preheader512" [ResNet/net_hls.cc:405]   --->   Operation 1700 'br' <Predicate = true> <Delay = 0.00>

State 103 <SV = 19> <Delay = 0.00>
ST_103 : Operation 1701 [1/2] (0.00ns)   --->   "call fastcc void @"fill_fm_buf_bn<32u>"(i2 %row41_0, i2 %col42_0, i2 %coo45_0)" [ResNet/net_hls.cc:418]   --->   Operation 1701 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_103 : Operation 1702 [1/1] (0.00ns)   --->   "br label %23" [ResNet/net_hls.cc:404]   --->   Operation 1702 'br' <Predicate = true> <Delay = 0.00>

State 104 <SV = 13> <Delay = 3.10>
ST_104 : Operation 1703 [1/1] (0.00ns)   --->   "%cc = phi i3 [ %cio_1, %.preheader509.0.1 ], [ 0, %.preheader511.preheader ]"   --->   Operation 1703 'phi' 'cc' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1704 [1/1] (0.69ns)   --->   "%icmp_ln432 = icmp eq i3 %cc, -4" [ResNet/net_hls.cc:432]   --->   Operation 1704 'icmp' 'icmp_ln432' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1705 [1/1] (0.00ns)   --->   "%empty_516 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 1705 'speclooptripcount' 'empty_516' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1706 [1/1] (0.74ns)   --->   "%cio_1 = add i3 %cc, 1" [ResNet/net_hls.cc:432]   --->   Operation 1706 'add' 'cio_1' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1707 [1/1] (0.00ns)   --->   "br i1 %icmp_ln432, label %.preheader504.preheader.0, label %.preheader508.0.0.preheader" [ResNet/net_hls.cc:432]   --->   Operation 1707 'br' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1708 [1/1] (0.75ns)   --->   "br label %.preheader508.0.0" [ResNet/net_hls.cc:435]   --->   Operation 1708 'br' <Predicate = (!icmp_ln432)> <Delay = 0.75>
ST_104 : Operation 1709 [2/2] (3.10ns)   --->   "call fastcc void @fill_fm_buf(i3 0, i3 0)" [ResNet/net_hls.cc:468]   --->   Operation 1709 'call' <Predicate = (icmp_ln432)> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 105 <SV = 14> <Delay = 2.98>
ST_105 : Operation 1710 [1/1] (0.00ns)   --->   "%cii50_0_0_0 = phi i2 [ %add_ln435, %.preheader508.0.0.loopexit ], [ 0, %.preheader508.0.0.preheader ]" [ResNet/net_hls.cc:435]   --->   Operation 1710 'phi' 'cii50_0_0_0' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1711 [1/1] (0.51ns)   --->   "%icmp_ln435 = icmp eq i2 %cii50_0_0_0, -2" [ResNet/net_hls.cc:435]   --->   Operation 1711 'icmp' 'icmp_ln435' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1712 [1/1] (0.00ns)   --->   "%empty_517 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 1712 'speclooptripcount' 'empty_517' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1713 [1/1] (0.62ns)   --->   "%add_ln435 = add i2 %cii50_0_0_0, 1" [ResNet/net_hls.cc:435]   --->   Operation 1713 'add' 'add_ln435' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1714 [1/1] (0.00ns)   --->   "br i1 %icmp_ln435, label %.preheader509.0.1, label %.preheader507.0.0.preheader" [ResNet/net_hls.cc:435]   --->   Operation 1714 'br' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1715 [1/1] (0.75ns)   --->   "br label %.preheader507.0.0" [ResNet/net_hls.cc:436]   --->   Operation 1715 'br' <Predicate = (!icmp_ln435)> <Delay = 0.75>
ST_105 : Operation 1716 [2/2] (2.98ns)   --->   "call fastcc void @"fill_fm_buf_bn<64u>"(i3 %cc, i3 0)" [ResNet/net_hls.cc:459]   --->   Operation 1716 'call' <Predicate = (icmp_ln435)> <Delay = 2.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 106 <SV = 15> <Delay = 0.84>
ST_106 : Operation 1717 [1/1] (0.00ns)   --->   "%row051_0_0_0 = phi i2 [ %add_ln436, %.preheader507.0.0.loopexit ], [ 0, %.preheader507.0.0.preheader ]" [ResNet/net_hls.cc:436]   --->   Operation 1717 'phi' 'row051_0_0_0' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1718 [1/1] (0.51ns)   --->   "%icmp_ln436 = icmp eq i2 %row051_0_0_0, -2" [ResNet/net_hls.cc:436]   --->   Operation 1718 'icmp' 'icmp_ln436' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1719 [1/1] (0.00ns)   --->   "%empty_518 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 1719 'speclooptripcount' 'empty_518' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1720 [1/1] (0.62ns)   --->   "%add_ln436 = add i2 %row051_0_0_0, 1" [ResNet/net_hls.cc:436]   --->   Operation 1720 'add' 'add_ln436' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1721 [1/1] (0.00ns)   --->   "br i1 %icmp_ln436, label %.preheader508.0.0.loopexit, label %.preheader506.0.0.preheader" [ResNet/net_hls.cc:436]   --->   Operation 1721 'br' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1722 [1/1] (0.00ns)   --->   "%zext_ln438 = zext i2 %row051_0_0_0 to i3" [ResNet/net_hls.cc:438]   --->   Operation 1722 'zext' 'zext_ln438' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_106 : Operation 1723 [1/1] (0.75ns)   --->   "br label %.preheader506.0.0" [ResNet/net_hls.cc:437]   --->   Operation 1723 'br' <Predicate = (!icmp_ln436)> <Delay = 0.75>
ST_106 : Operation 1724 [1/1] (0.00ns)   --->   "br label %.preheader508.0.0"   --->   Operation 1724 'br' <Predicate = (icmp_ln436)> <Delay = 0.00>

State 107 <SV = 16> <Delay = 3.10>
ST_107 : Operation 1725 [1/1] (0.00ns)   --->   "%col052_0_0_0 = phi i2 [ %add_ln437, %26 ], [ 0, %.preheader506.0.0.preheader ]" [ResNet/net_hls.cc:437]   --->   Operation 1725 'phi' 'col052_0_0_0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1726 [1/1] (0.51ns)   --->   "%icmp_ln437 = icmp eq i2 %col052_0_0_0, -2" [ResNet/net_hls.cc:437]   --->   Operation 1726 'icmp' 'icmp_ln437' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1727 [1/1] (0.00ns)   --->   "%empty_519 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 1727 'speclooptripcount' 'empty_519' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1728 [1/1] (0.62ns)   --->   "%add_ln437 = add i2 %col052_0_0_0, 1" [ResNet/net_hls.cc:437]   --->   Operation 1728 'add' 'add_ln437' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1729 [1/1] (0.00ns)   --->   "br i1 %icmp_ln437, label %.preheader507.0.0.loopexit, label %26" [ResNet/net_hls.cc:437]   --->   Operation 1729 'br' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1730 [1/1] (0.00ns)   --->   "%zext_ln438_1 = zext i2 %col052_0_0_0 to i3" [ResNet/net_hls.cc:438]   --->   Operation 1730 'zext' 'zext_ln438_1' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_107 : Operation 1731 [2/2] (3.10ns)   --->   "call fastcc void @fill_fm_buf(i3 %zext_ln438, i3 %zext_ln438_1)" [ResNet/net_hls.cc:438]   --->   Operation 1731 'call' <Predicate = (!icmp_ln437)> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_107 : Operation 1732 [1/1] (0.00ns)   --->   "br label %.preheader507.0.0"   --->   Operation 1732 'br' <Predicate = (icmp_ln437)> <Delay = 0.00>

State 108 <SV = 17> <Delay = 0.00>
ST_108 : Operation 1733 [1/2] (0.00ns)   --->   "call fastcc void @fill_fm_buf(i3 %zext_ln438, i3 %zext_ln438_1)" [ResNet/net_hls.cc:438]   --->   Operation 1733 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 109 <SV = 18> <Delay = 1.73>
ST_109 : Operation 1734 [2/2] (1.73ns)   --->   "call fastcc void @"pgconv64s2<32u>"([100 x i64]* @input_buf_V_1, i2 %cii50_0_0_0, i2 %row051_0_0_0, i2 %col052_0_0_0, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:439]   --->   Operation 1734 'call' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 110 <SV = 19> <Delay = 0.00>
ST_110 : Operation 1735 [1/2] (0.00ns)   --->   "call fastcc void @"pgconv64s2<32u>"([100 x i64]* @input_buf_V_1, i2 %cii50_0_0_0, i2 %row051_0_0_0, i2 %col052_0_0_0, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:439]   --->   Operation 1735 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_110 : Operation 1736 [1/1] (0.00ns)   --->   "br label %.preheader506.0.0" [ResNet/net_hls.cc:437]   --->   Operation 1736 'br' <Predicate = true> <Delay = 0.00>

State 111 <SV = 15> <Delay = 0.00>
ST_111 : Operation 1737 [1/2] (0.00ns)   --->   "call fastcc void @"fill_fm_buf_bn<64u>"(i3 %cc, i3 0)" [ResNet/net_hls.cc:459]   --->   Operation 1737 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_111 : Operation 1738 [1/1] (0.00ns)   --->   "br label %.preheader511" [ResNet/net_hls.cc:432]   --->   Operation 1738 'br' <Predicate = true> <Delay = 0.00>

State 112 <SV = 14> <Delay = 0.75>
ST_112 : Operation 1739 [1/2] (0.00ns)   --->   "call fastcc void @fill_fm_buf(i3 0, i3 0)" [ResNet/net_hls.cc:468]   --->   Operation 1739 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_112 : Operation 1740 [1/1] (0.75ns)   --->   "br label %27" [ResNet/net_hls.cc:469]   --->   Operation 1740 'br' <Predicate = true> <Delay = 0.75>

State 113 <SV = 15> <Delay = 3.10>
ST_113 : Operation 1741 [1/1] (0.00ns)   --->   "%coo55_0_0_0 = phi i3 [ 0, %.preheader504.preheader.0 ], [ %add_ln469, %28 ]" [ResNet/net_hls.cc:469]   --->   Operation 1741 'phi' 'coo55_0_0_0' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1742 [1/1] (0.69ns)   --->   "%icmp_ln469 = icmp eq i3 %coo55_0_0_0, -4" [ResNet/net_hls.cc:469]   --->   Operation 1742 'icmp' 'icmp_ln469' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1743 [1/1] (0.00ns)   --->   "%empty_520 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 1743 'speclooptripcount' 'empty_520' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1744 [1/1] (0.74ns)   --->   "%add_ln469 = add i3 %coo55_0_0_0, 1" [ResNet/net_hls.cc:469]   --->   Operation 1744 'add' 'add_ln469' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1745 [1/1] (0.00ns)   --->   "br i1 %icmp_ln469, label %.preheader501.preheader.0, label %.preheader503.0.0.preheader" [ResNet/net_hls.cc:469]   --->   Operation 1745 'br' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1746 [1/1] (0.75ns)   --->   "br label %.preheader503.0.0" [ResNet/net_hls.cc:470]   --->   Operation 1746 'br' <Predicate = (!icmp_ln469)> <Delay = 0.75>
ST_113 : Operation 1747 [2/2] (3.10ns)   --->   "call fastcc void @fill_fm_buf(i3 0, i3 0)" [ResNet/net_hls.cc:499]   --->   Operation 1747 'call' <Predicate = (icmp_ln469)> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 114 <SV = 16> <Delay = 2.98>
ST_114 : Operation 1748 [1/1] (0.00ns)   --->   "%coi56_0_0_0 = phi i3 [ %add_ln470, %29 ], [ 0, %.preheader503.0.0.preheader ]" [ResNet/net_hls.cc:470]   --->   Operation 1748 'phi' 'coi56_0_0_0' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1749 [1/1] (0.69ns)   --->   "%icmp_ln470 = icmp eq i3 %coi56_0_0_0, -4" [ResNet/net_hls.cc:470]   --->   Operation 1749 'icmp' 'icmp_ln470' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1750 [1/1] (0.00ns)   --->   "%empty_521 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 1750 'speclooptripcount' 'empty_521' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1751 [1/1] (0.74ns)   --->   "%add_ln470 = add i3 %coi56_0_0_0, 1" [ResNet/net_hls.cc:470]   --->   Operation 1751 'add' 'add_ln470' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1752 [1/1] (0.00ns)   --->   "br i1 %icmp_ln470, label %28, label %29" [ResNet/net_hls.cc:470]   --->   Operation 1752 'br' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1753 [2/2] (2.04ns)   --->   "call fastcc void @"pgconv64<64u>"([100 x i64]* @input_buf_V_1, i3 %coi56_0_0_0, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:471]   --->   Operation 1753 'call' <Predicate = (!icmp_ln470)> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_114 : Operation 1754 [2/2] (2.98ns)   --->   "call fastcc void @"fill_fm_buf_bn<64u>"(i3 %coo55_0_0_0, i3 %coo55_0_0_0)" [ResNet/net_hls.cc:483]   --->   Operation 1754 'call' <Predicate = (icmp_ln470)> <Delay = 2.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 115 <SV = 17> <Delay = 0.00>
ST_115 : Operation 1755 [1/2] (0.00ns)   --->   "call fastcc void @"pgconv64<64u>"([100 x i64]* @input_buf_V_1, i3 %coi56_0_0_0, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:471]   --->   Operation 1755 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_115 : Operation 1756 [1/1] (0.00ns)   --->   "br label %.preheader503.0.0" [ResNet/net_hls.cc:470]   --->   Operation 1756 'br' <Predicate = true> <Delay = 0.00>

State 116 <SV = 17> <Delay = 0.00>
ST_116 : Operation 1757 [1/2] (0.00ns)   --->   "call fastcc void @"fill_fm_buf_bn<64u>"(i3 %coo55_0_0_0, i3 %coo55_0_0_0)" [ResNet/net_hls.cc:483]   --->   Operation 1757 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_116 : Operation 1758 [1/1] (0.00ns)   --->   "br label %27" [ResNet/net_hls.cc:469]   --->   Operation 1758 'br' <Predicate = true> <Delay = 0.00>

State 117 <SV = 16> <Delay = 0.75>
ST_117 : Operation 1759 [1/2] (0.00ns)   --->   "call fastcc void @fill_fm_buf(i3 0, i3 0)" [ResNet/net_hls.cc:499]   --->   Operation 1759 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_117 : Operation 1760 [1/1] (0.75ns)   --->   "br label %31" [ResNet/net_hls.cc:500]   --->   Operation 1760 'br' <Predicate = true> <Delay = 0.75>

State 118 <SV = 17> <Delay = 3.10>
ST_118 : Operation 1761 [1/1] (0.00ns)   --->   "%cio59_0_0_0 = phi i3 [ 0, %.preheader501.preheader.0 ], [ %add_ln500, %32 ]" [ResNet/net_hls.cc:500]   --->   Operation 1761 'phi' 'cio59_0_0_0' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1762 [1/1] (0.69ns)   --->   "%icmp_ln500 = icmp eq i3 %cio59_0_0_0, -4" [ResNet/net_hls.cc:500]   --->   Operation 1762 'icmp' 'icmp_ln500' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1763 [1/1] (0.00ns)   --->   "%empty_522 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 1763 'speclooptripcount' 'empty_522' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1764 [1/1] (0.74ns)   --->   "%add_ln500 = add i3 %cio59_0_0_0, 1" [ResNet/net_hls.cc:500]   --->   Operation 1764 'add' 'add_ln500' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1765 [1/1] (0.00ns)   --->   "br i1 %icmp_ln500, label %30, label %.preheader500.0.0.preheader" [ResNet/net_hls.cc:500]   --->   Operation 1765 'br' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1766 [1/1] (0.75ns)   --->   "br label %.preheader500.0.0" [ResNet/net_hls.cc:501]   --->   Operation 1766 'br' <Predicate = (!icmp_ln500)> <Delay = 0.75>
ST_118 : Operation 1767 [2/2] (3.10ns)   --->   "call fastcc void @fill_fm_buf(i3 0, i3 0)" [ResNet/net_hls.cc:518]   --->   Operation 1767 'call' <Predicate = (icmp_ln500)> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 119 <SV = 18> <Delay = 2.98>
ST_119 : Operation 1768 [1/1] (0.00ns)   --->   "%cii60_0_0_0 = phi i3 [ %add_ln501, %33 ], [ 0, %.preheader500.0.0.preheader ]" [ResNet/net_hls.cc:501]   --->   Operation 1768 'phi' 'cii60_0_0_0' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1769 [1/1] (0.69ns)   --->   "%icmp_ln501 = icmp eq i3 %cii60_0_0_0, -4" [ResNet/net_hls.cc:501]   --->   Operation 1769 'icmp' 'icmp_ln501' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1770 [1/1] (0.00ns)   --->   "%empty_523 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 1770 'speclooptripcount' 'empty_523' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1771 [1/1] (0.74ns)   --->   "%add_ln501 = add i3 %cii60_0_0_0, 1" [ResNet/net_hls.cc:501]   --->   Operation 1771 'add' 'add_ln501' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1772 [1/1] (0.00ns)   --->   "br i1 %icmp_ln501, label %32, label %33" [ResNet/net_hls.cc:501]   --->   Operation 1772 'br' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1773 [2/2] (2.04ns)   --->   "call fastcc void @"pgconv64<64u>"([100 x i64]* @input_buf_V_1, i3 %cii60_0_0_0, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:502]   --->   Operation 1773 'call' <Predicate = (!icmp_ln501)> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_119 : Operation 1774 [2/2] (2.98ns)   --->   "call fastcc void @"fill_fm_buf_bn<64u>"(i3 %cio59_0_0_0, i3 %cio59_0_0_0)" [ResNet/net_hls.cc:514]   --->   Operation 1774 'call' <Predicate = (icmp_ln501)> <Delay = 2.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 120 <SV = 19> <Delay = 0.00>
ST_120 : Operation 1775 [1/2] (0.00ns)   --->   "call fastcc void @"pgconv64<64u>"([100 x i64]* @input_buf_V_1, i3 %cii60_0_0_0, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:502]   --->   Operation 1775 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_120 : Operation 1776 [1/1] (0.00ns)   --->   "br label %.preheader500.0.0" [ResNet/net_hls.cc:501]   --->   Operation 1776 'br' <Predicate = true> <Delay = 0.00>

State 121 <SV = 19> <Delay = 0.00>
ST_121 : Operation 1777 [1/2] (0.00ns)   --->   "call fastcc void @"fill_fm_buf_bn<64u>"(i3 %cio59_0_0_0, i3 %cio59_0_0_0)" [ResNet/net_hls.cc:514]   --->   Operation 1777 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_121 : Operation 1778 [1/1] (0.00ns)   --->   "br label %31" [ResNet/net_hls.cc:500]   --->   Operation 1778 'br' <Predicate = true> <Delay = 0.00>

State 122 <SV = 18> <Delay = 0.75>
ST_122 : Operation 1779 [1/2] (0.00ns)   --->   "call fastcc void @fill_fm_buf(i3 0, i3 0)" [ResNet/net_hls.cc:518]   --->   Operation 1779 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_122 : Operation 1780 [1/1] (0.75ns)   --->   "br label %34" [ResNet/net_hls.cc:519]   --->   Operation 1780 'br' <Predicate = true> <Delay = 0.75>

State 123 <SV = 19> <Delay = 3.10>
ST_123 : Operation 1781 [1/1] (0.00ns)   --->   "%coo61_0_0_0 = phi i3 [ 0, %30 ], [ %add_ln519, %35 ]" [ResNet/net_hls.cc:519]   --->   Operation 1781 'phi' 'coo61_0_0_0' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1782 [1/1] (0.69ns)   --->   "%icmp_ln519 = icmp eq i3 %coo61_0_0_0, -4" [ResNet/net_hls.cc:519]   --->   Operation 1782 'icmp' 'icmp_ln519' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1783 [1/1] (0.00ns)   --->   "%empty_524 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 1783 'speclooptripcount' 'empty_524' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1784 [1/1] (0.74ns)   --->   "%add_ln519 = add i3 %coo61_0_0_0, 1" [ResNet/net_hls.cc:519]   --->   Operation 1784 'add' 'add_ln519' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1785 [1/1] (0.00ns)   --->   "br i1 %icmp_ln519, label %.preheader497.preheader.0, label %.preheader499.0.0.preheader" [ResNet/net_hls.cc:519]   --->   Operation 1785 'br' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1786 [1/1] (0.75ns)   --->   "br label %.preheader499.0.0" [ResNet/net_hls.cc:520]   --->   Operation 1786 'br' <Predicate = (!icmp_ln519)> <Delay = 0.75>
ST_123 : Operation 1787 [2/2] (3.10ns)   --->   "call fastcc void @fill_fm_buf(i3 0, i3 0)" [ResNet/net_hls.cc:549]   --->   Operation 1787 'call' <Predicate = (icmp_ln519)> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 124 <SV = 20> <Delay = 2.98>
ST_124 : Operation 1788 [1/1] (0.00ns)   --->   "%coi62_0_0_0 = phi i3 [ %add_ln520, %36 ], [ 0, %.preheader499.0.0.preheader ]" [ResNet/net_hls.cc:520]   --->   Operation 1788 'phi' 'coi62_0_0_0' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1789 [1/1] (0.69ns)   --->   "%icmp_ln520 = icmp eq i3 %coi62_0_0_0, -4" [ResNet/net_hls.cc:520]   --->   Operation 1789 'icmp' 'icmp_ln520' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1790 [1/1] (0.00ns)   --->   "%empty_525 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 1790 'speclooptripcount' 'empty_525' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1791 [1/1] (0.74ns)   --->   "%add_ln520 = add i3 %coi62_0_0_0, 1" [ResNet/net_hls.cc:520]   --->   Operation 1791 'add' 'add_ln520' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1792 [1/1] (0.00ns)   --->   "br i1 %icmp_ln520, label %35, label %36" [ResNet/net_hls.cc:520]   --->   Operation 1792 'br' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1793 [2/2] (2.04ns)   --->   "call fastcc void @"pgconv64<64u>"([100 x i64]* @input_buf_V_1, i3 %coi62_0_0_0, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:521]   --->   Operation 1793 'call' <Predicate = (!icmp_ln520)> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_124 : Operation 1794 [2/2] (2.98ns)   --->   "call fastcc void @"fill_fm_buf_bn<64u>"(i3 %coo61_0_0_0, i3 %coo61_0_0_0)" [ResNet/net_hls.cc:533]   --->   Operation 1794 'call' <Predicate = (icmp_ln520)> <Delay = 2.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 125 <SV = 21> <Delay = 0.00>
ST_125 : Operation 1795 [1/2] (0.00ns)   --->   "call fastcc void @"pgconv64<64u>"([100 x i64]* @input_buf_V_1, i3 %coi62_0_0_0, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:521]   --->   Operation 1795 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_125 : Operation 1796 [1/1] (0.00ns)   --->   "br label %.preheader499.0.0" [ResNet/net_hls.cc:520]   --->   Operation 1796 'br' <Predicate = true> <Delay = 0.00>

State 126 <SV = 21> <Delay = 0.00>
ST_126 : Operation 1797 [1/2] (0.00ns)   --->   "call fastcc void @"fill_fm_buf_bn<64u>"(i3 %coo61_0_0_0, i3 %coo61_0_0_0)" [ResNet/net_hls.cc:533]   --->   Operation 1797 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_126 : Operation 1798 [1/1] (0.00ns)   --->   "br label %34" [ResNet/net_hls.cc:519]   --->   Operation 1798 'br' <Predicate = true> <Delay = 0.00>

State 127 <SV = 20> <Delay = 0.75>
ST_127 : Operation 1799 [1/2] (0.00ns)   --->   "call fastcc void @fill_fm_buf(i3 0, i3 0)" [ResNet/net_hls.cc:549]   --->   Operation 1799 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_127 : Operation 1800 [1/1] (0.75ns)   --->   "br label %38" [ResNet/net_hls.cc:550]   --->   Operation 1800 'br' <Predicate = true> <Delay = 0.75>

State 128 <SV = 21> <Delay = 3.10>
ST_128 : Operation 1801 [1/1] (0.00ns)   --->   "%cio65_0_0_0 = phi i3 [ 0, %.preheader497.preheader.0 ], [ %add_ln550, %39 ]" [ResNet/net_hls.cc:550]   --->   Operation 1801 'phi' 'cio65_0_0_0' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1802 [1/1] (0.69ns)   --->   "%icmp_ln550 = icmp eq i3 %cio65_0_0_0, -4" [ResNet/net_hls.cc:550]   --->   Operation 1802 'icmp' 'icmp_ln550' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1803 [1/1] (0.00ns)   --->   "%empty_526 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 1803 'speclooptripcount' 'empty_526' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1804 [1/1] (0.74ns)   --->   "%add_ln550 = add i3 %cio65_0_0_0, 1" [ResNet/net_hls.cc:550]   --->   Operation 1804 'add' 'add_ln550' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1805 [1/1] (0.00ns)   --->   "br i1 %icmp_ln550, label %37, label %.preheader496.0.0.preheader" [ResNet/net_hls.cc:550]   --->   Operation 1805 'br' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1806 [1/1] (0.75ns)   --->   "br label %.preheader496.0.0" [ResNet/net_hls.cc:551]   --->   Operation 1806 'br' <Predicate = (!icmp_ln550)> <Delay = 0.75>
ST_128 : Operation 1807 [2/2] (3.10ns)   --->   "call fastcc void @fill_fm_buf(i3 0, i3 0)" [ResNet/net_hls.cc:568]   --->   Operation 1807 'call' <Predicate = (icmp_ln550)> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 129 <SV = 22> <Delay = 2.98>
ST_129 : Operation 1808 [1/1] (0.00ns)   --->   "%cii66_0_0_0 = phi i3 [ %add_ln551, %40 ], [ 0, %.preheader496.0.0.preheader ]" [ResNet/net_hls.cc:551]   --->   Operation 1808 'phi' 'cii66_0_0_0' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1809 [1/1] (0.69ns)   --->   "%icmp_ln551 = icmp eq i3 %cii66_0_0_0, -4" [ResNet/net_hls.cc:551]   --->   Operation 1809 'icmp' 'icmp_ln551' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1810 [1/1] (0.00ns)   --->   "%empty_527 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 1810 'speclooptripcount' 'empty_527' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1811 [1/1] (0.74ns)   --->   "%add_ln551 = add i3 %cii66_0_0_0, 1" [ResNet/net_hls.cc:551]   --->   Operation 1811 'add' 'add_ln551' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1812 [1/1] (0.00ns)   --->   "br i1 %icmp_ln551, label %39, label %40" [ResNet/net_hls.cc:551]   --->   Operation 1812 'br' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1813 [2/2] (2.04ns)   --->   "call fastcc void @"pgconv64<64u>"([100 x i64]* @input_buf_V_1, i3 %cii66_0_0_0, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:552]   --->   Operation 1813 'call' <Predicate = (!icmp_ln551)> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_129 : Operation 1814 [2/2] (2.98ns)   --->   "call fastcc void @"fill_fm_buf_bn<64u>"(i3 %cio65_0_0_0, i3 %cio65_0_0_0)" [ResNet/net_hls.cc:564]   --->   Operation 1814 'call' <Predicate = (icmp_ln551)> <Delay = 2.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 130 <SV = 23> <Delay = 0.00>
ST_130 : Operation 1815 [1/2] (0.00ns)   --->   "call fastcc void @"pgconv64<64u>"([100 x i64]* @input_buf_V_1, i3 %cii66_0_0_0, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:552]   --->   Operation 1815 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_130 : Operation 1816 [1/1] (0.00ns)   --->   "br label %.preheader496.0.0" [ResNet/net_hls.cc:551]   --->   Operation 1816 'br' <Predicate = true> <Delay = 0.00>

State 131 <SV = 23> <Delay = 0.00>
ST_131 : Operation 1817 [1/2] (0.00ns)   --->   "call fastcc void @"fill_fm_buf_bn<64u>"(i3 %cio65_0_0_0, i3 %cio65_0_0_0)" [ResNet/net_hls.cc:564]   --->   Operation 1817 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_131 : Operation 1818 [1/1] (0.00ns)   --->   "br label %38" [ResNet/net_hls.cc:550]   --->   Operation 1818 'br' <Predicate = true> <Delay = 0.00>

State 132 <SV = 22> <Delay = 0.75>
ST_132 : Operation 1819 [1/2] (0.00ns)   --->   "call fastcc void @fill_fm_buf(i3 0, i3 0)" [ResNet/net_hls.cc:568]   --->   Operation 1819 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_132 : Operation 1820 [1/1] (0.75ns)   --->   "br label %41" [ResNet/net_hls.cc:569]   --->   Operation 1820 'br' <Predicate = true> <Delay = 0.75>

State 133 <SV = 23> <Delay = 1.02>
ST_133 : Operation 1821 [1/1] (0.00ns)   --->   "%coo67_0_0_0 = phi i3 [ 0, %37 ], [ %add_ln569, %42 ]" [ResNet/net_hls.cc:569]   --->   Operation 1821 'phi' 'coo67_0_0_0' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1822 [1/1] (0.69ns)   --->   "%icmp_ln569 = icmp eq i3 %coo67_0_0_0, -4" [ResNet/net_hls.cc:569]   --->   Operation 1822 'icmp' 'icmp_ln569' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1823 [1/1] (0.00ns)   --->   "%empty_528 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 1823 'speclooptripcount' 'empty_528' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1824 [1/1] (0.74ns)   --->   "%add_ln569 = add i3 %coo67_0_0_0, 1" [ResNet/net_hls.cc:569]   --->   Operation 1824 'add' 'add_ln569' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1825 [1/1] (0.00ns)   --->   "br i1 %icmp_ln569, label %.preheader494.preheader, label %.preheader495.0.0.preheader" [ResNet/net_hls.cc:569]   --->   Operation 1825 'br' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1826 [1/1] (0.75ns)   --->   "br label %.preheader495.0.0" [ResNet/net_hls.cc:570]   --->   Operation 1826 'br' <Predicate = (!icmp_ln569)> <Delay = 0.75>
ST_133 : Operation 1827 [1/1] (0.75ns)   --->   "br label %.preheader494" [ResNet/net_hls.cc:592]   --->   Operation 1827 'br' <Predicate = (icmp_ln569)> <Delay = 0.75>

State 134 <SV = 24> <Delay = 2.98>
ST_134 : Operation 1828 [1/1] (0.00ns)   --->   "%coi68_0_0_0 = phi i3 [ %add_ln570, %43 ], [ 0, %.preheader495.0.0.preheader ]" [ResNet/net_hls.cc:570]   --->   Operation 1828 'phi' 'coi68_0_0_0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1829 [1/1] (0.69ns)   --->   "%icmp_ln570 = icmp eq i3 %coi68_0_0_0, -4" [ResNet/net_hls.cc:570]   --->   Operation 1829 'icmp' 'icmp_ln570' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1830 [1/1] (0.00ns)   --->   "%empty_529 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 1830 'speclooptripcount' 'empty_529' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1831 [1/1] (0.74ns)   --->   "%add_ln570 = add i3 %coi68_0_0_0, 1" [ResNet/net_hls.cc:570]   --->   Operation 1831 'add' 'add_ln570' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1832 [1/1] (0.00ns)   --->   "br i1 %icmp_ln570, label %42, label %43" [ResNet/net_hls.cc:570]   --->   Operation 1832 'br' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1833 [2/2] (2.04ns)   --->   "call fastcc void @"pgconv64<64u>"([100 x i64]* @input_buf_V_1, i3 %coi68_0_0_0, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:571]   --->   Operation 1833 'call' <Predicate = (!icmp_ln570)> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_134 : Operation 1834 [2/2] (2.98ns)   --->   "call fastcc void @"fill_fm_buf_bn<64u>"(i3 %coo67_0_0_0, i3 %coo67_0_0_0)" [ResNet/net_hls.cc:583]   --->   Operation 1834 'call' <Predicate = (icmp_ln570)> <Delay = 2.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 135 <SV = 25> <Delay = 0.00>
ST_135 : Operation 1835 [1/2] (0.00ns)   --->   "call fastcc void @"pgconv64<64u>"([100 x i64]* @input_buf_V_1, i3 %coi68_0_0_0, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)" [ResNet/net_hls.cc:571]   --->   Operation 1835 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_135 : Operation 1836 [1/1] (0.00ns)   --->   "br label %.preheader495.0.0" [ResNet/net_hls.cc:570]   --->   Operation 1836 'br' <Predicate = true> <Delay = 0.00>

State 136 <SV = 25> <Delay = 0.00>
ST_136 : Operation 1837 [1/2] (0.00ns)   --->   "call fastcc void @"fill_fm_buf_bn<64u>"(i3 %coo67_0_0_0, i3 %coo67_0_0_0)" [ResNet/net_hls.cc:583]   --->   Operation 1837 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_136 : Operation 1838 [1/1] (0.00ns)   --->   "br label %41" [ResNet/net_hls.cc:569]   --->   Operation 1838 'br' <Predicate = true> <Delay = 0.00>

State 137 <SV = 24> <Delay = 3.90>
ST_137 : Operation 1839 [1/1] (0.00ns)   --->   "%indvar_flatten96 = phi i7 [ %add_ln592, %hls_label_6 ], [ 0, %.preheader494.preheader ]" [ResNet/net_hls.cc:592]   --->   Operation 1839 'phi' 'indvar_flatten96' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1840 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ %select_ln598_1, %hls_label_6 ], [ 1, %.preheader494.preheader ]" [ResNet/net_hls.cc:598]   --->   Operation 1840 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1841 [1/1] (0.00ns)   --->   "%linear_buf_63_V_1128 = phi i12 [ %linear_buf_63_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1841 'phi' 'linear_buf_63_V_1128' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1842 [1/1] (0.00ns)   --->   "%linear_buf_62_V_1127 = phi i12 [ %linear_buf_62_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1842 'phi' 'linear_buf_62_V_1127' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1843 [1/1] (0.00ns)   --->   "%linear_buf_61_V_1126 = phi i12 [ %linear_buf_61_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1843 'phi' 'linear_buf_61_V_1126' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1844 [1/1] (0.00ns)   --->   "%linear_buf_60_V_1125 = phi i12 [ %linear_buf_60_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1844 'phi' 'linear_buf_60_V_1125' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1845 [1/1] (0.00ns)   --->   "%linear_buf_59_V_1124 = phi i12 [ %linear_buf_59_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1845 'phi' 'linear_buf_59_V_1124' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1846 [1/1] (0.00ns)   --->   "%linear_buf_58_V_1123 = phi i12 [ %linear_buf_58_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1846 'phi' 'linear_buf_58_V_1123' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1847 [1/1] (0.00ns)   --->   "%linear_buf_57_V_1122 = phi i12 [ %linear_buf_57_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1847 'phi' 'linear_buf_57_V_1122' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1848 [1/1] (0.00ns)   --->   "%linear_buf_56_V_1121 = phi i12 [ %linear_buf_56_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1848 'phi' 'linear_buf_56_V_1121' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1849 [1/1] (0.00ns)   --->   "%linear_buf_55_V_1120 = phi i12 [ %linear_buf_55_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1849 'phi' 'linear_buf_55_V_1120' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1850 [1/1] (0.00ns)   --->   "%linear_buf_54_V_1119 = phi i12 [ %linear_buf_54_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1850 'phi' 'linear_buf_54_V_1119' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1851 [1/1] (0.00ns)   --->   "%linear_buf_53_V_1118 = phi i12 [ %linear_buf_53_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1851 'phi' 'linear_buf_53_V_1118' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1852 [1/1] (0.00ns)   --->   "%linear_buf_52_V_1117 = phi i12 [ %linear_buf_52_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1852 'phi' 'linear_buf_52_V_1117' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1853 [1/1] (0.00ns)   --->   "%linear_buf_51_V_1116 = phi i12 [ %linear_buf_51_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1853 'phi' 'linear_buf_51_V_1116' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1854 [1/1] (0.00ns)   --->   "%linear_buf_50_V_1115 = phi i12 [ %linear_buf_50_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1854 'phi' 'linear_buf_50_V_1115' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1855 [1/1] (0.00ns)   --->   "%linear_buf_49_V_1114 = phi i12 [ %linear_buf_49_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1855 'phi' 'linear_buf_49_V_1114' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1856 [1/1] (0.00ns)   --->   "%linear_buf_48_V_1113 = phi i12 [ %linear_buf_48_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1856 'phi' 'linear_buf_48_V_1113' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1857 [1/1] (0.00ns)   --->   "%linear_buf_47_V_1112 = phi i12 [ %linear_buf_47_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1857 'phi' 'linear_buf_47_V_1112' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1858 [1/1] (0.00ns)   --->   "%linear_buf_46_V_1111 = phi i12 [ %linear_buf_46_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1858 'phi' 'linear_buf_46_V_1111' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1859 [1/1] (0.00ns)   --->   "%linear_buf_45_V_1110 = phi i12 [ %linear_buf_45_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1859 'phi' 'linear_buf_45_V_1110' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1860 [1/1] (0.00ns)   --->   "%linear_buf_44_V_1109 = phi i12 [ %linear_buf_44_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1860 'phi' 'linear_buf_44_V_1109' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1861 [1/1] (0.00ns)   --->   "%linear_buf_43_V_1108 = phi i12 [ %linear_buf_43_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1861 'phi' 'linear_buf_43_V_1108' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1862 [1/1] (0.00ns)   --->   "%linear_buf_42_V_1107 = phi i12 [ %linear_buf_42_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1862 'phi' 'linear_buf_42_V_1107' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1863 [1/1] (0.00ns)   --->   "%linear_buf_41_V_1106 = phi i12 [ %linear_buf_41_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1863 'phi' 'linear_buf_41_V_1106' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1864 [1/1] (0.00ns)   --->   "%linear_buf_40_V_1105 = phi i12 [ %linear_buf_40_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1864 'phi' 'linear_buf_40_V_1105' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1865 [1/1] (0.00ns)   --->   "%linear_buf_39_V_1104 = phi i12 [ %linear_buf_39_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1865 'phi' 'linear_buf_39_V_1104' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1866 [1/1] (0.00ns)   --->   "%linear_buf_38_V_1103 = phi i12 [ %linear_buf_38_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1866 'phi' 'linear_buf_38_V_1103' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1867 [1/1] (0.00ns)   --->   "%linear_buf_37_V_1102 = phi i12 [ %linear_buf_37_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1867 'phi' 'linear_buf_37_V_1102' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1868 [1/1] (0.00ns)   --->   "%linear_buf_36_V_1101 = phi i12 [ %linear_buf_36_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1868 'phi' 'linear_buf_36_V_1101' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1869 [1/1] (0.00ns)   --->   "%linear_buf_35_V_1100 = phi i12 [ %linear_buf_35_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1869 'phi' 'linear_buf_35_V_1100' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1870 [1/1] (0.00ns)   --->   "%linear_buf_34_V_199 = phi i12 [ %linear_buf_34_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1870 'phi' 'linear_buf_34_V_199' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1871 [1/1] (0.00ns)   --->   "%linear_buf_33_V_198 = phi i12 [ %linear_buf_33_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1871 'phi' 'linear_buf_33_V_198' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1872 [1/1] (0.00ns)   --->   "%linear_buf_32_V_197 = phi i12 [ %linear_buf_32_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1872 'phi' 'linear_buf_32_V_197' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1873 [1/1] (0.00ns)   --->   "%linear_buf_31_V_196 = phi i12 [ %linear_buf_31_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1873 'phi' 'linear_buf_31_V_196' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1874 [1/1] (0.00ns)   --->   "%linear_buf_30_V_195 = phi i12 [ %linear_buf_30_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1874 'phi' 'linear_buf_30_V_195' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1875 [1/1] (0.00ns)   --->   "%linear_buf_29_V_194 = phi i12 [ %linear_buf_29_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1875 'phi' 'linear_buf_29_V_194' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1876 [1/1] (0.00ns)   --->   "%linear_buf_28_V_193 = phi i12 [ %linear_buf_28_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1876 'phi' 'linear_buf_28_V_193' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1877 [1/1] (0.00ns)   --->   "%linear_buf_27_V_192 = phi i12 [ %linear_buf_27_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1877 'phi' 'linear_buf_27_V_192' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1878 [1/1] (0.00ns)   --->   "%linear_buf_26_V_191 = phi i12 [ %linear_buf_26_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1878 'phi' 'linear_buf_26_V_191' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1879 [1/1] (0.00ns)   --->   "%linear_buf_25_V_190 = phi i12 [ %linear_buf_25_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1879 'phi' 'linear_buf_25_V_190' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1880 [1/1] (0.00ns)   --->   "%linear_buf_24_V_189 = phi i12 [ %linear_buf_24_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1880 'phi' 'linear_buf_24_V_189' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1881 [1/1] (0.00ns)   --->   "%linear_buf_23_V_188 = phi i12 [ %linear_buf_23_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1881 'phi' 'linear_buf_23_V_188' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1882 [1/1] (0.00ns)   --->   "%linear_buf_22_V_187 = phi i12 [ %linear_buf_22_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1882 'phi' 'linear_buf_22_V_187' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1883 [1/1] (0.00ns)   --->   "%linear_buf_21_V_186 = phi i12 [ %linear_buf_21_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1883 'phi' 'linear_buf_21_V_186' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1884 [1/1] (0.00ns)   --->   "%linear_buf_20_V_185 = phi i12 [ %linear_buf_20_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1884 'phi' 'linear_buf_20_V_185' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1885 [1/1] (0.00ns)   --->   "%linear_buf_19_V_184 = phi i12 [ %linear_buf_19_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1885 'phi' 'linear_buf_19_V_184' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1886 [1/1] (0.00ns)   --->   "%linear_buf_18_V_183 = phi i12 [ %linear_buf_18_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1886 'phi' 'linear_buf_18_V_183' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1887 [1/1] (0.00ns)   --->   "%linear_buf_17_V_182 = phi i12 [ %linear_buf_17_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1887 'phi' 'linear_buf_17_V_182' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1888 [1/1] (0.00ns)   --->   "%linear_buf_16_V_181 = phi i12 [ %linear_buf_16_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1888 'phi' 'linear_buf_16_V_181' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1889 [1/1] (0.00ns)   --->   "%linear_buf_15_V_180 = phi i12 [ %linear_buf_15_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1889 'phi' 'linear_buf_15_V_180' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1890 [1/1] (0.00ns)   --->   "%linear_buf_14_V_179 = phi i12 [ %linear_buf_14_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1890 'phi' 'linear_buf_14_V_179' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1891 [1/1] (0.00ns)   --->   "%linear_buf_13_V_178 = phi i12 [ %linear_buf_13_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1891 'phi' 'linear_buf_13_V_178' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1892 [1/1] (0.00ns)   --->   "%linear_buf_12_V_177 = phi i12 [ %linear_buf_12_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1892 'phi' 'linear_buf_12_V_177' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1893 [1/1] (0.00ns)   --->   "%linear_buf_11_V_176 = phi i12 [ %linear_buf_11_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1893 'phi' 'linear_buf_11_V_176' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1894 [1/1] (0.00ns)   --->   "%linear_buf_10_V_175 = phi i12 [ %linear_buf_10_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1894 'phi' 'linear_buf_10_V_175' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1895 [1/1] (0.00ns)   --->   "%linear_buf_9_V_174 = phi i12 [ %linear_buf_9_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1895 'phi' 'linear_buf_9_V_174' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1896 [1/1] (0.00ns)   --->   "%linear_buf_8_V_173 = phi i12 [ %linear_buf_8_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1896 'phi' 'linear_buf_8_V_173' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1897 [1/1] (0.00ns)   --->   "%linear_buf_7_V_172 = phi i12 [ %linear_buf_7_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1897 'phi' 'linear_buf_7_V_172' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1898 [1/1] (0.00ns)   --->   "%linear_buf_6_V_171 = phi i12 [ %linear_buf_6_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1898 'phi' 'linear_buf_6_V_171' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1899 [1/1] (0.00ns)   --->   "%linear_buf_5_V_170 = phi i12 [ %linear_buf_5_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1899 'phi' 'linear_buf_5_V_170' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1900 [1/1] (0.00ns)   --->   "%linear_buf_4_V_169 = phi i12 [ %linear_buf_4_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1900 'phi' 'linear_buf_4_V_169' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1901 [1/1] (0.00ns)   --->   "%linear_buf_3_V_168 = phi i12 [ %linear_buf_3_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1901 'phi' 'linear_buf_3_V_168' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1902 [1/1] (0.00ns)   --->   "%linear_buf_2_V_167 = phi i12 [ %linear_buf_2_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1902 'phi' 'linear_buf_2_V_167' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1903 [1/1] (0.00ns)   --->   "%linear_buf_1_V_166 = phi i12 [ %linear_buf_1_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1903 'phi' 'linear_buf_1_V_166' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1904 [1/1] (0.00ns)   --->   "%linear_buf_0_V_165 = phi i12 [ %linear_buf_0_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]"   --->   Operation 1904 'phi' 'linear_buf_0_V_165' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1905 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ %j, %hls_label_6 ], [ 1, %.preheader494.preheader ]"   --->   Operation 1905 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1906 [1/1] (0.86ns)   --->   "%icmp_ln592 = icmp eq i7 %indvar_flatten96, -64" [ResNet/net_hls.cc:592]   --->   Operation 1906 'icmp' 'icmp_ln592' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1907 [1/1] (0.89ns)   --->   "%add_ln592 = add i7 %indvar_flatten96, 1" [ResNet/net_hls.cc:592]   --->   Operation 1907 'add' 'add_ln592' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1908 [1/1] (0.00ns)   --->   "br i1 %icmp_ln592, label %"_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv", label %hls_label_6" [ResNet/net_hls.cc:592]   --->   Operation 1908 'br' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1909 [1/1] (0.86ns)   --->   "%i = add i4 %i_0, 1" [ResNet/net_hls.cc:592]   --->   Operation 1909 'add' 'i' <Predicate = (!icmp_ln592)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1910 [1/1] (0.88ns)   --->   "%icmp_ln593 = icmp eq i4 %j_0, -7" [ResNet/net_hls.cc:593]   --->   Operation 1910 'icmp' 'icmp_ln593' <Predicate = (!icmp_ln592)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1911 [1/1] (0.45ns)   --->   "%select_ln598 = select i1 %icmp_ln593, i4 1, i4 %j_0" [ResNet/net_hls.cc:598]   --->   Operation 1911 'select' 'select_ln598' <Predicate = (!icmp_ln592)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_137 : Operation 1912 [1/1] (0.45ns)   --->   "%select_ln598_1 = select i1 %icmp_ln593, i4 %i, i4 %i_0" [ResNet/net_hls.cc:598]   --->   Operation 1912 'select' 'select_ln598_1' <Predicate = (!icmp_ln592)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_137 : Operation 1913 [1/1] (0.00ns)   --->   "%tmp_303 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln598_1, i3 0)" [ResNet/net_hls.cc:598]   --->   Operation 1913 'bitconcatenate' 'tmp_303' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1914 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i7 %tmp_303 to i8" [ResNet/net_hls.cc:598]   --->   Operation 1914 'zext' 'zext_ln1265' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1915 [1/1] (0.00ns)   --->   "%tmp_304 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln598_1, i1 false)" [ResNet/net_hls.cc:598]   --->   Operation 1915 'bitconcatenate' 'tmp_304' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1916 [1/1] (0.00ns)   --->   "%zext_ln1265_23 = zext i5 %tmp_304 to i8" [ResNet/net_hls.cc:598]   --->   Operation 1916 'zext' 'zext_ln1265_23' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1917 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1265 = add i8 %zext_ln1265_23, %zext_ln1265" [ResNet/net_hls.cc:598]   --->   Operation 1917 'add' 'add_ln1265' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 1918 [1/1] (0.00ns)   --->   "%zext_ln1265_24 = zext i4 %select_ln598 to i8" [ResNet/net_hls.cc:598]   --->   Operation 1918 'zext' 'zext_ln1265_24' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1919 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln1265_13 = add i8 %add_ln1265, %zext_ln1265_24" [ResNet/net_hls.cc:598]   --->   Operation 1919 'add' 'add_ln1265_13' <Predicate = (!icmp_ln592)> <Delay = 1.22> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 1920 [1/1] (0.00ns)   --->   "%zext_ln1265_25 = zext i8 %add_ln1265_13 to i64" [ResNet/net_hls.cc:598]   --->   Operation 1920 'zext' 'zext_ln1265_25' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1921 [1/1] (0.00ns)   --->   "%fm_buf_V_0_addr_1 = getelementptr [1600 x i12]* @fm_buf_V_0, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1921 'getelementptr' 'fm_buf_V_0_addr_1' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1922 [1/1] (0.00ns)   --->   "%fm_buf_V_1_addr_1 = getelementptr [1600 x i12]* @fm_buf_V_1, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1922 'getelementptr' 'fm_buf_V_1_addr_1' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1923 [1/1] (0.00ns)   --->   "%fm_buf_V_10_addr_1 = getelementptr [1600 x i12]* @fm_buf_V_10, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1923 'getelementptr' 'fm_buf_V_10_addr_1' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1924 [1/1] (0.00ns)   --->   "%fm_buf_V_11_addr = getelementptr [1600 x i12]* @fm_buf_V_11, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1924 'getelementptr' 'fm_buf_V_11_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1925 [1/1] (0.00ns)   --->   "%fm_buf_V_12_addr = getelementptr [1600 x i12]* @fm_buf_V_12, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1925 'getelementptr' 'fm_buf_V_12_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1926 [1/1] (0.00ns)   --->   "%fm_buf_V_13_addr = getelementptr [1600 x i12]* @fm_buf_V_13, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1926 'getelementptr' 'fm_buf_V_13_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1927 [1/1] (0.00ns)   --->   "%fm_buf_V_14_addr = getelementptr [1600 x i12]* @fm_buf_V_14, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1927 'getelementptr' 'fm_buf_V_14_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1928 [1/1] (0.00ns)   --->   "%fm_buf_V_15_addr = getelementptr [1600 x i12]* @fm_buf_V_15, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1928 'getelementptr' 'fm_buf_V_15_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1929 [1/1] (0.00ns)   --->   "%fm_buf_V_16_addr = getelementptr [1600 x i12]* @fm_buf_V_16, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1929 'getelementptr' 'fm_buf_V_16_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1930 [1/1] (0.00ns)   --->   "%fm_buf_V_17_addr = getelementptr [1600 x i12]* @fm_buf_V_17, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1930 'getelementptr' 'fm_buf_V_17_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1931 [1/1] (0.00ns)   --->   "%fm_buf_V_18_addr = getelementptr [1600 x i12]* @fm_buf_V_18, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1931 'getelementptr' 'fm_buf_V_18_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1932 [1/1] (0.00ns)   --->   "%fm_buf_V_19_addr = getelementptr [1600 x i12]* @fm_buf_V_19, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1932 'getelementptr' 'fm_buf_V_19_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1933 [1/1] (0.00ns)   --->   "%fm_buf_V_2_addr_1 = getelementptr [1600 x i12]* @fm_buf_V_2, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1933 'getelementptr' 'fm_buf_V_2_addr_1' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1934 [1/1] (0.00ns)   --->   "%fm_buf_V_20_addr = getelementptr [1600 x i12]* @fm_buf_V_20, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1934 'getelementptr' 'fm_buf_V_20_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1935 [1/1] (0.00ns)   --->   "%fm_buf_V_21_addr = getelementptr [1600 x i12]* @fm_buf_V_21, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1935 'getelementptr' 'fm_buf_V_21_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1936 [1/1] (0.00ns)   --->   "%fm_buf_V_22_addr = getelementptr [1600 x i12]* @fm_buf_V_22, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1936 'getelementptr' 'fm_buf_V_22_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1937 [1/1] (0.00ns)   --->   "%fm_buf_V_23_addr = getelementptr [1600 x i12]* @fm_buf_V_23, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1937 'getelementptr' 'fm_buf_V_23_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1938 [1/1] (0.00ns)   --->   "%fm_buf_V_24_addr = getelementptr [1600 x i12]* @fm_buf_V_24, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1938 'getelementptr' 'fm_buf_V_24_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1939 [1/1] (0.00ns)   --->   "%fm_buf_V_25_addr = getelementptr [1600 x i12]* @fm_buf_V_25, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1939 'getelementptr' 'fm_buf_V_25_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1940 [1/1] (0.00ns)   --->   "%fm_buf_V_26_addr = getelementptr [1600 x i12]* @fm_buf_V_26, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1940 'getelementptr' 'fm_buf_V_26_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1941 [1/1] (0.00ns)   --->   "%fm_buf_V_27_addr = getelementptr [1600 x i12]* @fm_buf_V_27, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1941 'getelementptr' 'fm_buf_V_27_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1942 [1/1] (0.00ns)   --->   "%fm_buf_V_28_addr = getelementptr [1600 x i12]* @fm_buf_V_28, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1942 'getelementptr' 'fm_buf_V_28_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1943 [1/1] (0.00ns)   --->   "%fm_buf_V_29_addr = getelementptr [1600 x i12]* @fm_buf_V_29, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1943 'getelementptr' 'fm_buf_V_29_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1944 [1/1] (0.00ns)   --->   "%fm_buf_V_3_addr_1 = getelementptr [1600 x i12]* @fm_buf_V_3, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1944 'getelementptr' 'fm_buf_V_3_addr_1' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1945 [1/1] (0.00ns)   --->   "%fm_buf_V_30_addr = getelementptr [1600 x i12]* @fm_buf_V_30, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1945 'getelementptr' 'fm_buf_V_30_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1946 [1/1] (0.00ns)   --->   "%fm_buf_V_31_addr = getelementptr [1600 x i12]* @fm_buf_V_31, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1946 'getelementptr' 'fm_buf_V_31_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1947 [1/1] (0.00ns)   --->   "%fm_buf_V_32_addr = getelementptr [1600 x i12]* @fm_buf_V_32, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1947 'getelementptr' 'fm_buf_V_32_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1948 [1/1] (0.00ns)   --->   "%fm_buf_V_33_addr = getelementptr [1600 x i12]* @fm_buf_V_33, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1948 'getelementptr' 'fm_buf_V_33_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1949 [1/1] (0.00ns)   --->   "%fm_buf_V_34_addr = getelementptr [1600 x i12]* @fm_buf_V_34, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1949 'getelementptr' 'fm_buf_V_34_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1950 [1/1] (0.00ns)   --->   "%fm_buf_V_35_addr = getelementptr [1600 x i12]* @fm_buf_V_35, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1950 'getelementptr' 'fm_buf_V_35_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1951 [1/1] (0.00ns)   --->   "%fm_buf_V_36_addr = getelementptr [1600 x i12]* @fm_buf_V_36, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1951 'getelementptr' 'fm_buf_V_36_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1952 [1/1] (0.00ns)   --->   "%fm_buf_V_37_addr = getelementptr [1600 x i12]* @fm_buf_V_37, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1952 'getelementptr' 'fm_buf_V_37_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1953 [1/1] (0.00ns)   --->   "%fm_buf_V_38_addr = getelementptr [1600 x i12]* @fm_buf_V_38, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1953 'getelementptr' 'fm_buf_V_38_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1954 [1/1] (0.00ns)   --->   "%fm_buf_V_39_addr = getelementptr [1600 x i12]* @fm_buf_V_39, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1954 'getelementptr' 'fm_buf_V_39_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1955 [1/1] (0.00ns)   --->   "%fm_buf_V_4_addr_1 = getelementptr [1600 x i12]* @fm_buf_V_4, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1955 'getelementptr' 'fm_buf_V_4_addr_1' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1956 [1/1] (0.00ns)   --->   "%fm_buf_V_40_addr = getelementptr [1600 x i12]* @fm_buf_V_40, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1956 'getelementptr' 'fm_buf_V_40_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1957 [1/1] (0.00ns)   --->   "%fm_buf_V_41_addr = getelementptr [1600 x i12]* @fm_buf_V_41, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1957 'getelementptr' 'fm_buf_V_41_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1958 [1/1] (0.00ns)   --->   "%fm_buf_V_42_addr = getelementptr [1600 x i12]* @fm_buf_V_42, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1958 'getelementptr' 'fm_buf_V_42_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1959 [1/1] (0.00ns)   --->   "%fm_buf_V_43_addr = getelementptr [1600 x i12]* @fm_buf_V_43, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1959 'getelementptr' 'fm_buf_V_43_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1960 [1/1] (0.00ns)   --->   "%fm_buf_V_44_addr = getelementptr [1600 x i12]* @fm_buf_V_44, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1960 'getelementptr' 'fm_buf_V_44_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1961 [1/1] (0.00ns)   --->   "%fm_buf_V_45_addr = getelementptr [1600 x i12]* @fm_buf_V_45, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1961 'getelementptr' 'fm_buf_V_45_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1962 [1/1] (0.00ns)   --->   "%fm_buf_V_46_addr = getelementptr [1600 x i12]* @fm_buf_V_46, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1962 'getelementptr' 'fm_buf_V_46_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1963 [1/1] (0.00ns)   --->   "%fm_buf_V_47_addr = getelementptr [1600 x i12]* @fm_buf_V_47, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1963 'getelementptr' 'fm_buf_V_47_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1964 [1/1] (0.00ns)   --->   "%fm_buf_V_48_addr = getelementptr [1600 x i12]* @fm_buf_V_48, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1964 'getelementptr' 'fm_buf_V_48_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1965 [1/1] (0.00ns)   --->   "%fm_buf_V_49_addr = getelementptr [1600 x i12]* @fm_buf_V_49, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1965 'getelementptr' 'fm_buf_V_49_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1966 [1/1] (0.00ns)   --->   "%fm_buf_V_5_addr_1 = getelementptr [1600 x i12]* @fm_buf_V_5, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1966 'getelementptr' 'fm_buf_V_5_addr_1' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1967 [1/1] (0.00ns)   --->   "%fm_buf_V_50_addr = getelementptr [1600 x i12]* @fm_buf_V_50, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1967 'getelementptr' 'fm_buf_V_50_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1968 [1/1] (0.00ns)   --->   "%fm_buf_V_51_addr = getelementptr [1600 x i12]* @fm_buf_V_51, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1968 'getelementptr' 'fm_buf_V_51_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1969 [1/1] (0.00ns)   --->   "%fm_buf_V_52_addr = getelementptr [1600 x i12]* @fm_buf_V_52, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1969 'getelementptr' 'fm_buf_V_52_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1970 [1/1] (0.00ns)   --->   "%fm_buf_V_53_addr = getelementptr [1600 x i12]* @fm_buf_V_53, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1970 'getelementptr' 'fm_buf_V_53_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1971 [1/1] (0.00ns)   --->   "%fm_buf_V_54_addr = getelementptr [1600 x i12]* @fm_buf_V_54, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1971 'getelementptr' 'fm_buf_V_54_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1972 [1/1] (0.00ns)   --->   "%fm_buf_V_55_addr = getelementptr [1600 x i12]* @fm_buf_V_55, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1972 'getelementptr' 'fm_buf_V_55_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1973 [1/1] (0.00ns)   --->   "%fm_buf_V_56_addr = getelementptr [1600 x i12]* @fm_buf_V_56, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1973 'getelementptr' 'fm_buf_V_56_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1974 [1/1] (0.00ns)   --->   "%fm_buf_V_57_addr = getelementptr [1600 x i12]* @fm_buf_V_57, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1974 'getelementptr' 'fm_buf_V_57_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1975 [1/1] (0.00ns)   --->   "%fm_buf_V_58_addr = getelementptr [1600 x i12]* @fm_buf_V_58, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1975 'getelementptr' 'fm_buf_V_58_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1976 [1/1] (0.00ns)   --->   "%fm_buf_V_59_addr = getelementptr [1600 x i12]* @fm_buf_V_59, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1976 'getelementptr' 'fm_buf_V_59_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1977 [1/1] (0.00ns)   --->   "%fm_buf_V_6_addr_1 = getelementptr [1600 x i12]* @fm_buf_V_6, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1977 'getelementptr' 'fm_buf_V_6_addr_1' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1978 [1/1] (0.00ns)   --->   "%fm_buf_V_60_addr = getelementptr [1600 x i12]* @fm_buf_V_60, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1978 'getelementptr' 'fm_buf_V_60_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1979 [1/1] (0.00ns)   --->   "%fm_buf_V_61_addr = getelementptr [1600 x i12]* @fm_buf_V_61, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1979 'getelementptr' 'fm_buf_V_61_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1980 [1/1] (0.00ns)   --->   "%fm_buf_V_62_addr = getelementptr [1600 x i12]* @fm_buf_V_62, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1980 'getelementptr' 'fm_buf_V_62_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1981 [1/1] (0.00ns)   --->   "%fm_buf_V_63_addr = getelementptr [1600 x i12]* @fm_buf_V_63, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1981 'getelementptr' 'fm_buf_V_63_addr' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1982 [1/1] (0.00ns)   --->   "%fm_buf_V_7_addr_1 = getelementptr [1600 x i12]* @fm_buf_V_7, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1982 'getelementptr' 'fm_buf_V_7_addr_1' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1983 [1/1] (0.00ns)   --->   "%fm_buf_V_8_addr_1 = getelementptr [1600 x i12]* @fm_buf_V_8, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1983 'getelementptr' 'fm_buf_V_8_addr_1' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1984 [1/1] (0.00ns)   --->   "%fm_buf_V_9_addr_1 = getelementptr [1600 x i12]* @fm_buf_V_9, i64 0, i64 %zext_ln1265_25" [ResNet/net_hls.cc:598]   --->   Operation 1984 'getelementptr' 'fm_buf_V_9_addr_1' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_137 : Operation 1985 [2/2] (1.35ns)   --->   "%fm_buf_V_0_load = load i12* %fm_buf_V_0_addr_1, align 2" [ResNet/net_hls.cc:598]   --->   Operation 1985 'load' 'fm_buf_V_0_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 1986 [2/2] (1.35ns)   --->   "%fm_buf_V_1_load = load i12* %fm_buf_V_1_addr_1, align 2" [ResNet/net_hls.cc:598]   --->   Operation 1986 'load' 'fm_buf_V_1_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 1987 [2/2] (1.35ns)   --->   "%fm_buf_V_2_load = load i12* %fm_buf_V_2_addr_1, align 2" [ResNet/net_hls.cc:598]   --->   Operation 1987 'load' 'fm_buf_V_2_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 1988 [2/2] (1.35ns)   --->   "%fm_buf_V_3_load = load i12* %fm_buf_V_3_addr_1, align 2" [ResNet/net_hls.cc:598]   --->   Operation 1988 'load' 'fm_buf_V_3_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 1989 [2/2] (1.35ns)   --->   "%fm_buf_V_4_load = load i12* %fm_buf_V_4_addr_1, align 2" [ResNet/net_hls.cc:598]   --->   Operation 1989 'load' 'fm_buf_V_4_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 1990 [2/2] (1.35ns)   --->   "%fm_buf_V_5_load = load i12* %fm_buf_V_5_addr_1, align 2" [ResNet/net_hls.cc:598]   --->   Operation 1990 'load' 'fm_buf_V_5_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 1991 [2/2] (1.35ns)   --->   "%fm_buf_V_6_load = load i12* %fm_buf_V_6_addr_1, align 2" [ResNet/net_hls.cc:598]   --->   Operation 1991 'load' 'fm_buf_V_6_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 1992 [2/2] (1.35ns)   --->   "%fm_buf_V_7_load = load i12* %fm_buf_V_7_addr_1, align 2" [ResNet/net_hls.cc:598]   --->   Operation 1992 'load' 'fm_buf_V_7_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 1993 [2/2] (1.35ns)   --->   "%fm_buf_V_8_load = load i12* %fm_buf_V_8_addr_1, align 2" [ResNet/net_hls.cc:598]   --->   Operation 1993 'load' 'fm_buf_V_8_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 1994 [2/2] (1.35ns)   --->   "%fm_buf_V_9_load = load i12* %fm_buf_V_9_addr_1, align 2" [ResNet/net_hls.cc:598]   --->   Operation 1994 'load' 'fm_buf_V_9_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 1995 [2/2] (1.35ns)   --->   "%fm_buf_V_10_load = load i12* %fm_buf_V_10_addr_1, align 2" [ResNet/net_hls.cc:598]   --->   Operation 1995 'load' 'fm_buf_V_10_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 1996 [2/2] (1.35ns)   --->   "%fm_buf_V_11_load = load i12* %fm_buf_V_11_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 1996 'load' 'fm_buf_V_11_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 1997 [2/2] (1.35ns)   --->   "%fm_buf_V_12_load = load i12* %fm_buf_V_12_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 1997 'load' 'fm_buf_V_12_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 1998 [2/2] (1.35ns)   --->   "%fm_buf_V_13_load = load i12* %fm_buf_V_13_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 1998 'load' 'fm_buf_V_13_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 1999 [2/2] (1.35ns)   --->   "%fm_buf_V_14_load = load i12* %fm_buf_V_14_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 1999 'load' 'fm_buf_V_14_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2000 [2/2] (1.35ns)   --->   "%fm_buf_V_15_load = load i12* %fm_buf_V_15_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2000 'load' 'fm_buf_V_15_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2001 [2/2] (1.35ns)   --->   "%fm_buf_V_16_load = load i12* %fm_buf_V_16_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2001 'load' 'fm_buf_V_16_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2002 [2/2] (1.35ns)   --->   "%fm_buf_V_17_load = load i12* %fm_buf_V_17_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2002 'load' 'fm_buf_V_17_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2003 [2/2] (1.35ns)   --->   "%fm_buf_V_18_load = load i12* %fm_buf_V_18_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2003 'load' 'fm_buf_V_18_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2004 [2/2] (1.35ns)   --->   "%fm_buf_V_19_load = load i12* %fm_buf_V_19_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2004 'load' 'fm_buf_V_19_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2005 [2/2] (1.35ns)   --->   "%fm_buf_V_20_load = load i12* %fm_buf_V_20_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2005 'load' 'fm_buf_V_20_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2006 [2/2] (1.35ns)   --->   "%fm_buf_V_21_load = load i12* %fm_buf_V_21_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2006 'load' 'fm_buf_V_21_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2007 [2/2] (1.35ns)   --->   "%fm_buf_V_22_load = load i12* %fm_buf_V_22_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2007 'load' 'fm_buf_V_22_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2008 [2/2] (1.35ns)   --->   "%fm_buf_V_23_load = load i12* %fm_buf_V_23_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2008 'load' 'fm_buf_V_23_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2009 [2/2] (1.35ns)   --->   "%fm_buf_V_24_load = load i12* %fm_buf_V_24_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2009 'load' 'fm_buf_V_24_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2010 [2/2] (1.35ns)   --->   "%fm_buf_V_25_load = load i12* %fm_buf_V_25_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2010 'load' 'fm_buf_V_25_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2011 [2/2] (1.35ns)   --->   "%fm_buf_V_26_load = load i12* %fm_buf_V_26_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2011 'load' 'fm_buf_V_26_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2012 [2/2] (1.35ns)   --->   "%fm_buf_V_27_load = load i12* %fm_buf_V_27_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2012 'load' 'fm_buf_V_27_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2013 [2/2] (1.35ns)   --->   "%fm_buf_V_28_load = load i12* %fm_buf_V_28_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2013 'load' 'fm_buf_V_28_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2014 [2/2] (1.35ns)   --->   "%fm_buf_V_29_load = load i12* %fm_buf_V_29_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2014 'load' 'fm_buf_V_29_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2015 [2/2] (1.35ns)   --->   "%fm_buf_V_30_load = load i12* %fm_buf_V_30_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2015 'load' 'fm_buf_V_30_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2016 [2/2] (1.35ns)   --->   "%fm_buf_V_31_load = load i12* %fm_buf_V_31_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2016 'load' 'fm_buf_V_31_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2017 [2/2] (1.35ns)   --->   "%fm_buf_V_32_load = load i12* %fm_buf_V_32_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2017 'load' 'fm_buf_V_32_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2018 [2/2] (1.35ns)   --->   "%fm_buf_V_33_load = load i12* %fm_buf_V_33_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2018 'load' 'fm_buf_V_33_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2019 [2/2] (1.35ns)   --->   "%fm_buf_V_34_load = load i12* %fm_buf_V_34_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2019 'load' 'fm_buf_V_34_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2020 [2/2] (1.35ns)   --->   "%fm_buf_V_35_load = load i12* %fm_buf_V_35_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2020 'load' 'fm_buf_V_35_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2021 [2/2] (1.35ns)   --->   "%fm_buf_V_36_load = load i12* %fm_buf_V_36_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2021 'load' 'fm_buf_V_36_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2022 [2/2] (1.35ns)   --->   "%fm_buf_V_37_load = load i12* %fm_buf_V_37_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2022 'load' 'fm_buf_V_37_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2023 [2/2] (1.35ns)   --->   "%fm_buf_V_38_load = load i12* %fm_buf_V_38_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2023 'load' 'fm_buf_V_38_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2024 [2/2] (1.35ns)   --->   "%fm_buf_V_39_load = load i12* %fm_buf_V_39_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2024 'load' 'fm_buf_V_39_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2025 [2/2] (1.35ns)   --->   "%fm_buf_V_40_load = load i12* %fm_buf_V_40_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2025 'load' 'fm_buf_V_40_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2026 [2/2] (1.35ns)   --->   "%fm_buf_V_41_load = load i12* %fm_buf_V_41_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2026 'load' 'fm_buf_V_41_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2027 [2/2] (1.35ns)   --->   "%fm_buf_V_42_load = load i12* %fm_buf_V_42_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2027 'load' 'fm_buf_V_42_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2028 [2/2] (1.35ns)   --->   "%fm_buf_V_43_load = load i12* %fm_buf_V_43_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2028 'load' 'fm_buf_V_43_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2029 [2/2] (1.35ns)   --->   "%fm_buf_V_44_load = load i12* %fm_buf_V_44_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2029 'load' 'fm_buf_V_44_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2030 [2/2] (1.35ns)   --->   "%fm_buf_V_45_load = load i12* %fm_buf_V_45_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2030 'load' 'fm_buf_V_45_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2031 [2/2] (1.35ns)   --->   "%fm_buf_V_46_load = load i12* %fm_buf_V_46_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2031 'load' 'fm_buf_V_46_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2032 [2/2] (1.35ns)   --->   "%fm_buf_V_47_load = load i12* %fm_buf_V_47_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2032 'load' 'fm_buf_V_47_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2033 [2/2] (1.35ns)   --->   "%fm_buf_V_48_load = load i12* %fm_buf_V_48_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2033 'load' 'fm_buf_V_48_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2034 [2/2] (1.35ns)   --->   "%fm_buf_V_49_load = load i12* %fm_buf_V_49_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2034 'load' 'fm_buf_V_49_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2035 [2/2] (1.35ns)   --->   "%fm_buf_V_50_load = load i12* %fm_buf_V_50_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2035 'load' 'fm_buf_V_50_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2036 [2/2] (1.35ns)   --->   "%fm_buf_V_51_load = load i12* %fm_buf_V_51_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2036 'load' 'fm_buf_V_51_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2037 [2/2] (1.35ns)   --->   "%fm_buf_V_52_load = load i12* %fm_buf_V_52_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2037 'load' 'fm_buf_V_52_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2038 [2/2] (1.35ns)   --->   "%fm_buf_V_53_load = load i12* %fm_buf_V_53_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2038 'load' 'fm_buf_V_53_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2039 [2/2] (1.35ns)   --->   "%fm_buf_V_54_load = load i12* %fm_buf_V_54_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2039 'load' 'fm_buf_V_54_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2040 [2/2] (1.35ns)   --->   "%fm_buf_V_55_load = load i12* %fm_buf_V_55_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2040 'load' 'fm_buf_V_55_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2041 [2/2] (1.35ns)   --->   "%fm_buf_V_56_load = load i12* %fm_buf_V_56_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2041 'load' 'fm_buf_V_56_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2042 [2/2] (1.35ns)   --->   "%fm_buf_V_57_load = load i12* %fm_buf_V_57_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2042 'load' 'fm_buf_V_57_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2043 [2/2] (1.35ns)   --->   "%fm_buf_V_58_load = load i12* %fm_buf_V_58_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2043 'load' 'fm_buf_V_58_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2044 [2/2] (1.35ns)   --->   "%fm_buf_V_59_load = load i12* %fm_buf_V_59_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2044 'load' 'fm_buf_V_59_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2045 [2/2] (1.35ns)   --->   "%fm_buf_V_60_load = load i12* %fm_buf_V_60_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2045 'load' 'fm_buf_V_60_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2046 [2/2] (1.35ns)   --->   "%fm_buf_V_61_load = load i12* %fm_buf_V_61_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2046 'load' 'fm_buf_V_61_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2047 [2/2] (1.35ns)   --->   "%fm_buf_V_62_load = load i12* %fm_buf_V_62_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2047 'load' 'fm_buf_V_62_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2048 [2/2] (1.35ns)   --->   "%fm_buf_V_63_load = load i12* %fm_buf_V_63_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2048 'load' 'fm_buf_V_63_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_137 : Operation 2049 [1/1] (0.86ns)   --->   "%j = add i4 %select_ln598, 1" [ResNet/net_hls.cc:593]   --->   Operation 2049 'add' 'j' <Predicate = (!icmp_ln592)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 25> <Delay = 3.17>
ST_138 : Operation 2050 [1/1] (0.00ns)   --->   "%empty_530 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 2050 'speclooptripcount' 'empty_530' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2051 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str263)" [ResNet/net_hls.cc:593]   --->   Operation 2051 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2052 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str251) nounwind" [ResNet/net_hls.cc:594]   --->   Operation 2052 'specpipeline' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2053 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i12 %linear_buf_0_V_165 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2053 'sext' 'sext_ln703' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2054 [1/2] (1.35ns)   --->   "%fm_buf_V_0_load = load i12* %fm_buf_V_0_addr_1, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2054 'load' 'fm_buf_V_0_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2055 [1/1] (0.00ns)   --->   "%sext_ln703_157 = sext i12 %fm_buf_V_0_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2055 'sext' 'sext_ln703_157' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2056 [1/1] (0.96ns)   --->   "%add_ln1192_151 = add nsw i13 %sext_ln703, %sext_ln703_157" [ResNet/net_hls.cc:598]   --->   Operation 2056 'add' 'add_ln1192_151' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2057 [1/1] (0.00ns)   --->   "%tmp_919 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_151, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2057 'bitselect' 'tmp_919' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2058 [1/1] (0.96ns)   --->   "%add_ln703 = add i12 %linear_buf_0_V_165, %fm_buf_V_0_load" [ResNet/net_hls.cc:598]   --->   Operation 2058 'add' 'add_ln703' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2059 [1/1] (0.00ns)   --->   "%tmp_920 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2059 'bitselect' 'tmp_920' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2060 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_68)   --->   "%xor_ln786_68 = xor i1 %tmp_920, true" [ResNet/net_hls.cc:598]   --->   Operation 2060 'xor' 'xor_ln786_68' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_68)   --->   "%and_ln786_160 = and i1 %tmp_919, %xor_ln786_68" [ResNet/net_hls.cc:598]   --->   Operation 2061 'and' 'and_ln786_160' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2062 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_0_V)   --->   "%xor_ln340 = xor i1 %tmp_919, %tmp_920" [ResNet/net_hls.cc:598]   --->   Operation 2062 'xor' 'xor_ln340' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2063 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_0_V)   --->   "%xor_ln340_66 = xor i1 %tmp_919, true" [ResNet/net_hls.cc:598]   --->   Operation 2063 'xor' 'xor_ln340_66' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2064 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_0_V)   --->   "%or_ln340_296 = or i1 %tmp_920, %xor_ln340_66" [ResNet/net_hls.cc:598]   --->   Operation 2064 'or' 'or_ln340_296' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_0_V)   --->   "%select_ln340_66 = select i1 %xor_ln340, i12 2047, i12 %add_ln703" [ResNet/net_hls.cc:598]   --->   Operation 2065 'select' 'select_ln340_66' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2066 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_68 = select i1 %and_ln786_160, i12 -2048, i12 %add_ln703" [ResNet/net_hls.cc:598]   --->   Operation 2066 'select' 'select_ln388_68' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2067 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_0_V = select i1 %or_ln340_296, i12 %select_ln340_66, i12 %select_ln388_68" [ResNet/net_hls.cc:598]   --->   Operation 2067 'select' 'linear_buf_0_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2068 [1/1] (0.00ns)   --->   "%sext_ln703_158 = sext i12 %linear_buf_1_V_166 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2068 'sext' 'sext_ln703_158' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2069 [1/2] (1.35ns)   --->   "%fm_buf_V_1_load = load i12* %fm_buf_V_1_addr_1, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2069 'load' 'fm_buf_V_1_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2070 [1/1] (0.00ns)   --->   "%sext_ln703_159 = sext i12 %fm_buf_V_1_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2070 'sext' 'sext_ln703_159' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2071 [1/1] (0.96ns)   --->   "%add_ln1192_153 = add nsw i13 %sext_ln703_158, %sext_ln703_159" [ResNet/net_hls.cc:598]   --->   Operation 2071 'add' 'add_ln1192_153' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2072 [1/1] (0.00ns)   --->   "%tmp_921 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_153, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2072 'bitselect' 'tmp_921' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2073 [1/1] (0.96ns)   --->   "%add_ln703_91 = add i12 %linear_buf_1_V_166, %fm_buf_V_1_load" [ResNet/net_hls.cc:598]   --->   Operation 2073 'add' 'add_ln703_91' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2074 [1/1] (0.00ns)   --->   "%tmp_922 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_91, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2074 'bitselect' 'tmp_922' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_70)   --->   "%xor_ln786_70 = xor i1 %tmp_922, true" [ResNet/net_hls.cc:598]   --->   Operation 2075 'xor' 'xor_ln786_70' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2076 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_70)   --->   "%and_ln786_163 = and i1 %tmp_921, %xor_ln786_70" [ResNet/net_hls.cc:598]   --->   Operation 2076 'and' 'and_ln786_163' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2077 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_1_V)   --->   "%xor_ln340_98 = xor i1 %tmp_921, %tmp_922" [ResNet/net_hls.cc:598]   --->   Operation 2077 'xor' 'xor_ln340_98' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2078 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_1_V)   --->   "%xor_ln340_68 = xor i1 %tmp_921, true" [ResNet/net_hls.cc:598]   --->   Operation 2078 'xor' 'xor_ln340_68' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2079 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_1_V)   --->   "%or_ln340_297 = or i1 %tmp_922, %xor_ln340_68" [ResNet/net_hls.cc:598]   --->   Operation 2079 'or' 'or_ln340_297' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2080 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_1_V)   --->   "%select_ln340_69 = select i1 %xor_ln340_98, i12 2047, i12 %add_ln703_91" [ResNet/net_hls.cc:598]   --->   Operation 2080 'select' 'select_ln340_69' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2081 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_70 = select i1 %and_ln786_163, i12 -2048, i12 %add_ln703_91" [ResNet/net_hls.cc:598]   --->   Operation 2081 'select' 'select_ln388_70' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2082 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_1_V = select i1 %or_ln340_297, i12 %select_ln340_69, i12 %select_ln388_70" [ResNet/net_hls.cc:598]   --->   Operation 2082 'select' 'linear_buf_1_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2083 [1/1] (0.00ns)   --->   "%sext_ln703_160 = sext i12 %linear_buf_2_V_167 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2083 'sext' 'sext_ln703_160' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2084 [1/2] (1.35ns)   --->   "%fm_buf_V_2_load = load i12* %fm_buf_V_2_addr_1, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2084 'load' 'fm_buf_V_2_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2085 [1/1] (0.00ns)   --->   "%sext_ln703_161 = sext i12 %fm_buf_V_2_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2085 'sext' 'sext_ln703_161' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2086 [1/1] (0.96ns)   --->   "%add_ln1192_155 = add nsw i13 %sext_ln703_160, %sext_ln703_161" [ResNet/net_hls.cc:598]   --->   Operation 2086 'add' 'add_ln1192_155' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2087 [1/1] (0.00ns)   --->   "%tmp_923 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_155, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2087 'bitselect' 'tmp_923' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2088 [1/1] (0.96ns)   --->   "%add_ln703_92 = add i12 %linear_buf_2_V_167, %fm_buf_V_2_load" [ResNet/net_hls.cc:598]   --->   Operation 2088 'add' 'add_ln703_92' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2089 [1/1] (0.00ns)   --->   "%tmp_924 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_92, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2089 'bitselect' 'tmp_924' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_71)   --->   "%xor_ln786_72 = xor i1 %tmp_924, true" [ResNet/net_hls.cc:598]   --->   Operation 2090 'xor' 'xor_ln786_72' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_71)   --->   "%and_ln786_165 = and i1 %tmp_923, %xor_ln786_72" [ResNet/net_hls.cc:598]   --->   Operation 2091 'and' 'and_ln786_165' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_2_V)   --->   "%xor_ln340_100 = xor i1 %tmp_923, %tmp_924" [ResNet/net_hls.cc:598]   --->   Operation 2092 'xor' 'xor_ln340_100' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_2_V)   --->   "%xor_ln340_70 = xor i1 %tmp_923, true" [ResNet/net_hls.cc:598]   --->   Operation 2093 'xor' 'xor_ln340_70' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2094 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_2_V)   --->   "%or_ln340_298 = or i1 %tmp_924, %xor_ln340_70" [ResNet/net_hls.cc:598]   --->   Operation 2094 'or' 'or_ln340_298' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_2_V)   --->   "%select_ln340_71 = select i1 %xor_ln340_100, i12 2047, i12 %add_ln703_92" [ResNet/net_hls.cc:598]   --->   Operation 2095 'select' 'select_ln340_71' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2096 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_71 = select i1 %and_ln786_165, i12 -2048, i12 %add_ln703_92" [ResNet/net_hls.cc:598]   --->   Operation 2096 'select' 'select_ln388_71' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2097 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_2_V = select i1 %or_ln340_298, i12 %select_ln340_71, i12 %select_ln388_71" [ResNet/net_hls.cc:598]   --->   Operation 2097 'select' 'linear_buf_2_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2098 [1/1] (0.00ns)   --->   "%sext_ln703_162 = sext i12 %linear_buf_3_V_168 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2098 'sext' 'sext_ln703_162' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2099 [1/2] (1.35ns)   --->   "%fm_buf_V_3_load = load i12* %fm_buf_V_3_addr_1, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2099 'load' 'fm_buf_V_3_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2100 [1/1] (0.00ns)   --->   "%sext_ln703_163 = sext i12 %fm_buf_V_3_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2100 'sext' 'sext_ln703_163' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2101 [1/1] (0.96ns)   --->   "%add_ln1192_156 = add nsw i13 %sext_ln703_162, %sext_ln703_163" [ResNet/net_hls.cc:598]   --->   Operation 2101 'add' 'add_ln1192_156' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2102 [1/1] (0.00ns)   --->   "%tmp_925 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_156, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2102 'bitselect' 'tmp_925' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2103 [1/1] (0.96ns)   --->   "%add_ln703_93 = add i12 %linear_buf_3_V_168, %fm_buf_V_3_load" [ResNet/net_hls.cc:598]   --->   Operation 2103 'add' 'add_ln703_93' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2104 [1/1] (0.00ns)   --->   "%tmp_926 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_93, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2104 'bitselect' 'tmp_926' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2105 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_72)   --->   "%xor_ln786_74 = xor i1 %tmp_926, true" [ResNet/net_hls.cc:598]   --->   Operation 2105 'xor' 'xor_ln786_74' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2106 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_72)   --->   "%and_ln786_168 = and i1 %tmp_925, %xor_ln786_74" [ResNet/net_hls.cc:598]   --->   Operation 2106 'and' 'and_ln786_168' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2107 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_3_V)   --->   "%xor_ln340_102 = xor i1 %tmp_925, %tmp_926" [ResNet/net_hls.cc:598]   --->   Operation 2107 'xor' 'xor_ln340_102' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2108 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_3_V)   --->   "%xor_ln340_73 = xor i1 %tmp_925, true" [ResNet/net_hls.cc:598]   --->   Operation 2108 'xor' 'xor_ln340_73' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_3_V)   --->   "%or_ln340_299 = or i1 %tmp_926, %xor_ln340_73" [ResNet/net_hls.cc:598]   --->   Operation 2109 'or' 'or_ln340_299' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_3_V)   --->   "%select_ln340_74 = select i1 %xor_ln340_102, i12 2047, i12 %add_ln703_93" [ResNet/net_hls.cc:598]   --->   Operation 2110 'select' 'select_ln340_74' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2111 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_72 = select i1 %and_ln786_168, i12 -2048, i12 %add_ln703_93" [ResNet/net_hls.cc:598]   --->   Operation 2111 'select' 'select_ln388_72' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2112 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_3_V = select i1 %or_ln340_299, i12 %select_ln340_74, i12 %select_ln388_72" [ResNet/net_hls.cc:598]   --->   Operation 2112 'select' 'linear_buf_3_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2113 [1/1] (0.00ns)   --->   "%sext_ln703_164 = sext i12 %linear_buf_4_V_169 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2113 'sext' 'sext_ln703_164' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2114 [1/2] (1.35ns)   --->   "%fm_buf_V_4_load = load i12* %fm_buf_V_4_addr_1, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2114 'load' 'fm_buf_V_4_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2115 [1/1] (0.00ns)   --->   "%sext_ln703_165 = sext i12 %fm_buf_V_4_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2115 'sext' 'sext_ln703_165' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2116 [1/1] (0.96ns)   --->   "%add_ln1192_158 = add nsw i13 %sext_ln703_164, %sext_ln703_165" [ResNet/net_hls.cc:598]   --->   Operation 2116 'add' 'add_ln1192_158' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2117 [1/1] (0.00ns)   --->   "%tmp_927 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_158, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2117 'bitselect' 'tmp_927' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2118 [1/1] (0.96ns)   --->   "%add_ln703_94 = add i12 %linear_buf_4_V_169, %fm_buf_V_4_load" [ResNet/net_hls.cc:598]   --->   Operation 2118 'add' 'add_ln703_94' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2119 [1/1] (0.00ns)   --->   "%tmp_928 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_94, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2119 'bitselect' 'tmp_928' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2120 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_73)   --->   "%xor_ln786_77 = xor i1 %tmp_928, true" [ResNet/net_hls.cc:598]   --->   Operation 2120 'xor' 'xor_ln786_77' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2121 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_73)   --->   "%and_ln786_171 = and i1 %tmp_927, %xor_ln786_77" [ResNet/net_hls.cc:598]   --->   Operation 2121 'and' 'and_ln786_171' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2122 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_4_V)   --->   "%xor_ln340_104 = xor i1 %tmp_927, %tmp_928" [ResNet/net_hls.cc:598]   --->   Operation 2122 'xor' 'xor_ln340_104' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2123 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_4_V)   --->   "%xor_ln340_75 = xor i1 %tmp_927, true" [ResNet/net_hls.cc:598]   --->   Operation 2123 'xor' 'xor_ln340_75' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2124 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_4_V)   --->   "%or_ln340_300 = or i1 %tmp_928, %xor_ln340_75" [ResNet/net_hls.cc:598]   --->   Operation 2124 'or' 'or_ln340_300' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2125 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_4_V)   --->   "%select_ln340_76 = select i1 %xor_ln340_104, i12 2047, i12 %add_ln703_94" [ResNet/net_hls.cc:598]   --->   Operation 2125 'select' 'select_ln340_76' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2126 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_73 = select i1 %and_ln786_171, i12 -2048, i12 %add_ln703_94" [ResNet/net_hls.cc:598]   --->   Operation 2126 'select' 'select_ln388_73' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2127 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_4_V = select i1 %or_ln340_300, i12 %select_ln340_76, i12 %select_ln388_73" [ResNet/net_hls.cc:598]   --->   Operation 2127 'select' 'linear_buf_4_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2128 [1/1] (0.00ns)   --->   "%sext_ln703_166 = sext i12 %linear_buf_5_V_170 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2128 'sext' 'sext_ln703_166' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2129 [1/2] (1.35ns)   --->   "%fm_buf_V_5_load = load i12* %fm_buf_V_5_addr_1, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2129 'load' 'fm_buf_V_5_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2130 [1/1] (0.00ns)   --->   "%sext_ln703_167 = sext i12 %fm_buf_V_5_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2130 'sext' 'sext_ln703_167' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2131 [1/1] (0.96ns)   --->   "%add_ln1192_160 = add nsw i13 %sext_ln703_166, %sext_ln703_167" [ResNet/net_hls.cc:598]   --->   Operation 2131 'add' 'add_ln1192_160' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2132 [1/1] (0.00ns)   --->   "%tmp_929 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_160, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2132 'bitselect' 'tmp_929' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2133 [1/1] (0.96ns)   --->   "%add_ln703_95 = add i12 %linear_buf_5_V_170, %fm_buf_V_5_load" [ResNet/net_hls.cc:598]   --->   Operation 2133 'add' 'add_ln703_95' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2134 [1/1] (0.00ns)   --->   "%tmp_930 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_95, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2134 'bitselect' 'tmp_930' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2135 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_74)   --->   "%xor_ln786_80 = xor i1 %tmp_930, true" [ResNet/net_hls.cc:598]   --->   Operation 2135 'xor' 'xor_ln786_80' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2136 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_74)   --->   "%and_ln786_174 = and i1 %tmp_929, %xor_ln786_80" [ResNet/net_hls.cc:598]   --->   Operation 2136 'and' 'and_ln786_174' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2137 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_5_V)   --->   "%xor_ln340_106 = xor i1 %tmp_929, %tmp_930" [ResNet/net_hls.cc:598]   --->   Operation 2137 'xor' 'xor_ln340_106' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2138 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_5_V)   --->   "%xor_ln340_77 = xor i1 %tmp_929, true" [ResNet/net_hls.cc:598]   --->   Operation 2138 'xor' 'xor_ln340_77' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2139 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_5_V)   --->   "%or_ln340_301 = or i1 %tmp_930, %xor_ln340_77" [ResNet/net_hls.cc:598]   --->   Operation 2139 'or' 'or_ln340_301' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2140 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_5_V)   --->   "%select_ln340_78 = select i1 %xor_ln340_106, i12 2047, i12 %add_ln703_95" [ResNet/net_hls.cc:598]   --->   Operation 2140 'select' 'select_ln340_78' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2141 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_74 = select i1 %and_ln786_174, i12 -2048, i12 %add_ln703_95" [ResNet/net_hls.cc:598]   --->   Operation 2141 'select' 'select_ln388_74' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2142 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_5_V = select i1 %or_ln340_301, i12 %select_ln340_78, i12 %select_ln388_74" [ResNet/net_hls.cc:598]   --->   Operation 2142 'select' 'linear_buf_5_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2143 [1/1] (0.00ns)   --->   "%sext_ln703_168 = sext i12 %linear_buf_6_V_171 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2143 'sext' 'sext_ln703_168' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2144 [1/2] (1.35ns)   --->   "%fm_buf_V_6_load = load i12* %fm_buf_V_6_addr_1, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2144 'load' 'fm_buf_V_6_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2145 [1/1] (0.00ns)   --->   "%sext_ln703_169 = sext i12 %fm_buf_V_6_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2145 'sext' 'sext_ln703_169' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2146 [1/1] (0.96ns)   --->   "%add_ln1192_162 = add nsw i13 %sext_ln703_168, %sext_ln703_169" [ResNet/net_hls.cc:598]   --->   Operation 2146 'add' 'add_ln1192_162' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2147 [1/1] (0.00ns)   --->   "%tmp_931 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_162, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2147 'bitselect' 'tmp_931' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2148 [1/1] (0.96ns)   --->   "%add_ln703_96 = add i12 %linear_buf_6_V_171, %fm_buf_V_6_load" [ResNet/net_hls.cc:598]   --->   Operation 2148 'add' 'add_ln703_96' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2149 [1/1] (0.00ns)   --->   "%tmp_932 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_96, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2149 'bitselect' 'tmp_932' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_75)   --->   "%xor_ln786_82 = xor i1 %tmp_932, true" [ResNet/net_hls.cc:598]   --->   Operation 2150 'xor' 'xor_ln786_82' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2151 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_75)   --->   "%and_ln786_176 = and i1 %tmp_931, %xor_ln786_82" [ResNet/net_hls.cc:598]   --->   Operation 2151 'and' 'and_ln786_176' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_6_V)   --->   "%xor_ln340_108 = xor i1 %tmp_931, %tmp_932" [ResNet/net_hls.cc:598]   --->   Operation 2152 'xor' 'xor_ln340_108' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_6_V)   --->   "%xor_ln340_79 = xor i1 %tmp_931, true" [ResNet/net_hls.cc:598]   --->   Operation 2153 'xor' 'xor_ln340_79' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2154 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_6_V)   --->   "%or_ln340_302 = or i1 %tmp_932, %xor_ln340_79" [ResNet/net_hls.cc:598]   --->   Operation 2154 'or' 'or_ln340_302' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_6_V)   --->   "%select_ln340_80 = select i1 %xor_ln340_108, i12 2047, i12 %add_ln703_96" [ResNet/net_hls.cc:598]   --->   Operation 2155 'select' 'select_ln340_80' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2156 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_75 = select i1 %and_ln786_176, i12 -2048, i12 %add_ln703_96" [ResNet/net_hls.cc:598]   --->   Operation 2156 'select' 'select_ln388_75' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2157 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_6_V = select i1 %or_ln340_302, i12 %select_ln340_80, i12 %select_ln388_75" [ResNet/net_hls.cc:598]   --->   Operation 2157 'select' 'linear_buf_6_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2158 [1/1] (0.00ns)   --->   "%sext_ln703_170 = sext i12 %linear_buf_7_V_172 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2158 'sext' 'sext_ln703_170' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2159 [1/2] (1.35ns)   --->   "%fm_buf_V_7_load = load i12* %fm_buf_V_7_addr_1, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2159 'load' 'fm_buf_V_7_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2160 [1/1] (0.00ns)   --->   "%sext_ln703_171 = sext i12 %fm_buf_V_7_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2160 'sext' 'sext_ln703_171' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2161 [1/1] (0.96ns)   --->   "%add_ln1192_163 = add nsw i13 %sext_ln703_170, %sext_ln703_171" [ResNet/net_hls.cc:598]   --->   Operation 2161 'add' 'add_ln1192_163' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2162 [1/1] (0.00ns)   --->   "%tmp_933 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_163, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2162 'bitselect' 'tmp_933' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2163 [1/1] (0.96ns)   --->   "%add_ln703_97 = add i12 %linear_buf_7_V_172, %fm_buf_V_7_load" [ResNet/net_hls.cc:598]   --->   Operation 2163 'add' 'add_ln703_97' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2164 [1/1] (0.00ns)   --->   "%tmp_934 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_97, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2164 'bitselect' 'tmp_934' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2165 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_76)   --->   "%xor_ln786_84 = xor i1 %tmp_934, true" [ResNet/net_hls.cc:598]   --->   Operation 2165 'xor' 'xor_ln786_84' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2166 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_76)   --->   "%and_ln786_178 = and i1 %tmp_933, %xor_ln786_84" [ResNet/net_hls.cc:598]   --->   Operation 2166 'and' 'and_ln786_178' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2167 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_7_V)   --->   "%xor_ln340_110 = xor i1 %tmp_933, %tmp_934" [ResNet/net_hls.cc:598]   --->   Operation 2167 'xor' 'xor_ln340_110' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2168 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_7_V)   --->   "%xor_ln340_81 = xor i1 %tmp_933, true" [ResNet/net_hls.cc:598]   --->   Operation 2168 'xor' 'xor_ln340_81' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2169 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_7_V)   --->   "%or_ln340_303 = or i1 %tmp_934, %xor_ln340_81" [ResNet/net_hls.cc:598]   --->   Operation 2169 'or' 'or_ln340_303' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2170 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_7_V)   --->   "%select_ln340_82 = select i1 %xor_ln340_110, i12 2047, i12 %add_ln703_97" [ResNet/net_hls.cc:598]   --->   Operation 2170 'select' 'select_ln340_82' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2171 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_76 = select i1 %and_ln786_178, i12 -2048, i12 %add_ln703_97" [ResNet/net_hls.cc:598]   --->   Operation 2171 'select' 'select_ln388_76' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2172 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_7_V = select i1 %or_ln340_303, i12 %select_ln340_82, i12 %select_ln388_76" [ResNet/net_hls.cc:598]   --->   Operation 2172 'select' 'linear_buf_7_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2173 [1/1] (0.00ns)   --->   "%sext_ln703_172 = sext i12 %linear_buf_8_V_173 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2173 'sext' 'sext_ln703_172' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2174 [1/2] (1.35ns)   --->   "%fm_buf_V_8_load = load i12* %fm_buf_V_8_addr_1, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2174 'load' 'fm_buf_V_8_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2175 [1/1] (0.00ns)   --->   "%sext_ln703_173 = sext i12 %fm_buf_V_8_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2175 'sext' 'sext_ln703_173' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2176 [1/1] (0.96ns)   --->   "%add_ln1192_165 = add nsw i13 %sext_ln703_172, %sext_ln703_173" [ResNet/net_hls.cc:598]   --->   Operation 2176 'add' 'add_ln1192_165' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2177 [1/1] (0.00ns)   --->   "%tmp_935 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_165, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2177 'bitselect' 'tmp_935' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2178 [1/1] (0.96ns)   --->   "%add_ln703_98 = add i12 %linear_buf_8_V_173, %fm_buf_V_8_load" [ResNet/net_hls.cc:598]   --->   Operation 2178 'add' 'add_ln703_98' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2179 [1/1] (0.00ns)   --->   "%tmp_936 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_98, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2179 'bitselect' 'tmp_936' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2180 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_77)   --->   "%xor_ln786_86 = xor i1 %tmp_936, true" [ResNet/net_hls.cc:598]   --->   Operation 2180 'xor' 'xor_ln786_86' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_77)   --->   "%and_ln786_179 = and i1 %tmp_935, %xor_ln786_86" [ResNet/net_hls.cc:598]   --->   Operation 2181 'and' 'and_ln786_179' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2182 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_8_V)   --->   "%xor_ln340_112 = xor i1 %tmp_935, %tmp_936" [ResNet/net_hls.cc:598]   --->   Operation 2182 'xor' 'xor_ln340_112' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2183 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_8_V)   --->   "%xor_ln340_83 = xor i1 %tmp_935, true" [ResNet/net_hls.cc:598]   --->   Operation 2183 'xor' 'xor_ln340_83' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2184 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_8_V)   --->   "%or_ln340_304 = or i1 %tmp_936, %xor_ln340_83" [ResNet/net_hls.cc:598]   --->   Operation 2184 'or' 'or_ln340_304' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2185 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_8_V)   --->   "%select_ln340_84 = select i1 %xor_ln340_112, i12 2047, i12 %add_ln703_98" [ResNet/net_hls.cc:598]   --->   Operation 2185 'select' 'select_ln340_84' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2186 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_77 = select i1 %and_ln786_179, i12 -2048, i12 %add_ln703_98" [ResNet/net_hls.cc:598]   --->   Operation 2186 'select' 'select_ln388_77' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2187 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_8_V = select i1 %or_ln340_304, i12 %select_ln340_84, i12 %select_ln388_77" [ResNet/net_hls.cc:598]   --->   Operation 2187 'select' 'linear_buf_8_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2188 [1/1] (0.00ns)   --->   "%sext_ln703_174 = sext i12 %linear_buf_9_V_174 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2188 'sext' 'sext_ln703_174' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2189 [1/2] (1.35ns)   --->   "%fm_buf_V_9_load = load i12* %fm_buf_V_9_addr_1, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2189 'load' 'fm_buf_V_9_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2190 [1/1] (0.00ns)   --->   "%sext_ln703_175 = sext i12 %fm_buf_V_9_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2190 'sext' 'sext_ln703_175' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2191 [1/1] (0.96ns)   --->   "%add_ln1192_167 = add nsw i13 %sext_ln703_174, %sext_ln703_175" [ResNet/net_hls.cc:598]   --->   Operation 2191 'add' 'add_ln1192_167' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2192 [1/1] (0.00ns)   --->   "%tmp_937 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_167, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2192 'bitselect' 'tmp_937' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2193 [1/1] (0.96ns)   --->   "%add_ln703_99 = add i12 %linear_buf_9_V_174, %fm_buf_V_9_load" [ResNet/net_hls.cc:598]   --->   Operation 2193 'add' 'add_ln703_99' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2194 [1/1] (0.00ns)   --->   "%tmp_938 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_99, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2194 'bitselect' 'tmp_938' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_78)   --->   "%xor_ln786_88 = xor i1 %tmp_938, true" [ResNet/net_hls.cc:598]   --->   Operation 2195 'xor' 'xor_ln786_88' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2196 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_78)   --->   "%and_ln786_180 = and i1 %tmp_937, %xor_ln786_88" [ResNet/net_hls.cc:598]   --->   Operation 2196 'and' 'and_ln786_180' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2197 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_9_V)   --->   "%xor_ln340_114 = xor i1 %tmp_937, %tmp_938" [ResNet/net_hls.cc:598]   --->   Operation 2197 'xor' 'xor_ln340_114' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2198 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_9_V)   --->   "%xor_ln340_85 = xor i1 %tmp_937, true" [ResNet/net_hls.cc:598]   --->   Operation 2198 'xor' 'xor_ln340_85' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2199 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_9_V)   --->   "%or_ln340_305 = or i1 %tmp_938, %xor_ln340_85" [ResNet/net_hls.cc:598]   --->   Operation 2199 'or' 'or_ln340_305' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2200 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_9_V)   --->   "%select_ln340_86 = select i1 %xor_ln340_114, i12 2047, i12 %add_ln703_99" [ResNet/net_hls.cc:598]   --->   Operation 2200 'select' 'select_ln340_86' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2201 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_78 = select i1 %and_ln786_180, i12 -2048, i12 %add_ln703_99" [ResNet/net_hls.cc:598]   --->   Operation 2201 'select' 'select_ln388_78' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2202 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_9_V = select i1 %or_ln340_305, i12 %select_ln340_86, i12 %select_ln388_78" [ResNet/net_hls.cc:598]   --->   Operation 2202 'select' 'linear_buf_9_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2203 [1/1] (0.00ns)   --->   "%sext_ln703_176 = sext i12 %linear_buf_10_V_175 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2203 'sext' 'sext_ln703_176' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2204 [1/2] (1.35ns)   --->   "%fm_buf_V_10_load = load i12* %fm_buf_V_10_addr_1, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2204 'load' 'fm_buf_V_10_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2205 [1/1] (0.00ns)   --->   "%sext_ln703_177 = sext i12 %fm_buf_V_10_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2205 'sext' 'sext_ln703_177' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2206 [1/1] (0.96ns)   --->   "%add_ln1192_169 = add nsw i13 %sext_ln703_176, %sext_ln703_177" [ResNet/net_hls.cc:598]   --->   Operation 2206 'add' 'add_ln1192_169' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2207 [1/1] (0.00ns)   --->   "%tmp_939 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_169, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2207 'bitselect' 'tmp_939' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2208 [1/1] (0.96ns)   --->   "%add_ln703_100 = add i12 %linear_buf_10_V_175, %fm_buf_V_10_load" [ResNet/net_hls.cc:598]   --->   Operation 2208 'add' 'add_ln703_100' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2209 [1/1] (0.00ns)   --->   "%tmp_940 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_100, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2209 'bitselect' 'tmp_940' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2210 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_79)   --->   "%xor_ln786_90 = xor i1 %tmp_940, true" [ResNet/net_hls.cc:598]   --->   Operation 2210 'xor' 'xor_ln786_90' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2211 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_79)   --->   "%and_ln786_181 = and i1 %tmp_939, %xor_ln786_90" [ResNet/net_hls.cc:598]   --->   Operation 2211 'and' 'and_ln786_181' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2212 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_10_V)   --->   "%xor_ln340_116 = xor i1 %tmp_939, %tmp_940" [ResNet/net_hls.cc:598]   --->   Operation 2212 'xor' 'xor_ln340_116' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2213 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_10_V)   --->   "%xor_ln340_87 = xor i1 %tmp_939, true" [ResNet/net_hls.cc:598]   --->   Operation 2213 'xor' 'xor_ln340_87' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2214 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_10_V)   --->   "%or_ln340_306 = or i1 %tmp_940, %xor_ln340_87" [ResNet/net_hls.cc:598]   --->   Operation 2214 'or' 'or_ln340_306' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2215 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_10_V)   --->   "%select_ln340_88 = select i1 %xor_ln340_116, i12 2047, i12 %add_ln703_100" [ResNet/net_hls.cc:598]   --->   Operation 2215 'select' 'select_ln340_88' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2216 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_79 = select i1 %and_ln786_181, i12 -2048, i12 %add_ln703_100" [ResNet/net_hls.cc:598]   --->   Operation 2216 'select' 'select_ln388_79' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2217 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_10_V = select i1 %or_ln340_306, i12 %select_ln340_88, i12 %select_ln388_79" [ResNet/net_hls.cc:598]   --->   Operation 2217 'select' 'linear_buf_10_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2218 [1/1] (0.00ns)   --->   "%sext_ln703_178 = sext i12 %linear_buf_11_V_176 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2218 'sext' 'sext_ln703_178' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2219 [1/2] (1.35ns)   --->   "%fm_buf_V_11_load = load i12* %fm_buf_V_11_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2219 'load' 'fm_buf_V_11_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2220 [1/1] (0.00ns)   --->   "%sext_ln703_179 = sext i12 %fm_buf_V_11_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2220 'sext' 'sext_ln703_179' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2221 [1/1] (0.96ns)   --->   "%add_ln1192_170 = add nsw i13 %sext_ln703_178, %sext_ln703_179" [ResNet/net_hls.cc:598]   --->   Operation 2221 'add' 'add_ln1192_170' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2222 [1/1] (0.00ns)   --->   "%tmp_941 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_170, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2222 'bitselect' 'tmp_941' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2223 [1/1] (0.96ns)   --->   "%add_ln703_101 = add i12 %linear_buf_11_V_176, %fm_buf_V_11_load" [ResNet/net_hls.cc:598]   --->   Operation 2223 'add' 'add_ln703_101' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2224 [1/1] (0.00ns)   --->   "%tmp_942 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_101, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2224 'bitselect' 'tmp_942' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2225 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_80)   --->   "%xor_ln786_92 = xor i1 %tmp_942, true" [ResNet/net_hls.cc:598]   --->   Operation 2225 'xor' 'xor_ln786_92' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2226 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_80)   --->   "%and_ln786_182 = and i1 %tmp_941, %xor_ln786_92" [ResNet/net_hls.cc:598]   --->   Operation 2226 'and' 'and_ln786_182' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2227 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_11_V)   --->   "%xor_ln340_118 = xor i1 %tmp_941, %tmp_942" [ResNet/net_hls.cc:598]   --->   Operation 2227 'xor' 'xor_ln340_118' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2228 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_11_V)   --->   "%xor_ln340_89 = xor i1 %tmp_941, true" [ResNet/net_hls.cc:598]   --->   Operation 2228 'xor' 'xor_ln340_89' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2229 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_11_V)   --->   "%or_ln340_307 = or i1 %tmp_942, %xor_ln340_89" [ResNet/net_hls.cc:598]   --->   Operation 2229 'or' 'or_ln340_307' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_11_V)   --->   "%select_ln340_90 = select i1 %xor_ln340_118, i12 2047, i12 %add_ln703_101" [ResNet/net_hls.cc:598]   --->   Operation 2230 'select' 'select_ln340_90' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2231 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_80 = select i1 %and_ln786_182, i12 -2048, i12 %add_ln703_101" [ResNet/net_hls.cc:598]   --->   Operation 2231 'select' 'select_ln388_80' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2232 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_11_V = select i1 %or_ln340_307, i12 %select_ln340_90, i12 %select_ln388_80" [ResNet/net_hls.cc:598]   --->   Operation 2232 'select' 'linear_buf_11_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2233 [1/1] (0.00ns)   --->   "%sext_ln703_180 = sext i12 %linear_buf_12_V_177 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2233 'sext' 'sext_ln703_180' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2234 [1/2] (1.35ns)   --->   "%fm_buf_V_12_load = load i12* %fm_buf_V_12_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2234 'load' 'fm_buf_V_12_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2235 [1/1] (0.00ns)   --->   "%sext_ln703_181 = sext i12 %fm_buf_V_12_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2235 'sext' 'sext_ln703_181' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2236 [1/1] (0.96ns)   --->   "%add_ln1192_172 = add nsw i13 %sext_ln703_180, %sext_ln703_181" [ResNet/net_hls.cc:598]   --->   Operation 2236 'add' 'add_ln1192_172' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2237 [1/1] (0.00ns)   --->   "%tmp_943 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_172, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2237 'bitselect' 'tmp_943' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2238 [1/1] (0.96ns)   --->   "%add_ln703_102 = add i12 %linear_buf_12_V_177, %fm_buf_V_12_load" [ResNet/net_hls.cc:598]   --->   Operation 2238 'add' 'add_ln703_102' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2239 [1/1] (0.00ns)   --->   "%tmp_944 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_102, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2239 'bitselect' 'tmp_944' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2240 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_81)   --->   "%xor_ln786_94 = xor i1 %tmp_944, true" [ResNet/net_hls.cc:598]   --->   Operation 2240 'xor' 'xor_ln786_94' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2241 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_81)   --->   "%and_ln786_183 = and i1 %tmp_943, %xor_ln786_94" [ResNet/net_hls.cc:598]   --->   Operation 2241 'and' 'and_ln786_183' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2242 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_12_V)   --->   "%xor_ln340_120 = xor i1 %tmp_943, %tmp_944" [ResNet/net_hls.cc:598]   --->   Operation 2242 'xor' 'xor_ln340_120' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2243 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_12_V)   --->   "%xor_ln340_91 = xor i1 %tmp_943, true" [ResNet/net_hls.cc:598]   --->   Operation 2243 'xor' 'xor_ln340_91' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2244 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_12_V)   --->   "%or_ln340_308 = or i1 %tmp_944, %xor_ln340_91" [ResNet/net_hls.cc:598]   --->   Operation 2244 'or' 'or_ln340_308' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2245 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_12_V)   --->   "%select_ln340_92 = select i1 %xor_ln340_120, i12 2047, i12 %add_ln703_102" [ResNet/net_hls.cc:598]   --->   Operation 2245 'select' 'select_ln340_92' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2246 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_81 = select i1 %and_ln786_183, i12 -2048, i12 %add_ln703_102" [ResNet/net_hls.cc:598]   --->   Operation 2246 'select' 'select_ln388_81' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2247 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_12_V = select i1 %or_ln340_308, i12 %select_ln340_92, i12 %select_ln388_81" [ResNet/net_hls.cc:598]   --->   Operation 2247 'select' 'linear_buf_12_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2248 [1/1] (0.00ns)   --->   "%sext_ln703_182 = sext i12 %linear_buf_13_V_178 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2248 'sext' 'sext_ln703_182' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2249 [1/2] (1.35ns)   --->   "%fm_buf_V_13_load = load i12* %fm_buf_V_13_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2249 'load' 'fm_buf_V_13_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2250 [1/1] (0.00ns)   --->   "%sext_ln703_183 = sext i12 %fm_buf_V_13_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2250 'sext' 'sext_ln703_183' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2251 [1/1] (0.96ns)   --->   "%add_ln1192_174 = add nsw i13 %sext_ln703_182, %sext_ln703_183" [ResNet/net_hls.cc:598]   --->   Operation 2251 'add' 'add_ln1192_174' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2252 [1/1] (0.00ns)   --->   "%tmp_945 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_174, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2252 'bitselect' 'tmp_945' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2253 [1/1] (0.96ns)   --->   "%add_ln703_103 = add i12 %linear_buf_13_V_178, %fm_buf_V_13_load" [ResNet/net_hls.cc:598]   --->   Operation 2253 'add' 'add_ln703_103' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2254 [1/1] (0.00ns)   --->   "%tmp_946 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_103, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2254 'bitselect' 'tmp_946' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2255 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_82)   --->   "%xor_ln786_96 = xor i1 %tmp_946, true" [ResNet/net_hls.cc:598]   --->   Operation 2255 'xor' 'xor_ln786_96' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2256 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_82)   --->   "%and_ln786_184 = and i1 %tmp_945, %xor_ln786_96" [ResNet/net_hls.cc:598]   --->   Operation 2256 'and' 'and_ln786_184' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2257 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_13_V)   --->   "%xor_ln340_122 = xor i1 %tmp_945, %tmp_946" [ResNet/net_hls.cc:598]   --->   Operation 2257 'xor' 'xor_ln340_122' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2258 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_13_V)   --->   "%xor_ln340_93 = xor i1 %tmp_945, true" [ResNet/net_hls.cc:598]   --->   Operation 2258 'xor' 'xor_ln340_93' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2259 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_13_V)   --->   "%or_ln340_309 = or i1 %tmp_946, %xor_ln340_93" [ResNet/net_hls.cc:598]   --->   Operation 2259 'or' 'or_ln340_309' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2260 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_13_V)   --->   "%select_ln340_94 = select i1 %xor_ln340_122, i12 2047, i12 %add_ln703_103" [ResNet/net_hls.cc:598]   --->   Operation 2260 'select' 'select_ln340_94' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2261 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_82 = select i1 %and_ln786_184, i12 -2048, i12 %add_ln703_103" [ResNet/net_hls.cc:598]   --->   Operation 2261 'select' 'select_ln388_82' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2262 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_13_V = select i1 %or_ln340_309, i12 %select_ln340_94, i12 %select_ln388_82" [ResNet/net_hls.cc:598]   --->   Operation 2262 'select' 'linear_buf_13_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2263 [1/1] (0.00ns)   --->   "%sext_ln703_184 = sext i12 %linear_buf_14_V_179 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2263 'sext' 'sext_ln703_184' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2264 [1/2] (1.35ns)   --->   "%fm_buf_V_14_load = load i12* %fm_buf_V_14_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2264 'load' 'fm_buf_V_14_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2265 [1/1] (0.00ns)   --->   "%sext_ln703_185 = sext i12 %fm_buf_V_14_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2265 'sext' 'sext_ln703_185' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2266 [1/1] (0.96ns)   --->   "%add_ln1192_176 = add nsw i13 %sext_ln703_184, %sext_ln703_185" [ResNet/net_hls.cc:598]   --->   Operation 2266 'add' 'add_ln1192_176' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2267 [1/1] (0.00ns)   --->   "%tmp_947 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_176, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2267 'bitselect' 'tmp_947' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2268 [1/1] (0.96ns)   --->   "%add_ln703_104 = add i12 %linear_buf_14_V_179, %fm_buf_V_14_load" [ResNet/net_hls.cc:598]   --->   Operation 2268 'add' 'add_ln703_104' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2269 [1/1] (0.00ns)   --->   "%tmp_948 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_104, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2269 'bitselect' 'tmp_948' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2270 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_83)   --->   "%xor_ln786_98 = xor i1 %tmp_948, true" [ResNet/net_hls.cc:598]   --->   Operation 2270 'xor' 'xor_ln786_98' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_83)   --->   "%and_ln786_185 = and i1 %tmp_947, %xor_ln786_98" [ResNet/net_hls.cc:598]   --->   Operation 2271 'and' 'and_ln786_185' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2272 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_14_V)   --->   "%xor_ln340_124 = xor i1 %tmp_947, %tmp_948" [ResNet/net_hls.cc:598]   --->   Operation 2272 'xor' 'xor_ln340_124' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2273 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_14_V)   --->   "%xor_ln340_95 = xor i1 %tmp_947, true" [ResNet/net_hls.cc:598]   --->   Operation 2273 'xor' 'xor_ln340_95' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2274 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_14_V)   --->   "%or_ln340_310 = or i1 %tmp_948, %xor_ln340_95" [ResNet/net_hls.cc:598]   --->   Operation 2274 'or' 'or_ln340_310' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_14_V)   --->   "%select_ln340_96 = select i1 %xor_ln340_124, i12 2047, i12 %add_ln703_104" [ResNet/net_hls.cc:598]   --->   Operation 2275 'select' 'select_ln340_96' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2276 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_83 = select i1 %and_ln786_185, i12 -2048, i12 %add_ln703_104" [ResNet/net_hls.cc:598]   --->   Operation 2276 'select' 'select_ln388_83' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2277 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_14_V = select i1 %or_ln340_310, i12 %select_ln340_96, i12 %select_ln388_83" [ResNet/net_hls.cc:598]   --->   Operation 2277 'select' 'linear_buf_14_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2278 [1/1] (0.00ns)   --->   "%sext_ln703_186 = sext i12 %linear_buf_15_V_180 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2278 'sext' 'sext_ln703_186' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2279 [1/2] (1.35ns)   --->   "%fm_buf_V_15_load = load i12* %fm_buf_V_15_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2279 'load' 'fm_buf_V_15_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2280 [1/1] (0.00ns)   --->   "%sext_ln703_187 = sext i12 %fm_buf_V_15_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2280 'sext' 'sext_ln703_187' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2281 [1/1] (0.96ns)   --->   "%add_ln1192_177 = add nsw i13 %sext_ln703_186, %sext_ln703_187" [ResNet/net_hls.cc:598]   --->   Operation 2281 'add' 'add_ln1192_177' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2282 [1/1] (0.00ns)   --->   "%tmp_949 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_177, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2282 'bitselect' 'tmp_949' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2283 [1/1] (0.96ns)   --->   "%add_ln703_105 = add i12 %linear_buf_15_V_180, %fm_buf_V_15_load" [ResNet/net_hls.cc:598]   --->   Operation 2283 'add' 'add_ln703_105' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2284 [1/1] (0.00ns)   --->   "%tmp_950 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_105, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2284 'bitselect' 'tmp_950' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_84)   --->   "%xor_ln786_100 = xor i1 %tmp_950, true" [ResNet/net_hls.cc:598]   --->   Operation 2285 'xor' 'xor_ln786_100' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2286 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_84)   --->   "%and_ln786_186 = and i1 %tmp_949, %xor_ln786_100" [ResNet/net_hls.cc:598]   --->   Operation 2286 'and' 'and_ln786_186' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2287 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_15_V)   --->   "%xor_ln340_126 = xor i1 %tmp_949, %tmp_950" [ResNet/net_hls.cc:598]   --->   Operation 2287 'xor' 'xor_ln340_126' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2288 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_15_V)   --->   "%xor_ln340_97 = xor i1 %tmp_949, true" [ResNet/net_hls.cc:598]   --->   Operation 2288 'xor' 'xor_ln340_97' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_15_V)   --->   "%or_ln340_311 = or i1 %tmp_950, %xor_ln340_97" [ResNet/net_hls.cc:598]   --->   Operation 2289 'or' 'or_ln340_311' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_15_V)   --->   "%select_ln340_98 = select i1 %xor_ln340_126, i12 2047, i12 %add_ln703_105" [ResNet/net_hls.cc:598]   --->   Operation 2290 'select' 'select_ln340_98' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2291 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_84 = select i1 %and_ln786_186, i12 -2048, i12 %add_ln703_105" [ResNet/net_hls.cc:598]   --->   Operation 2291 'select' 'select_ln388_84' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2292 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_15_V = select i1 %or_ln340_311, i12 %select_ln340_98, i12 %select_ln388_84" [ResNet/net_hls.cc:598]   --->   Operation 2292 'select' 'linear_buf_15_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2293 [1/1] (0.00ns)   --->   "%sext_ln703_188 = sext i12 %linear_buf_16_V_181 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2293 'sext' 'sext_ln703_188' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2294 [1/2] (1.35ns)   --->   "%fm_buf_V_16_load = load i12* %fm_buf_V_16_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2294 'load' 'fm_buf_V_16_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2295 [1/1] (0.00ns)   --->   "%sext_ln703_189 = sext i12 %fm_buf_V_16_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2295 'sext' 'sext_ln703_189' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2296 [1/1] (0.96ns)   --->   "%add_ln1192_179 = add nsw i13 %sext_ln703_188, %sext_ln703_189" [ResNet/net_hls.cc:598]   --->   Operation 2296 'add' 'add_ln1192_179' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2297 [1/1] (0.00ns)   --->   "%tmp_951 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_179, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2297 'bitselect' 'tmp_951' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2298 [1/1] (0.96ns)   --->   "%add_ln703_106 = add i12 %linear_buf_16_V_181, %fm_buf_V_16_load" [ResNet/net_hls.cc:598]   --->   Operation 2298 'add' 'add_ln703_106' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2299 [1/1] (0.00ns)   --->   "%tmp_952 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_106, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2299 'bitselect' 'tmp_952' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_85)   --->   "%xor_ln786_102 = xor i1 %tmp_952, true" [ResNet/net_hls.cc:598]   --->   Operation 2300 'xor' 'xor_ln786_102' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_85)   --->   "%and_ln786_187 = and i1 %tmp_951, %xor_ln786_102" [ResNet/net_hls.cc:598]   --->   Operation 2301 'and' 'and_ln786_187' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2302 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_16_V)   --->   "%xor_ln340_128 = xor i1 %tmp_951, %tmp_952" [ResNet/net_hls.cc:598]   --->   Operation 2302 'xor' 'xor_ln340_128' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_16_V)   --->   "%xor_ln340_99 = xor i1 %tmp_951, true" [ResNet/net_hls.cc:598]   --->   Operation 2303 'xor' 'xor_ln340_99' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2304 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_16_V)   --->   "%or_ln340_312 = or i1 %tmp_952, %xor_ln340_99" [ResNet/net_hls.cc:598]   --->   Operation 2304 'or' 'or_ln340_312' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_16_V)   --->   "%select_ln340_100 = select i1 %xor_ln340_128, i12 2047, i12 %add_ln703_106" [ResNet/net_hls.cc:598]   --->   Operation 2305 'select' 'select_ln340_100' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2306 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_85 = select i1 %and_ln786_187, i12 -2048, i12 %add_ln703_106" [ResNet/net_hls.cc:598]   --->   Operation 2306 'select' 'select_ln388_85' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2307 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_16_V = select i1 %or_ln340_312, i12 %select_ln340_100, i12 %select_ln388_85" [ResNet/net_hls.cc:598]   --->   Operation 2307 'select' 'linear_buf_16_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2308 [1/1] (0.00ns)   --->   "%sext_ln703_190 = sext i12 %linear_buf_17_V_182 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2308 'sext' 'sext_ln703_190' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2309 [1/2] (1.35ns)   --->   "%fm_buf_V_17_load = load i12* %fm_buf_V_17_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2309 'load' 'fm_buf_V_17_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2310 [1/1] (0.00ns)   --->   "%sext_ln703_191 = sext i12 %fm_buf_V_17_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2310 'sext' 'sext_ln703_191' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2311 [1/1] (0.96ns)   --->   "%add_ln1192_180 = add nsw i13 %sext_ln703_190, %sext_ln703_191" [ResNet/net_hls.cc:598]   --->   Operation 2311 'add' 'add_ln1192_180' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2312 [1/1] (0.00ns)   --->   "%tmp_953 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_180, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2312 'bitselect' 'tmp_953' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2313 [1/1] (0.96ns)   --->   "%add_ln703_107 = add i12 %linear_buf_17_V_182, %fm_buf_V_17_load" [ResNet/net_hls.cc:598]   --->   Operation 2313 'add' 'add_ln703_107' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2314 [1/1] (0.00ns)   --->   "%tmp_954 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_107, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2314 'bitselect' 'tmp_954' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2315 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_86)   --->   "%xor_ln786_103 = xor i1 %tmp_954, true" [ResNet/net_hls.cc:598]   --->   Operation 2315 'xor' 'xor_ln786_103' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2316 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_86)   --->   "%and_ln786_188 = and i1 %tmp_953, %xor_ln786_103" [ResNet/net_hls.cc:598]   --->   Operation 2316 'and' 'and_ln786_188' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2317 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_17_V)   --->   "%xor_ln340_130 = xor i1 %tmp_953, %tmp_954" [ResNet/net_hls.cc:598]   --->   Operation 2317 'xor' 'xor_ln340_130' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2318 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_17_V)   --->   "%xor_ln340_101 = xor i1 %tmp_953, true" [ResNet/net_hls.cc:598]   --->   Operation 2318 'xor' 'xor_ln340_101' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2319 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_17_V)   --->   "%or_ln340_313 = or i1 %tmp_954, %xor_ln340_101" [ResNet/net_hls.cc:598]   --->   Operation 2319 'or' 'or_ln340_313' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2320 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_17_V)   --->   "%select_ln340_102 = select i1 %xor_ln340_130, i12 2047, i12 %add_ln703_107" [ResNet/net_hls.cc:598]   --->   Operation 2320 'select' 'select_ln340_102' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2321 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_86 = select i1 %and_ln786_188, i12 -2048, i12 %add_ln703_107" [ResNet/net_hls.cc:598]   --->   Operation 2321 'select' 'select_ln388_86' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2322 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_17_V = select i1 %or_ln340_313, i12 %select_ln340_102, i12 %select_ln388_86" [ResNet/net_hls.cc:598]   --->   Operation 2322 'select' 'linear_buf_17_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2323 [1/1] (0.00ns)   --->   "%sext_ln703_192 = sext i12 %linear_buf_18_V_183 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2323 'sext' 'sext_ln703_192' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2324 [1/2] (1.35ns)   --->   "%fm_buf_V_18_load = load i12* %fm_buf_V_18_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2324 'load' 'fm_buf_V_18_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2325 [1/1] (0.00ns)   --->   "%sext_ln703_193 = sext i12 %fm_buf_V_18_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2325 'sext' 'sext_ln703_193' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2326 [1/1] (0.96ns)   --->   "%add_ln1192_181 = add nsw i13 %sext_ln703_192, %sext_ln703_193" [ResNet/net_hls.cc:598]   --->   Operation 2326 'add' 'add_ln1192_181' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2327 [1/1] (0.00ns)   --->   "%tmp_955 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_181, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2327 'bitselect' 'tmp_955' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2328 [1/1] (0.96ns)   --->   "%add_ln703_108 = add i12 %linear_buf_18_V_183, %fm_buf_V_18_load" [ResNet/net_hls.cc:598]   --->   Operation 2328 'add' 'add_ln703_108' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2329 [1/1] (0.00ns)   --->   "%tmp_956 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_108, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2329 'bitselect' 'tmp_956' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_87)   --->   "%xor_ln786_104 = xor i1 %tmp_956, true" [ResNet/net_hls.cc:598]   --->   Operation 2330 'xor' 'xor_ln786_104' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2331 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_87)   --->   "%and_ln786_189 = and i1 %tmp_955, %xor_ln786_104" [ResNet/net_hls.cc:598]   --->   Operation 2331 'and' 'and_ln786_189' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2332 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_18_V)   --->   "%xor_ln340_132 = xor i1 %tmp_955, %tmp_956" [ResNet/net_hls.cc:598]   --->   Operation 2332 'xor' 'xor_ln340_132' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2333 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_18_V)   --->   "%xor_ln340_103 = xor i1 %tmp_955, true" [ResNet/net_hls.cc:598]   --->   Operation 2333 'xor' 'xor_ln340_103' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2334 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_18_V)   --->   "%or_ln340_314 = or i1 %tmp_956, %xor_ln340_103" [ResNet/net_hls.cc:598]   --->   Operation 2334 'or' 'or_ln340_314' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2335 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_18_V)   --->   "%select_ln340_104 = select i1 %xor_ln340_132, i12 2047, i12 %add_ln703_108" [ResNet/net_hls.cc:598]   --->   Operation 2335 'select' 'select_ln340_104' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2336 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_87 = select i1 %and_ln786_189, i12 -2048, i12 %add_ln703_108" [ResNet/net_hls.cc:598]   --->   Operation 2336 'select' 'select_ln388_87' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2337 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_18_V = select i1 %or_ln340_314, i12 %select_ln340_104, i12 %select_ln388_87" [ResNet/net_hls.cc:598]   --->   Operation 2337 'select' 'linear_buf_18_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2338 [1/1] (0.00ns)   --->   "%sext_ln703_194 = sext i12 %linear_buf_19_V_184 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2338 'sext' 'sext_ln703_194' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2339 [1/2] (1.35ns)   --->   "%fm_buf_V_19_load = load i12* %fm_buf_V_19_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2339 'load' 'fm_buf_V_19_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2340 [1/1] (0.00ns)   --->   "%sext_ln703_195 = sext i12 %fm_buf_V_19_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2340 'sext' 'sext_ln703_195' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2341 [1/1] (0.96ns)   --->   "%add_ln1192_182 = add nsw i13 %sext_ln703_194, %sext_ln703_195" [ResNet/net_hls.cc:598]   --->   Operation 2341 'add' 'add_ln1192_182' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2342 [1/1] (0.00ns)   --->   "%tmp_957 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_182, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2342 'bitselect' 'tmp_957' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2343 [1/1] (0.96ns)   --->   "%add_ln703_109 = add i12 %linear_buf_19_V_184, %fm_buf_V_19_load" [ResNet/net_hls.cc:598]   --->   Operation 2343 'add' 'add_ln703_109' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2344 [1/1] (0.00ns)   --->   "%tmp_958 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_109, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2344 'bitselect' 'tmp_958' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2345 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_88)   --->   "%xor_ln786_105 = xor i1 %tmp_958, true" [ResNet/net_hls.cc:598]   --->   Operation 2345 'xor' 'xor_ln786_105' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2346 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_88)   --->   "%and_ln786_190 = and i1 %tmp_957, %xor_ln786_105" [ResNet/net_hls.cc:598]   --->   Operation 2346 'and' 'and_ln786_190' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2347 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_19_V)   --->   "%xor_ln340_134 = xor i1 %tmp_957, %tmp_958" [ResNet/net_hls.cc:598]   --->   Operation 2347 'xor' 'xor_ln340_134' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_19_V)   --->   "%xor_ln340_105 = xor i1 %tmp_957, true" [ResNet/net_hls.cc:598]   --->   Operation 2348 'xor' 'xor_ln340_105' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2349 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_19_V)   --->   "%or_ln340_315 = or i1 %tmp_958, %xor_ln340_105" [ResNet/net_hls.cc:598]   --->   Operation 2349 'or' 'or_ln340_315' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2350 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_19_V)   --->   "%select_ln340_106 = select i1 %xor_ln340_134, i12 2047, i12 %add_ln703_109" [ResNet/net_hls.cc:598]   --->   Operation 2350 'select' 'select_ln340_106' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2351 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_88 = select i1 %and_ln786_190, i12 -2048, i12 %add_ln703_109" [ResNet/net_hls.cc:598]   --->   Operation 2351 'select' 'select_ln388_88' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2352 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_19_V = select i1 %or_ln340_315, i12 %select_ln340_106, i12 %select_ln388_88" [ResNet/net_hls.cc:598]   --->   Operation 2352 'select' 'linear_buf_19_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2353 [1/1] (0.00ns)   --->   "%sext_ln703_196 = sext i12 %linear_buf_20_V_185 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2353 'sext' 'sext_ln703_196' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2354 [1/2] (1.35ns)   --->   "%fm_buf_V_20_load = load i12* %fm_buf_V_20_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2354 'load' 'fm_buf_V_20_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2355 [1/1] (0.00ns)   --->   "%sext_ln703_197 = sext i12 %fm_buf_V_20_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2355 'sext' 'sext_ln703_197' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2356 [1/1] (0.96ns)   --->   "%add_ln1192_183 = add nsw i13 %sext_ln703_196, %sext_ln703_197" [ResNet/net_hls.cc:598]   --->   Operation 2356 'add' 'add_ln1192_183' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2357 [1/1] (0.00ns)   --->   "%tmp_959 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_183, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2357 'bitselect' 'tmp_959' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2358 [1/1] (0.96ns)   --->   "%add_ln703_110 = add i12 %linear_buf_20_V_185, %fm_buf_V_20_load" [ResNet/net_hls.cc:598]   --->   Operation 2358 'add' 'add_ln703_110' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2359 [1/1] (0.00ns)   --->   "%tmp_960 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_110, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2359 'bitselect' 'tmp_960' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2360 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_89)   --->   "%xor_ln786_106 = xor i1 %tmp_960, true" [ResNet/net_hls.cc:598]   --->   Operation 2360 'xor' 'xor_ln786_106' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2361 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_89)   --->   "%and_ln786_191 = and i1 %tmp_959, %xor_ln786_106" [ResNet/net_hls.cc:598]   --->   Operation 2361 'and' 'and_ln786_191' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2362 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_20_V)   --->   "%xor_ln340_136 = xor i1 %tmp_959, %tmp_960" [ResNet/net_hls.cc:598]   --->   Operation 2362 'xor' 'xor_ln340_136' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2363 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_20_V)   --->   "%xor_ln340_107 = xor i1 %tmp_959, true" [ResNet/net_hls.cc:598]   --->   Operation 2363 'xor' 'xor_ln340_107' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2364 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_20_V)   --->   "%or_ln340_316 = or i1 %tmp_960, %xor_ln340_107" [ResNet/net_hls.cc:598]   --->   Operation 2364 'or' 'or_ln340_316' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_20_V)   --->   "%select_ln340_108 = select i1 %xor_ln340_136, i12 2047, i12 %add_ln703_110" [ResNet/net_hls.cc:598]   --->   Operation 2365 'select' 'select_ln340_108' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2366 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_89 = select i1 %and_ln786_191, i12 -2048, i12 %add_ln703_110" [ResNet/net_hls.cc:598]   --->   Operation 2366 'select' 'select_ln388_89' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2367 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_20_V = select i1 %or_ln340_316, i12 %select_ln340_108, i12 %select_ln388_89" [ResNet/net_hls.cc:598]   --->   Operation 2367 'select' 'linear_buf_20_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2368 [1/1] (0.00ns)   --->   "%sext_ln703_198 = sext i12 %linear_buf_21_V_186 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2368 'sext' 'sext_ln703_198' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2369 [1/2] (1.35ns)   --->   "%fm_buf_V_21_load = load i12* %fm_buf_V_21_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2369 'load' 'fm_buf_V_21_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2370 [1/1] (0.00ns)   --->   "%sext_ln703_199 = sext i12 %fm_buf_V_21_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2370 'sext' 'sext_ln703_199' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2371 [1/1] (0.96ns)   --->   "%add_ln1192_184 = add nsw i13 %sext_ln703_198, %sext_ln703_199" [ResNet/net_hls.cc:598]   --->   Operation 2371 'add' 'add_ln1192_184' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2372 [1/1] (0.00ns)   --->   "%tmp_961 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_184, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2372 'bitselect' 'tmp_961' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2373 [1/1] (0.96ns)   --->   "%add_ln703_111 = add i12 %linear_buf_21_V_186, %fm_buf_V_21_load" [ResNet/net_hls.cc:598]   --->   Operation 2373 'add' 'add_ln703_111' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2374 [1/1] (0.00ns)   --->   "%tmp_962 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_111, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2374 'bitselect' 'tmp_962' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2375 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_90)   --->   "%xor_ln786_107 = xor i1 %tmp_962, true" [ResNet/net_hls.cc:598]   --->   Operation 2375 'xor' 'xor_ln786_107' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2376 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_90)   --->   "%and_ln786_192 = and i1 %tmp_961, %xor_ln786_107" [ResNet/net_hls.cc:598]   --->   Operation 2376 'and' 'and_ln786_192' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2377 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_21_V)   --->   "%xor_ln340_138 = xor i1 %tmp_961, %tmp_962" [ResNet/net_hls.cc:598]   --->   Operation 2377 'xor' 'xor_ln340_138' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2378 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_21_V)   --->   "%xor_ln340_109 = xor i1 %tmp_961, true" [ResNet/net_hls.cc:598]   --->   Operation 2378 'xor' 'xor_ln340_109' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2379 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_21_V)   --->   "%or_ln340_317 = or i1 %tmp_962, %xor_ln340_109" [ResNet/net_hls.cc:598]   --->   Operation 2379 'or' 'or_ln340_317' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2380 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_21_V)   --->   "%select_ln340_110 = select i1 %xor_ln340_138, i12 2047, i12 %add_ln703_111" [ResNet/net_hls.cc:598]   --->   Operation 2380 'select' 'select_ln340_110' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2381 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_90 = select i1 %and_ln786_192, i12 -2048, i12 %add_ln703_111" [ResNet/net_hls.cc:598]   --->   Operation 2381 'select' 'select_ln388_90' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2382 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_21_V = select i1 %or_ln340_317, i12 %select_ln340_110, i12 %select_ln388_90" [ResNet/net_hls.cc:598]   --->   Operation 2382 'select' 'linear_buf_21_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2383 [1/1] (0.00ns)   --->   "%sext_ln703_200 = sext i12 %linear_buf_22_V_187 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2383 'sext' 'sext_ln703_200' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2384 [1/2] (1.35ns)   --->   "%fm_buf_V_22_load = load i12* %fm_buf_V_22_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2384 'load' 'fm_buf_V_22_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2385 [1/1] (0.00ns)   --->   "%sext_ln703_201 = sext i12 %fm_buf_V_22_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2385 'sext' 'sext_ln703_201' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2386 [1/1] (0.96ns)   --->   "%add_ln1192_185 = add nsw i13 %sext_ln703_200, %sext_ln703_201" [ResNet/net_hls.cc:598]   --->   Operation 2386 'add' 'add_ln1192_185' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2387 [1/1] (0.00ns)   --->   "%tmp_963 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_185, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2387 'bitselect' 'tmp_963' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2388 [1/1] (0.96ns)   --->   "%add_ln703_112 = add i12 %linear_buf_22_V_187, %fm_buf_V_22_load" [ResNet/net_hls.cc:598]   --->   Operation 2388 'add' 'add_ln703_112' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2389 [1/1] (0.00ns)   --->   "%tmp_964 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_112, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2389 'bitselect' 'tmp_964' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2390 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_91)   --->   "%xor_ln786_108 = xor i1 %tmp_964, true" [ResNet/net_hls.cc:598]   --->   Operation 2390 'xor' 'xor_ln786_108' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2391 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_91)   --->   "%and_ln786_193 = and i1 %tmp_963, %xor_ln786_108" [ResNet/net_hls.cc:598]   --->   Operation 2391 'and' 'and_ln786_193' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2392 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_22_V)   --->   "%xor_ln340_140 = xor i1 %tmp_963, %tmp_964" [ResNet/net_hls.cc:598]   --->   Operation 2392 'xor' 'xor_ln340_140' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2393 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_22_V)   --->   "%xor_ln340_111 = xor i1 %tmp_963, true" [ResNet/net_hls.cc:598]   --->   Operation 2393 'xor' 'xor_ln340_111' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2394 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_22_V)   --->   "%or_ln340_318 = or i1 %tmp_964, %xor_ln340_111" [ResNet/net_hls.cc:598]   --->   Operation 2394 'or' 'or_ln340_318' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2395 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_22_V)   --->   "%select_ln340_112 = select i1 %xor_ln340_140, i12 2047, i12 %add_ln703_112" [ResNet/net_hls.cc:598]   --->   Operation 2395 'select' 'select_ln340_112' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2396 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_91 = select i1 %and_ln786_193, i12 -2048, i12 %add_ln703_112" [ResNet/net_hls.cc:598]   --->   Operation 2396 'select' 'select_ln388_91' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2397 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_22_V = select i1 %or_ln340_318, i12 %select_ln340_112, i12 %select_ln388_91" [ResNet/net_hls.cc:598]   --->   Operation 2397 'select' 'linear_buf_22_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2398 [1/1] (0.00ns)   --->   "%sext_ln703_202 = sext i12 %linear_buf_23_V_188 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2398 'sext' 'sext_ln703_202' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2399 [1/2] (1.35ns)   --->   "%fm_buf_V_23_load = load i12* %fm_buf_V_23_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2399 'load' 'fm_buf_V_23_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2400 [1/1] (0.00ns)   --->   "%sext_ln703_203 = sext i12 %fm_buf_V_23_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2400 'sext' 'sext_ln703_203' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2401 [1/1] (0.96ns)   --->   "%add_ln1192_186 = add nsw i13 %sext_ln703_202, %sext_ln703_203" [ResNet/net_hls.cc:598]   --->   Operation 2401 'add' 'add_ln1192_186' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2402 [1/1] (0.00ns)   --->   "%tmp_965 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_186, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2402 'bitselect' 'tmp_965' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2403 [1/1] (0.96ns)   --->   "%add_ln703_113 = add i12 %linear_buf_23_V_188, %fm_buf_V_23_load" [ResNet/net_hls.cc:598]   --->   Operation 2403 'add' 'add_ln703_113' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2404 [1/1] (0.00ns)   --->   "%tmp_966 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_113, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2404 'bitselect' 'tmp_966' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2405 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_92)   --->   "%xor_ln786_109 = xor i1 %tmp_966, true" [ResNet/net_hls.cc:598]   --->   Operation 2405 'xor' 'xor_ln786_109' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2406 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_92)   --->   "%and_ln786_194 = and i1 %tmp_965, %xor_ln786_109" [ResNet/net_hls.cc:598]   --->   Operation 2406 'and' 'and_ln786_194' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2407 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_23_V)   --->   "%xor_ln340_142 = xor i1 %tmp_965, %tmp_966" [ResNet/net_hls.cc:598]   --->   Operation 2407 'xor' 'xor_ln340_142' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2408 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_23_V)   --->   "%xor_ln340_113 = xor i1 %tmp_965, true" [ResNet/net_hls.cc:598]   --->   Operation 2408 'xor' 'xor_ln340_113' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2409 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_23_V)   --->   "%or_ln340_319 = or i1 %tmp_966, %xor_ln340_113" [ResNet/net_hls.cc:598]   --->   Operation 2409 'or' 'or_ln340_319' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2410 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_23_V)   --->   "%select_ln340_114 = select i1 %xor_ln340_142, i12 2047, i12 %add_ln703_113" [ResNet/net_hls.cc:598]   --->   Operation 2410 'select' 'select_ln340_114' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2411 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_92 = select i1 %and_ln786_194, i12 -2048, i12 %add_ln703_113" [ResNet/net_hls.cc:598]   --->   Operation 2411 'select' 'select_ln388_92' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2412 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_23_V = select i1 %or_ln340_319, i12 %select_ln340_114, i12 %select_ln388_92" [ResNet/net_hls.cc:598]   --->   Operation 2412 'select' 'linear_buf_23_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2413 [1/1] (0.00ns)   --->   "%sext_ln703_204 = sext i12 %linear_buf_24_V_189 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2413 'sext' 'sext_ln703_204' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2414 [1/2] (1.35ns)   --->   "%fm_buf_V_24_load = load i12* %fm_buf_V_24_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2414 'load' 'fm_buf_V_24_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2415 [1/1] (0.00ns)   --->   "%sext_ln703_205 = sext i12 %fm_buf_V_24_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2415 'sext' 'sext_ln703_205' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2416 [1/1] (0.96ns)   --->   "%add_ln1192_187 = add nsw i13 %sext_ln703_204, %sext_ln703_205" [ResNet/net_hls.cc:598]   --->   Operation 2416 'add' 'add_ln1192_187' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2417 [1/1] (0.00ns)   --->   "%tmp_967 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_187, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2417 'bitselect' 'tmp_967' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2418 [1/1] (0.96ns)   --->   "%add_ln703_114 = add i12 %linear_buf_24_V_189, %fm_buf_V_24_load" [ResNet/net_hls.cc:598]   --->   Operation 2418 'add' 'add_ln703_114' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2419 [1/1] (0.00ns)   --->   "%tmp_968 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_114, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2419 'bitselect' 'tmp_968' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2420 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_93)   --->   "%xor_ln786_110 = xor i1 %tmp_968, true" [ResNet/net_hls.cc:598]   --->   Operation 2420 'xor' 'xor_ln786_110' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2421 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_93)   --->   "%and_ln786_195 = and i1 %tmp_967, %xor_ln786_110" [ResNet/net_hls.cc:598]   --->   Operation 2421 'and' 'and_ln786_195' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2422 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_24_V)   --->   "%xor_ln340_144 = xor i1 %tmp_967, %tmp_968" [ResNet/net_hls.cc:598]   --->   Operation 2422 'xor' 'xor_ln340_144' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2423 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_24_V)   --->   "%xor_ln340_115 = xor i1 %tmp_967, true" [ResNet/net_hls.cc:598]   --->   Operation 2423 'xor' 'xor_ln340_115' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2424 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_24_V)   --->   "%or_ln340_320 = or i1 %tmp_968, %xor_ln340_115" [ResNet/net_hls.cc:598]   --->   Operation 2424 'or' 'or_ln340_320' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2425 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_24_V)   --->   "%select_ln340_116 = select i1 %xor_ln340_144, i12 2047, i12 %add_ln703_114" [ResNet/net_hls.cc:598]   --->   Operation 2425 'select' 'select_ln340_116' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2426 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_93 = select i1 %and_ln786_195, i12 -2048, i12 %add_ln703_114" [ResNet/net_hls.cc:598]   --->   Operation 2426 'select' 'select_ln388_93' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2427 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_24_V = select i1 %or_ln340_320, i12 %select_ln340_116, i12 %select_ln388_93" [ResNet/net_hls.cc:598]   --->   Operation 2427 'select' 'linear_buf_24_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2428 [1/1] (0.00ns)   --->   "%sext_ln703_206 = sext i12 %linear_buf_25_V_190 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2428 'sext' 'sext_ln703_206' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2429 [1/2] (1.35ns)   --->   "%fm_buf_V_25_load = load i12* %fm_buf_V_25_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2429 'load' 'fm_buf_V_25_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2430 [1/1] (0.00ns)   --->   "%sext_ln703_207 = sext i12 %fm_buf_V_25_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2430 'sext' 'sext_ln703_207' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2431 [1/1] (0.96ns)   --->   "%add_ln1192_188 = add nsw i13 %sext_ln703_206, %sext_ln703_207" [ResNet/net_hls.cc:598]   --->   Operation 2431 'add' 'add_ln1192_188' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2432 [1/1] (0.00ns)   --->   "%tmp_969 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_188, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2432 'bitselect' 'tmp_969' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2433 [1/1] (0.96ns)   --->   "%add_ln703_115 = add i12 %linear_buf_25_V_190, %fm_buf_V_25_load" [ResNet/net_hls.cc:598]   --->   Operation 2433 'add' 'add_ln703_115' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2434 [1/1] (0.00ns)   --->   "%tmp_970 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_115, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2434 'bitselect' 'tmp_970' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2435 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_94)   --->   "%xor_ln786_111 = xor i1 %tmp_970, true" [ResNet/net_hls.cc:598]   --->   Operation 2435 'xor' 'xor_ln786_111' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2436 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_94)   --->   "%and_ln786_196 = and i1 %tmp_969, %xor_ln786_111" [ResNet/net_hls.cc:598]   --->   Operation 2436 'and' 'and_ln786_196' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2437 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_25_V)   --->   "%xor_ln340_146 = xor i1 %tmp_969, %tmp_970" [ResNet/net_hls.cc:598]   --->   Operation 2437 'xor' 'xor_ln340_146' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2438 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_25_V)   --->   "%xor_ln340_117 = xor i1 %tmp_969, true" [ResNet/net_hls.cc:598]   --->   Operation 2438 'xor' 'xor_ln340_117' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2439 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_25_V)   --->   "%or_ln340_321 = or i1 %tmp_970, %xor_ln340_117" [ResNet/net_hls.cc:598]   --->   Operation 2439 'or' 'or_ln340_321' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2440 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_25_V)   --->   "%select_ln340_118 = select i1 %xor_ln340_146, i12 2047, i12 %add_ln703_115" [ResNet/net_hls.cc:598]   --->   Operation 2440 'select' 'select_ln340_118' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2441 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_94 = select i1 %and_ln786_196, i12 -2048, i12 %add_ln703_115" [ResNet/net_hls.cc:598]   --->   Operation 2441 'select' 'select_ln388_94' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2442 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_25_V = select i1 %or_ln340_321, i12 %select_ln340_118, i12 %select_ln388_94" [ResNet/net_hls.cc:598]   --->   Operation 2442 'select' 'linear_buf_25_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2443 [1/1] (0.00ns)   --->   "%sext_ln703_208 = sext i12 %linear_buf_26_V_191 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2443 'sext' 'sext_ln703_208' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2444 [1/2] (1.35ns)   --->   "%fm_buf_V_26_load = load i12* %fm_buf_V_26_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2444 'load' 'fm_buf_V_26_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2445 [1/1] (0.00ns)   --->   "%sext_ln703_209 = sext i12 %fm_buf_V_26_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2445 'sext' 'sext_ln703_209' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2446 [1/1] (0.96ns)   --->   "%add_ln1192_189 = add nsw i13 %sext_ln703_208, %sext_ln703_209" [ResNet/net_hls.cc:598]   --->   Operation 2446 'add' 'add_ln1192_189' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2447 [1/1] (0.00ns)   --->   "%tmp_971 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_189, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2447 'bitselect' 'tmp_971' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2448 [1/1] (0.96ns)   --->   "%add_ln703_116 = add i12 %linear_buf_26_V_191, %fm_buf_V_26_load" [ResNet/net_hls.cc:598]   --->   Operation 2448 'add' 'add_ln703_116' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2449 [1/1] (0.00ns)   --->   "%tmp_972 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_116, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2449 'bitselect' 'tmp_972' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2450 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_95)   --->   "%xor_ln786_112 = xor i1 %tmp_972, true" [ResNet/net_hls.cc:598]   --->   Operation 2450 'xor' 'xor_ln786_112' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2451 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_95)   --->   "%and_ln786_197 = and i1 %tmp_971, %xor_ln786_112" [ResNet/net_hls.cc:598]   --->   Operation 2451 'and' 'and_ln786_197' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2452 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_26_V)   --->   "%xor_ln340_148 = xor i1 %tmp_971, %tmp_972" [ResNet/net_hls.cc:598]   --->   Operation 2452 'xor' 'xor_ln340_148' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2453 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_26_V)   --->   "%xor_ln340_119 = xor i1 %tmp_971, true" [ResNet/net_hls.cc:598]   --->   Operation 2453 'xor' 'xor_ln340_119' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2454 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_26_V)   --->   "%or_ln340_322 = or i1 %tmp_972, %xor_ln340_119" [ResNet/net_hls.cc:598]   --->   Operation 2454 'or' 'or_ln340_322' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2455 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_26_V)   --->   "%select_ln340_120 = select i1 %xor_ln340_148, i12 2047, i12 %add_ln703_116" [ResNet/net_hls.cc:598]   --->   Operation 2455 'select' 'select_ln340_120' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2456 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_95 = select i1 %and_ln786_197, i12 -2048, i12 %add_ln703_116" [ResNet/net_hls.cc:598]   --->   Operation 2456 'select' 'select_ln388_95' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2457 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_26_V = select i1 %or_ln340_322, i12 %select_ln340_120, i12 %select_ln388_95" [ResNet/net_hls.cc:598]   --->   Operation 2457 'select' 'linear_buf_26_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2458 [1/1] (0.00ns)   --->   "%sext_ln703_210 = sext i12 %linear_buf_27_V_192 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2458 'sext' 'sext_ln703_210' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2459 [1/2] (1.35ns)   --->   "%fm_buf_V_27_load = load i12* %fm_buf_V_27_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2459 'load' 'fm_buf_V_27_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2460 [1/1] (0.00ns)   --->   "%sext_ln703_211 = sext i12 %fm_buf_V_27_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2460 'sext' 'sext_ln703_211' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2461 [1/1] (0.96ns)   --->   "%add_ln1192_190 = add nsw i13 %sext_ln703_210, %sext_ln703_211" [ResNet/net_hls.cc:598]   --->   Operation 2461 'add' 'add_ln1192_190' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2462 [1/1] (0.00ns)   --->   "%tmp_973 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_190, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2462 'bitselect' 'tmp_973' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2463 [1/1] (0.96ns)   --->   "%add_ln703_117 = add i12 %linear_buf_27_V_192, %fm_buf_V_27_load" [ResNet/net_hls.cc:598]   --->   Operation 2463 'add' 'add_ln703_117' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2464 [1/1] (0.00ns)   --->   "%tmp_974 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_117, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2464 'bitselect' 'tmp_974' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2465 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_96)   --->   "%xor_ln786_113 = xor i1 %tmp_974, true" [ResNet/net_hls.cc:598]   --->   Operation 2465 'xor' 'xor_ln786_113' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2466 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_96)   --->   "%and_ln786_198 = and i1 %tmp_973, %xor_ln786_113" [ResNet/net_hls.cc:598]   --->   Operation 2466 'and' 'and_ln786_198' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2467 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_27_V)   --->   "%xor_ln340_150 = xor i1 %tmp_973, %tmp_974" [ResNet/net_hls.cc:598]   --->   Operation 2467 'xor' 'xor_ln340_150' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2468 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_27_V)   --->   "%xor_ln340_121 = xor i1 %tmp_973, true" [ResNet/net_hls.cc:598]   --->   Operation 2468 'xor' 'xor_ln340_121' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2469 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_27_V)   --->   "%or_ln340_323 = or i1 %tmp_974, %xor_ln340_121" [ResNet/net_hls.cc:598]   --->   Operation 2469 'or' 'or_ln340_323' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2470 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_27_V)   --->   "%select_ln340_122 = select i1 %xor_ln340_150, i12 2047, i12 %add_ln703_117" [ResNet/net_hls.cc:598]   --->   Operation 2470 'select' 'select_ln340_122' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2471 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_96 = select i1 %and_ln786_198, i12 -2048, i12 %add_ln703_117" [ResNet/net_hls.cc:598]   --->   Operation 2471 'select' 'select_ln388_96' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2472 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_27_V = select i1 %or_ln340_323, i12 %select_ln340_122, i12 %select_ln388_96" [ResNet/net_hls.cc:598]   --->   Operation 2472 'select' 'linear_buf_27_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2473 [1/1] (0.00ns)   --->   "%sext_ln703_212 = sext i12 %linear_buf_28_V_193 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2473 'sext' 'sext_ln703_212' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2474 [1/2] (1.35ns)   --->   "%fm_buf_V_28_load = load i12* %fm_buf_V_28_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2474 'load' 'fm_buf_V_28_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2475 [1/1] (0.00ns)   --->   "%sext_ln703_213 = sext i12 %fm_buf_V_28_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2475 'sext' 'sext_ln703_213' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2476 [1/1] (0.96ns)   --->   "%add_ln1192_191 = add nsw i13 %sext_ln703_212, %sext_ln703_213" [ResNet/net_hls.cc:598]   --->   Operation 2476 'add' 'add_ln1192_191' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2477 [1/1] (0.00ns)   --->   "%tmp_975 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_191, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2477 'bitselect' 'tmp_975' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2478 [1/1] (0.96ns)   --->   "%add_ln703_118 = add i12 %linear_buf_28_V_193, %fm_buf_V_28_load" [ResNet/net_hls.cc:598]   --->   Operation 2478 'add' 'add_ln703_118' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2479 [1/1] (0.00ns)   --->   "%tmp_976 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_118, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2479 'bitselect' 'tmp_976' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2480 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_97)   --->   "%xor_ln786_114 = xor i1 %tmp_976, true" [ResNet/net_hls.cc:598]   --->   Operation 2480 'xor' 'xor_ln786_114' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2481 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_97)   --->   "%and_ln786_199 = and i1 %tmp_975, %xor_ln786_114" [ResNet/net_hls.cc:598]   --->   Operation 2481 'and' 'and_ln786_199' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2482 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_28_V)   --->   "%xor_ln340_152 = xor i1 %tmp_975, %tmp_976" [ResNet/net_hls.cc:598]   --->   Operation 2482 'xor' 'xor_ln340_152' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2483 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_28_V)   --->   "%xor_ln340_123 = xor i1 %tmp_975, true" [ResNet/net_hls.cc:598]   --->   Operation 2483 'xor' 'xor_ln340_123' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2484 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_28_V)   --->   "%or_ln340_324 = or i1 %tmp_976, %xor_ln340_123" [ResNet/net_hls.cc:598]   --->   Operation 2484 'or' 'or_ln340_324' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2485 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_28_V)   --->   "%select_ln340_124 = select i1 %xor_ln340_152, i12 2047, i12 %add_ln703_118" [ResNet/net_hls.cc:598]   --->   Operation 2485 'select' 'select_ln340_124' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2486 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_97 = select i1 %and_ln786_199, i12 -2048, i12 %add_ln703_118" [ResNet/net_hls.cc:598]   --->   Operation 2486 'select' 'select_ln388_97' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2487 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_28_V = select i1 %or_ln340_324, i12 %select_ln340_124, i12 %select_ln388_97" [ResNet/net_hls.cc:598]   --->   Operation 2487 'select' 'linear_buf_28_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2488 [1/1] (0.00ns)   --->   "%sext_ln703_214 = sext i12 %linear_buf_29_V_194 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2488 'sext' 'sext_ln703_214' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2489 [1/2] (1.35ns)   --->   "%fm_buf_V_29_load = load i12* %fm_buf_V_29_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2489 'load' 'fm_buf_V_29_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2490 [1/1] (0.00ns)   --->   "%sext_ln703_215 = sext i12 %fm_buf_V_29_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2490 'sext' 'sext_ln703_215' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2491 [1/1] (0.96ns)   --->   "%add_ln1192_192 = add nsw i13 %sext_ln703_214, %sext_ln703_215" [ResNet/net_hls.cc:598]   --->   Operation 2491 'add' 'add_ln1192_192' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2492 [1/1] (0.00ns)   --->   "%tmp_977 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_192, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2492 'bitselect' 'tmp_977' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2493 [1/1] (0.96ns)   --->   "%add_ln703_119 = add i12 %linear_buf_29_V_194, %fm_buf_V_29_load" [ResNet/net_hls.cc:598]   --->   Operation 2493 'add' 'add_ln703_119' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2494 [1/1] (0.00ns)   --->   "%tmp_978 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_119, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2494 'bitselect' 'tmp_978' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2495 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_98)   --->   "%xor_ln786_115 = xor i1 %tmp_978, true" [ResNet/net_hls.cc:598]   --->   Operation 2495 'xor' 'xor_ln786_115' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2496 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_98)   --->   "%and_ln786_200 = and i1 %tmp_977, %xor_ln786_115" [ResNet/net_hls.cc:598]   --->   Operation 2496 'and' 'and_ln786_200' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2497 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_29_V)   --->   "%xor_ln340_154 = xor i1 %tmp_977, %tmp_978" [ResNet/net_hls.cc:598]   --->   Operation 2497 'xor' 'xor_ln340_154' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2498 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_29_V)   --->   "%xor_ln340_125 = xor i1 %tmp_977, true" [ResNet/net_hls.cc:598]   --->   Operation 2498 'xor' 'xor_ln340_125' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2499 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_29_V)   --->   "%or_ln340_325 = or i1 %tmp_978, %xor_ln340_125" [ResNet/net_hls.cc:598]   --->   Operation 2499 'or' 'or_ln340_325' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2500 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_29_V)   --->   "%select_ln340_126 = select i1 %xor_ln340_154, i12 2047, i12 %add_ln703_119" [ResNet/net_hls.cc:598]   --->   Operation 2500 'select' 'select_ln340_126' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2501 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_98 = select i1 %and_ln786_200, i12 -2048, i12 %add_ln703_119" [ResNet/net_hls.cc:598]   --->   Operation 2501 'select' 'select_ln388_98' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2502 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_29_V = select i1 %or_ln340_325, i12 %select_ln340_126, i12 %select_ln388_98" [ResNet/net_hls.cc:598]   --->   Operation 2502 'select' 'linear_buf_29_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2503 [1/1] (0.00ns)   --->   "%sext_ln703_216 = sext i12 %linear_buf_30_V_195 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2503 'sext' 'sext_ln703_216' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2504 [1/2] (1.35ns)   --->   "%fm_buf_V_30_load = load i12* %fm_buf_V_30_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2504 'load' 'fm_buf_V_30_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2505 [1/1] (0.00ns)   --->   "%sext_ln703_217 = sext i12 %fm_buf_V_30_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2505 'sext' 'sext_ln703_217' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2506 [1/1] (0.96ns)   --->   "%add_ln1192_193 = add nsw i13 %sext_ln703_216, %sext_ln703_217" [ResNet/net_hls.cc:598]   --->   Operation 2506 'add' 'add_ln1192_193' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2507 [1/1] (0.00ns)   --->   "%tmp_979 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_193, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2507 'bitselect' 'tmp_979' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2508 [1/1] (0.96ns)   --->   "%add_ln703_120 = add i12 %linear_buf_30_V_195, %fm_buf_V_30_load" [ResNet/net_hls.cc:598]   --->   Operation 2508 'add' 'add_ln703_120' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2509 [1/1] (0.00ns)   --->   "%tmp_980 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_120, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2509 'bitselect' 'tmp_980' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2510 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_99)   --->   "%xor_ln786_116 = xor i1 %tmp_980, true" [ResNet/net_hls.cc:598]   --->   Operation 2510 'xor' 'xor_ln786_116' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2511 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_99)   --->   "%and_ln786_201 = and i1 %tmp_979, %xor_ln786_116" [ResNet/net_hls.cc:598]   --->   Operation 2511 'and' 'and_ln786_201' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2512 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_30_V)   --->   "%xor_ln340_156 = xor i1 %tmp_979, %tmp_980" [ResNet/net_hls.cc:598]   --->   Operation 2512 'xor' 'xor_ln340_156' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2513 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_30_V)   --->   "%xor_ln340_127 = xor i1 %tmp_979, true" [ResNet/net_hls.cc:598]   --->   Operation 2513 'xor' 'xor_ln340_127' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2514 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_30_V)   --->   "%or_ln340_326 = or i1 %tmp_980, %xor_ln340_127" [ResNet/net_hls.cc:598]   --->   Operation 2514 'or' 'or_ln340_326' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2515 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_30_V)   --->   "%select_ln340_128 = select i1 %xor_ln340_156, i12 2047, i12 %add_ln703_120" [ResNet/net_hls.cc:598]   --->   Operation 2515 'select' 'select_ln340_128' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2516 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_99 = select i1 %and_ln786_201, i12 -2048, i12 %add_ln703_120" [ResNet/net_hls.cc:598]   --->   Operation 2516 'select' 'select_ln388_99' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2517 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_30_V = select i1 %or_ln340_326, i12 %select_ln340_128, i12 %select_ln388_99" [ResNet/net_hls.cc:598]   --->   Operation 2517 'select' 'linear_buf_30_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2518 [1/1] (0.00ns)   --->   "%sext_ln703_218 = sext i12 %linear_buf_31_V_196 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2518 'sext' 'sext_ln703_218' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2519 [1/2] (1.35ns)   --->   "%fm_buf_V_31_load = load i12* %fm_buf_V_31_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2519 'load' 'fm_buf_V_31_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2520 [1/1] (0.00ns)   --->   "%sext_ln703_219 = sext i12 %fm_buf_V_31_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2520 'sext' 'sext_ln703_219' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2521 [1/1] (0.96ns)   --->   "%add_ln1192_194 = add nsw i13 %sext_ln703_218, %sext_ln703_219" [ResNet/net_hls.cc:598]   --->   Operation 2521 'add' 'add_ln1192_194' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2522 [1/1] (0.00ns)   --->   "%tmp_981 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_194, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2522 'bitselect' 'tmp_981' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2523 [1/1] (0.96ns)   --->   "%add_ln703_121 = add i12 %linear_buf_31_V_196, %fm_buf_V_31_load" [ResNet/net_hls.cc:598]   --->   Operation 2523 'add' 'add_ln703_121' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2524 [1/1] (0.00ns)   --->   "%tmp_982 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_121, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2524 'bitselect' 'tmp_982' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2525 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_100)   --->   "%xor_ln786_117 = xor i1 %tmp_982, true" [ResNet/net_hls.cc:598]   --->   Operation 2525 'xor' 'xor_ln786_117' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2526 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_100)   --->   "%and_ln786_202 = and i1 %tmp_981, %xor_ln786_117" [ResNet/net_hls.cc:598]   --->   Operation 2526 'and' 'and_ln786_202' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2527 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_31_V)   --->   "%xor_ln340_158 = xor i1 %tmp_981, %tmp_982" [ResNet/net_hls.cc:598]   --->   Operation 2527 'xor' 'xor_ln340_158' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2528 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_31_V)   --->   "%xor_ln340_129 = xor i1 %tmp_981, true" [ResNet/net_hls.cc:598]   --->   Operation 2528 'xor' 'xor_ln340_129' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2529 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_31_V)   --->   "%or_ln340_327 = or i1 %tmp_982, %xor_ln340_129" [ResNet/net_hls.cc:598]   --->   Operation 2529 'or' 'or_ln340_327' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2530 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_31_V)   --->   "%select_ln340_130 = select i1 %xor_ln340_158, i12 2047, i12 %add_ln703_121" [ResNet/net_hls.cc:598]   --->   Operation 2530 'select' 'select_ln340_130' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2531 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_100 = select i1 %and_ln786_202, i12 -2048, i12 %add_ln703_121" [ResNet/net_hls.cc:598]   --->   Operation 2531 'select' 'select_ln388_100' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2532 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_31_V = select i1 %or_ln340_327, i12 %select_ln340_130, i12 %select_ln388_100" [ResNet/net_hls.cc:598]   --->   Operation 2532 'select' 'linear_buf_31_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2533 [1/1] (0.00ns)   --->   "%sext_ln703_220 = sext i12 %linear_buf_32_V_197 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2533 'sext' 'sext_ln703_220' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2534 [1/2] (1.35ns)   --->   "%fm_buf_V_32_load = load i12* %fm_buf_V_32_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2534 'load' 'fm_buf_V_32_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2535 [1/1] (0.00ns)   --->   "%sext_ln703_221 = sext i12 %fm_buf_V_32_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2535 'sext' 'sext_ln703_221' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2536 [1/1] (0.96ns)   --->   "%add_ln1192_195 = add nsw i13 %sext_ln703_220, %sext_ln703_221" [ResNet/net_hls.cc:598]   --->   Operation 2536 'add' 'add_ln1192_195' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2537 [1/1] (0.00ns)   --->   "%tmp_983 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_195, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2537 'bitselect' 'tmp_983' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2538 [1/1] (0.96ns)   --->   "%add_ln703_122 = add i12 %linear_buf_32_V_197, %fm_buf_V_32_load" [ResNet/net_hls.cc:598]   --->   Operation 2538 'add' 'add_ln703_122' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2539 [1/1] (0.00ns)   --->   "%tmp_984 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_122, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2539 'bitselect' 'tmp_984' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2540 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_101)   --->   "%xor_ln786_118 = xor i1 %tmp_984, true" [ResNet/net_hls.cc:598]   --->   Operation 2540 'xor' 'xor_ln786_118' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2541 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_101)   --->   "%and_ln786_203 = and i1 %tmp_983, %xor_ln786_118" [ResNet/net_hls.cc:598]   --->   Operation 2541 'and' 'and_ln786_203' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2542 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_32_V)   --->   "%xor_ln340_160 = xor i1 %tmp_983, %tmp_984" [ResNet/net_hls.cc:598]   --->   Operation 2542 'xor' 'xor_ln340_160' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2543 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_32_V)   --->   "%xor_ln340_131 = xor i1 %tmp_983, true" [ResNet/net_hls.cc:598]   --->   Operation 2543 'xor' 'xor_ln340_131' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2544 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_32_V)   --->   "%or_ln340_328 = or i1 %tmp_984, %xor_ln340_131" [ResNet/net_hls.cc:598]   --->   Operation 2544 'or' 'or_ln340_328' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2545 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_32_V)   --->   "%select_ln340_132 = select i1 %xor_ln340_160, i12 2047, i12 %add_ln703_122" [ResNet/net_hls.cc:598]   --->   Operation 2545 'select' 'select_ln340_132' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2546 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_101 = select i1 %and_ln786_203, i12 -2048, i12 %add_ln703_122" [ResNet/net_hls.cc:598]   --->   Operation 2546 'select' 'select_ln388_101' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2547 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_32_V = select i1 %or_ln340_328, i12 %select_ln340_132, i12 %select_ln388_101" [ResNet/net_hls.cc:598]   --->   Operation 2547 'select' 'linear_buf_32_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2548 [1/1] (0.00ns)   --->   "%sext_ln703_222 = sext i12 %linear_buf_33_V_198 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2548 'sext' 'sext_ln703_222' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2549 [1/2] (1.35ns)   --->   "%fm_buf_V_33_load = load i12* %fm_buf_V_33_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2549 'load' 'fm_buf_V_33_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2550 [1/1] (0.00ns)   --->   "%sext_ln703_223 = sext i12 %fm_buf_V_33_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2550 'sext' 'sext_ln703_223' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2551 [1/1] (0.96ns)   --->   "%add_ln1192_196 = add nsw i13 %sext_ln703_222, %sext_ln703_223" [ResNet/net_hls.cc:598]   --->   Operation 2551 'add' 'add_ln1192_196' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2552 [1/1] (0.00ns)   --->   "%tmp_985 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_196, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2552 'bitselect' 'tmp_985' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2553 [1/1] (0.96ns)   --->   "%add_ln703_123 = add i12 %linear_buf_33_V_198, %fm_buf_V_33_load" [ResNet/net_hls.cc:598]   --->   Operation 2553 'add' 'add_ln703_123' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2554 [1/1] (0.00ns)   --->   "%tmp_986 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_123, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2554 'bitselect' 'tmp_986' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2555 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_102)   --->   "%xor_ln786_119 = xor i1 %tmp_986, true" [ResNet/net_hls.cc:598]   --->   Operation 2555 'xor' 'xor_ln786_119' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2556 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_102)   --->   "%and_ln786_204 = and i1 %tmp_985, %xor_ln786_119" [ResNet/net_hls.cc:598]   --->   Operation 2556 'and' 'and_ln786_204' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2557 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_33_V)   --->   "%xor_ln340_162 = xor i1 %tmp_985, %tmp_986" [ResNet/net_hls.cc:598]   --->   Operation 2557 'xor' 'xor_ln340_162' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2558 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_33_V)   --->   "%xor_ln340_133 = xor i1 %tmp_985, true" [ResNet/net_hls.cc:598]   --->   Operation 2558 'xor' 'xor_ln340_133' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2559 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_33_V)   --->   "%or_ln340_329 = or i1 %tmp_986, %xor_ln340_133" [ResNet/net_hls.cc:598]   --->   Operation 2559 'or' 'or_ln340_329' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2560 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_33_V)   --->   "%select_ln340_134 = select i1 %xor_ln340_162, i12 2047, i12 %add_ln703_123" [ResNet/net_hls.cc:598]   --->   Operation 2560 'select' 'select_ln340_134' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2561 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_102 = select i1 %and_ln786_204, i12 -2048, i12 %add_ln703_123" [ResNet/net_hls.cc:598]   --->   Operation 2561 'select' 'select_ln388_102' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2562 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_33_V = select i1 %or_ln340_329, i12 %select_ln340_134, i12 %select_ln388_102" [ResNet/net_hls.cc:598]   --->   Operation 2562 'select' 'linear_buf_33_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2563 [1/1] (0.00ns)   --->   "%sext_ln703_224 = sext i12 %linear_buf_34_V_199 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2563 'sext' 'sext_ln703_224' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2564 [1/2] (1.35ns)   --->   "%fm_buf_V_34_load = load i12* %fm_buf_V_34_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2564 'load' 'fm_buf_V_34_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2565 [1/1] (0.00ns)   --->   "%sext_ln703_225 = sext i12 %fm_buf_V_34_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2565 'sext' 'sext_ln703_225' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2566 [1/1] (0.96ns)   --->   "%add_ln1192_197 = add nsw i13 %sext_ln703_224, %sext_ln703_225" [ResNet/net_hls.cc:598]   --->   Operation 2566 'add' 'add_ln1192_197' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2567 [1/1] (0.00ns)   --->   "%tmp_987 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_197, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2567 'bitselect' 'tmp_987' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2568 [1/1] (0.96ns)   --->   "%add_ln703_124 = add i12 %linear_buf_34_V_199, %fm_buf_V_34_load" [ResNet/net_hls.cc:598]   --->   Operation 2568 'add' 'add_ln703_124' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2569 [1/1] (0.00ns)   --->   "%tmp_988 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_124, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2569 'bitselect' 'tmp_988' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2570 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_103)   --->   "%xor_ln786_120 = xor i1 %tmp_988, true" [ResNet/net_hls.cc:598]   --->   Operation 2570 'xor' 'xor_ln786_120' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2571 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_103)   --->   "%and_ln786_205 = and i1 %tmp_987, %xor_ln786_120" [ResNet/net_hls.cc:598]   --->   Operation 2571 'and' 'and_ln786_205' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2572 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_34_V)   --->   "%xor_ln340_164 = xor i1 %tmp_987, %tmp_988" [ResNet/net_hls.cc:598]   --->   Operation 2572 'xor' 'xor_ln340_164' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2573 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_34_V)   --->   "%xor_ln340_135 = xor i1 %tmp_987, true" [ResNet/net_hls.cc:598]   --->   Operation 2573 'xor' 'xor_ln340_135' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2574 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_34_V)   --->   "%or_ln340_330 = or i1 %tmp_988, %xor_ln340_135" [ResNet/net_hls.cc:598]   --->   Operation 2574 'or' 'or_ln340_330' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2575 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_34_V)   --->   "%select_ln340_136 = select i1 %xor_ln340_164, i12 2047, i12 %add_ln703_124" [ResNet/net_hls.cc:598]   --->   Operation 2575 'select' 'select_ln340_136' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2576 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_103 = select i1 %and_ln786_205, i12 -2048, i12 %add_ln703_124" [ResNet/net_hls.cc:598]   --->   Operation 2576 'select' 'select_ln388_103' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2577 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_34_V = select i1 %or_ln340_330, i12 %select_ln340_136, i12 %select_ln388_103" [ResNet/net_hls.cc:598]   --->   Operation 2577 'select' 'linear_buf_34_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2578 [1/1] (0.00ns)   --->   "%sext_ln703_226 = sext i12 %linear_buf_35_V_1100 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2578 'sext' 'sext_ln703_226' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2579 [1/2] (1.35ns)   --->   "%fm_buf_V_35_load = load i12* %fm_buf_V_35_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2579 'load' 'fm_buf_V_35_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2580 [1/1] (0.00ns)   --->   "%sext_ln703_227 = sext i12 %fm_buf_V_35_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2580 'sext' 'sext_ln703_227' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2581 [1/1] (0.96ns)   --->   "%add_ln1192_198 = add nsw i13 %sext_ln703_226, %sext_ln703_227" [ResNet/net_hls.cc:598]   --->   Operation 2581 'add' 'add_ln1192_198' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2582 [1/1] (0.00ns)   --->   "%tmp_989 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_198, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2582 'bitselect' 'tmp_989' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2583 [1/1] (0.96ns)   --->   "%add_ln703_125 = add i12 %linear_buf_35_V_1100, %fm_buf_V_35_load" [ResNet/net_hls.cc:598]   --->   Operation 2583 'add' 'add_ln703_125' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2584 [1/1] (0.00ns)   --->   "%tmp_990 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_125, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2584 'bitselect' 'tmp_990' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2585 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_104)   --->   "%xor_ln786_121 = xor i1 %tmp_990, true" [ResNet/net_hls.cc:598]   --->   Operation 2585 'xor' 'xor_ln786_121' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2586 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_104)   --->   "%and_ln786_206 = and i1 %tmp_989, %xor_ln786_121" [ResNet/net_hls.cc:598]   --->   Operation 2586 'and' 'and_ln786_206' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2587 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_35_V)   --->   "%xor_ln340_166 = xor i1 %tmp_989, %tmp_990" [ResNet/net_hls.cc:598]   --->   Operation 2587 'xor' 'xor_ln340_166' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2588 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_35_V)   --->   "%xor_ln340_137 = xor i1 %tmp_989, true" [ResNet/net_hls.cc:598]   --->   Operation 2588 'xor' 'xor_ln340_137' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2589 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_35_V)   --->   "%or_ln340_331 = or i1 %tmp_990, %xor_ln340_137" [ResNet/net_hls.cc:598]   --->   Operation 2589 'or' 'or_ln340_331' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2590 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_35_V)   --->   "%select_ln340_138 = select i1 %xor_ln340_166, i12 2047, i12 %add_ln703_125" [ResNet/net_hls.cc:598]   --->   Operation 2590 'select' 'select_ln340_138' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2591 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_104 = select i1 %and_ln786_206, i12 -2048, i12 %add_ln703_125" [ResNet/net_hls.cc:598]   --->   Operation 2591 'select' 'select_ln388_104' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2592 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_35_V = select i1 %or_ln340_331, i12 %select_ln340_138, i12 %select_ln388_104" [ResNet/net_hls.cc:598]   --->   Operation 2592 'select' 'linear_buf_35_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2593 [1/1] (0.00ns)   --->   "%sext_ln703_228 = sext i12 %linear_buf_36_V_1101 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2593 'sext' 'sext_ln703_228' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2594 [1/2] (1.35ns)   --->   "%fm_buf_V_36_load = load i12* %fm_buf_V_36_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2594 'load' 'fm_buf_V_36_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2595 [1/1] (0.00ns)   --->   "%sext_ln703_229 = sext i12 %fm_buf_V_36_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2595 'sext' 'sext_ln703_229' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2596 [1/1] (0.96ns)   --->   "%add_ln1192_199 = add nsw i13 %sext_ln703_228, %sext_ln703_229" [ResNet/net_hls.cc:598]   --->   Operation 2596 'add' 'add_ln1192_199' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2597 [1/1] (0.00ns)   --->   "%tmp_991 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_199, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2597 'bitselect' 'tmp_991' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2598 [1/1] (0.96ns)   --->   "%add_ln703_126 = add i12 %linear_buf_36_V_1101, %fm_buf_V_36_load" [ResNet/net_hls.cc:598]   --->   Operation 2598 'add' 'add_ln703_126' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2599 [1/1] (0.00ns)   --->   "%tmp_992 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_126, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2599 'bitselect' 'tmp_992' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2600 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_105)   --->   "%xor_ln786_122 = xor i1 %tmp_992, true" [ResNet/net_hls.cc:598]   --->   Operation 2600 'xor' 'xor_ln786_122' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2601 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_105)   --->   "%and_ln786_207 = and i1 %tmp_991, %xor_ln786_122" [ResNet/net_hls.cc:598]   --->   Operation 2601 'and' 'and_ln786_207' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2602 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_36_V)   --->   "%xor_ln340_168 = xor i1 %tmp_991, %tmp_992" [ResNet/net_hls.cc:598]   --->   Operation 2602 'xor' 'xor_ln340_168' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2603 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_36_V)   --->   "%xor_ln340_139 = xor i1 %tmp_991, true" [ResNet/net_hls.cc:598]   --->   Operation 2603 'xor' 'xor_ln340_139' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2604 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_36_V)   --->   "%or_ln340_332 = or i1 %tmp_992, %xor_ln340_139" [ResNet/net_hls.cc:598]   --->   Operation 2604 'or' 'or_ln340_332' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2605 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_36_V)   --->   "%select_ln340_140 = select i1 %xor_ln340_168, i12 2047, i12 %add_ln703_126" [ResNet/net_hls.cc:598]   --->   Operation 2605 'select' 'select_ln340_140' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2606 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_105 = select i1 %and_ln786_207, i12 -2048, i12 %add_ln703_126" [ResNet/net_hls.cc:598]   --->   Operation 2606 'select' 'select_ln388_105' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2607 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_36_V = select i1 %or_ln340_332, i12 %select_ln340_140, i12 %select_ln388_105" [ResNet/net_hls.cc:598]   --->   Operation 2607 'select' 'linear_buf_36_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2608 [1/1] (0.00ns)   --->   "%sext_ln703_230 = sext i12 %linear_buf_37_V_1102 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2608 'sext' 'sext_ln703_230' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2609 [1/2] (1.35ns)   --->   "%fm_buf_V_37_load = load i12* %fm_buf_V_37_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2609 'load' 'fm_buf_V_37_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2610 [1/1] (0.00ns)   --->   "%sext_ln703_231 = sext i12 %fm_buf_V_37_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2610 'sext' 'sext_ln703_231' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2611 [1/1] (0.96ns)   --->   "%add_ln1192_200 = add nsw i13 %sext_ln703_230, %sext_ln703_231" [ResNet/net_hls.cc:598]   --->   Operation 2611 'add' 'add_ln1192_200' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2612 [1/1] (0.00ns)   --->   "%tmp_993 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_200, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2612 'bitselect' 'tmp_993' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2613 [1/1] (0.96ns)   --->   "%add_ln703_127 = add i12 %linear_buf_37_V_1102, %fm_buf_V_37_load" [ResNet/net_hls.cc:598]   --->   Operation 2613 'add' 'add_ln703_127' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2614 [1/1] (0.00ns)   --->   "%tmp_994 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_127, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2614 'bitselect' 'tmp_994' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2615 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_106)   --->   "%xor_ln786_123 = xor i1 %tmp_994, true" [ResNet/net_hls.cc:598]   --->   Operation 2615 'xor' 'xor_ln786_123' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2616 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_106)   --->   "%and_ln786_208 = and i1 %tmp_993, %xor_ln786_123" [ResNet/net_hls.cc:598]   --->   Operation 2616 'and' 'and_ln786_208' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2617 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_37_V)   --->   "%xor_ln340_170 = xor i1 %tmp_993, %tmp_994" [ResNet/net_hls.cc:598]   --->   Operation 2617 'xor' 'xor_ln340_170' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2618 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_37_V)   --->   "%xor_ln340_141 = xor i1 %tmp_993, true" [ResNet/net_hls.cc:598]   --->   Operation 2618 'xor' 'xor_ln340_141' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2619 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_37_V)   --->   "%or_ln340_333 = or i1 %tmp_994, %xor_ln340_141" [ResNet/net_hls.cc:598]   --->   Operation 2619 'or' 'or_ln340_333' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2620 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_37_V)   --->   "%select_ln340_142 = select i1 %xor_ln340_170, i12 2047, i12 %add_ln703_127" [ResNet/net_hls.cc:598]   --->   Operation 2620 'select' 'select_ln340_142' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2621 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_106 = select i1 %and_ln786_208, i12 -2048, i12 %add_ln703_127" [ResNet/net_hls.cc:598]   --->   Operation 2621 'select' 'select_ln388_106' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2622 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_37_V = select i1 %or_ln340_333, i12 %select_ln340_142, i12 %select_ln388_106" [ResNet/net_hls.cc:598]   --->   Operation 2622 'select' 'linear_buf_37_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2623 [1/1] (0.00ns)   --->   "%sext_ln703_232 = sext i12 %linear_buf_38_V_1103 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2623 'sext' 'sext_ln703_232' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2624 [1/2] (1.35ns)   --->   "%fm_buf_V_38_load = load i12* %fm_buf_V_38_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2624 'load' 'fm_buf_V_38_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2625 [1/1] (0.00ns)   --->   "%sext_ln703_233 = sext i12 %fm_buf_V_38_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2625 'sext' 'sext_ln703_233' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2626 [1/1] (0.96ns)   --->   "%add_ln1192_201 = add nsw i13 %sext_ln703_232, %sext_ln703_233" [ResNet/net_hls.cc:598]   --->   Operation 2626 'add' 'add_ln1192_201' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2627 [1/1] (0.00ns)   --->   "%tmp_995 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_201, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2627 'bitselect' 'tmp_995' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2628 [1/1] (0.96ns)   --->   "%add_ln703_128 = add i12 %linear_buf_38_V_1103, %fm_buf_V_38_load" [ResNet/net_hls.cc:598]   --->   Operation 2628 'add' 'add_ln703_128' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2629 [1/1] (0.00ns)   --->   "%tmp_996 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_128, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2629 'bitselect' 'tmp_996' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2630 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_107)   --->   "%xor_ln786_124 = xor i1 %tmp_996, true" [ResNet/net_hls.cc:598]   --->   Operation 2630 'xor' 'xor_ln786_124' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2631 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_107)   --->   "%and_ln786_209 = and i1 %tmp_995, %xor_ln786_124" [ResNet/net_hls.cc:598]   --->   Operation 2631 'and' 'and_ln786_209' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2632 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_38_V)   --->   "%xor_ln340_172 = xor i1 %tmp_995, %tmp_996" [ResNet/net_hls.cc:598]   --->   Operation 2632 'xor' 'xor_ln340_172' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2633 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_38_V)   --->   "%xor_ln340_143 = xor i1 %tmp_995, true" [ResNet/net_hls.cc:598]   --->   Operation 2633 'xor' 'xor_ln340_143' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2634 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_38_V)   --->   "%or_ln340_334 = or i1 %tmp_996, %xor_ln340_143" [ResNet/net_hls.cc:598]   --->   Operation 2634 'or' 'or_ln340_334' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2635 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_38_V)   --->   "%select_ln340_144 = select i1 %xor_ln340_172, i12 2047, i12 %add_ln703_128" [ResNet/net_hls.cc:598]   --->   Operation 2635 'select' 'select_ln340_144' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2636 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_107 = select i1 %and_ln786_209, i12 -2048, i12 %add_ln703_128" [ResNet/net_hls.cc:598]   --->   Operation 2636 'select' 'select_ln388_107' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2637 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_38_V = select i1 %or_ln340_334, i12 %select_ln340_144, i12 %select_ln388_107" [ResNet/net_hls.cc:598]   --->   Operation 2637 'select' 'linear_buf_38_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2638 [1/1] (0.00ns)   --->   "%sext_ln703_234 = sext i12 %linear_buf_39_V_1104 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2638 'sext' 'sext_ln703_234' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2639 [1/2] (1.35ns)   --->   "%fm_buf_V_39_load = load i12* %fm_buf_V_39_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2639 'load' 'fm_buf_V_39_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2640 [1/1] (0.00ns)   --->   "%sext_ln703_235 = sext i12 %fm_buf_V_39_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2640 'sext' 'sext_ln703_235' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2641 [1/1] (0.96ns)   --->   "%add_ln1192_202 = add nsw i13 %sext_ln703_234, %sext_ln703_235" [ResNet/net_hls.cc:598]   --->   Operation 2641 'add' 'add_ln1192_202' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2642 [1/1] (0.00ns)   --->   "%tmp_997 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_202, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2642 'bitselect' 'tmp_997' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2643 [1/1] (0.96ns)   --->   "%add_ln703_129 = add i12 %linear_buf_39_V_1104, %fm_buf_V_39_load" [ResNet/net_hls.cc:598]   --->   Operation 2643 'add' 'add_ln703_129' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2644 [1/1] (0.00ns)   --->   "%tmp_998 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_129, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2644 'bitselect' 'tmp_998' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2645 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_108)   --->   "%xor_ln786_125 = xor i1 %tmp_998, true" [ResNet/net_hls.cc:598]   --->   Operation 2645 'xor' 'xor_ln786_125' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2646 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_108)   --->   "%and_ln786_210 = and i1 %tmp_997, %xor_ln786_125" [ResNet/net_hls.cc:598]   --->   Operation 2646 'and' 'and_ln786_210' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2647 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_39_V)   --->   "%xor_ln340_174 = xor i1 %tmp_997, %tmp_998" [ResNet/net_hls.cc:598]   --->   Operation 2647 'xor' 'xor_ln340_174' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2648 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_39_V)   --->   "%xor_ln340_145 = xor i1 %tmp_997, true" [ResNet/net_hls.cc:598]   --->   Operation 2648 'xor' 'xor_ln340_145' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2649 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_39_V)   --->   "%or_ln340_335 = or i1 %tmp_998, %xor_ln340_145" [ResNet/net_hls.cc:598]   --->   Operation 2649 'or' 'or_ln340_335' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2650 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_39_V)   --->   "%select_ln340_146 = select i1 %xor_ln340_174, i12 2047, i12 %add_ln703_129" [ResNet/net_hls.cc:598]   --->   Operation 2650 'select' 'select_ln340_146' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2651 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_108 = select i1 %and_ln786_210, i12 -2048, i12 %add_ln703_129" [ResNet/net_hls.cc:598]   --->   Operation 2651 'select' 'select_ln388_108' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2652 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_39_V = select i1 %or_ln340_335, i12 %select_ln340_146, i12 %select_ln388_108" [ResNet/net_hls.cc:598]   --->   Operation 2652 'select' 'linear_buf_39_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2653 [1/1] (0.00ns)   --->   "%sext_ln703_236 = sext i12 %linear_buf_40_V_1105 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2653 'sext' 'sext_ln703_236' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2654 [1/2] (1.35ns)   --->   "%fm_buf_V_40_load = load i12* %fm_buf_V_40_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2654 'load' 'fm_buf_V_40_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2655 [1/1] (0.00ns)   --->   "%sext_ln703_237 = sext i12 %fm_buf_V_40_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2655 'sext' 'sext_ln703_237' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2656 [1/1] (0.96ns)   --->   "%add_ln1192_203 = add nsw i13 %sext_ln703_236, %sext_ln703_237" [ResNet/net_hls.cc:598]   --->   Operation 2656 'add' 'add_ln1192_203' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2657 [1/1] (0.00ns)   --->   "%tmp_999 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_203, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2657 'bitselect' 'tmp_999' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2658 [1/1] (0.96ns)   --->   "%add_ln703_130 = add i12 %linear_buf_40_V_1105, %fm_buf_V_40_load" [ResNet/net_hls.cc:598]   --->   Operation 2658 'add' 'add_ln703_130' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2659 [1/1] (0.00ns)   --->   "%tmp_1000 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_130, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2659 'bitselect' 'tmp_1000' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2660 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_109)   --->   "%xor_ln786_126 = xor i1 %tmp_1000, true" [ResNet/net_hls.cc:598]   --->   Operation 2660 'xor' 'xor_ln786_126' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2661 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_109)   --->   "%and_ln786_211 = and i1 %tmp_999, %xor_ln786_126" [ResNet/net_hls.cc:598]   --->   Operation 2661 'and' 'and_ln786_211' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2662 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_40_V)   --->   "%xor_ln340_176 = xor i1 %tmp_999, %tmp_1000" [ResNet/net_hls.cc:598]   --->   Operation 2662 'xor' 'xor_ln340_176' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2663 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_40_V)   --->   "%xor_ln340_147 = xor i1 %tmp_999, true" [ResNet/net_hls.cc:598]   --->   Operation 2663 'xor' 'xor_ln340_147' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2664 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_40_V)   --->   "%or_ln340_336 = or i1 %tmp_1000, %xor_ln340_147" [ResNet/net_hls.cc:598]   --->   Operation 2664 'or' 'or_ln340_336' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2665 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_40_V)   --->   "%select_ln340_148 = select i1 %xor_ln340_176, i12 2047, i12 %add_ln703_130" [ResNet/net_hls.cc:598]   --->   Operation 2665 'select' 'select_ln340_148' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2666 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_109 = select i1 %and_ln786_211, i12 -2048, i12 %add_ln703_130" [ResNet/net_hls.cc:598]   --->   Operation 2666 'select' 'select_ln388_109' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2667 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_40_V = select i1 %or_ln340_336, i12 %select_ln340_148, i12 %select_ln388_109" [ResNet/net_hls.cc:598]   --->   Operation 2667 'select' 'linear_buf_40_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2668 [1/1] (0.00ns)   --->   "%sext_ln703_238 = sext i12 %linear_buf_41_V_1106 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2668 'sext' 'sext_ln703_238' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2669 [1/2] (1.35ns)   --->   "%fm_buf_V_41_load = load i12* %fm_buf_V_41_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2669 'load' 'fm_buf_V_41_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2670 [1/1] (0.00ns)   --->   "%sext_ln703_239 = sext i12 %fm_buf_V_41_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2670 'sext' 'sext_ln703_239' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2671 [1/1] (0.96ns)   --->   "%add_ln1192_204 = add nsw i13 %sext_ln703_238, %sext_ln703_239" [ResNet/net_hls.cc:598]   --->   Operation 2671 'add' 'add_ln1192_204' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2672 [1/1] (0.00ns)   --->   "%tmp_1001 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_204, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2672 'bitselect' 'tmp_1001' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2673 [1/1] (0.96ns)   --->   "%add_ln703_131 = add i12 %linear_buf_41_V_1106, %fm_buf_V_41_load" [ResNet/net_hls.cc:598]   --->   Operation 2673 'add' 'add_ln703_131' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2674 [1/1] (0.00ns)   --->   "%tmp_1002 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_131, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2674 'bitselect' 'tmp_1002' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2675 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_110)   --->   "%xor_ln786_127 = xor i1 %tmp_1002, true" [ResNet/net_hls.cc:598]   --->   Operation 2675 'xor' 'xor_ln786_127' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2676 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_110)   --->   "%and_ln786_212 = and i1 %tmp_1001, %xor_ln786_127" [ResNet/net_hls.cc:598]   --->   Operation 2676 'and' 'and_ln786_212' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2677 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_41_V)   --->   "%xor_ln340_178 = xor i1 %tmp_1001, %tmp_1002" [ResNet/net_hls.cc:598]   --->   Operation 2677 'xor' 'xor_ln340_178' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2678 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_41_V)   --->   "%xor_ln340_149 = xor i1 %tmp_1001, true" [ResNet/net_hls.cc:598]   --->   Operation 2678 'xor' 'xor_ln340_149' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2679 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_41_V)   --->   "%or_ln340_337 = or i1 %tmp_1002, %xor_ln340_149" [ResNet/net_hls.cc:598]   --->   Operation 2679 'or' 'or_ln340_337' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2680 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_41_V)   --->   "%select_ln340_150 = select i1 %xor_ln340_178, i12 2047, i12 %add_ln703_131" [ResNet/net_hls.cc:598]   --->   Operation 2680 'select' 'select_ln340_150' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2681 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_110 = select i1 %and_ln786_212, i12 -2048, i12 %add_ln703_131" [ResNet/net_hls.cc:598]   --->   Operation 2681 'select' 'select_ln388_110' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2682 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_41_V = select i1 %or_ln340_337, i12 %select_ln340_150, i12 %select_ln388_110" [ResNet/net_hls.cc:598]   --->   Operation 2682 'select' 'linear_buf_41_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2683 [1/1] (0.00ns)   --->   "%sext_ln703_240 = sext i12 %linear_buf_42_V_1107 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2683 'sext' 'sext_ln703_240' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2684 [1/2] (1.35ns)   --->   "%fm_buf_V_42_load = load i12* %fm_buf_V_42_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2684 'load' 'fm_buf_V_42_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2685 [1/1] (0.00ns)   --->   "%sext_ln703_241 = sext i12 %fm_buf_V_42_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2685 'sext' 'sext_ln703_241' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2686 [1/1] (0.96ns)   --->   "%add_ln1192_205 = add nsw i13 %sext_ln703_240, %sext_ln703_241" [ResNet/net_hls.cc:598]   --->   Operation 2686 'add' 'add_ln1192_205' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2687 [1/1] (0.00ns)   --->   "%tmp_1003 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_205, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2687 'bitselect' 'tmp_1003' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2688 [1/1] (0.96ns)   --->   "%add_ln703_132 = add i12 %linear_buf_42_V_1107, %fm_buf_V_42_load" [ResNet/net_hls.cc:598]   --->   Operation 2688 'add' 'add_ln703_132' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2689 [1/1] (0.00ns)   --->   "%tmp_1004 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_132, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2689 'bitselect' 'tmp_1004' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2690 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_111)   --->   "%xor_ln786_128 = xor i1 %tmp_1004, true" [ResNet/net_hls.cc:598]   --->   Operation 2690 'xor' 'xor_ln786_128' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2691 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_111)   --->   "%and_ln786_213 = and i1 %tmp_1003, %xor_ln786_128" [ResNet/net_hls.cc:598]   --->   Operation 2691 'and' 'and_ln786_213' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2692 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_42_V)   --->   "%xor_ln340_180 = xor i1 %tmp_1003, %tmp_1004" [ResNet/net_hls.cc:598]   --->   Operation 2692 'xor' 'xor_ln340_180' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2693 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_42_V)   --->   "%xor_ln340_151 = xor i1 %tmp_1003, true" [ResNet/net_hls.cc:598]   --->   Operation 2693 'xor' 'xor_ln340_151' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2694 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_42_V)   --->   "%or_ln340_338 = or i1 %tmp_1004, %xor_ln340_151" [ResNet/net_hls.cc:598]   --->   Operation 2694 'or' 'or_ln340_338' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2695 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_42_V)   --->   "%select_ln340_152 = select i1 %xor_ln340_180, i12 2047, i12 %add_ln703_132" [ResNet/net_hls.cc:598]   --->   Operation 2695 'select' 'select_ln340_152' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2696 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_111 = select i1 %and_ln786_213, i12 -2048, i12 %add_ln703_132" [ResNet/net_hls.cc:598]   --->   Operation 2696 'select' 'select_ln388_111' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2697 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_42_V = select i1 %or_ln340_338, i12 %select_ln340_152, i12 %select_ln388_111" [ResNet/net_hls.cc:598]   --->   Operation 2697 'select' 'linear_buf_42_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2698 [1/1] (0.00ns)   --->   "%sext_ln703_242 = sext i12 %linear_buf_43_V_1108 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2698 'sext' 'sext_ln703_242' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2699 [1/2] (1.35ns)   --->   "%fm_buf_V_43_load = load i12* %fm_buf_V_43_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2699 'load' 'fm_buf_V_43_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2700 [1/1] (0.00ns)   --->   "%sext_ln703_243 = sext i12 %fm_buf_V_43_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2700 'sext' 'sext_ln703_243' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2701 [1/1] (0.96ns)   --->   "%add_ln1192_206 = add nsw i13 %sext_ln703_242, %sext_ln703_243" [ResNet/net_hls.cc:598]   --->   Operation 2701 'add' 'add_ln1192_206' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2702 [1/1] (0.00ns)   --->   "%tmp_1005 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_206, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2702 'bitselect' 'tmp_1005' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2703 [1/1] (0.96ns)   --->   "%add_ln703_133 = add i12 %linear_buf_43_V_1108, %fm_buf_V_43_load" [ResNet/net_hls.cc:598]   --->   Operation 2703 'add' 'add_ln703_133' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2704 [1/1] (0.00ns)   --->   "%tmp_1006 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_133, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2704 'bitselect' 'tmp_1006' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2705 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_112)   --->   "%xor_ln786_129 = xor i1 %tmp_1006, true" [ResNet/net_hls.cc:598]   --->   Operation 2705 'xor' 'xor_ln786_129' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2706 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_112)   --->   "%and_ln786_214 = and i1 %tmp_1005, %xor_ln786_129" [ResNet/net_hls.cc:598]   --->   Operation 2706 'and' 'and_ln786_214' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2707 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_43_V)   --->   "%xor_ln340_182 = xor i1 %tmp_1005, %tmp_1006" [ResNet/net_hls.cc:598]   --->   Operation 2707 'xor' 'xor_ln340_182' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2708 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_43_V)   --->   "%xor_ln340_153 = xor i1 %tmp_1005, true" [ResNet/net_hls.cc:598]   --->   Operation 2708 'xor' 'xor_ln340_153' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2709 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_43_V)   --->   "%or_ln340_339 = or i1 %tmp_1006, %xor_ln340_153" [ResNet/net_hls.cc:598]   --->   Operation 2709 'or' 'or_ln340_339' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2710 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_43_V)   --->   "%select_ln340_154 = select i1 %xor_ln340_182, i12 2047, i12 %add_ln703_133" [ResNet/net_hls.cc:598]   --->   Operation 2710 'select' 'select_ln340_154' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2711 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_112 = select i1 %and_ln786_214, i12 -2048, i12 %add_ln703_133" [ResNet/net_hls.cc:598]   --->   Operation 2711 'select' 'select_ln388_112' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2712 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_43_V = select i1 %or_ln340_339, i12 %select_ln340_154, i12 %select_ln388_112" [ResNet/net_hls.cc:598]   --->   Operation 2712 'select' 'linear_buf_43_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2713 [1/1] (0.00ns)   --->   "%sext_ln703_244 = sext i12 %linear_buf_44_V_1109 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2713 'sext' 'sext_ln703_244' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2714 [1/2] (1.35ns)   --->   "%fm_buf_V_44_load = load i12* %fm_buf_V_44_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2714 'load' 'fm_buf_V_44_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2715 [1/1] (0.00ns)   --->   "%sext_ln703_245 = sext i12 %fm_buf_V_44_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2715 'sext' 'sext_ln703_245' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2716 [1/1] (0.96ns)   --->   "%add_ln1192_207 = add nsw i13 %sext_ln703_244, %sext_ln703_245" [ResNet/net_hls.cc:598]   --->   Operation 2716 'add' 'add_ln1192_207' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2717 [1/1] (0.00ns)   --->   "%tmp_1007 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_207, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2717 'bitselect' 'tmp_1007' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2718 [1/1] (0.96ns)   --->   "%add_ln703_134 = add i12 %linear_buf_44_V_1109, %fm_buf_V_44_load" [ResNet/net_hls.cc:598]   --->   Operation 2718 'add' 'add_ln703_134' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2719 [1/1] (0.00ns)   --->   "%tmp_1008 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_134, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2719 'bitselect' 'tmp_1008' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2720 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_113)   --->   "%xor_ln786_130 = xor i1 %tmp_1008, true" [ResNet/net_hls.cc:598]   --->   Operation 2720 'xor' 'xor_ln786_130' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2721 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_113)   --->   "%and_ln786_215 = and i1 %tmp_1007, %xor_ln786_130" [ResNet/net_hls.cc:598]   --->   Operation 2721 'and' 'and_ln786_215' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2722 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_44_V)   --->   "%xor_ln340_184 = xor i1 %tmp_1007, %tmp_1008" [ResNet/net_hls.cc:598]   --->   Operation 2722 'xor' 'xor_ln340_184' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2723 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_44_V)   --->   "%xor_ln340_155 = xor i1 %tmp_1007, true" [ResNet/net_hls.cc:598]   --->   Operation 2723 'xor' 'xor_ln340_155' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2724 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_44_V)   --->   "%or_ln340_340 = or i1 %tmp_1008, %xor_ln340_155" [ResNet/net_hls.cc:598]   --->   Operation 2724 'or' 'or_ln340_340' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2725 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_44_V)   --->   "%select_ln340_156 = select i1 %xor_ln340_184, i12 2047, i12 %add_ln703_134" [ResNet/net_hls.cc:598]   --->   Operation 2725 'select' 'select_ln340_156' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2726 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_113 = select i1 %and_ln786_215, i12 -2048, i12 %add_ln703_134" [ResNet/net_hls.cc:598]   --->   Operation 2726 'select' 'select_ln388_113' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2727 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_44_V = select i1 %or_ln340_340, i12 %select_ln340_156, i12 %select_ln388_113" [ResNet/net_hls.cc:598]   --->   Operation 2727 'select' 'linear_buf_44_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2728 [1/1] (0.00ns)   --->   "%sext_ln703_246 = sext i12 %linear_buf_45_V_1110 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2728 'sext' 'sext_ln703_246' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2729 [1/2] (1.35ns)   --->   "%fm_buf_V_45_load = load i12* %fm_buf_V_45_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2729 'load' 'fm_buf_V_45_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2730 [1/1] (0.00ns)   --->   "%sext_ln703_247 = sext i12 %fm_buf_V_45_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2730 'sext' 'sext_ln703_247' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2731 [1/1] (0.96ns)   --->   "%add_ln1192_208 = add nsw i13 %sext_ln703_246, %sext_ln703_247" [ResNet/net_hls.cc:598]   --->   Operation 2731 'add' 'add_ln1192_208' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2732 [1/1] (0.00ns)   --->   "%tmp_1009 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_208, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2732 'bitselect' 'tmp_1009' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2733 [1/1] (0.96ns)   --->   "%add_ln703_135 = add i12 %linear_buf_45_V_1110, %fm_buf_V_45_load" [ResNet/net_hls.cc:598]   --->   Operation 2733 'add' 'add_ln703_135' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2734 [1/1] (0.00ns)   --->   "%tmp_1010 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_135, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2734 'bitselect' 'tmp_1010' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2735 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_114)   --->   "%xor_ln786_131 = xor i1 %tmp_1010, true" [ResNet/net_hls.cc:598]   --->   Operation 2735 'xor' 'xor_ln786_131' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2736 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_114)   --->   "%and_ln786_216 = and i1 %tmp_1009, %xor_ln786_131" [ResNet/net_hls.cc:598]   --->   Operation 2736 'and' 'and_ln786_216' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2737 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_45_V)   --->   "%xor_ln340_186 = xor i1 %tmp_1009, %tmp_1010" [ResNet/net_hls.cc:598]   --->   Operation 2737 'xor' 'xor_ln340_186' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2738 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_45_V)   --->   "%xor_ln340_157 = xor i1 %tmp_1009, true" [ResNet/net_hls.cc:598]   --->   Operation 2738 'xor' 'xor_ln340_157' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2739 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_45_V)   --->   "%or_ln340_341 = or i1 %tmp_1010, %xor_ln340_157" [ResNet/net_hls.cc:598]   --->   Operation 2739 'or' 'or_ln340_341' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2740 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_45_V)   --->   "%select_ln340_158 = select i1 %xor_ln340_186, i12 2047, i12 %add_ln703_135" [ResNet/net_hls.cc:598]   --->   Operation 2740 'select' 'select_ln340_158' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2741 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_114 = select i1 %and_ln786_216, i12 -2048, i12 %add_ln703_135" [ResNet/net_hls.cc:598]   --->   Operation 2741 'select' 'select_ln388_114' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2742 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_45_V = select i1 %or_ln340_341, i12 %select_ln340_158, i12 %select_ln388_114" [ResNet/net_hls.cc:598]   --->   Operation 2742 'select' 'linear_buf_45_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2743 [1/1] (0.00ns)   --->   "%sext_ln703_248 = sext i12 %linear_buf_46_V_1111 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2743 'sext' 'sext_ln703_248' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2744 [1/2] (1.35ns)   --->   "%fm_buf_V_46_load = load i12* %fm_buf_V_46_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2744 'load' 'fm_buf_V_46_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2745 [1/1] (0.00ns)   --->   "%sext_ln703_249 = sext i12 %fm_buf_V_46_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2745 'sext' 'sext_ln703_249' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2746 [1/1] (0.96ns)   --->   "%add_ln1192_209 = add nsw i13 %sext_ln703_248, %sext_ln703_249" [ResNet/net_hls.cc:598]   --->   Operation 2746 'add' 'add_ln1192_209' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2747 [1/1] (0.00ns)   --->   "%tmp_1011 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_209, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2747 'bitselect' 'tmp_1011' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2748 [1/1] (0.96ns)   --->   "%add_ln703_136 = add i12 %linear_buf_46_V_1111, %fm_buf_V_46_load" [ResNet/net_hls.cc:598]   --->   Operation 2748 'add' 'add_ln703_136' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2749 [1/1] (0.00ns)   --->   "%tmp_1012 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_136, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2749 'bitselect' 'tmp_1012' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2750 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_115)   --->   "%xor_ln786_132 = xor i1 %tmp_1012, true" [ResNet/net_hls.cc:598]   --->   Operation 2750 'xor' 'xor_ln786_132' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2751 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_115)   --->   "%and_ln786_217 = and i1 %tmp_1011, %xor_ln786_132" [ResNet/net_hls.cc:598]   --->   Operation 2751 'and' 'and_ln786_217' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2752 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_46_V)   --->   "%xor_ln340_188 = xor i1 %tmp_1011, %tmp_1012" [ResNet/net_hls.cc:598]   --->   Operation 2752 'xor' 'xor_ln340_188' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2753 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_46_V)   --->   "%xor_ln340_159 = xor i1 %tmp_1011, true" [ResNet/net_hls.cc:598]   --->   Operation 2753 'xor' 'xor_ln340_159' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2754 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_46_V)   --->   "%or_ln340_342 = or i1 %tmp_1012, %xor_ln340_159" [ResNet/net_hls.cc:598]   --->   Operation 2754 'or' 'or_ln340_342' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2755 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_46_V)   --->   "%select_ln340_160 = select i1 %xor_ln340_188, i12 2047, i12 %add_ln703_136" [ResNet/net_hls.cc:598]   --->   Operation 2755 'select' 'select_ln340_160' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2756 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_115 = select i1 %and_ln786_217, i12 -2048, i12 %add_ln703_136" [ResNet/net_hls.cc:598]   --->   Operation 2756 'select' 'select_ln388_115' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2757 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_46_V = select i1 %or_ln340_342, i12 %select_ln340_160, i12 %select_ln388_115" [ResNet/net_hls.cc:598]   --->   Operation 2757 'select' 'linear_buf_46_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2758 [1/1] (0.00ns)   --->   "%sext_ln703_250 = sext i12 %linear_buf_47_V_1112 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2758 'sext' 'sext_ln703_250' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2759 [1/2] (1.35ns)   --->   "%fm_buf_V_47_load = load i12* %fm_buf_V_47_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2759 'load' 'fm_buf_V_47_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2760 [1/1] (0.00ns)   --->   "%sext_ln703_251 = sext i12 %fm_buf_V_47_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2760 'sext' 'sext_ln703_251' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2761 [1/1] (0.96ns)   --->   "%add_ln1192_210 = add nsw i13 %sext_ln703_250, %sext_ln703_251" [ResNet/net_hls.cc:598]   --->   Operation 2761 'add' 'add_ln1192_210' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2762 [1/1] (0.00ns)   --->   "%tmp_1013 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_210, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2762 'bitselect' 'tmp_1013' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2763 [1/1] (0.96ns)   --->   "%add_ln703_137 = add i12 %linear_buf_47_V_1112, %fm_buf_V_47_load" [ResNet/net_hls.cc:598]   --->   Operation 2763 'add' 'add_ln703_137' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2764 [1/1] (0.00ns)   --->   "%tmp_1014 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_137, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2764 'bitselect' 'tmp_1014' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2765 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_116)   --->   "%xor_ln786_133 = xor i1 %tmp_1014, true" [ResNet/net_hls.cc:598]   --->   Operation 2765 'xor' 'xor_ln786_133' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2766 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_116)   --->   "%and_ln786_218 = and i1 %tmp_1013, %xor_ln786_133" [ResNet/net_hls.cc:598]   --->   Operation 2766 'and' 'and_ln786_218' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2767 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_47_V)   --->   "%xor_ln340_190 = xor i1 %tmp_1013, %tmp_1014" [ResNet/net_hls.cc:598]   --->   Operation 2767 'xor' 'xor_ln340_190' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2768 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_47_V)   --->   "%xor_ln340_161 = xor i1 %tmp_1013, true" [ResNet/net_hls.cc:598]   --->   Operation 2768 'xor' 'xor_ln340_161' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2769 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_47_V)   --->   "%or_ln340_343 = or i1 %tmp_1014, %xor_ln340_161" [ResNet/net_hls.cc:598]   --->   Operation 2769 'or' 'or_ln340_343' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2770 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_47_V)   --->   "%select_ln340_162 = select i1 %xor_ln340_190, i12 2047, i12 %add_ln703_137" [ResNet/net_hls.cc:598]   --->   Operation 2770 'select' 'select_ln340_162' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2771 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_116 = select i1 %and_ln786_218, i12 -2048, i12 %add_ln703_137" [ResNet/net_hls.cc:598]   --->   Operation 2771 'select' 'select_ln388_116' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2772 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_47_V = select i1 %or_ln340_343, i12 %select_ln340_162, i12 %select_ln388_116" [ResNet/net_hls.cc:598]   --->   Operation 2772 'select' 'linear_buf_47_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2773 [1/1] (0.00ns)   --->   "%sext_ln703_252 = sext i12 %linear_buf_48_V_1113 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2773 'sext' 'sext_ln703_252' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2774 [1/2] (1.35ns)   --->   "%fm_buf_V_48_load = load i12* %fm_buf_V_48_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2774 'load' 'fm_buf_V_48_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2775 [1/1] (0.00ns)   --->   "%sext_ln703_253 = sext i12 %fm_buf_V_48_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2775 'sext' 'sext_ln703_253' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2776 [1/1] (0.96ns)   --->   "%add_ln1192_211 = add nsw i13 %sext_ln703_252, %sext_ln703_253" [ResNet/net_hls.cc:598]   --->   Operation 2776 'add' 'add_ln1192_211' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2777 [1/1] (0.00ns)   --->   "%tmp_1015 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_211, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2777 'bitselect' 'tmp_1015' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2778 [1/1] (0.96ns)   --->   "%add_ln703_138 = add i12 %linear_buf_48_V_1113, %fm_buf_V_48_load" [ResNet/net_hls.cc:598]   --->   Operation 2778 'add' 'add_ln703_138' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2779 [1/1] (0.00ns)   --->   "%tmp_1016 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_138, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2779 'bitselect' 'tmp_1016' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2780 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_117)   --->   "%xor_ln786_134 = xor i1 %tmp_1016, true" [ResNet/net_hls.cc:598]   --->   Operation 2780 'xor' 'xor_ln786_134' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2781 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_117)   --->   "%and_ln786_219 = and i1 %tmp_1015, %xor_ln786_134" [ResNet/net_hls.cc:598]   --->   Operation 2781 'and' 'and_ln786_219' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2782 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_48_V)   --->   "%xor_ln340_192 = xor i1 %tmp_1015, %tmp_1016" [ResNet/net_hls.cc:598]   --->   Operation 2782 'xor' 'xor_ln340_192' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2783 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_48_V)   --->   "%xor_ln340_163 = xor i1 %tmp_1015, true" [ResNet/net_hls.cc:598]   --->   Operation 2783 'xor' 'xor_ln340_163' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2784 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_48_V)   --->   "%or_ln340_344 = or i1 %tmp_1016, %xor_ln340_163" [ResNet/net_hls.cc:598]   --->   Operation 2784 'or' 'or_ln340_344' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2785 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_48_V)   --->   "%select_ln340_164 = select i1 %xor_ln340_192, i12 2047, i12 %add_ln703_138" [ResNet/net_hls.cc:598]   --->   Operation 2785 'select' 'select_ln340_164' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2786 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_117 = select i1 %and_ln786_219, i12 -2048, i12 %add_ln703_138" [ResNet/net_hls.cc:598]   --->   Operation 2786 'select' 'select_ln388_117' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2787 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_48_V = select i1 %or_ln340_344, i12 %select_ln340_164, i12 %select_ln388_117" [ResNet/net_hls.cc:598]   --->   Operation 2787 'select' 'linear_buf_48_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2788 [1/1] (0.00ns)   --->   "%sext_ln703_254 = sext i12 %linear_buf_49_V_1114 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2788 'sext' 'sext_ln703_254' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2789 [1/2] (1.35ns)   --->   "%fm_buf_V_49_load = load i12* %fm_buf_V_49_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2789 'load' 'fm_buf_V_49_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2790 [1/1] (0.00ns)   --->   "%sext_ln703_255 = sext i12 %fm_buf_V_49_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2790 'sext' 'sext_ln703_255' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2791 [1/1] (0.96ns)   --->   "%add_ln1192_212 = add nsw i13 %sext_ln703_254, %sext_ln703_255" [ResNet/net_hls.cc:598]   --->   Operation 2791 'add' 'add_ln1192_212' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2792 [1/1] (0.00ns)   --->   "%tmp_1017 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_212, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2792 'bitselect' 'tmp_1017' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2793 [1/1] (0.96ns)   --->   "%add_ln703_139 = add i12 %linear_buf_49_V_1114, %fm_buf_V_49_load" [ResNet/net_hls.cc:598]   --->   Operation 2793 'add' 'add_ln703_139' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2794 [1/1] (0.00ns)   --->   "%tmp_1018 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_139, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2794 'bitselect' 'tmp_1018' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2795 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_118)   --->   "%xor_ln786_135 = xor i1 %tmp_1018, true" [ResNet/net_hls.cc:598]   --->   Operation 2795 'xor' 'xor_ln786_135' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2796 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_118)   --->   "%and_ln786_220 = and i1 %tmp_1017, %xor_ln786_135" [ResNet/net_hls.cc:598]   --->   Operation 2796 'and' 'and_ln786_220' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2797 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_49_V)   --->   "%xor_ln340_194 = xor i1 %tmp_1017, %tmp_1018" [ResNet/net_hls.cc:598]   --->   Operation 2797 'xor' 'xor_ln340_194' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2798 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_49_V)   --->   "%xor_ln340_165 = xor i1 %tmp_1017, true" [ResNet/net_hls.cc:598]   --->   Operation 2798 'xor' 'xor_ln340_165' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2799 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_49_V)   --->   "%or_ln340_345 = or i1 %tmp_1018, %xor_ln340_165" [ResNet/net_hls.cc:598]   --->   Operation 2799 'or' 'or_ln340_345' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2800 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_49_V)   --->   "%select_ln340_166 = select i1 %xor_ln340_194, i12 2047, i12 %add_ln703_139" [ResNet/net_hls.cc:598]   --->   Operation 2800 'select' 'select_ln340_166' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2801 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_118 = select i1 %and_ln786_220, i12 -2048, i12 %add_ln703_139" [ResNet/net_hls.cc:598]   --->   Operation 2801 'select' 'select_ln388_118' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2802 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_49_V = select i1 %or_ln340_345, i12 %select_ln340_166, i12 %select_ln388_118" [ResNet/net_hls.cc:598]   --->   Operation 2802 'select' 'linear_buf_49_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2803 [1/1] (0.00ns)   --->   "%sext_ln703_256 = sext i12 %linear_buf_50_V_1115 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2803 'sext' 'sext_ln703_256' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2804 [1/2] (1.35ns)   --->   "%fm_buf_V_50_load = load i12* %fm_buf_V_50_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2804 'load' 'fm_buf_V_50_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2805 [1/1] (0.00ns)   --->   "%sext_ln703_257 = sext i12 %fm_buf_V_50_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2805 'sext' 'sext_ln703_257' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2806 [1/1] (0.96ns)   --->   "%add_ln1192_213 = add nsw i13 %sext_ln703_256, %sext_ln703_257" [ResNet/net_hls.cc:598]   --->   Operation 2806 'add' 'add_ln1192_213' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2807 [1/1] (0.00ns)   --->   "%tmp_1019 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_213, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2807 'bitselect' 'tmp_1019' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2808 [1/1] (0.96ns)   --->   "%add_ln703_140 = add i12 %linear_buf_50_V_1115, %fm_buf_V_50_load" [ResNet/net_hls.cc:598]   --->   Operation 2808 'add' 'add_ln703_140' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2809 [1/1] (0.00ns)   --->   "%tmp_1020 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_140, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2809 'bitselect' 'tmp_1020' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2810 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_119)   --->   "%xor_ln786_136 = xor i1 %tmp_1020, true" [ResNet/net_hls.cc:598]   --->   Operation 2810 'xor' 'xor_ln786_136' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2811 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_119)   --->   "%and_ln786_221 = and i1 %tmp_1019, %xor_ln786_136" [ResNet/net_hls.cc:598]   --->   Operation 2811 'and' 'and_ln786_221' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2812 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_50_V)   --->   "%xor_ln340_195 = xor i1 %tmp_1019, %tmp_1020" [ResNet/net_hls.cc:598]   --->   Operation 2812 'xor' 'xor_ln340_195' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2813 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_50_V)   --->   "%xor_ln340_167 = xor i1 %tmp_1019, true" [ResNet/net_hls.cc:598]   --->   Operation 2813 'xor' 'xor_ln340_167' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2814 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_50_V)   --->   "%or_ln340_346 = or i1 %tmp_1020, %xor_ln340_167" [ResNet/net_hls.cc:598]   --->   Operation 2814 'or' 'or_ln340_346' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2815 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_50_V)   --->   "%select_ln340_168 = select i1 %xor_ln340_195, i12 2047, i12 %add_ln703_140" [ResNet/net_hls.cc:598]   --->   Operation 2815 'select' 'select_ln340_168' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2816 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_119 = select i1 %and_ln786_221, i12 -2048, i12 %add_ln703_140" [ResNet/net_hls.cc:598]   --->   Operation 2816 'select' 'select_ln388_119' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2817 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_50_V = select i1 %or_ln340_346, i12 %select_ln340_168, i12 %select_ln388_119" [ResNet/net_hls.cc:598]   --->   Operation 2817 'select' 'linear_buf_50_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2818 [1/1] (0.00ns)   --->   "%sext_ln703_258 = sext i12 %linear_buf_51_V_1116 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2818 'sext' 'sext_ln703_258' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2819 [1/2] (1.35ns)   --->   "%fm_buf_V_51_load = load i12* %fm_buf_V_51_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2819 'load' 'fm_buf_V_51_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2820 [1/1] (0.00ns)   --->   "%sext_ln703_259 = sext i12 %fm_buf_V_51_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2820 'sext' 'sext_ln703_259' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2821 [1/1] (0.96ns)   --->   "%add_ln1192_214 = add nsw i13 %sext_ln703_258, %sext_ln703_259" [ResNet/net_hls.cc:598]   --->   Operation 2821 'add' 'add_ln1192_214' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2822 [1/1] (0.00ns)   --->   "%tmp_1021 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_214, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2822 'bitselect' 'tmp_1021' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2823 [1/1] (0.96ns)   --->   "%add_ln703_141 = add i12 %linear_buf_51_V_1116, %fm_buf_V_51_load" [ResNet/net_hls.cc:598]   --->   Operation 2823 'add' 'add_ln703_141' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2824 [1/1] (0.00ns)   --->   "%tmp_1022 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_141, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2824 'bitselect' 'tmp_1022' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2825 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_120)   --->   "%xor_ln786_137 = xor i1 %tmp_1022, true" [ResNet/net_hls.cc:598]   --->   Operation 2825 'xor' 'xor_ln786_137' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2826 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_120)   --->   "%and_ln786_222 = and i1 %tmp_1021, %xor_ln786_137" [ResNet/net_hls.cc:598]   --->   Operation 2826 'and' 'and_ln786_222' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2827 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_51_V)   --->   "%xor_ln340_196 = xor i1 %tmp_1021, %tmp_1022" [ResNet/net_hls.cc:598]   --->   Operation 2827 'xor' 'xor_ln340_196' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2828 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_51_V)   --->   "%xor_ln340_169 = xor i1 %tmp_1021, true" [ResNet/net_hls.cc:598]   --->   Operation 2828 'xor' 'xor_ln340_169' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2829 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_51_V)   --->   "%or_ln340_347 = or i1 %tmp_1022, %xor_ln340_169" [ResNet/net_hls.cc:598]   --->   Operation 2829 'or' 'or_ln340_347' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2830 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_51_V)   --->   "%select_ln340_170 = select i1 %xor_ln340_196, i12 2047, i12 %add_ln703_141" [ResNet/net_hls.cc:598]   --->   Operation 2830 'select' 'select_ln340_170' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2831 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_120 = select i1 %and_ln786_222, i12 -2048, i12 %add_ln703_141" [ResNet/net_hls.cc:598]   --->   Operation 2831 'select' 'select_ln388_120' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2832 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_51_V = select i1 %or_ln340_347, i12 %select_ln340_170, i12 %select_ln388_120" [ResNet/net_hls.cc:598]   --->   Operation 2832 'select' 'linear_buf_51_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2833 [1/1] (0.00ns)   --->   "%sext_ln703_260 = sext i12 %linear_buf_52_V_1117 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2833 'sext' 'sext_ln703_260' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2834 [1/2] (1.35ns)   --->   "%fm_buf_V_52_load = load i12* %fm_buf_V_52_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2834 'load' 'fm_buf_V_52_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2835 [1/1] (0.00ns)   --->   "%sext_ln703_261 = sext i12 %fm_buf_V_52_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2835 'sext' 'sext_ln703_261' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2836 [1/1] (0.96ns)   --->   "%add_ln1192_215 = add nsw i13 %sext_ln703_260, %sext_ln703_261" [ResNet/net_hls.cc:598]   --->   Operation 2836 'add' 'add_ln1192_215' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2837 [1/1] (0.00ns)   --->   "%tmp_1023 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_215, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2837 'bitselect' 'tmp_1023' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2838 [1/1] (0.96ns)   --->   "%add_ln703_142 = add i12 %linear_buf_52_V_1117, %fm_buf_V_52_load" [ResNet/net_hls.cc:598]   --->   Operation 2838 'add' 'add_ln703_142' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2839 [1/1] (0.00ns)   --->   "%tmp_1024 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_142, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2839 'bitselect' 'tmp_1024' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2840 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_121)   --->   "%xor_ln786_138 = xor i1 %tmp_1024, true" [ResNet/net_hls.cc:598]   --->   Operation 2840 'xor' 'xor_ln786_138' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2841 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_121)   --->   "%and_ln786_223 = and i1 %tmp_1023, %xor_ln786_138" [ResNet/net_hls.cc:598]   --->   Operation 2841 'and' 'and_ln786_223' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2842 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_52_V)   --->   "%xor_ln340_197 = xor i1 %tmp_1023, %tmp_1024" [ResNet/net_hls.cc:598]   --->   Operation 2842 'xor' 'xor_ln340_197' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2843 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_52_V)   --->   "%xor_ln340_171 = xor i1 %tmp_1023, true" [ResNet/net_hls.cc:598]   --->   Operation 2843 'xor' 'xor_ln340_171' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2844 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_52_V)   --->   "%or_ln340_348 = or i1 %tmp_1024, %xor_ln340_171" [ResNet/net_hls.cc:598]   --->   Operation 2844 'or' 'or_ln340_348' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2845 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_52_V)   --->   "%select_ln340_172 = select i1 %xor_ln340_197, i12 2047, i12 %add_ln703_142" [ResNet/net_hls.cc:598]   --->   Operation 2845 'select' 'select_ln340_172' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2846 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_121 = select i1 %and_ln786_223, i12 -2048, i12 %add_ln703_142" [ResNet/net_hls.cc:598]   --->   Operation 2846 'select' 'select_ln388_121' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2847 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_52_V = select i1 %or_ln340_348, i12 %select_ln340_172, i12 %select_ln388_121" [ResNet/net_hls.cc:598]   --->   Operation 2847 'select' 'linear_buf_52_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2848 [1/1] (0.00ns)   --->   "%sext_ln703_262 = sext i12 %linear_buf_53_V_1118 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2848 'sext' 'sext_ln703_262' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2849 [1/2] (1.35ns)   --->   "%fm_buf_V_53_load = load i12* %fm_buf_V_53_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2849 'load' 'fm_buf_V_53_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2850 [1/1] (0.00ns)   --->   "%sext_ln703_263 = sext i12 %fm_buf_V_53_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2850 'sext' 'sext_ln703_263' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2851 [1/1] (0.96ns)   --->   "%add_ln1192_216 = add nsw i13 %sext_ln703_262, %sext_ln703_263" [ResNet/net_hls.cc:598]   --->   Operation 2851 'add' 'add_ln1192_216' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2852 [1/1] (0.00ns)   --->   "%tmp_1025 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_216, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2852 'bitselect' 'tmp_1025' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2853 [1/1] (0.96ns)   --->   "%add_ln703_143 = add i12 %linear_buf_53_V_1118, %fm_buf_V_53_load" [ResNet/net_hls.cc:598]   --->   Operation 2853 'add' 'add_ln703_143' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2854 [1/1] (0.00ns)   --->   "%tmp_1026 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_143, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2854 'bitselect' 'tmp_1026' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2855 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_122)   --->   "%xor_ln786_139 = xor i1 %tmp_1026, true" [ResNet/net_hls.cc:598]   --->   Operation 2855 'xor' 'xor_ln786_139' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2856 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_122)   --->   "%and_ln786_224 = and i1 %tmp_1025, %xor_ln786_139" [ResNet/net_hls.cc:598]   --->   Operation 2856 'and' 'and_ln786_224' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2857 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_53_V)   --->   "%xor_ln340_198 = xor i1 %tmp_1025, %tmp_1026" [ResNet/net_hls.cc:598]   --->   Operation 2857 'xor' 'xor_ln340_198' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2858 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_53_V)   --->   "%xor_ln340_173 = xor i1 %tmp_1025, true" [ResNet/net_hls.cc:598]   --->   Operation 2858 'xor' 'xor_ln340_173' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2859 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_53_V)   --->   "%or_ln340_349 = or i1 %tmp_1026, %xor_ln340_173" [ResNet/net_hls.cc:598]   --->   Operation 2859 'or' 'or_ln340_349' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2860 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_53_V)   --->   "%select_ln340_174 = select i1 %xor_ln340_198, i12 2047, i12 %add_ln703_143" [ResNet/net_hls.cc:598]   --->   Operation 2860 'select' 'select_ln340_174' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2861 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_122 = select i1 %and_ln786_224, i12 -2048, i12 %add_ln703_143" [ResNet/net_hls.cc:598]   --->   Operation 2861 'select' 'select_ln388_122' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2862 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_53_V = select i1 %or_ln340_349, i12 %select_ln340_174, i12 %select_ln388_122" [ResNet/net_hls.cc:598]   --->   Operation 2862 'select' 'linear_buf_53_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2863 [1/1] (0.00ns)   --->   "%sext_ln703_264 = sext i12 %linear_buf_54_V_1119 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2863 'sext' 'sext_ln703_264' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2864 [1/2] (1.35ns)   --->   "%fm_buf_V_54_load = load i12* %fm_buf_V_54_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2864 'load' 'fm_buf_V_54_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2865 [1/1] (0.00ns)   --->   "%sext_ln703_265 = sext i12 %fm_buf_V_54_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2865 'sext' 'sext_ln703_265' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2866 [1/1] (0.96ns)   --->   "%add_ln1192_217 = add nsw i13 %sext_ln703_264, %sext_ln703_265" [ResNet/net_hls.cc:598]   --->   Operation 2866 'add' 'add_ln1192_217' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2867 [1/1] (0.00ns)   --->   "%tmp_1027 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_217, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2867 'bitselect' 'tmp_1027' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2868 [1/1] (0.96ns)   --->   "%add_ln703_144 = add i12 %linear_buf_54_V_1119, %fm_buf_V_54_load" [ResNet/net_hls.cc:598]   --->   Operation 2868 'add' 'add_ln703_144' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2869 [1/1] (0.00ns)   --->   "%tmp_1028 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_144, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2869 'bitselect' 'tmp_1028' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2870 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_123)   --->   "%xor_ln786_140 = xor i1 %tmp_1028, true" [ResNet/net_hls.cc:598]   --->   Operation 2870 'xor' 'xor_ln786_140' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2871 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_123)   --->   "%and_ln786_225 = and i1 %tmp_1027, %xor_ln786_140" [ResNet/net_hls.cc:598]   --->   Operation 2871 'and' 'and_ln786_225' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2872 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_54_V)   --->   "%xor_ln340_199 = xor i1 %tmp_1027, %tmp_1028" [ResNet/net_hls.cc:598]   --->   Operation 2872 'xor' 'xor_ln340_199' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2873 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_54_V)   --->   "%xor_ln340_175 = xor i1 %tmp_1027, true" [ResNet/net_hls.cc:598]   --->   Operation 2873 'xor' 'xor_ln340_175' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2874 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_54_V)   --->   "%or_ln340_350 = or i1 %tmp_1028, %xor_ln340_175" [ResNet/net_hls.cc:598]   --->   Operation 2874 'or' 'or_ln340_350' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2875 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_54_V)   --->   "%select_ln340_176 = select i1 %xor_ln340_199, i12 2047, i12 %add_ln703_144" [ResNet/net_hls.cc:598]   --->   Operation 2875 'select' 'select_ln340_176' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2876 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_123 = select i1 %and_ln786_225, i12 -2048, i12 %add_ln703_144" [ResNet/net_hls.cc:598]   --->   Operation 2876 'select' 'select_ln388_123' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2877 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_54_V = select i1 %or_ln340_350, i12 %select_ln340_176, i12 %select_ln388_123" [ResNet/net_hls.cc:598]   --->   Operation 2877 'select' 'linear_buf_54_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2878 [1/1] (0.00ns)   --->   "%sext_ln703_266 = sext i12 %linear_buf_55_V_1120 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2878 'sext' 'sext_ln703_266' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2879 [1/2] (1.35ns)   --->   "%fm_buf_V_55_load = load i12* %fm_buf_V_55_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2879 'load' 'fm_buf_V_55_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2880 [1/1] (0.00ns)   --->   "%sext_ln703_267 = sext i12 %fm_buf_V_55_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2880 'sext' 'sext_ln703_267' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2881 [1/1] (0.96ns)   --->   "%add_ln1192_218 = add nsw i13 %sext_ln703_266, %sext_ln703_267" [ResNet/net_hls.cc:598]   --->   Operation 2881 'add' 'add_ln1192_218' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2882 [1/1] (0.00ns)   --->   "%tmp_1029 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_218, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2882 'bitselect' 'tmp_1029' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2883 [1/1] (0.96ns)   --->   "%add_ln703_145 = add i12 %linear_buf_55_V_1120, %fm_buf_V_55_load" [ResNet/net_hls.cc:598]   --->   Operation 2883 'add' 'add_ln703_145' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2884 [1/1] (0.00ns)   --->   "%tmp_1030 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_145, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2884 'bitselect' 'tmp_1030' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2885 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_124)   --->   "%xor_ln786_141 = xor i1 %tmp_1030, true" [ResNet/net_hls.cc:598]   --->   Operation 2885 'xor' 'xor_ln786_141' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2886 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_124)   --->   "%and_ln786_226 = and i1 %tmp_1029, %xor_ln786_141" [ResNet/net_hls.cc:598]   --->   Operation 2886 'and' 'and_ln786_226' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2887 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_55_V)   --->   "%xor_ln340_200 = xor i1 %tmp_1029, %tmp_1030" [ResNet/net_hls.cc:598]   --->   Operation 2887 'xor' 'xor_ln340_200' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2888 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_55_V)   --->   "%xor_ln340_177 = xor i1 %tmp_1029, true" [ResNet/net_hls.cc:598]   --->   Operation 2888 'xor' 'xor_ln340_177' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2889 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_55_V)   --->   "%or_ln340_351 = or i1 %tmp_1030, %xor_ln340_177" [ResNet/net_hls.cc:598]   --->   Operation 2889 'or' 'or_ln340_351' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2890 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_55_V)   --->   "%select_ln340_178 = select i1 %xor_ln340_200, i12 2047, i12 %add_ln703_145" [ResNet/net_hls.cc:598]   --->   Operation 2890 'select' 'select_ln340_178' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2891 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_124 = select i1 %and_ln786_226, i12 -2048, i12 %add_ln703_145" [ResNet/net_hls.cc:598]   --->   Operation 2891 'select' 'select_ln388_124' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2892 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_55_V = select i1 %or_ln340_351, i12 %select_ln340_178, i12 %select_ln388_124" [ResNet/net_hls.cc:598]   --->   Operation 2892 'select' 'linear_buf_55_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2893 [1/1] (0.00ns)   --->   "%sext_ln703_268 = sext i12 %linear_buf_56_V_1121 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2893 'sext' 'sext_ln703_268' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2894 [1/2] (1.35ns)   --->   "%fm_buf_V_56_load = load i12* %fm_buf_V_56_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2894 'load' 'fm_buf_V_56_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2895 [1/1] (0.00ns)   --->   "%sext_ln703_269 = sext i12 %fm_buf_V_56_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2895 'sext' 'sext_ln703_269' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2896 [1/1] (0.96ns)   --->   "%add_ln1192_219 = add nsw i13 %sext_ln703_268, %sext_ln703_269" [ResNet/net_hls.cc:598]   --->   Operation 2896 'add' 'add_ln1192_219' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2897 [1/1] (0.00ns)   --->   "%tmp_1031 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_219, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2897 'bitselect' 'tmp_1031' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2898 [1/1] (0.96ns)   --->   "%add_ln703_146 = add i12 %linear_buf_56_V_1121, %fm_buf_V_56_load" [ResNet/net_hls.cc:598]   --->   Operation 2898 'add' 'add_ln703_146' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2899 [1/1] (0.00ns)   --->   "%tmp_1032 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_146, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2899 'bitselect' 'tmp_1032' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2900 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_125)   --->   "%xor_ln786_142 = xor i1 %tmp_1032, true" [ResNet/net_hls.cc:598]   --->   Operation 2900 'xor' 'xor_ln786_142' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2901 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_125)   --->   "%and_ln786_227 = and i1 %tmp_1031, %xor_ln786_142" [ResNet/net_hls.cc:598]   --->   Operation 2901 'and' 'and_ln786_227' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2902 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_56_V)   --->   "%xor_ln340_201 = xor i1 %tmp_1031, %tmp_1032" [ResNet/net_hls.cc:598]   --->   Operation 2902 'xor' 'xor_ln340_201' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2903 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_56_V)   --->   "%xor_ln340_179 = xor i1 %tmp_1031, true" [ResNet/net_hls.cc:598]   --->   Operation 2903 'xor' 'xor_ln340_179' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2904 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_56_V)   --->   "%or_ln340_352 = or i1 %tmp_1032, %xor_ln340_179" [ResNet/net_hls.cc:598]   --->   Operation 2904 'or' 'or_ln340_352' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2905 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_56_V)   --->   "%select_ln340_180 = select i1 %xor_ln340_201, i12 2047, i12 %add_ln703_146" [ResNet/net_hls.cc:598]   --->   Operation 2905 'select' 'select_ln340_180' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2906 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_125 = select i1 %and_ln786_227, i12 -2048, i12 %add_ln703_146" [ResNet/net_hls.cc:598]   --->   Operation 2906 'select' 'select_ln388_125' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2907 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_56_V = select i1 %or_ln340_352, i12 %select_ln340_180, i12 %select_ln388_125" [ResNet/net_hls.cc:598]   --->   Operation 2907 'select' 'linear_buf_56_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2908 [1/1] (0.00ns)   --->   "%sext_ln703_270 = sext i12 %linear_buf_57_V_1122 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2908 'sext' 'sext_ln703_270' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2909 [1/2] (1.35ns)   --->   "%fm_buf_V_57_load = load i12* %fm_buf_V_57_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2909 'load' 'fm_buf_V_57_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2910 [1/1] (0.00ns)   --->   "%sext_ln703_271 = sext i12 %fm_buf_V_57_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2910 'sext' 'sext_ln703_271' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2911 [1/1] (0.96ns)   --->   "%add_ln1192_220 = add nsw i13 %sext_ln703_270, %sext_ln703_271" [ResNet/net_hls.cc:598]   --->   Operation 2911 'add' 'add_ln1192_220' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2912 [1/1] (0.00ns)   --->   "%tmp_1033 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_220, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2912 'bitselect' 'tmp_1033' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2913 [1/1] (0.96ns)   --->   "%add_ln703_147 = add i12 %linear_buf_57_V_1122, %fm_buf_V_57_load" [ResNet/net_hls.cc:598]   --->   Operation 2913 'add' 'add_ln703_147' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2914 [1/1] (0.00ns)   --->   "%tmp_1034 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_147, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2914 'bitselect' 'tmp_1034' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2915 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_126)   --->   "%xor_ln786_143 = xor i1 %tmp_1034, true" [ResNet/net_hls.cc:598]   --->   Operation 2915 'xor' 'xor_ln786_143' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2916 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_126)   --->   "%and_ln786_228 = and i1 %tmp_1033, %xor_ln786_143" [ResNet/net_hls.cc:598]   --->   Operation 2916 'and' 'and_ln786_228' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2917 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_57_V)   --->   "%xor_ln340_202 = xor i1 %tmp_1033, %tmp_1034" [ResNet/net_hls.cc:598]   --->   Operation 2917 'xor' 'xor_ln340_202' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2918 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_57_V)   --->   "%xor_ln340_181 = xor i1 %tmp_1033, true" [ResNet/net_hls.cc:598]   --->   Operation 2918 'xor' 'xor_ln340_181' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2919 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_57_V)   --->   "%or_ln340_353 = or i1 %tmp_1034, %xor_ln340_181" [ResNet/net_hls.cc:598]   --->   Operation 2919 'or' 'or_ln340_353' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2920 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_57_V)   --->   "%select_ln340_182 = select i1 %xor_ln340_202, i12 2047, i12 %add_ln703_147" [ResNet/net_hls.cc:598]   --->   Operation 2920 'select' 'select_ln340_182' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2921 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_126 = select i1 %and_ln786_228, i12 -2048, i12 %add_ln703_147" [ResNet/net_hls.cc:598]   --->   Operation 2921 'select' 'select_ln388_126' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2922 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_57_V = select i1 %or_ln340_353, i12 %select_ln340_182, i12 %select_ln388_126" [ResNet/net_hls.cc:598]   --->   Operation 2922 'select' 'linear_buf_57_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2923 [1/1] (0.00ns)   --->   "%sext_ln703_272 = sext i12 %linear_buf_58_V_1123 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2923 'sext' 'sext_ln703_272' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2924 [1/2] (1.35ns)   --->   "%fm_buf_V_58_load = load i12* %fm_buf_V_58_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2924 'load' 'fm_buf_V_58_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2925 [1/1] (0.00ns)   --->   "%sext_ln703_273 = sext i12 %fm_buf_V_58_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2925 'sext' 'sext_ln703_273' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2926 [1/1] (0.96ns)   --->   "%add_ln1192_221 = add nsw i13 %sext_ln703_272, %sext_ln703_273" [ResNet/net_hls.cc:598]   --->   Operation 2926 'add' 'add_ln1192_221' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2927 [1/1] (0.00ns)   --->   "%tmp_1035 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_221, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2927 'bitselect' 'tmp_1035' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2928 [1/1] (0.96ns)   --->   "%add_ln703_148 = add i12 %linear_buf_58_V_1123, %fm_buf_V_58_load" [ResNet/net_hls.cc:598]   --->   Operation 2928 'add' 'add_ln703_148' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2929 [1/1] (0.00ns)   --->   "%tmp_1036 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_148, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2929 'bitselect' 'tmp_1036' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2930 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_127)   --->   "%xor_ln786_144 = xor i1 %tmp_1036, true" [ResNet/net_hls.cc:598]   --->   Operation 2930 'xor' 'xor_ln786_144' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2931 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_127)   --->   "%and_ln786_229 = and i1 %tmp_1035, %xor_ln786_144" [ResNet/net_hls.cc:598]   --->   Operation 2931 'and' 'and_ln786_229' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2932 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_58_V)   --->   "%xor_ln340_203 = xor i1 %tmp_1035, %tmp_1036" [ResNet/net_hls.cc:598]   --->   Operation 2932 'xor' 'xor_ln340_203' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2933 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_58_V)   --->   "%xor_ln340_183 = xor i1 %tmp_1035, true" [ResNet/net_hls.cc:598]   --->   Operation 2933 'xor' 'xor_ln340_183' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2934 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_58_V)   --->   "%or_ln340_354 = or i1 %tmp_1036, %xor_ln340_183" [ResNet/net_hls.cc:598]   --->   Operation 2934 'or' 'or_ln340_354' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2935 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_58_V)   --->   "%select_ln340_184 = select i1 %xor_ln340_203, i12 2047, i12 %add_ln703_148" [ResNet/net_hls.cc:598]   --->   Operation 2935 'select' 'select_ln340_184' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2936 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_127 = select i1 %and_ln786_229, i12 -2048, i12 %add_ln703_148" [ResNet/net_hls.cc:598]   --->   Operation 2936 'select' 'select_ln388_127' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2937 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_58_V = select i1 %or_ln340_354, i12 %select_ln340_184, i12 %select_ln388_127" [ResNet/net_hls.cc:598]   --->   Operation 2937 'select' 'linear_buf_58_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2938 [1/1] (0.00ns)   --->   "%sext_ln703_274 = sext i12 %linear_buf_59_V_1124 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2938 'sext' 'sext_ln703_274' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2939 [1/2] (1.35ns)   --->   "%fm_buf_V_59_load = load i12* %fm_buf_V_59_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2939 'load' 'fm_buf_V_59_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2940 [1/1] (0.00ns)   --->   "%sext_ln703_275 = sext i12 %fm_buf_V_59_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2940 'sext' 'sext_ln703_275' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2941 [1/1] (0.96ns)   --->   "%add_ln1192_222 = add nsw i13 %sext_ln703_274, %sext_ln703_275" [ResNet/net_hls.cc:598]   --->   Operation 2941 'add' 'add_ln1192_222' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2942 [1/1] (0.00ns)   --->   "%tmp_1037 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_222, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2942 'bitselect' 'tmp_1037' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2943 [1/1] (0.96ns)   --->   "%add_ln703_149 = add i12 %linear_buf_59_V_1124, %fm_buf_V_59_load" [ResNet/net_hls.cc:598]   --->   Operation 2943 'add' 'add_ln703_149' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2944 [1/1] (0.00ns)   --->   "%tmp_1038 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_149, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2944 'bitselect' 'tmp_1038' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2945 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_128)   --->   "%xor_ln786_145 = xor i1 %tmp_1038, true" [ResNet/net_hls.cc:598]   --->   Operation 2945 'xor' 'xor_ln786_145' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2946 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_128)   --->   "%and_ln786_230 = and i1 %tmp_1037, %xor_ln786_145" [ResNet/net_hls.cc:598]   --->   Operation 2946 'and' 'and_ln786_230' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2947 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_59_V)   --->   "%xor_ln340_204 = xor i1 %tmp_1037, %tmp_1038" [ResNet/net_hls.cc:598]   --->   Operation 2947 'xor' 'xor_ln340_204' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2948 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_59_V)   --->   "%xor_ln340_185 = xor i1 %tmp_1037, true" [ResNet/net_hls.cc:598]   --->   Operation 2948 'xor' 'xor_ln340_185' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2949 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_59_V)   --->   "%or_ln340_355 = or i1 %tmp_1038, %xor_ln340_185" [ResNet/net_hls.cc:598]   --->   Operation 2949 'or' 'or_ln340_355' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2950 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_59_V)   --->   "%select_ln340_186 = select i1 %xor_ln340_204, i12 2047, i12 %add_ln703_149" [ResNet/net_hls.cc:598]   --->   Operation 2950 'select' 'select_ln340_186' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2951 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_128 = select i1 %and_ln786_230, i12 -2048, i12 %add_ln703_149" [ResNet/net_hls.cc:598]   --->   Operation 2951 'select' 'select_ln388_128' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2952 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_59_V = select i1 %or_ln340_355, i12 %select_ln340_186, i12 %select_ln388_128" [ResNet/net_hls.cc:598]   --->   Operation 2952 'select' 'linear_buf_59_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2953 [1/1] (0.00ns)   --->   "%sext_ln703_276 = sext i12 %linear_buf_60_V_1125 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2953 'sext' 'sext_ln703_276' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2954 [1/2] (1.35ns)   --->   "%fm_buf_V_60_load = load i12* %fm_buf_V_60_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2954 'load' 'fm_buf_V_60_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2955 [1/1] (0.00ns)   --->   "%sext_ln703_277 = sext i12 %fm_buf_V_60_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2955 'sext' 'sext_ln703_277' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2956 [1/1] (0.96ns)   --->   "%add_ln1192_223 = add nsw i13 %sext_ln703_276, %sext_ln703_277" [ResNet/net_hls.cc:598]   --->   Operation 2956 'add' 'add_ln1192_223' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2957 [1/1] (0.00ns)   --->   "%tmp_1039 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_223, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2957 'bitselect' 'tmp_1039' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2958 [1/1] (0.96ns)   --->   "%add_ln703_150 = add i12 %linear_buf_60_V_1125, %fm_buf_V_60_load" [ResNet/net_hls.cc:598]   --->   Operation 2958 'add' 'add_ln703_150' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2959 [1/1] (0.00ns)   --->   "%tmp_1040 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_150, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2959 'bitselect' 'tmp_1040' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2960 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_129)   --->   "%xor_ln786_146 = xor i1 %tmp_1040, true" [ResNet/net_hls.cc:598]   --->   Operation 2960 'xor' 'xor_ln786_146' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2961 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_129)   --->   "%and_ln786_231 = and i1 %tmp_1039, %xor_ln786_146" [ResNet/net_hls.cc:598]   --->   Operation 2961 'and' 'and_ln786_231' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2962 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_60_V)   --->   "%xor_ln340_205 = xor i1 %tmp_1039, %tmp_1040" [ResNet/net_hls.cc:598]   --->   Operation 2962 'xor' 'xor_ln340_205' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2963 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_60_V)   --->   "%xor_ln340_187 = xor i1 %tmp_1039, true" [ResNet/net_hls.cc:598]   --->   Operation 2963 'xor' 'xor_ln340_187' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2964 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_60_V)   --->   "%or_ln340_356 = or i1 %tmp_1040, %xor_ln340_187" [ResNet/net_hls.cc:598]   --->   Operation 2964 'or' 'or_ln340_356' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2965 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_60_V)   --->   "%select_ln340_188 = select i1 %xor_ln340_205, i12 2047, i12 %add_ln703_150" [ResNet/net_hls.cc:598]   --->   Operation 2965 'select' 'select_ln340_188' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2966 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_129 = select i1 %and_ln786_231, i12 -2048, i12 %add_ln703_150" [ResNet/net_hls.cc:598]   --->   Operation 2966 'select' 'select_ln388_129' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2967 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_60_V = select i1 %or_ln340_356, i12 %select_ln340_188, i12 %select_ln388_129" [ResNet/net_hls.cc:598]   --->   Operation 2967 'select' 'linear_buf_60_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2968 [1/1] (0.00ns)   --->   "%sext_ln703_278 = sext i12 %linear_buf_61_V_1126 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2968 'sext' 'sext_ln703_278' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2969 [1/2] (1.35ns)   --->   "%fm_buf_V_61_load = load i12* %fm_buf_V_61_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2969 'load' 'fm_buf_V_61_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2970 [1/1] (0.00ns)   --->   "%sext_ln703_279 = sext i12 %fm_buf_V_61_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2970 'sext' 'sext_ln703_279' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2971 [1/1] (0.96ns)   --->   "%add_ln1192_224 = add nsw i13 %sext_ln703_278, %sext_ln703_279" [ResNet/net_hls.cc:598]   --->   Operation 2971 'add' 'add_ln1192_224' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2972 [1/1] (0.00ns)   --->   "%tmp_1041 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_224, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2972 'bitselect' 'tmp_1041' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2973 [1/1] (0.96ns)   --->   "%add_ln703_151 = add i12 %linear_buf_61_V_1126, %fm_buf_V_61_load" [ResNet/net_hls.cc:598]   --->   Operation 2973 'add' 'add_ln703_151' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2974 [1/1] (0.00ns)   --->   "%tmp_1042 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_151, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2974 'bitselect' 'tmp_1042' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2975 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_130)   --->   "%xor_ln786_147 = xor i1 %tmp_1042, true" [ResNet/net_hls.cc:598]   --->   Operation 2975 'xor' 'xor_ln786_147' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2976 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_130)   --->   "%and_ln786_232 = and i1 %tmp_1041, %xor_ln786_147" [ResNet/net_hls.cc:598]   --->   Operation 2976 'and' 'and_ln786_232' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2977 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_61_V)   --->   "%xor_ln340_206 = xor i1 %tmp_1041, %tmp_1042" [ResNet/net_hls.cc:598]   --->   Operation 2977 'xor' 'xor_ln340_206' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2978 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_61_V)   --->   "%xor_ln340_189 = xor i1 %tmp_1041, true" [ResNet/net_hls.cc:598]   --->   Operation 2978 'xor' 'xor_ln340_189' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2979 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_61_V)   --->   "%or_ln340_357 = or i1 %tmp_1042, %xor_ln340_189" [ResNet/net_hls.cc:598]   --->   Operation 2979 'or' 'or_ln340_357' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2980 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_61_V)   --->   "%select_ln340_190 = select i1 %xor_ln340_206, i12 2047, i12 %add_ln703_151" [ResNet/net_hls.cc:598]   --->   Operation 2980 'select' 'select_ln340_190' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2981 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_130 = select i1 %and_ln786_232, i12 -2048, i12 %add_ln703_151" [ResNet/net_hls.cc:598]   --->   Operation 2981 'select' 'select_ln388_130' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2982 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_61_V = select i1 %or_ln340_357, i12 %select_ln340_190, i12 %select_ln388_130" [ResNet/net_hls.cc:598]   --->   Operation 2982 'select' 'linear_buf_61_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2983 [1/1] (0.00ns)   --->   "%sext_ln703_280 = sext i12 %linear_buf_62_V_1127 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2983 'sext' 'sext_ln703_280' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2984 [1/2] (1.35ns)   --->   "%fm_buf_V_62_load = load i12* %fm_buf_V_62_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2984 'load' 'fm_buf_V_62_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 2985 [1/1] (0.00ns)   --->   "%sext_ln703_281 = sext i12 %fm_buf_V_62_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 2985 'sext' 'sext_ln703_281' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2986 [1/1] (0.96ns)   --->   "%add_ln1192_225 = add nsw i13 %sext_ln703_280, %sext_ln703_281" [ResNet/net_hls.cc:598]   --->   Operation 2986 'add' 'add_ln1192_225' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2987 [1/1] (0.00ns)   --->   "%tmp_1043 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_225, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 2987 'bitselect' 'tmp_1043' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2988 [1/1] (0.96ns)   --->   "%add_ln703_152 = add i12 %linear_buf_62_V_1127, %fm_buf_V_62_load" [ResNet/net_hls.cc:598]   --->   Operation 2988 'add' 'add_ln703_152' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2989 [1/1] (0.00ns)   --->   "%tmp_1044 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_152, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 2989 'bitselect' 'tmp_1044' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2990 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_131)   --->   "%xor_ln786_148 = xor i1 %tmp_1044, true" [ResNet/net_hls.cc:598]   --->   Operation 2990 'xor' 'xor_ln786_148' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2991 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_131)   --->   "%and_ln786_233 = and i1 %tmp_1043, %xor_ln786_148" [ResNet/net_hls.cc:598]   --->   Operation 2991 'and' 'and_ln786_233' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2992 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_62_V)   --->   "%xor_ln340_207 = xor i1 %tmp_1043, %tmp_1044" [ResNet/net_hls.cc:598]   --->   Operation 2992 'xor' 'xor_ln340_207' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2993 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_62_V)   --->   "%xor_ln340_191 = xor i1 %tmp_1043, true" [ResNet/net_hls.cc:598]   --->   Operation 2993 'xor' 'xor_ln340_191' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2994 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_62_V)   --->   "%or_ln340_358 = or i1 %tmp_1044, %xor_ln340_191" [ResNet/net_hls.cc:598]   --->   Operation 2994 'or' 'or_ln340_358' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2995 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_62_V)   --->   "%select_ln340_192 = select i1 %xor_ln340_207, i12 2047, i12 %add_ln703_152" [ResNet/net_hls.cc:598]   --->   Operation 2995 'select' 'select_ln340_192' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2996 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_131 = select i1 %and_ln786_233, i12 -2048, i12 %add_ln703_152" [ResNet/net_hls.cc:598]   --->   Operation 2996 'select' 'select_ln388_131' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2997 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_62_V = select i1 %or_ln340_358, i12 %select_ln340_192, i12 %select_ln388_131" [ResNet/net_hls.cc:598]   --->   Operation 2997 'select' 'linear_buf_62_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 2998 [1/1] (0.00ns)   --->   "%sext_ln703_282 = sext i12 %linear_buf_63_V_1128 to i13" [ResNet/net_hls.cc:598]   --->   Operation 2998 'sext' 'sext_ln703_282' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 2999 [1/2] (1.35ns)   --->   "%fm_buf_V_63_load = load i12* %fm_buf_V_63_addr, align 2" [ResNet/net_hls.cc:598]   --->   Operation 2999 'load' 'fm_buf_V_63_load' <Predicate = (!icmp_ln592)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1600> <RAM>
ST_138 : Operation 3000 [1/1] (0.00ns)   --->   "%sext_ln703_283 = sext i12 %fm_buf_V_63_load to i13" [ResNet/net_hls.cc:598]   --->   Operation 3000 'sext' 'sext_ln703_283' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 3001 [1/1] (0.96ns)   --->   "%add_ln1192_226 = add nsw i13 %sext_ln703_282, %sext_ln703_283" [ResNet/net_hls.cc:598]   --->   Operation 3001 'add' 'add_ln1192_226' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3002 [1/1] (0.00ns)   --->   "%tmp_1045 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_226, i32 12)" [ResNet/net_hls.cc:598]   --->   Operation 3002 'bitselect' 'tmp_1045' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 3003 [1/1] (0.96ns)   --->   "%add_ln703_153 = add i12 %linear_buf_63_V_1128, %fm_buf_V_63_load" [ResNet/net_hls.cc:598]   --->   Operation 3003 'add' 'add_ln703_153' <Predicate = (!icmp_ln592)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3004 [1/1] (0.00ns)   --->   "%tmp_1046 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_153, i32 11)" [ResNet/net_hls.cc:598]   --->   Operation 3004 'bitselect' 'tmp_1046' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 3005 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_132)   --->   "%xor_ln786_149 = xor i1 %tmp_1046, true" [ResNet/net_hls.cc:598]   --->   Operation 3005 'xor' 'xor_ln786_149' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3006 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_132)   --->   "%and_ln786_234 = and i1 %tmp_1045, %xor_ln786_149" [ResNet/net_hls.cc:598]   --->   Operation 3006 'and' 'and_ln786_234' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3007 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_63_V)   --->   "%xor_ln340_208 = xor i1 %tmp_1045, %tmp_1046" [ResNet/net_hls.cc:598]   --->   Operation 3007 'xor' 'xor_ln340_208' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3008 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_63_V)   --->   "%xor_ln340_193 = xor i1 %tmp_1045, true" [ResNet/net_hls.cc:598]   --->   Operation 3008 'xor' 'xor_ln340_193' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3009 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_63_V)   --->   "%or_ln340_359 = or i1 %tmp_1046, %xor_ln340_193" [ResNet/net_hls.cc:598]   --->   Operation 3009 'or' 'or_ln340_359' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3010 [1/1] (0.00ns) (grouped into LUT with out node linear_buf_63_V)   --->   "%select_ln340_194 = select i1 %xor_ln340_208, i12 2047, i12 %add_ln703_153" [ResNet/net_hls.cc:598]   --->   Operation 3010 'select' 'select_ln340_194' <Predicate = (!icmp_ln592)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 3011 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388_132 = select i1 %and_ln786_234, i12 -2048, i12 %add_ln703_153" [ResNet/net_hls.cc:598]   --->   Operation 3011 'select' 'select_ln388_132' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 3012 [1/1] (0.43ns) (out node of the LUT)   --->   "%linear_buf_63_V = select i1 %or_ln340_359, i12 %select_ln340_194, i12 %select_ln388_132" [ResNet/net_hls.cc:598]   --->   Operation 3012 'select' 'linear_buf_63_V' <Predicate = (!icmp_ln592)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 3013 [1/1] (0.00ns)   --->   "%empty_531 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str263, i32 %tmp_2)" [ResNet/net_hls.cc:600]   --->   Operation 3013 'specregionend' 'empty_531' <Predicate = (!icmp_ln592)> <Delay = 0.00>
ST_138 : Operation 3014 [1/1] (0.00ns)   --->   "br label %.preheader494" [ResNet/net_hls.cc:593]   --->   Operation 3014 'br' <Predicate = (!icmp_ln592)> <Delay = 0.00>

State 139 <SV = 25> <Delay = 2.30>
ST_139 : Operation 3015 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i12 %linear_buf_0_V_165 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3015 'sext' 'sext_ln1148' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3016 [1/1] (0.00ns)   --->   "%tmp_855 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_0_V_165, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3016 'bitselect' 'tmp_855' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3017 [1/1] (0.96ns)   --->   "%sub_ln1148 = sub i13 0, %sext_ln1148" [ResNet/net_hls.cc:606]   --->   Operation 3017 'sub' 'sub_ln1148' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3018 [1/1] (0.00ns)   --->   "%tmp_239 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3018 'partselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3019 [1/1] (0.00ns)   --->   "%zext_ln1148_64 = zext i7 %tmp_239 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3019 'zext' 'zext_ln1148_64' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3020 [1/1] (0.89ns)   --->   "%sub_ln1148_1 = sub i8 0, %zext_ln1148_64" [ResNet/net_hls.cc:606]   --->   Operation 3020 'sub' 'sub_ln1148_1' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3021 [1/1] (0.00ns)   --->   "%trunc_ln1148_1 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_0_V_165, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3021 'partselect' 'trunc_ln1148_1' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3022 [1/1] (0.00ns)   --->   "%sext_ln1148_1 = sext i6 %trunc_ln1148_1 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3022 'sext' 'sext_ln1148_1' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3023 [1/1] (0.00ns)   --->   "%zext_ln1148 = zext i7 %sext_ln1148_1 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3023 'zext' 'zext_ln1148' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3024 [1/1] (0.44ns)   --->   "%select_ln1148 = select i1 %tmp_855, i8 %sub_ln1148_1, i8 %zext_ln1148" [ResNet/net_hls.cc:606]   --->   Operation 3024 'select' 'select_ln1148' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3025 [1/1] (0.00ns)   --->   "%sext_ln1148_2 = sext i12 %linear_buf_1_V_166 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3025 'sext' 'sext_ln1148_2' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3026 [1/1] (0.00ns)   --->   "%tmp_856 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_1_V_166, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3026 'bitselect' 'tmp_856' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3027 [1/1] (0.96ns)   --->   "%sub_ln1148_2 = sub i13 0, %sext_ln1148_2" [ResNet/net_hls.cc:606]   --->   Operation 3027 'sub' 'sub_ln1148_2' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3028 [1/1] (0.00ns)   --->   "%tmp_240 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_2, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3028 'partselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3029 [1/1] (0.00ns)   --->   "%zext_ln1148_65 = zext i7 %tmp_240 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3029 'zext' 'zext_ln1148_65' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3030 [1/1] (0.89ns)   --->   "%sub_ln1148_3 = sub i8 0, %zext_ln1148_65" [ResNet/net_hls.cc:606]   --->   Operation 3030 'sub' 'sub_ln1148_3' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3031 [1/1] (0.00ns)   --->   "%trunc_ln1148_3 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_1_V_166, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3031 'partselect' 'trunc_ln1148_3' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3032 [1/1] (0.00ns)   --->   "%sext_ln1148_3 = sext i6 %trunc_ln1148_3 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3032 'sext' 'sext_ln1148_3' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3033 [1/1] (0.00ns)   --->   "%zext_ln1148_1 = zext i7 %sext_ln1148_3 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3033 'zext' 'zext_ln1148_1' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3034 [1/1] (0.44ns)   --->   "%select_ln1148_1 = select i1 %tmp_856, i8 %sub_ln1148_3, i8 %zext_ln1148_1" [ResNet/net_hls.cc:606]   --->   Operation 3034 'select' 'select_ln1148_1' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3035 [1/1] (0.00ns)   --->   "%sext_ln1148_4 = sext i12 %linear_buf_2_V_167 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3035 'sext' 'sext_ln1148_4' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3036 [1/1] (0.00ns)   --->   "%tmp_857 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_2_V_167, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3036 'bitselect' 'tmp_857' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3037 [1/1] (0.96ns)   --->   "%sub_ln1148_4 = sub i13 0, %sext_ln1148_4" [ResNet/net_hls.cc:606]   --->   Operation 3037 'sub' 'sub_ln1148_4' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3038 [1/1] (0.00ns)   --->   "%tmp_241 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_4, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3038 'partselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3039 [1/1] (0.00ns)   --->   "%zext_ln1148_66 = zext i7 %tmp_241 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3039 'zext' 'zext_ln1148_66' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3040 [1/1] (0.89ns)   --->   "%sub_ln1148_5 = sub i8 0, %zext_ln1148_66" [ResNet/net_hls.cc:606]   --->   Operation 3040 'sub' 'sub_ln1148_5' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3041 [1/1] (0.00ns)   --->   "%trunc_ln1148_5 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_2_V_167, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3041 'partselect' 'trunc_ln1148_5' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3042 [1/1] (0.00ns)   --->   "%sext_ln1148_5 = sext i6 %trunc_ln1148_5 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3042 'sext' 'sext_ln1148_5' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3043 [1/1] (0.00ns)   --->   "%zext_ln1148_2 = zext i7 %sext_ln1148_5 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3043 'zext' 'zext_ln1148_2' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3044 [1/1] (0.44ns)   --->   "%select_ln1148_2 = select i1 %tmp_857, i8 %sub_ln1148_5, i8 %zext_ln1148_2" [ResNet/net_hls.cc:606]   --->   Operation 3044 'select' 'select_ln1148_2' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3045 [1/1] (0.00ns)   --->   "%sext_ln1148_6 = sext i12 %linear_buf_3_V_168 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3045 'sext' 'sext_ln1148_6' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3046 [1/1] (0.00ns)   --->   "%tmp_858 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_3_V_168, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3046 'bitselect' 'tmp_858' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3047 [1/1] (0.96ns)   --->   "%sub_ln1148_6 = sub i13 0, %sext_ln1148_6" [ResNet/net_hls.cc:606]   --->   Operation 3047 'sub' 'sub_ln1148_6' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3048 [1/1] (0.00ns)   --->   "%tmp_242 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_6, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3048 'partselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3049 [1/1] (0.00ns)   --->   "%zext_ln1148_67 = zext i7 %tmp_242 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3049 'zext' 'zext_ln1148_67' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3050 [1/1] (0.89ns)   --->   "%sub_ln1148_7 = sub i8 0, %zext_ln1148_67" [ResNet/net_hls.cc:606]   --->   Operation 3050 'sub' 'sub_ln1148_7' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3051 [1/1] (0.00ns)   --->   "%trunc_ln1148_7 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_3_V_168, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3051 'partselect' 'trunc_ln1148_7' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3052 [1/1] (0.00ns)   --->   "%sext_ln1148_7 = sext i6 %trunc_ln1148_7 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3052 'sext' 'sext_ln1148_7' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3053 [1/1] (0.00ns)   --->   "%zext_ln1148_3 = zext i7 %sext_ln1148_7 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3053 'zext' 'zext_ln1148_3' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3054 [1/1] (0.44ns)   --->   "%select_ln1148_3 = select i1 %tmp_858, i8 %sub_ln1148_7, i8 %zext_ln1148_3" [ResNet/net_hls.cc:606]   --->   Operation 3054 'select' 'select_ln1148_3' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3055 [1/1] (0.00ns)   --->   "%sext_ln1148_8 = sext i12 %linear_buf_4_V_169 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3055 'sext' 'sext_ln1148_8' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3056 [1/1] (0.00ns)   --->   "%tmp_859 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_4_V_169, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3056 'bitselect' 'tmp_859' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3057 [1/1] (0.96ns)   --->   "%sub_ln1148_8 = sub i13 0, %sext_ln1148_8" [ResNet/net_hls.cc:606]   --->   Operation 3057 'sub' 'sub_ln1148_8' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3058 [1/1] (0.00ns)   --->   "%tmp_243 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_8, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3058 'partselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3059 [1/1] (0.00ns)   --->   "%zext_ln1148_68 = zext i7 %tmp_243 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3059 'zext' 'zext_ln1148_68' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3060 [1/1] (0.89ns)   --->   "%sub_ln1148_9 = sub i8 0, %zext_ln1148_68" [ResNet/net_hls.cc:606]   --->   Operation 3060 'sub' 'sub_ln1148_9' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3061 [1/1] (0.00ns)   --->   "%trunc_ln1148_9 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_4_V_169, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3061 'partselect' 'trunc_ln1148_9' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3062 [1/1] (0.00ns)   --->   "%sext_ln1148_9 = sext i6 %trunc_ln1148_9 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3062 'sext' 'sext_ln1148_9' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3063 [1/1] (0.00ns)   --->   "%zext_ln1148_4 = zext i7 %sext_ln1148_9 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3063 'zext' 'zext_ln1148_4' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3064 [1/1] (0.44ns)   --->   "%select_ln1148_4 = select i1 %tmp_859, i8 %sub_ln1148_9, i8 %zext_ln1148_4" [ResNet/net_hls.cc:606]   --->   Operation 3064 'select' 'select_ln1148_4' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3065 [1/1] (0.00ns)   --->   "%sext_ln1148_10 = sext i12 %linear_buf_5_V_170 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3065 'sext' 'sext_ln1148_10' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3066 [1/1] (0.00ns)   --->   "%tmp_860 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_5_V_170, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3066 'bitselect' 'tmp_860' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3067 [1/1] (0.96ns)   --->   "%sub_ln1148_10 = sub i13 0, %sext_ln1148_10" [ResNet/net_hls.cc:606]   --->   Operation 3067 'sub' 'sub_ln1148_10' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3068 [1/1] (0.00ns)   --->   "%tmp_244 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_10, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3068 'partselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3069 [1/1] (0.00ns)   --->   "%zext_ln1148_69 = zext i7 %tmp_244 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3069 'zext' 'zext_ln1148_69' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3070 [1/1] (0.89ns)   --->   "%sub_ln1148_11 = sub i8 0, %zext_ln1148_69" [ResNet/net_hls.cc:606]   --->   Operation 3070 'sub' 'sub_ln1148_11' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3071 [1/1] (0.00ns)   --->   "%trunc_ln1148_s = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_5_V_170, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3071 'partselect' 'trunc_ln1148_s' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3072 [1/1] (0.00ns)   --->   "%sext_ln1148_11 = sext i6 %trunc_ln1148_s to i7" [ResNet/net_hls.cc:606]   --->   Operation 3072 'sext' 'sext_ln1148_11' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3073 [1/1] (0.00ns)   --->   "%zext_ln1148_5 = zext i7 %sext_ln1148_11 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3073 'zext' 'zext_ln1148_5' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3074 [1/1] (0.44ns)   --->   "%select_ln1148_5 = select i1 %tmp_860, i8 %sub_ln1148_11, i8 %zext_ln1148_5" [ResNet/net_hls.cc:606]   --->   Operation 3074 'select' 'select_ln1148_5' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3075 [1/1] (0.00ns)   --->   "%sext_ln1148_12 = sext i12 %linear_buf_6_V_171 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3075 'sext' 'sext_ln1148_12' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3076 [1/1] (0.00ns)   --->   "%tmp_861 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_6_V_171, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3076 'bitselect' 'tmp_861' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3077 [1/1] (0.96ns)   --->   "%sub_ln1148_12 = sub i13 0, %sext_ln1148_12" [ResNet/net_hls.cc:606]   --->   Operation 3077 'sub' 'sub_ln1148_12' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3078 [1/1] (0.00ns)   --->   "%tmp_245 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_12, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3078 'partselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3079 [1/1] (0.00ns)   --->   "%zext_ln1148_70 = zext i7 %tmp_245 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3079 'zext' 'zext_ln1148_70' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3080 [1/1] (0.89ns)   --->   "%sub_ln1148_13 = sub i8 0, %zext_ln1148_70" [ResNet/net_hls.cc:606]   --->   Operation 3080 'sub' 'sub_ln1148_13' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3081 [1/1] (0.00ns)   --->   "%trunc_ln1148_2 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_6_V_171, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3081 'partselect' 'trunc_ln1148_2' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3082 [1/1] (0.00ns)   --->   "%sext_ln1148_13 = sext i6 %trunc_ln1148_2 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3082 'sext' 'sext_ln1148_13' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3083 [1/1] (0.00ns)   --->   "%zext_ln1148_6 = zext i7 %sext_ln1148_13 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3083 'zext' 'zext_ln1148_6' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3084 [1/1] (0.44ns)   --->   "%select_ln1148_6 = select i1 %tmp_861, i8 %sub_ln1148_13, i8 %zext_ln1148_6" [ResNet/net_hls.cc:606]   --->   Operation 3084 'select' 'select_ln1148_6' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3085 [1/1] (0.00ns)   --->   "%sext_ln1148_14 = sext i12 %linear_buf_7_V_172 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3085 'sext' 'sext_ln1148_14' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3086 [1/1] (0.00ns)   --->   "%tmp_862 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_7_V_172, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3086 'bitselect' 'tmp_862' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3087 [1/1] (0.96ns)   --->   "%sub_ln1148_14 = sub i13 0, %sext_ln1148_14" [ResNet/net_hls.cc:606]   --->   Operation 3087 'sub' 'sub_ln1148_14' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3088 [1/1] (0.00ns)   --->   "%tmp_246 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_14, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3088 'partselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3089 [1/1] (0.00ns)   --->   "%zext_ln1148_71 = zext i7 %tmp_246 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3089 'zext' 'zext_ln1148_71' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3090 [1/1] (0.89ns)   --->   "%sub_ln1148_15 = sub i8 0, %zext_ln1148_71" [ResNet/net_hls.cc:606]   --->   Operation 3090 'sub' 'sub_ln1148_15' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3091 [1/1] (0.00ns)   --->   "%trunc_ln1148_4 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_7_V_172, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3091 'partselect' 'trunc_ln1148_4' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3092 [1/1] (0.00ns)   --->   "%sext_ln1148_15 = sext i6 %trunc_ln1148_4 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3092 'sext' 'sext_ln1148_15' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3093 [1/1] (0.00ns)   --->   "%zext_ln1148_7 = zext i7 %sext_ln1148_15 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3093 'zext' 'zext_ln1148_7' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3094 [1/1] (0.44ns)   --->   "%select_ln1148_7 = select i1 %tmp_862, i8 %sub_ln1148_15, i8 %zext_ln1148_7" [ResNet/net_hls.cc:606]   --->   Operation 3094 'select' 'select_ln1148_7' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3095 [1/1] (0.00ns)   --->   "%sext_ln1148_16 = sext i12 %linear_buf_8_V_173 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3095 'sext' 'sext_ln1148_16' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3096 [1/1] (0.00ns)   --->   "%tmp_863 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_8_V_173, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3096 'bitselect' 'tmp_863' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3097 [1/1] (0.96ns)   --->   "%sub_ln1148_16 = sub i13 0, %sext_ln1148_16" [ResNet/net_hls.cc:606]   --->   Operation 3097 'sub' 'sub_ln1148_16' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3098 [1/1] (0.00ns)   --->   "%tmp_247 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_16, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3098 'partselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3099 [1/1] (0.00ns)   --->   "%zext_ln1148_72 = zext i7 %tmp_247 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3099 'zext' 'zext_ln1148_72' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3100 [1/1] (0.89ns)   --->   "%sub_ln1148_17 = sub i8 0, %zext_ln1148_72" [ResNet/net_hls.cc:606]   --->   Operation 3100 'sub' 'sub_ln1148_17' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3101 [1/1] (0.00ns)   --->   "%trunc_ln1148_6 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_8_V_173, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3101 'partselect' 'trunc_ln1148_6' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3102 [1/1] (0.00ns)   --->   "%sext_ln1148_17 = sext i6 %trunc_ln1148_6 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3102 'sext' 'sext_ln1148_17' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3103 [1/1] (0.00ns)   --->   "%zext_ln1148_8 = zext i7 %sext_ln1148_17 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3103 'zext' 'zext_ln1148_8' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3104 [1/1] (0.44ns)   --->   "%select_ln1148_8 = select i1 %tmp_863, i8 %sub_ln1148_17, i8 %zext_ln1148_8" [ResNet/net_hls.cc:606]   --->   Operation 3104 'select' 'select_ln1148_8' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3105 [1/1] (0.00ns)   --->   "%sext_ln1148_18 = sext i12 %linear_buf_9_V_174 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3105 'sext' 'sext_ln1148_18' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3106 [1/1] (0.00ns)   --->   "%tmp_864 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_9_V_174, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3106 'bitselect' 'tmp_864' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3107 [1/1] (0.96ns)   --->   "%sub_ln1148_18 = sub i13 0, %sext_ln1148_18" [ResNet/net_hls.cc:606]   --->   Operation 3107 'sub' 'sub_ln1148_18' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3108 [1/1] (0.00ns)   --->   "%tmp_248 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_18, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3108 'partselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3109 [1/1] (0.00ns)   --->   "%zext_ln1148_73 = zext i7 %tmp_248 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3109 'zext' 'zext_ln1148_73' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3110 [1/1] (0.89ns)   --->   "%sub_ln1148_19 = sub i8 0, %zext_ln1148_73" [ResNet/net_hls.cc:606]   --->   Operation 3110 'sub' 'sub_ln1148_19' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3111 [1/1] (0.00ns)   --->   "%trunc_ln1148_8 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_9_V_174, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3111 'partselect' 'trunc_ln1148_8' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3112 [1/1] (0.00ns)   --->   "%sext_ln1148_19 = sext i6 %trunc_ln1148_8 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3112 'sext' 'sext_ln1148_19' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3113 [1/1] (0.00ns)   --->   "%zext_ln1148_9 = zext i7 %sext_ln1148_19 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3113 'zext' 'zext_ln1148_9' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3114 [1/1] (0.44ns)   --->   "%select_ln1148_9 = select i1 %tmp_864, i8 %sub_ln1148_19, i8 %zext_ln1148_9" [ResNet/net_hls.cc:606]   --->   Operation 3114 'select' 'select_ln1148_9' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3115 [1/1] (0.00ns)   --->   "%sext_ln1148_20 = sext i12 %linear_buf_10_V_175 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3115 'sext' 'sext_ln1148_20' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3116 [1/1] (0.00ns)   --->   "%tmp_865 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_10_V_175, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3116 'bitselect' 'tmp_865' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3117 [1/1] (0.96ns)   --->   "%sub_ln1148_20 = sub i13 0, %sext_ln1148_20" [ResNet/net_hls.cc:606]   --->   Operation 3117 'sub' 'sub_ln1148_20' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3118 [1/1] (0.00ns)   --->   "%tmp_249 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_20, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3118 'partselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3119 [1/1] (0.00ns)   --->   "%zext_ln1148_74 = zext i7 %tmp_249 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3119 'zext' 'zext_ln1148_74' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3120 [1/1] (0.89ns)   --->   "%sub_ln1148_21 = sub i8 0, %zext_ln1148_74" [ResNet/net_hls.cc:606]   --->   Operation 3120 'sub' 'sub_ln1148_21' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3121 [1/1] (0.00ns)   --->   "%trunc_ln1148_10 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_10_V_175, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3121 'partselect' 'trunc_ln1148_10' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3122 [1/1] (0.00ns)   --->   "%sext_ln1148_21 = sext i6 %trunc_ln1148_10 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3122 'sext' 'sext_ln1148_21' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3123 [1/1] (0.00ns)   --->   "%zext_ln1148_10 = zext i7 %sext_ln1148_21 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3123 'zext' 'zext_ln1148_10' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3124 [1/1] (0.44ns)   --->   "%select_ln1148_10 = select i1 %tmp_865, i8 %sub_ln1148_21, i8 %zext_ln1148_10" [ResNet/net_hls.cc:606]   --->   Operation 3124 'select' 'select_ln1148_10' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3125 [1/1] (0.00ns)   --->   "%sext_ln1148_22 = sext i12 %linear_buf_11_V_176 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3125 'sext' 'sext_ln1148_22' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3126 [1/1] (0.00ns)   --->   "%tmp_866 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_11_V_176, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3126 'bitselect' 'tmp_866' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3127 [1/1] (0.96ns)   --->   "%sub_ln1148_22 = sub i13 0, %sext_ln1148_22" [ResNet/net_hls.cc:606]   --->   Operation 3127 'sub' 'sub_ln1148_22' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3128 [1/1] (0.00ns)   --->   "%tmp_250 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_22, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3128 'partselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3129 [1/1] (0.00ns)   --->   "%zext_ln1148_75 = zext i7 %tmp_250 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3129 'zext' 'zext_ln1148_75' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3130 [1/1] (0.89ns)   --->   "%sub_ln1148_23 = sub i8 0, %zext_ln1148_75" [ResNet/net_hls.cc:606]   --->   Operation 3130 'sub' 'sub_ln1148_23' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3131 [1/1] (0.00ns)   --->   "%trunc_ln1148_11 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_11_V_176, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3131 'partselect' 'trunc_ln1148_11' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3132 [1/1] (0.00ns)   --->   "%sext_ln1148_23 = sext i6 %trunc_ln1148_11 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3132 'sext' 'sext_ln1148_23' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3133 [1/1] (0.00ns)   --->   "%zext_ln1148_11 = zext i7 %sext_ln1148_23 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3133 'zext' 'zext_ln1148_11' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3134 [1/1] (0.44ns)   --->   "%select_ln1148_11 = select i1 %tmp_866, i8 %sub_ln1148_23, i8 %zext_ln1148_11" [ResNet/net_hls.cc:606]   --->   Operation 3134 'select' 'select_ln1148_11' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3135 [1/1] (0.00ns)   --->   "%sext_ln1148_24 = sext i12 %linear_buf_12_V_177 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3135 'sext' 'sext_ln1148_24' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3136 [1/1] (0.00ns)   --->   "%tmp_867 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_12_V_177, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3136 'bitselect' 'tmp_867' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3137 [1/1] (0.96ns)   --->   "%sub_ln1148_24 = sub i13 0, %sext_ln1148_24" [ResNet/net_hls.cc:606]   --->   Operation 3137 'sub' 'sub_ln1148_24' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3138 [1/1] (0.00ns)   --->   "%tmp_251 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_24, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3138 'partselect' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3139 [1/1] (0.00ns)   --->   "%zext_ln1148_76 = zext i7 %tmp_251 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3139 'zext' 'zext_ln1148_76' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3140 [1/1] (0.89ns)   --->   "%sub_ln1148_25 = sub i8 0, %zext_ln1148_76" [ResNet/net_hls.cc:606]   --->   Operation 3140 'sub' 'sub_ln1148_25' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3141 [1/1] (0.00ns)   --->   "%trunc_ln1148_12 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_12_V_177, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3141 'partselect' 'trunc_ln1148_12' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3142 [1/1] (0.00ns)   --->   "%sext_ln1148_25 = sext i6 %trunc_ln1148_12 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3142 'sext' 'sext_ln1148_25' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3143 [1/1] (0.00ns)   --->   "%zext_ln1148_12 = zext i7 %sext_ln1148_25 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3143 'zext' 'zext_ln1148_12' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3144 [1/1] (0.44ns)   --->   "%select_ln1148_12 = select i1 %tmp_867, i8 %sub_ln1148_25, i8 %zext_ln1148_12" [ResNet/net_hls.cc:606]   --->   Operation 3144 'select' 'select_ln1148_12' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3145 [1/1] (0.00ns)   --->   "%sext_ln1148_26 = sext i12 %linear_buf_13_V_178 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3145 'sext' 'sext_ln1148_26' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3146 [1/1] (0.00ns)   --->   "%tmp_868 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_13_V_178, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3146 'bitselect' 'tmp_868' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3147 [1/1] (0.96ns)   --->   "%sub_ln1148_26 = sub i13 0, %sext_ln1148_26" [ResNet/net_hls.cc:606]   --->   Operation 3147 'sub' 'sub_ln1148_26' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3148 [1/1] (0.00ns)   --->   "%tmp_252 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_26, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3148 'partselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3149 [1/1] (0.00ns)   --->   "%zext_ln1148_77 = zext i7 %tmp_252 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3149 'zext' 'zext_ln1148_77' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3150 [1/1] (0.89ns)   --->   "%sub_ln1148_27 = sub i8 0, %zext_ln1148_77" [ResNet/net_hls.cc:606]   --->   Operation 3150 'sub' 'sub_ln1148_27' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3151 [1/1] (0.00ns)   --->   "%trunc_ln1148_13 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_13_V_178, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3151 'partselect' 'trunc_ln1148_13' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3152 [1/1] (0.00ns)   --->   "%sext_ln1148_27 = sext i6 %trunc_ln1148_13 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3152 'sext' 'sext_ln1148_27' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3153 [1/1] (0.00ns)   --->   "%zext_ln1148_13 = zext i7 %sext_ln1148_27 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3153 'zext' 'zext_ln1148_13' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3154 [1/1] (0.44ns)   --->   "%select_ln1148_13 = select i1 %tmp_868, i8 %sub_ln1148_27, i8 %zext_ln1148_13" [ResNet/net_hls.cc:606]   --->   Operation 3154 'select' 'select_ln1148_13' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3155 [1/1] (0.00ns)   --->   "%sext_ln1148_28 = sext i12 %linear_buf_14_V_179 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3155 'sext' 'sext_ln1148_28' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3156 [1/1] (0.00ns)   --->   "%tmp_869 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_14_V_179, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3156 'bitselect' 'tmp_869' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3157 [1/1] (0.96ns)   --->   "%sub_ln1148_28 = sub i13 0, %sext_ln1148_28" [ResNet/net_hls.cc:606]   --->   Operation 3157 'sub' 'sub_ln1148_28' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3158 [1/1] (0.00ns)   --->   "%tmp_253 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_28, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3158 'partselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3159 [1/1] (0.00ns)   --->   "%zext_ln1148_78 = zext i7 %tmp_253 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3159 'zext' 'zext_ln1148_78' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3160 [1/1] (0.89ns)   --->   "%sub_ln1148_29 = sub i8 0, %zext_ln1148_78" [ResNet/net_hls.cc:606]   --->   Operation 3160 'sub' 'sub_ln1148_29' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3161 [1/1] (0.00ns)   --->   "%trunc_ln1148_14 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_14_V_179, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3161 'partselect' 'trunc_ln1148_14' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3162 [1/1] (0.00ns)   --->   "%sext_ln1148_29 = sext i6 %trunc_ln1148_14 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3162 'sext' 'sext_ln1148_29' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3163 [1/1] (0.00ns)   --->   "%zext_ln1148_14 = zext i7 %sext_ln1148_29 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3163 'zext' 'zext_ln1148_14' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3164 [1/1] (0.44ns)   --->   "%select_ln1148_14 = select i1 %tmp_869, i8 %sub_ln1148_29, i8 %zext_ln1148_14" [ResNet/net_hls.cc:606]   --->   Operation 3164 'select' 'select_ln1148_14' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3165 [1/1] (0.00ns)   --->   "%sext_ln1148_30 = sext i12 %linear_buf_15_V_180 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3165 'sext' 'sext_ln1148_30' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3166 [1/1] (0.00ns)   --->   "%tmp_870 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_15_V_180, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3166 'bitselect' 'tmp_870' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3167 [1/1] (0.96ns)   --->   "%sub_ln1148_30 = sub i13 0, %sext_ln1148_30" [ResNet/net_hls.cc:606]   --->   Operation 3167 'sub' 'sub_ln1148_30' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3168 [1/1] (0.00ns)   --->   "%tmp_254 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_30, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3168 'partselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3169 [1/1] (0.00ns)   --->   "%zext_ln1148_79 = zext i7 %tmp_254 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3169 'zext' 'zext_ln1148_79' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3170 [1/1] (0.89ns)   --->   "%sub_ln1148_31 = sub i8 0, %zext_ln1148_79" [ResNet/net_hls.cc:606]   --->   Operation 3170 'sub' 'sub_ln1148_31' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3171 [1/1] (0.00ns)   --->   "%trunc_ln1148_15 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_15_V_180, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3171 'partselect' 'trunc_ln1148_15' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3172 [1/1] (0.00ns)   --->   "%sext_ln1148_31 = sext i6 %trunc_ln1148_15 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3172 'sext' 'sext_ln1148_31' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3173 [1/1] (0.00ns)   --->   "%zext_ln1148_15 = zext i7 %sext_ln1148_31 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3173 'zext' 'zext_ln1148_15' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3174 [1/1] (0.44ns)   --->   "%select_ln1148_15 = select i1 %tmp_870, i8 %sub_ln1148_31, i8 %zext_ln1148_15" [ResNet/net_hls.cc:606]   --->   Operation 3174 'select' 'select_ln1148_15' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3175 [1/1] (0.00ns)   --->   "%sext_ln1148_32 = sext i12 %linear_buf_16_V_181 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3175 'sext' 'sext_ln1148_32' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3176 [1/1] (0.00ns)   --->   "%tmp_871 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_16_V_181, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3176 'bitselect' 'tmp_871' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3177 [1/1] (0.96ns)   --->   "%sub_ln1148_32 = sub i13 0, %sext_ln1148_32" [ResNet/net_hls.cc:606]   --->   Operation 3177 'sub' 'sub_ln1148_32' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3178 [1/1] (0.00ns)   --->   "%tmp_255 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_32, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3178 'partselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3179 [1/1] (0.00ns)   --->   "%zext_ln1148_80 = zext i7 %tmp_255 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3179 'zext' 'zext_ln1148_80' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3180 [1/1] (0.89ns)   --->   "%sub_ln1148_33 = sub i8 0, %zext_ln1148_80" [ResNet/net_hls.cc:606]   --->   Operation 3180 'sub' 'sub_ln1148_33' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3181 [1/1] (0.00ns)   --->   "%trunc_ln1148_16 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_16_V_181, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3181 'partselect' 'trunc_ln1148_16' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3182 [1/1] (0.00ns)   --->   "%sext_ln1148_33 = sext i6 %trunc_ln1148_16 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3182 'sext' 'sext_ln1148_33' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3183 [1/1] (0.00ns)   --->   "%zext_ln1148_16 = zext i7 %sext_ln1148_33 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3183 'zext' 'zext_ln1148_16' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3184 [1/1] (0.44ns)   --->   "%select_ln1148_16 = select i1 %tmp_871, i8 %sub_ln1148_33, i8 %zext_ln1148_16" [ResNet/net_hls.cc:606]   --->   Operation 3184 'select' 'select_ln1148_16' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3185 [1/1] (0.00ns)   --->   "%sext_ln1148_34 = sext i12 %linear_buf_17_V_182 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3185 'sext' 'sext_ln1148_34' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3186 [1/1] (0.00ns)   --->   "%tmp_872 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_17_V_182, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3186 'bitselect' 'tmp_872' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3187 [1/1] (0.96ns)   --->   "%sub_ln1148_34 = sub i13 0, %sext_ln1148_34" [ResNet/net_hls.cc:606]   --->   Operation 3187 'sub' 'sub_ln1148_34' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3188 [1/1] (0.00ns)   --->   "%tmp_256 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_34, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3188 'partselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3189 [1/1] (0.00ns)   --->   "%zext_ln1148_81 = zext i7 %tmp_256 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3189 'zext' 'zext_ln1148_81' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3190 [1/1] (0.89ns)   --->   "%sub_ln1148_35 = sub i8 0, %zext_ln1148_81" [ResNet/net_hls.cc:606]   --->   Operation 3190 'sub' 'sub_ln1148_35' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3191 [1/1] (0.00ns)   --->   "%trunc_ln1148_17 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_17_V_182, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3191 'partselect' 'trunc_ln1148_17' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3192 [1/1] (0.00ns)   --->   "%sext_ln1148_35 = sext i6 %trunc_ln1148_17 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3192 'sext' 'sext_ln1148_35' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3193 [1/1] (0.00ns)   --->   "%zext_ln1148_17 = zext i7 %sext_ln1148_35 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3193 'zext' 'zext_ln1148_17' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3194 [1/1] (0.44ns)   --->   "%select_ln1148_17 = select i1 %tmp_872, i8 %sub_ln1148_35, i8 %zext_ln1148_17" [ResNet/net_hls.cc:606]   --->   Operation 3194 'select' 'select_ln1148_17' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3195 [1/1] (0.00ns)   --->   "%sext_ln1148_36 = sext i12 %linear_buf_18_V_183 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3195 'sext' 'sext_ln1148_36' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3196 [1/1] (0.00ns)   --->   "%tmp_873 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_18_V_183, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3196 'bitselect' 'tmp_873' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3197 [1/1] (0.96ns)   --->   "%sub_ln1148_36 = sub i13 0, %sext_ln1148_36" [ResNet/net_hls.cc:606]   --->   Operation 3197 'sub' 'sub_ln1148_36' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3198 [1/1] (0.00ns)   --->   "%tmp_257 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_36, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3198 'partselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3199 [1/1] (0.00ns)   --->   "%zext_ln1148_82 = zext i7 %tmp_257 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3199 'zext' 'zext_ln1148_82' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3200 [1/1] (0.89ns)   --->   "%sub_ln1148_37 = sub i8 0, %zext_ln1148_82" [ResNet/net_hls.cc:606]   --->   Operation 3200 'sub' 'sub_ln1148_37' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3201 [1/1] (0.00ns)   --->   "%trunc_ln1148_18 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_18_V_183, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3201 'partselect' 'trunc_ln1148_18' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3202 [1/1] (0.00ns)   --->   "%sext_ln1148_37 = sext i6 %trunc_ln1148_18 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3202 'sext' 'sext_ln1148_37' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3203 [1/1] (0.00ns)   --->   "%zext_ln1148_18 = zext i7 %sext_ln1148_37 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3203 'zext' 'zext_ln1148_18' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3204 [1/1] (0.44ns)   --->   "%select_ln1148_18 = select i1 %tmp_873, i8 %sub_ln1148_37, i8 %zext_ln1148_18" [ResNet/net_hls.cc:606]   --->   Operation 3204 'select' 'select_ln1148_18' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3205 [1/1] (0.00ns)   --->   "%sext_ln1148_38 = sext i12 %linear_buf_19_V_184 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3205 'sext' 'sext_ln1148_38' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3206 [1/1] (0.00ns)   --->   "%tmp_874 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_19_V_184, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3206 'bitselect' 'tmp_874' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3207 [1/1] (0.96ns)   --->   "%sub_ln1148_38 = sub i13 0, %sext_ln1148_38" [ResNet/net_hls.cc:606]   --->   Operation 3207 'sub' 'sub_ln1148_38' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3208 [1/1] (0.00ns)   --->   "%tmp_258 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_38, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3208 'partselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3209 [1/1] (0.00ns)   --->   "%zext_ln1148_83 = zext i7 %tmp_258 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3209 'zext' 'zext_ln1148_83' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3210 [1/1] (0.89ns)   --->   "%sub_ln1148_39 = sub i8 0, %zext_ln1148_83" [ResNet/net_hls.cc:606]   --->   Operation 3210 'sub' 'sub_ln1148_39' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3211 [1/1] (0.00ns)   --->   "%trunc_ln1148_19 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_19_V_184, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3211 'partselect' 'trunc_ln1148_19' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3212 [1/1] (0.00ns)   --->   "%sext_ln1148_39 = sext i6 %trunc_ln1148_19 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3212 'sext' 'sext_ln1148_39' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3213 [1/1] (0.00ns)   --->   "%zext_ln1148_19 = zext i7 %sext_ln1148_39 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3213 'zext' 'zext_ln1148_19' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3214 [1/1] (0.44ns)   --->   "%select_ln1148_19 = select i1 %tmp_874, i8 %sub_ln1148_39, i8 %zext_ln1148_19" [ResNet/net_hls.cc:606]   --->   Operation 3214 'select' 'select_ln1148_19' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3215 [1/1] (0.00ns)   --->   "%sext_ln1148_40 = sext i12 %linear_buf_20_V_185 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3215 'sext' 'sext_ln1148_40' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3216 [1/1] (0.00ns)   --->   "%tmp_875 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_20_V_185, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3216 'bitselect' 'tmp_875' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3217 [1/1] (0.96ns)   --->   "%sub_ln1148_40 = sub i13 0, %sext_ln1148_40" [ResNet/net_hls.cc:606]   --->   Operation 3217 'sub' 'sub_ln1148_40' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3218 [1/1] (0.00ns)   --->   "%tmp_259 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_40, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3218 'partselect' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3219 [1/1] (0.00ns)   --->   "%zext_ln1148_84 = zext i7 %tmp_259 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3219 'zext' 'zext_ln1148_84' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3220 [1/1] (0.89ns)   --->   "%sub_ln1148_41 = sub i8 0, %zext_ln1148_84" [ResNet/net_hls.cc:606]   --->   Operation 3220 'sub' 'sub_ln1148_41' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3221 [1/1] (0.00ns)   --->   "%trunc_ln1148_20 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_20_V_185, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3221 'partselect' 'trunc_ln1148_20' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3222 [1/1] (0.00ns)   --->   "%sext_ln1148_41 = sext i6 %trunc_ln1148_20 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3222 'sext' 'sext_ln1148_41' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3223 [1/1] (0.00ns)   --->   "%zext_ln1148_20 = zext i7 %sext_ln1148_41 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3223 'zext' 'zext_ln1148_20' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3224 [1/1] (0.44ns)   --->   "%select_ln1148_20 = select i1 %tmp_875, i8 %sub_ln1148_41, i8 %zext_ln1148_20" [ResNet/net_hls.cc:606]   --->   Operation 3224 'select' 'select_ln1148_20' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3225 [1/1] (0.00ns)   --->   "%sext_ln1148_42 = sext i12 %linear_buf_21_V_186 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3225 'sext' 'sext_ln1148_42' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3226 [1/1] (0.00ns)   --->   "%tmp_876 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_21_V_186, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3226 'bitselect' 'tmp_876' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3227 [1/1] (0.96ns)   --->   "%sub_ln1148_42 = sub i13 0, %sext_ln1148_42" [ResNet/net_hls.cc:606]   --->   Operation 3227 'sub' 'sub_ln1148_42' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3228 [1/1] (0.00ns)   --->   "%tmp_260 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_42, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3228 'partselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3229 [1/1] (0.00ns)   --->   "%zext_ln1148_85 = zext i7 %tmp_260 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3229 'zext' 'zext_ln1148_85' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3230 [1/1] (0.89ns)   --->   "%sub_ln1148_43 = sub i8 0, %zext_ln1148_85" [ResNet/net_hls.cc:606]   --->   Operation 3230 'sub' 'sub_ln1148_43' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3231 [1/1] (0.00ns)   --->   "%trunc_ln1148_21 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_21_V_186, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3231 'partselect' 'trunc_ln1148_21' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3232 [1/1] (0.00ns)   --->   "%sext_ln1148_43 = sext i6 %trunc_ln1148_21 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3232 'sext' 'sext_ln1148_43' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3233 [1/1] (0.00ns)   --->   "%zext_ln1148_21 = zext i7 %sext_ln1148_43 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3233 'zext' 'zext_ln1148_21' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3234 [1/1] (0.44ns)   --->   "%select_ln1148_21 = select i1 %tmp_876, i8 %sub_ln1148_43, i8 %zext_ln1148_21" [ResNet/net_hls.cc:606]   --->   Operation 3234 'select' 'select_ln1148_21' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3235 [1/1] (0.00ns)   --->   "%sext_ln1148_44 = sext i12 %linear_buf_22_V_187 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3235 'sext' 'sext_ln1148_44' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3236 [1/1] (0.00ns)   --->   "%tmp_877 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_22_V_187, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3236 'bitselect' 'tmp_877' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3237 [1/1] (0.96ns)   --->   "%sub_ln1148_44 = sub i13 0, %sext_ln1148_44" [ResNet/net_hls.cc:606]   --->   Operation 3237 'sub' 'sub_ln1148_44' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3238 [1/1] (0.00ns)   --->   "%tmp_261 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_44, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3238 'partselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3239 [1/1] (0.00ns)   --->   "%zext_ln1148_86 = zext i7 %tmp_261 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3239 'zext' 'zext_ln1148_86' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3240 [1/1] (0.89ns)   --->   "%sub_ln1148_45 = sub i8 0, %zext_ln1148_86" [ResNet/net_hls.cc:606]   --->   Operation 3240 'sub' 'sub_ln1148_45' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3241 [1/1] (0.00ns)   --->   "%trunc_ln1148_22 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_22_V_187, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3241 'partselect' 'trunc_ln1148_22' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3242 [1/1] (0.00ns)   --->   "%sext_ln1148_45 = sext i6 %trunc_ln1148_22 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3242 'sext' 'sext_ln1148_45' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3243 [1/1] (0.00ns)   --->   "%zext_ln1148_22 = zext i7 %sext_ln1148_45 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3243 'zext' 'zext_ln1148_22' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3244 [1/1] (0.44ns)   --->   "%select_ln1148_22 = select i1 %tmp_877, i8 %sub_ln1148_45, i8 %zext_ln1148_22" [ResNet/net_hls.cc:606]   --->   Operation 3244 'select' 'select_ln1148_22' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3245 [1/1] (0.00ns)   --->   "%sext_ln1148_46 = sext i12 %linear_buf_23_V_188 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3245 'sext' 'sext_ln1148_46' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3246 [1/1] (0.00ns)   --->   "%tmp_878 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_23_V_188, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3246 'bitselect' 'tmp_878' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3247 [1/1] (0.96ns)   --->   "%sub_ln1148_46 = sub i13 0, %sext_ln1148_46" [ResNet/net_hls.cc:606]   --->   Operation 3247 'sub' 'sub_ln1148_46' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3248 [1/1] (0.00ns)   --->   "%tmp_262 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_46, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3248 'partselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3249 [1/1] (0.00ns)   --->   "%zext_ln1148_87 = zext i7 %tmp_262 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3249 'zext' 'zext_ln1148_87' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3250 [1/1] (0.89ns)   --->   "%sub_ln1148_47 = sub i8 0, %zext_ln1148_87" [ResNet/net_hls.cc:606]   --->   Operation 3250 'sub' 'sub_ln1148_47' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3251 [1/1] (0.00ns)   --->   "%trunc_ln1148_23 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_23_V_188, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3251 'partselect' 'trunc_ln1148_23' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3252 [1/1] (0.00ns)   --->   "%sext_ln1148_47 = sext i6 %trunc_ln1148_23 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3252 'sext' 'sext_ln1148_47' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3253 [1/1] (0.00ns)   --->   "%zext_ln1148_23 = zext i7 %sext_ln1148_47 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3253 'zext' 'zext_ln1148_23' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3254 [1/1] (0.44ns)   --->   "%select_ln1148_23 = select i1 %tmp_878, i8 %sub_ln1148_47, i8 %zext_ln1148_23" [ResNet/net_hls.cc:606]   --->   Operation 3254 'select' 'select_ln1148_23' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3255 [1/1] (0.00ns)   --->   "%sext_ln1148_48 = sext i12 %linear_buf_24_V_189 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3255 'sext' 'sext_ln1148_48' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3256 [1/1] (0.00ns)   --->   "%tmp_879 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_24_V_189, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3256 'bitselect' 'tmp_879' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3257 [1/1] (0.96ns)   --->   "%sub_ln1148_48 = sub i13 0, %sext_ln1148_48" [ResNet/net_hls.cc:606]   --->   Operation 3257 'sub' 'sub_ln1148_48' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3258 [1/1] (0.00ns)   --->   "%tmp_263 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_48, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3258 'partselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3259 [1/1] (0.00ns)   --->   "%zext_ln1148_88 = zext i7 %tmp_263 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3259 'zext' 'zext_ln1148_88' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3260 [1/1] (0.89ns)   --->   "%sub_ln1148_49 = sub i8 0, %zext_ln1148_88" [ResNet/net_hls.cc:606]   --->   Operation 3260 'sub' 'sub_ln1148_49' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3261 [1/1] (0.00ns)   --->   "%trunc_ln1148_24 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_24_V_189, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3261 'partselect' 'trunc_ln1148_24' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3262 [1/1] (0.00ns)   --->   "%sext_ln1148_49 = sext i6 %trunc_ln1148_24 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3262 'sext' 'sext_ln1148_49' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3263 [1/1] (0.00ns)   --->   "%zext_ln1148_24 = zext i7 %sext_ln1148_49 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3263 'zext' 'zext_ln1148_24' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3264 [1/1] (0.44ns)   --->   "%select_ln1148_24 = select i1 %tmp_879, i8 %sub_ln1148_49, i8 %zext_ln1148_24" [ResNet/net_hls.cc:606]   --->   Operation 3264 'select' 'select_ln1148_24' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3265 [1/1] (0.00ns)   --->   "%sext_ln1148_50 = sext i12 %linear_buf_25_V_190 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3265 'sext' 'sext_ln1148_50' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3266 [1/1] (0.00ns)   --->   "%tmp_880 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_25_V_190, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3266 'bitselect' 'tmp_880' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3267 [1/1] (0.96ns)   --->   "%sub_ln1148_50 = sub i13 0, %sext_ln1148_50" [ResNet/net_hls.cc:606]   --->   Operation 3267 'sub' 'sub_ln1148_50' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3268 [1/1] (0.00ns)   --->   "%tmp_264 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_50, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3268 'partselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3269 [1/1] (0.00ns)   --->   "%zext_ln1148_89 = zext i7 %tmp_264 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3269 'zext' 'zext_ln1148_89' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3270 [1/1] (0.89ns)   --->   "%sub_ln1148_51 = sub i8 0, %zext_ln1148_89" [ResNet/net_hls.cc:606]   --->   Operation 3270 'sub' 'sub_ln1148_51' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3271 [1/1] (0.00ns)   --->   "%trunc_ln1148_25 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_25_V_190, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3271 'partselect' 'trunc_ln1148_25' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3272 [1/1] (0.00ns)   --->   "%sext_ln1148_51 = sext i6 %trunc_ln1148_25 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3272 'sext' 'sext_ln1148_51' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3273 [1/1] (0.00ns)   --->   "%zext_ln1148_25 = zext i7 %sext_ln1148_51 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3273 'zext' 'zext_ln1148_25' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3274 [1/1] (0.44ns)   --->   "%select_ln1148_25 = select i1 %tmp_880, i8 %sub_ln1148_51, i8 %zext_ln1148_25" [ResNet/net_hls.cc:606]   --->   Operation 3274 'select' 'select_ln1148_25' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3275 [1/1] (0.00ns)   --->   "%sext_ln1148_52 = sext i12 %linear_buf_26_V_191 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3275 'sext' 'sext_ln1148_52' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3276 [1/1] (0.00ns)   --->   "%tmp_881 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_26_V_191, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3276 'bitselect' 'tmp_881' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3277 [1/1] (0.96ns)   --->   "%sub_ln1148_52 = sub i13 0, %sext_ln1148_52" [ResNet/net_hls.cc:606]   --->   Operation 3277 'sub' 'sub_ln1148_52' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3278 [1/1] (0.00ns)   --->   "%tmp_265 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_52, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3278 'partselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3279 [1/1] (0.00ns)   --->   "%zext_ln1148_90 = zext i7 %tmp_265 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3279 'zext' 'zext_ln1148_90' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3280 [1/1] (0.89ns)   --->   "%sub_ln1148_53 = sub i8 0, %zext_ln1148_90" [ResNet/net_hls.cc:606]   --->   Operation 3280 'sub' 'sub_ln1148_53' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3281 [1/1] (0.00ns)   --->   "%trunc_ln1148_26 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_26_V_191, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3281 'partselect' 'trunc_ln1148_26' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3282 [1/1] (0.00ns)   --->   "%sext_ln1148_53 = sext i6 %trunc_ln1148_26 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3282 'sext' 'sext_ln1148_53' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3283 [1/1] (0.00ns)   --->   "%zext_ln1148_26 = zext i7 %sext_ln1148_53 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3283 'zext' 'zext_ln1148_26' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3284 [1/1] (0.44ns)   --->   "%select_ln1148_26 = select i1 %tmp_881, i8 %sub_ln1148_53, i8 %zext_ln1148_26" [ResNet/net_hls.cc:606]   --->   Operation 3284 'select' 'select_ln1148_26' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3285 [1/1] (0.00ns)   --->   "%sext_ln1148_54 = sext i12 %linear_buf_27_V_192 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3285 'sext' 'sext_ln1148_54' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3286 [1/1] (0.00ns)   --->   "%tmp_882 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_27_V_192, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3286 'bitselect' 'tmp_882' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3287 [1/1] (0.96ns)   --->   "%sub_ln1148_54 = sub i13 0, %sext_ln1148_54" [ResNet/net_hls.cc:606]   --->   Operation 3287 'sub' 'sub_ln1148_54' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3288 [1/1] (0.00ns)   --->   "%tmp_266 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_54, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3288 'partselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3289 [1/1] (0.00ns)   --->   "%zext_ln1148_91 = zext i7 %tmp_266 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3289 'zext' 'zext_ln1148_91' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3290 [1/1] (0.89ns)   --->   "%sub_ln1148_55 = sub i8 0, %zext_ln1148_91" [ResNet/net_hls.cc:606]   --->   Operation 3290 'sub' 'sub_ln1148_55' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3291 [1/1] (0.00ns)   --->   "%trunc_ln1148_27 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_27_V_192, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3291 'partselect' 'trunc_ln1148_27' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3292 [1/1] (0.00ns)   --->   "%sext_ln1148_55 = sext i6 %trunc_ln1148_27 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3292 'sext' 'sext_ln1148_55' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3293 [1/1] (0.00ns)   --->   "%zext_ln1148_27 = zext i7 %sext_ln1148_55 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3293 'zext' 'zext_ln1148_27' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3294 [1/1] (0.44ns)   --->   "%select_ln1148_27 = select i1 %tmp_882, i8 %sub_ln1148_55, i8 %zext_ln1148_27" [ResNet/net_hls.cc:606]   --->   Operation 3294 'select' 'select_ln1148_27' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3295 [1/1] (0.00ns)   --->   "%sext_ln1148_56 = sext i12 %linear_buf_28_V_193 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3295 'sext' 'sext_ln1148_56' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3296 [1/1] (0.00ns)   --->   "%tmp_883 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_28_V_193, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3296 'bitselect' 'tmp_883' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3297 [1/1] (0.96ns)   --->   "%sub_ln1148_56 = sub i13 0, %sext_ln1148_56" [ResNet/net_hls.cc:606]   --->   Operation 3297 'sub' 'sub_ln1148_56' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3298 [1/1] (0.00ns)   --->   "%tmp_267 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_56, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3298 'partselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3299 [1/1] (0.00ns)   --->   "%zext_ln1148_92 = zext i7 %tmp_267 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3299 'zext' 'zext_ln1148_92' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3300 [1/1] (0.89ns)   --->   "%sub_ln1148_57 = sub i8 0, %zext_ln1148_92" [ResNet/net_hls.cc:606]   --->   Operation 3300 'sub' 'sub_ln1148_57' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3301 [1/1] (0.00ns)   --->   "%trunc_ln1148_28 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_28_V_193, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3301 'partselect' 'trunc_ln1148_28' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3302 [1/1] (0.00ns)   --->   "%sext_ln1148_57 = sext i6 %trunc_ln1148_28 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3302 'sext' 'sext_ln1148_57' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3303 [1/1] (0.00ns)   --->   "%zext_ln1148_28 = zext i7 %sext_ln1148_57 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3303 'zext' 'zext_ln1148_28' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3304 [1/1] (0.44ns)   --->   "%select_ln1148_28 = select i1 %tmp_883, i8 %sub_ln1148_57, i8 %zext_ln1148_28" [ResNet/net_hls.cc:606]   --->   Operation 3304 'select' 'select_ln1148_28' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3305 [1/1] (0.00ns)   --->   "%sext_ln1148_58 = sext i12 %linear_buf_29_V_194 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3305 'sext' 'sext_ln1148_58' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3306 [1/1] (0.00ns)   --->   "%tmp_884 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_29_V_194, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3306 'bitselect' 'tmp_884' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3307 [1/1] (0.96ns)   --->   "%sub_ln1148_58 = sub i13 0, %sext_ln1148_58" [ResNet/net_hls.cc:606]   --->   Operation 3307 'sub' 'sub_ln1148_58' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3308 [1/1] (0.00ns)   --->   "%tmp_268 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_58, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3308 'partselect' 'tmp_268' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3309 [1/1] (0.00ns)   --->   "%zext_ln1148_93 = zext i7 %tmp_268 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3309 'zext' 'zext_ln1148_93' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3310 [1/1] (0.89ns)   --->   "%sub_ln1148_59 = sub i8 0, %zext_ln1148_93" [ResNet/net_hls.cc:606]   --->   Operation 3310 'sub' 'sub_ln1148_59' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3311 [1/1] (0.00ns)   --->   "%trunc_ln1148_29 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_29_V_194, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3311 'partselect' 'trunc_ln1148_29' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3312 [1/1] (0.00ns)   --->   "%sext_ln1148_59 = sext i6 %trunc_ln1148_29 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3312 'sext' 'sext_ln1148_59' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3313 [1/1] (0.00ns)   --->   "%zext_ln1148_29 = zext i7 %sext_ln1148_59 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3313 'zext' 'zext_ln1148_29' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3314 [1/1] (0.44ns)   --->   "%select_ln1148_29 = select i1 %tmp_884, i8 %sub_ln1148_59, i8 %zext_ln1148_29" [ResNet/net_hls.cc:606]   --->   Operation 3314 'select' 'select_ln1148_29' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3315 [1/1] (0.00ns)   --->   "%sext_ln1148_60 = sext i12 %linear_buf_30_V_195 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3315 'sext' 'sext_ln1148_60' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3316 [1/1] (0.00ns)   --->   "%tmp_885 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_30_V_195, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3316 'bitselect' 'tmp_885' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3317 [1/1] (0.96ns)   --->   "%sub_ln1148_60 = sub i13 0, %sext_ln1148_60" [ResNet/net_hls.cc:606]   --->   Operation 3317 'sub' 'sub_ln1148_60' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3318 [1/1] (0.00ns)   --->   "%tmp_269 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_60, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3318 'partselect' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3319 [1/1] (0.00ns)   --->   "%zext_ln1148_94 = zext i7 %tmp_269 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3319 'zext' 'zext_ln1148_94' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3320 [1/1] (0.89ns)   --->   "%sub_ln1148_61 = sub i8 0, %zext_ln1148_94" [ResNet/net_hls.cc:606]   --->   Operation 3320 'sub' 'sub_ln1148_61' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3321 [1/1] (0.00ns)   --->   "%trunc_ln1148_30 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_30_V_195, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3321 'partselect' 'trunc_ln1148_30' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3322 [1/1] (0.00ns)   --->   "%sext_ln1148_61 = sext i6 %trunc_ln1148_30 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3322 'sext' 'sext_ln1148_61' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3323 [1/1] (0.00ns)   --->   "%zext_ln1148_30 = zext i7 %sext_ln1148_61 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3323 'zext' 'zext_ln1148_30' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3324 [1/1] (0.44ns)   --->   "%select_ln1148_30 = select i1 %tmp_885, i8 %sub_ln1148_61, i8 %zext_ln1148_30" [ResNet/net_hls.cc:606]   --->   Operation 3324 'select' 'select_ln1148_30' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3325 [1/1] (0.00ns)   --->   "%sext_ln1148_62 = sext i12 %linear_buf_31_V_196 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3325 'sext' 'sext_ln1148_62' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3326 [1/1] (0.00ns)   --->   "%tmp_886 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_31_V_196, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3326 'bitselect' 'tmp_886' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3327 [1/1] (0.96ns)   --->   "%sub_ln1148_62 = sub i13 0, %sext_ln1148_62" [ResNet/net_hls.cc:606]   --->   Operation 3327 'sub' 'sub_ln1148_62' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3328 [1/1] (0.00ns)   --->   "%tmp_270 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_62, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3328 'partselect' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3329 [1/1] (0.00ns)   --->   "%zext_ln1148_95 = zext i7 %tmp_270 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3329 'zext' 'zext_ln1148_95' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3330 [1/1] (0.89ns)   --->   "%sub_ln1148_63 = sub i8 0, %zext_ln1148_95" [ResNet/net_hls.cc:606]   --->   Operation 3330 'sub' 'sub_ln1148_63' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3331 [1/1] (0.00ns)   --->   "%trunc_ln1148_31 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_31_V_196, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3331 'partselect' 'trunc_ln1148_31' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3332 [1/1] (0.00ns)   --->   "%sext_ln1148_63 = sext i6 %trunc_ln1148_31 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3332 'sext' 'sext_ln1148_63' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3333 [1/1] (0.00ns)   --->   "%zext_ln1148_31 = zext i7 %sext_ln1148_63 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3333 'zext' 'zext_ln1148_31' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3334 [1/1] (0.44ns)   --->   "%select_ln1148_31 = select i1 %tmp_886, i8 %sub_ln1148_63, i8 %zext_ln1148_31" [ResNet/net_hls.cc:606]   --->   Operation 3334 'select' 'select_ln1148_31' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3335 [1/1] (0.00ns)   --->   "%sext_ln1148_64 = sext i12 %linear_buf_32_V_197 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3335 'sext' 'sext_ln1148_64' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3336 [1/1] (0.00ns)   --->   "%tmp_887 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_32_V_197, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3336 'bitselect' 'tmp_887' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3337 [1/1] (0.96ns)   --->   "%sub_ln1148_64 = sub i13 0, %sext_ln1148_64" [ResNet/net_hls.cc:606]   --->   Operation 3337 'sub' 'sub_ln1148_64' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3338 [1/1] (0.00ns)   --->   "%tmp_271 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_64, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3338 'partselect' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3339 [1/1] (0.00ns)   --->   "%zext_ln1148_96 = zext i7 %tmp_271 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3339 'zext' 'zext_ln1148_96' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3340 [1/1] (0.89ns)   --->   "%sub_ln1148_65 = sub i8 0, %zext_ln1148_96" [ResNet/net_hls.cc:606]   --->   Operation 3340 'sub' 'sub_ln1148_65' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3341 [1/1] (0.00ns)   --->   "%trunc_ln1148_32 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_32_V_197, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3341 'partselect' 'trunc_ln1148_32' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3342 [1/1] (0.00ns)   --->   "%sext_ln1148_65 = sext i6 %trunc_ln1148_32 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3342 'sext' 'sext_ln1148_65' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3343 [1/1] (0.00ns)   --->   "%zext_ln1148_32 = zext i7 %sext_ln1148_65 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3343 'zext' 'zext_ln1148_32' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3344 [1/1] (0.44ns)   --->   "%select_ln1148_32 = select i1 %tmp_887, i8 %sub_ln1148_65, i8 %zext_ln1148_32" [ResNet/net_hls.cc:606]   --->   Operation 3344 'select' 'select_ln1148_32' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3345 [1/1] (0.00ns)   --->   "%sext_ln1148_66 = sext i12 %linear_buf_33_V_198 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3345 'sext' 'sext_ln1148_66' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3346 [1/1] (0.00ns)   --->   "%tmp_888 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_33_V_198, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3346 'bitselect' 'tmp_888' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3347 [1/1] (0.96ns)   --->   "%sub_ln1148_66 = sub i13 0, %sext_ln1148_66" [ResNet/net_hls.cc:606]   --->   Operation 3347 'sub' 'sub_ln1148_66' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3348 [1/1] (0.00ns)   --->   "%tmp_272 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_66, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3348 'partselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3349 [1/1] (0.00ns)   --->   "%zext_ln1148_97 = zext i7 %tmp_272 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3349 'zext' 'zext_ln1148_97' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3350 [1/1] (0.89ns)   --->   "%sub_ln1148_67 = sub i8 0, %zext_ln1148_97" [ResNet/net_hls.cc:606]   --->   Operation 3350 'sub' 'sub_ln1148_67' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3351 [1/1] (0.00ns)   --->   "%trunc_ln1148_33 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_33_V_198, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3351 'partselect' 'trunc_ln1148_33' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3352 [1/1] (0.00ns)   --->   "%sext_ln1148_67 = sext i6 %trunc_ln1148_33 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3352 'sext' 'sext_ln1148_67' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3353 [1/1] (0.00ns)   --->   "%zext_ln1148_33 = zext i7 %sext_ln1148_67 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3353 'zext' 'zext_ln1148_33' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3354 [1/1] (0.44ns)   --->   "%select_ln1148_33 = select i1 %tmp_888, i8 %sub_ln1148_67, i8 %zext_ln1148_33" [ResNet/net_hls.cc:606]   --->   Operation 3354 'select' 'select_ln1148_33' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3355 [1/1] (0.00ns)   --->   "%sext_ln1148_68 = sext i12 %linear_buf_34_V_199 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3355 'sext' 'sext_ln1148_68' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3356 [1/1] (0.00ns)   --->   "%tmp_889 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_34_V_199, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3356 'bitselect' 'tmp_889' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3357 [1/1] (0.96ns)   --->   "%sub_ln1148_68 = sub i13 0, %sext_ln1148_68" [ResNet/net_hls.cc:606]   --->   Operation 3357 'sub' 'sub_ln1148_68' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3358 [1/1] (0.00ns)   --->   "%tmp_273 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_68, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3358 'partselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3359 [1/1] (0.00ns)   --->   "%zext_ln1148_98 = zext i7 %tmp_273 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3359 'zext' 'zext_ln1148_98' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3360 [1/1] (0.89ns)   --->   "%sub_ln1148_69 = sub i8 0, %zext_ln1148_98" [ResNet/net_hls.cc:606]   --->   Operation 3360 'sub' 'sub_ln1148_69' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3361 [1/1] (0.00ns)   --->   "%trunc_ln1148_34 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_34_V_199, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3361 'partselect' 'trunc_ln1148_34' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3362 [1/1] (0.00ns)   --->   "%sext_ln1148_69 = sext i6 %trunc_ln1148_34 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3362 'sext' 'sext_ln1148_69' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3363 [1/1] (0.00ns)   --->   "%zext_ln1148_34 = zext i7 %sext_ln1148_69 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3363 'zext' 'zext_ln1148_34' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3364 [1/1] (0.44ns)   --->   "%select_ln1148_34 = select i1 %tmp_889, i8 %sub_ln1148_69, i8 %zext_ln1148_34" [ResNet/net_hls.cc:606]   --->   Operation 3364 'select' 'select_ln1148_34' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3365 [1/1] (0.00ns)   --->   "%sext_ln1148_70 = sext i12 %linear_buf_35_V_1100 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3365 'sext' 'sext_ln1148_70' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3366 [1/1] (0.00ns)   --->   "%tmp_890 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_35_V_1100, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3366 'bitselect' 'tmp_890' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3367 [1/1] (0.96ns)   --->   "%sub_ln1148_70 = sub i13 0, %sext_ln1148_70" [ResNet/net_hls.cc:606]   --->   Operation 3367 'sub' 'sub_ln1148_70' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3368 [1/1] (0.00ns)   --->   "%tmp_274 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_70, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3368 'partselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3369 [1/1] (0.00ns)   --->   "%zext_ln1148_99 = zext i7 %tmp_274 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3369 'zext' 'zext_ln1148_99' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3370 [1/1] (0.89ns)   --->   "%sub_ln1148_71 = sub i8 0, %zext_ln1148_99" [ResNet/net_hls.cc:606]   --->   Operation 3370 'sub' 'sub_ln1148_71' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3371 [1/1] (0.00ns)   --->   "%trunc_ln1148_35 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_35_V_1100, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3371 'partselect' 'trunc_ln1148_35' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3372 [1/1] (0.00ns)   --->   "%sext_ln1148_71 = sext i6 %trunc_ln1148_35 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3372 'sext' 'sext_ln1148_71' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3373 [1/1] (0.00ns)   --->   "%zext_ln1148_35 = zext i7 %sext_ln1148_71 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3373 'zext' 'zext_ln1148_35' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3374 [1/1] (0.44ns)   --->   "%select_ln1148_35 = select i1 %tmp_890, i8 %sub_ln1148_71, i8 %zext_ln1148_35" [ResNet/net_hls.cc:606]   --->   Operation 3374 'select' 'select_ln1148_35' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3375 [1/1] (0.00ns)   --->   "%sext_ln1148_72 = sext i12 %linear_buf_36_V_1101 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3375 'sext' 'sext_ln1148_72' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3376 [1/1] (0.00ns)   --->   "%tmp_891 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_36_V_1101, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3376 'bitselect' 'tmp_891' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3377 [1/1] (0.96ns)   --->   "%sub_ln1148_72 = sub i13 0, %sext_ln1148_72" [ResNet/net_hls.cc:606]   --->   Operation 3377 'sub' 'sub_ln1148_72' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3378 [1/1] (0.00ns)   --->   "%tmp_275 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_72, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3378 'partselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3379 [1/1] (0.00ns)   --->   "%zext_ln1148_100 = zext i7 %tmp_275 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3379 'zext' 'zext_ln1148_100' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3380 [1/1] (0.89ns)   --->   "%sub_ln1148_73 = sub i8 0, %zext_ln1148_100" [ResNet/net_hls.cc:606]   --->   Operation 3380 'sub' 'sub_ln1148_73' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3381 [1/1] (0.00ns)   --->   "%trunc_ln1148_36 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_36_V_1101, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3381 'partselect' 'trunc_ln1148_36' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3382 [1/1] (0.00ns)   --->   "%sext_ln1148_73 = sext i6 %trunc_ln1148_36 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3382 'sext' 'sext_ln1148_73' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3383 [1/1] (0.00ns)   --->   "%zext_ln1148_36 = zext i7 %sext_ln1148_73 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3383 'zext' 'zext_ln1148_36' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3384 [1/1] (0.44ns)   --->   "%select_ln1148_36 = select i1 %tmp_891, i8 %sub_ln1148_73, i8 %zext_ln1148_36" [ResNet/net_hls.cc:606]   --->   Operation 3384 'select' 'select_ln1148_36' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3385 [1/1] (0.00ns)   --->   "%sext_ln1148_74 = sext i12 %linear_buf_37_V_1102 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3385 'sext' 'sext_ln1148_74' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3386 [1/1] (0.00ns)   --->   "%tmp_892 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_37_V_1102, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3386 'bitselect' 'tmp_892' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3387 [1/1] (0.96ns)   --->   "%sub_ln1148_74 = sub i13 0, %sext_ln1148_74" [ResNet/net_hls.cc:606]   --->   Operation 3387 'sub' 'sub_ln1148_74' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3388 [1/1] (0.00ns)   --->   "%tmp_276 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_74, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3388 'partselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3389 [1/1] (0.00ns)   --->   "%zext_ln1148_101 = zext i7 %tmp_276 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3389 'zext' 'zext_ln1148_101' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3390 [1/1] (0.89ns)   --->   "%sub_ln1148_75 = sub i8 0, %zext_ln1148_101" [ResNet/net_hls.cc:606]   --->   Operation 3390 'sub' 'sub_ln1148_75' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3391 [1/1] (0.00ns)   --->   "%trunc_ln1148_37 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_37_V_1102, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3391 'partselect' 'trunc_ln1148_37' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3392 [1/1] (0.00ns)   --->   "%sext_ln1148_75 = sext i6 %trunc_ln1148_37 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3392 'sext' 'sext_ln1148_75' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3393 [1/1] (0.00ns)   --->   "%zext_ln1148_37 = zext i7 %sext_ln1148_75 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3393 'zext' 'zext_ln1148_37' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3394 [1/1] (0.44ns)   --->   "%select_ln1148_37 = select i1 %tmp_892, i8 %sub_ln1148_75, i8 %zext_ln1148_37" [ResNet/net_hls.cc:606]   --->   Operation 3394 'select' 'select_ln1148_37' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3395 [1/1] (0.00ns)   --->   "%sext_ln1148_76 = sext i12 %linear_buf_38_V_1103 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3395 'sext' 'sext_ln1148_76' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3396 [1/1] (0.00ns)   --->   "%tmp_893 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_38_V_1103, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3396 'bitselect' 'tmp_893' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3397 [1/1] (0.96ns)   --->   "%sub_ln1148_76 = sub i13 0, %sext_ln1148_76" [ResNet/net_hls.cc:606]   --->   Operation 3397 'sub' 'sub_ln1148_76' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3398 [1/1] (0.00ns)   --->   "%tmp_277 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_76, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3398 'partselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3399 [1/1] (0.00ns)   --->   "%zext_ln1148_102 = zext i7 %tmp_277 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3399 'zext' 'zext_ln1148_102' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3400 [1/1] (0.89ns)   --->   "%sub_ln1148_77 = sub i8 0, %zext_ln1148_102" [ResNet/net_hls.cc:606]   --->   Operation 3400 'sub' 'sub_ln1148_77' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3401 [1/1] (0.00ns)   --->   "%trunc_ln1148_38 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_38_V_1103, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3401 'partselect' 'trunc_ln1148_38' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3402 [1/1] (0.00ns)   --->   "%sext_ln1148_77 = sext i6 %trunc_ln1148_38 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3402 'sext' 'sext_ln1148_77' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3403 [1/1] (0.00ns)   --->   "%zext_ln1148_38 = zext i7 %sext_ln1148_77 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3403 'zext' 'zext_ln1148_38' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3404 [1/1] (0.44ns)   --->   "%select_ln1148_38 = select i1 %tmp_893, i8 %sub_ln1148_77, i8 %zext_ln1148_38" [ResNet/net_hls.cc:606]   --->   Operation 3404 'select' 'select_ln1148_38' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3405 [1/1] (0.00ns)   --->   "%sext_ln1148_78 = sext i12 %linear_buf_39_V_1104 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3405 'sext' 'sext_ln1148_78' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3406 [1/1] (0.00ns)   --->   "%tmp_894 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_39_V_1104, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3406 'bitselect' 'tmp_894' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3407 [1/1] (0.96ns)   --->   "%sub_ln1148_78 = sub i13 0, %sext_ln1148_78" [ResNet/net_hls.cc:606]   --->   Operation 3407 'sub' 'sub_ln1148_78' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3408 [1/1] (0.00ns)   --->   "%tmp_278 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_78, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3408 'partselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3409 [1/1] (0.00ns)   --->   "%zext_ln1148_103 = zext i7 %tmp_278 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3409 'zext' 'zext_ln1148_103' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3410 [1/1] (0.89ns)   --->   "%sub_ln1148_79 = sub i8 0, %zext_ln1148_103" [ResNet/net_hls.cc:606]   --->   Operation 3410 'sub' 'sub_ln1148_79' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3411 [1/1] (0.00ns)   --->   "%trunc_ln1148_39 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_39_V_1104, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3411 'partselect' 'trunc_ln1148_39' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3412 [1/1] (0.00ns)   --->   "%sext_ln1148_79 = sext i6 %trunc_ln1148_39 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3412 'sext' 'sext_ln1148_79' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3413 [1/1] (0.00ns)   --->   "%zext_ln1148_39 = zext i7 %sext_ln1148_79 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3413 'zext' 'zext_ln1148_39' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3414 [1/1] (0.44ns)   --->   "%select_ln1148_39 = select i1 %tmp_894, i8 %sub_ln1148_79, i8 %zext_ln1148_39" [ResNet/net_hls.cc:606]   --->   Operation 3414 'select' 'select_ln1148_39' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3415 [1/1] (0.00ns)   --->   "%sext_ln1148_80 = sext i12 %linear_buf_40_V_1105 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3415 'sext' 'sext_ln1148_80' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3416 [1/1] (0.00ns)   --->   "%tmp_895 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_40_V_1105, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3416 'bitselect' 'tmp_895' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3417 [1/1] (0.96ns)   --->   "%sub_ln1148_80 = sub i13 0, %sext_ln1148_80" [ResNet/net_hls.cc:606]   --->   Operation 3417 'sub' 'sub_ln1148_80' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3418 [1/1] (0.00ns)   --->   "%tmp_279 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_80, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3418 'partselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3419 [1/1] (0.00ns)   --->   "%zext_ln1148_104 = zext i7 %tmp_279 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3419 'zext' 'zext_ln1148_104' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3420 [1/1] (0.89ns)   --->   "%sub_ln1148_81 = sub i8 0, %zext_ln1148_104" [ResNet/net_hls.cc:606]   --->   Operation 3420 'sub' 'sub_ln1148_81' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3421 [1/1] (0.00ns)   --->   "%trunc_ln1148_40 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_40_V_1105, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3421 'partselect' 'trunc_ln1148_40' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3422 [1/1] (0.00ns)   --->   "%sext_ln1148_81 = sext i6 %trunc_ln1148_40 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3422 'sext' 'sext_ln1148_81' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3423 [1/1] (0.00ns)   --->   "%zext_ln1148_40 = zext i7 %sext_ln1148_81 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3423 'zext' 'zext_ln1148_40' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3424 [1/1] (0.44ns)   --->   "%select_ln1148_40 = select i1 %tmp_895, i8 %sub_ln1148_81, i8 %zext_ln1148_40" [ResNet/net_hls.cc:606]   --->   Operation 3424 'select' 'select_ln1148_40' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3425 [1/1] (0.00ns)   --->   "%sext_ln1148_82 = sext i12 %linear_buf_41_V_1106 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3425 'sext' 'sext_ln1148_82' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3426 [1/1] (0.00ns)   --->   "%tmp_896 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_41_V_1106, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3426 'bitselect' 'tmp_896' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3427 [1/1] (0.96ns)   --->   "%sub_ln1148_82 = sub i13 0, %sext_ln1148_82" [ResNet/net_hls.cc:606]   --->   Operation 3427 'sub' 'sub_ln1148_82' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3428 [1/1] (0.00ns)   --->   "%tmp_280 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_82, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3428 'partselect' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3429 [1/1] (0.00ns)   --->   "%zext_ln1148_105 = zext i7 %tmp_280 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3429 'zext' 'zext_ln1148_105' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3430 [1/1] (0.89ns)   --->   "%sub_ln1148_83 = sub i8 0, %zext_ln1148_105" [ResNet/net_hls.cc:606]   --->   Operation 3430 'sub' 'sub_ln1148_83' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3431 [1/1] (0.00ns)   --->   "%trunc_ln1148_41 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_41_V_1106, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3431 'partselect' 'trunc_ln1148_41' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3432 [1/1] (0.00ns)   --->   "%sext_ln1148_83 = sext i6 %trunc_ln1148_41 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3432 'sext' 'sext_ln1148_83' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3433 [1/1] (0.00ns)   --->   "%zext_ln1148_41 = zext i7 %sext_ln1148_83 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3433 'zext' 'zext_ln1148_41' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3434 [1/1] (0.44ns)   --->   "%select_ln1148_41 = select i1 %tmp_896, i8 %sub_ln1148_83, i8 %zext_ln1148_41" [ResNet/net_hls.cc:606]   --->   Operation 3434 'select' 'select_ln1148_41' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3435 [1/1] (0.00ns)   --->   "%sext_ln1148_84 = sext i12 %linear_buf_42_V_1107 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3435 'sext' 'sext_ln1148_84' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3436 [1/1] (0.00ns)   --->   "%tmp_897 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_42_V_1107, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3436 'bitselect' 'tmp_897' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3437 [1/1] (0.96ns)   --->   "%sub_ln1148_84 = sub i13 0, %sext_ln1148_84" [ResNet/net_hls.cc:606]   --->   Operation 3437 'sub' 'sub_ln1148_84' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3438 [1/1] (0.00ns)   --->   "%tmp_281 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_84, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3438 'partselect' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3439 [1/1] (0.00ns)   --->   "%zext_ln1148_106 = zext i7 %tmp_281 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3439 'zext' 'zext_ln1148_106' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3440 [1/1] (0.89ns)   --->   "%sub_ln1148_85 = sub i8 0, %zext_ln1148_106" [ResNet/net_hls.cc:606]   --->   Operation 3440 'sub' 'sub_ln1148_85' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3441 [1/1] (0.00ns)   --->   "%trunc_ln1148_42 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_42_V_1107, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3441 'partselect' 'trunc_ln1148_42' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3442 [1/1] (0.00ns)   --->   "%sext_ln1148_85 = sext i6 %trunc_ln1148_42 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3442 'sext' 'sext_ln1148_85' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3443 [1/1] (0.00ns)   --->   "%zext_ln1148_42 = zext i7 %sext_ln1148_85 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3443 'zext' 'zext_ln1148_42' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3444 [1/1] (0.44ns)   --->   "%select_ln1148_42 = select i1 %tmp_897, i8 %sub_ln1148_85, i8 %zext_ln1148_42" [ResNet/net_hls.cc:606]   --->   Operation 3444 'select' 'select_ln1148_42' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3445 [1/1] (0.00ns)   --->   "%sext_ln1148_86 = sext i12 %linear_buf_43_V_1108 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3445 'sext' 'sext_ln1148_86' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3446 [1/1] (0.00ns)   --->   "%tmp_898 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_43_V_1108, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3446 'bitselect' 'tmp_898' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3447 [1/1] (0.96ns)   --->   "%sub_ln1148_86 = sub i13 0, %sext_ln1148_86" [ResNet/net_hls.cc:606]   --->   Operation 3447 'sub' 'sub_ln1148_86' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3448 [1/1] (0.00ns)   --->   "%tmp_282 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_86, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3448 'partselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3449 [1/1] (0.00ns)   --->   "%zext_ln1148_107 = zext i7 %tmp_282 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3449 'zext' 'zext_ln1148_107' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3450 [1/1] (0.89ns)   --->   "%sub_ln1148_87 = sub i8 0, %zext_ln1148_107" [ResNet/net_hls.cc:606]   --->   Operation 3450 'sub' 'sub_ln1148_87' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3451 [1/1] (0.00ns)   --->   "%trunc_ln1148_43 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_43_V_1108, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3451 'partselect' 'trunc_ln1148_43' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3452 [1/1] (0.00ns)   --->   "%sext_ln1148_87 = sext i6 %trunc_ln1148_43 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3452 'sext' 'sext_ln1148_87' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3453 [1/1] (0.00ns)   --->   "%zext_ln1148_43 = zext i7 %sext_ln1148_87 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3453 'zext' 'zext_ln1148_43' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3454 [1/1] (0.44ns)   --->   "%select_ln1148_43 = select i1 %tmp_898, i8 %sub_ln1148_87, i8 %zext_ln1148_43" [ResNet/net_hls.cc:606]   --->   Operation 3454 'select' 'select_ln1148_43' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3455 [1/1] (0.00ns)   --->   "%sext_ln1148_88 = sext i12 %linear_buf_44_V_1109 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3455 'sext' 'sext_ln1148_88' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3456 [1/1] (0.00ns)   --->   "%tmp_899 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_44_V_1109, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3456 'bitselect' 'tmp_899' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3457 [1/1] (0.96ns)   --->   "%sub_ln1148_88 = sub i13 0, %sext_ln1148_88" [ResNet/net_hls.cc:606]   --->   Operation 3457 'sub' 'sub_ln1148_88' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3458 [1/1] (0.00ns)   --->   "%tmp_283 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_88, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3458 'partselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3459 [1/1] (0.00ns)   --->   "%zext_ln1148_108 = zext i7 %tmp_283 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3459 'zext' 'zext_ln1148_108' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3460 [1/1] (0.89ns)   --->   "%sub_ln1148_89 = sub i8 0, %zext_ln1148_108" [ResNet/net_hls.cc:606]   --->   Operation 3460 'sub' 'sub_ln1148_89' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3461 [1/1] (0.00ns)   --->   "%trunc_ln1148_44 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_44_V_1109, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3461 'partselect' 'trunc_ln1148_44' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3462 [1/1] (0.00ns)   --->   "%sext_ln1148_89 = sext i6 %trunc_ln1148_44 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3462 'sext' 'sext_ln1148_89' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3463 [1/1] (0.00ns)   --->   "%zext_ln1148_44 = zext i7 %sext_ln1148_89 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3463 'zext' 'zext_ln1148_44' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3464 [1/1] (0.44ns)   --->   "%select_ln1148_44 = select i1 %tmp_899, i8 %sub_ln1148_89, i8 %zext_ln1148_44" [ResNet/net_hls.cc:606]   --->   Operation 3464 'select' 'select_ln1148_44' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3465 [1/1] (0.00ns)   --->   "%sext_ln1148_90 = sext i12 %linear_buf_45_V_1110 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3465 'sext' 'sext_ln1148_90' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3466 [1/1] (0.00ns)   --->   "%tmp_900 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_45_V_1110, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3466 'bitselect' 'tmp_900' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3467 [1/1] (0.96ns)   --->   "%sub_ln1148_90 = sub i13 0, %sext_ln1148_90" [ResNet/net_hls.cc:606]   --->   Operation 3467 'sub' 'sub_ln1148_90' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3468 [1/1] (0.00ns)   --->   "%tmp_284 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_90, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3468 'partselect' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3469 [1/1] (0.00ns)   --->   "%zext_ln1148_109 = zext i7 %tmp_284 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3469 'zext' 'zext_ln1148_109' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3470 [1/1] (0.89ns)   --->   "%sub_ln1148_91 = sub i8 0, %zext_ln1148_109" [ResNet/net_hls.cc:606]   --->   Operation 3470 'sub' 'sub_ln1148_91' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3471 [1/1] (0.00ns)   --->   "%trunc_ln1148_45 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_45_V_1110, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3471 'partselect' 'trunc_ln1148_45' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3472 [1/1] (0.00ns)   --->   "%sext_ln1148_91 = sext i6 %trunc_ln1148_45 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3472 'sext' 'sext_ln1148_91' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3473 [1/1] (0.00ns)   --->   "%zext_ln1148_45 = zext i7 %sext_ln1148_91 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3473 'zext' 'zext_ln1148_45' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3474 [1/1] (0.44ns)   --->   "%select_ln1148_45 = select i1 %tmp_900, i8 %sub_ln1148_91, i8 %zext_ln1148_45" [ResNet/net_hls.cc:606]   --->   Operation 3474 'select' 'select_ln1148_45' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3475 [1/1] (0.00ns)   --->   "%sext_ln1148_92 = sext i12 %linear_buf_46_V_1111 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3475 'sext' 'sext_ln1148_92' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3476 [1/1] (0.00ns)   --->   "%tmp_901 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_46_V_1111, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3476 'bitselect' 'tmp_901' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3477 [1/1] (0.96ns)   --->   "%sub_ln1148_92 = sub i13 0, %sext_ln1148_92" [ResNet/net_hls.cc:606]   --->   Operation 3477 'sub' 'sub_ln1148_92' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3478 [1/1] (0.00ns)   --->   "%tmp_285 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_92, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3478 'partselect' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3479 [1/1] (0.00ns)   --->   "%zext_ln1148_110 = zext i7 %tmp_285 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3479 'zext' 'zext_ln1148_110' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3480 [1/1] (0.89ns)   --->   "%sub_ln1148_93 = sub i8 0, %zext_ln1148_110" [ResNet/net_hls.cc:606]   --->   Operation 3480 'sub' 'sub_ln1148_93' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3481 [1/1] (0.00ns)   --->   "%trunc_ln1148_46 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_46_V_1111, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3481 'partselect' 'trunc_ln1148_46' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3482 [1/1] (0.00ns)   --->   "%sext_ln1148_93 = sext i6 %trunc_ln1148_46 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3482 'sext' 'sext_ln1148_93' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3483 [1/1] (0.00ns)   --->   "%zext_ln1148_46 = zext i7 %sext_ln1148_93 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3483 'zext' 'zext_ln1148_46' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3484 [1/1] (0.44ns)   --->   "%select_ln1148_46 = select i1 %tmp_901, i8 %sub_ln1148_93, i8 %zext_ln1148_46" [ResNet/net_hls.cc:606]   --->   Operation 3484 'select' 'select_ln1148_46' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3485 [1/1] (0.00ns)   --->   "%sext_ln1148_94 = sext i12 %linear_buf_47_V_1112 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3485 'sext' 'sext_ln1148_94' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3486 [1/1] (0.00ns)   --->   "%tmp_902 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_47_V_1112, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3486 'bitselect' 'tmp_902' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3487 [1/1] (0.96ns)   --->   "%sub_ln1148_94 = sub i13 0, %sext_ln1148_94" [ResNet/net_hls.cc:606]   --->   Operation 3487 'sub' 'sub_ln1148_94' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3488 [1/1] (0.00ns)   --->   "%tmp_286 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_94, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3488 'partselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3489 [1/1] (0.00ns)   --->   "%zext_ln1148_111 = zext i7 %tmp_286 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3489 'zext' 'zext_ln1148_111' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3490 [1/1] (0.89ns)   --->   "%sub_ln1148_95 = sub i8 0, %zext_ln1148_111" [ResNet/net_hls.cc:606]   --->   Operation 3490 'sub' 'sub_ln1148_95' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3491 [1/1] (0.00ns)   --->   "%trunc_ln1148_47 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_47_V_1112, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3491 'partselect' 'trunc_ln1148_47' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3492 [1/1] (0.00ns)   --->   "%sext_ln1148_95 = sext i6 %trunc_ln1148_47 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3492 'sext' 'sext_ln1148_95' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3493 [1/1] (0.00ns)   --->   "%zext_ln1148_47 = zext i7 %sext_ln1148_95 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3493 'zext' 'zext_ln1148_47' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3494 [1/1] (0.44ns)   --->   "%select_ln1148_47 = select i1 %tmp_902, i8 %sub_ln1148_95, i8 %zext_ln1148_47" [ResNet/net_hls.cc:606]   --->   Operation 3494 'select' 'select_ln1148_47' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3495 [1/1] (0.00ns)   --->   "%sext_ln1148_96 = sext i12 %linear_buf_48_V_1113 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3495 'sext' 'sext_ln1148_96' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3496 [1/1] (0.00ns)   --->   "%tmp_903 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_48_V_1113, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3496 'bitselect' 'tmp_903' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3497 [1/1] (0.96ns)   --->   "%sub_ln1148_96 = sub i13 0, %sext_ln1148_96" [ResNet/net_hls.cc:606]   --->   Operation 3497 'sub' 'sub_ln1148_96' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3498 [1/1] (0.00ns)   --->   "%tmp_287 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_96, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3498 'partselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3499 [1/1] (0.00ns)   --->   "%zext_ln1148_112 = zext i7 %tmp_287 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3499 'zext' 'zext_ln1148_112' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3500 [1/1] (0.89ns)   --->   "%sub_ln1148_97 = sub i8 0, %zext_ln1148_112" [ResNet/net_hls.cc:606]   --->   Operation 3500 'sub' 'sub_ln1148_97' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3501 [1/1] (0.00ns)   --->   "%trunc_ln1148_48 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_48_V_1113, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3501 'partselect' 'trunc_ln1148_48' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3502 [1/1] (0.00ns)   --->   "%sext_ln1148_97 = sext i6 %trunc_ln1148_48 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3502 'sext' 'sext_ln1148_97' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3503 [1/1] (0.00ns)   --->   "%zext_ln1148_48 = zext i7 %sext_ln1148_97 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3503 'zext' 'zext_ln1148_48' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3504 [1/1] (0.44ns)   --->   "%select_ln1148_48 = select i1 %tmp_903, i8 %sub_ln1148_97, i8 %zext_ln1148_48" [ResNet/net_hls.cc:606]   --->   Operation 3504 'select' 'select_ln1148_48' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3505 [1/1] (0.00ns)   --->   "%sext_ln1148_98 = sext i12 %linear_buf_49_V_1114 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3505 'sext' 'sext_ln1148_98' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3506 [1/1] (0.00ns)   --->   "%tmp_904 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_49_V_1114, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3506 'bitselect' 'tmp_904' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3507 [1/1] (0.96ns)   --->   "%sub_ln1148_98 = sub i13 0, %sext_ln1148_98" [ResNet/net_hls.cc:606]   --->   Operation 3507 'sub' 'sub_ln1148_98' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3508 [1/1] (0.00ns)   --->   "%tmp_288 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_98, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3508 'partselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3509 [1/1] (0.00ns)   --->   "%zext_ln1148_113 = zext i7 %tmp_288 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3509 'zext' 'zext_ln1148_113' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3510 [1/1] (0.89ns)   --->   "%sub_ln1148_99 = sub i8 0, %zext_ln1148_113" [ResNet/net_hls.cc:606]   --->   Operation 3510 'sub' 'sub_ln1148_99' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3511 [1/1] (0.00ns)   --->   "%trunc_ln1148_49 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_49_V_1114, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3511 'partselect' 'trunc_ln1148_49' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3512 [1/1] (0.00ns)   --->   "%sext_ln1148_99 = sext i6 %trunc_ln1148_49 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3512 'sext' 'sext_ln1148_99' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3513 [1/1] (0.00ns)   --->   "%zext_ln1148_49 = zext i7 %sext_ln1148_99 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3513 'zext' 'zext_ln1148_49' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3514 [1/1] (0.44ns)   --->   "%select_ln1148_49 = select i1 %tmp_904, i8 %sub_ln1148_99, i8 %zext_ln1148_49" [ResNet/net_hls.cc:606]   --->   Operation 3514 'select' 'select_ln1148_49' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3515 [1/1] (0.00ns)   --->   "%sext_ln1148_100 = sext i12 %linear_buf_50_V_1115 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3515 'sext' 'sext_ln1148_100' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3516 [1/1] (0.00ns)   --->   "%tmp_905 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_50_V_1115, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3516 'bitselect' 'tmp_905' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3517 [1/1] (0.96ns)   --->   "%sub_ln1148_100 = sub i13 0, %sext_ln1148_100" [ResNet/net_hls.cc:606]   --->   Operation 3517 'sub' 'sub_ln1148_100' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3518 [1/1] (0.00ns)   --->   "%tmp_289 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_100, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3518 'partselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3519 [1/1] (0.00ns)   --->   "%zext_ln1148_114 = zext i7 %tmp_289 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3519 'zext' 'zext_ln1148_114' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3520 [1/1] (0.89ns)   --->   "%sub_ln1148_101 = sub i8 0, %zext_ln1148_114" [ResNet/net_hls.cc:606]   --->   Operation 3520 'sub' 'sub_ln1148_101' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3521 [1/1] (0.00ns)   --->   "%trunc_ln1148_50 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_50_V_1115, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3521 'partselect' 'trunc_ln1148_50' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3522 [1/1] (0.00ns)   --->   "%sext_ln1148_101 = sext i6 %trunc_ln1148_50 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3522 'sext' 'sext_ln1148_101' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3523 [1/1] (0.00ns)   --->   "%zext_ln1148_50 = zext i7 %sext_ln1148_101 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3523 'zext' 'zext_ln1148_50' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3524 [1/1] (0.44ns)   --->   "%select_ln1148_50 = select i1 %tmp_905, i8 %sub_ln1148_101, i8 %zext_ln1148_50" [ResNet/net_hls.cc:606]   --->   Operation 3524 'select' 'select_ln1148_50' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3525 [1/1] (0.00ns)   --->   "%sext_ln1148_102 = sext i12 %linear_buf_51_V_1116 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3525 'sext' 'sext_ln1148_102' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3526 [1/1] (0.00ns)   --->   "%tmp_906 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_51_V_1116, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3526 'bitselect' 'tmp_906' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3527 [1/1] (0.96ns)   --->   "%sub_ln1148_102 = sub i13 0, %sext_ln1148_102" [ResNet/net_hls.cc:606]   --->   Operation 3527 'sub' 'sub_ln1148_102' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3528 [1/1] (0.00ns)   --->   "%tmp_290 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_102, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3528 'partselect' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3529 [1/1] (0.00ns)   --->   "%zext_ln1148_115 = zext i7 %tmp_290 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3529 'zext' 'zext_ln1148_115' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3530 [1/1] (0.89ns)   --->   "%sub_ln1148_103 = sub i8 0, %zext_ln1148_115" [ResNet/net_hls.cc:606]   --->   Operation 3530 'sub' 'sub_ln1148_103' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3531 [1/1] (0.00ns)   --->   "%trunc_ln1148_51 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_51_V_1116, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3531 'partselect' 'trunc_ln1148_51' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3532 [1/1] (0.00ns)   --->   "%sext_ln1148_103 = sext i6 %trunc_ln1148_51 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3532 'sext' 'sext_ln1148_103' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3533 [1/1] (0.00ns)   --->   "%zext_ln1148_51 = zext i7 %sext_ln1148_103 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3533 'zext' 'zext_ln1148_51' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3534 [1/1] (0.44ns)   --->   "%select_ln1148_51 = select i1 %tmp_906, i8 %sub_ln1148_103, i8 %zext_ln1148_51" [ResNet/net_hls.cc:606]   --->   Operation 3534 'select' 'select_ln1148_51' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3535 [1/1] (0.00ns)   --->   "%sext_ln1148_104 = sext i12 %linear_buf_52_V_1117 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3535 'sext' 'sext_ln1148_104' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3536 [1/1] (0.00ns)   --->   "%tmp_907 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_52_V_1117, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3536 'bitselect' 'tmp_907' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3537 [1/1] (0.96ns)   --->   "%sub_ln1148_104 = sub i13 0, %sext_ln1148_104" [ResNet/net_hls.cc:606]   --->   Operation 3537 'sub' 'sub_ln1148_104' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3538 [1/1] (0.00ns)   --->   "%tmp_291 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_104, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3538 'partselect' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3539 [1/1] (0.00ns)   --->   "%zext_ln1148_116 = zext i7 %tmp_291 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3539 'zext' 'zext_ln1148_116' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3540 [1/1] (0.89ns)   --->   "%sub_ln1148_105 = sub i8 0, %zext_ln1148_116" [ResNet/net_hls.cc:606]   --->   Operation 3540 'sub' 'sub_ln1148_105' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3541 [1/1] (0.00ns)   --->   "%trunc_ln1148_52 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_52_V_1117, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3541 'partselect' 'trunc_ln1148_52' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3542 [1/1] (0.00ns)   --->   "%sext_ln1148_105 = sext i6 %trunc_ln1148_52 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3542 'sext' 'sext_ln1148_105' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3543 [1/1] (0.00ns)   --->   "%zext_ln1148_52 = zext i7 %sext_ln1148_105 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3543 'zext' 'zext_ln1148_52' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3544 [1/1] (0.44ns)   --->   "%select_ln1148_52 = select i1 %tmp_907, i8 %sub_ln1148_105, i8 %zext_ln1148_52" [ResNet/net_hls.cc:606]   --->   Operation 3544 'select' 'select_ln1148_52' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3545 [1/1] (0.00ns)   --->   "%sext_ln1148_106 = sext i12 %linear_buf_53_V_1118 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3545 'sext' 'sext_ln1148_106' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3546 [1/1] (0.00ns)   --->   "%tmp_908 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_53_V_1118, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3546 'bitselect' 'tmp_908' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3547 [1/1] (0.96ns)   --->   "%sub_ln1148_106 = sub i13 0, %sext_ln1148_106" [ResNet/net_hls.cc:606]   --->   Operation 3547 'sub' 'sub_ln1148_106' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3548 [1/1] (0.00ns)   --->   "%tmp_292 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_106, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3548 'partselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3549 [1/1] (0.00ns)   --->   "%zext_ln1148_117 = zext i7 %tmp_292 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3549 'zext' 'zext_ln1148_117' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3550 [1/1] (0.89ns)   --->   "%sub_ln1148_107 = sub i8 0, %zext_ln1148_117" [ResNet/net_hls.cc:606]   --->   Operation 3550 'sub' 'sub_ln1148_107' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3551 [1/1] (0.00ns)   --->   "%trunc_ln1148_53 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_53_V_1118, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3551 'partselect' 'trunc_ln1148_53' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3552 [1/1] (0.00ns)   --->   "%sext_ln1148_107 = sext i6 %trunc_ln1148_53 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3552 'sext' 'sext_ln1148_107' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3553 [1/1] (0.00ns)   --->   "%zext_ln1148_53 = zext i7 %sext_ln1148_107 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3553 'zext' 'zext_ln1148_53' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3554 [1/1] (0.44ns)   --->   "%select_ln1148_53 = select i1 %tmp_908, i8 %sub_ln1148_107, i8 %zext_ln1148_53" [ResNet/net_hls.cc:606]   --->   Operation 3554 'select' 'select_ln1148_53' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3555 [1/1] (0.00ns)   --->   "%sext_ln1148_108 = sext i12 %linear_buf_54_V_1119 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3555 'sext' 'sext_ln1148_108' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3556 [1/1] (0.00ns)   --->   "%tmp_909 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_54_V_1119, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3556 'bitselect' 'tmp_909' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3557 [1/1] (0.96ns)   --->   "%sub_ln1148_108 = sub i13 0, %sext_ln1148_108" [ResNet/net_hls.cc:606]   --->   Operation 3557 'sub' 'sub_ln1148_108' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3558 [1/1] (0.00ns)   --->   "%tmp_293 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_108, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3558 'partselect' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3559 [1/1] (0.00ns)   --->   "%zext_ln1148_118 = zext i7 %tmp_293 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3559 'zext' 'zext_ln1148_118' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3560 [1/1] (0.89ns)   --->   "%sub_ln1148_109 = sub i8 0, %zext_ln1148_118" [ResNet/net_hls.cc:606]   --->   Operation 3560 'sub' 'sub_ln1148_109' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3561 [1/1] (0.00ns)   --->   "%trunc_ln1148_54 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_54_V_1119, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3561 'partselect' 'trunc_ln1148_54' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3562 [1/1] (0.00ns)   --->   "%sext_ln1148_109 = sext i6 %trunc_ln1148_54 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3562 'sext' 'sext_ln1148_109' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3563 [1/1] (0.00ns)   --->   "%zext_ln1148_54 = zext i7 %sext_ln1148_109 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3563 'zext' 'zext_ln1148_54' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3564 [1/1] (0.44ns)   --->   "%select_ln1148_54 = select i1 %tmp_909, i8 %sub_ln1148_109, i8 %zext_ln1148_54" [ResNet/net_hls.cc:606]   --->   Operation 3564 'select' 'select_ln1148_54' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3565 [1/1] (0.00ns)   --->   "%sext_ln1148_110 = sext i12 %linear_buf_55_V_1120 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3565 'sext' 'sext_ln1148_110' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3566 [1/1] (0.00ns)   --->   "%tmp_910 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_55_V_1120, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3566 'bitselect' 'tmp_910' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3567 [1/1] (0.96ns)   --->   "%sub_ln1148_110 = sub i13 0, %sext_ln1148_110" [ResNet/net_hls.cc:606]   --->   Operation 3567 'sub' 'sub_ln1148_110' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3568 [1/1] (0.00ns)   --->   "%tmp_294 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_110, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3568 'partselect' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3569 [1/1] (0.00ns)   --->   "%zext_ln1148_119 = zext i7 %tmp_294 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3569 'zext' 'zext_ln1148_119' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3570 [1/1] (0.89ns)   --->   "%sub_ln1148_111 = sub i8 0, %zext_ln1148_119" [ResNet/net_hls.cc:606]   --->   Operation 3570 'sub' 'sub_ln1148_111' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3571 [1/1] (0.00ns)   --->   "%trunc_ln1148_55 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_55_V_1120, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3571 'partselect' 'trunc_ln1148_55' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3572 [1/1] (0.00ns)   --->   "%sext_ln1148_111 = sext i6 %trunc_ln1148_55 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3572 'sext' 'sext_ln1148_111' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3573 [1/1] (0.00ns)   --->   "%zext_ln1148_55 = zext i7 %sext_ln1148_111 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3573 'zext' 'zext_ln1148_55' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3574 [1/1] (0.44ns)   --->   "%select_ln1148_55 = select i1 %tmp_910, i8 %sub_ln1148_111, i8 %zext_ln1148_55" [ResNet/net_hls.cc:606]   --->   Operation 3574 'select' 'select_ln1148_55' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3575 [1/1] (0.00ns)   --->   "%sext_ln1148_112 = sext i12 %linear_buf_56_V_1121 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3575 'sext' 'sext_ln1148_112' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3576 [1/1] (0.00ns)   --->   "%tmp_911 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_56_V_1121, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3576 'bitselect' 'tmp_911' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3577 [1/1] (0.96ns)   --->   "%sub_ln1148_112 = sub i13 0, %sext_ln1148_112" [ResNet/net_hls.cc:606]   --->   Operation 3577 'sub' 'sub_ln1148_112' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3578 [1/1] (0.00ns)   --->   "%tmp_295 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_112, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3578 'partselect' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3579 [1/1] (0.00ns)   --->   "%zext_ln1148_120 = zext i7 %tmp_295 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3579 'zext' 'zext_ln1148_120' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3580 [1/1] (0.89ns)   --->   "%sub_ln1148_113 = sub i8 0, %zext_ln1148_120" [ResNet/net_hls.cc:606]   --->   Operation 3580 'sub' 'sub_ln1148_113' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3581 [1/1] (0.00ns)   --->   "%trunc_ln1148_56 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_56_V_1121, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3581 'partselect' 'trunc_ln1148_56' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3582 [1/1] (0.00ns)   --->   "%sext_ln1148_113 = sext i6 %trunc_ln1148_56 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3582 'sext' 'sext_ln1148_113' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3583 [1/1] (0.00ns)   --->   "%zext_ln1148_56 = zext i7 %sext_ln1148_113 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3583 'zext' 'zext_ln1148_56' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3584 [1/1] (0.44ns)   --->   "%select_ln1148_56 = select i1 %tmp_911, i8 %sub_ln1148_113, i8 %zext_ln1148_56" [ResNet/net_hls.cc:606]   --->   Operation 3584 'select' 'select_ln1148_56' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3585 [1/1] (0.00ns)   --->   "%sext_ln1148_114 = sext i12 %linear_buf_57_V_1122 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3585 'sext' 'sext_ln1148_114' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3586 [1/1] (0.00ns)   --->   "%tmp_912 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_57_V_1122, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3586 'bitselect' 'tmp_912' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3587 [1/1] (0.96ns)   --->   "%sub_ln1148_114 = sub i13 0, %sext_ln1148_114" [ResNet/net_hls.cc:606]   --->   Operation 3587 'sub' 'sub_ln1148_114' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3588 [1/1] (0.00ns)   --->   "%tmp_296 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_114, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3588 'partselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3589 [1/1] (0.00ns)   --->   "%zext_ln1148_121 = zext i7 %tmp_296 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3589 'zext' 'zext_ln1148_121' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3590 [1/1] (0.89ns)   --->   "%sub_ln1148_115 = sub i8 0, %zext_ln1148_121" [ResNet/net_hls.cc:606]   --->   Operation 3590 'sub' 'sub_ln1148_115' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3591 [1/1] (0.00ns)   --->   "%trunc_ln1148_57 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_57_V_1122, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3591 'partselect' 'trunc_ln1148_57' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3592 [1/1] (0.00ns)   --->   "%sext_ln1148_115 = sext i6 %trunc_ln1148_57 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3592 'sext' 'sext_ln1148_115' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3593 [1/1] (0.00ns)   --->   "%zext_ln1148_57 = zext i7 %sext_ln1148_115 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3593 'zext' 'zext_ln1148_57' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3594 [1/1] (0.44ns)   --->   "%select_ln1148_57 = select i1 %tmp_912, i8 %sub_ln1148_115, i8 %zext_ln1148_57" [ResNet/net_hls.cc:606]   --->   Operation 3594 'select' 'select_ln1148_57' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3595 [1/1] (0.00ns)   --->   "%sext_ln1148_116 = sext i12 %linear_buf_58_V_1123 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3595 'sext' 'sext_ln1148_116' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3596 [1/1] (0.00ns)   --->   "%tmp_913 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_58_V_1123, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3596 'bitselect' 'tmp_913' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3597 [1/1] (0.96ns)   --->   "%sub_ln1148_116 = sub i13 0, %sext_ln1148_116" [ResNet/net_hls.cc:606]   --->   Operation 3597 'sub' 'sub_ln1148_116' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3598 [1/1] (0.00ns)   --->   "%tmp_297 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_116, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3598 'partselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3599 [1/1] (0.00ns)   --->   "%zext_ln1148_122 = zext i7 %tmp_297 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3599 'zext' 'zext_ln1148_122' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3600 [1/1] (0.89ns)   --->   "%sub_ln1148_117 = sub i8 0, %zext_ln1148_122" [ResNet/net_hls.cc:606]   --->   Operation 3600 'sub' 'sub_ln1148_117' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3601 [1/1] (0.00ns)   --->   "%trunc_ln1148_58 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_58_V_1123, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3601 'partselect' 'trunc_ln1148_58' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3602 [1/1] (0.00ns)   --->   "%sext_ln1148_117 = sext i6 %trunc_ln1148_58 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3602 'sext' 'sext_ln1148_117' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3603 [1/1] (0.00ns)   --->   "%zext_ln1148_58 = zext i7 %sext_ln1148_117 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3603 'zext' 'zext_ln1148_58' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3604 [1/1] (0.44ns)   --->   "%select_ln1148_58 = select i1 %tmp_913, i8 %sub_ln1148_117, i8 %zext_ln1148_58" [ResNet/net_hls.cc:606]   --->   Operation 3604 'select' 'select_ln1148_58' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3605 [1/1] (0.00ns)   --->   "%sext_ln1148_118 = sext i12 %linear_buf_59_V_1124 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3605 'sext' 'sext_ln1148_118' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3606 [1/1] (0.00ns)   --->   "%tmp_914 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_59_V_1124, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3606 'bitselect' 'tmp_914' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3607 [1/1] (0.96ns)   --->   "%sub_ln1148_118 = sub i13 0, %sext_ln1148_118" [ResNet/net_hls.cc:606]   --->   Operation 3607 'sub' 'sub_ln1148_118' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3608 [1/1] (0.00ns)   --->   "%tmp_298 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_118, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3608 'partselect' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3609 [1/1] (0.00ns)   --->   "%zext_ln1148_123 = zext i7 %tmp_298 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3609 'zext' 'zext_ln1148_123' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3610 [1/1] (0.89ns)   --->   "%sub_ln1148_119 = sub i8 0, %zext_ln1148_123" [ResNet/net_hls.cc:606]   --->   Operation 3610 'sub' 'sub_ln1148_119' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3611 [1/1] (0.00ns)   --->   "%trunc_ln1148_59 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_59_V_1124, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3611 'partselect' 'trunc_ln1148_59' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3612 [1/1] (0.00ns)   --->   "%sext_ln1148_119 = sext i6 %trunc_ln1148_59 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3612 'sext' 'sext_ln1148_119' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3613 [1/1] (0.00ns)   --->   "%zext_ln1148_59 = zext i7 %sext_ln1148_119 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3613 'zext' 'zext_ln1148_59' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3614 [1/1] (0.44ns)   --->   "%select_ln1148_59 = select i1 %tmp_914, i8 %sub_ln1148_119, i8 %zext_ln1148_59" [ResNet/net_hls.cc:606]   --->   Operation 3614 'select' 'select_ln1148_59' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3615 [1/1] (0.00ns)   --->   "%sext_ln1148_120 = sext i12 %linear_buf_60_V_1125 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3615 'sext' 'sext_ln1148_120' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3616 [1/1] (0.00ns)   --->   "%tmp_915 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_60_V_1125, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3616 'bitselect' 'tmp_915' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3617 [1/1] (0.96ns)   --->   "%sub_ln1148_120 = sub i13 0, %sext_ln1148_120" [ResNet/net_hls.cc:606]   --->   Operation 3617 'sub' 'sub_ln1148_120' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3618 [1/1] (0.00ns)   --->   "%tmp_299 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_120, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3618 'partselect' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3619 [1/1] (0.00ns)   --->   "%zext_ln1148_124 = zext i7 %tmp_299 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3619 'zext' 'zext_ln1148_124' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3620 [1/1] (0.89ns)   --->   "%sub_ln1148_121 = sub i8 0, %zext_ln1148_124" [ResNet/net_hls.cc:606]   --->   Operation 3620 'sub' 'sub_ln1148_121' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3621 [1/1] (0.00ns)   --->   "%trunc_ln1148_60 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_60_V_1125, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3621 'partselect' 'trunc_ln1148_60' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3622 [1/1] (0.00ns)   --->   "%sext_ln1148_121 = sext i6 %trunc_ln1148_60 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3622 'sext' 'sext_ln1148_121' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3623 [1/1] (0.00ns)   --->   "%zext_ln1148_60 = zext i7 %sext_ln1148_121 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3623 'zext' 'zext_ln1148_60' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3624 [1/1] (0.44ns)   --->   "%select_ln1148_60 = select i1 %tmp_915, i8 %sub_ln1148_121, i8 %zext_ln1148_60" [ResNet/net_hls.cc:606]   --->   Operation 3624 'select' 'select_ln1148_60' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3625 [1/1] (0.00ns)   --->   "%sext_ln1148_122 = sext i12 %linear_buf_61_V_1126 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3625 'sext' 'sext_ln1148_122' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3626 [1/1] (0.00ns)   --->   "%tmp_916 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_61_V_1126, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3626 'bitselect' 'tmp_916' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3627 [1/1] (0.96ns)   --->   "%sub_ln1148_122 = sub i13 0, %sext_ln1148_122" [ResNet/net_hls.cc:606]   --->   Operation 3627 'sub' 'sub_ln1148_122' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3628 [1/1] (0.00ns)   --->   "%tmp_300 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_122, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3628 'partselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3629 [1/1] (0.00ns)   --->   "%zext_ln1148_125 = zext i7 %tmp_300 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3629 'zext' 'zext_ln1148_125' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3630 [1/1] (0.89ns)   --->   "%sub_ln1148_123 = sub i8 0, %zext_ln1148_125" [ResNet/net_hls.cc:606]   --->   Operation 3630 'sub' 'sub_ln1148_123' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3631 [1/1] (0.00ns)   --->   "%trunc_ln1148_61 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_61_V_1126, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3631 'partselect' 'trunc_ln1148_61' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3632 [1/1] (0.00ns)   --->   "%sext_ln1148_123 = sext i6 %trunc_ln1148_61 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3632 'sext' 'sext_ln1148_123' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3633 [1/1] (0.00ns)   --->   "%zext_ln1148_61 = zext i7 %sext_ln1148_123 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3633 'zext' 'zext_ln1148_61' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3634 [1/1] (0.44ns)   --->   "%select_ln1148_61 = select i1 %tmp_916, i8 %sub_ln1148_123, i8 %zext_ln1148_61" [ResNet/net_hls.cc:606]   --->   Operation 3634 'select' 'select_ln1148_61' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3635 [1/1] (0.00ns)   --->   "%sext_ln1148_124 = sext i12 %linear_buf_62_V_1127 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3635 'sext' 'sext_ln1148_124' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3636 [1/1] (0.00ns)   --->   "%tmp_917 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_62_V_1127, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3636 'bitselect' 'tmp_917' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3637 [1/1] (0.96ns)   --->   "%sub_ln1148_124 = sub i13 0, %sext_ln1148_124" [ResNet/net_hls.cc:606]   --->   Operation 3637 'sub' 'sub_ln1148_124' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3638 [1/1] (0.00ns)   --->   "%tmp_301 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_124, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3638 'partselect' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3639 [1/1] (0.00ns)   --->   "%zext_ln1148_126 = zext i7 %tmp_301 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3639 'zext' 'zext_ln1148_126' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3640 [1/1] (0.89ns)   --->   "%sub_ln1148_125 = sub i8 0, %zext_ln1148_126" [ResNet/net_hls.cc:606]   --->   Operation 3640 'sub' 'sub_ln1148_125' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3641 [1/1] (0.00ns)   --->   "%trunc_ln1148_62 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_62_V_1127, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3641 'partselect' 'trunc_ln1148_62' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3642 [1/1] (0.00ns)   --->   "%sext_ln1148_125 = sext i6 %trunc_ln1148_62 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3642 'sext' 'sext_ln1148_125' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3643 [1/1] (0.00ns)   --->   "%zext_ln1148_62 = zext i7 %sext_ln1148_125 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3643 'zext' 'zext_ln1148_62' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3644 [1/1] (0.44ns)   --->   "%select_ln1148_62 = select i1 %tmp_917, i8 %sub_ln1148_125, i8 %zext_ln1148_62" [ResNet/net_hls.cc:606]   --->   Operation 3644 'select' 'select_ln1148_62' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3645 [1/1] (0.00ns)   --->   "%sext_ln1148_126 = sext i12 %linear_buf_63_V_1128 to i13" [ResNet/net_hls.cc:606]   --->   Operation 3645 'sext' 'sext_ln1148_126' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3646 [1/1] (0.00ns)   --->   "%tmp_918 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_63_V_1128, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3646 'bitselect' 'tmp_918' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3647 [1/1] (0.96ns)   --->   "%sub_ln1148_126 = sub i13 0, %sext_ln1148_126" [ResNet/net_hls.cc:606]   --->   Operation 3647 'sub' 'sub_ln1148_126' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3648 [1/1] (0.00ns)   --->   "%tmp_302 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_126, i32 6, i32 12)" [ResNet/net_hls.cc:606]   --->   Operation 3648 'partselect' 'tmp_302' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3649 [1/1] (0.00ns)   --->   "%zext_ln1148_127 = zext i7 %tmp_302 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3649 'zext' 'zext_ln1148_127' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3650 [1/1] (0.89ns)   --->   "%sub_ln1148_127 = sub i8 0, %zext_ln1148_127" [ResNet/net_hls.cc:606]   --->   Operation 3650 'sub' 'sub_ln1148_127' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3651 [1/1] (0.00ns)   --->   "%trunc_ln1148_63 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_63_V_1128, i32 6, i32 11)" [ResNet/net_hls.cc:606]   --->   Operation 3651 'partselect' 'trunc_ln1148_63' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3652 [1/1] (0.00ns)   --->   "%sext_ln1148_127 = sext i6 %trunc_ln1148_63 to i7" [ResNet/net_hls.cc:606]   --->   Operation 3652 'sext' 'sext_ln1148_127' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3653 [1/1] (0.00ns)   --->   "%zext_ln1148_63 = zext i7 %sext_ln1148_127 to i8" [ResNet/net_hls.cc:606]   --->   Operation 3653 'zext' 'zext_ln1148_63' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 3654 [1/1] (0.44ns)   --->   "%select_ln1148_63 = select i1 %tmp_918, i8 %sub_ln1148_127, i8 %zext_ln1148_63" [ResNet/net_hls.cc:606]   --->   Operation 3654 'select' 'select_ln1148_63' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 3655 [2/2] (0.00ns)   --->   "call fastcc void @matmul(i8 %select_ln1148, i8 %select_ln1148_1, i8 %select_ln1148_2, i8 %select_ln1148_3, i8 %select_ln1148_4, i8 %select_ln1148_5, i8 %select_ln1148_6, i8 %select_ln1148_7, i8 %select_ln1148_8, i8 %select_ln1148_9, i8 %select_ln1148_10, i8 %select_ln1148_11, i8 %select_ln1148_12, i8 %select_ln1148_13, i8 %select_ln1148_14, i8 %select_ln1148_15, i8 %select_ln1148_16, i8 %select_ln1148_17, i8 %select_ln1148_18, i8 %select_ln1148_19, i8 %select_ln1148_20, i8 %select_ln1148_21, i8 %select_ln1148_22, i8 %select_ln1148_23, i8 %select_ln1148_24, i8 %select_ln1148_25, i8 %select_ln1148_26, i8 %select_ln1148_27, i8 %select_ln1148_28, i8 %select_ln1148_29, i8 %select_ln1148_30, i8 %select_ln1148_31, i8 %select_ln1148_32, i8 %select_ln1148_33, i8 %select_ln1148_34, i8 %select_ln1148_35, i8 %select_ln1148_36, i8 %select_ln1148_37, i8 %select_ln1148_38, i8 %select_ln1148_39, i8 %select_ln1148_40, i8 %select_ln1148_41, i8 %select_ln1148_42, i8 %select_ln1148_43, i8 %select_ln1148_44, i8 %select_ln1148_45, i8 %select_ln1148_46, i8 %select_ln1148_47, i8 %select_ln1148_48, i8 %select_ln1148_49, i8 %select_ln1148_50, i8 %select_ln1148_51, i8 %select_ln1148_52, i8 %select_ln1148_53, i8 %select_ln1148_54, i8 %select_ln1148_55, i8 %select_ln1148_56, i8 %select_ln1148_57, i8 %select_ln1148_58, i8 %select_ln1148_59, i8 %select_ln1148_60, i8 %select_ln1148_61, i8 %select_ln1148_62, i8 %select_ln1148_63, float* %BUS32, i30 %result3)" [ResNet/net_hls.cc:609]   --->   Operation 3655 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_139 : Operation 3656 [2/2] (0.00ns)   --->   "ret void" [ResNet/net_hls.cc:611]   --->   Operation 3656 'ret' <Predicate = true> <Delay = 0.00>

State 140 <SV = 26> <Delay = 0.00>
ST_140 : Operation 3657 [1/2] (0.00ns)   --->   "call fastcc void @matmul(i8 %select_ln1148, i8 %select_ln1148_1, i8 %select_ln1148_2, i8 %select_ln1148_3, i8 %select_ln1148_4, i8 %select_ln1148_5, i8 %select_ln1148_6, i8 %select_ln1148_7, i8 %select_ln1148_8, i8 %select_ln1148_9, i8 %select_ln1148_10, i8 %select_ln1148_11, i8 %select_ln1148_12, i8 %select_ln1148_13, i8 %select_ln1148_14, i8 %select_ln1148_15, i8 %select_ln1148_16, i8 %select_ln1148_17, i8 %select_ln1148_18, i8 %select_ln1148_19, i8 %select_ln1148_20, i8 %select_ln1148_21, i8 %select_ln1148_22, i8 %select_ln1148_23, i8 %select_ln1148_24, i8 %select_ln1148_25, i8 %select_ln1148_26, i8 %select_ln1148_27, i8 %select_ln1148_28, i8 %select_ln1148_29, i8 %select_ln1148_30, i8 %select_ln1148_31, i8 %select_ln1148_32, i8 %select_ln1148_33, i8 %select_ln1148_34, i8 %select_ln1148_35, i8 %select_ln1148_36, i8 %select_ln1148_37, i8 %select_ln1148_38, i8 %select_ln1148_39, i8 %select_ln1148_40, i8 %select_ln1148_41, i8 %select_ln1148_42, i8 %select_ln1148_43, i8 %select_ln1148_44, i8 %select_ln1148_45, i8 %select_ln1148_46, i8 %select_ln1148_47, i8 %select_ln1148_48, i8 %select_ln1148_49, i8 %select_ln1148_50, i8 %select_ln1148_51, i8 %select_ln1148_52, i8 %select_ln1148_53, i8 %select_ln1148_54, i8 %select_ln1148_55, i8 %select_ln1148_56, i8 %select_ln1148_57, i8 %select_ln1148_58, i8 %select_ln1148_59, i8 %select_ln1148_60, i8 %select_ln1148_61, i8 %select_ln1148_62, i8 %select_ln1148_63, float* %BUS32, i30 %result3)" [ResNet/net_hls.cc:609]   --->   Operation 3657 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_140 : Operation 3658 [1/2] (0.00ns)   --->   "ret void" [ResNet/net_hls.cc:611]   --->   Operation 3658 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'result' [106]  (1 ns)

 <State 2>: 1.38ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', ResNet/net_hls.cc:90) with incoming values : ('select_ln90', ResNet/net_hls.cc:90) [161]  (0 ns)
	'add' operation ('add_ln90_1', ResNet/net_hls.cc:90) [226]  (0.921 ns)
	'select' operation ('select_ln90', ResNet/net_hls.cc:90) [227]  (0.458 ns)

 <State 3>: 3.93ns
The critical path consists of the following:
	'select' operation ('select_ln89', ResNet/net_hls.cc:89) [171]  (0.44 ns)
	'add' operation ('col_16', ResNet/net_hls.cc:90) [181]  (0.887 ns)
	'select' operation ('select_ln93_1', ResNet/net_hls.cc:93) [184]  (0.44 ns)
	'add' operation ('add_ln93', ResNet/net_hls.cc:93) [197]  (0.975 ns)
	'add' operation ('add_ln321_2', ResNet/net_hls.cc:93) [199]  (1.19 ns)

 <State 4>: 4.38ns
The critical path consists of the following:
	bus request on port 'IMG' (ResNet/net_hls.cc:93) [202]  (4.38 ns)

 <State 5>: 4.38ns
The critical path consists of the following:
	bus request on port 'IMG' (ResNet/net_hls.cc:93) [202]  (4.38 ns)

 <State 6>: 4.38ns
The critical path consists of the following:
	bus request on port 'IMG' (ResNet/net_hls.cc:93) [202]  (4.38 ns)

 <State 7>: 4.38ns
The critical path consists of the following:
	bus request on port 'IMG' (ResNet/net_hls.cc:93) [202]  (4.38 ns)

 <State 8>: 4.38ns
The critical path consists of the following:
	bus request on port 'IMG' (ResNet/net_hls.cc:93) [202]  (4.38 ns)

 <State 9>: 4.38ns
The critical path consists of the following:
	bus request on port 'IMG' (ResNet/net_hls.cc:93) [202]  (4.38 ns)

 <State 10>: 4.38ns
The critical path consists of the following:
	bus request on port 'IMG' (ResNet/net_hls.cc:93) [202]  (4.38 ns)

 <State 11>: 4.38ns
The critical path consists of the following:
	bus read on port 'IMG' (ResNet/net_hls.cc:93) [203]  (4.38 ns)

 <State 12>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('image_buf_2_V_addr', ResNet/net_hls.cc:93) [190]  (0 ns)
	'store' operation ('store_ln93', ResNet/net_hls.cc:93) of variable 'IMG_addr_read', ResNet/net_hls.cc:93 on array 'image_buf[2].V', ResNet/net_hls.cc:86 [212]  (1.35 ns)

 <State 13>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('cii') with incoming values : ('cii', ResNet/net_hls.cc:108) [232]  (0.755 ns)

 <State 14>: 1.03ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln108', ResNet/net_hls.cc:108) [233]  (0.698 ns)
	blocking operation 0.331 ns on control path)

 <State 15>: 4.25ns
The critical path consists of the following:
	'phi' operation ('row21_0', ResNet/net_hls.cc:114) with incoming values : ('select_ln114_1', ResNet/net_hls.cc:114) [333]  (0 ns)
	'add' operation ('row', ResNet/net_hls.cc:109) [339]  (0.625 ns)
	'select' operation ('select_ln114_1', ResNet/net_hls.cc:114) [343]  (0.264 ns)
	'add' operation ('add_ln321_3', ResNet/net_hls.cc:114) [354]  (0.934 ns)
	'sub' operation ('sub_ln321_17', ResNet/net_hls.cc:114) [356]  (0 ns)
	'add' operation ('add_ln321_16', ResNet/net_hls.cc:114) [424]  (1.07 ns)
	'getelementptr' operation ('conv1_weight_V_addr_1', ResNet/net_hls.cc:114) [426]  (0 ns)
	'load' operation ('conv1_weight_V_load_1', ResNet/net_hls.cc:114) on array 'conv1_weight_V' [490]  (1.35 ns)

 <State 16>: 2.41ns
The critical path consists of the following:
	'load' operation ('conv1_weight_V_load', ResNet/net_hls.cc:114) on array 'conv1_weight_V' [487]  (1.35 ns)
	'select' operation ('select_ln321', ResNet/net_hls.cc:114) [488]  (0.264 ns)
	'store' operation ('store_ln114', ResNet/net_hls.cc:114) of variable 'select_ln321', ResNet/net_hls.cc:114 on array 'conv1_weight_buf[0].V', ResNet/net_hls.cc:103 [489]  (0.79 ns)

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 4.05ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten53', ResNet/net_hls.cc:123) with incoming values : ('select_ln123_4', ResNet/net_hls.cc:123) [546]  (0 ns)
	'icmp' operation ('icmp_ln123', ResNet/net_hls.cc:123) [564]  (0.859 ns)
	'xor' operation ('xor_ln122', ResNet/net_hls.cc:122) [576]  (0.331 ns)
	'and' operation ('and_ln122_1', ResNet/net_hls.cc:122) [580]  (0.331 ns)
	'or' operation ('or_ln123', ResNet/net_hls.cc:123) [582]  (0.331 ns)
	'select' operation ('select_ln123', ResNet/net_hls.cc:123) [583]  (0.45 ns)
	'add' operation ('brow', ResNet/net_hls.cc:124) [601]  (0.868 ns)
	'add' operation ('add_ln129_2', ResNet/net_hls.cc:129) [614]  (0.878 ns)

 <State 20>: 2.3ns
The critical path consists of the following:
	'select' operation ('select_ln124_2', ResNet/net_hls.cc:124) [617]  (0 ns)
	'add' operation ('add_ln1116', ResNet/net_hls.cc:129) [644]  (0.948 ns)
	'getelementptr' operation ('conv1_out_0_addr', ResNet/net_hls.cc:129) [646]  (0 ns)
	'load' operation ('conv1_out_0_load', ResNet/net_hls.cc:129) on array 'conv1_out_0' [662]  (1.35 ns)

 <State 21>: 1.35ns
The critical path consists of the following:
	'load' operation ('conv1_out_0_load', ResNet/net_hls.cc:129) on array 'conv1_out_0' [662]  (1.35 ns)

 <State 22>: 3.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln1118', ResNet/net_hls.cc:129) [666]  (1.09 ns)
	'add' operation ('add_ln1192', ResNet/net_hls.cc:129) [668]  (1.1 ns)
	'add' operation ('add_ln415', ResNet/net_hls.cc:129) [675]  (0.962 ns)
	'xor' operation ('xor_ln416', ResNet/net_hls.cc:129) [677]  (0 ns)
	'and' operation ('and_ln416', ResNet/net_hls.cc:129) [678]  (0.331 ns)
	'select' operation ('select_ln416', ResNet/net_hls.cc:129) [689]  (0 ns)
	'and' operation ('and_ln786', ResNet/net_hls.cc:129) [695]  (0.331 ns)

 <State 23>: 3.5ns
The critical path consists of the following:
	'add' operation ('add_ln203_1', ResNet/net_hls.cc:129) [591]  (0 ns)
	'add' operation ('add_ln203_2', ResNet/net_hls.cc:129) [608]  (1.12 ns)
	'add' operation ('add_ln203_3', ResNet/net_hls.cc:129) [613]  (0 ns)
	'add' operation ('add_ln203_4', ResNet/net_hls.cc:129) [624]  (1.03 ns)
	'getelementptr' operation ('fm_buf_V_0_addr', ResNet/net_hls.cc:129) [626]  (0 ns)
	'store' operation ('store_ln129', ResNet/net_hls.cc:129) of variable 'select_ln340_175', ResNet/net_hls.cc:129 on array 'fm_buf_V_0' [705]  (1.35 ns)

 <State 24>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('row') with incoming values : ('row', ResNet/net_hls.cc:145) [1376]  (0.755 ns)

 <State 25>: 1.03ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln145', ResNet/net_hls.cc:145) [1377]  (0.698 ns)
	blocking operation 0.331 ns on control path)

 <State 26>: 3.1ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', ResNet/net_hls.cc:146) [1384]  (0 ns)
	'call' operation ('call_ln147', ResNet/net_hls.cc:147) to 'fill_fm_buf' [1390]  (3.1 ns)

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 2.47ns
The critical path consists of the following:
	'call' operation ('call_ln148', ResNet/net_hls.cc:148) to 'pgconv64<16u>' [1391]  (2.47 ns)

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 4.27ns
The critical path consists of the following:
	'call' operation ('call_ln159', ResNet/net_hls.cc:159) to 'fill_fm_buf_bn<16u>' [1392]  (4.27 ns)

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 3.1ns
The critical path consists of the following:
	'call' operation ('call_ln162', ResNet/net_hls.cc:162) to 'fill_fm_buf' [1393]  (3.1 ns)

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 2.47ns
The critical path consists of the following:
	'call' operation ('call_ln163', ResNet/net_hls.cc:163) to 'pgconv64<16u>' [1394]  (2.47 ns)

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 4.27ns
The critical path consists of the following:
	'call' operation ('call_ln174', ResNet/net_hls.cc:174) to 'fill_fm_buf_bn<16u>' [1395]  (4.27 ns)

 <State 37>: 0ns
The critical path consists of the following:

 <State 38>: 1.03ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln187', ResNet/net_hls.cc:187) [1403]  (0.698 ns)
	blocking operation 0.331 ns on control path)

 <State 39>: 3.1ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', ResNet/net_hls.cc:188) [1410]  (0 ns)
	'call' operation ('call_ln189', ResNet/net_hls.cc:189) to 'fill_fm_buf' [1416]  (3.1 ns)

 <State 40>: 0ns
The critical path consists of the following:

 <State 41>: 2.47ns
The critical path consists of the following:
	'call' operation ('call_ln190', ResNet/net_hls.cc:190) to 'pgconv64<16u>' [1417]  (2.47 ns)

 <State 42>: 0ns
The critical path consists of the following:

 <State 43>: 4.27ns
The critical path consists of the following:
	'call' operation ('call_ln201', ResNet/net_hls.cc:201) to 'fill_fm_buf_bn<16u>' [1418]  (4.27 ns)

 <State 44>: 0ns
The critical path consists of the following:

 <State 45>: 3.1ns
The critical path consists of the following:
	'call' operation ('call_ln204', ResNet/net_hls.cc:204) to 'fill_fm_buf' [1419]  (3.1 ns)

 <State 46>: 0ns
The critical path consists of the following:

 <State 47>: 2.47ns
The critical path consists of the following:
	'call' operation ('call_ln205', ResNet/net_hls.cc:205) to 'pgconv64<16u>' [1420]  (2.47 ns)

 <State 48>: 0ns
The critical path consists of the following:

 <State 49>: 4.27ns
The critical path consists of the following:
	'call' operation ('call_ln216', ResNet/net_hls.cc:216) to 'fill_fm_buf_bn<16u>' [1421]  (4.27 ns)

 <State 50>: 0ns
The critical path consists of the following:

 <State 51>: 1.03ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln229', ResNet/net_hls.cc:229) [1429]  (0.698 ns)
	blocking operation 0.331 ns on control path)

 <State 52>: 3.1ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', ResNet/net_hls.cc:230) [1436]  (0 ns)
	'call' operation ('call_ln231', ResNet/net_hls.cc:231) to 'fill_fm_buf' [1442]  (3.1 ns)

 <State 53>: 0ns
The critical path consists of the following:

 <State 54>: 2.47ns
The critical path consists of the following:
	'call' operation ('call_ln232', ResNet/net_hls.cc:232) to 'pgconv64<16u>' [1443]  (2.47 ns)

 <State 55>: 0ns
The critical path consists of the following:

 <State 56>: 4.27ns
The critical path consists of the following:
	'call' operation ('call_ln243', ResNet/net_hls.cc:243) to 'fill_fm_buf_bn<16u>' [1444]  (4.27 ns)

 <State 57>: 0ns
The critical path consists of the following:

 <State 58>: 3.1ns
The critical path consists of the following:
	'call' operation ('call_ln246', ResNet/net_hls.cc:246) to 'fill_fm_buf' [1445]  (3.1 ns)

 <State 59>: 0ns
The critical path consists of the following:

 <State 60>: 2.47ns
The critical path consists of the following:
	'call' operation ('call_ln247', ResNet/net_hls.cc:247) to 'pgconv64<16u>' [1446]  (2.47 ns)

 <State 61>: 0ns
The critical path consists of the following:

 <State 62>: 4.27ns
The critical path consists of the following:
	'call' operation ('call_ln258', ResNet/net_hls.cc:258) to 'fill_fm_buf_bn<16u>' [1447]  (4.27 ns)

 <State 63>: 0ns
The critical path consists of the following:

 <State 64>: 0.843ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln271', ResNet/net_hls.cc:271) [1455]  (0.512 ns)
	blocking operation 0.331 ns on control path)

 <State 65>: 0.843ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln272', ResNet/net_hls.cc:272) [1463]  (0.512 ns)
	blocking operation 0.331 ns on control path)

 <State 66>: 0.843ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln273', ResNet/net_hls.cc:273) [1472]  (0.512 ns)
	blocking operation 0.331 ns on control path)

 <State 67>: 3.37ns
The critical path consists of the following:
	'call' operation ('call_ln294', ResNet/net_hls.cc:294) to 'fill_fm_buf_bn<32u>' [1504]  (3.37 ns)

 <State 68>: 3.73ns
The critical path consists of the following:
	'phi' operation ('col0_0_0', ResNet/net_hls.cc:276) with incoming values : ('add_ln276', ResNet/net_hls.cc:276) [1490]  (0 ns)
	'add' operation ('add_ln277_1', ResNet/net_hls.cc:277) [1496]  (0.625 ns)
	'call' operation ('call_ln277', ResNet/net_hls.cc:277) to 'fill_fm_buf' [1498]  (3.1 ns)

 <State 69>: 0ns
The critical path consists of the following:

 <State 70>: 1.74ns
The critical path consists of the following:
	'call' operation ('call_ln278', ResNet/net_hls.cc:278) to 'pgconv64s2<16u>' [1499]  (1.74 ns)

 <State 71>: 0ns
The critical path consists of the following:

 <State 72>: 0ns
The critical path consists of the following:

 <State 73>: 0.843ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln300', ResNet/net_hls.cc:300) [1514]  (0.512 ns)
	blocking operation 0.331 ns on control path)

 <State 74>: 3.1ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', ResNet/net_hls.cc:301) [1522]  (0 ns)
	'call' operation ('call_ln302', ResNet/net_hls.cc:302) to 'fill_fm_buf' [1529]  (3.1 ns)

 <State 75>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('coo') with incoming values : ('coo', ResNet/net_hls.cc:303) [1532]  (0.755 ns)

 <State 76>: 0.843ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln303', ResNet/net_hls.cc:303) [1533]  (0.512 ns)
	blocking operation 0.331 ns on control path)

 <State 77>: 3.37ns
The critical path consists of the following:
	'call' operation ('call_ln317', ResNet/net_hls.cc:317) to 'fill_fm_buf_bn<32u>' [1549]  (3.37 ns)

 <State 78>: 0ns
The critical path consists of the following:

 <State 79>: 0ns
The critical path consists of the following:

 <State 80>: 0.843ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln332', ResNet/net_hls.cc:332) [1559]  (0.512 ns)
	blocking operation 0.331 ns on control path)

 <State 81>: 3.1ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', ResNet/net_hls.cc:333) [1567]  (0 ns)
	'call' operation ('call_ln334', ResNet/net_hls.cc:334) to 'fill_fm_buf' [1574]  (3.1 ns)

 <State 82>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('cio') with incoming values : ('cio', ResNet/net_hls.cc:335) [1577]  (0.755 ns)

 <State 83>: 3.1ns
The critical path consists of the following:
	'call' operation ('call_ln353', ResNet/net_hls.cc:353) to 'fill_fm_buf' [1597]  (3.1 ns)

 <State 84>: 3.37ns
The critical path consists of the following:
	'call' operation ('call_ln349', ResNet/net_hls.cc:349) to 'fill_fm_buf_bn<32u>' [1594]  (3.37 ns)

 <State 85>: 0ns
The critical path consists of the following:

 <State 86>: 0ns
The critical path consists of the following:

 <State 87>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('coo') with incoming values : ('coo', ResNet/net_hls.cc:354) [1600]  (0.755 ns)

 <State 88>: 0.843ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln354', ResNet/net_hls.cc:354) [1601]  (0.512 ns)
	blocking operation 0.331 ns on control path)

 <State 89>: 3.37ns
The critical path consists of the following:
	'call' operation ('call_ln368', ResNet/net_hls.cc:368) to 'fill_fm_buf_bn<32u>' [1617]  (3.37 ns)

 <State 90>: 0ns
The critical path consists of the following:

 <State 91>: 0ns
The critical path consists of the following:

 <State 92>: 0.843ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln382', ResNet/net_hls.cc:382) [1627]  (0.512 ns)
	blocking operation 0.331 ns on control path)

 <State 93>: 3.1ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', ResNet/net_hls.cc:383) [1635]  (0 ns)
	'call' operation ('call_ln384', ResNet/net_hls.cc:384) to 'fill_fm_buf' [1642]  (3.1 ns)

 <State 94>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('cio') with incoming values : ('cio', ResNet/net_hls.cc:385) [1645]  (0.755 ns)

 <State 95>: 3.1ns
The critical path consists of the following:
	'call' operation ('call_ln403', ResNet/net_hls.cc:403) to 'fill_fm_buf' [1665]  (3.1 ns)

 <State 96>: 3.37ns
The critical path consists of the following:
	'call' operation ('call_ln399', ResNet/net_hls.cc:399) to 'fill_fm_buf_bn<32u>' [1662]  (3.37 ns)

 <State 97>: 0ns
The critical path consists of the following:

 <State 98>: 0ns
The critical path consists of the following:

 <State 99>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('coo') with incoming values : ('coo', ResNet/net_hls.cc:404) [1668]  (0.755 ns)

 <State 100>: 0.843ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln404', ResNet/net_hls.cc:404) [1669]  (0.512 ns)
	blocking operation 0.331 ns on control path)

 <State 101>: 3.37ns
The critical path consists of the following:
	'call' operation ('call_ln418', ResNet/net_hls.cc:418) to 'fill_fm_buf_bn<32u>' [1685]  (3.37 ns)

 <State 102>: 0ns
The critical path consists of the following:

 <State 103>: 0ns
The critical path consists of the following:

 <State 104>: 3.1ns
The critical path consists of the following:
	'call' operation ('call_ln468', ResNet/net_hls.cc:468) to 'fill_fm_buf' [1737]  (3.1 ns)

 <State 105>: 2.99ns
The critical path consists of the following:
	'call' operation ('call_ln459', ResNet/net_hls.cc:459) to 'fill_fm_buf_bn<64u>' [1734]  (2.99 ns)

 <State 106>: 0.843ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln436', ResNet/net_hls.cc:436) [1711]  (0.512 ns)
	blocking operation 0.331 ns on control path)

 <State 107>: 3.1ns
The critical path consists of the following:
	'phi' operation ('col052_0_0_0', ResNet/net_hls.cc:437) with incoming values : ('add_ln437', ResNet/net_hls.cc:437) [1719]  (0 ns)
	'call' operation ('call_ln438', ResNet/net_hls.cc:438) to 'fill_fm_buf' [1726]  (3.1 ns)

 <State 108>: 0ns
The critical path consists of the following:

 <State 109>: 1.74ns
The critical path consists of the following:
	'call' operation ('call_ln439', ResNet/net_hls.cc:439) to 'pgconv64s2<32u>' [1727]  (1.74 ns)

 <State 110>: 0ns
The critical path consists of the following:

 <State 111>: 0ns
The critical path consists of the following:

 <State 112>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('coo55_0_0_0', ResNet/net_hls.cc:469) with incoming values : ('add_ln469', ResNet/net_hls.cc:469) [1740]  (0.755 ns)

 <State 113>: 3.1ns
The critical path consists of the following:
	'call' operation ('call_ln499', ResNet/net_hls.cc:499) to 'fill_fm_buf' [1760]  (3.1 ns)

 <State 114>: 2.99ns
The critical path consists of the following:
	'call' operation ('call_ln483', ResNet/net_hls.cc:483) to 'fill_fm_buf_bn<64u>' [1757]  (2.99 ns)

 <State 115>: 0ns
The critical path consists of the following:

 <State 116>: 0ns
The critical path consists of the following:

 <State 117>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('cio59_0_0_0', ResNet/net_hls.cc:500) with incoming values : ('add_ln500', ResNet/net_hls.cc:500) [1763]  (0.755 ns)

 <State 118>: 3.1ns
The critical path consists of the following:
	'call' operation ('call_ln518', ResNet/net_hls.cc:518) to 'fill_fm_buf' [1783]  (3.1 ns)

 <State 119>: 2.99ns
The critical path consists of the following:
	'call' operation ('call_ln514', ResNet/net_hls.cc:514) to 'fill_fm_buf_bn<64u>' [1780]  (2.99 ns)

 <State 120>: 0ns
The critical path consists of the following:

 <State 121>: 0ns
The critical path consists of the following:

 <State 122>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('coo61_0_0_0', ResNet/net_hls.cc:519) with incoming values : ('add_ln519', ResNet/net_hls.cc:519) [1786]  (0.755 ns)

 <State 123>: 3.1ns
The critical path consists of the following:
	'call' operation ('call_ln549', ResNet/net_hls.cc:549) to 'fill_fm_buf' [1806]  (3.1 ns)

 <State 124>: 2.99ns
The critical path consists of the following:
	'call' operation ('call_ln533', ResNet/net_hls.cc:533) to 'fill_fm_buf_bn<64u>' [1803]  (2.99 ns)

 <State 125>: 0ns
The critical path consists of the following:

 <State 126>: 0ns
The critical path consists of the following:

 <State 127>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('cio65_0_0_0', ResNet/net_hls.cc:550) with incoming values : ('add_ln550', ResNet/net_hls.cc:550) [1809]  (0.755 ns)

 <State 128>: 3.1ns
The critical path consists of the following:
	'call' operation ('call_ln568', ResNet/net_hls.cc:568) to 'fill_fm_buf' [1829]  (3.1 ns)

 <State 129>: 2.99ns
The critical path consists of the following:
	'call' operation ('call_ln564', ResNet/net_hls.cc:564) to 'fill_fm_buf_bn<64u>' [1826]  (2.99 ns)

 <State 130>: 0ns
The critical path consists of the following:

 <State 131>: 0ns
The critical path consists of the following:

 <State 132>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('coo67_0_0_0', ResNet/net_hls.cc:569) with incoming values : ('add_ln569', ResNet/net_hls.cc:569) [1832]  (0.755 ns)

 <State 133>: 1.03ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln569', ResNet/net_hls.cc:569) [1833]  (0.698 ns)
	blocking operation 0.331 ns on control path)

 <State 134>: 2.99ns
The critical path consists of the following:
	'call' operation ('call_ln583', ResNet/net_hls.cc:583) to 'fill_fm_buf_bn<64u>' [1849]  (2.99 ns)

 <State 135>: 0ns
The critical path consists of the following:

 <State 136>: 0ns
The critical path consists of the following:

 <State 137>: 3.91ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ResNet/net_hls.cc:593) [1920]  (0 ns)
	'icmp' operation ('icmp_ln593', ResNet/net_hls.cc:593) [1927]  (0.884 ns)
	'select' operation ('select_ln598', ResNet/net_hls.cc:598) [1928]  (0.45 ns)
	'add' operation ('add_ln1265_13', ResNet/net_hls.cc:598) [1938]  (1.22 ns)
	'getelementptr' operation ('fm_buf_V_0_addr_1', ResNet/net_hls.cc:598) [1940]  (0 ns)
	'load' operation ('fm_buf_V_0_load', ResNet/net_hls.cc:598) on array 'fm_buf_V_0' [2005]  (1.35 ns)

 <State 138>: 3.18ns
The critical path consists of the following:
	'load' operation ('fm_buf_V_0_load', ResNet/net_hls.cc:598) on array 'fm_buf_V_0' [2005]  (1.35 ns)
	'add' operation ('add_ln703', ResNet/net_hls.cc:598) [2009]  (0.962 ns)
	'select' operation ('select_ln388_68', ResNet/net_hls.cc:598) [2017]  (0.431 ns)
	'select' operation ('linear_buf[0].V', ResNet/net_hls.cc:598) [2018]  (0.431 ns)

 <State 139>: 2.3ns
The critical path consists of the following:
	'sub' operation ('sub_ln1148', ResNet/net_hls.cc:606) [2970]  (0.962 ns)
	'sub' operation ('sub_ln1148_1', ResNet/net_hls.cc:606) [2973]  (0.897 ns)
	'select' operation ('select_ln1148', ResNet/net_hls.cc:606) [2977]  (0.445 ns)

 <State 140>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
