*****************************************************************************
* (C) Copyright 2018 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS3703C4330-Q1
* Date: 15OCT2018
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 16.2.0.s003
* EVM Order Number:
* EVM Users Guide: 
* Datasheet: SBVS344 â€“JUNE 2018
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*$
* source TPS3703C4330-Q1_TRANS
.SUBCKT TPS3703C4330-Q1 CT GND MR RESET SENSE VDD  
V_VREF3         N152820 GND 17.4m
V_VREF6         N796732 GND 1
X_U31         GOOD N284229 OK AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_VREF         V_UNDER GND 3.168
X_U23         V_UNDER SENSE N143027 N165891 COMPHYS_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
V_VREF2         N143027 GND 17.4m
X_U26         N165891 N835022 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U1_ABM4         U1_N926048 0 VALUE { IF(V(U1_PRE_VDD)>0.5,V(U1_VDD_CONNECT), 
+  
+ IF(V(U1_PRE_FLOATING)>0.5,V(U1_FOAT),  
+ V(U1_EX)))  }
C_U1_C1         0 CT  1p  TC=0,0 
X_U1_U14         U1_N927540 VCT_OK RS_OS450U AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U24         SENSE_OK PRE_MR U1_N925906 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U29         U1_N925906 U1_RSB INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U21         U1_N926048 U1_N926244 THRES_OK COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U1_U10         U1_N927318 U1_N927322 RS_OS2U AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U43         SENSE_OK U1_N925854 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U1_R7         U1_N925854 U1_N926444  7.2k TC=0,0 
X_U1_U8         U1_FOAT U1_N925854 D_D1
X_U1_U32         U1_PRE_FLOATING N927506 RS_OS450U VCT_OK U1_A 0
+  DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U18         U1_N925970 OS450U U1_PRE_VDD AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U22         U1_EX U1_N925900 D_D1
X_U1_U40         U1_N925906 U1_N926092 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=450u
X_U1_U13         PRE_MR SENSE_OK U1_N946891 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U12         U1_N926092 SENSE_OK OS450U AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U25         U1_N925854 U1_N948180 U1_N972089 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U1_ABM1         VCT_OK 0 VALUE { IF(V(CT) >=1.15,1,0)    }
X_U1_U30         U1_N925970 N925976 RS_OS2U VCT_OK U1_A 0 DFFSR_RHPBASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U33         SENSE_OK U1_RS_DL2U U1_A NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U39         U1_N925906 U1_N927318 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=20u
X_U1_U23         VCT_OK OS450U U1_N948180 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_S1    U1_N946891 0 CT 0 CT_DELAY_U1_S1 
C_U1_C7         0 U1_VDD_CONNECT  1u  TC=0,0 
V_U1_V_posd1         U1_N926244 0 0.5V
R_U1_R6         U1_N925854 U1_N925900  38 TC=0,0 
R_U1_R5         U1_N925854 U1_N926156  144.2k TC=0,0 
X_U1_U5         U1_N972089 U1_EX D_D1
X_U1_U16         U1_N926156 U1_VDD_CONNECT D_D1
X_U1_U19         U1_N926092 U1_N927516 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=200u
X_U1_U31         SENSE_OK U1_RS_DL2U U1_A NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U11         U1_N926092 U1_N927516 U1_N927540 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U17         U1_VDD_CONNECT U1_N925854 D_D1
C_U1_C9         0 U1_EX  1u  TC=0,0 
X_U1_U4         U1_N926444 U1_FOAT D_D1
X_U1_U9         U1_N927318 U1_N927322 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=20u
C_U1_C8         0 U1_FOAT  1u  TC=0,0 
X_U1_U1         U1_N925906 U1_RS_DL2U INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=2u
X_U1_U28         CT VDD D_D1
G_U1_ABMI1         VDD CT VALUE { IF(V(OS450U)>0.5 ,0.375u,0)    }
V_VREF7         N807068 GND 1.1
V_VREF1         N136268 GND 3.432
X_U24         SENSE N136268 N152820 N154455 COMPHYS_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U44         N835022 UNDER_OK BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=3.5u
X_U2_U1         VDD U2_N08030 POR COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_U2_V1         U2_N08030 0 1
X_U2_U3         VDD U2_N08075 U2_N34445 VDD_UVLO COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U2_V3         U2_N34445 0 0
V_U2_V2         U2_N08075 0 1.7
X_U28         N2023031 RESET d_d1
X_S1    OK GND RESET GND TPS3703C4330-Q1_S1 
R_R3         MR VDD  100k TC=0,0 
V_V2         N2023031 GND 250m
V_VREF5         N302386 GND 1.4
X_U36         START THRES_OK N786263 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U3_R3         U3_N921591 U3_N922109  576.8k TC=0,0 
X_U3_U3         U3_N922109 U3_VDD_CONNECT_MR D_D1
C_U3_C8         0 U3_VDD_CONNECT_MR  0.25u  TC=0,0 
R_U3_R2         U3_N921591 U3_N922257  28.8k TC=0,0 
X_U3_U31         PRE_MR U3_MR_DL2U U3_A NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U5         U3_N922145 U3_EX_MR D_D1
X_U3_U10         U3_FLOAT_MR U3_N921591 D_D1
X_U3_U30         U3_N932218 N932224 RS_OS2U VCT_OK U3_A 0 DFFSR_RHPBASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U3_R4         U3_N921591 U3_N16786928  1m TC=0,0 
C_U3_C7         0 U3_FLOAT_MR  0.25u  TC=0,0 
X_U3_U13         U3_N921899 U3_N922211 MR_OK COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_U32         U3_PRE_FLOATING N932462 RS_OS450U VCT_OK U3_A 0
+  DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U9         U3_EX_MR U3_N16786928 D_D1
X_U3_U20         VCT_OK OS450U U3_N922075 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U3_C9         0 U3_EX_MR  0.5u  TC=0,0 
E_U3_ABM3         U3_N921899 0 VALUE {
+  IF(V(U3_PRE_VDD)>0.5,V(U3_VDD_CONNECT_MR),  
+ IF(V(U3_PRE_FLOATING)>0.5,V(U3_FLOAT_MR),  
+ V(U3_EX_MR)))  }
X_U3_U33         PRE_MR U3_MR_DL2U U3_A NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U18         U3_N932218 OS450U U3_PRE_VDD AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_S2    U3_N922075 0 U3_N921591 U3_N922145 MR_DELAY_U3_S2 
X_U3_U11         U3_VDD_CONNECT_MR U3_N921591 D_D1
X_U3_U2         U3_N922257 U3_FLOAT_MR D_D1
X_U3_U1         PRE_MR U3_MR_DL2U INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=2u
X_U3_U42         PRE_MR U3_N921591 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_U3_V_posd         U3_N922211 0 0.5V
C_C1         GND RESET  110p  TC=0,0 
E_ABM1         PRE_MR 0 VALUE { IF(V(MR_EN)>0.5,V(MR_H),1)    }
X_U39         GOOD N796654 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U34         THRES_OK N932907 N284229 N937806 SRLATCHRHP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U43         N811498 MR_H BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
+  DELAY=25n
X_U25         N154455 N835628 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U32         UNDER_OK OVER_OK SENSE_OK AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U45         N835628 OVER_OK BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=3.5u
X_U40         MR_EN N796786 RESET N796732 N796654 GND DFFSR_RHPBASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U27         MR_OK N932907 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U2         U10_N00584 U10_N00212 D_D1
X_U10_U3         U10_N00212 U10_N02170 START COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U10_R1         VDD_UVLO U10_N00584  432 TC=0,0 
C_U10_C1         0 U10_N00212  1u  TC=0,0 
V_U10_V_stup1         U10_N02170 0 0.5V
X_U10_U4         U10_N00212 VDD_UVLO D_D1
X_U38         N786263 POR GOOD AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U30         MR N302386 N807068 N811498 COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
.IC         V(VDD_UVLO )=0
.ENDS TPS3703C4330-Q1
*$
.subckt CT_DELAY_U1_S1 1 2 3 4  
S_U1_S1         3 4 1 2 _U1_S1
RS_U1_S1         1 2 1G
.MODEL         _U1_S1 VSWITCH Roff=10e8 Ron=1 Voff=1 Von=0
.ends CT_DELAY_U1_S1
*$
.subckt TPS3703C4330-Q1_S1 1 2 3 4  
S_S1         3 4 1 2 _S1
RS_S1         1 2 1G
.MODEL         _S1 VSWITCH Roff=90K Ron=500 Voff=0.8V Von=0.1V
.ends TPS3703C4330-Q1_S1
*$
.subckt MR_DELAY_U3_S2 1 2 3 4  
S_U3_S2         3 4 1 2 _U3_S2
RS_U3_S2         1 2 1G
.MODEL         _U3_S2 VSWITCH Roff=1e6 Ron=1 Voff=0 Von=1
.ends MR_DELAY_U3_S2
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT START_POR_LOGIC COMP START POR OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {IF(V(START) >{VTHRESH},  
+ V(COMP) ,{IF(V(POR)>0.5,{VSS},{VDD})})}
RINT YINT OUT 1
CINT OUT 0 1n
.ENDS START_POR_LOGIC 
*$
.subckt d_d1 1 2
d1 1 2 dd1
.MODEL dd1 D( IS=1e-15 TT=10p Rs=0.05 N=.01  )
.ends d_d1
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1p
R_inp INP 0 1Meg
R_inm INM 0 1Meg
.ENDS COMP_BASIC_GEN
*$
.SUBCKT COMP_OV START VDD_UV  COMP OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {IF(V(START) <{VTHRESH},  
+ {VDD},{IF(V(VDD_UV)>0.5,V(COMP),{VDD})})}
RINT YINT OUT 1
CINT OUT 0 1n
.ENDS COMP_OV
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT AND2 A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.443}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1 )
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT DFFSR_SHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R) > {VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1 )
.ENDS DFFSR_SHPBASIC_GEN
*$
.SUBCKT DFFSR_RHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 10u
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}  
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S) > {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=0.01 )
.ENDS DFFSR_RHPBASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.443}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
