# CUDA_VISIBLE_DEVICES=1 python hyp_bin.py --n_bits 2 --emb_dim 4 --emb_path embs/iclr24_cifar_4d.pth --dataset cifar100 > logs/hyp_bin_cifar100.log
# CUDA_VISIBLE_DEVICES=1 python hyp_bin.py --n_bits 2 --emb_dim 8 --emb_path embs/iclr24_cifar_8d.pth --dataset cifar100 >> logs/hyp_bin_cifar100.log
# CUDA_VISIBLE_DEVICES=1 python hyp_bin.py --n_bits 2 --emb_dim 16 --emb_path embs/iclr24_cifar_16d.pth --dataset cifar100 >> logs/hyp_bin_cifar100.log
# CUDA_VISIBLE_DEVICES=1 python hyp_bin.py --n_bits 2 --emb_dim 32 --emb_path embs/iclr24_cifar_32d.pth --dataset cifar100 >> logs/hyp_bin_cifar100.log
# CUDA_VISIBLE_DEVICES=1 python hyp_bin.py --n_bits 2 --emb_dim 64 --emb_path embs/iclr24_cifar_64d.pth --dataset cifar100 >> logs/hyp_bin_cifar100.log
# CUDA_VISIBLE_DEVICES=1 python hyp_bin.py --n_bits 2 --emb_dim 128 --emb_path embs/iclr24_cifar_128d.pth --dataset cifar100 >> logs/hyp_bin_cifar100.log
# CUDA_VISIBLE_DEVICES=1 python hyp_bin.py --n_bits 2 --emb_dim 256 --emb_path embs/iclr24_cifar_256d.pth --dataset cifar100 >> logs/hyp_bin_cifar100.log

# CUDA_VISIBLE_DEVICES=1 python hyp_bin.py --n_bits 4 --emb_dim 4 --emb_path embs/iclr24_cifar_4d.pth --dataset cifar100 >> logs/hyp_bin_cifar100.log
# CUDA_VISIBLE_DEVICES=1 python hyp_bin.py --n_bits 4 --emb_dim 8 --emb_path embs/iclr24_cifar_8d.pth --dataset cifar100 >> logs/hyp_bin_cifar100.log
# CUDA_VISIBLE_DEVICES=1 python hyp_bin.py --n_bits 4 --emb_dim 16 --emb_path embs/iclr24_cifar_16d.pth --dataset cifar100 >> logs/hyp_bin_cifar100.log
# CUDA_VISIBLE_DEVICES=1 python hyp_bin.py --n_bits 4 --emb_dim 32 --emb_path embs/iclr24_cifar_32d.pth --dataset cifar100 >> logs/hyp_bin_cifar100.log
# CUDA_VISIBLE_DEVICES=1 python hyp_bin.py --n_bits 4 --emb_dim 64 --emb_path embs/iclr24_cifar_64d.pth --dataset cifar100 >> logs/hyp_bin_cifar100.log
# CUDA_VISIBLE_DEVICES=1 python hyp_bin.py --n_bits 4 --emb_dim 128 --emb_path embs/iclr24_cifar_128d.pth --dataset cifar100 >> logs/hyp_bin_cifar100.log

CUDA_VISIBLE_DEVICES=1 python hyp_bin.py --n_bits 2 --emb_dim 4 --emb_path embs/iclr24_imagenet_4d.pth --dataset imagenet > logs/hyp_bin_imagenet.log
CUDA_VISIBLE_DEVICES=1 python hyp_bin.py --n_bits 2 --emb_dim 8 --emb_path embs/iclr24_imagenet_8d.pth --dataset imagenet >> logs/hyp_bin_imagenet.log
CUDA_VISIBLE_DEVICES=1 python hyp_bin.py --n_bits 2 --emb_dim 16 --emb_path embs/iclr24_imagenet_16d.pth --dataset imagenet >> logs/hyp_bin_imagenet.log
CUDA_VISIBLE_DEVICES=1 python hyp_bin.py --n_bits 2 --emb_dim 32 --emb_path embs/iclr24_imagenet_32d.pth --dataset imagenet >> logs/hyp_bin_imagenet.log
CUDA_VISIBLE_DEVICES=1 python hyp_bin.py --n_bits 2 --emb_dim 64 --emb_path embs/iclr24_imagenet_64d.pth --dataset imagenet >> logs/hyp_bin_imagenet.log
CUDA_VISIBLE_DEVICES=1 python hyp_bin.py --n_bits 2 --emb_dim 128 --emb_path embs/iclr24_imagenet_128d.pth --dataset imagenet >> logs/hyp_bin_imagenet.log
CUDA_VISIBLE_DEVICES=1 python hyp_bin.py --n_bits 2 --emb_dim 256 --emb_path embs/iclr24_imagenet_256d.pth --dataset imagenet >> logs/hyp_bin_imagenet.log

CUDA_VISIBLE_DEVICES=1 python hyp_bin.py --n_bits 4 --emb_dim 4 --emb_path embs/iclr24_imagenet_4d.pth --dataset imagenet >> logs/hyp_bin_imagenet.log
CUDA_VISIBLE_DEVICES=1 python hyp_bin.py --n_bits 4 --emb_dim 8 --emb_path embs/iclr24_imagenet_8d.pth --dataset imagenet >> logs/hyp_bin_imagenet.log
CUDA_VISIBLE_DEVICES=1 python hyp_bin.py --n_bits 4 --emb_dim 16 --emb_path embs/iclr24_imagenet_16d.pth --dataset imagenet >> logs/hyp_bin_imagenet.log
CUDA_VISIBLE_DEVICES=1 python hyp_bin.py --n_bits 4 --emb_dim 32 --emb_path embs/iclr24_imagenet_32d.pth --dataset imagenet >> logs/hyp_bin_imagenet.log
CUDA_VISIBLE_DEVICES=1 python hyp_bin.py --n_bits 4 --emb_dim 64 --emb_path embs/iclr24_imagenet_64d.pth --dataset imagenet >> logs/hyp_bin_imagenet.log
CUDA_VISIBLE_DEVICES=1 python hyp_bin.py --n_bits 4 --emb_dim 128 --emb_path embs/iclr24_imagenet_128d.pth --dataset imagenet >> logs/hyp_bin_imagenet.log
