INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/SDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/edge_taker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_taker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/register_8x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file_8x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/sim_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_FIFO
