
IVCIS_Edge_H753.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000202f4  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000036bc  08020594  08020594  00021594  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08023c50  08023c50  00024c50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08023c58  08023c58  00024c58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08023c5c  08023c5c  00024c5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000094  24000000  08023c60  00025000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000146f0  24000094  08023cf4  00025094  2**2
                  ALLOC
  8 ._user_heap_stack 00001000  20000000  20000000  00026000  2**0
                  ALLOC
  9 .lwip_sec     00011260  30000000  30000000  00026000  2**5
                  ALLOC
 10 .axi_sram_sec 00014000  240147a0  240147a0  000257a0  2**5
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00025094  2**0
                  CONTENTS, READONLY
 12 .debug_info   000492b0  00000000  00000000  000250c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000a4bd  00000000  00000000  0006e372  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002f50  00000000  00000000  00078830  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000252f  00000000  00000000  0007b780  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0004d48f  00000000  00000000  0007dcaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000553ad  00000000  00000000  000cb13e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00193898  00000000  00000000  001204eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  002b3d83  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000cc88  00000000  00000000  002b3dc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000003a  00000000  00000000  002c0a50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000094 	.word	0x24000094
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0802057c 	.word	0x0802057c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000098 	.word	0x24000098
 80002dc:	0802057c 	.word	0x0802057c

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b988 	b.w	80006a8 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	468e      	mov	lr, r1
 80003b8:	4604      	mov	r4, r0
 80003ba:	4688      	mov	r8, r1
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d14a      	bne.n	8000456 <__udivmoddi4+0xa6>
 80003c0:	428a      	cmp	r2, r1
 80003c2:	4617      	mov	r7, r2
 80003c4:	d962      	bls.n	800048c <__udivmoddi4+0xdc>
 80003c6:	fab2 f682 	clz	r6, r2
 80003ca:	b14e      	cbz	r6, 80003e0 <__udivmoddi4+0x30>
 80003cc:	f1c6 0320 	rsb	r3, r6, #32
 80003d0:	fa01 f806 	lsl.w	r8, r1, r6
 80003d4:	fa20 f303 	lsr.w	r3, r0, r3
 80003d8:	40b7      	lsls	r7, r6
 80003da:	ea43 0808 	orr.w	r8, r3, r8
 80003de:	40b4      	lsls	r4, r6
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	fa1f fc87 	uxth.w	ip, r7
 80003e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003ec:	0c23      	lsrs	r3, r4, #16
 80003ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80003f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003f6:	fb01 f20c 	mul.w	r2, r1, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d909      	bls.n	8000412 <__udivmoddi4+0x62>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f101 30ff 	add.w	r0, r1, #4294967295
 8000404:	f080 80ea 	bcs.w	80005dc <__udivmoddi4+0x22c>
 8000408:	429a      	cmp	r2, r3
 800040a:	f240 80e7 	bls.w	80005dc <__udivmoddi4+0x22c>
 800040e:	3902      	subs	r1, #2
 8000410:	443b      	add	r3, r7
 8000412:	1a9a      	subs	r2, r3, r2
 8000414:	b2a3      	uxth	r3, r4
 8000416:	fbb2 f0fe 	udiv	r0, r2, lr
 800041a:	fb0e 2210 	mls	r2, lr, r0, r2
 800041e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000422:	fb00 fc0c 	mul.w	ip, r0, ip
 8000426:	459c      	cmp	ip, r3
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x8e>
 800042a:	18fb      	adds	r3, r7, r3
 800042c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000430:	f080 80d6 	bcs.w	80005e0 <__udivmoddi4+0x230>
 8000434:	459c      	cmp	ip, r3
 8000436:	f240 80d3 	bls.w	80005e0 <__udivmoddi4+0x230>
 800043a:	443b      	add	r3, r7
 800043c:	3802      	subs	r0, #2
 800043e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000442:	eba3 030c 	sub.w	r3, r3, ip
 8000446:	2100      	movs	r1, #0
 8000448:	b11d      	cbz	r5, 8000452 <__udivmoddi4+0xa2>
 800044a:	40f3      	lsrs	r3, r6
 800044c:	2200      	movs	r2, #0
 800044e:	e9c5 3200 	strd	r3, r2, [r5]
 8000452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000456:	428b      	cmp	r3, r1
 8000458:	d905      	bls.n	8000466 <__udivmoddi4+0xb6>
 800045a:	b10d      	cbz	r5, 8000460 <__udivmoddi4+0xb0>
 800045c:	e9c5 0100 	strd	r0, r1, [r5]
 8000460:	2100      	movs	r1, #0
 8000462:	4608      	mov	r0, r1
 8000464:	e7f5      	b.n	8000452 <__udivmoddi4+0xa2>
 8000466:	fab3 f183 	clz	r1, r3
 800046a:	2900      	cmp	r1, #0
 800046c:	d146      	bne.n	80004fc <__udivmoddi4+0x14c>
 800046e:	4573      	cmp	r3, lr
 8000470:	d302      	bcc.n	8000478 <__udivmoddi4+0xc8>
 8000472:	4282      	cmp	r2, r0
 8000474:	f200 8105 	bhi.w	8000682 <__udivmoddi4+0x2d2>
 8000478:	1a84      	subs	r4, r0, r2
 800047a:	eb6e 0203 	sbc.w	r2, lr, r3
 800047e:	2001      	movs	r0, #1
 8000480:	4690      	mov	r8, r2
 8000482:	2d00      	cmp	r5, #0
 8000484:	d0e5      	beq.n	8000452 <__udivmoddi4+0xa2>
 8000486:	e9c5 4800 	strd	r4, r8, [r5]
 800048a:	e7e2      	b.n	8000452 <__udivmoddi4+0xa2>
 800048c:	2a00      	cmp	r2, #0
 800048e:	f000 8090 	beq.w	80005b2 <__udivmoddi4+0x202>
 8000492:	fab2 f682 	clz	r6, r2
 8000496:	2e00      	cmp	r6, #0
 8000498:	f040 80a4 	bne.w	80005e4 <__udivmoddi4+0x234>
 800049c:	1a8a      	subs	r2, r1, r2
 800049e:	0c03      	lsrs	r3, r0, #16
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	b280      	uxth	r0, r0
 80004a6:	b2bc      	uxth	r4, r7
 80004a8:	2101      	movs	r1, #1
 80004aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80004b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004b6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ba:	429a      	cmp	r2, r3
 80004bc:	d907      	bls.n	80004ce <__udivmoddi4+0x11e>
 80004be:	18fb      	adds	r3, r7, r3
 80004c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004c4:	d202      	bcs.n	80004cc <__udivmoddi4+0x11c>
 80004c6:	429a      	cmp	r2, r3
 80004c8:	f200 80e0 	bhi.w	800068c <__udivmoddi4+0x2dc>
 80004cc:	46c4      	mov	ip, r8
 80004ce:	1a9b      	subs	r3, r3, r2
 80004d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004dc:	fb02 f404 	mul.w	r4, r2, r4
 80004e0:	429c      	cmp	r4, r3
 80004e2:	d907      	bls.n	80004f4 <__udivmoddi4+0x144>
 80004e4:	18fb      	adds	r3, r7, r3
 80004e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004ea:	d202      	bcs.n	80004f2 <__udivmoddi4+0x142>
 80004ec:	429c      	cmp	r4, r3
 80004ee:	f200 80ca 	bhi.w	8000686 <__udivmoddi4+0x2d6>
 80004f2:	4602      	mov	r2, r0
 80004f4:	1b1b      	subs	r3, r3, r4
 80004f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004fa:	e7a5      	b.n	8000448 <__udivmoddi4+0x98>
 80004fc:	f1c1 0620 	rsb	r6, r1, #32
 8000500:	408b      	lsls	r3, r1
 8000502:	fa22 f706 	lsr.w	r7, r2, r6
 8000506:	431f      	orrs	r7, r3
 8000508:	fa0e f401 	lsl.w	r4, lr, r1
 800050c:	fa20 f306 	lsr.w	r3, r0, r6
 8000510:	fa2e fe06 	lsr.w	lr, lr, r6
 8000514:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000518:	4323      	orrs	r3, r4
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	fa1f fc87 	uxth.w	ip, r7
 8000522:	fbbe f0f9 	udiv	r0, lr, r9
 8000526:	0c1c      	lsrs	r4, r3, #16
 8000528:	fb09 ee10 	mls	lr, r9, r0, lr
 800052c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000530:	fb00 fe0c 	mul.w	lr, r0, ip
 8000534:	45a6      	cmp	lr, r4
 8000536:	fa02 f201 	lsl.w	r2, r2, r1
 800053a:	d909      	bls.n	8000550 <__udivmoddi4+0x1a0>
 800053c:	193c      	adds	r4, r7, r4
 800053e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000542:	f080 809c 	bcs.w	800067e <__udivmoddi4+0x2ce>
 8000546:	45a6      	cmp	lr, r4
 8000548:	f240 8099 	bls.w	800067e <__udivmoddi4+0x2ce>
 800054c:	3802      	subs	r0, #2
 800054e:	443c      	add	r4, r7
 8000550:	eba4 040e 	sub.w	r4, r4, lr
 8000554:	fa1f fe83 	uxth.w	lr, r3
 8000558:	fbb4 f3f9 	udiv	r3, r4, r9
 800055c:	fb09 4413 	mls	r4, r9, r3, r4
 8000560:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000564:	fb03 fc0c 	mul.w	ip, r3, ip
 8000568:	45a4      	cmp	ip, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x1ce>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000572:	f080 8082 	bcs.w	800067a <__udivmoddi4+0x2ca>
 8000576:	45a4      	cmp	ip, r4
 8000578:	d97f      	bls.n	800067a <__udivmoddi4+0x2ca>
 800057a:	3b02      	subs	r3, #2
 800057c:	443c      	add	r4, r7
 800057e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000582:	eba4 040c 	sub.w	r4, r4, ip
 8000586:	fba0 ec02 	umull	lr, ip, r0, r2
 800058a:	4564      	cmp	r4, ip
 800058c:	4673      	mov	r3, lr
 800058e:	46e1      	mov	r9, ip
 8000590:	d362      	bcc.n	8000658 <__udivmoddi4+0x2a8>
 8000592:	d05f      	beq.n	8000654 <__udivmoddi4+0x2a4>
 8000594:	b15d      	cbz	r5, 80005ae <__udivmoddi4+0x1fe>
 8000596:	ebb8 0203 	subs.w	r2, r8, r3
 800059a:	eb64 0409 	sbc.w	r4, r4, r9
 800059e:	fa04 f606 	lsl.w	r6, r4, r6
 80005a2:	fa22 f301 	lsr.w	r3, r2, r1
 80005a6:	431e      	orrs	r6, r3
 80005a8:	40cc      	lsrs	r4, r1
 80005aa:	e9c5 6400 	strd	r6, r4, [r5]
 80005ae:	2100      	movs	r1, #0
 80005b0:	e74f      	b.n	8000452 <__udivmoddi4+0xa2>
 80005b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005b6:	0c01      	lsrs	r1, r0, #16
 80005b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005bc:	b280      	uxth	r0, r0
 80005be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005c2:	463b      	mov	r3, r7
 80005c4:	4638      	mov	r0, r7
 80005c6:	463c      	mov	r4, r7
 80005c8:	46b8      	mov	r8, r7
 80005ca:	46be      	mov	lr, r7
 80005cc:	2620      	movs	r6, #32
 80005ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80005d2:	eba2 0208 	sub.w	r2, r2, r8
 80005d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005da:	e766      	b.n	80004aa <__udivmoddi4+0xfa>
 80005dc:	4601      	mov	r1, r0
 80005de:	e718      	b.n	8000412 <__udivmoddi4+0x62>
 80005e0:	4610      	mov	r0, r2
 80005e2:	e72c      	b.n	800043e <__udivmoddi4+0x8e>
 80005e4:	f1c6 0220 	rsb	r2, r6, #32
 80005e8:	fa2e f302 	lsr.w	r3, lr, r2
 80005ec:	40b7      	lsls	r7, r6
 80005ee:	40b1      	lsls	r1, r6
 80005f0:	fa20 f202 	lsr.w	r2, r0, r2
 80005f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005f8:	430a      	orrs	r2, r1
 80005fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80005fe:	b2bc      	uxth	r4, r7
 8000600:	fb0e 3318 	mls	r3, lr, r8, r3
 8000604:	0c11      	lsrs	r1, r2, #16
 8000606:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800060a:	fb08 f904 	mul.w	r9, r8, r4
 800060e:	40b0      	lsls	r0, r6
 8000610:	4589      	cmp	r9, r1
 8000612:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000616:	b280      	uxth	r0, r0
 8000618:	d93e      	bls.n	8000698 <__udivmoddi4+0x2e8>
 800061a:	1879      	adds	r1, r7, r1
 800061c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000620:	d201      	bcs.n	8000626 <__udivmoddi4+0x276>
 8000622:	4589      	cmp	r9, r1
 8000624:	d81f      	bhi.n	8000666 <__udivmoddi4+0x2b6>
 8000626:	eba1 0109 	sub.w	r1, r1, r9
 800062a:	fbb1 f9fe 	udiv	r9, r1, lr
 800062e:	fb09 f804 	mul.w	r8, r9, r4
 8000632:	fb0e 1119 	mls	r1, lr, r9, r1
 8000636:	b292      	uxth	r2, r2
 8000638:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800063c:	4542      	cmp	r2, r8
 800063e:	d229      	bcs.n	8000694 <__udivmoddi4+0x2e4>
 8000640:	18ba      	adds	r2, r7, r2
 8000642:	f109 31ff 	add.w	r1, r9, #4294967295
 8000646:	d2c4      	bcs.n	80005d2 <__udivmoddi4+0x222>
 8000648:	4542      	cmp	r2, r8
 800064a:	d2c2      	bcs.n	80005d2 <__udivmoddi4+0x222>
 800064c:	f1a9 0102 	sub.w	r1, r9, #2
 8000650:	443a      	add	r2, r7
 8000652:	e7be      	b.n	80005d2 <__udivmoddi4+0x222>
 8000654:	45f0      	cmp	r8, lr
 8000656:	d29d      	bcs.n	8000594 <__udivmoddi4+0x1e4>
 8000658:	ebbe 0302 	subs.w	r3, lr, r2
 800065c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000660:	3801      	subs	r0, #1
 8000662:	46e1      	mov	r9, ip
 8000664:	e796      	b.n	8000594 <__udivmoddi4+0x1e4>
 8000666:	eba7 0909 	sub.w	r9, r7, r9
 800066a:	4449      	add	r1, r9
 800066c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000670:	fbb1 f9fe 	udiv	r9, r1, lr
 8000674:	fb09 f804 	mul.w	r8, r9, r4
 8000678:	e7db      	b.n	8000632 <__udivmoddi4+0x282>
 800067a:	4673      	mov	r3, lr
 800067c:	e77f      	b.n	800057e <__udivmoddi4+0x1ce>
 800067e:	4650      	mov	r0, sl
 8000680:	e766      	b.n	8000550 <__udivmoddi4+0x1a0>
 8000682:	4608      	mov	r0, r1
 8000684:	e6fd      	b.n	8000482 <__udivmoddi4+0xd2>
 8000686:	443b      	add	r3, r7
 8000688:	3a02      	subs	r2, #2
 800068a:	e733      	b.n	80004f4 <__udivmoddi4+0x144>
 800068c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000690:	443b      	add	r3, r7
 8000692:	e71c      	b.n	80004ce <__udivmoddi4+0x11e>
 8000694:	4649      	mov	r1, r9
 8000696:	e79c      	b.n	80005d2 <__udivmoddi4+0x222>
 8000698:	eba1 0109 	sub.w	r1, r1, r9
 800069c:	46c4      	mov	ip, r8
 800069e:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a2:	fb09 f804 	mul.w	r8, r9, r4
 80006a6:	e7c4      	b.n	8000632 <__udivmoddi4+0x282>

080006a8 <__aeabi_idiv0>:
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop

080006ac <Net_Client_Init>:
/* 引用外部以太网句柄 */
extern ETH_HandleTypeDef heth;

NetCtrl_t g_net_ctrl = {0};

int8_t Net_Client_Init(void) {
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b084      	sub	sp, #16
 80006b0:	af02      	add	r7, sp, #8
    g_net_ctrl.upcb = udp_new();
 80006b2:	f01c fa5d 	bl	801cb70 <udp_new>
 80006b6:	4603      	mov	r3, r0
 80006b8:	4a18      	ldr	r2, [pc, #96]	@ (800071c <Net_Client_Init+0x70>)
 80006ba:	6013      	str	r3, [r2, #0]
    if (g_net_ctrl.upcb == NULL) {
 80006bc:	4b17      	ldr	r3, [pc, #92]	@ (800071c <Net_Client_Init+0x70>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d105      	bne.n	80006d0 <Net_Client_Init+0x24>
        g_net_ctrl.state = NET_ERROR;
 80006c4:	4b15      	ldr	r3, [pc, #84]	@ (800071c <Net_Client_Init+0x70>)
 80006c6:	2204      	movs	r2, #4
 80006c8:	721a      	strb	r2, [r3, #8]
        return -1;
 80006ca:	f04f 33ff 	mov.w	r3, #4294967295
 80006ce:	e020      	b.n	8000712 <Net_Client_Init+0x66>
    }
    IP4_ADDR(&g_net_ctrl.dest_addr, DEST_IP_ADDR0, DEST_IP_ADDR1, DEST_IP_ADDR2, DEST_IP_ADDR3);
 80006d0:	4b12      	ldr	r3, [pc, #72]	@ (800071c <Net_Client_Init+0x70>)
 80006d2:	4a13      	ldr	r2, [pc, #76]	@ (8000720 <Net_Client_Init+0x74>)
 80006d4:	605a      	str	r2, [r3, #4]
    udp_bind(g_net_ctrl.upcb, IP_ADDR_ANY, UDP_LOCAL_PORT);
 80006d6:	4b11      	ldr	r3, [pc, #68]	@ (800071c <Net_Client_Init+0x70>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 80006de:	4911      	ldr	r1, [pc, #68]	@ (8000724 <Net_Client_Init+0x78>)
 80006e0:	4618      	mov	r0, r3
 80006e2:	f01c f9bd 	bl	801ca60 <udp_bind>
    
    /* 强制发起 ARP 请求，确保知道目标 MAC */
    struct netif *netif = netif_default;
 80006e6:	4b10      	ldr	r3, [pc, #64]	@ (8000728 <Net_Client_Init+0x7c>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	607b      	str	r3, [r7, #4]
    if (netif != NULL) {
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d00b      	beq.n	800070a <Net_Client_Init+0x5e>
        etharp_request(netif, &g_net_ctrl.dest_addr);
 80006f2:	490e      	ldr	r1, [pc, #56]	@ (800072c <Net_Client_Init+0x80>)
 80006f4:	6878      	ldr	r0, [r7, #4]
 80006f6:	f01d f9bd 	bl	801da74 <etharp_request>
        printf("[NET] ARP request sent to %d.%d.%d.%d\r\n",
 80006fa:	23ff      	movs	r3, #255	@ 0xff
 80006fc:	9300      	str	r3, [sp, #0]
 80006fe:	2301      	movs	r3, #1
 8000700:	22a8      	movs	r2, #168	@ 0xa8
 8000702:	21c0      	movs	r1, #192	@ 0xc0
 8000704:	480a      	ldr	r0, [pc, #40]	@ (8000730 <Net_Client_Init+0x84>)
 8000706:	f01e fff1 	bl	801f6ec <iprintf>
               DEST_IP_ADDR0, DEST_IP_ADDR1, DEST_IP_ADDR2, DEST_IP_ADDR3);
    }
    
    g_net_ctrl.state = NET_READY;
 800070a:	4b04      	ldr	r3, [pc, #16]	@ (800071c <Net_Client_Init+0x70>)
 800070c:	2202      	movs	r2, #2
 800070e:	721a      	strb	r2, [r3, #8]
    return 0;
 8000710:	2300      	movs	r3, #0
}
 8000712:	4618      	mov	r0, r3
 8000714:	3708      	adds	r7, #8
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	240000b0 	.word	0x240000b0
 8000720:	ff01a8c0 	.word	0xff01a8c0
 8000724:	08023b60 	.word	0x08023b60
 8000728:	240144d0 	.word	0x240144d0
 800072c:	240000b4 	.word	0x240000b4
 8000730:	08020594 	.word	0x08020594

08000734 <Net_Client_SendImage>:
        heth.Instance->DMACRDLAR = run_rx_base;
        printf("Redirected -> HW_TX: 0x%lX\r\n", heth.Instance->DMACTDLAR);
    }
}

void Net_Client_SendImage(uint8_t *pData, uint32_t len, uint32_t frame_id) {
 8000734:	b580      	push	{r7, lr}
 8000736:	b090      	sub	sp, #64	@ 0x40
 8000738:	af00      	add	r7, sp, #0
 800073a:	60f8      	str	r0, [r7, #12]
 800073c:	60b9      	str	r1, [r7, #8]
 800073e:	607a      	str	r2, [r7, #4]
    printf("[NET] SendImage called: state=%d, len=%ld\r\n", (int)g_net_ctrl.state, len);
 8000740:	4b4c      	ldr	r3, [pc, #304]	@ (8000874 <Net_Client_SendImage+0x140>)
 8000742:	7a1b      	ldrb	r3, [r3, #8]
 8000744:	68ba      	ldr	r2, [r7, #8]
 8000746:	4619      	mov	r1, r3
 8000748:	484b      	ldr	r0, [pc, #300]	@ (8000878 <Net_Client_SendImage+0x144>)
 800074a:	f01e ffcf 	bl	801f6ec <iprintf>
    if (g_net_ctrl.state != NET_READY || pData == NULL || len == 0) {
 800074e:	4b49      	ldr	r3, [pc, #292]	@ (8000874 <Net_Client_SendImage+0x140>)
 8000750:	7a1b      	ldrb	r3, [r3, #8]
 8000752:	2b02      	cmp	r3, #2
 8000754:	d105      	bne.n	8000762 <Net_Client_SendImage+0x2e>
 8000756:	68fb      	ldr	r3, [r7, #12]
 8000758:	2b00      	cmp	r3, #0
 800075a:	d002      	beq.n	8000762 <Net_Client_SendImage+0x2e>
 800075c:	68bb      	ldr	r3, [r7, #8]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d103      	bne.n	800076a <Net_Client_SendImage+0x36>
        printf("[NET] SKIP: state not ready or invalid params\r\n");
 8000762:	4846      	ldr	r0, [pc, #280]	@ (800087c <Net_Client_SendImage+0x148>)
 8000764:	f01f f82a 	bl	801f7bc <puts>
        return;
 8000768:	e081      	b.n	800086e <Net_Client_SendImage+0x13a>
    }

    struct pbuf *ptr_pbuf;
    uint32_t bytes_left = len;
 800076a:	68bb      	ldr	r3, [r7, #8]
 800076c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    uint32_t current_offset = 0;
 800076e:	2300      	movs	r3, #0
 8000770:	63bb      	str	r3, [r7, #56]	@ 0x38
    uint32_t chunk_size;
    const uint32_t max_udp_payload = 1400;
 8000772:	f44f 63af 	mov.w	r3, #1400	@ 0x578
 8000776:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t sent_ok = 0, sent_fail = 0;
 8000778:	2300      	movs	r3, #0
 800077a:	637b      	str	r3, [r7, #52]	@ 0x34
 800077c:	2300      	movs	r3, #0
 800077e:	633b      	str	r3, [r7, #48]	@ 0x30
    err_t err;

    g_net_ctrl.state = NET_SENDING;
 8000780:	4b3c      	ldr	r3, [pc, #240]	@ (8000874 <Net_Client_SendImage+0x140>)
 8000782:	2203      	movs	r2, #3
 8000784:	721a      	strb	r2, [r3, #8]
    SCB_CleanDCache_by_Addr((uint32_t*)pData, len);
 8000786:	68bb      	ldr	r3, [r7, #8]
 8000788:	68fa      	ldr	r2, [r7, #12]
 800078a:	61fa      	str	r2, [r7, #28]
 800078c:	61bb      	str	r3, [r7, #24]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 800078e:	69bb      	ldr	r3, [r7, #24]
 8000790:	2b00      	cmp	r3, #0
 8000792:	dd1d      	ble.n	80007d0 <Net_Client_SendImage+0x9c>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000794:	69fb      	ldr	r3, [r7, #28]
 8000796:	f003 021f 	and.w	r2, r3, #31
 800079a:	69bb      	ldr	r3, [r7, #24]
 800079c:	4413      	add	r3, r2
 800079e:	617b      	str	r3, [r7, #20]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 80007a0:	69fb      	ldr	r3, [r7, #28]
 80007a2:	613b      	str	r3, [r7, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80007a4:	f3bf 8f4f 	dsb	sy
}
 80007a8:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 80007aa:	4a35      	ldr	r2, [pc, #212]	@ (8000880 <Net_Client_SendImage+0x14c>)
 80007ac:	693b      	ldr	r3, [r7, #16]
 80007ae:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 80007b2:	693b      	ldr	r3, [r7, #16]
 80007b4:	3320      	adds	r3, #32
 80007b6:	613b      	str	r3, [r7, #16]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 80007b8:	697b      	ldr	r3, [r7, #20]
 80007ba:	3b20      	subs	r3, #32
 80007bc:	617b      	str	r3, [r7, #20]
      } while ( op_size > 0 );
 80007be:	697b      	ldr	r3, [r7, #20]
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	dcf2      	bgt.n	80007aa <Net_Client_SendImage+0x76>
  __ASM volatile ("dsb 0xF":::"memory");
 80007c4:	f3bf 8f4f 	dsb	sy
}
 80007c8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80007ca:	f3bf 8f6f 	isb	sy
}
 80007ce:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 80007d0:	bf00      	nop

    while (bytes_left > 0) {
 80007d2:	e03b      	b.n	800084c <Net_Client_SendImage+0x118>
        chunk_size = (bytes_left > max_udp_payload) ? max_udp_payload : bytes_left;
 80007d4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80007d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80007d8:	4293      	cmp	r3, r2
 80007da:	bf28      	it	cs
 80007dc:	4613      	movcs	r3, r2
 80007de:	62bb      	str	r3, [r7, #40]	@ 0x28
        ptr_pbuf = pbuf_alloc(PBUF_TRANSPORT, chunk_size, PBUF_ROM);
 80007e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80007e2:	b29b      	uxth	r3, r3
 80007e4:	2201      	movs	r2, #1
 80007e6:	4619      	mov	r1, r3
 80007e8:	2036      	movs	r0, #54	@ 0x36
 80007ea:	f015 fd63 	bl	80162b4 <pbuf_alloc>
 80007ee:	6278      	str	r0, [r7, #36]	@ 0x24
        if (ptr_pbuf != NULL) {
 80007f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d026      	beq.n	8000844 <Net_Client_SendImage+0x110>
            ptr_pbuf->payload = (void *)(pData + current_offset);
 80007f6:	68fa      	ldr	r2, [r7, #12]
 80007f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80007fa:	441a      	add	r2, r3
 80007fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007fe:	605a      	str	r2, [r3, #4]
            err = udp_sendto(g_net_ctrl.upcb, ptr_pbuf, &g_net_ctrl.dest_addr, UDP_REMOTE_PORT);
 8000800:	4b1c      	ldr	r3, [pc, #112]	@ (8000874 <Net_Client_SendImage+0x140>)
 8000802:	6818      	ldr	r0, [r3, #0]
 8000804:	f641 7390 	movw	r3, #8080	@ 0x1f90
 8000808:	4a1e      	ldr	r2, [pc, #120]	@ (8000884 <Net_Client_SendImage+0x150>)
 800080a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800080c:	f01b ff72 	bl	801c6f4 <udp_sendto>
 8000810:	4603      	mov	r3, r0
 8000812:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            if (err == ERR_OK) {
 8000816:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 800081a:	2b00      	cmp	r3, #0
 800081c:	d10b      	bne.n	8000836 <Net_Client_SendImage+0x102>
                bytes_left -= chunk_size;
 800081e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000820:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000822:	1ad3      	subs	r3, r2, r3
 8000824:	63fb      	str	r3, [r7, #60]	@ 0x3c
                current_offset += chunk_size;
 8000826:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800082a:	4413      	add	r3, r2
 800082c:	63bb      	str	r3, [r7, #56]	@ 0x38
                sent_ok++;
 800082e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000830:	3301      	adds	r3, #1
 8000832:	637b      	str	r3, [r7, #52]	@ 0x34
 8000834:	e002      	b.n	800083c <Net_Client_SendImage+0x108>
            } else {
                sent_fail++;
 8000836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000838:	3301      	adds	r3, #1
 800083a:	633b      	str	r3, [r7, #48]	@ 0x30
            }
            pbuf_free(ptr_pbuf);
 800083c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800083e:	f016 f81b 	bl	8016878 <pbuf_free>
 8000842:	e003      	b.n	800084c <Net_Client_SendImage+0x118>
        } else {
            sent_fail++;
 8000844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000846:	3301      	adds	r3, #1
 8000848:	633b      	str	r3, [r7, #48]	@ 0x30
            break;
 800084a:	e002      	b.n	8000852 <Net_Client_SendImage+0x11e>
    while (bytes_left > 0) {
 800084c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800084e:	2b00      	cmp	r3, #0
 8000850:	d1c0      	bne.n	80007d4 <Net_Client_SendImage+0xa0>
        }
    }
    printf("[NET] Frame %ld: %ld OK, %ld FAIL\r\n", frame_id, sent_ok, sent_fail);
 8000852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000854:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000856:	6879      	ldr	r1, [r7, #4]
 8000858:	480b      	ldr	r0, [pc, #44]	@ (8000888 <Net_Client_SendImage+0x154>)
 800085a:	f01e ff47 	bl	801f6ec <iprintf>
    g_net_ctrl.tx_frame_count++;
 800085e:	4b05      	ldr	r3, [pc, #20]	@ (8000874 <Net_Client_SendImage+0x140>)
 8000860:	68db      	ldr	r3, [r3, #12]
 8000862:	3301      	adds	r3, #1
 8000864:	4a03      	ldr	r2, [pc, #12]	@ (8000874 <Net_Client_SendImage+0x140>)
 8000866:	60d3      	str	r3, [r2, #12]
    g_net_ctrl.state = NET_READY;
 8000868:	4b02      	ldr	r3, [pc, #8]	@ (8000874 <Net_Client_SendImage+0x140>)
 800086a:	2202      	movs	r2, #2
 800086c:	721a      	strb	r2, [r3, #8]
}
 800086e:	3740      	adds	r7, #64	@ 0x40
 8000870:	46bd      	mov	sp, r7
 8000872:	bd80      	pop	{r7, pc}
 8000874:	240000b0 	.word	0x240000b0
 8000878:	08020748 	.word	0x08020748
 800087c:	08020774 	.word	0x08020774
 8000880:	e000ed00 	.word	0xe000ed00
 8000884:	240000b4 	.word	0x240000b4
 8000888:	080207a4 	.word	0x080207a4

0800088c <HAL_JPEG_GetDataCallback>:
/* ========================================== */

/**
 * @brief  JPEG 输入回调：核心请求下一个条带
 */
void HAL_JPEG_GetDataCallback(JPEG_HandleTypeDef *hjpeg, uint32_t NbEncodedData) {
 800088c:	b580      	push	{r7, lr}
 800088e:	b088      	sub	sp, #32
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
 8000894:	6039      	str	r1, [r7, #0]
    // 800x480 共需 30 个条带 (480 / 16 = 30)
    if (jpeg_strips_fed < 30) {
 8000896:	4b23      	ldr	r3, [pc, #140]	@ (8000924 <HAL_JPEG_GetDataCallback+0x98>)
 8000898:	881b      	ldrh	r3, [r3, #0]
 800089a:	2b1d      	cmp	r3, #29
 800089c:	d83d      	bhi.n	800091a <HAL_JPEG_GetDataCallback+0x8e>
        uint8_t *p_next_strip = DCMI_Strip_Buf[jpeg_strips_fed % 2];
 800089e:	4b21      	ldr	r3, [pc, #132]	@ (8000924 <HAL_JPEG_GetDataCallback+0x98>)
 80008a0:	881b      	ldrh	r3, [r3, #0]
 80008a2:	f003 0301 	and.w	r3, r3, #1
 80008a6:	f44f 42c8 	mov.w	r2, #25600	@ 0x6400
 80008aa:	fb02 f303 	mul.w	r3, r2, r3
 80008ae:	4a1e      	ldr	r2, [pc, #120]	@ (8000928 <HAL_JPEG_GetDataCallback+0x9c>)
 80008b0:	4413      	add	r3, r2
 80008b2:	61fb      	str	r3, [r7, #28]
 80008b4:	69fb      	ldr	r3, [r7, #28]
 80008b6:	61bb      	str	r3, [r7, #24]
 80008b8:	f44f 43c8 	mov.w	r3, #25600	@ 0x6400
 80008bc:	617b      	str	r3, [r7, #20]
    if ( dsize > 0 ) { 
 80008be:	697b      	ldr	r3, [r7, #20]
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	dd1d      	ble.n	8000900 <HAL_JPEG_GetDataCallback+0x74>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 80008c4:	69bb      	ldr	r3, [r7, #24]
 80008c6:	f003 021f 	and.w	r2, r3, #31
 80008ca:	697b      	ldr	r3, [r7, #20]
 80008cc:	4413      	add	r3, r2
 80008ce:	613b      	str	r3, [r7, #16]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 80008d0:	69bb      	ldr	r3, [r7, #24]
 80008d2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80008d4:	f3bf 8f4f 	dsb	sy
}
 80008d8:	bf00      	nop
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 80008da:	4a14      	ldr	r2, [pc, #80]	@ (800092c <HAL_JPEG_GetDataCallback+0xa0>)
 80008dc:	68fb      	ldr	r3, [r7, #12]
 80008de:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 80008e2:	68fb      	ldr	r3, [r7, #12]
 80008e4:	3320      	adds	r3, #32
 80008e6:	60fb      	str	r3, [r7, #12]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 80008e8:	693b      	ldr	r3, [r7, #16]
 80008ea:	3b20      	subs	r3, #32
 80008ec:	613b      	str	r3, [r7, #16]
      } while ( op_size > 0 );
 80008ee:	693b      	ldr	r3, [r7, #16]
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	dcf2      	bgt.n	80008da <HAL_JPEG_GetDataCallback+0x4e>
  __ASM volatile ("dsb 0xF":::"memory");
 80008f4:	f3bf 8f4f 	dsb	sy
}
 80008f8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80008fa:	f3bf 8f6f 	isb	sy
}
 80008fe:	bf00      	nop
}
 8000900:	bf00      	nop
        // 确保硬件看到的是内存中最新的像素
        SCB_CleanDCache_by_Addr((uint32_t*)p_next_strip, STRIP_BUFFER_SIZE);
        HAL_JPEG_ConfigInputBuffer(hjpeg, p_next_strip, STRIP_BUFFER_SIZE);
 8000902:	f44f 42c8 	mov.w	r2, #25600	@ 0x6400
 8000906:	69f9      	ldr	r1, [r7, #28]
 8000908:	6878      	ldr	r0, [r7, #4]
 800090a:	f008 ffcb 	bl	80098a4 <HAL_JPEG_ConfigInputBuffer>
        jpeg_strips_fed++;
 800090e:	4b05      	ldr	r3, [pc, #20]	@ (8000924 <HAL_JPEG_GetDataCallback+0x98>)
 8000910:	881b      	ldrh	r3, [r3, #0]
 8000912:	3301      	adds	r3, #1
 8000914:	b29a      	uxth	r2, r3
 8000916:	4b03      	ldr	r3, [pc, #12]	@ (8000924 <HAL_JPEG_GetDataCallback+0x98>)
 8000918:	801a      	strh	r2, [r3, #0]
    }
}
 800091a:	bf00      	nop
 800091c:	3720      	adds	r7, #32
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	240000cc 	.word	0x240000cc
 8000928:	30004a60 	.word	0x30004a60
 800092c:	e000ed00 	.word	0xe000ed00

08000930 <HAL_JPEG_DataReadyCallback>:

/**
 * @brief  JPEG 输出回调：核心产生了一段压缩数据
 */
void HAL_JPEG_DataReadyCallback(JPEG_HandleTypeDef *hjpeg, uint8_t *pDataOut, uint32_t OutDataLength) {
 8000930:	b480      	push	{r7}
 8000932:	b085      	sub	sp, #20
 8000934:	af00      	add	r7, sp, #0
 8000936:	60f8      	str	r0, [r7, #12]
 8000938:	60b9      	str	r1, [r7, #8]
 800093a:	607a      	str	r2, [r7, #4]
     jpeg_total_out_size += OutDataLength;
 800093c:	4b05      	ldr	r3, [pc, #20]	@ (8000954 <HAL_JPEG_DataReadyCallback+0x24>)
 800093e:	681a      	ldr	r2, [r3, #0]
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	4413      	add	r3, r2
 8000944:	4a03      	ldr	r2, [pc, #12]	@ (8000954 <HAL_JPEG_DataReadyCallback+0x24>)
 8000946:	6013      	str	r3, [r2, #0]
}
 8000948:	bf00      	nop
 800094a:	3714      	adds	r7, #20
 800094c:	46bd      	mov	sp, r7
 800094e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000952:	4770      	bx	lr
 8000954:	240000d0 	.word	0x240000d0

08000958 <HAL_JPEG_EncodeCpltCallback>:
 * @note   不要在中断中直接调用 LwIP 发送函数，会导致 ETH 锁死
 */
volatile uint8_t jpeg_encode_complete = 0; // 编码完成标志
uint32_t last_jpeg_actual_size = 0;

void HAL_JPEG_EncodeCpltCallback(JPEG_HandleTypeDef *hjpeg) {
 8000958:	b580      	push	{r7, lr}
 800095a:	b082      	sub	sp, #8
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
    last_jpeg_actual_size = jpeg_total_out_size;
 8000960:	4b09      	ldr	r3, [pc, #36]	@ (8000988 <HAL_JPEG_EncodeCpltCallback+0x30>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	4a09      	ldr	r2, [pc, #36]	@ (800098c <HAL_JPEG_EncodeCpltCallback+0x34>)
 8000966:	6013      	str	r3, [r2, #0]
    jpeg_encode_complete = 1; // 仅设置标志，由任务读取后发送
 8000968:	4b09      	ldr	r3, [pc, #36]	@ (8000990 <HAL_JPEG_EncodeCpltCallback+0x38>)
 800096a:	2201      	movs	r2, #1
 800096c:	701a      	strb	r2, [r3, #0]
    printf("[JPEG] Frame %ld encoded, size=%ld bytes\r\n", full_transfer_count, jpeg_total_out_size);
 800096e:	4b09      	ldr	r3, [pc, #36]	@ (8000994 <HAL_JPEG_EncodeCpltCallback+0x3c>)
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	4a05      	ldr	r2, [pc, #20]	@ (8000988 <HAL_JPEG_EncodeCpltCallback+0x30>)
 8000974:	6812      	ldr	r2, [r2, #0]
 8000976:	4619      	mov	r1, r3
 8000978:	4807      	ldr	r0, [pc, #28]	@ (8000998 <HAL_JPEG_EncodeCpltCallback+0x40>)
 800097a:	f01e feb7 	bl	801f6ec <iprintf>
}
 800097e:	bf00      	nop
 8000980:	3708      	adds	r7, #8
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	240000d0 	.word	0x240000d0
 800098c:	240000d8 	.word	0x240000d8
 8000990:	240000d4 	.word	0x240000d4
 8000994:	240000c8 	.word	0x240000c8
 8000998:	080207c8 	.word	0x080207c8

0800099c <Vision_DMA_HalfTransfer_Callback>:

/* ========================================== */
/* 3. 中断回调逻辑 (DCMI 采集节拍)             */
/* ========================================== */

void Vision_DMA_HalfTransfer_Callback(DMA_HandleTypeDef *hdma) {
 800099c:	b580      	push	{r7, lr}
 800099e:	b086      	sub	sp, #24
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
 80009a4:	4b19      	ldr	r3, [pc, #100]	@ (8000a0c <Vision_DMA_HalfTransfer_Callback+0x70>)
 80009a6:	617b      	str	r3, [r7, #20]
 80009a8:	f44f 43c8 	mov.w	r3, #25600	@ 0x6400
 80009ac:	613b      	str	r3, [r7, #16]
    if ( dsize > 0 ) { 
 80009ae:	693b      	ldr	r3, [r7, #16]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	dd1d      	ble.n	80009f0 <Vision_DMA_HalfTransfer_Callback+0x54>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 80009b4:	697b      	ldr	r3, [r7, #20]
 80009b6:	f003 021f 	and.w	r2, r3, #31
 80009ba:	693b      	ldr	r3, [r7, #16]
 80009bc:	4413      	add	r3, r2
 80009be:	60fb      	str	r3, [r7, #12]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 80009c0:	697b      	ldr	r3, [r7, #20]
 80009c2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 80009c4:	f3bf 8f4f 	dsb	sy
}
 80009c8:	bf00      	nop
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 80009ca:	4a11      	ldr	r2, [pc, #68]	@ (8000a10 <Vision_DMA_HalfTransfer_Callback+0x74>)
 80009cc:	68bb      	ldr	r3, [r7, #8]
 80009ce:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 80009d2:	68bb      	ldr	r3, [r7, #8]
 80009d4:	3320      	adds	r3, #32
 80009d6:	60bb      	str	r3, [r7, #8]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	3b20      	subs	r3, #32
 80009dc:	60fb      	str	r3, [r7, #12]
      } while ( op_size > 0 );
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	dcf2      	bgt.n	80009ca <Vision_DMA_HalfTransfer_Callback+0x2e>
  __ASM volatile ("dsb 0xF":::"memory");
 80009e4:	f3bf 8f4f 	dsb	sy
}
 80009e8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80009ea:	f3bf 8f6f 	isb	sy
}
 80009ee:	bf00      	nop
}
 80009f0:	bf00      	nop
    SCB_InvalidateDCache_by_Addr((uint32_t*)DCMI_Strip_Buf[0], STRIP_BUFFER_SIZE);
    half_transfer_count++;
 80009f2:	4b08      	ldr	r3, [pc, #32]	@ (8000a14 <Vision_DMA_HalfTransfer_Callback+0x78>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	3301      	adds	r3, #1
 80009f8:	4a06      	ldr	r2, [pc, #24]	@ (8000a14 <Vision_DMA_HalfTransfer_Callback+0x78>)
 80009fa:	6013      	str	r3, [r2, #0]
    HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 80009fc:	2101      	movs	r1, #1
 80009fe:	4806      	ldr	r0, [pc, #24]	@ (8000a18 <Vision_DMA_HalfTransfer_Callback+0x7c>)
 8000a00:	f008 fbb3 	bl	800916a <HAL_GPIO_TogglePin>
}
 8000a04:	bf00      	nop
 8000a06:	3718      	adds	r7, #24
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}
 8000a0c:	30004a60 	.word	0x30004a60
 8000a10:	e000ed00 	.word	0xe000ed00
 8000a14:	240000c4 	.word	0x240000c4
 8000a18:	58020400 	.word	0x58020400

08000a1c <Vision_DMA_FullTransfer_Callback>:

void Vision_DMA_FullTransfer_Callback(DMA_HandleTypeDef *hdma) {
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b08e      	sub	sp, #56	@ 0x38
 8000a20:	af02      	add	r7, sp, #8
 8000a22:	6078      	str	r0, [r7, #4]
 8000a24:	4b31      	ldr	r3, [pc, #196]	@ (8000aec <Vision_DMA_FullTransfer_Callback+0xd0>)
 8000a26:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000a28:	f44f 43c8 	mov.w	r3, #25600	@ 0x6400
 8000a2c:	62bb      	str	r3, [r7, #40]	@ 0x28
    if ( dsize > 0 ) { 
 8000a2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	dd1d      	ble.n	8000a70 <Vision_DMA_FullTransfer_Callback+0x54>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000a34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a36:	f003 021f 	and.w	r2, r3, #31
 8000a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a3c:	4413      	add	r3, r2
 8000a3e:	627b      	str	r3, [r7, #36]	@ 0x24
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8000a40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a42:	623b      	str	r3, [r7, #32]
  __ASM volatile ("dsb 0xF":::"memory");
 8000a44:	f3bf 8f4f 	dsb	sy
}
 8000a48:	bf00      	nop
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000a4a:	4a29      	ldr	r2, [pc, #164]	@ (8000af0 <Vision_DMA_FullTransfer_Callback+0xd4>)
 8000a4c:	6a3b      	ldr	r3, [r7, #32]
 8000a4e:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8000a52:	6a3b      	ldr	r3, [r7, #32]
 8000a54:	3320      	adds	r3, #32
 8000a56:	623b      	str	r3, [r7, #32]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8000a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a5a:	3b20      	subs	r3, #32
 8000a5c:	627b      	str	r3, [r7, #36]	@ 0x24
      } while ( op_size > 0 );
 8000a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	dcf2      	bgt.n	8000a4a <Vision_DMA_FullTransfer_Callback+0x2e>
  __ASM volatile ("dsb 0xF":::"memory");
 8000a64:	f3bf 8f4f 	dsb	sy
}
 8000a68:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000a6a:	f3bf 8f6f 	isb	sy
}
 8000a6e:	bf00      	nop
}
 8000a70:	bf00      	nop
    SCB_InvalidateDCache_by_Addr((uint32_t*)DCMI_Strip_Buf[1], STRIP_BUFFER_SIZE);
    full_transfer_count++;
 8000a72:	4b20      	ldr	r3, [pc, #128]	@ (8000af4 <Vision_DMA_FullTransfer_Callback+0xd8>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	3301      	adds	r3, #1
 8000a78:	4a1e      	ldr	r2, [pc, #120]	@ (8000af4 <Vision_DMA_FullTransfer_Callback+0xd8>)
 8000a7a:	6013      	str	r3, [r2, #0]
    HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000a7c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a80:	481d      	ldr	r0, [pc, #116]	@ (8000af8 <Vision_DMA_FullTransfer_Callback+0xdc>)
 8000a82:	f008 fb72 	bl	800916a <HAL_GPIO_TogglePin>

    // 每 50 帧执行一次全帧压缩上报 (控制带宽占用)
    if (full_transfer_count % 50 == 0) {
 8000a86:	4b1b      	ldr	r3, [pc, #108]	@ (8000af4 <Vision_DMA_FullTransfer_Callback+0xd8>)
 8000a88:	681a      	ldr	r2, [r3, #0]
 8000a8a:	4b1c      	ldr	r3, [pc, #112]	@ (8000afc <Vision_DMA_FullTransfer_Callback+0xe0>)
 8000a8c:	fba3 1302 	umull	r1, r3, r3, r2
 8000a90:	091b      	lsrs	r3, r3, #4
 8000a92:	2132      	movs	r1, #50	@ 0x32
 8000a94:	fb01 f303 	mul.w	r3, r1, r3
 8000a98:	1ad3      	subs	r3, r2, r3
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d121      	bne.n	8000ae2 <Vision_DMA_FullTransfer_Callback+0xc6>
        JPEG_ConfTypeDef Conf;
        jpeg_strips_fed = 1; // 第一次调用 HAL_JPEG_Encode_DMA 会自动消耗第0个条带
 8000a9e:	4b18      	ldr	r3, [pc, #96]	@ (8000b00 <Vision_DMA_FullTransfer_Callback+0xe4>)
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	801a      	strh	r2, [r3, #0]
        jpeg_total_out_size = 0;
 8000aa4:	4b17      	ldr	r3, [pc, #92]	@ (8000b04 <Vision_DMA_FullTransfer_Callback+0xe8>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	601a      	str	r2, [r3, #0]

        Conf.ColorSpace = JPEG_YCBCR_COLORSPACE;
 8000aaa:	2310      	movs	r3, #16
 8000aac:	60fb      	str	r3, [r7, #12]
        Conf.ChromaSubsampling = JPEG_420_SUBSAMPLING;
 8000aae:	2301      	movs	r3, #1
 8000ab0:	613b      	str	r3, [r7, #16]
        Conf.ImageHeight = 480;
 8000ab2:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000ab6:	617b      	str	r3, [r7, #20]
        Conf.ImageWidth = 800;
 8000ab8:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8000abc:	61bb      	str	r3, [r7, #24]
        Conf.ImageQuality = 75;
 8000abe:	234b      	movs	r3, #75	@ 0x4b
 8000ac0:	61fb      	str	r3, [r7, #28]
        HAL_JPEG_ConfigEncoding(&hjpeg, &Conf);
 8000ac2:	f107 030c 	add.w	r3, r7, #12
 8000ac6:	4619      	mov	r1, r3
 8000ac8:	480f      	ldr	r0, [pc, #60]	@ (8000b08 <Vision_DMA_FullTransfer_Callback+0xec>)
 8000aca:	f008 fbeb 	bl	80092a4 <HAL_JPEG_ConfigEncoding>

        // 启动异步压缩接力
        HAL_JPEG_Encode_DMA(&hjpeg, DCMI_Strip_Buf[0], STRIP_BUFFER_SIZE,
 8000ace:	f44f 33a0 	mov.w	r3, #81920	@ 0x14000
 8000ad2:	9300      	str	r3, [sp, #0]
 8000ad4:	4b0d      	ldr	r3, [pc, #52]	@ (8000b0c <Vision_DMA_FullTransfer_Callback+0xf0>)
 8000ad6:	f44f 42c8 	mov.w	r2, #25600	@ 0x6400
 8000ada:	490d      	ldr	r1, [pc, #52]	@ (8000b10 <Vision_DMA_FullTransfer_Callback+0xf4>)
 8000adc:	480a      	ldr	r0, [pc, #40]	@ (8000b08 <Vision_DMA_FullTransfer_Callback+0xec>)
 8000ade:	f008 fe19 	bl	8009714 <HAL_JPEG_Encode_DMA>
                            JPEG_Out_Buf, JPEG_OUT_BUFFER_SIZE);
    }
}
 8000ae2:	bf00      	nop
 8000ae4:	3730      	adds	r7, #48	@ 0x30
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	3000ae60 	.word	0x3000ae60
 8000af0:	e000ed00 	.word	0xe000ed00
 8000af4:	240000c8 	.word	0x240000c8
 8000af8:	58020400 	.word	0x58020400
 8000afc:	51eb851f 	.word	0x51eb851f
 8000b00:	240000cc 	.word	0x240000cc
 8000b04:	240000d0 	.word	0x240000d0
 8000b08:	2400023c 	.word	0x2400023c
 8000b0c:	240147a0 	.word	0x240147a0
 8000b10:	30004a60 	.word	0x30004a60

08000b14 <Vision_Init>:

/* ========================================== */
/* 4. 初始化逻辑                              */
/* ========================================== */

int8_t Vision_Init(void) {
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0
    if (atk_mc5640_init() != 0) return -1;
 8000b1a:	f001 fbed 	bl	80022f8 <atk_mc5640_init>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d002      	beq.n	8000b2a <Vision_Init+0x16>
 8000b24:	f04f 33ff 	mov.w	r3, #4294967295
 8000b28:	e0d1      	b.n	8000cce <Vision_Init+0x1ba>

    // 物理层补丁：增强驱动电流 (0x302D) 并调优 PCLK
    SCCB_Start(); SCCB_WriteByte(0x78); SCCB_WriteByte(0x30); SCCB_WriteByte(0x2D); SCCB_WriteByte(0x3F); SCCB_Stop();
 8000b2a:	f001 fd27 	bl	800257c <SCCB_Start>
 8000b2e:	2078      	movs	r0, #120	@ 0x78
 8000b30:	f001 fd82 	bl	8002638 <SCCB_WriteByte>
 8000b34:	2030      	movs	r0, #48	@ 0x30
 8000b36:	f001 fd7f 	bl	8002638 <SCCB_WriteByte>
 8000b3a:	202d      	movs	r0, #45	@ 0x2d
 8000b3c:	f001 fd7c 	bl	8002638 <SCCB_WriteByte>
 8000b40:	203f      	movs	r0, #63	@ 0x3f
 8000b42:	f001 fd79 	bl	8002638 <SCCB_WriteByte>
 8000b46:	f001 fd3b 	bl	80025c0 <SCCB_Stop>
    SCCB_Start(); SCCB_WriteByte(0x78); SCCB_WriteByte(0x30); SCCB_WriteByte(0x36); SCCB_WriteByte(0x30); SCCB_Stop();
 8000b4a:	f001 fd17 	bl	800257c <SCCB_Start>
 8000b4e:	2078      	movs	r0, #120	@ 0x78
 8000b50:	f001 fd72 	bl	8002638 <SCCB_WriteByte>
 8000b54:	2030      	movs	r0, #48	@ 0x30
 8000b56:	f001 fd6f 	bl	8002638 <SCCB_WriteByte>
 8000b5a:	2036      	movs	r0, #54	@ 0x36
 8000b5c:	f001 fd6c 	bl	8002638 <SCCB_WriteByte>
 8000b60:	2030      	movs	r0, #48	@ 0x30
 8000b62:	f001 fd69 	bl	8002638 <SCCB_WriteByte>
 8000b66:	f001 fd2b 	bl	80025c0 <SCCB_Stop>
    SCCB_Start(); SCCB_WriteByte(0x78); SCCB_WriteByte(0x38); SCCB_WriteByte(0x24); SCCB_WriteByte(0x12); SCCB_Stop();
 8000b6a:	f001 fd07 	bl	800257c <SCCB_Start>
 8000b6e:	2078      	movs	r0, #120	@ 0x78
 8000b70:	f001 fd62 	bl	8002638 <SCCB_WriteByte>
 8000b74:	2038      	movs	r0, #56	@ 0x38
 8000b76:	f001 fd5f 	bl	8002638 <SCCB_WriteByte>
 8000b7a:	2024      	movs	r0, #36	@ 0x24
 8000b7c:	f001 fd5c 	bl	8002638 <SCCB_WriteByte>
 8000b80:	2012      	movs	r0, #18
 8000b82:	f001 fd59 	bl	8002638 <SCCB_WriteByte>
 8000b86:	f001 fd1b 	bl	80025c0 <SCCB_Stop>

    atk_mc5640_set_output_format(ATK_MC5640_OUTPUT_FORMAT_RGB565);
 8000b8a:	2000      	movs	r0, #0
 8000b8c:	f001 fbe6 	bl	800235c <atk_mc5640_set_output_format>
    atk_mc5640_set_output_size(800, 480);
 8000b90:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8000b94:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8000b98:	f001 fc24 	bl	80023e4 <atk_mc5640_set_output_size>
    HAL_Delay(100);
 8000b9c:	2064      	movs	r0, #100	@ 0x64
 8000b9e:	f001 fe19 	bl	80027d4 <HAL_Delay>

    // DCMI 极性微调 (上升沿采样更稳)
    HAL_DCMI_DeInit(&hdcmi);
 8000ba2:	484d      	ldr	r0, [pc, #308]	@ (8000cd8 <Vision_Init+0x1c4>)
 8000ba4:	f002 f950 	bl	8002e48 <HAL_DCMI_DeInit>
    hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_RISING;
 8000ba8:	4b4b      	ldr	r3, [pc, #300]	@ (8000cd8 <Vision_Init+0x1c4>)
 8000baa:	2220      	movs	r2, #32
 8000bac:	609a      	str	r2, [r3, #8]
    hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 8000bae:	4b4a      	ldr	r3, [pc, #296]	@ (8000cd8 <Vision_Init+0x1c4>)
 8000bb0:	2280      	movs	r2, #128	@ 0x80
 8000bb2:	60da      	str	r2, [r3, #12]
    hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 8000bb4:	4b48      	ldr	r3, [pc, #288]	@ (8000cd8 <Vision_Init+0x1c4>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	611a      	str	r2, [r3, #16]
    HAL_DCMI_Init(&hdcmi);
 8000bba:	4847      	ldr	r0, [pc, #284]	@ (8000cd8 <Vision_Init+0x1c4>)
 8000bbc:	f002 f8ca 	bl	8002d54 <HAL_DCMI_Init>

    uint32_t dma_len_words = (STRIP_BUFFER_SIZE * 2) / 4;
 8000bc0:	f44f 5348 	mov.w	r3, #12800	@ 0x3200
 8000bc4:	607b      	str	r3, [r7, #4]
    HAL_DCMI_Start_DMA(&hdcmi, DCMI_MODE_CONTINUOUS, (uint32_t)DCMI_Strip_Buf, dma_len_words);
 8000bc6:	4a45      	ldr	r2, [pc, #276]	@ (8000cdc <Vision_Init+0x1c8>)
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	2100      	movs	r1, #0
 8000bcc:	4842      	ldr	r0, [pc, #264]	@ (8000cd8 <Vision_Init+0x1c4>)
 8000bce:	f002 f953 	bl	8002e78 <HAL_DCMI_Start_DMA>

    // 注册回调
    __HAL_DMA_ENABLE_IT(hdcmi.DMA_Handle, DMA_IT_TC | DMA_IT_HT);
 8000bd2:	4b41      	ldr	r3, [pc, #260]	@ (8000cd8 <Vision_Init+0x1c4>)
 8000bd4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	4a41      	ldr	r2, [pc, #260]	@ (8000ce0 <Vision_Init+0x1cc>)
 8000bda:	4293      	cmp	r3, r2
 8000bdc:	d059      	beq.n	8000c92 <Vision_Init+0x17e>
 8000bde:	4b3e      	ldr	r3, [pc, #248]	@ (8000cd8 <Vision_Init+0x1c4>)
 8000be0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4a3f      	ldr	r2, [pc, #252]	@ (8000ce4 <Vision_Init+0x1d0>)
 8000be6:	4293      	cmp	r3, r2
 8000be8:	d053      	beq.n	8000c92 <Vision_Init+0x17e>
 8000bea:	4b3b      	ldr	r3, [pc, #236]	@ (8000cd8 <Vision_Init+0x1c4>)
 8000bec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	4a3d      	ldr	r2, [pc, #244]	@ (8000ce8 <Vision_Init+0x1d4>)
 8000bf2:	4293      	cmp	r3, r2
 8000bf4:	d04d      	beq.n	8000c92 <Vision_Init+0x17e>
 8000bf6:	4b38      	ldr	r3, [pc, #224]	@ (8000cd8 <Vision_Init+0x1c4>)
 8000bf8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	4a3b      	ldr	r2, [pc, #236]	@ (8000cec <Vision_Init+0x1d8>)
 8000bfe:	4293      	cmp	r3, r2
 8000c00:	d047      	beq.n	8000c92 <Vision_Init+0x17e>
 8000c02:	4b35      	ldr	r3, [pc, #212]	@ (8000cd8 <Vision_Init+0x1c4>)
 8000c04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	4a39      	ldr	r2, [pc, #228]	@ (8000cf0 <Vision_Init+0x1dc>)
 8000c0a:	4293      	cmp	r3, r2
 8000c0c:	d041      	beq.n	8000c92 <Vision_Init+0x17e>
 8000c0e:	4b32      	ldr	r3, [pc, #200]	@ (8000cd8 <Vision_Init+0x1c4>)
 8000c10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	4a37      	ldr	r2, [pc, #220]	@ (8000cf4 <Vision_Init+0x1e0>)
 8000c16:	4293      	cmp	r3, r2
 8000c18:	d03b      	beq.n	8000c92 <Vision_Init+0x17e>
 8000c1a:	4b2f      	ldr	r3, [pc, #188]	@ (8000cd8 <Vision_Init+0x1c4>)
 8000c1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	4a35      	ldr	r2, [pc, #212]	@ (8000cf8 <Vision_Init+0x1e4>)
 8000c22:	4293      	cmp	r3, r2
 8000c24:	d035      	beq.n	8000c92 <Vision_Init+0x17e>
 8000c26:	4b2c      	ldr	r3, [pc, #176]	@ (8000cd8 <Vision_Init+0x1c4>)
 8000c28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	4a33      	ldr	r2, [pc, #204]	@ (8000cfc <Vision_Init+0x1e8>)
 8000c2e:	4293      	cmp	r3, r2
 8000c30:	d02f      	beq.n	8000c92 <Vision_Init+0x17e>
 8000c32:	4b29      	ldr	r3, [pc, #164]	@ (8000cd8 <Vision_Init+0x1c4>)
 8000c34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	4a31      	ldr	r2, [pc, #196]	@ (8000d00 <Vision_Init+0x1ec>)
 8000c3a:	4293      	cmp	r3, r2
 8000c3c:	d029      	beq.n	8000c92 <Vision_Init+0x17e>
 8000c3e:	4b26      	ldr	r3, [pc, #152]	@ (8000cd8 <Vision_Init+0x1c4>)
 8000c40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	4a2f      	ldr	r2, [pc, #188]	@ (8000d04 <Vision_Init+0x1f0>)
 8000c46:	4293      	cmp	r3, r2
 8000c48:	d023      	beq.n	8000c92 <Vision_Init+0x17e>
 8000c4a:	4b23      	ldr	r3, [pc, #140]	@ (8000cd8 <Vision_Init+0x1c4>)
 8000c4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	4a2d      	ldr	r2, [pc, #180]	@ (8000d08 <Vision_Init+0x1f4>)
 8000c52:	4293      	cmp	r3, r2
 8000c54:	d01d      	beq.n	8000c92 <Vision_Init+0x17e>
 8000c56:	4b20      	ldr	r3, [pc, #128]	@ (8000cd8 <Vision_Init+0x1c4>)
 8000c58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4a2b      	ldr	r2, [pc, #172]	@ (8000d0c <Vision_Init+0x1f8>)
 8000c5e:	4293      	cmp	r3, r2
 8000c60:	d017      	beq.n	8000c92 <Vision_Init+0x17e>
 8000c62:	4b1d      	ldr	r3, [pc, #116]	@ (8000cd8 <Vision_Init+0x1c4>)
 8000c64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4a29      	ldr	r2, [pc, #164]	@ (8000d10 <Vision_Init+0x1fc>)
 8000c6a:	4293      	cmp	r3, r2
 8000c6c:	d011      	beq.n	8000c92 <Vision_Init+0x17e>
 8000c6e:	4b1a      	ldr	r3, [pc, #104]	@ (8000cd8 <Vision_Init+0x1c4>)
 8000c70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	4a27      	ldr	r2, [pc, #156]	@ (8000d14 <Vision_Init+0x200>)
 8000c76:	4293      	cmp	r3, r2
 8000c78:	d00b      	beq.n	8000c92 <Vision_Init+0x17e>
 8000c7a:	4b17      	ldr	r3, [pc, #92]	@ (8000cd8 <Vision_Init+0x1c4>)
 8000c7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4a25      	ldr	r2, [pc, #148]	@ (8000d18 <Vision_Init+0x204>)
 8000c82:	4293      	cmp	r3, r2
 8000c84:	d005      	beq.n	8000c92 <Vision_Init+0x17e>
 8000c86:	4b14      	ldr	r3, [pc, #80]	@ (8000cd8 <Vision_Init+0x1c4>)
 8000c88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	4a23      	ldr	r2, [pc, #140]	@ (8000d1c <Vision_Init+0x208>)
 8000c8e:	4293      	cmp	r3, r2
 8000c90:	d10a      	bne.n	8000ca8 <Vision_Init+0x194>
 8000c92:	4b11      	ldr	r3, [pc, #68]	@ (8000cd8 <Vision_Init+0x1c4>)
 8000c94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	681a      	ldr	r2, [r3, #0]
 8000c9a:	4b0f      	ldr	r3, [pc, #60]	@ (8000cd8 <Vision_Init+0x1c4>)
 8000c9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	f042 0218 	orr.w	r2, r2, #24
 8000ca4:	601a      	str	r2, [r3, #0]
 8000ca6:	e009      	b.n	8000cbc <Vision_Init+0x1a8>
 8000ca8:	4b0b      	ldr	r3, [pc, #44]	@ (8000cd8 <Vision_Init+0x1c4>)
 8000caa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	681a      	ldr	r2, [r3, #0]
 8000cb0:	4b09      	ldr	r3, [pc, #36]	@ (8000cd8 <Vision_Init+0x1c4>)
 8000cb2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	f042 0206 	orr.w	r2, r2, #6
 8000cba:	601a      	str	r2, [r3, #0]
    hdcmi.DMA_Handle->XferHalfCpltCallback = Vision_DMA_HalfTransfer_Callback;
 8000cbc:	4b06      	ldr	r3, [pc, #24]	@ (8000cd8 <Vision_Init+0x1c4>)
 8000cbe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000cc0:	4a17      	ldr	r2, [pc, #92]	@ (8000d20 <Vision_Init+0x20c>)
 8000cc2:	641a      	str	r2, [r3, #64]	@ 0x40
    hdcmi.DMA_Handle->XferCpltCallback     = Vision_DMA_FullTransfer_Callback;
 8000cc4:	4b04      	ldr	r3, [pc, #16]	@ (8000cd8 <Vision_Init+0x1c4>)
 8000cc6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000cc8:	4a16      	ldr	r2, [pc, #88]	@ (8000d24 <Vision_Init+0x210>)
 8000cca:	63da      	str	r2, [r3, #60]	@ 0x3c

    return 0;
 8000ccc:	2300      	movs	r3, #0
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	3708      	adds	r7, #8
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	24000100 	.word	0x24000100
 8000cdc:	30004a60 	.word	0x30004a60
 8000ce0:	40020010 	.word	0x40020010
 8000ce4:	40020028 	.word	0x40020028
 8000ce8:	40020040 	.word	0x40020040
 8000cec:	40020058 	.word	0x40020058
 8000cf0:	40020070 	.word	0x40020070
 8000cf4:	40020088 	.word	0x40020088
 8000cf8:	400200a0 	.word	0x400200a0
 8000cfc:	400200b8 	.word	0x400200b8
 8000d00:	40020410 	.word	0x40020410
 8000d04:	40020428 	.word	0x40020428
 8000d08:	40020440 	.word	0x40020440
 8000d0c:	40020458 	.word	0x40020458
 8000d10:	40020470 	.word	0x40020470
 8000d14:	40020488 	.word	0x40020488
 8000d18:	400204a0 	.word	0x400204a0
 8000d1c:	400204b8 	.word	0x400204b8
 8000d20:	0800099d 	.word	0x0800099d
 8000d24:	08000a1d 	.word	0x08000a1d

08000d28 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000d2c:	4b0d      	ldr	r3, [pc, #52]	@ (8000d64 <MX_CRC_Init+0x3c>)
 8000d2e:	4a0e      	ldr	r2, [pc, #56]	@ (8000d68 <MX_CRC_Init+0x40>)
 8000d30:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000d32:	4b0c      	ldr	r3, [pc, #48]	@ (8000d64 <MX_CRC_Init+0x3c>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000d38:	4b0a      	ldr	r3, [pc, #40]	@ (8000d64 <MX_CRC_Init+0x3c>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000d3e:	4b09      	ldr	r3, [pc, #36]	@ (8000d64 <MX_CRC_Init+0x3c>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000d44:	4b07      	ldr	r3, [pc, #28]	@ (8000d64 <MX_CRC_Init+0x3c>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000d4a:	4b06      	ldr	r3, [pc, #24]	@ (8000d64 <MX_CRC_Init+0x3c>)
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000d50:	4804      	ldr	r0, [pc, #16]	@ (8000d64 <MX_CRC_Init+0x3c>)
 8000d52:	f001 ff0d 	bl	8002b70 <HAL_CRC_Init>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d001      	beq.n	8000d60 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000d5c:	f000 fde6 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000d60:	bf00      	nop
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	240000dc 	.word	0x240000dc
 8000d68:	58024c00 	.word	0x58024c00

08000d6c <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b085      	sub	sp, #20
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	4a0b      	ldr	r2, [pc, #44]	@ (8000da8 <HAL_CRC_MspInit+0x3c>)
 8000d7a:	4293      	cmp	r3, r2
 8000d7c:	d10e      	bne.n	8000d9c <HAL_CRC_MspInit+0x30>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000d7e:	4b0b      	ldr	r3, [pc, #44]	@ (8000dac <HAL_CRC_MspInit+0x40>)
 8000d80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d84:	4a09      	ldr	r2, [pc, #36]	@ (8000dac <HAL_CRC_MspInit+0x40>)
 8000d86:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000d8a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d8e:	4b07      	ldr	r3, [pc, #28]	@ (8000dac <HAL_CRC_MspInit+0x40>)
 8000d90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d94:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000d98:	60fb      	str	r3, [r7, #12]
 8000d9a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8000d9c:	bf00      	nop
 8000d9e:	3714      	adds	r7, #20
 8000da0:	46bd      	mov	sp, r7
 8000da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da6:	4770      	bx	lr
 8000da8:	58024c00 	.word	0x58024c00
 8000dac:	58024400 	.word	0x58024400

08000db0 <MX_DCMI_Init>:
DCMI_HandleTypeDef hdcmi;
DMA_HandleTypeDef hdma_dcmi;

/* DCMI init function */
void MX_DCMI_Init(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8000db4:	4b16      	ldr	r3, [pc, #88]	@ (8000e10 <MX_DCMI_Init+0x60>)
 8000db6:	4a17      	ldr	r2, [pc, #92]	@ (8000e14 <MX_DCMI_Init+0x64>)
 8000db8:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8000dba:	4b15      	ldr	r3, [pc, #84]	@ (8000e10 <MX_DCMI_Init+0x60>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 8000dc0:	4b13      	ldr	r3, [pc, #76]	@ (8000e10 <MX_DCMI_Init+0x60>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 8000dc6:	4b12      	ldr	r3, [pc, #72]	@ (8000e10 <MX_DCMI_Init+0x60>)
 8000dc8:	2280      	movs	r2, #128	@ 0x80
 8000dca:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_HIGH;
 8000dcc:	4b10      	ldr	r3, [pc, #64]	@ (8000e10 <MX_DCMI_Init+0x60>)
 8000dce:	2240      	movs	r2, #64	@ 0x40
 8000dd0:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8000dd2:	4b0f      	ldr	r3, [pc, #60]	@ (8000e10 <MX_DCMI_Init+0x60>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8000dd8:	4b0d      	ldr	r3, [pc, #52]	@ (8000e10 <MX_DCMI_Init+0x60>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 8000dde:	4b0c      	ldr	r3, [pc, #48]	@ (8000e10 <MX_DCMI_Init+0x60>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 8000de4:	4b0a      	ldr	r3, [pc, #40]	@ (8000e10 <MX_DCMI_Init+0x60>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	625a      	str	r2, [r3, #36]	@ 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 8000dea:	4b09      	ldr	r3, [pc, #36]	@ (8000e10 <MX_DCMI_Init+0x60>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 8000df0:	4b07      	ldr	r3, [pc, #28]	@ (8000e10 <MX_DCMI_Init+0x60>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 8000df6:	4b06      	ldr	r3, [pc, #24]	@ (8000e10 <MX_DCMI_Init+0x60>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8000dfc:	4804      	ldr	r0, [pc, #16]	@ (8000e10 <MX_DCMI_Init+0x60>)
 8000dfe:	f001 ffa9 	bl	8002d54 <HAL_DCMI_Init>
 8000e02:	4603      	mov	r3, r0
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d001      	beq.n	8000e0c <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 8000e08:	f000 fd90 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8000e0c:	bf00      	nop
 8000e0e:	bd80      	pop	{r7, pc}
 8000e10:	24000100 	.word	0x24000100
 8000e14:	48020000 	.word	0x48020000

08000e18 <HAL_DCMI_MspInit>:

void HAL_DCMI_MspInit(DCMI_HandleTypeDef* dcmiHandle)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b08e      	sub	sp, #56	@ 0x38
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e20:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e24:	2200      	movs	r2, #0
 8000e26:	601a      	str	r2, [r3, #0]
 8000e28:	605a      	str	r2, [r3, #4]
 8000e2a:	609a      	str	r2, [r3, #8]
 8000e2c:	60da      	str	r2, [r3, #12]
 8000e2e:	611a      	str	r2, [r3, #16]
  if(dcmiHandle->Instance==DCMI)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4a7a      	ldr	r2, [pc, #488]	@ (8001020 <HAL_DCMI_MspInit+0x208>)
 8000e36:	4293      	cmp	r3, r2
 8000e38:	f040 80ed 	bne.w	8001016 <HAL_DCMI_MspInit+0x1fe>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* DCMI clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8000e3c:	4b79      	ldr	r3, [pc, #484]	@ (8001024 <HAL_DCMI_MspInit+0x20c>)
 8000e3e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8000e42:	4a78      	ldr	r2, [pc, #480]	@ (8001024 <HAL_DCMI_MspInit+0x20c>)
 8000e44:	f043 0301 	orr.w	r3, r3, #1
 8000e48:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8000e4c:	4b75      	ldr	r3, [pc, #468]	@ (8001024 <HAL_DCMI_MspInit+0x20c>)
 8000e4e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8000e52:	f003 0301 	and.w	r3, r3, #1
 8000e56:	623b      	str	r3, [r7, #32]
 8000e58:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e5a:	4b72      	ldr	r3, [pc, #456]	@ (8001024 <HAL_DCMI_MspInit+0x20c>)
 8000e5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e60:	4a70      	ldr	r2, [pc, #448]	@ (8001024 <HAL_DCMI_MspInit+0x20c>)
 8000e62:	f043 0310 	orr.w	r3, r3, #16
 8000e66:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e6a:	4b6e      	ldr	r3, [pc, #440]	@ (8001024 <HAL_DCMI_MspInit+0x20c>)
 8000e6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e70:	f003 0310 	and.w	r3, r3, #16
 8000e74:	61fb      	str	r3, [r7, #28]
 8000e76:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e78:	4b6a      	ldr	r3, [pc, #424]	@ (8001024 <HAL_DCMI_MspInit+0x20c>)
 8000e7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e7e:	4a69      	ldr	r2, [pc, #420]	@ (8001024 <HAL_DCMI_MspInit+0x20c>)
 8000e80:	f043 0301 	orr.w	r3, r3, #1
 8000e84:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e88:	4b66      	ldr	r3, [pc, #408]	@ (8001024 <HAL_DCMI_MspInit+0x20c>)
 8000e8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e8e:	f003 0301 	and.w	r3, r3, #1
 8000e92:	61bb      	str	r3, [r7, #24]
 8000e94:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e96:	4b63      	ldr	r3, [pc, #396]	@ (8001024 <HAL_DCMI_MspInit+0x20c>)
 8000e98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e9c:	4a61      	ldr	r2, [pc, #388]	@ (8001024 <HAL_DCMI_MspInit+0x20c>)
 8000e9e:	f043 0304 	orr.w	r3, r3, #4
 8000ea2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ea6:	4b5f      	ldr	r3, [pc, #380]	@ (8001024 <HAL_DCMI_MspInit+0x20c>)
 8000ea8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eac:	f003 0304 	and.w	r3, r3, #4
 8000eb0:	617b      	str	r3, [r7, #20]
 8000eb2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000eb4:	4b5b      	ldr	r3, [pc, #364]	@ (8001024 <HAL_DCMI_MspInit+0x20c>)
 8000eb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eba:	4a5a      	ldr	r2, [pc, #360]	@ (8001024 <HAL_DCMI_MspInit+0x20c>)
 8000ebc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ec0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ec4:	4b57      	ldr	r3, [pc, #348]	@ (8001024 <HAL_DCMI_MspInit+0x20c>)
 8000ec6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ece:	613b      	str	r3, [r7, #16]
 8000ed0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ed2:	4b54      	ldr	r3, [pc, #336]	@ (8001024 <HAL_DCMI_MspInit+0x20c>)
 8000ed4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ed8:	4a52      	ldr	r2, [pc, #328]	@ (8001024 <HAL_DCMI_MspInit+0x20c>)
 8000eda:	f043 0302 	orr.w	r3, r3, #2
 8000ede:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ee2:	4b50      	ldr	r3, [pc, #320]	@ (8001024 <HAL_DCMI_MspInit+0x20c>)
 8000ee4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ee8:	f003 0302 	and.w	r3, r3, #2
 8000eec:	60fb      	str	r3, [r7, #12]
 8000eee:	68fb      	ldr	r3, [r7, #12]
    PG9     ------> DCMI_VSYNC
    PB6     ------> DCMI_D5
    PE0     ------> DCMI_D2
    PE1     ------> DCMI_D3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_0
 8000ef0:	2373      	movs	r3, #115	@ 0x73
 8000ef2:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ef4:	2302      	movs	r3, #2
 8000ef6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ef8:	2301      	movs	r3, #1
 8000efa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000efc:	2303      	movs	r3, #3
 8000efe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000f00:	230d      	movs	r3, #13
 8000f02:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f08:	4619      	mov	r1, r3
 8000f0a:	4847      	ldr	r0, [pc, #284]	@ (8001028 <HAL_DCMI_MspInit+0x210>)
 8000f0c:	f007 fe42 	bl	8008b94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8000f10:	2350      	movs	r3, #80	@ 0x50
 8000f12:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f14:	2302      	movs	r3, #2
 8000f16:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f18:	2301      	movs	r3, #1
 8000f1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f1c:	2303      	movs	r3, #3
 8000f1e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000f20:	230d      	movs	r3, #13
 8000f22:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f24:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f28:	4619      	mov	r1, r3
 8000f2a:	4840      	ldr	r0, [pc, #256]	@ (800102c <HAL_DCMI_MspInit+0x214>)
 8000f2c:	f007 fe32 	bl	8008b94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000f30:	23c0      	movs	r3, #192	@ 0xc0
 8000f32:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f34:	2302      	movs	r3, #2
 8000f36:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f3c:	2303      	movs	r3, #3
 8000f3e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000f40:	230d      	movs	r3, #13
 8000f42:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f44:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f48:	4619      	mov	r1, r3
 8000f4a:	4839      	ldr	r0, [pc, #228]	@ (8001030 <HAL_DCMI_MspInit+0x218>)
 8000f4c:	f007 fe22 	bl	8008b94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000f50:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000f54:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f56:	2302      	movs	r3, #2
 8000f58:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f5e:	2303      	movs	r3, #3
 8000f60:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000f62:	230d      	movs	r3, #13
 8000f64:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000f66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	4831      	ldr	r0, [pc, #196]	@ (8001034 <HAL_DCMI_MspInit+0x21c>)
 8000f6e:	f007 fe11 	bl	8008b94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000f72:	2340      	movs	r3, #64	@ 0x40
 8000f74:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f76:	2302      	movs	r3, #2
 8000f78:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f7e:	2303      	movs	r3, #3
 8000f80:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000f82:	230d      	movs	r3, #13
 8000f84:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	482a      	ldr	r0, [pc, #168]	@ (8001038 <HAL_DCMI_MspInit+0x220>)
 8000f8e:	f007 fe01 	bl	8008b94 <HAL_GPIO_Init>

    /* DCMI DMA Init */
    /* DCMI Init */
    hdma_dcmi.Instance = DMA2_Stream0;
 8000f92:	4b2a      	ldr	r3, [pc, #168]	@ (800103c <HAL_DCMI_MspInit+0x224>)
 8000f94:	4a2a      	ldr	r2, [pc, #168]	@ (8001040 <HAL_DCMI_MspInit+0x228>)
 8000f96:	601a      	str	r2, [r3, #0]
    hdma_dcmi.Init.Request = DMA_REQUEST_DCMI;
 8000f98:	4b28      	ldr	r3, [pc, #160]	@ (800103c <HAL_DCMI_MspInit+0x224>)
 8000f9a:	224b      	movs	r2, #75	@ 0x4b
 8000f9c:	605a      	str	r2, [r3, #4]
    hdma_dcmi.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f9e:	4b27      	ldr	r3, [pc, #156]	@ (800103c <HAL_DCMI_MspInit+0x224>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	609a      	str	r2, [r3, #8]
    hdma_dcmi.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fa4:	4b25      	ldr	r3, [pc, #148]	@ (800103c <HAL_DCMI_MspInit+0x224>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	60da      	str	r2, [r3, #12]
    hdma_dcmi.Init.MemInc = DMA_MINC_ENABLE;
 8000faa:	4b24      	ldr	r3, [pc, #144]	@ (800103c <HAL_DCMI_MspInit+0x224>)
 8000fac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000fb0:	611a      	str	r2, [r3, #16]
    hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000fb2:	4b22      	ldr	r3, [pc, #136]	@ (800103c <HAL_DCMI_MspInit+0x224>)
 8000fb4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000fb8:	615a      	str	r2, [r3, #20]
    hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000fba:	4b20      	ldr	r3, [pc, #128]	@ (800103c <HAL_DCMI_MspInit+0x224>)
 8000fbc:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000fc0:	619a      	str	r2, [r3, #24]
    hdma_dcmi.Init.Mode = DMA_CIRCULAR;
 8000fc2:	4b1e      	ldr	r3, [pc, #120]	@ (800103c <HAL_DCMI_MspInit+0x224>)
 8000fc4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000fc8:	61da      	str	r2, [r3, #28]
    hdma_dcmi.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000fca:	4b1c      	ldr	r3, [pc, #112]	@ (800103c <HAL_DCMI_MspInit+0x224>)
 8000fcc:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000fd0:	621a      	str	r2, [r3, #32]
    hdma_dcmi.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000fd2:	4b1a      	ldr	r3, [pc, #104]	@ (800103c <HAL_DCMI_MspInit+0x224>)
 8000fd4:	2204      	movs	r2, #4
 8000fd6:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_dcmi.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000fd8:	4b18      	ldr	r3, [pc, #96]	@ (800103c <HAL_DCMI_MspInit+0x224>)
 8000fda:	2203      	movs	r2, #3
 8000fdc:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_dcmi.Init.MemBurst = DMA_MBURST_SINGLE;
 8000fde:	4b17      	ldr	r3, [pc, #92]	@ (800103c <HAL_DCMI_MspInit+0x224>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_dcmi.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000fe4:	4b15      	ldr	r3, [pc, #84]	@ (800103c <HAL_DCMI_MspInit+0x224>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 8000fea:	4814      	ldr	r0, [pc, #80]	@ (800103c <HAL_DCMI_MspInit+0x224>)
 8000fec:	f002 f960 	bl	80032b0 <HAL_DMA_Init>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d001      	beq.n	8000ffa <HAL_DCMI_MspInit+0x1e2>
    {
      Error_Handler();
 8000ff6:	f000 fc99 	bl	800192c <Error_Handler>
    }

    __HAL_LINKDMA(dcmiHandle,DMA_Handle,hdma_dcmi);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	4a0f      	ldr	r2, [pc, #60]	@ (800103c <HAL_DCMI_MspInit+0x224>)
 8000ffe:	649a      	str	r2, [r3, #72]	@ 0x48
 8001000:	4a0e      	ldr	r2, [pc, #56]	@ (800103c <HAL_DCMI_MspInit+0x224>)
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	6393      	str	r3, [r2, #56]	@ 0x38

    /* DCMI interrupt Init */
    HAL_NVIC_SetPriority(DCMI_IRQn, 5, 0);
 8001006:	2200      	movs	r2, #0
 8001008:	2105      	movs	r1, #5
 800100a:	204e      	movs	r0, #78	@ 0x4e
 800100c:	f001 fd02 	bl	8002a14 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DCMI_IRQn);
 8001010:	204e      	movs	r0, #78	@ 0x4e
 8001012:	f001 fd19 	bl	8002a48 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }
}
 8001016:	bf00      	nop
 8001018:	3738      	adds	r7, #56	@ 0x38
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	48020000 	.word	0x48020000
 8001024:	58024400 	.word	0x58024400
 8001028:	58021000 	.word	0x58021000
 800102c:	58020000 	.word	0x58020000
 8001030:	58020800 	.word	0x58020800
 8001034:	58021800 	.word	0x58021800
 8001038:	58020400 	.word	0x58020400
 800103c:	24000150 	.word	0x24000150
 8001040:	40020410 	.word	0x40020410

08001044 <HAL_DCMI_MspDeInit>:

void HAL_DCMI_MspDeInit(DCMI_HandleTypeDef* dcmiHandle)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]

  if(dcmiHandle->Instance==DCMI)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a15      	ldr	r2, [pc, #84]	@ (80010a8 <HAL_DCMI_MspDeInit+0x64>)
 8001052:	4293      	cmp	r3, r2
 8001054:	d124      	bne.n	80010a0 <HAL_DCMI_MspDeInit+0x5c>
  {
  /* USER CODE BEGIN DCMI_MspDeInit 0 */

  /* USER CODE END DCMI_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_DCMI_CLK_DISABLE();
 8001056:	4b15      	ldr	r3, [pc, #84]	@ (80010ac <HAL_DCMI_MspDeInit+0x68>)
 8001058:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800105c:	4a13      	ldr	r2, [pc, #76]	@ (80010ac <HAL_DCMI_MspDeInit+0x68>)
 800105e:	f023 0301 	bic.w	r3, r3, #1
 8001062:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
    PG9     ------> DCMI_VSYNC
    PB6     ------> DCMI_D5
    PE0     ------> DCMI_D2
    PE1     ------> DCMI_D3
    */
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_0
 8001066:	2173      	movs	r1, #115	@ 0x73
 8001068:	4811      	ldr	r0, [pc, #68]	@ (80010b0 <HAL_DCMI_MspDeInit+0x6c>)
 800106a:	f007 ff43 	bl	8008ef4 <HAL_GPIO_DeInit>
                          |GPIO_PIN_1);

    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_6);
 800106e:	2150      	movs	r1, #80	@ 0x50
 8001070:	4810      	ldr	r0, [pc, #64]	@ (80010b4 <HAL_DCMI_MspDeInit+0x70>)
 8001072:	f007 ff3f 	bl	8008ef4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6|GPIO_PIN_7);
 8001076:	21c0      	movs	r1, #192	@ 0xc0
 8001078:	480f      	ldr	r0, [pc, #60]	@ (80010b8 <HAL_DCMI_MspDeInit+0x74>)
 800107a:	f007 ff3b 	bl	8008ef4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOG, GPIO_PIN_9);
 800107e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001082:	480e      	ldr	r0, [pc, #56]	@ (80010bc <HAL_DCMI_MspDeInit+0x78>)
 8001084:	f007 ff36 	bl	8008ef4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8001088:	2140      	movs	r1, #64	@ 0x40
 800108a:	480d      	ldr	r0, [pc, #52]	@ (80010c0 <HAL_DCMI_MspDeInit+0x7c>)
 800108c:	f007 ff32 	bl	8008ef4 <HAL_GPIO_DeInit>

    /* DCMI DMA DeInit */
    HAL_DMA_DeInit(dcmiHandle->DMA_Handle);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001094:	4618      	mov	r0, r3
 8001096:	f002 fc67 	bl	8003968 <HAL_DMA_DeInit>

    /* DCMI interrupt Deinit */
    HAL_NVIC_DisableIRQ(DCMI_IRQn);
 800109a:	204e      	movs	r0, #78	@ 0x4e
 800109c:	f001 fce2 	bl	8002a64 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN DCMI_MspDeInit 1 */

  /* USER CODE END DCMI_MspDeInit 1 */
  }
}
 80010a0:	bf00      	nop
 80010a2:	3708      	adds	r7, #8
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	48020000 	.word	0x48020000
 80010ac:	58024400 	.word	0x58024400
 80010b0:	58021000 	.word	0x58021000
 80010b4:	58020000 	.word	0x58020000
 80010b8:	58020800 	.word	0x58020800
 80010bc:	58021800 	.word	0x58021800
 80010c0:	58020400 	.word	0x58020400

080010c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80010ca:	4b0d      	ldr	r3, [pc, #52]	@ (8001100 <MX_DMA_Init+0x3c>)
 80010cc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80010d0:	4a0b      	ldr	r2, [pc, #44]	@ (8001100 <MX_DMA_Init+0x3c>)
 80010d2:	f043 0302 	orr.w	r3, r3, #2
 80010d6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80010da:	4b09      	ldr	r3, [pc, #36]	@ (8001100 <MX_DMA_Init+0x3c>)
 80010dc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80010e0:	f003 0302 	and.w	r3, r3, #2
 80010e4:	607b      	str	r3, [r7, #4]
 80010e6:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80010e8:	2200      	movs	r2, #0
 80010ea:	2105      	movs	r1, #5
 80010ec:	2038      	movs	r0, #56	@ 0x38
 80010ee:	f001 fc91 	bl	8002a14 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80010f2:	2038      	movs	r0, #56	@ 0x38
 80010f4:	f001 fca8 	bl	8002a48 <HAL_NVIC_EnableIRQ>

}
 80010f8:	bf00      	nop
 80010fa:	3708      	adds	r7, #8
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	58024400 	.word	0x58024400

08001104 <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8001108:	4b19      	ldr	r3, [pc, #100]	@ (8001170 <MX_DMA2D_Init+0x6c>)
 800110a:	4a1a      	ldr	r2, [pc, #104]	@ (8001174 <MX_DMA2D_Init+0x70>)
 800110c:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 800110e:	4b18      	ldr	r3, [pc, #96]	@ (8001170 <MX_DMA2D_Init+0x6c>)
 8001110:	2200      	movs	r2, #0
 8001112:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_RGB565;
 8001114:	4b16      	ldr	r3, [pc, #88]	@ (8001170 <MX_DMA2D_Init+0x6c>)
 8001116:	2202      	movs	r2, #2
 8001118:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 800111a:	4b15      	ldr	r3, [pc, #84]	@ (8001170 <MX_DMA2D_Init+0x6c>)
 800111c:	2200      	movs	r2, #0
 800111e:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8001120:	4b13      	ldr	r3, [pc, #76]	@ (8001170 <MX_DMA2D_Init+0x6c>)
 8001122:	2200      	movs	r2, #0
 8001124:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_RGB565;
 8001126:	4b12      	ldr	r3, [pc, #72]	@ (8001170 <MX_DMA2D_Init+0x6c>)
 8001128:	2202      	movs	r2, #2
 800112a:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 800112c:	4b10      	ldr	r3, [pc, #64]	@ (8001170 <MX_DMA2D_Init+0x6c>)
 800112e:	2200      	movs	r2, #0
 8001130:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8001132:	4b0f      	ldr	r3, [pc, #60]	@ (8001170 <MX_DMA2D_Init+0x6c>)
 8001134:	2200      	movs	r2, #0
 8001136:	651a      	str	r2, [r3, #80]	@ 0x50
  hdma2d.LayerCfg[1].AlphaInverted = DMA2D_REGULAR_ALPHA;
 8001138:	4b0d      	ldr	r3, [pc, #52]	@ (8001170 <MX_DMA2D_Init+0x6c>)
 800113a:	2200      	movs	r2, #0
 800113c:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma2d.LayerCfg[1].RedBlueSwap = DMA2D_RB_REGULAR;
 800113e:	4b0c      	ldr	r3, [pc, #48]	@ (8001170 <MX_DMA2D_Init+0x6c>)
 8001140:	2200      	movs	r2, #0
 8001142:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma2d.LayerCfg[1].ChromaSubSampling = DMA2D_NO_CSS;
 8001144:	4b0a      	ldr	r3, [pc, #40]	@ (8001170 <MX_DMA2D_Init+0x6c>)
 8001146:	2200      	movs	r2, #0
 8001148:	65da      	str	r2, [r3, #92]	@ 0x5c
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 800114a:	4809      	ldr	r0, [pc, #36]	@ (8001170 <MX_DMA2D_Init+0x6c>)
 800114c:	f005 f8a2 	bl	8006294 <HAL_DMA2D_Init>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8001156:	f000 fbe9 	bl	800192c <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 800115a:	2101      	movs	r1, #1
 800115c:	4804      	ldr	r0, [pc, #16]	@ (8001170 <MX_DMA2D_Init+0x6c>)
 800115e:	f005 fa0d 	bl	800657c <HAL_DMA2D_ConfigLayer>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d001      	beq.n	800116c <MX_DMA2D_Init+0x68>
  {
    Error_Handler();
 8001168:	f000 fbe0 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 800116c:	bf00      	nop
 800116e:	bd80      	pop	{r7, pc}
 8001170:	240001c8 	.word	0x240001c8
 8001174:	52001000 	.word	0x52001000

08001178 <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a0e      	ldr	r2, [pc, #56]	@ (80011c0 <HAL_DMA2D_MspInit+0x48>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d116      	bne.n	80011b8 <HAL_DMA2D_MspInit+0x40>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800118a:	4b0e      	ldr	r3, [pc, #56]	@ (80011c4 <HAL_DMA2D_MspInit+0x4c>)
 800118c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001190:	4a0c      	ldr	r2, [pc, #48]	@ (80011c4 <HAL_DMA2D_MspInit+0x4c>)
 8001192:	f043 0310 	orr.w	r3, r3, #16
 8001196:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 800119a:	4b0a      	ldr	r3, [pc, #40]	@ (80011c4 <HAL_DMA2D_MspInit+0x4c>)
 800119c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80011a0:	f003 0310 	and.w	r3, r3, #16
 80011a4:	60fb      	str	r3, [r7, #12]
 80011a6:	68fb      	ldr	r3, [r7, #12]

    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 8, 0);
 80011a8:	2200      	movs	r2, #0
 80011aa:	2108      	movs	r1, #8
 80011ac:	205a      	movs	r0, #90	@ 0x5a
 80011ae:	f001 fc31 	bl	8002a14 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 80011b2:	205a      	movs	r0, #90	@ 0x5a
 80011b4:	f001 fc48 	bl	8002a48 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 80011b8:	bf00      	nop
 80011ba:	3710      	adds	r7, #16
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	52001000 	.word	0x52001000
 80011c4:	58024400 	.word	0x58024400

080011c8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task_Camera */
  Task_CameraHandle = osThreadNew(StartCameraTask, NULL, &Task_Camera_attributes);
 80011cc:	4a0c      	ldr	r2, [pc, #48]	@ (8001200 <MX_FREERTOS_Init+0x38>)
 80011ce:	2100      	movs	r1, #0
 80011d0:	480c      	ldr	r0, [pc, #48]	@ (8001204 <MX_FREERTOS_Init+0x3c>)
 80011d2:	f010 fb76 	bl	80118c2 <osThreadNew>
 80011d6:	4603      	mov	r3, r0
 80011d8:	4a0b      	ldr	r2, [pc, #44]	@ (8001208 <MX_FREERTOS_Init+0x40>)
 80011da:	6013      	str	r3, [r2, #0]

  /* creation of Task_AI */
  Task_AIHandle = osThreadNew(StartAITask, NULL, &Task_AI_attributes);
 80011dc:	4a0b      	ldr	r2, [pc, #44]	@ (800120c <MX_FREERTOS_Init+0x44>)
 80011de:	2100      	movs	r1, #0
 80011e0:	480b      	ldr	r0, [pc, #44]	@ (8001210 <MX_FREERTOS_Init+0x48>)
 80011e2:	f010 fb6e 	bl	80118c2 <osThreadNew>
 80011e6:	4603      	mov	r3, r0
 80011e8:	4a0a      	ldr	r2, [pc, #40]	@ (8001214 <MX_FREERTOS_Init+0x4c>)
 80011ea:	6013      	str	r3, [r2, #0]

  /* creation of Task_Net */
  Task_NetHandle = osThreadNew(StartNetTask, NULL, &Task_Net_attributes);
 80011ec:	4a0a      	ldr	r2, [pc, #40]	@ (8001218 <MX_FREERTOS_Init+0x50>)
 80011ee:	2100      	movs	r1, #0
 80011f0:	480a      	ldr	r0, [pc, #40]	@ (800121c <MX_FREERTOS_Init+0x54>)
 80011f2:	f010 fb66 	bl	80118c2 <osThreadNew>
 80011f6:	4603      	mov	r3, r0
 80011f8:	4a09      	ldr	r2, [pc, #36]	@ (8001220 <MX_FREERTOS_Init+0x58>)
 80011fa:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80011fc:	bf00      	nop
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	080232a4 	.word	0x080232a4
 8001204:	08001225 	.word	0x08001225
 8001208:	24000230 	.word	0x24000230
 800120c:	080232c8 	.word	0x080232c8
 8001210:	08001241 	.word	0x08001241
 8001214:	24000234 	.word	0x24000234
 8001218:	080232ec 	.word	0x080232ec
 800121c:	08001251 	.word	0x08001251
 8001220:	24000238 	.word	0x24000238

08001224 <StartCameraTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartCameraTask */
void StartCameraTask(void *argument)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartCameraTask */
	  printf("[SYS] Camera Task Started.\r\n");
 800122c:	4803      	ldr	r0, [pc, #12]	@ (800123c <StartCameraTask+0x18>)
 800122e:	f01e fac5 	bl	801f7bc <puts>
  /* Infinite loop */
  for(;;)
  {
    osDelay(100);
 8001232:	2064      	movs	r0, #100	@ 0x64
 8001234:	f010 fbd7 	bl	80119e6 <osDelay>
 8001238:	e7fb      	b.n	8001232 <StartCameraTask+0xe>
 800123a:	bf00      	nop
 800123c:	08020814 	.word	0x08020814

08001240 <StartAITask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartAITask */
void StartAITask(void *argument)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartAITask */
	  /* Infinite loop */
	  for(;;)
	  {
	    osDelay(100);
 8001248:	2064      	movs	r0, #100	@ 0x64
 800124a:	f010 fbcc 	bl	80119e6 <osDelay>
 800124e:	e7fb      	b.n	8001248 <StartAITask+0x8>

08001250 <StartNetTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartNetTask */
void StartNetTask(void *argument)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartNetTask */
	  MX_LWIP_Init();
 8001258:	f00f fbfe 	bl	8010a58 <MX_LWIP_Init>
	  Net_Client_Init();
 800125c:	f7ff fa26 	bl	80006ac <Net_Client_Init>

	  for(;;)
	  {
	    /* 检查 JPEG 编码完成标志 (由中断回调设置) */
	    if (jpeg_encode_complete) {
 8001260:	4b09      	ldr	r3, [pc, #36]	@ (8001288 <StartNetTask+0x38>)
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	b2db      	uxtb	r3, r3
 8001266:	2b00      	cmp	r3, #0
 8001268:	d00a      	beq.n	8001280 <StartNetTask+0x30>
	      jpeg_encode_complete = 0;
 800126a:	4b07      	ldr	r3, [pc, #28]	@ (8001288 <StartNetTask+0x38>)
 800126c:	2200      	movs	r2, #0
 800126e:	701a      	strb	r2, [r3, #0]
	      Net_Client_SendImage(JPEG_Out_Buf, last_jpeg_actual_size, full_transfer_count);
 8001270:	4b06      	ldr	r3, [pc, #24]	@ (800128c <StartNetTask+0x3c>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a06      	ldr	r2, [pc, #24]	@ (8001290 <StartNetTask+0x40>)
 8001276:	6812      	ldr	r2, [r2, #0]
 8001278:	4619      	mov	r1, r3
 800127a:	4806      	ldr	r0, [pc, #24]	@ (8001294 <StartNetTask+0x44>)
 800127c:	f7ff fa5a 	bl	8000734 <Net_Client_SendImage>
	    }
	    osDelay(10);
 8001280:	200a      	movs	r0, #10
 8001282:	f010 fbb0 	bl	80119e6 <osDelay>
	    if (jpeg_encode_complete) {
 8001286:	e7eb      	b.n	8001260 <StartNetTask+0x10>
 8001288:	240000d4 	.word	0x240000d4
 800128c:	240000d8 	.word	0x240000d8
 8001290:	240000c8 	.word	0x240000c8
 8001294:	240147a0 	.word	0x240147a0

08001298 <MX_GPIO_Init>:
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b08e      	sub	sp, #56	@ 0x38
 800129c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800129e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012a2:	2200      	movs	r2, #0
 80012a4:	601a      	str	r2, [r3, #0]
 80012a6:	605a      	str	r2, [r3, #4]
 80012a8:	609a      	str	r2, [r3, #8]
 80012aa:	60da      	str	r2, [r3, #12]
 80012ac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80012ae:	4b6b      	ldr	r3, [pc, #428]	@ (800145c <MX_GPIO_Init+0x1c4>)
 80012b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012b4:	4a69      	ldr	r2, [pc, #420]	@ (800145c <MX_GPIO_Init+0x1c4>)
 80012b6:	f043 0310 	orr.w	r3, r3, #16
 80012ba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012be:	4b67      	ldr	r3, [pc, #412]	@ (800145c <MX_GPIO_Init+0x1c4>)
 80012c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012c4:	f003 0310 	and.w	r3, r3, #16
 80012c8:	623b      	str	r3, [r7, #32]
 80012ca:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012cc:	4b63      	ldr	r3, [pc, #396]	@ (800145c <MX_GPIO_Init+0x1c4>)
 80012ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012d2:	4a62      	ldr	r2, [pc, #392]	@ (800145c <MX_GPIO_Init+0x1c4>)
 80012d4:	f043 0304 	orr.w	r3, r3, #4
 80012d8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012dc:	4b5f      	ldr	r3, [pc, #380]	@ (800145c <MX_GPIO_Init+0x1c4>)
 80012de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012e2:	f003 0304 	and.w	r3, r3, #4
 80012e6:	61fb      	str	r3, [r7, #28]
 80012e8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80012ea:	4b5c      	ldr	r3, [pc, #368]	@ (800145c <MX_GPIO_Init+0x1c4>)
 80012ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012f0:	4a5a      	ldr	r2, [pc, #360]	@ (800145c <MX_GPIO_Init+0x1c4>)
 80012f2:	f043 0320 	orr.w	r3, r3, #32
 80012f6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012fa:	4b58      	ldr	r3, [pc, #352]	@ (800145c <MX_GPIO_Init+0x1c4>)
 80012fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001300:	f003 0320 	and.w	r3, r3, #32
 8001304:	61bb      	str	r3, [r7, #24]
 8001306:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001308:	4b54      	ldr	r3, [pc, #336]	@ (800145c <MX_GPIO_Init+0x1c4>)
 800130a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800130e:	4a53      	ldr	r2, [pc, #332]	@ (800145c <MX_GPIO_Init+0x1c4>)
 8001310:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001314:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001318:	4b50      	ldr	r3, [pc, #320]	@ (800145c <MX_GPIO_Init+0x1c4>)
 800131a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800131e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001322:	617b      	str	r3, [r7, #20]
 8001324:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001326:	4b4d      	ldr	r3, [pc, #308]	@ (800145c <MX_GPIO_Init+0x1c4>)
 8001328:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800132c:	4a4b      	ldr	r2, [pc, #300]	@ (800145c <MX_GPIO_Init+0x1c4>)
 800132e:	f043 0301 	orr.w	r3, r3, #1
 8001332:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001336:	4b49      	ldr	r3, [pc, #292]	@ (800145c <MX_GPIO_Init+0x1c4>)
 8001338:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800133c:	f003 0301 	and.w	r3, r3, #1
 8001340:	613b      	str	r3, [r7, #16]
 8001342:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001344:	4b45      	ldr	r3, [pc, #276]	@ (800145c <MX_GPIO_Init+0x1c4>)
 8001346:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800134a:	4a44      	ldr	r2, [pc, #272]	@ (800145c <MX_GPIO_Init+0x1c4>)
 800134c:	f043 0302 	orr.w	r3, r3, #2
 8001350:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001354:	4b41      	ldr	r3, [pc, #260]	@ (800145c <MX_GPIO_Init+0x1c4>)
 8001356:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800135a:	f003 0302 	and.w	r3, r3, #2
 800135e:	60fb      	str	r3, [r7, #12]
 8001360:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001362:	4b3e      	ldr	r3, [pc, #248]	@ (800145c <MX_GPIO_Init+0x1c4>)
 8001364:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001368:	4a3c      	ldr	r2, [pc, #240]	@ (800145c <MX_GPIO_Init+0x1c4>)
 800136a:	f043 0308 	orr.w	r3, r3, #8
 800136e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001372:	4b3a      	ldr	r3, [pc, #232]	@ (800145c <MX_GPIO_Init+0x1c4>)
 8001374:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001378:	f003 0308 	and.w	r3, r3, #8
 800137c:	60bb      	str	r3, [r7, #8]
 800137e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001380:	4b36      	ldr	r3, [pc, #216]	@ (800145c <MX_GPIO_Init+0x1c4>)
 8001382:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001386:	4a35      	ldr	r2, [pc, #212]	@ (800145c <MX_GPIO_Init+0x1c4>)
 8001388:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800138c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001390:	4b32      	ldr	r3, [pc, #200]	@ (800145c <MX_GPIO_Init+0x1c4>)
 8001392:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001396:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800139a:	607b      	str	r3, [r7, #4]
 800139c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, CAMERA_RST_Pin|CAMERA_PWDN_Pin, GPIO_PIN_RESET);
 800139e:	2200      	movs	r2, #0
 80013a0:	f44f 7182 	mov.w	r1, #260	@ 0x104
 80013a4:	482e      	ldr	r0, [pc, #184]	@ (8001460 <MX_GPIO_Init+0x1c8>)
 80013a6:	f007 fec7 	bl	8009138 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80013aa:	2200      	movs	r2, #0
 80013ac:	f244 0181 	movw	r1, #16513	@ 0x4081
 80013b0:	482c      	ldr	r0, [pc, #176]	@ (8001464 <MX_GPIO_Init+0x1cc>)
 80013b2:	f007 fec1 	bl	8009138 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SCCB_SCL_Pin|SCCB_SDA_Pin, GPIO_PIN_SET);
 80013b6:	2201      	movs	r2, #1
 80013b8:	f44f 7140 	mov.w	r1, #768	@ 0x300
 80013bc:	4829      	ldr	r0, [pc, #164]	@ (8001464 <MX_GPIO_Init+0x1cc>)
 80013be:	f007 febb 	bl	8009138 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80013c2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013c6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013c8:	2300      	movs	r3, #0
 80013ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013cc:	2300      	movs	r3, #0
 80013ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80013d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013d4:	4619      	mov	r1, r3
 80013d6:	4824      	ldr	r0, [pc, #144]	@ (8001468 <MX_GPIO_Init+0x1d0>)
 80013d8:	f007 fbdc 	bl	8008b94 <HAL_GPIO_Init>

  /*Configure GPIO pin : CAMERA_RST_Pin */
  GPIO_InitStruct.Pin = CAMERA_RST_Pin;
 80013dc:	2304      	movs	r3, #4
 80013de:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013e0:	2301      	movs	r3, #1
 80013e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e4:	2300      	movs	r3, #0
 80013e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e8:	2300      	movs	r3, #0
 80013ea:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CAMERA_RST_GPIO_Port, &GPIO_InitStruct);
 80013ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013f0:	4619      	mov	r1, r3
 80013f2:	481b      	ldr	r0, [pc, #108]	@ (8001460 <MX_GPIO_Init+0x1c8>)
 80013f4:	f007 fbce 	bl	8008b94 <HAL_GPIO_Init>

  /*Configure GPIO pin : CAMERA_PWDN_Pin */
  GPIO_InitStruct.Pin = CAMERA_PWDN_Pin;
 80013f8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013fc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013fe:	2301      	movs	r3, #1
 8001400:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001402:	2300      	movs	r3, #0
 8001404:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001406:	2302      	movs	r3, #2
 8001408:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CAMERA_PWDN_GPIO_Port, &GPIO_InitStruct);
 800140a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800140e:	4619      	mov	r1, r3
 8001410:	4813      	ldr	r0, [pc, #76]	@ (8001460 <MX_GPIO_Init+0x1c8>)
 8001412:	f007 fbbf 	bl	8008b94 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001416:	f244 0381 	movw	r3, #16513	@ 0x4081
 800141a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800141c:	2301      	movs	r3, #1
 800141e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001420:	2300      	movs	r3, #0
 8001422:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001424:	2300      	movs	r3, #0
 8001426:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001428:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800142c:	4619      	mov	r1, r3
 800142e:	480d      	ldr	r0, [pc, #52]	@ (8001464 <MX_GPIO_Init+0x1cc>)
 8001430:	f007 fbb0 	bl	8008b94 <HAL_GPIO_Init>

  /*Configure GPIO pins : SCCB_SCL_Pin SCCB_SDA_Pin */
  GPIO_InitStruct.Pin = SCCB_SCL_Pin|SCCB_SDA_Pin;
 8001434:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001438:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800143a:	2311      	movs	r3, #17
 800143c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800143e:	2301      	movs	r3, #1
 8001440:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001442:	2303      	movs	r3, #3
 8001444:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001446:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800144a:	4619      	mov	r1, r3
 800144c:	4805      	ldr	r0, [pc, #20]	@ (8001464 <MX_GPIO_Init+0x1cc>)
 800144e:	f007 fba1 	bl	8008b94 <HAL_GPIO_Init>

}
 8001452:	bf00      	nop
 8001454:	3738      	adds	r7, #56	@ 0x38
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	58024400 	.word	0x58024400
 8001460:	58021400 	.word	0x58021400
 8001464:	58020400 	.word	0x58020400
 8001468:	58020800 	.word	0x58020800

0800146c <MX_JPEG_Init>:
MDMA_HandleTypeDef hmdma_jpeg_infifo_nf;
MDMA_HandleTypeDef hmdma_jpeg_outfifo_ne;

/* JPEG init function */
void MX_JPEG_Init(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
  /* USER CODE END JPEG_Init 0 */

  /* USER CODE BEGIN JPEG_Init 1 */

  /* USER CODE END JPEG_Init 1 */
  hjpeg.Instance = JPEG;
 8001470:	4b06      	ldr	r3, [pc, #24]	@ (800148c <MX_JPEG_Init+0x20>)
 8001472:	4a07      	ldr	r2, [pc, #28]	@ (8001490 <MX_JPEG_Init+0x24>)
 8001474:	601a      	str	r2, [r3, #0]
  if (HAL_JPEG_Init(&hjpeg) != HAL_OK)
 8001476:	4805      	ldr	r0, [pc, #20]	@ (800148c <MX_JPEG_Init+0x20>)
 8001478:	f007 fe92 	bl	80091a0 <HAL_JPEG_Init>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <MX_JPEG_Init+0x1a>
  {
    Error_Handler();
 8001482:	f000 fa53 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN JPEG_Init 2 */

  /* USER CODE END JPEG_Init 2 */

}
 8001486:	bf00      	nop
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	2400023c 	.word	0x2400023c
 8001490:	52003000 	.word	0x52003000

08001494 <HAL_JPEG_MspInit>:

void HAL_JPEG_MspInit(JPEG_HandleTypeDef* jpegHandle)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b084      	sub	sp, #16
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]

  if(jpegHandle->Instance==JPEG)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4a55      	ldr	r2, [pc, #340]	@ (80015f8 <HAL_JPEG_MspInit+0x164>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	f040 80a4 	bne.w	80015f0 <HAL_JPEG_MspInit+0x15c>
  {
  /* USER CODE BEGIN JPEG_MspInit 0 */

  /* USER CODE END JPEG_MspInit 0 */
    /* JPEG clock enable */
    __HAL_RCC_JPEG_CLK_ENABLE();
 80014a8:	4b54      	ldr	r3, [pc, #336]	@ (80015fc <HAL_JPEG_MspInit+0x168>)
 80014aa:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80014ae:	4a53      	ldr	r2, [pc, #332]	@ (80015fc <HAL_JPEG_MspInit+0x168>)
 80014b0:	f043 0320 	orr.w	r3, r3, #32
 80014b4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 80014b8:	4b50      	ldr	r3, [pc, #320]	@ (80015fc <HAL_JPEG_MspInit+0x168>)
 80014ba:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80014be:	f003 0320 	and.w	r3, r3, #32
 80014c2:	60fb      	str	r3, [r7, #12]
 80014c4:	68fb      	ldr	r3, [r7, #12]

    /* JPEG MDMA Init */
    /* JPEG_INFIFO_NF Init */
    hmdma_jpeg_infifo_nf.Instance = MDMA_Channel0;
 80014c6:	4b4e      	ldr	r3, [pc, #312]	@ (8001600 <HAL_JPEG_MspInit+0x16c>)
 80014c8:	4a4e      	ldr	r2, [pc, #312]	@ (8001604 <HAL_JPEG_MspInit+0x170>)
 80014ca:	601a      	str	r2, [r3, #0]
    hmdma_jpeg_infifo_nf.Init.Request = MDMA_REQUEST_JPEG_INFIFO_NF;
 80014cc:	4b4c      	ldr	r3, [pc, #304]	@ (8001600 <HAL_JPEG_MspInit+0x16c>)
 80014ce:	2212      	movs	r2, #18
 80014d0:	605a      	str	r2, [r3, #4]
    hmdma_jpeg_infifo_nf.Init.TransferTriggerMode = MDMA_BUFFER_TRANSFER;
 80014d2:	4b4b      	ldr	r3, [pc, #300]	@ (8001600 <HAL_JPEG_MspInit+0x16c>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	609a      	str	r2, [r3, #8]
    hmdma_jpeg_infifo_nf.Init.Priority = MDMA_PRIORITY_HIGH;
 80014d8:	4b49      	ldr	r3, [pc, #292]	@ (8001600 <HAL_JPEG_MspInit+0x16c>)
 80014da:	2280      	movs	r2, #128	@ 0x80
 80014dc:	60da      	str	r2, [r3, #12]
    hmdma_jpeg_infifo_nf.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 80014de:	4b48      	ldr	r3, [pc, #288]	@ (8001600 <HAL_JPEG_MspInit+0x16c>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	611a      	str	r2, [r3, #16]
    hmdma_jpeg_infifo_nf.Init.SourceInc = MDMA_SRC_INC_WORD;
 80014e4:	4b46      	ldr	r3, [pc, #280]	@ (8001600 <HAL_JPEG_MspInit+0x16c>)
 80014e6:	f240 2202 	movw	r2, #514	@ 0x202
 80014ea:	615a      	str	r2, [r3, #20]
    hmdma_jpeg_infifo_nf.Init.DestinationInc = MDMA_DEST_INC_DISABLE;
 80014ec:	4b44      	ldr	r3, [pc, #272]	@ (8001600 <HAL_JPEG_MspInit+0x16c>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	619a      	str	r2, [r3, #24]
    hmdma_jpeg_infifo_nf.Init.SourceDataSize = MDMA_SRC_DATASIZE_WORD;
 80014f2:	4b43      	ldr	r3, [pc, #268]	@ (8001600 <HAL_JPEG_MspInit+0x16c>)
 80014f4:	2220      	movs	r2, #32
 80014f6:	61da      	str	r2, [r3, #28]
    hmdma_jpeg_infifo_nf.Init.DestDataSize = MDMA_DEST_DATASIZE_WORD;
 80014f8:	4b41      	ldr	r3, [pc, #260]	@ (8001600 <HAL_JPEG_MspInit+0x16c>)
 80014fa:	2280      	movs	r2, #128	@ 0x80
 80014fc:	621a      	str	r2, [r3, #32]
    hmdma_jpeg_infifo_nf.Init.DataAlignment = MDMA_DATAALIGN_PACKENABLE;
 80014fe:	4b40      	ldr	r3, [pc, #256]	@ (8001600 <HAL_JPEG_MspInit+0x16c>)
 8001500:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001504:	625a      	str	r2, [r3, #36]	@ 0x24
    hmdma_jpeg_infifo_nf.Init.BufferTransferLength = 4;
 8001506:	4b3e      	ldr	r3, [pc, #248]	@ (8001600 <HAL_JPEG_MspInit+0x16c>)
 8001508:	2204      	movs	r2, #4
 800150a:	629a      	str	r2, [r3, #40]	@ 0x28
    hmdma_jpeg_infifo_nf.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 800150c:	4b3c      	ldr	r3, [pc, #240]	@ (8001600 <HAL_JPEG_MspInit+0x16c>)
 800150e:	2200      	movs	r2, #0
 8001510:	62da      	str	r2, [r3, #44]	@ 0x2c
    hmdma_jpeg_infifo_nf.Init.DestBurst = MDMA_DEST_BURST_SINGLE;
 8001512:	4b3b      	ldr	r3, [pc, #236]	@ (8001600 <HAL_JPEG_MspInit+0x16c>)
 8001514:	2200      	movs	r2, #0
 8001516:	631a      	str	r2, [r3, #48]	@ 0x30
    hmdma_jpeg_infifo_nf.Init.SourceBlockAddressOffset = 0;
 8001518:	4b39      	ldr	r3, [pc, #228]	@ (8001600 <HAL_JPEG_MspInit+0x16c>)
 800151a:	2200      	movs	r2, #0
 800151c:	635a      	str	r2, [r3, #52]	@ 0x34
    hmdma_jpeg_infifo_nf.Init.DestBlockAddressOffset = 0;
 800151e:	4b38      	ldr	r3, [pc, #224]	@ (8001600 <HAL_JPEG_MspInit+0x16c>)
 8001520:	2200      	movs	r2, #0
 8001522:	639a      	str	r2, [r3, #56]	@ 0x38
    if (HAL_MDMA_Init(&hmdma_jpeg_infifo_nf) != HAL_OK)
 8001524:	4836      	ldr	r0, [pc, #216]	@ (8001600 <HAL_JPEG_MspInit+0x16c>)
 8001526:	f009 ffe5 	bl	800b4f4 <HAL_MDMA_Init>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <HAL_JPEG_MspInit+0xa0>
    {
      Error_Handler();
 8001530:	f000 f9fc 	bl	800192c <Error_Handler>
    }

    if (HAL_MDMA_ConfigPostRequestMask(&hmdma_jpeg_infifo_nf, 0, 0) != HAL_OK)
 8001534:	2200      	movs	r2, #0
 8001536:	2100      	movs	r1, #0
 8001538:	4831      	ldr	r0, [pc, #196]	@ (8001600 <HAL_JPEG_MspInit+0x16c>)
 800153a:	f00a f827 	bl	800b58c <HAL_MDMA_ConfigPostRequestMask>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d001      	beq.n	8001548 <HAL_JPEG_MspInit+0xb4>
    {
      Error_Handler();
 8001544:	f000 f9f2 	bl	800192c <Error_Handler>
    }

    __HAL_LINKDMA(jpegHandle,hdmain,hmdma_jpeg_infifo_nf);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	4a2d      	ldr	r2, [pc, #180]	@ (8001600 <HAL_JPEG_MspInit+0x16c>)
 800154c:	631a      	str	r2, [r3, #48]	@ 0x30
 800154e:	4a2c      	ldr	r2, [pc, #176]	@ (8001600 <HAL_JPEG_MspInit+0x16c>)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	6413      	str	r3, [r2, #64]	@ 0x40

    /* JPEG_OUTFIFO_NE Init */
    hmdma_jpeg_outfifo_ne.Instance = MDMA_Channel1;
 8001554:	4b2c      	ldr	r3, [pc, #176]	@ (8001608 <HAL_JPEG_MspInit+0x174>)
 8001556:	4a2d      	ldr	r2, [pc, #180]	@ (800160c <HAL_JPEG_MspInit+0x178>)
 8001558:	601a      	str	r2, [r3, #0]
    hmdma_jpeg_outfifo_ne.Init.Request = MDMA_REQUEST_JPEG_OUTFIFO_NE;
 800155a:	4b2b      	ldr	r3, [pc, #172]	@ (8001608 <HAL_JPEG_MspInit+0x174>)
 800155c:	2214      	movs	r2, #20
 800155e:	605a      	str	r2, [r3, #4]
    hmdma_jpeg_outfifo_ne.Init.TransferTriggerMode = MDMA_BUFFER_TRANSFER;
 8001560:	4b29      	ldr	r3, [pc, #164]	@ (8001608 <HAL_JPEG_MspInit+0x174>)
 8001562:	2200      	movs	r2, #0
 8001564:	609a      	str	r2, [r3, #8]
    hmdma_jpeg_outfifo_ne.Init.Priority = MDMA_PRIORITY_HIGH;
 8001566:	4b28      	ldr	r3, [pc, #160]	@ (8001608 <HAL_JPEG_MspInit+0x174>)
 8001568:	2280      	movs	r2, #128	@ 0x80
 800156a:	60da      	str	r2, [r3, #12]
    hmdma_jpeg_outfifo_ne.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 800156c:	4b26      	ldr	r3, [pc, #152]	@ (8001608 <HAL_JPEG_MspInit+0x174>)
 800156e:	2200      	movs	r2, #0
 8001570:	611a      	str	r2, [r3, #16]
    hmdma_jpeg_outfifo_ne.Init.SourceInc = MDMA_SRC_INC_DISABLE;
 8001572:	4b25      	ldr	r3, [pc, #148]	@ (8001608 <HAL_JPEG_MspInit+0x174>)
 8001574:	2200      	movs	r2, #0
 8001576:	615a      	str	r2, [r3, #20]
    hmdma_jpeg_outfifo_ne.Init.DestinationInc = MDMA_DEST_INC_BYTE;
 8001578:	4b23      	ldr	r3, [pc, #140]	@ (8001608 <HAL_JPEG_MspInit+0x174>)
 800157a:	2208      	movs	r2, #8
 800157c:	619a      	str	r2, [r3, #24]
    hmdma_jpeg_outfifo_ne.Init.SourceDataSize = MDMA_SRC_DATASIZE_WORD;
 800157e:	4b22      	ldr	r3, [pc, #136]	@ (8001608 <HAL_JPEG_MspInit+0x174>)
 8001580:	2220      	movs	r2, #32
 8001582:	61da      	str	r2, [r3, #28]
    hmdma_jpeg_outfifo_ne.Init.DestDataSize = MDMA_DEST_DATASIZE_BYTE;
 8001584:	4b20      	ldr	r3, [pc, #128]	@ (8001608 <HAL_JPEG_MspInit+0x174>)
 8001586:	2200      	movs	r2, #0
 8001588:	621a      	str	r2, [r3, #32]
    hmdma_jpeg_outfifo_ne.Init.DataAlignment = MDMA_DATAALIGN_PACKENABLE;
 800158a:	4b1f      	ldr	r3, [pc, #124]	@ (8001608 <HAL_JPEG_MspInit+0x174>)
 800158c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001590:	625a      	str	r2, [r3, #36]	@ 0x24
    hmdma_jpeg_outfifo_ne.Init.BufferTransferLength = 4;
 8001592:	4b1d      	ldr	r3, [pc, #116]	@ (8001608 <HAL_JPEG_MspInit+0x174>)
 8001594:	2204      	movs	r2, #4
 8001596:	629a      	str	r2, [r3, #40]	@ 0x28
    hmdma_jpeg_outfifo_ne.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 8001598:	4b1b      	ldr	r3, [pc, #108]	@ (8001608 <HAL_JPEG_MspInit+0x174>)
 800159a:	2200      	movs	r2, #0
 800159c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hmdma_jpeg_outfifo_ne.Init.DestBurst = MDMA_DEST_BURST_SINGLE;
 800159e:	4b1a      	ldr	r3, [pc, #104]	@ (8001608 <HAL_JPEG_MspInit+0x174>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	631a      	str	r2, [r3, #48]	@ 0x30
    hmdma_jpeg_outfifo_ne.Init.SourceBlockAddressOffset = 0;
 80015a4:	4b18      	ldr	r3, [pc, #96]	@ (8001608 <HAL_JPEG_MspInit+0x174>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	635a      	str	r2, [r3, #52]	@ 0x34
    hmdma_jpeg_outfifo_ne.Init.DestBlockAddressOffset = 0;
 80015aa:	4b17      	ldr	r3, [pc, #92]	@ (8001608 <HAL_JPEG_MspInit+0x174>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	639a      	str	r2, [r3, #56]	@ 0x38
    if (HAL_MDMA_Init(&hmdma_jpeg_outfifo_ne) != HAL_OK)
 80015b0:	4815      	ldr	r0, [pc, #84]	@ (8001608 <HAL_JPEG_MspInit+0x174>)
 80015b2:	f009 ff9f 	bl	800b4f4 <HAL_MDMA_Init>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d001      	beq.n	80015c0 <HAL_JPEG_MspInit+0x12c>
    {
      Error_Handler();
 80015bc:	f000 f9b6 	bl	800192c <Error_Handler>
    }

    if (HAL_MDMA_ConfigPostRequestMask(&hmdma_jpeg_outfifo_ne, 0, 0) != HAL_OK)
 80015c0:	2200      	movs	r2, #0
 80015c2:	2100      	movs	r1, #0
 80015c4:	4810      	ldr	r0, [pc, #64]	@ (8001608 <HAL_JPEG_MspInit+0x174>)
 80015c6:	f009 ffe1 	bl	800b58c <HAL_MDMA_ConfigPostRequestMask>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d001      	beq.n	80015d4 <HAL_JPEG_MspInit+0x140>
    {
      Error_Handler();
 80015d0:	f000 f9ac 	bl	800192c <Error_Handler>
    }

    __HAL_LINKDMA(jpegHandle,hdmaout,hmdma_jpeg_outfifo_ne);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	4a0c      	ldr	r2, [pc, #48]	@ (8001608 <HAL_JPEG_MspInit+0x174>)
 80015d8:	635a      	str	r2, [r3, #52]	@ 0x34
 80015da:	4a0b      	ldr	r2, [pc, #44]	@ (8001608 <HAL_JPEG_MspInit+0x174>)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6413      	str	r3, [r2, #64]	@ 0x40

    /* JPEG interrupt Init */
    HAL_NVIC_SetPriority(JPEG_IRQn, 6, 0);
 80015e0:	2200      	movs	r2, #0
 80015e2:	2106      	movs	r1, #6
 80015e4:	2079      	movs	r0, #121	@ 0x79
 80015e6:	f001 fa15 	bl	8002a14 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(JPEG_IRQn);
 80015ea:	2079      	movs	r0, #121	@ 0x79
 80015ec:	f001 fa2c 	bl	8002a48 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN JPEG_MspInit 1 */

  /* USER CODE END JPEG_MspInit 1 */
  }
}
 80015f0:	bf00      	nop
 80015f2:	3710      	adds	r7, #16
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	52003000 	.word	0x52003000
 80015fc:	58024400 	.word	0x58024400
 8001600:	24000294 	.word	0x24000294
 8001604:	52000040 	.word	0x52000040
 8001608:	24000300 	.word	0x24000300
 800160c:	52000080 	.word	0x52000080

08001610 <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// 重定向 printf 到串口 3 (ST-Link 虚拟串口)
#ifdef __GNUC__
int _write(int file, char *ptr, int len)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b084      	sub	sp, #16
 8001614:	af00      	add	r7, sp, #0
 8001616:	60f8      	str	r0, [r7, #12]
 8001618:	60b9      	str	r1, [r7, #8]
 800161a:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart3, (uint8_t *)ptr, len, 1000);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	b29a      	uxth	r2, r3
 8001620:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001624:	68b9      	ldr	r1, [r7, #8]
 8001626:	4804      	ldr	r0, [pc, #16]	@ (8001638 <_write+0x28>)
 8001628:	f00d fcac 	bl	800ef84 <HAL_UART_Transmit>
  return len;
 800162c:	687b      	ldr	r3, [r7, #4]
}
 800162e:	4618      	mov	r0, r3
 8001630:	3710      	adds	r7, #16
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	240003bc 	.word	0x240003bc

0800163c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001642:	f000 f935 	bl	80018b0 <MPU_Config>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001646:	4b57      	ldr	r3, [pc, #348]	@ (80017a4 <main+0x168>)
 8001648:	695b      	ldr	r3, [r3, #20]
 800164a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800164e:	2b00      	cmp	r3, #0
 8001650:	d11b      	bne.n	800168a <main+0x4e>
  __ASM volatile ("dsb 0xF":::"memory");
 8001652:	f3bf 8f4f 	dsb	sy
}
 8001656:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001658:	f3bf 8f6f 	isb	sy
}
 800165c:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800165e:	4b51      	ldr	r3, [pc, #324]	@ (80017a4 <main+0x168>)
 8001660:	2200      	movs	r2, #0
 8001662:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001666:	f3bf 8f4f 	dsb	sy
}
 800166a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800166c:	f3bf 8f6f 	isb	sy
}
 8001670:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001672:	4b4c      	ldr	r3, [pc, #304]	@ (80017a4 <main+0x168>)
 8001674:	695b      	ldr	r3, [r3, #20]
 8001676:	4a4b      	ldr	r2, [pc, #300]	@ (80017a4 <main+0x168>)
 8001678:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800167c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800167e:	f3bf 8f4f 	dsb	sy
}
 8001682:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001684:	f3bf 8f6f 	isb	sy
}
 8001688:	e000      	b.n	800168c <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800168a:	bf00      	nop
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800168c:	4b45      	ldr	r3, [pc, #276]	@ (80017a4 <main+0x168>)
 800168e:	695b      	ldr	r3, [r3, #20]
 8001690:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001694:	2b00      	cmp	r3, #0
 8001696:	d138      	bne.n	800170a <main+0xce>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8001698:	4b42      	ldr	r3, [pc, #264]	@ (80017a4 <main+0x168>)
 800169a:	2200      	movs	r2, #0
 800169c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80016a0:	f3bf 8f4f 	dsb	sy
}
 80016a4:	bf00      	nop
    ccsidr = SCB->CCSIDR;
 80016a6:	4b3f      	ldr	r3, [pc, #252]	@ (80017a4 <main+0x168>)
 80016a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80016ac:	60bb      	str	r3, [r7, #8]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80016ae:	68bb      	ldr	r3, [r7, #8]
 80016b0:	0b5b      	lsrs	r3, r3, #13
 80016b2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80016b6:	607b      	str	r3, [r7, #4]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	08db      	lsrs	r3, r3, #3
 80016bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80016c0:	603b      	str	r3, [r7, #0]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	015a      	lsls	r2, r3, #5
 80016c6:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 80016ca:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80016cc:	683a      	ldr	r2, [r7, #0]
 80016ce:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80016d0:	4934      	ldr	r1, [pc, #208]	@ (80017a4 <main+0x168>)
 80016d2:	4313      	orrs	r3, r2
 80016d4:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
      } while (ways-- != 0U);
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	1e5a      	subs	r2, r3, #1
 80016dc:	603a      	str	r2, [r7, #0]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d1ef      	bne.n	80016c2 <main+0x86>
    } while(sets-- != 0U);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	1e5a      	subs	r2, r3, #1
 80016e6:	607a      	str	r2, [r7, #4]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d1e5      	bne.n	80016b8 <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 80016ec:	f3bf 8f4f 	dsb	sy
}
 80016f0:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80016f2:	4b2c      	ldr	r3, [pc, #176]	@ (80017a4 <main+0x168>)
 80016f4:	695b      	ldr	r3, [r3, #20]
 80016f6:	4a2b      	ldr	r2, [pc, #172]	@ (80017a4 <main+0x168>)
 80016f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016fc:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80016fe:	f3bf 8f4f 	dsb	sy
}
 8001702:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001704:	f3bf 8f6f 	isb	sy
}
 8001708:	e000      	b.n	800170c <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800170a:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800170c:	f001 f806 	bl	800271c <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001710:	f000 f852 	bl	80017b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001714:	f7ff fdc0 	bl	8001298 <MX_GPIO_Init>
  MX_DMA_Init();
 8001718:	f7ff fcd4 	bl	80010c4 <MX_DMA_Init>
  MX_MDMA_Init();
 800171c:	f000 f90c 	bl	8001938 <MX_MDMA_Init>
  MX_DCMI_Init();
 8001720:	f7ff fb46 	bl	8000db0 <MX_DCMI_Init>
  MX_DMA2D_Init();
 8001724:	f7ff fcee 	bl	8001104 <MX_DMA2D_Init>
  MX_JPEG_Init();
 8001728:	f7ff fea0 	bl	800146c <MX_JPEG_Init>
  MX_USART3_UART_Init();
 800172c:	f000 fb0e 	bl	8001d4c <MX_USART3_UART_Init>
  MX_CRC_Init();
 8001730:	f7ff fafa 	bl	8000d28 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  printf("\r\n/* --- IVCIS System Startup --- */\r\n");
 8001734:	481c      	ldr	r0, [pc, #112]	@ (80017a8 <main+0x16c>)
 8001736:	f01e f841 	bl	801f7bc <puts>

  /* 1. 初始化视觉流水线 (摄像头/DMA/JPEG) */
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 800173a:	2201      	movs	r2, #1
 800173c:	2101      	movs	r1, #1
 800173e:	481b      	ldr	r0, [pc, #108]	@ (80017ac <main+0x170>)
 8001740:	f007 fcfa 	bl	8009138 <HAL_GPIO_WritePin>
  if (Vision_Init() == 0) {
 8001744:	f7ff f9e6 	bl	8000b14 <Vision_Init>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d113      	bne.n	8001776 <main+0x13a>
      printf("[SYS] Vision Pipeline: OK\r\n");
 800174e:	4818      	ldr	r0, [pc, #96]	@ (80017b0 <main+0x174>)
 8001750:	f01e f834 	bl	801f7bc <puts>
      /* 蓝灯闪烁表示视觉硬件就绪 */
      for(int i=0; i<4; i++) {
 8001754:	2300      	movs	r3, #0
 8001756:	60fb      	str	r3, [r7, #12]
 8001758:	e009      	b.n	800176e <main+0x132>
          HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800175a:	2180      	movs	r1, #128	@ 0x80
 800175c:	4813      	ldr	r0, [pc, #76]	@ (80017ac <main+0x170>)
 800175e:	f007 fd04 	bl	800916a <HAL_GPIO_TogglePin>
          HAL_Delay(100);
 8001762:	2064      	movs	r0, #100	@ 0x64
 8001764:	f001 f836 	bl	80027d4 <HAL_Delay>
      for(int i=0; i<4; i++) {
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	3301      	adds	r3, #1
 800176c:	60fb      	str	r3, [r7, #12]
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	2b03      	cmp	r3, #3
 8001772:	ddf2      	ble.n	800175a <main+0x11e>
 8001774:	e008      	b.n	8001788 <main+0x14c>
      }
  } else {
      printf("[SYS] Vision Pipeline: ERROR\r\n");
 8001776:	480f      	ldr	r0, [pc, #60]	@ (80017b4 <main+0x178>)
 8001778:	f01e f820 	bl	801f7bc <puts>
      HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET); // 红灯报错
 800177c:	2201      	movs	r2, #1
 800177e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001782:	480a      	ldr	r0, [pc, #40]	@ (80017ac <main+0x170>)
 8001784:	f007 fcd8 	bl	8009138 <HAL_GPIO_WritePin>
  }
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8001788:	2200      	movs	r2, #0
 800178a:	2101      	movs	r1, #1
 800178c:	4807      	ldr	r0, [pc, #28]	@ (80017ac <main+0x170>)
 800178e:	f007 fcd3 	bl	8009138 <HAL_GPIO_WritePin>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8001792:	f010 f837 	bl	8011804 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001796:	f7ff fd17 	bl	80011c8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800179a:	f010 f857 	bl	801184c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800179e:	bf00      	nop
 80017a0:	e7fd      	b.n	800179e <main+0x162>
 80017a2:	bf00      	nop
 80017a4:	e000ed00 	.word	0xe000ed00
 80017a8:	08020830 	.word	0x08020830
 80017ac:	58020400 	.word	0x58020400
 80017b0:	08020858 	.word	0x08020858
 80017b4:	08020874 	.word	0x08020874

080017b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b09c      	sub	sp, #112	@ 0x70
 80017bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017c2:	224c      	movs	r2, #76	@ 0x4c
 80017c4:	2100      	movs	r1, #0
 80017c6:	4618      	mov	r0, r3
 80017c8:	f01e f8e8 	bl	801f99c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017cc:	1d3b      	adds	r3, r7, #4
 80017ce:	2220      	movs	r2, #32
 80017d0:	2100      	movs	r1, #0
 80017d2:	4618      	mov	r0, r3
 80017d4:	f01e f8e2 	bl	801f99c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80017d8:	2002      	movs	r0, #2
 80017da:	f00a fa2d 	bl	800bc38 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80017de:	2300      	movs	r3, #0
 80017e0:	603b      	str	r3, [r7, #0]
 80017e2:	4b31      	ldr	r3, [pc, #196]	@ (80018a8 <SystemClock_Config+0xf0>)
 80017e4:	699b      	ldr	r3, [r3, #24]
 80017e6:	4a30      	ldr	r2, [pc, #192]	@ (80018a8 <SystemClock_Config+0xf0>)
 80017e8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80017ec:	6193      	str	r3, [r2, #24]
 80017ee:	4b2e      	ldr	r3, [pc, #184]	@ (80018a8 <SystemClock_Config+0xf0>)
 80017f0:	699b      	ldr	r3, [r3, #24]
 80017f2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80017f6:	603b      	str	r3, [r7, #0]
 80017f8:	4b2c      	ldr	r3, [pc, #176]	@ (80018ac <SystemClock_Config+0xf4>)
 80017fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017fc:	4a2b      	ldr	r2, [pc, #172]	@ (80018ac <SystemClock_Config+0xf4>)
 80017fe:	f043 0301 	orr.w	r3, r3, #1
 8001802:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001804:	4b29      	ldr	r3, [pc, #164]	@ (80018ac <SystemClock_Config+0xf4>)
 8001806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001808:	f003 0301 	and.w	r3, r3, #1
 800180c:	603b      	str	r3, [r7, #0]
 800180e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001810:	bf00      	nop
 8001812:	4b25      	ldr	r3, [pc, #148]	@ (80018a8 <SystemClock_Config+0xf0>)
 8001814:	699b      	ldr	r3, [r3, #24]
 8001816:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800181a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800181e:	d1f8      	bne.n	8001812 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001820:	2301      	movs	r3, #1
 8001822:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001824:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001828:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800182a:	2302      	movs	r3, #2
 800182c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800182e:	2302      	movs	r3, #2
 8001830:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001832:	2304      	movs	r3, #4
 8001834:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 480;
 8001836:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 800183a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800183c:	2302      	movs	r3, #2
 800183e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001840:	2302      	movs	r3, #2
 8001842:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001844:	2302      	movs	r3, #2
 8001846:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8001848:	2304      	movs	r3, #4
 800184a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800184c:	2300      	movs	r3, #0
 800184e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001850:	2300      	movs	r3, #0
 8001852:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001854:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001858:	4618      	mov	r0, r3
 800185a:	f00a fa27 	bl	800bcac <HAL_RCC_OscConfig>
 800185e:	4603      	mov	r3, r0
 8001860:	2b00      	cmp	r3, #0
 8001862:	d001      	beq.n	8001868 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8001864:	f000 f862 	bl	800192c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001868:	233f      	movs	r3, #63	@ 0x3f
 800186a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800186c:	2303      	movs	r3, #3
 800186e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001870:	2300      	movs	r3, #0
 8001872:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001874:	2308      	movs	r3, #8
 8001876:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001878:	2340      	movs	r3, #64	@ 0x40
 800187a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800187c:	2340      	movs	r3, #64	@ 0x40
 800187e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001880:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001884:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001886:	2340      	movs	r3, #64	@ 0x40
 8001888:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800188a:	1d3b      	adds	r3, r7, #4
 800188c:	2104      	movs	r1, #4
 800188e:	4618      	mov	r0, r3
 8001890:	f00a fe66 	bl	800c560 <HAL_RCC_ClockConfig>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d001      	beq.n	800189e <SystemClock_Config+0xe6>
  {
    Error_Handler();
 800189a:	f000 f847 	bl	800192c <Error_Handler>
  }
}
 800189e:	bf00      	nop
 80018a0:	3770      	adds	r7, #112	@ 0x70
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	58024800 	.word	0x58024800
 80018ac:	58000400 	.word	0x58000400

080018b0 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b084      	sub	sp, #16
 80018b4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80018b6:	463b      	mov	r3, r7
 80018b8:	2200      	movs	r2, #0
 80018ba:	601a      	str	r2, [r3, #0]
 80018bc:	605a      	str	r2, [r3, #4]
 80018be:	609a      	str	r2, [r3, #8]
 80018c0:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80018c2:	f001 f8dd 	bl	8002a80 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80018c6:	2301      	movs	r3, #1
 80018c8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.BaseAddress = 0x30000000;
 80018ca:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 80018ce:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
 80018d0:	2312      	movs	r3, #18
 80018d2:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 80018d4:	2300      	movs	r3, #0
 80018d6:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 80018d8:	2301      	movs	r3, #1
 80018da:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 80018dc:	2303      	movs	r3, #3
 80018de:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80018e0:	2301      	movs	r3, #1
 80018e2:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80018e4:	2301      	movs	r3, #1
 80018e6:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80018e8:	2300      	movs	r3, #0
 80018ea:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80018ec:	2300      	movs	r3, #0
 80018ee:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80018f0:	463b      	mov	r3, r7
 80018f2:	4618      	mov	r0, r3
 80018f4:	f001 f8fc 	bl	8002af0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_HFNMI_PRIVDEF);
 80018f8:	2006      	movs	r0, #6
 80018fa:	f001 f8d9 	bl	8002ab0 <HAL_MPU_Enable>

}
 80018fe:	bf00      	nop
 8001900:	3710      	adds	r7, #16
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
	...

08001908 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a04      	ldr	r2, [pc, #16]	@ (8001928 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d101      	bne.n	800191e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800191a:	f000 ff3b 	bl	8002794 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800191e:	bf00      	nop
 8001920:	3708      	adds	r7, #8
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	40001000 	.word	0x40001000

0800192c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001930:	b672      	cpsid	i
}
 8001932:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001934:	bf00      	nop
 8001936:	e7fd      	b.n	8001934 <Error_Handler+0x8>

08001938 <MX_MDMA_Init>:

/**
  * Enable MDMA controller clock
  */
void MX_MDMA_Init(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0

  /* MDMA controller clock enable */
  __HAL_RCC_MDMA_CLK_ENABLE();
 800193e:	4b0d      	ldr	r3, [pc, #52]	@ (8001974 <MX_MDMA_Init+0x3c>)
 8001940:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001944:	4a0b      	ldr	r2, [pc, #44]	@ (8001974 <MX_MDMA_Init+0x3c>)
 8001946:	f043 0301 	orr.w	r3, r3, #1
 800194a:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 800194e:	4b09      	ldr	r3, [pc, #36]	@ (8001974 <MX_MDMA_Init+0x3c>)
 8001950:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001954:	f003 0301 	and.w	r3, r3, #1
 8001958:	607b      	str	r3, [r7, #4]
 800195a:	687b      	ldr	r3, [r7, #4]
  /* Local variables */

  /* MDMA interrupt initialization */
  /* MDMA_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MDMA_IRQn, 5, 0);
 800195c:	2200      	movs	r2, #0
 800195e:	2105      	movs	r1, #5
 8001960:	207a      	movs	r0, #122	@ 0x7a
 8001962:	f001 f857 	bl	8002a14 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(MDMA_IRQn);
 8001966:	207a      	movs	r0, #122	@ 0x7a
 8001968:	f001 f86e 	bl	8002a48 <HAL_NVIC_EnableIRQ>

}
 800196c:	bf00      	nop
 800196e:	3708      	adds	r7, #8
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}
 8001974:	58024400 	.word	0x58024400

08001978 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800197e:	4b0c      	ldr	r3, [pc, #48]	@ (80019b0 <HAL_MspInit+0x38>)
 8001980:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001984:	4a0a      	ldr	r2, [pc, #40]	@ (80019b0 <HAL_MspInit+0x38>)
 8001986:	f043 0302 	orr.w	r3, r3, #2
 800198a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800198e:	4b08      	ldr	r3, [pc, #32]	@ (80019b0 <HAL_MspInit+0x38>)
 8001990:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001994:	f003 0302 	and.w	r3, r3, #2
 8001998:	607b      	str	r3, [r7, #4]
 800199a:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800199c:	2200      	movs	r2, #0
 800199e:	210f      	movs	r1, #15
 80019a0:	f06f 0001 	mvn.w	r0, #1
 80019a4:	f001 f836 	bl	8002a14 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019a8:	bf00      	nop
 80019aa:	3708      	adds	r7, #8
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	58024400 	.word	0x58024400

080019b4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b090      	sub	sp, #64	@ 0x40
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2b0f      	cmp	r3, #15
 80019c0:	d827      	bhi.n	8001a12 <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80019c2:	2200      	movs	r2, #0
 80019c4:	6879      	ldr	r1, [r7, #4]
 80019c6:	2036      	movs	r0, #54	@ 0x36
 80019c8:	f001 f824 	bl	8002a14 <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80019cc:	2036      	movs	r0, #54	@ 0x36
 80019ce:	f001 f83b 	bl	8002a48 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 80019d2:	4a29      	ldr	r2, [pc, #164]	@ (8001a78 <HAL_InitTick+0xc4>)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80019d8:	4b28      	ldr	r3, [pc, #160]	@ (8001a7c <HAL_InitTick+0xc8>)
 80019da:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80019de:	4a27      	ldr	r2, [pc, #156]	@ (8001a7c <HAL_InitTick+0xc8>)
 80019e0:	f043 0310 	orr.w	r3, r3, #16
 80019e4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80019e8:	4b24      	ldr	r3, [pc, #144]	@ (8001a7c <HAL_InitTick+0xc8>)
 80019ea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80019ee:	f003 0310 	and.w	r3, r3, #16
 80019f2:	60fb      	str	r3, [r7, #12]
 80019f4:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80019f6:	f107 0210 	add.w	r2, r7, #16
 80019fa:	f107 0314 	add.w	r3, r7, #20
 80019fe:	4611      	mov	r1, r2
 8001a00:	4618      	mov	r0, r3
 8001a02:	f00b f939 	bl	800cc78 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001a06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a08:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001a0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d106      	bne.n	8001a1e <HAL_InitTick+0x6a>
 8001a10:	e001      	b.n	8001a16 <HAL_InitTick+0x62>
    return HAL_ERROR;
 8001a12:	2301      	movs	r3, #1
 8001a14:	e02b      	b.n	8001a6e <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001a16:	f00b f903 	bl	800cc20 <HAL_RCC_GetPCLK1Freq>
 8001a1a:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8001a1c:	e004      	b.n	8001a28 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001a1e:	f00b f8ff 	bl	800cc20 <HAL_RCC_GetPCLK1Freq>
 8001a22:	4603      	mov	r3, r0
 8001a24:	005b      	lsls	r3, r3, #1
 8001a26:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001a28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001a2a:	4a15      	ldr	r2, [pc, #84]	@ (8001a80 <HAL_InitTick+0xcc>)
 8001a2c:	fba2 2303 	umull	r2, r3, r2, r3
 8001a30:	0c9b      	lsrs	r3, r3, #18
 8001a32:	3b01      	subs	r3, #1
 8001a34:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001a36:	4b13      	ldr	r3, [pc, #76]	@ (8001a84 <HAL_InitTick+0xd0>)
 8001a38:	4a13      	ldr	r2, [pc, #76]	@ (8001a88 <HAL_InitTick+0xd4>)
 8001a3a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001a3c:	4b11      	ldr	r3, [pc, #68]	@ (8001a84 <HAL_InitTick+0xd0>)
 8001a3e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001a42:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001a44:	4a0f      	ldr	r2, [pc, #60]	@ (8001a84 <HAL_InitTick+0xd0>)
 8001a46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a48:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001a4a:	4b0e      	ldr	r3, [pc, #56]	@ (8001a84 <HAL_InitTick+0xd0>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a50:	4b0c      	ldr	r3, [pc, #48]	@ (8001a84 <HAL_InitTick+0xd0>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001a56:	480b      	ldr	r0, [pc, #44]	@ (8001a84 <HAL_InitTick+0xd0>)
 8001a58:	f00c ff7c 	bl	800e954 <HAL_TIM_Base_Init>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d104      	bne.n	8001a6c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001a62:	4808      	ldr	r0, [pc, #32]	@ (8001a84 <HAL_InitTick+0xd0>)
 8001a64:	f00c ffd8 	bl	800ea18 <HAL_TIM_Base_Start_IT>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	e000      	b.n	8001a6e <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8001a6c:	2301      	movs	r3, #1
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3740      	adds	r7, #64	@ 0x40
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	24000008 	.word	0x24000008
 8001a7c:	58024400 	.word	0x58024400
 8001a80:	431bde83 	.word	0x431bde83
 8001a84:	2400036c 	.word	0x2400036c
 8001a88:	40001000 	.word	0x40001000

08001a8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a90:	bf00      	nop
 8001a92:	e7fd      	b.n	8001a90 <NMI_Handler+0x4>

08001a94 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a98:	bf00      	nop
 8001a9a:	e7fd      	b.n	8001a98 <HardFault_Handler+0x4>

08001a9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001aa0:	bf00      	nop
 8001aa2:	e7fd      	b.n	8001aa0 <MemManage_Handler+0x4>

08001aa4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001aa8:	bf00      	nop
 8001aaa:	e7fd      	b.n	8001aa8 <BusFault_Handler+0x4>

08001aac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ab0:	bf00      	nop
 8001ab2:	e7fd      	b.n	8001ab0 <UsageFault_Handler+0x4>

08001ab4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ab8:	bf00      	nop
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr
	...

08001ac4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001ac8:	4802      	ldr	r0, [pc, #8]	@ (8001ad4 <USART3_IRQHandler+0x10>)
 8001aca:	f00d fae9 	bl	800f0a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001ace:	bf00      	nop
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	240003bc 	.word	0x240003bc

08001ad8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001adc:	4802      	ldr	r0, [pc, #8]	@ (8001ae8 <TIM6_DAC_IRQHandler+0x10>)
 8001ade:	f00d f813 	bl	800eb08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001ae2:	bf00      	nop
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	2400036c 	.word	0x2400036c

08001aec <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dcmi);
 8001af0:	4802      	ldr	r0, [pc, #8]	@ (8001afc <DMA2_Stream0_IRQHandler+0x10>)
 8001af2:	f003 f8bd 	bl	8004c70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001af6:	bf00      	nop
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	24000150 	.word	0x24000150

08001b00 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001b04:	4802      	ldr	r0, [pc, #8]	@ (8001b10 <ETH_IRQHandler+0x10>)
 8001b06:	f005 feb1 	bl	800786c <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8001b0a:	bf00      	nop
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	240004e0 	.word	0x240004e0

08001b14 <DCMI_IRQHandler>:

/**
  * @brief This function handles DCMI global interrupt.
  */
void DCMI_IRQHandler(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DCMI_IRQn 0 */

  /* USER CODE END DCMI_IRQn 0 */
  HAL_DCMI_IRQHandler(&hdcmi);
 8001b18:	4802      	ldr	r0, [pc, #8]	@ (8001b24 <DCMI_IRQHandler+0x10>)
 8001b1a:	f001 fa6f 	bl	8002ffc <HAL_DCMI_IRQHandler>
  /* USER CODE BEGIN DCMI_IRQn 1 */

  /* USER CODE END DCMI_IRQn 1 */
}
 8001b1e:	bf00      	nop
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	24000100 	.word	0x24000100

08001b28 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8001b2c:	4802      	ldr	r0, [pc, #8]	@ (8001b38 <DMA2D_IRQHandler+0x10>)
 8001b2e:	f004 fc15 	bl	800635c <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8001b32:	bf00      	nop
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	240001c8 	.word	0x240001c8

08001b3c <JPEG_IRQHandler>:

/**
  * @brief This function handles JPEG global interrupt.
  */
void JPEG_IRQHandler(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN JPEG_IRQn 0 */

  /* USER CODE END JPEG_IRQn 0 */
  HAL_JPEG_IRQHandler(&hjpeg);
 8001b40:	4802      	ldr	r0, [pc, #8]	@ (8001b4c <JPEG_IRQHandler+0x10>)
 8001b42:	f007 fee0 	bl	8009906 <HAL_JPEG_IRQHandler>
  /* USER CODE BEGIN JPEG_IRQn 1 */

  /* USER CODE END JPEG_IRQn 1 */
}
 8001b46:	bf00      	nop
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	2400023c 	.word	0x2400023c

08001b50 <MDMA_IRQHandler>:

/**
  * @brief This function handles MDMA global interrupt.
  */
void MDMA_IRQHandler(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MDMA_IRQn 0 */

  /* USER CODE END MDMA_IRQn 0 */
  HAL_MDMA_IRQHandler(&hmdma_jpeg_infifo_nf);
 8001b54:	4803      	ldr	r0, [pc, #12]	@ (8001b64 <MDMA_IRQHandler+0x14>)
 8001b56:	f009 fe13 	bl	800b780 <HAL_MDMA_IRQHandler>
  HAL_MDMA_IRQHandler(&hmdma_jpeg_outfifo_ne);
 8001b5a:	4803      	ldr	r0, [pc, #12]	@ (8001b68 <MDMA_IRQHandler+0x18>)
 8001b5c:	f009 fe10 	bl	800b780 <HAL_MDMA_IRQHandler>
  /* USER CODE BEGIN MDMA_IRQn 1 */

  /* USER CODE END MDMA_IRQn 1 */
}
 8001b60:	bf00      	nop
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	24000294 	.word	0x24000294
 8001b68:	24000300 	.word	0x24000300

08001b6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b087      	sub	sp, #28
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b74:	4a14      	ldr	r2, [pc, #80]	@ (8001bc8 <_sbrk+0x5c>)
 8001b76:	4b15      	ldr	r3, [pc, #84]	@ (8001bcc <_sbrk+0x60>)
 8001b78:	1ad3      	subs	r3, r2, r3
 8001b7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b80:	4b13      	ldr	r3, [pc, #76]	@ (8001bd0 <_sbrk+0x64>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d102      	bne.n	8001b8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b88:	4b11      	ldr	r3, [pc, #68]	@ (8001bd0 <_sbrk+0x64>)
 8001b8a:	4a12      	ldr	r2, [pc, #72]	@ (8001bd4 <_sbrk+0x68>)
 8001b8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b8e:	4b10      	ldr	r3, [pc, #64]	@ (8001bd0 <_sbrk+0x64>)
 8001b90:	681a      	ldr	r2, [r3, #0]
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	4413      	add	r3, r2
 8001b96:	693a      	ldr	r2, [r7, #16]
 8001b98:	429a      	cmp	r2, r3
 8001b9a:	d205      	bcs.n	8001ba8 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8001b9c:	4b0e      	ldr	r3, [pc, #56]	@ (8001bd8 <_sbrk+0x6c>)
 8001b9e:	220c      	movs	r2, #12
 8001ba0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ba2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ba6:	e009      	b.n	8001bbc <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ba8:	4b09      	ldr	r3, [pc, #36]	@ (8001bd0 <_sbrk+0x64>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bae:	4b08      	ldr	r3, [pc, #32]	@ (8001bd0 <_sbrk+0x64>)
 8001bb0:	681a      	ldr	r2, [r3, #0]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	4413      	add	r3, r2
 8001bb6:	4a06      	ldr	r2, [pc, #24]	@ (8001bd0 <_sbrk+0x64>)
 8001bb8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bba:	68fb      	ldr	r3, [r7, #12]
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	371c      	adds	r7, #28
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr
 8001bc8:	20020000 	.word	0x20020000
 8001bcc:	00000800 	.word	0x00000800
 8001bd0:	240003b8 	.word	0x240003b8
 8001bd4:	20000000 	.word	0x20000000
 8001bd8:	2401477c 	.word	0x2401477c

08001bdc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001be0:	4b43      	ldr	r3, [pc, #268]	@ (8001cf0 <SystemInit+0x114>)
 8001be2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001be6:	4a42      	ldr	r2, [pc, #264]	@ (8001cf0 <SystemInit+0x114>)
 8001be8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001bf0:	4b40      	ldr	r3, [pc, #256]	@ (8001cf4 <SystemInit+0x118>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f003 030f 	and.w	r3, r3, #15
 8001bf8:	2b06      	cmp	r3, #6
 8001bfa:	d807      	bhi.n	8001c0c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001bfc:	4b3d      	ldr	r3, [pc, #244]	@ (8001cf4 <SystemInit+0x118>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f023 030f 	bic.w	r3, r3, #15
 8001c04:	4a3b      	ldr	r2, [pc, #236]	@ (8001cf4 <SystemInit+0x118>)
 8001c06:	f043 0307 	orr.w	r3, r3, #7
 8001c0a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001c0c:	4b3a      	ldr	r3, [pc, #232]	@ (8001cf8 <SystemInit+0x11c>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a39      	ldr	r2, [pc, #228]	@ (8001cf8 <SystemInit+0x11c>)
 8001c12:	f043 0301 	orr.w	r3, r3, #1
 8001c16:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001c18:	4b37      	ldr	r3, [pc, #220]	@ (8001cf8 <SystemInit+0x11c>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001c1e:	4b36      	ldr	r3, [pc, #216]	@ (8001cf8 <SystemInit+0x11c>)
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	4935      	ldr	r1, [pc, #212]	@ (8001cf8 <SystemInit+0x11c>)
 8001c24:	4b35      	ldr	r3, [pc, #212]	@ (8001cfc <SystemInit+0x120>)
 8001c26:	4013      	ands	r3, r2
 8001c28:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001c2a:	4b32      	ldr	r3, [pc, #200]	@ (8001cf4 <SystemInit+0x118>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f003 0308 	and.w	r3, r3, #8
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d007      	beq.n	8001c46 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001c36:	4b2f      	ldr	r3, [pc, #188]	@ (8001cf4 <SystemInit+0x118>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f023 030f 	bic.w	r3, r3, #15
 8001c3e:	4a2d      	ldr	r2, [pc, #180]	@ (8001cf4 <SystemInit+0x118>)
 8001c40:	f043 0307 	orr.w	r3, r3, #7
 8001c44:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001c46:	4b2c      	ldr	r3, [pc, #176]	@ (8001cf8 <SystemInit+0x11c>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001c4c:	4b2a      	ldr	r3, [pc, #168]	@ (8001cf8 <SystemInit+0x11c>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001c52:	4b29      	ldr	r3, [pc, #164]	@ (8001cf8 <SystemInit+0x11c>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001c58:	4b27      	ldr	r3, [pc, #156]	@ (8001cf8 <SystemInit+0x11c>)
 8001c5a:	4a29      	ldr	r2, [pc, #164]	@ (8001d00 <SystemInit+0x124>)
 8001c5c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001c5e:	4b26      	ldr	r3, [pc, #152]	@ (8001cf8 <SystemInit+0x11c>)
 8001c60:	4a28      	ldr	r2, [pc, #160]	@ (8001d04 <SystemInit+0x128>)
 8001c62:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001c64:	4b24      	ldr	r3, [pc, #144]	@ (8001cf8 <SystemInit+0x11c>)
 8001c66:	4a28      	ldr	r2, [pc, #160]	@ (8001d08 <SystemInit+0x12c>)
 8001c68:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001c6a:	4b23      	ldr	r3, [pc, #140]	@ (8001cf8 <SystemInit+0x11c>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001c70:	4b21      	ldr	r3, [pc, #132]	@ (8001cf8 <SystemInit+0x11c>)
 8001c72:	4a25      	ldr	r2, [pc, #148]	@ (8001d08 <SystemInit+0x12c>)
 8001c74:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001c76:	4b20      	ldr	r3, [pc, #128]	@ (8001cf8 <SystemInit+0x11c>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001c7c:	4b1e      	ldr	r3, [pc, #120]	@ (8001cf8 <SystemInit+0x11c>)
 8001c7e:	4a22      	ldr	r2, [pc, #136]	@ (8001d08 <SystemInit+0x12c>)
 8001c80:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001c82:	4b1d      	ldr	r3, [pc, #116]	@ (8001cf8 <SystemInit+0x11c>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001c88:	4b1b      	ldr	r3, [pc, #108]	@ (8001cf8 <SystemInit+0x11c>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a1a      	ldr	r2, [pc, #104]	@ (8001cf8 <SystemInit+0x11c>)
 8001c8e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c92:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001c94:	4b18      	ldr	r3, [pc, #96]	@ (8001cf8 <SystemInit+0x11c>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001c9a:	4b1c      	ldr	r3, [pc, #112]	@ (8001d0c <SystemInit+0x130>)
 8001c9c:	681a      	ldr	r2, [r3, #0]
 8001c9e:	4b1c      	ldr	r3, [pc, #112]	@ (8001d10 <SystemInit+0x134>)
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001ca6:	d202      	bcs.n	8001cae <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001ca8:	4b1a      	ldr	r3, [pc, #104]	@ (8001d14 <SystemInit+0x138>)
 8001caa:	2201      	movs	r2, #1
 8001cac:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001cae:	4b12      	ldr	r3, [pc, #72]	@ (8001cf8 <SystemInit+0x11c>)
 8001cb0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001cb4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d113      	bne.n	8001ce4 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001cbc:	4b0e      	ldr	r3, [pc, #56]	@ (8001cf8 <SystemInit+0x11c>)
 8001cbe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001cc2:	4a0d      	ldr	r2, [pc, #52]	@ (8001cf8 <SystemInit+0x11c>)
 8001cc4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001cc8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001ccc:	4b12      	ldr	r3, [pc, #72]	@ (8001d18 <SystemInit+0x13c>)
 8001cce:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001cd2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001cd4:	4b08      	ldr	r3, [pc, #32]	@ (8001cf8 <SystemInit+0x11c>)
 8001cd6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001cda:	4a07      	ldr	r2, [pc, #28]	@ (8001cf8 <SystemInit+0x11c>)
 8001cdc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001ce0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001ce4:	bf00      	nop
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop
 8001cf0:	e000ed00 	.word	0xe000ed00
 8001cf4:	52002000 	.word	0x52002000
 8001cf8:	58024400 	.word	0x58024400
 8001cfc:	eaf6ed7f 	.word	0xeaf6ed7f
 8001d00:	02020200 	.word	0x02020200
 8001d04:	01ff0000 	.word	0x01ff0000
 8001d08:	01010280 	.word	0x01010280
 8001d0c:	5c001000 	.word	0x5c001000
 8001d10:	ffff0000 	.word	0xffff0000
 8001d14:	51008108 	.word	0x51008108
 8001d18:	52004000 	.word	0x52004000

08001d1c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001d20:	4b09      	ldr	r3, [pc, #36]	@ (8001d48 <ExitRun0Mode+0x2c>)
 8001d22:	68db      	ldr	r3, [r3, #12]
 8001d24:	4a08      	ldr	r2, [pc, #32]	@ (8001d48 <ExitRun0Mode+0x2c>)
 8001d26:	f043 0302 	orr.w	r3, r3, #2
 8001d2a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001d2c:	bf00      	nop
 8001d2e:	4b06      	ldr	r3, [pc, #24]	@ (8001d48 <ExitRun0Mode+0x2c>)
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d0f9      	beq.n	8001d2e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001d3a:	bf00      	nop
 8001d3c:	bf00      	nop
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr
 8001d46:	bf00      	nop
 8001d48:	58024800 	.word	0x58024800

08001d4c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001d50:	4b22      	ldr	r3, [pc, #136]	@ (8001ddc <MX_USART3_UART_Init+0x90>)
 8001d52:	4a23      	ldr	r2, [pc, #140]	@ (8001de0 <MX_USART3_UART_Init+0x94>)
 8001d54:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 921600;
 8001d56:	4b21      	ldr	r3, [pc, #132]	@ (8001ddc <MX_USART3_UART_Init+0x90>)
 8001d58:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8001d5c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001d5e:	4b1f      	ldr	r3, [pc, #124]	@ (8001ddc <MX_USART3_UART_Init+0x90>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001d64:	4b1d      	ldr	r3, [pc, #116]	@ (8001ddc <MX_USART3_UART_Init+0x90>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001d6a:	4b1c      	ldr	r3, [pc, #112]	@ (8001ddc <MX_USART3_UART_Init+0x90>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001d70:	4b1a      	ldr	r3, [pc, #104]	@ (8001ddc <MX_USART3_UART_Init+0x90>)
 8001d72:	220c      	movs	r2, #12
 8001d74:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d76:	4b19      	ldr	r3, [pc, #100]	@ (8001ddc <MX_USART3_UART_Init+0x90>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d7c:	4b17      	ldr	r3, [pc, #92]	@ (8001ddc <MX_USART3_UART_Init+0x90>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d82:	4b16      	ldr	r3, [pc, #88]	@ (8001ddc <MX_USART3_UART_Init+0x90>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001d88:	4b14      	ldr	r3, [pc, #80]	@ (8001ddc <MX_USART3_UART_Init+0x90>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d8e:	4b13      	ldr	r3, [pc, #76]	@ (8001ddc <MX_USART3_UART_Init+0x90>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001d94:	4811      	ldr	r0, [pc, #68]	@ (8001ddc <MX_USART3_UART_Init+0x90>)
 8001d96:	f00d f8a5 	bl	800eee4 <HAL_UART_Init>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d001      	beq.n	8001da4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001da0:	f7ff fdc4 	bl	800192c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001da4:	2100      	movs	r1, #0
 8001da6:	480d      	ldr	r0, [pc, #52]	@ (8001ddc <MX_USART3_UART_Init+0x90>)
 8001da8:	f00e fd8c 	bl	80108c4 <HAL_UARTEx_SetTxFifoThreshold>
 8001dac:	4603      	mov	r3, r0
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d001      	beq.n	8001db6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001db2:	f7ff fdbb 	bl	800192c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001db6:	2100      	movs	r1, #0
 8001db8:	4808      	ldr	r0, [pc, #32]	@ (8001ddc <MX_USART3_UART_Init+0x90>)
 8001dba:	f00e fdc1 	bl	8010940 <HAL_UARTEx_SetRxFifoThreshold>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d001      	beq.n	8001dc8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001dc4:	f7ff fdb2 	bl	800192c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001dc8:	4804      	ldr	r0, [pc, #16]	@ (8001ddc <MX_USART3_UART_Init+0x90>)
 8001dca:	f00e fd42 	bl	8010852 <HAL_UARTEx_DisableFifoMode>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d001      	beq.n	8001dd8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001dd4:	f7ff fdaa 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001dd8:	bf00      	nop
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	240003bc 	.word	0x240003bc
 8001de0:	40004800 	.word	0x40004800

08001de4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b0ba      	sub	sp, #232	@ 0xe8
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dec:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001df0:	2200      	movs	r2, #0
 8001df2:	601a      	str	r2, [r3, #0]
 8001df4:	605a      	str	r2, [r3, #4]
 8001df6:	609a      	str	r2, [r3, #8]
 8001df8:	60da      	str	r2, [r3, #12]
 8001dfa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001dfc:	f107 0310 	add.w	r3, r7, #16
 8001e00:	22c0      	movs	r2, #192	@ 0xc0
 8001e02:	2100      	movs	r1, #0
 8001e04:	4618      	mov	r0, r3
 8001e06:	f01d fdc9 	bl	801f99c <memset>
  if(uartHandle->Instance==USART3)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	4a2b      	ldr	r2, [pc, #172]	@ (8001ebc <HAL_UART_MspInit+0xd8>)
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d14e      	bne.n	8001eb2 <HAL_UART_MspInit+0xce>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001e14:	f04f 0202 	mov.w	r2, #2
 8001e18:	f04f 0300 	mov.w	r3, #0
 8001e1c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001e20:	2300      	movs	r3, #0
 8001e22:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e26:	f107 0310 	add.w	r3, r7, #16
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f00a ff66 	bl	800ccfc <HAL_RCCEx_PeriphCLKConfig>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d001      	beq.n	8001e3a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001e36:	f7ff fd79 	bl	800192c <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001e3a:	4b21      	ldr	r3, [pc, #132]	@ (8001ec0 <HAL_UART_MspInit+0xdc>)
 8001e3c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e40:	4a1f      	ldr	r2, [pc, #124]	@ (8001ec0 <HAL_UART_MspInit+0xdc>)
 8001e42:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e46:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001e4a:	4b1d      	ldr	r3, [pc, #116]	@ (8001ec0 <HAL_UART_MspInit+0xdc>)
 8001e4c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e50:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e54:	60fb      	str	r3, [r7, #12]
 8001e56:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e58:	4b19      	ldr	r3, [pc, #100]	@ (8001ec0 <HAL_UART_MspInit+0xdc>)
 8001e5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e5e:	4a18      	ldr	r2, [pc, #96]	@ (8001ec0 <HAL_UART_MspInit+0xdc>)
 8001e60:	f043 0308 	orr.w	r3, r3, #8
 8001e64:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e68:	4b15      	ldr	r3, [pc, #84]	@ (8001ec0 <HAL_UART_MspInit+0xdc>)
 8001e6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e6e:	f003 0308 	and.w	r3, r3, #8
 8001e72:	60bb      	str	r3, [r7, #8]
 8001e74:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001e76:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001e7a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e7e:	2302      	movs	r3, #2
 8001e80:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e84:	2300      	movs	r3, #0
 8001e86:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001e90:	2307      	movs	r3, #7
 8001e92:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e96:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	4809      	ldr	r0, [pc, #36]	@ (8001ec4 <HAL_UART_MspInit+0xe0>)
 8001e9e:	f006 fe79 	bl	8008b94 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 10, 0);
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	210a      	movs	r1, #10
 8001ea6:	2027      	movs	r0, #39	@ 0x27
 8001ea8:	f000 fdb4 	bl	8002a14 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001eac:	2027      	movs	r0, #39	@ 0x27
 8001eae:	f000 fdcb 	bl	8002a48 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001eb2:	bf00      	nop
 8001eb4:	37e8      	adds	r7, #232	@ 0xe8
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	40004800 	.word	0x40004800
 8001ec0:	58024400 	.word	0x58024400
 8001ec4:	58020c00 	.word	0x58020c00

08001ec8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001ec8:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001f04 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001ecc:	f7ff ff26 	bl	8001d1c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001ed0:	f7ff fe84 	bl	8001bdc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ed4:	480c      	ldr	r0, [pc, #48]	@ (8001f08 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ed6:	490d      	ldr	r1, [pc, #52]	@ (8001f0c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ed8:	4a0d      	ldr	r2, [pc, #52]	@ (8001f10 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001eda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001edc:	e002      	b.n	8001ee4 <LoopCopyDataInit>

08001ede <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ede:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ee0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ee2:	3304      	adds	r3, #4

08001ee4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ee4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ee6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ee8:	d3f9      	bcc.n	8001ede <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001eea:	4a0a      	ldr	r2, [pc, #40]	@ (8001f14 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001eec:	4c0a      	ldr	r4, [pc, #40]	@ (8001f18 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001eee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ef0:	e001      	b.n	8001ef6 <LoopFillZerobss>

08001ef2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ef2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ef4:	3204      	adds	r2, #4

08001ef6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ef6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ef8:	d3fb      	bcc.n	8001ef2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001efa:	f01d fe0b 	bl	801fb14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001efe:	f7ff fb9d 	bl	800163c <main>
  bx  lr
 8001f02:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f04:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f08:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001f0c:	24000094 	.word	0x24000094
  ldr r2, =_sidata
 8001f10:	08023c60 	.word	0x08023c60
  ldr r2, =_sbss
 8001f14:	24000094 	.word	0x24000094
  ldr r4, =_ebss
 8001f18:	24014784 	.word	0x24014784

08001f1c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f1c:	e7fe      	b.n	8001f1c <ADC3_IRQHandler>

08001f1e <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8001f1e:	b480      	push	{r7}
 8001f20:	b083      	sub	sp, #12
 8001f22:	af00      	add	r7, sp, #0
 8001f24:	6078      	str	r0, [r7, #4]
 8001f26:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d00b      	beq.n	8001f46 <LAN8742_RegisterBusIO+0x28>
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	68db      	ldr	r3, [r3, #12]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d007      	beq.n	8001f46 <LAN8742_RegisterBusIO+0x28>
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	689b      	ldr	r3, [r3, #8]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d003      	beq.n	8001f46 <LAN8742_RegisterBusIO+0x28>
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	691b      	ldr	r3, [r3, #16]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d102      	bne.n	8001f4c <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 8001f46:	f04f 33ff 	mov.w	r3, #4294967295
 8001f4a:	e014      	b.n	8001f76 <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	685a      	ldr	r2, [r3, #4]
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	68da      	ldr	r2, [r3, #12]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	689a      	ldr	r2, [r3, #8]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	691a      	ldr	r2, [r3, #16]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 8001f74:	2300      	movs	r3, #0
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	370c      	adds	r7, #12
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr

08001f82 <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8001f82:	b580      	push	{r7, lr}
 8001f84:	b086      	sub	sp, #24
 8001f86:	af00      	add	r7, sp, #0
 8001f88:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	60fb      	str	r3, [r7, #12]
 8001f8e:	2300      	movs	r3, #0
 8001f90:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 8001f92:	2300      	movs	r3, #0
 8001f94:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d139      	bne.n	8002012 <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d002      	beq.n	8001fac <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	689b      	ldr	r3, [r3, #8]
 8001faa:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2220      	movs	r2, #32
 8001fb0:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	617b      	str	r3, [r7, #20]
 8001fb6:	e01c      	b.n	8001ff2 <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	695b      	ldr	r3, [r3, #20]
 8001fbc:	f107 020c 	add.w	r2, r7, #12
 8001fc0:	2112      	movs	r1, #18
 8001fc2:	6978      	ldr	r0, [r7, #20]
 8001fc4:	4798      	blx	r3
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	da03      	bge.n	8001fd4 <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 8001fcc:	f06f 0304 	mvn.w	r3, #4
 8001fd0:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 8001fd2:	e00b      	b.n	8001fec <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	f003 031f 	and.w	r3, r3, #31
 8001fda:	697a      	ldr	r2, [r7, #20]
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d105      	bne.n	8001fec <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	697a      	ldr	r2, [r7, #20]
 8001fe4:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	613b      	str	r3, [r7, #16]
         break;
 8001fea:	e005      	b.n	8001ff8 <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	3301      	adds	r3, #1
 8001ff0:	617b      	str	r3, [r7, #20]
 8001ff2:	697b      	ldr	r3, [r7, #20]
 8001ff4:	2b1f      	cmp	r3, #31
 8001ff6:	d9df      	bls.n	8001fb8 <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	2b1f      	cmp	r3, #31
 8001ffe:	d902      	bls.n	8002006 <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8002000:	f06f 0302 	mvn.w	r3, #2
 8002004:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d102      	bne.n	8002012 <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2201      	movs	r2, #1
 8002010:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 8002012:	693b      	ldr	r3, [r7, #16]
 }
 8002014:	4618      	mov	r0, r3
 8002016:	3718      	adds	r7, #24
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}

0800201c <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b084      	sub	sp, #16
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 8002024:	2300      	movs	r3, #0
 8002026:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	695b      	ldr	r3, [r3, #20]
 800202c:	687a      	ldr	r2, [r7, #4]
 800202e:	6810      	ldr	r0, [r2, #0]
 8002030:	f107 020c 	add.w	r2, r7, #12
 8002034:	2101      	movs	r1, #1
 8002036:	4798      	blx	r3
 8002038:	4603      	mov	r3, r0
 800203a:	2b00      	cmp	r3, #0
 800203c:	da02      	bge.n	8002044 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 800203e:	f06f 0304 	mvn.w	r3, #4
 8002042:	e06e      	b.n	8002122 <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	695b      	ldr	r3, [r3, #20]
 8002048:	687a      	ldr	r2, [r7, #4]
 800204a:	6810      	ldr	r0, [r2, #0]
 800204c:	f107 020c 	add.w	r2, r7, #12
 8002050:	2101      	movs	r1, #1
 8002052:	4798      	blx	r3
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	da02      	bge.n	8002060 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 800205a:	f06f 0304 	mvn.w	r3, #4
 800205e:	e060      	b.n	8002122 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	f003 0304 	and.w	r3, r3, #4
 8002066:	2b00      	cmp	r3, #0
 8002068:	d101      	bne.n	800206e <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 800206a:	2301      	movs	r3, #1
 800206c:	e059      	b.n	8002122 <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	695b      	ldr	r3, [r3, #20]
 8002072:	687a      	ldr	r2, [r7, #4]
 8002074:	6810      	ldr	r0, [r2, #0]
 8002076:	f107 020c 	add.w	r2, r7, #12
 800207a:	2100      	movs	r1, #0
 800207c:	4798      	blx	r3
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	da02      	bge.n	800208a <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8002084:	f06f 0304 	mvn.w	r3, #4
 8002088:	e04b      	b.n	8002122 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002090:	2b00      	cmp	r3, #0
 8002092:	d11b      	bne.n	80020cc <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800209a:	2b00      	cmp	r3, #0
 800209c:	d006      	beq.n	80020ac <LAN8742_GetLinkState+0x90>
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d001      	beq.n	80020ac <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 80020a8:	2302      	movs	r3, #2
 80020aa:	e03a      	b.n	8002122 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d001      	beq.n	80020ba <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 80020b6:	2303      	movs	r3, #3
 80020b8:	e033      	b.n	8002122 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d001      	beq.n	80020c8 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80020c4:	2304      	movs	r3, #4
 80020c6:	e02c      	b.n	8002122 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 80020c8:	2305      	movs	r3, #5
 80020ca:	e02a      	b.n	8002122 <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	695b      	ldr	r3, [r3, #20]
 80020d0:	687a      	ldr	r2, [r7, #4]
 80020d2:	6810      	ldr	r0, [r2, #0]
 80020d4:	f107 020c 	add.w	r2, r7, #12
 80020d8:	211f      	movs	r1, #31
 80020da:	4798      	blx	r3
 80020dc:	4603      	mov	r3, r0
 80020de:	2b00      	cmp	r3, #0
 80020e0:	da02      	bge.n	80020e8 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 80020e2:	f06f 0304 	mvn.w	r3, #4
 80020e6:	e01c      	b.n	8002122 <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d101      	bne.n	80020f6 <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 80020f2:	2306      	movs	r3, #6
 80020f4:	e015      	b.n	8002122 <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	f003 031c 	and.w	r3, r3, #28
 80020fc:	2b18      	cmp	r3, #24
 80020fe:	d101      	bne.n	8002104 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8002100:	2302      	movs	r3, #2
 8002102:	e00e      	b.n	8002122 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	f003 031c 	and.w	r3, r3, #28
 800210a:	2b08      	cmp	r3, #8
 800210c:	d101      	bne.n	8002112 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 800210e:	2303      	movs	r3, #3
 8002110:	e007      	b.n	8002122 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	f003 031c 	and.w	r3, r3, #28
 8002118:	2b14      	cmp	r3, #20
 800211a:	d101      	bne.n	8002120 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 800211c:	2304      	movs	r3, #4
 800211e:	e000      	b.n	8002122 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8002120:	2305      	movs	r3, #5
    }
  }
}
 8002122:	4618      	mov	r0, r3
 8002124:	3710      	adds	r7, #16
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}

0800212a <atk_mc5640_write_reg>:
 * @param       reg: 寄存器地址
 *              dat: 待写入的值
 * @retval      无
 */
void atk_mc5640_write_reg(uint16_t reg, uint8_t dat)
{
 800212a:	b580      	push	{r7, lr}
 800212c:	b082      	sub	sp, #8
 800212e:	af00      	add	r7, sp, #0
 8002130:	4603      	mov	r3, r0
 8002132:	460a      	mov	r2, r1
 8002134:	80fb      	strh	r3, [r7, #6]
 8002136:	4613      	mov	r3, r2
 8002138:	717b      	strb	r3, [r7, #5]
    SCCB_Start();
 800213a:	f000 fa1f 	bl	800257c <SCCB_Start>
    SCCB_WriteByte(ATK_MC5640_SCCB_ADDR); // 写设备地址
 800213e:	2078      	movs	r0, #120	@ 0x78
 8002140:	f000 fa7a 	bl	8002638 <SCCB_WriteByte>
    SCCB_WriteByte(reg >> 8);             // 写寄存器高8位
 8002144:	88fb      	ldrh	r3, [r7, #6]
 8002146:	0a1b      	lsrs	r3, r3, #8
 8002148:	b29b      	uxth	r3, r3
 800214a:	b2db      	uxtb	r3, r3
 800214c:	4618      	mov	r0, r3
 800214e:	f000 fa73 	bl	8002638 <SCCB_WriteByte>
    SCCB_WriteByte(reg & 0xFF);           // 写寄存器低8位
 8002152:	88fb      	ldrh	r3, [r7, #6]
 8002154:	b2db      	uxtb	r3, r3
 8002156:	4618      	mov	r0, r3
 8002158:	f000 fa6e 	bl	8002638 <SCCB_WriteByte>
    SCCB_WriteByte(dat);                  // 写数据
 800215c:	797b      	ldrb	r3, [r7, #5]
 800215e:	4618      	mov	r0, r3
 8002160:	f000 fa6a 	bl	8002638 <SCCB_WriteByte>
    SCCB_Stop();
 8002164:	f000 fa2c 	bl	80025c0 <SCCB_Stop>
}
 8002168:	bf00      	nop
 800216a:	3708      	adds	r7, #8
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}

08002170 <atk_mc5640_read_reg>:

// 读寄存器
uint8_t atk_mc5640_read_reg(uint16_t reg)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b084      	sub	sp, #16
 8002174:	af00      	add	r7, sp, #0
 8002176:	4603      	mov	r3, r0
 8002178:	80fb      	strh	r3, [r7, #6]
    uint8_t dat;

    SCCB_Start();
 800217a:	f000 f9ff 	bl	800257c <SCCB_Start>
    SCCB_WriteByte(ATK_MC5640_SCCB_ADDR);
 800217e:	2078      	movs	r0, #120	@ 0x78
 8002180:	f000 fa5a 	bl	8002638 <SCCB_WriteByte>
    SCCB_WriteByte(reg >> 8);
 8002184:	88fb      	ldrh	r3, [r7, #6]
 8002186:	0a1b      	lsrs	r3, r3, #8
 8002188:	b29b      	uxth	r3, r3
 800218a:	b2db      	uxtb	r3, r3
 800218c:	4618      	mov	r0, r3
 800218e:	f000 fa53 	bl	8002638 <SCCB_WriteByte>
    SCCB_WriteByte(reg & 0xFF);
 8002192:	88fb      	ldrh	r3, [r7, #6]
 8002194:	b2db      	uxtb	r3, r3
 8002196:	4618      	mov	r0, r3
 8002198:	f000 fa4e 	bl	8002638 <SCCB_WriteByte>
    SCCB_Stop();
 800219c:	f000 fa10 	bl	80025c0 <SCCB_Stop>

    SCCB_Start();
 80021a0:	f000 f9ec 	bl	800257c <SCCB_Start>
    SCCB_WriteByte(ATK_MC5640_SCCB_ADDR | 0x01); // 读设备地址
 80021a4:	2079      	movs	r0, #121	@ 0x79
 80021a6:	f000 fa47 	bl	8002638 <SCCB_WriteByte>
    dat = SCCB_ReadByte();
 80021aa:	f000 fa7f 	bl	80026ac <SCCB_ReadByte>
 80021ae:	4603      	mov	r3, r0
 80021b0:	73fb      	strb	r3, [r7, #15]
    SCCB_No_Ack(); // 发送 NACK
 80021b2:	f000 fa23 	bl	80025fc <SCCB_No_Ack>
    SCCB_Stop();
 80021b6:	f000 fa03 	bl	80025c0 <SCCB_Stop>

    return dat;
 80021ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80021bc:	4618      	mov	r0, r3
 80021be:	3710      	adds	r7, #16
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}

080021c4 <atk_mc5640_get_output_size>:
 * @brief       获取ATK-MC5640模块输出图像尺寸
 * @param       无
 * @retval      无
 */
static void atk_mc5640_get_output_size(void)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b082      	sub	sp, #8
 80021c8:	af00      	add	r7, sp, #0
    uint8_t reg380A;
    uint8_t reg380B;
    uint16_t x_output_size;
    uint16_t y_output_size;
    
    HAL_Delay(10);
 80021ca:	200a      	movs	r0, #10
 80021cc:	f000 fb02 	bl	80027d4 <HAL_Delay>
    
    reg3808 = atk_mc5640_read_reg(0x3808);
 80021d0:	f643 0008 	movw	r0, #14344	@ 0x3808
 80021d4:	f7ff ffcc 	bl	8002170 <atk_mc5640_read_reg>
 80021d8:	4603      	mov	r3, r0
 80021da:	71fb      	strb	r3, [r7, #7]
    reg3809 = atk_mc5640_read_reg(0x3809);
 80021dc:	f643 0009 	movw	r0, #14345	@ 0x3809
 80021e0:	f7ff ffc6 	bl	8002170 <atk_mc5640_read_reg>
 80021e4:	4603      	mov	r3, r0
 80021e6:	71bb      	strb	r3, [r7, #6]
    reg380A = atk_mc5640_read_reg(0x380A);
 80021e8:	f643 000a 	movw	r0, #14346	@ 0x380a
 80021ec:	f7ff ffc0 	bl	8002170 <atk_mc5640_read_reg>
 80021f0:	4603      	mov	r3, r0
 80021f2:	717b      	strb	r3, [r7, #5]
    reg380B = atk_mc5640_read_reg(0x380B);
 80021f4:	f643 000b 	movw	r0, #14347	@ 0x380b
 80021f8:	f7ff ffba 	bl	8002170 <atk_mc5640_read_reg>
 80021fc:	4603      	mov	r3, r0
 80021fe:	713b      	strb	r3, [r7, #4]
    
    x_output_size = (uint16_t)((reg3808 & 0x0F) << 8) | reg3809;
 8002200:	79fb      	ldrb	r3, [r7, #7]
 8002202:	b21b      	sxth	r3, r3
 8002204:	021b      	lsls	r3, r3, #8
 8002206:	b21b      	sxth	r3, r3
 8002208:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800220c:	b21a      	sxth	r2, r3
 800220e:	79bb      	ldrb	r3, [r7, #6]
 8002210:	b21b      	sxth	r3, r3
 8002212:	4313      	orrs	r3, r2
 8002214:	b21b      	sxth	r3, r3
 8002216:	807b      	strh	r3, [r7, #2]
    y_output_size = (uint16_t)((reg380A & 0x07) << 8) | reg380B;
 8002218:	797b      	ldrb	r3, [r7, #5]
 800221a:	b21b      	sxth	r3, r3
 800221c:	021b      	lsls	r3, r3, #8
 800221e:	b21b      	sxth	r3, r3
 8002220:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002224:	b21a      	sxth	r2, r3
 8002226:	793b      	ldrb	r3, [r7, #4]
 8002228:	b21b      	sxth	r3, r3
 800222a:	4313      	orrs	r3, r2
 800222c:	b21b      	sxth	r3, r3
 800222e:	803b      	strh	r3, [r7, #0]
    
    g_atk_mc5640_sta.output.width = x_output_size;
 8002230:	4a04      	ldr	r2, [pc, #16]	@ (8002244 <atk_mc5640_get_output_size+0x80>)
 8002232:	887b      	ldrh	r3, [r7, #2]
 8002234:	8113      	strh	r3, [r2, #8]
    g_atk_mc5640_sta.output.height = y_output_size;
 8002236:	4a03      	ldr	r2, [pc, #12]	@ (8002244 <atk_mc5640_get_output_size+0x80>)
 8002238:	883b      	ldrh	r3, [r7, #0]
 800223a:	8153      	strh	r3, [r2, #10]
}
 800223c:	bf00      	nop
 800223e:	3708      	adds	r7, #8
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}
 8002244:	24000450 	.word	0x24000450

08002248 <atk_mc5640_hw_init>:
 * @brief       ATK-MC5640模块硬件初始化
 * @note        GPIO的时钟使能和模式配置已在 main.c 的 MX_GPIO_Init() 中完成
 *              这里只需要进行电平控制序列
 */
static void atk_mc5640_hw_init(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CAMERA_PWDN_GPIO_Port, CAMERA_PWDN_Pin, GPIO_PIN_RESET);
 800224c:	2200      	movs	r2, #0
 800224e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002252:	480c      	ldr	r0, [pc, #48]	@ (8002284 <atk_mc5640_hw_init+0x3c>)
 8002254:	f006 ff70 	bl	8009138 <HAL_GPIO_WritePin>
    HAL_Delay(20);
 8002258:	2014      	movs	r0, #20
 800225a:	f000 fabb 	bl	80027d4 <HAL_Delay>

    HAL_GPIO_WritePin(CAMERA_RST_GPIO_Port, CAMERA_RST_Pin, GPIO_PIN_RESET);
 800225e:	2200      	movs	r2, #0
 8002260:	2104      	movs	r1, #4
 8002262:	4808      	ldr	r0, [pc, #32]	@ (8002284 <atk_mc5640_hw_init+0x3c>)
 8002264:	f006 ff68 	bl	8009138 <HAL_GPIO_WritePin>
    HAL_Delay(20);
 8002268:	2014      	movs	r0, #20
 800226a:	f000 fab3 	bl	80027d4 <HAL_Delay>
    HAL_GPIO_WritePin(CAMERA_RST_GPIO_Port, CAMERA_RST_Pin, GPIO_PIN_SET);
 800226e:	2201      	movs	r2, #1
 8002270:	2104      	movs	r1, #4
 8002272:	4804      	ldr	r0, [pc, #16]	@ (8002284 <atk_mc5640_hw_init+0x3c>)
 8002274:	f006 ff60 	bl	8009138 <HAL_GPIO_WritePin>
    HAL_Delay(20);
 8002278:	2014      	movs	r0, #20
 800227a:	f000 faab 	bl	80027d4 <HAL_Delay>
}
 800227e:	bf00      	nop
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	58021400 	.word	0x58021400

08002288 <atk_mc5640_get_chip_id>:
 * @brief       获取ATK-MC5640模块芯片ID
 * @param       无
 * @retval      芯片ID
 */
static uint16_t atk_mc5640_get_chip_id(void)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b082      	sub	sp, #8
 800228c:	af00      	add	r7, sp, #0
    uint16_t chip_id;
    
    chip_id = atk_mc5640_read_reg(0x300A) << 8;
 800228e:	f243 000a 	movw	r0, #12298	@ 0x300a
 8002292:	f7ff ff6d 	bl	8002170 <atk_mc5640_read_reg>
 8002296:	4603      	mov	r3, r0
 8002298:	021b      	lsls	r3, r3, #8
 800229a:	80fb      	strh	r3, [r7, #6]
    chip_id |= atk_mc5640_read_reg(0x300B);
 800229c:	f243 000b 	movw	r0, #12299	@ 0x300b
 80022a0:	f7ff ff66 	bl	8002170 <atk_mc5640_read_reg>
 80022a4:	4603      	mov	r3, r0
 80022a6:	461a      	mov	r2, r3
 80022a8:	88fb      	ldrh	r3, [r7, #6]
 80022aa:	4313      	orrs	r3, r2
 80022ac:	80fb      	strh	r3, [r7, #6]
    
    return chip_id;
 80022ae:	88fb      	ldrh	r3, [r7, #6]
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	3708      	adds	r7, #8
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}

080022b8 <atk_mc5640_init_reg>:
 * @brief       初始化ATK-MC5640寄存器配置
 * @param       无
 * @retval      无
 */
static void atk_mc5640_init_reg(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b082      	sub	sp, #8
 80022bc:	af00      	add	r7, sp, #0
    uint32_t cfg_index;
    
    for (cfg_index=0; cfg_index<sizeof(atk_mc5640_init_cfg)/sizeof(atk_mc5640_init_cfg[0]); cfg_index++)
 80022be:	2300      	movs	r3, #0
 80022c0:	607b      	str	r3, [r7, #4]
 80022c2:	e00f      	b.n	80022e4 <atk_mc5640_init_reg+0x2c>
    {
        atk_mc5640_write_reg(atk_mc5640_init_cfg[cfg_index].reg, atk_mc5640_init_cfg[cfg_index].dat);
 80022c4:	4a0b      	ldr	r2, [pc, #44]	@ (80022f4 <atk_mc5640_init_reg+0x3c>)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 80022cc:	4909      	ldr	r1, [pc, #36]	@ (80022f4 <atk_mc5640_init_reg+0x3c>)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	009b      	lsls	r3, r3, #2
 80022d2:	440b      	add	r3, r1
 80022d4:	789b      	ldrb	r3, [r3, #2]
 80022d6:	4619      	mov	r1, r3
 80022d8:	4610      	mov	r0, r2
 80022da:	f7ff ff26 	bl	800212a <atk_mc5640_write_reg>
    for (cfg_index=0; cfg_index<sizeof(atk_mc5640_init_cfg)/sizeof(atk_mc5640_init_cfg[0]); cfg_index++)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	3301      	adds	r3, #1
 80022e2:	607b      	str	r3, [r7, #4]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2bce      	cmp	r3, #206	@ 0xce
 80022e8:	d9ec      	bls.n	80022c4 <atk_mc5640_init_reg+0xc>
    }
}
 80022ea:	bf00      	nop
 80022ec:	bf00      	nop
 80022ee:	3708      	adds	r7, #8
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	08023320 	.word	0x08023320

080022f8 <atk_mc5640_init>:
 * @param       无
 * @retval      ATK_MC5640_EOK   : ATK-MC5640模块初始化成功
 *              ATK_MC5640_ERROR : 通讯出错，ATK-MC5640模块初始化失败
 */
uint8_t atk_mc5640_init(void)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af00      	add	r7, sp, #0
    uint16_t chip_id;
    SCCB_Init();
 80022fe:	f000 f927 	bl	8002550 <SCCB_Init>
    atk_mc5640_hw_init();
 8002302:	f7ff ffa1 	bl	8002248 <atk_mc5640_hw_init>
    chip_id = atk_mc5640_get_chip_id();
 8002306:	f7ff ffbf 	bl	8002288 <atk_mc5640_get_chip_id>
 800230a:	4603      	mov	r3, r0
 800230c:	80fb      	strh	r3, [r7, #6]
    
    if (chip_id != ATK_MC5640_CHIP_ID)
 800230e:	88fb      	ldrh	r3, [r7, #6]
 8002310:	f245 6240 	movw	r2, #22080	@ 0x5640
 8002314:	4293      	cmp	r3, r2
 8002316:	d006      	beq.n	8002326 <atk_mc5640_init+0x2e>
    {
        printf("[Error] ID Mismatch! Read: 0x%04X\r\n", chip_id);
 8002318:	88fb      	ldrh	r3, [r7, #6]
 800231a:	4619      	mov	r1, r3
 800231c:	480d      	ldr	r0, [pc, #52]	@ (8002354 <atk_mc5640_init+0x5c>)
 800231e:	f01d f9e5 	bl	801f6ec <iprintf>
        return ATK_MC5640_ERROR;
 8002322:	2301      	movs	r3, #1
 8002324:	e011      	b.n	800234a <atk_mc5640_init+0x52>
    }
    
    printf("[Info] OV5640 ID: 0x%04X\r\n", chip_id);
 8002326:	88fb      	ldrh	r3, [r7, #6]
 8002328:	4619      	mov	r1, r3
 800232a:	480b      	ldr	r0, [pc, #44]	@ (8002358 <atk_mc5640_init+0x60>)
 800232c:	f01d f9de 	bl	801f6ec <iprintf>
    atk_mc5640_init_reg();
 8002330:	f7ff ffc2 	bl	80022b8 <atk_mc5640_init_reg>
    atk_mc5640_write_reg(0x3035, 0x41);
 8002334:	2141      	movs	r1, #65	@ 0x41
 8002336:	f243 0035 	movw	r0, #12341	@ 0x3035
 800233a:	f7ff fef6 	bl	800212a <atk_mc5640_write_reg>
    atk_mc5640_write_reg(0x3036, 0x30);
 800233e:	2130      	movs	r1, #48	@ 0x30
 8002340:	f243 0036 	movw	r0, #12342	@ 0x3036
 8002344:	f7ff fef1 	bl	800212a <atk_mc5640_write_reg>
    
    return ATK_MC5640_EOK;
 8002348:	2300      	movs	r3, #0
}
 800234a:	4618      	mov	r0, r3
 800234c:	3708      	adds	r7, #8
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	08020894 	.word	0x08020894
 8002358:	080208b8 	.word	0x080208b8

0800235c <atk_mc5640_set_output_format>:
 * @brief       设置ATK-MC5640模块输出图像格式
 * @param       format: 输出格式 (RGB565/JPEG)
 * @retval      ATK_MC5640_EOK: 成功
 */
uint8_t atk_mc5640_set_output_format(atk_mc5640_output_format_t format)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b084      	sub	sp, #16
 8002360:	af00      	add	r7, sp, #0
 8002362:	4603      	mov	r3, r0
 8002364:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_index;
    
    switch (format)
 8002366:	79fb      	ldrb	r3, [r7, #7]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d002      	beq.n	8002372 <atk_mc5640_set_output_format+0x16>
 800236c:	2b01      	cmp	r3, #1
 800236e:	d017      	beq.n	80023a0 <atk_mc5640_set_output_format+0x44>
 8002370:	e02d      	b.n	80023ce <atk_mc5640_set_output_format+0x72>
    {
        case ATK_MC5640_OUTPUT_FORMAT_RGB565:
        {
            for (cfg_index=0; cfg_index<sizeof(atk_mc5640_rgb565_cfg)/sizeof(atk_mc5640_rgb565_cfg[0]); cfg_index++)
 8002372:	2300      	movs	r3, #0
 8002374:	60fb      	str	r3, [r7, #12]
 8002376:	e00f      	b.n	8002398 <atk_mc5640_set_output_format+0x3c>
            {
                atk_mc5640_write_reg(atk_mc5640_rgb565_cfg[cfg_index].reg, atk_mc5640_rgb565_cfg[cfg_index].dat);
 8002378:	4a18      	ldr	r2, [pc, #96]	@ (80023dc <atk_mc5640_set_output_format+0x80>)
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 8002380:	4916      	ldr	r1, [pc, #88]	@ (80023dc <atk_mc5640_set_output_format+0x80>)
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	440b      	add	r3, r1
 8002388:	789b      	ldrb	r3, [r3, #2]
 800238a:	4619      	mov	r1, r3
 800238c:	4610      	mov	r0, r2
 800238e:	f7ff fecc 	bl	800212a <atk_mc5640_write_reg>
            for (cfg_index=0; cfg_index<sizeof(atk_mc5640_rgb565_cfg)/sizeof(atk_mc5640_rgb565_cfg[0]); cfg_index++)
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	3301      	adds	r3, #1
 8002396:	60fb      	str	r3, [r7, #12]
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	2b2c      	cmp	r3, #44	@ 0x2c
 800239c:	d9ec      	bls.n	8002378 <atk_mc5640_set_output_format+0x1c>
            }
            break;
 800239e:	e018      	b.n	80023d2 <atk_mc5640_set_output_format+0x76>
        }
        case ATK_MC5640_OUTPUT_FORMAT_JPEG:
        {
            for (cfg_index=0; cfg_index<sizeof(atk_mc5640_jpeg_cfg)/sizeof(atk_mc5640_jpeg_cfg[0]); cfg_index++)
 80023a0:	2300      	movs	r3, #0
 80023a2:	60fb      	str	r3, [r7, #12]
 80023a4:	e00f      	b.n	80023c6 <atk_mc5640_set_output_format+0x6a>
            {
                atk_mc5640_write_reg(atk_mc5640_jpeg_cfg[cfg_index].reg, atk_mc5640_jpeg_cfg[cfg_index].dat);
 80023a6:	4a0e      	ldr	r2, [pc, #56]	@ (80023e0 <atk_mc5640_set_output_format+0x84>)
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	f832 2023 	ldrh.w	r2, [r2, r3, lsl #2]
 80023ae:	490c      	ldr	r1, [pc, #48]	@ (80023e0 <atk_mc5640_set_output_format+0x84>)
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	009b      	lsls	r3, r3, #2
 80023b4:	440b      	add	r3, r1
 80023b6:	789b      	ldrb	r3, [r3, #2]
 80023b8:	4619      	mov	r1, r3
 80023ba:	4610      	mov	r0, r2
 80023bc:	f7ff feb5 	bl	800212a <atk_mc5640_write_reg>
            for (cfg_index=0; cfg_index<sizeof(atk_mc5640_jpeg_cfg)/sizeof(atk_mc5640_jpeg_cfg[0]); cfg_index++)
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	3301      	adds	r3, #1
 80023c4:	60fb      	str	r3, [r7, #12]
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	2b28      	cmp	r3, #40	@ 0x28
 80023ca:	d9ec      	bls.n	80023a6 <atk_mc5640_set_output_format+0x4a>
            }
            break;
 80023cc:	e001      	b.n	80023d2 <atk_mc5640_set_output_format+0x76>
        }
        default:
        {
            return ATK_MC5640_EINVAL;
 80023ce:	2302      	movs	r3, #2
 80023d0:	e000      	b.n	80023d4 <atk_mc5640_set_output_format+0x78>
        }
    }
    
    return ATK_MC5640_EOK;
 80023d2:	2300      	movs	r3, #0
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3710      	adds	r7, #16
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	0802365c 	.word	0x0802365c
 80023e0:	08023710 	.word	0x08023710

080023e4 <atk_mc5640_set_output_size>:
 * @brief       设置ATK-MC5640模块输出图像尺寸
 * @param       width, height: 目标尺寸
 * @retval      ATK_MC5640_EOK: 成功
 */
uint8_t atk_mc5640_set_output_size(uint16_t width, uint16_t height)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b084      	sub	sp, #16
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	4603      	mov	r3, r0
 80023ec:	460a      	mov	r2, r1
 80023ee:	80fb      	strh	r3, [r7, #6]
 80023f0:	4613      	mov	r3, r2
 80023f2:	80bb      	strh	r3, [r7, #4]
    uint8_t reg3808;
    uint8_t reg3809;
    uint8_t reg380A;
    uint8_t reg380B;
    
    reg3808 = atk_mc5640_read_reg(0x3808);
 80023f4:	f643 0008 	movw	r0, #14344	@ 0x3808
 80023f8:	f7ff feba 	bl	8002170 <atk_mc5640_read_reg>
 80023fc:	4603      	mov	r3, r0
 80023fe:	73fb      	strb	r3, [r7, #15]
    reg380A = atk_mc5640_read_reg(0x380A);
 8002400:	f643 000a 	movw	r0, #14346	@ 0x380a
 8002404:	f7ff feb4 	bl	8002170 <atk_mc5640_read_reg>
 8002408:	4603      	mov	r3, r0
 800240a:	73bb      	strb	r3, [r7, #14]
    
    reg3808 &= ~0x0F;
 800240c:	7bfb      	ldrb	r3, [r7, #15]
 800240e:	f023 030f 	bic.w	r3, r3, #15
 8002412:	73fb      	strb	r3, [r7, #15]
    reg3808 |= (uint8_t)(width >> 8) & 0x0F;
 8002414:	88fb      	ldrh	r3, [r7, #6]
 8002416:	0a1b      	lsrs	r3, r3, #8
 8002418:	b29b      	uxth	r3, r3
 800241a:	b25b      	sxtb	r3, r3
 800241c:	f003 030f 	and.w	r3, r3, #15
 8002420:	b25a      	sxtb	r2, r3
 8002422:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002426:	4313      	orrs	r3, r2
 8002428:	b25b      	sxtb	r3, r3
 800242a:	73fb      	strb	r3, [r7, #15]
    reg3809 = (uint8_t)width & 0xFF;
 800242c:	88fb      	ldrh	r3, [r7, #6]
 800242e:	737b      	strb	r3, [r7, #13]
    reg380A &= ~0x07;
 8002430:	7bbb      	ldrb	r3, [r7, #14]
 8002432:	f023 0307 	bic.w	r3, r3, #7
 8002436:	73bb      	strb	r3, [r7, #14]
    reg380A |= (uint8_t)(height >> 8) & 0x07;
 8002438:	88bb      	ldrh	r3, [r7, #4]
 800243a:	0a1b      	lsrs	r3, r3, #8
 800243c:	b29b      	uxth	r3, r3
 800243e:	b25b      	sxtb	r3, r3
 8002440:	f003 0307 	and.w	r3, r3, #7
 8002444:	b25a      	sxtb	r2, r3
 8002446:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800244a:	4313      	orrs	r3, r2
 800244c:	b25b      	sxtb	r3, r3
 800244e:	73bb      	strb	r3, [r7, #14]
    reg380B = (uint8_t)height & 0xFF;
 8002450:	88bb      	ldrh	r3, [r7, #4]
 8002452:	733b      	strb	r3, [r7, #12]
    
    atk_mc5640_write_reg(0x3212, 0x03);
 8002454:	2103      	movs	r1, #3
 8002456:	f243 2012 	movw	r0, #12818	@ 0x3212
 800245a:	f7ff fe66 	bl	800212a <atk_mc5640_write_reg>
    atk_mc5640_write_reg(0x3808, reg3808);
 800245e:	7bfb      	ldrb	r3, [r7, #15]
 8002460:	4619      	mov	r1, r3
 8002462:	f643 0008 	movw	r0, #14344	@ 0x3808
 8002466:	f7ff fe60 	bl	800212a <atk_mc5640_write_reg>
    atk_mc5640_write_reg(0x3809, reg3809);
 800246a:	7b7b      	ldrb	r3, [r7, #13]
 800246c:	4619      	mov	r1, r3
 800246e:	f643 0009 	movw	r0, #14345	@ 0x3809
 8002472:	f7ff fe5a 	bl	800212a <atk_mc5640_write_reg>
    atk_mc5640_write_reg(0x380A, reg380A);
 8002476:	7bbb      	ldrb	r3, [r7, #14]
 8002478:	4619      	mov	r1, r3
 800247a:	f643 000a 	movw	r0, #14346	@ 0x380a
 800247e:	f7ff fe54 	bl	800212a <atk_mc5640_write_reg>
    atk_mc5640_write_reg(0x380B, reg380B);
 8002482:	7b3b      	ldrb	r3, [r7, #12]
 8002484:	4619      	mov	r1, r3
 8002486:	f643 000b 	movw	r0, #14347	@ 0x380b
 800248a:	f7ff fe4e 	bl	800212a <atk_mc5640_write_reg>
    atk_mc5640_write_reg(0x3212, 0x13);
 800248e:	2113      	movs	r1, #19
 8002490:	f243 2012 	movw	r0, #12818	@ 0x3212
 8002494:	f7ff fe49 	bl	800212a <atk_mc5640_write_reg>
    atk_mc5640_write_reg(0x3212, 0xA3);
 8002498:	21a3      	movs	r1, #163	@ 0xa3
 800249a:	f243 2012 	movw	r0, #12818	@ 0x3212
 800249e:	f7ff fe44 	bl	800212a <atk_mc5640_write_reg>
    
    atk_mc5640_get_output_size();
 80024a2:	f7ff fe8f 	bl	80021c4 <atk_mc5640_get_output_size>
    
    return ATK_MC5640_EOK;
 80024a6:	2300      	movs	r3, #0
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	3710      	adds	r7, #16
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}

080024b0 <SCCB_Delay>:
/*
 * 微秒级延时
 * 针对 STM32H7 480MHz，使用超大循环确保 I2C 波形极宽
 */
static void SCCB_Delay(void)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
    volatile uint32_t i = 8000; // 再次加大，确保万无一失
 80024b6:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80024ba:	607b      	str	r3, [r7, #4]
    while(i--);
 80024bc:	bf00      	nop
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	1e5a      	subs	r2, r3, #1
 80024c2:	607a      	str	r2, [r7, #4]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d1fa      	bne.n	80024be <SCCB_Delay+0xe>
}
 80024c8:	bf00      	nop
 80024ca:	bf00      	nop
 80024cc:	370c      	adds	r7, #12
 80024ce:	46bd      	mov	sp, r7
 80024d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d4:	4770      	bx	lr
	...

080024d8 <SCCB_SDA_IN>:

/* 设置 SDA 为输入模式 */
static void SCCB_SDA_IN(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b086      	sub	sp, #24
 80024dc:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024de:	1d3b      	adds	r3, r7, #4
 80024e0:	2200      	movs	r2, #0
 80024e2:	601a      	str	r2, [r3, #0]
 80024e4:	605a      	str	r2, [r3, #4]
 80024e6:	609a      	str	r2, [r3, #8]
 80024e8:	60da      	str	r2, [r3, #12]
 80024ea:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = SCCB_SDA_Pin;
 80024ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80024f0:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024f2:	2300      	movs	r3, #0
 80024f4:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80024f6:	2301      	movs	r3, #1
 80024f8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024fa:	2303      	movs	r3, #3
 80024fc:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(SCCB_SDA_GPIO_Port, &GPIO_InitStruct);
 80024fe:	1d3b      	adds	r3, r7, #4
 8002500:	4619      	mov	r1, r3
 8002502:	4803      	ldr	r0, [pc, #12]	@ (8002510 <SCCB_SDA_IN+0x38>)
 8002504:	f006 fb46 	bl	8008b94 <HAL_GPIO_Init>
}
 8002508:	bf00      	nop
 800250a:	3718      	adds	r7, #24
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}
 8002510:	58020400 	.word	0x58020400

08002514 <SCCB_SDA_OUT>:

/* 设置 SDA 为输出模式 */
static void SCCB_SDA_OUT(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b086      	sub	sp, #24
 8002518:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800251a:	1d3b      	adds	r3, r7, #4
 800251c:	2200      	movs	r2, #0
 800251e:	601a      	str	r2, [r3, #0]
 8002520:	605a      	str	r2, [r3, #4]
 8002522:	609a      	str	r2, [r3, #8]
 8002524:	60da      	str	r2, [r3, #12]
 8002526:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = SCCB_SDA_Pin;
 8002528:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800252c:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800252e:	2301      	movs	r3, #1
 8002530:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002532:	2301      	movs	r3, #1
 8002534:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002536:	2303      	movs	r3, #3
 8002538:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(SCCB_SDA_GPIO_Port, &GPIO_InitStruct);
 800253a:	1d3b      	adds	r3, r7, #4
 800253c:	4619      	mov	r1, r3
 800253e:	4803      	ldr	r0, [pc, #12]	@ (800254c <SCCB_SDA_OUT+0x38>)
 8002540:	f006 fb28 	bl	8008b94 <HAL_GPIO_Init>
}
 8002544:	bf00      	nop
 8002546:	3718      	adds	r7, #24
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}
 800254c:	58020400 	.word	0x58020400

08002550 <SCCB_Init>:

/* 初始化 GPIO */
void SCCB_Init(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	af00      	add	r7, sp, #0
    SCCB_SDA_OUT();
 8002554:	f7ff ffde 	bl	8002514 <SCCB_SDA_OUT>
    SCCB_SCL_H();
 8002558:	2201      	movs	r2, #1
 800255a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800255e:	4806      	ldr	r0, [pc, #24]	@ (8002578 <SCCB_Init+0x28>)
 8002560:	f006 fdea 	bl	8009138 <HAL_GPIO_WritePin>
    SCCB_SDA_H();
 8002564:	2201      	movs	r2, #1
 8002566:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800256a:	4803      	ldr	r0, [pc, #12]	@ (8002578 <SCCB_Init+0x28>)
 800256c:	f006 fde4 	bl	8009138 <HAL_GPIO_WritePin>
    SCCB_Delay();
 8002570:	f7ff ff9e 	bl	80024b0 <SCCB_Delay>
}
 8002574:	bf00      	nop
 8002576:	bd80      	pop	{r7, pc}
 8002578:	58020400 	.word	0x58020400

0800257c <SCCB_Start>:

/* 起始信号 */
void SCCB_Start(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	af00      	add	r7, sp, #0
    SCCB_SDA_H();
 8002580:	2201      	movs	r2, #1
 8002582:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002586:	480d      	ldr	r0, [pc, #52]	@ (80025bc <SCCB_Start+0x40>)
 8002588:	f006 fdd6 	bl	8009138 <HAL_GPIO_WritePin>
    SCCB_SCL_H();
 800258c:	2201      	movs	r2, #1
 800258e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002592:	480a      	ldr	r0, [pc, #40]	@ (80025bc <SCCB_Start+0x40>)
 8002594:	f006 fdd0 	bl	8009138 <HAL_GPIO_WritePin>
    SCCB_Delay();
 8002598:	f7ff ff8a 	bl	80024b0 <SCCB_Delay>
    SCCB_SDA_L();
 800259c:	2200      	movs	r2, #0
 800259e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80025a2:	4806      	ldr	r0, [pc, #24]	@ (80025bc <SCCB_Start+0x40>)
 80025a4:	f006 fdc8 	bl	8009138 <HAL_GPIO_WritePin>
    SCCB_Delay();
 80025a8:	f7ff ff82 	bl	80024b0 <SCCB_Delay>
    SCCB_SCL_L();
 80025ac:	2200      	movs	r2, #0
 80025ae:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80025b2:	4802      	ldr	r0, [pc, #8]	@ (80025bc <SCCB_Start+0x40>)
 80025b4:	f006 fdc0 	bl	8009138 <HAL_GPIO_WritePin>
}
 80025b8:	bf00      	nop
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	58020400 	.word	0x58020400

080025c0 <SCCB_Stop>:

/* 停止信号 */
void SCCB_Stop(void)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	af00      	add	r7, sp, #0
    SCCB_SDA_L();
 80025c4:	2200      	movs	r2, #0
 80025c6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80025ca:	480b      	ldr	r0, [pc, #44]	@ (80025f8 <SCCB_Stop+0x38>)
 80025cc:	f006 fdb4 	bl	8009138 <HAL_GPIO_WritePin>
    SCCB_Delay();
 80025d0:	f7ff ff6e 	bl	80024b0 <SCCB_Delay>
    SCCB_SCL_H();
 80025d4:	2201      	movs	r2, #1
 80025d6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80025da:	4807      	ldr	r0, [pc, #28]	@ (80025f8 <SCCB_Stop+0x38>)
 80025dc:	f006 fdac 	bl	8009138 <HAL_GPIO_WritePin>
    SCCB_Delay();
 80025e0:	f7ff ff66 	bl	80024b0 <SCCB_Delay>
    SCCB_SDA_H();
 80025e4:	2201      	movs	r2, #1
 80025e6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80025ea:	4803      	ldr	r0, [pc, #12]	@ (80025f8 <SCCB_Stop+0x38>)
 80025ec:	f006 fda4 	bl	8009138 <HAL_GPIO_WritePin>
    SCCB_Delay();
 80025f0:	f7ff ff5e 	bl	80024b0 <SCCB_Delay>
}
 80025f4:	bf00      	nop
 80025f6:	bd80      	pop	{r7, pc}
 80025f8:	58020400 	.word	0x58020400

080025fc <SCCB_No_Ack>:

/* 发送 NACK */
void SCCB_No_Ack(void)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	af00      	add	r7, sp, #0
    SCCB_SDA_H();
 8002600:	2201      	movs	r2, #1
 8002602:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002606:	480b      	ldr	r0, [pc, #44]	@ (8002634 <SCCB_No_Ack+0x38>)
 8002608:	f006 fd96 	bl	8009138 <HAL_GPIO_WritePin>
    SCCB_Delay();
 800260c:	f7ff ff50 	bl	80024b0 <SCCB_Delay>
    SCCB_SCL_H();
 8002610:	2201      	movs	r2, #1
 8002612:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002616:	4807      	ldr	r0, [pc, #28]	@ (8002634 <SCCB_No_Ack+0x38>)
 8002618:	f006 fd8e 	bl	8009138 <HAL_GPIO_WritePin>
    SCCB_Delay();
 800261c:	f7ff ff48 	bl	80024b0 <SCCB_Delay>
    SCCB_SCL_L();
 8002620:	2200      	movs	r2, #0
 8002622:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002626:	4803      	ldr	r0, [pc, #12]	@ (8002634 <SCCB_No_Ack+0x38>)
 8002628:	f006 fd86 	bl	8009138 <HAL_GPIO_WritePin>
    SCCB_Delay();
 800262c:	f7ff ff40 	bl	80024b0 <SCCB_Delay>
}
 8002630:	bf00      	nop
 8002632:	bd80      	pop	{r7, pc}
 8002634:	58020400 	.word	0x58020400

08002638 <SCCB_WriteByte>:

/* 写入一个字节 */
void SCCB_WriteByte(uint8_t data)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b084      	sub	sp, #16
 800263c:	af00      	add	r7, sp, #0
 800263e:	4603      	mov	r3, r0
 8002640:	71fb      	strb	r3, [r7, #7]
    uint8_t i;
    for (i = 0; i < 8; i++)
 8002642:	2300      	movs	r3, #0
 8002644:	73fb      	strb	r3, [r7, #15]
 8002646:	e026      	b.n	8002696 <SCCB_WriteByte+0x5e>
    {
        if (data & 0x80) SCCB_SDA_H();
 8002648:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800264c:	2b00      	cmp	r3, #0
 800264e:	da06      	bge.n	800265e <SCCB_WriteByte+0x26>
 8002650:	2201      	movs	r2, #1
 8002652:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002656:	4814      	ldr	r0, [pc, #80]	@ (80026a8 <SCCB_WriteByte+0x70>)
 8002658:	f006 fd6e 	bl	8009138 <HAL_GPIO_WritePin>
 800265c:	e005      	b.n	800266a <SCCB_WriteByte+0x32>
        else             SCCB_SDA_L();
 800265e:	2200      	movs	r2, #0
 8002660:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002664:	4810      	ldr	r0, [pc, #64]	@ (80026a8 <SCCB_WriteByte+0x70>)
 8002666:	f006 fd67 	bl	8009138 <HAL_GPIO_WritePin>
        data <<= 1;
 800266a:	79fb      	ldrb	r3, [r7, #7]
 800266c:	005b      	lsls	r3, r3, #1
 800266e:	71fb      	strb	r3, [r7, #7]
        SCCB_Delay();
 8002670:	f7ff ff1e 	bl	80024b0 <SCCB_Delay>
        SCCB_SCL_H();
 8002674:	2201      	movs	r2, #1
 8002676:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800267a:	480b      	ldr	r0, [pc, #44]	@ (80026a8 <SCCB_WriteByte+0x70>)
 800267c:	f006 fd5c 	bl	8009138 <HAL_GPIO_WritePin>
        SCCB_Delay();
 8002680:	f7ff ff16 	bl	80024b0 <SCCB_Delay>
        SCCB_SCL_L();
 8002684:	2200      	movs	r2, #0
 8002686:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800268a:	4807      	ldr	r0, [pc, #28]	@ (80026a8 <SCCB_WriteByte+0x70>)
 800268c:	f006 fd54 	bl	8009138 <HAL_GPIO_WritePin>
    for (i = 0; i < 8; i++)
 8002690:	7bfb      	ldrb	r3, [r7, #15]
 8002692:	3301      	adds	r3, #1
 8002694:	73fb      	strb	r3, [r7, #15]
 8002696:	7bfb      	ldrb	r3, [r7, #15]
 8002698:	2b07      	cmp	r3, #7
 800269a:	d9d5      	bls.n	8002648 <SCCB_WriteByte+0x10>
    }
    SCCB_No_Ack();
 800269c:	f7ff ffae 	bl	80025fc <SCCB_No_Ack>
}
 80026a0:	bf00      	nop
 80026a2:	3710      	adds	r7, #16
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}
 80026a8:	58020400 	.word	0x58020400

080026ac <SCCB_ReadByte>:

/* 读取一个字节 */
uint8_t SCCB_ReadByte(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b082      	sub	sp, #8
 80026b0:	af00      	add	r7, sp, #0
    uint8_t i, data = 0;
 80026b2:	2300      	movs	r3, #0
 80026b4:	71bb      	strb	r3, [r7, #6]
    SCCB_SDA_IN();
 80026b6:	f7ff ff0f 	bl	80024d8 <SCCB_SDA_IN>
    for (i = 0; i < 8; i++)
 80026ba:	2300      	movs	r3, #0
 80026bc:	71fb      	strb	r3, [r7, #7]
 80026be:	e020      	b.n	8002702 <SCCB_ReadByte+0x56>
    {
        SCCB_Delay();
 80026c0:	f7ff fef6 	bl	80024b0 <SCCB_Delay>
        SCCB_SCL_H();
 80026c4:	2201      	movs	r2, #1
 80026c6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80026ca:	4813      	ldr	r0, [pc, #76]	@ (8002718 <SCCB_ReadByte+0x6c>)
 80026cc:	f006 fd34 	bl	8009138 <HAL_GPIO_WritePin>
        data <<= 1;
 80026d0:	79bb      	ldrb	r3, [r7, #6]
 80026d2:	005b      	lsls	r3, r3, #1
 80026d4:	71bb      	strb	r3, [r7, #6]
        if (SCCB_READ_SDA()) data++;
 80026d6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80026da:	480f      	ldr	r0, [pc, #60]	@ (8002718 <SCCB_ReadByte+0x6c>)
 80026dc:	f006 fd14 	bl	8009108 <HAL_GPIO_ReadPin>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d002      	beq.n	80026ec <SCCB_ReadByte+0x40>
 80026e6:	79bb      	ldrb	r3, [r7, #6]
 80026e8:	3301      	adds	r3, #1
 80026ea:	71bb      	strb	r3, [r7, #6]
        SCCB_Delay();
 80026ec:	f7ff fee0 	bl	80024b0 <SCCB_Delay>
        SCCB_SCL_L();
 80026f0:	2200      	movs	r2, #0
 80026f2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80026f6:	4808      	ldr	r0, [pc, #32]	@ (8002718 <SCCB_ReadByte+0x6c>)
 80026f8:	f006 fd1e 	bl	8009138 <HAL_GPIO_WritePin>
    for (i = 0; i < 8; i++)
 80026fc:	79fb      	ldrb	r3, [r7, #7]
 80026fe:	3301      	adds	r3, #1
 8002700:	71fb      	strb	r3, [r7, #7]
 8002702:	79fb      	ldrb	r3, [r7, #7]
 8002704:	2b07      	cmp	r3, #7
 8002706:	d9db      	bls.n	80026c0 <SCCB_ReadByte+0x14>
    }
    SCCB_SDA_OUT();
 8002708:	f7ff ff04 	bl	8002514 <SCCB_SDA_OUT>
    return data;
 800270c:	79bb      	ldrb	r3, [r7, #6]
}
 800270e:	4618      	mov	r0, r3
 8002710:	3708      	adds	r7, #8
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	58020400 	.word	0x58020400

0800271c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b082      	sub	sp, #8
 8002720:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002722:	2003      	movs	r0, #3
 8002724:	f000 f96b 	bl	80029fe <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002728:	f00a f8d0 	bl	800c8cc <HAL_RCC_GetSysClockFreq>
 800272c:	4602      	mov	r2, r0
 800272e:	4b15      	ldr	r3, [pc, #84]	@ (8002784 <HAL_Init+0x68>)
 8002730:	699b      	ldr	r3, [r3, #24]
 8002732:	0a1b      	lsrs	r3, r3, #8
 8002734:	f003 030f 	and.w	r3, r3, #15
 8002738:	4913      	ldr	r1, [pc, #76]	@ (8002788 <HAL_Init+0x6c>)
 800273a:	5ccb      	ldrb	r3, [r1, r3]
 800273c:	f003 031f 	and.w	r3, r3, #31
 8002740:	fa22 f303 	lsr.w	r3, r2, r3
 8002744:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002746:	4b0f      	ldr	r3, [pc, #60]	@ (8002784 <HAL_Init+0x68>)
 8002748:	699b      	ldr	r3, [r3, #24]
 800274a:	f003 030f 	and.w	r3, r3, #15
 800274e:	4a0e      	ldr	r2, [pc, #56]	@ (8002788 <HAL_Init+0x6c>)
 8002750:	5cd3      	ldrb	r3, [r2, r3]
 8002752:	f003 031f 	and.w	r3, r3, #31
 8002756:	687a      	ldr	r2, [r7, #4]
 8002758:	fa22 f303 	lsr.w	r3, r2, r3
 800275c:	4a0b      	ldr	r2, [pc, #44]	@ (800278c <HAL_Init+0x70>)
 800275e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002760:	4a0b      	ldr	r2, [pc, #44]	@ (8002790 <HAL_Init+0x74>)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002766:	2000      	movs	r0, #0
 8002768:	f7ff f924 	bl	80019b4 <HAL_InitTick>
 800276c:	4603      	mov	r3, r0
 800276e:	2b00      	cmp	r3, #0
 8002770:	d001      	beq.n	8002776 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	e002      	b.n	800277c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002776:	f7ff f8ff 	bl	8001978 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800277a:	2300      	movs	r3, #0
}
 800277c:	4618      	mov	r0, r3
 800277e:	3708      	adds	r7, #8
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}
 8002784:	58024400 	.word	0x58024400
 8002788:	08023310 	.word	0x08023310
 800278c:	24000004 	.word	0x24000004
 8002790:	24000000 	.word	0x24000000

08002794 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002794:	b480      	push	{r7}
 8002796:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002798:	4b06      	ldr	r3, [pc, #24]	@ (80027b4 <HAL_IncTick+0x20>)
 800279a:	781b      	ldrb	r3, [r3, #0]
 800279c:	461a      	mov	r2, r3
 800279e:	4b06      	ldr	r3, [pc, #24]	@ (80027b8 <HAL_IncTick+0x24>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4413      	add	r3, r2
 80027a4:	4a04      	ldr	r2, [pc, #16]	@ (80027b8 <HAL_IncTick+0x24>)
 80027a6:	6013      	str	r3, [r2, #0]
}
 80027a8:	bf00      	nop
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr
 80027b2:	bf00      	nop
 80027b4:	2400000c 	.word	0x2400000c
 80027b8:	2400045c 	.word	0x2400045c

080027bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027bc:	b480      	push	{r7}
 80027be:	af00      	add	r7, sp, #0
  return uwTick;
 80027c0:	4b03      	ldr	r3, [pc, #12]	@ (80027d0 <HAL_GetTick+0x14>)
 80027c2:	681b      	ldr	r3, [r3, #0]
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	46bd      	mov	sp, r7
 80027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027cc:	4770      	bx	lr
 80027ce:	bf00      	nop
 80027d0:	2400045c 	.word	0x2400045c

080027d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b084      	sub	sp, #16
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027dc:	f7ff ffee 	bl	80027bc <HAL_GetTick>
 80027e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027ec:	d005      	beq.n	80027fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80027ee:	4b0a      	ldr	r3, [pc, #40]	@ (8002818 <HAL_Delay+0x44>)
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	461a      	mov	r2, r3
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	4413      	add	r3, r2
 80027f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80027fa:	bf00      	nop
 80027fc:	f7ff ffde 	bl	80027bc <HAL_GetTick>
 8002800:	4602      	mov	r2, r0
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	1ad3      	subs	r3, r2, r3
 8002806:	68fa      	ldr	r2, [r7, #12]
 8002808:	429a      	cmp	r2, r3
 800280a:	d8f7      	bhi.n	80027fc <HAL_Delay+0x28>
  {
  }
}
 800280c:	bf00      	nop
 800280e:	bf00      	nop
 8002810:	3710      	adds	r7, #16
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	2400000c 	.word	0x2400000c

0800281c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800281c:	b480      	push	{r7}
 800281e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002820:	4b03      	ldr	r3, [pc, #12]	@ (8002830 <HAL_GetREVID+0x14>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	0c1b      	lsrs	r3, r3, #16
}
 8002826:	4618      	mov	r0, r3
 8002828:	46bd      	mov	sp, r7
 800282a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282e:	4770      	bx	lr
 8002830:	5c001000 	.word	0x5c001000

08002834 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8002834:	b480      	push	{r7}
 8002836:	b083      	sub	sp, #12
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 800283c:	4b06      	ldr	r3, [pc, #24]	@ (8002858 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 8002844:	4904      	ldr	r1, [pc, #16]	@ (8002858 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	4313      	orrs	r3, r2
 800284a:	604b      	str	r3, [r1, #4]
}
 800284c:	bf00      	nop
 800284e:	370c      	adds	r7, #12
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr
 8002858:	58000400 	.word	0x58000400

0800285c <__NVIC_SetPriorityGrouping>:
{
 800285c:	b480      	push	{r7}
 800285e:	b085      	sub	sp, #20
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	f003 0307 	and.w	r3, r3, #7
 800286a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800286c:	4b0b      	ldr	r3, [pc, #44]	@ (800289c <__NVIC_SetPriorityGrouping+0x40>)
 800286e:	68db      	ldr	r3, [r3, #12]
 8002870:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002872:	68ba      	ldr	r2, [r7, #8]
 8002874:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002878:	4013      	ands	r3, r2
 800287a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002880:	68bb      	ldr	r3, [r7, #8]
 8002882:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002884:	4b06      	ldr	r3, [pc, #24]	@ (80028a0 <__NVIC_SetPriorityGrouping+0x44>)
 8002886:	4313      	orrs	r3, r2
 8002888:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800288a:	4a04      	ldr	r2, [pc, #16]	@ (800289c <__NVIC_SetPriorityGrouping+0x40>)
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	60d3      	str	r3, [r2, #12]
}
 8002890:	bf00      	nop
 8002892:	3714      	adds	r7, #20
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr
 800289c:	e000ed00 	.word	0xe000ed00
 80028a0:	05fa0000 	.word	0x05fa0000

080028a4 <__NVIC_GetPriorityGrouping>:
{
 80028a4:	b480      	push	{r7}
 80028a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028a8:	4b04      	ldr	r3, [pc, #16]	@ (80028bc <__NVIC_GetPriorityGrouping+0x18>)
 80028aa:	68db      	ldr	r3, [r3, #12]
 80028ac:	0a1b      	lsrs	r3, r3, #8
 80028ae:	f003 0307 	and.w	r3, r3, #7
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	46bd      	mov	sp, r7
 80028b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ba:	4770      	bx	lr
 80028bc:	e000ed00 	.word	0xe000ed00

080028c0 <__NVIC_EnableIRQ>:
{
 80028c0:	b480      	push	{r7}
 80028c2:	b083      	sub	sp, #12
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	4603      	mov	r3, r0
 80028c8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80028ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	db0b      	blt.n	80028ea <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028d2:	88fb      	ldrh	r3, [r7, #6]
 80028d4:	f003 021f 	and.w	r2, r3, #31
 80028d8:	4907      	ldr	r1, [pc, #28]	@ (80028f8 <__NVIC_EnableIRQ+0x38>)
 80028da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80028de:	095b      	lsrs	r3, r3, #5
 80028e0:	2001      	movs	r0, #1
 80028e2:	fa00 f202 	lsl.w	r2, r0, r2
 80028e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80028ea:	bf00      	nop
 80028ec:	370c      	adds	r7, #12
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr
 80028f6:	bf00      	nop
 80028f8:	e000e100 	.word	0xe000e100

080028fc <__NVIC_DisableIRQ>:
{
 80028fc:	b480      	push	{r7}
 80028fe:	b083      	sub	sp, #12
 8002900:	af00      	add	r7, sp, #0
 8002902:	4603      	mov	r3, r0
 8002904:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002906:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800290a:	2b00      	cmp	r3, #0
 800290c:	db12      	blt.n	8002934 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800290e:	88fb      	ldrh	r3, [r7, #6]
 8002910:	f003 021f 	and.w	r2, r3, #31
 8002914:	490a      	ldr	r1, [pc, #40]	@ (8002940 <__NVIC_DisableIRQ+0x44>)
 8002916:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800291a:	095b      	lsrs	r3, r3, #5
 800291c:	2001      	movs	r0, #1
 800291e:	fa00 f202 	lsl.w	r2, r0, r2
 8002922:	3320      	adds	r3, #32
 8002924:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002928:	f3bf 8f4f 	dsb	sy
}
 800292c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800292e:	f3bf 8f6f 	isb	sy
}
 8002932:	bf00      	nop
}
 8002934:	bf00      	nop
 8002936:	370c      	adds	r7, #12
 8002938:	46bd      	mov	sp, r7
 800293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293e:	4770      	bx	lr
 8002940:	e000e100 	.word	0xe000e100

08002944 <__NVIC_SetPriority>:
{
 8002944:	b480      	push	{r7}
 8002946:	b083      	sub	sp, #12
 8002948:	af00      	add	r7, sp, #0
 800294a:	4603      	mov	r3, r0
 800294c:	6039      	str	r1, [r7, #0]
 800294e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002950:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002954:	2b00      	cmp	r3, #0
 8002956:	db0a      	blt.n	800296e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	b2da      	uxtb	r2, r3
 800295c:	490c      	ldr	r1, [pc, #48]	@ (8002990 <__NVIC_SetPriority+0x4c>)
 800295e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002962:	0112      	lsls	r2, r2, #4
 8002964:	b2d2      	uxtb	r2, r2
 8002966:	440b      	add	r3, r1
 8002968:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800296c:	e00a      	b.n	8002984 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	b2da      	uxtb	r2, r3
 8002972:	4908      	ldr	r1, [pc, #32]	@ (8002994 <__NVIC_SetPriority+0x50>)
 8002974:	88fb      	ldrh	r3, [r7, #6]
 8002976:	f003 030f 	and.w	r3, r3, #15
 800297a:	3b04      	subs	r3, #4
 800297c:	0112      	lsls	r2, r2, #4
 800297e:	b2d2      	uxtb	r2, r2
 8002980:	440b      	add	r3, r1
 8002982:	761a      	strb	r2, [r3, #24]
}
 8002984:	bf00      	nop
 8002986:	370c      	adds	r7, #12
 8002988:	46bd      	mov	sp, r7
 800298a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298e:	4770      	bx	lr
 8002990:	e000e100 	.word	0xe000e100
 8002994:	e000ed00 	.word	0xe000ed00

08002998 <NVIC_EncodePriority>:
{
 8002998:	b480      	push	{r7}
 800299a:	b089      	sub	sp, #36	@ 0x24
 800299c:	af00      	add	r7, sp, #0
 800299e:	60f8      	str	r0, [r7, #12]
 80029a0:	60b9      	str	r1, [r7, #8]
 80029a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	f003 0307 	and.w	r3, r3, #7
 80029aa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029ac:	69fb      	ldr	r3, [r7, #28]
 80029ae:	f1c3 0307 	rsb	r3, r3, #7
 80029b2:	2b04      	cmp	r3, #4
 80029b4:	bf28      	it	cs
 80029b6:	2304      	movcs	r3, #4
 80029b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029ba:	69fb      	ldr	r3, [r7, #28]
 80029bc:	3304      	adds	r3, #4
 80029be:	2b06      	cmp	r3, #6
 80029c0:	d902      	bls.n	80029c8 <NVIC_EncodePriority+0x30>
 80029c2:	69fb      	ldr	r3, [r7, #28]
 80029c4:	3b03      	subs	r3, #3
 80029c6:	e000      	b.n	80029ca <NVIC_EncodePriority+0x32>
 80029c8:	2300      	movs	r3, #0
 80029ca:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029cc:	f04f 32ff 	mov.w	r2, #4294967295
 80029d0:	69bb      	ldr	r3, [r7, #24]
 80029d2:	fa02 f303 	lsl.w	r3, r2, r3
 80029d6:	43da      	mvns	r2, r3
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	401a      	ands	r2, r3
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029e0:	f04f 31ff 	mov.w	r1, #4294967295
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	fa01 f303 	lsl.w	r3, r1, r3
 80029ea:	43d9      	mvns	r1, r3
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029f0:	4313      	orrs	r3, r2
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	3724      	adds	r7, #36	@ 0x24
 80029f6:	46bd      	mov	sp, r7
 80029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fc:	4770      	bx	lr

080029fe <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029fe:	b580      	push	{r7, lr}
 8002a00:	b082      	sub	sp, #8
 8002a02:	af00      	add	r7, sp, #0
 8002a04:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f7ff ff28 	bl	800285c <__NVIC_SetPriorityGrouping>
}
 8002a0c:	bf00      	nop
 8002a0e:	3708      	adds	r7, #8
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd80      	pop	{r7, pc}

08002a14 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b086      	sub	sp, #24
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	60b9      	str	r1, [r7, #8]
 8002a1e:	607a      	str	r2, [r7, #4]
 8002a20:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002a22:	f7ff ff3f 	bl	80028a4 <__NVIC_GetPriorityGrouping>
 8002a26:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a28:	687a      	ldr	r2, [r7, #4]
 8002a2a:	68b9      	ldr	r1, [r7, #8]
 8002a2c:	6978      	ldr	r0, [r7, #20]
 8002a2e:	f7ff ffb3 	bl	8002998 <NVIC_EncodePriority>
 8002a32:	4602      	mov	r2, r0
 8002a34:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002a38:	4611      	mov	r1, r2
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f7ff ff82 	bl	8002944 <__NVIC_SetPriority>
}
 8002a40:	bf00      	nop
 8002a42:	3718      	adds	r7, #24
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}

08002a48 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b082      	sub	sp, #8
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	4603      	mov	r3, r0
 8002a50:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a52:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002a56:	4618      	mov	r0, r3
 8002a58:	f7ff ff32 	bl	80028c0 <__NVIC_EnableIRQ>
}
 8002a5c:	bf00      	nop
 8002a5e:	3708      	adds	r7, #8
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}

08002a64 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b082      	sub	sp, #8
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002a6e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7ff ff42 	bl	80028fc <__NVIC_DisableIRQ>
}
 8002a78:	bf00      	nop
 8002a7a:	3708      	adds	r7, #8
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}

08002a80 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002a80:	b480      	push	{r7}
 8002a82:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002a84:	f3bf 8f5f 	dmb	sy
}
 8002a88:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002a8a:	4b07      	ldr	r3, [pc, #28]	@ (8002aa8 <HAL_MPU_Disable+0x28>)
 8002a8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a8e:	4a06      	ldr	r2, [pc, #24]	@ (8002aa8 <HAL_MPU_Disable+0x28>)
 8002a90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a94:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002a96:	4b05      	ldr	r3, [pc, #20]	@ (8002aac <HAL_MPU_Disable+0x2c>)
 8002a98:	2200      	movs	r2, #0
 8002a9a:	605a      	str	r2, [r3, #4]
}
 8002a9c:	bf00      	nop
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa4:	4770      	bx	lr
 8002aa6:	bf00      	nop
 8002aa8:	e000ed00 	.word	0xe000ed00
 8002aac:	e000ed90 	.word	0xe000ed90

08002ab0 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b083      	sub	sp, #12
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002ab8:	4a0b      	ldr	r2, [pc, #44]	@ (8002ae8 <HAL_MPU_Enable+0x38>)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	f043 0301 	orr.w	r3, r3, #1
 8002ac0:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002ac2:	4b0a      	ldr	r3, [pc, #40]	@ (8002aec <HAL_MPU_Enable+0x3c>)
 8002ac4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ac6:	4a09      	ldr	r2, [pc, #36]	@ (8002aec <HAL_MPU_Enable+0x3c>)
 8002ac8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002acc:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002ace:	f3bf 8f4f 	dsb	sy
}
 8002ad2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002ad4:	f3bf 8f6f 	isb	sy
}
 8002ad8:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002ada:	bf00      	nop
 8002adc:	370c      	adds	r7, #12
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr
 8002ae6:	bf00      	nop
 8002ae8:	e000ed90 	.word	0xe000ed90
 8002aec:	e000ed00 	.word	0xe000ed00

08002af0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	785a      	ldrb	r2, [r3, #1]
 8002afc:	4b1b      	ldr	r3, [pc, #108]	@ (8002b6c <HAL_MPU_ConfigRegion+0x7c>)
 8002afe:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002b00:	4b1a      	ldr	r3, [pc, #104]	@ (8002b6c <HAL_MPU_ConfigRegion+0x7c>)
 8002b02:	691b      	ldr	r3, [r3, #16]
 8002b04:	4a19      	ldr	r2, [pc, #100]	@ (8002b6c <HAL_MPU_ConfigRegion+0x7c>)
 8002b06:	f023 0301 	bic.w	r3, r3, #1
 8002b0a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002b0c:	4a17      	ldr	r2, [pc, #92]	@ (8002b6c <HAL_MPU_ConfigRegion+0x7c>)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	7b1b      	ldrb	r3, [r3, #12]
 8002b18:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	7adb      	ldrb	r3, [r3, #11]
 8002b1e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002b20:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	7a9b      	ldrb	r3, [r3, #10]
 8002b26:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002b28:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	7b5b      	ldrb	r3, [r3, #13]
 8002b2e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002b30:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	7b9b      	ldrb	r3, [r3, #14]
 8002b36:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002b38:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	7bdb      	ldrb	r3, [r3, #15]
 8002b3e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002b40:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	7a5b      	ldrb	r3, [r3, #9]
 8002b46:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002b48:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	7a1b      	ldrb	r3, [r3, #8]
 8002b4e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002b50:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002b52:	687a      	ldr	r2, [r7, #4]
 8002b54:	7812      	ldrb	r2, [r2, #0]
 8002b56:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002b58:	4a04      	ldr	r2, [pc, #16]	@ (8002b6c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002b5a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002b5c:	6113      	str	r3, [r2, #16]
}
 8002b5e:	bf00      	nop
 8002b60:	370c      	adds	r7, #12
 8002b62:	46bd      	mov	sp, r7
 8002b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b68:	4770      	bx	lr
 8002b6a:	bf00      	nop
 8002b6c:	e000ed90 	.word	0xe000ed90

08002b70 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b082      	sub	sp, #8
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d101      	bne.n	8002b82 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e054      	b.n	8002c2c <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	7f5b      	ldrb	r3, [r3, #29]
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d105      	bne.n	8002b98 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002b92:	6878      	ldr	r0, [r7, #4]
 8002b94:	f7fe f8ea 	bl	8000d6c <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2202      	movs	r2, #2
 8002b9c:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	791b      	ldrb	r3, [r3, #4]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d10c      	bne.n	8002bc0 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a22      	ldr	r2, [pc, #136]	@ (8002c34 <HAL_CRC_Init+0xc4>)
 8002bac:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	689a      	ldr	r2, [r3, #8]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f022 0218 	bic.w	r2, r2, #24
 8002bbc:	609a      	str	r2, [r3, #8]
 8002bbe:	e00c      	b.n	8002bda <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6899      	ldr	r1, [r3, #8]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	68db      	ldr	r3, [r3, #12]
 8002bc8:	461a      	mov	r2, r3
 8002bca:	6878      	ldr	r0, [r7, #4]
 8002bcc:	f000 f834 	bl	8002c38 <HAL_CRCEx_Polynomial_Set>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d001      	beq.n	8002bda <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e028      	b.n	8002c2c <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	795b      	ldrb	r3, [r3, #5]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d105      	bne.n	8002bee <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f04f 32ff 	mov.w	r2, #4294967295
 8002bea:	611a      	str	r2, [r3, #16]
 8002bec:	e004      	b.n	8002bf8 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	687a      	ldr	r2, [r7, #4]
 8002bf4:	6912      	ldr	r2, [r2, #16]
 8002bf6:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	695a      	ldr	r2, [r3, #20]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	430a      	orrs	r2, r1
 8002c0c:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	699a      	ldr	r2, [r3, #24]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	430a      	orrs	r2, r1
 8002c22:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2201      	movs	r2, #1
 8002c28:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8002c2a:	2300      	movs	r3, #0
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	3708      	adds	r7, #8
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}
 8002c34:	04c11db7 	.word	0x04c11db7

08002c38 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b087      	sub	sp, #28
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	60f8      	str	r0, [r7, #12]
 8002c40:	60b9      	str	r1, [r7, #8]
 8002c42:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c44:	2300      	movs	r3, #0
 8002c46:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8002c48:	231f      	movs	r3, #31
 8002c4a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	f003 0301 	and.w	r3, r3, #1
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d102      	bne.n	8002c5c <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	75fb      	strb	r3, [r7, #23]
 8002c5a:	e063      	b.n	8002d24 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8002c5c:	bf00      	nop
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	1e5a      	subs	r2, r3, #1
 8002c62:	613a      	str	r2, [r7, #16]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d009      	beq.n	8002c7c <HAL_CRCEx_Polynomial_Set+0x44>
 8002c68:	693b      	ldr	r3, [r7, #16]
 8002c6a:	f003 031f 	and.w	r3, r3, #31
 8002c6e:	68ba      	ldr	r2, [r7, #8]
 8002c70:	fa22 f303 	lsr.w	r3, r2, r3
 8002c74:	f003 0301 	and.w	r3, r3, #1
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d0f0      	beq.n	8002c5e <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2b18      	cmp	r3, #24
 8002c80:	d846      	bhi.n	8002d10 <HAL_CRCEx_Polynomial_Set+0xd8>
 8002c82:	a201      	add	r2, pc, #4	@ (adr r2, 8002c88 <HAL_CRCEx_Polynomial_Set+0x50>)
 8002c84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c88:	08002d17 	.word	0x08002d17
 8002c8c:	08002d11 	.word	0x08002d11
 8002c90:	08002d11 	.word	0x08002d11
 8002c94:	08002d11 	.word	0x08002d11
 8002c98:	08002d11 	.word	0x08002d11
 8002c9c:	08002d11 	.word	0x08002d11
 8002ca0:	08002d11 	.word	0x08002d11
 8002ca4:	08002d11 	.word	0x08002d11
 8002ca8:	08002d05 	.word	0x08002d05
 8002cac:	08002d11 	.word	0x08002d11
 8002cb0:	08002d11 	.word	0x08002d11
 8002cb4:	08002d11 	.word	0x08002d11
 8002cb8:	08002d11 	.word	0x08002d11
 8002cbc:	08002d11 	.word	0x08002d11
 8002cc0:	08002d11 	.word	0x08002d11
 8002cc4:	08002d11 	.word	0x08002d11
 8002cc8:	08002cf9 	.word	0x08002cf9
 8002ccc:	08002d11 	.word	0x08002d11
 8002cd0:	08002d11 	.word	0x08002d11
 8002cd4:	08002d11 	.word	0x08002d11
 8002cd8:	08002d11 	.word	0x08002d11
 8002cdc:	08002d11 	.word	0x08002d11
 8002ce0:	08002d11 	.word	0x08002d11
 8002ce4:	08002d11 	.word	0x08002d11
 8002ce8:	08002ced 	.word	0x08002ced
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	2b06      	cmp	r3, #6
 8002cf0:	d913      	bls.n	8002d1a <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8002cf6:	e010      	b.n	8002d1a <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	2b07      	cmp	r3, #7
 8002cfc:	d90f      	bls.n	8002d1e <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8002d02:	e00c      	b.n	8002d1e <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	2b0f      	cmp	r3, #15
 8002d08:	d90b      	bls.n	8002d22 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8002d0e:	e008      	b.n	8002d22 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8002d10:	2301      	movs	r3, #1
 8002d12:	75fb      	strb	r3, [r7, #23]
        break;
 8002d14:	e006      	b.n	8002d24 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002d16:	bf00      	nop
 8002d18:	e004      	b.n	8002d24 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002d1a:	bf00      	nop
 8002d1c:	e002      	b.n	8002d24 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002d1e:	bf00      	nop
 8002d20:	e000      	b.n	8002d24 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002d22:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8002d24:	7dfb      	ldrb	r3, [r7, #23]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d10d      	bne.n	8002d46 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	68ba      	ldr	r2, [r7, #8]
 8002d30:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	f023 0118 	bic.w	r1, r3, #24
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	687a      	ldr	r2, [r7, #4]
 8002d42:	430a      	orrs	r2, r1
 8002d44:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8002d46:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	371c      	adds	r7, #28
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d52:	4770      	bx	lr

08002d54 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b082      	sub	sp, #8
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d101      	bne.n	8002d66 <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	e069      	b.n	8002e3a <HAL_DCMI_Init+0xe6>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d6c:	b2db      	uxtb	r3, r3
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d102      	bne.n	8002d78 <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 8002d72:	6878      	ldr	r0, [r7, #4]
 8002d74:	f7fe f850 	bl	8000e18 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2202      	movs	r2, #2
 8002d7c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	699b      	ldr	r3, [r3, #24]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d002      	beq.n	8002d8e <HAL_DCMI_Init+0x3a>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
    is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	625a      	str	r2, [r3, #36]	@ 0x24
  }
  /* Configures the HS, VS, DE and PC polarity */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	6819      	ldr	r1, [r3, #0]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681a      	ldr	r2, [r3, #0]
 8002d98:	4b2a      	ldr	r3, [pc, #168]	@ (8002e44 <HAL_DCMI_Init+0xf0>)
 8002d9a:	400b      	ands	r3, r1
 8002d9c:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS | \
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	6819      	ldr	r1, [r3, #0]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	685a      	ldr	r2, [r3, #4]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	695b      	ldr	r3, [r3, #20]
 8002dac:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8002db2:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	691b      	ldr	r3, [r3, #16]
 8002db8:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8002dbe:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	699b      	ldr	r3, [r3, #24]
 8002dc4:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8002dca:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd0:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8002dd6:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ddc:	431a      	orrs	r2, r3
                                    hdcmi->Init.LineSelectStart);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8002de2:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	430a      	orrs	r2, r1
 8002dea:	601a      	str	r2, [r3, #0]

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	2b10      	cmp	r3, #16
 8002df2:	d112      	bne.n	8002e1a <HAL_DCMI_Init+0xc6>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	7f1b      	ldrb	r3, [r3, #28]
 8002df8:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	7f5b      	ldrb	r3, [r3, #29]
 8002dfe:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8002e00:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	7f9b      	ldrb	r3, [r3, #30]
 8002e06:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8002e08:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	7fdb      	ldrb	r3, [r3, #31]
 8002e10:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8002e16:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8002e18:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	68da      	ldr	r2, [r3, #12]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f042 021e 	orr.w	r2, r2, #30
 8002e28:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2201      	movs	r2, #1
 8002e34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002e38:	2300      	movs	r3, #0
}
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	3708      	adds	r7, #8
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	bf00      	nop
 8002e44:	ffe0f007 	.word	0xffe0f007

08002e48 <HAL_DCMI_DeInit>:
  *                the configuration information for DCMI.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DCMI_DeInit(DCMI_HandleTypeDef *hdcmi)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b082      	sub	sp, #8
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  }
  /* De-Initialize the low level hardware (MSP) */
  hdcmi->MspDeInitCallback(hdcmi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
  HAL_DCMI_MspDeInit(hdcmi);
 8002e50:	6878      	ldr	r0, [r7, #4]
 8002e52:	f7fe f8f7 	bl	8001044 <HAL_DCMI_MspDeInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2200      	movs	r2, #0
 8002e5a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State = HAL_DCMI_STATE_RESET;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdcmi);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2200      	movs	r2, #0
 8002e68:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002e6c:	2300      	movs	r3, #0
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	3708      	adds	r7, #8
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}
	...

08002e78 <HAL_DCMI_Start_DMA>:
  * @param  pData     The destination memory Buffer address (LCD Frame buffer).
  * @param  Length    The length of capture to be transferred.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Start_DMA(DCMI_HandleTypeDef *hdcmi, uint32_t DCMI_Mode, uint32_t pData, uint32_t Length)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b088      	sub	sp, #32
 8002e7c:	af02      	add	r7, sp, #8
 8002e7e:	60f8      	str	r0, [r7, #12]
 8002e80:	60b9      	str	r1, [r7, #8]
 8002e82:	607a      	str	r2, [r7, #4]
 8002e84:	603b      	str	r3, [r7, #0]

  /* Check function parameters */
  assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

  /* Process Locked */
  __HAL_LOCK(hdcmi);
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d101      	bne.n	8002e94 <HAL_DCMI_Start_DMA+0x1c>
 8002e90:	2302      	movs	r3, #2
 8002e92:	e0ab      	b.n	8002fec <HAL_DCMI_Start_DMA+0x174>
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	2201      	movs	r2, #1
 8002e98:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	2202      	movs	r2, #2
 8002ea0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Enable DCMI by setting DCMIEN bit */
  __HAL_DCMI_ENABLE(hdcmi);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002eb2:	601a      	str	r2, [r3, #0]

  /* Configure the DCMI Mode */
  hdcmi->Instance->CR &= ~(DCMI_CR_CM);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f022 0202 	bic.w	r2, r2, #2
 8002ec2:	601a      	str	r2, [r3, #0]
  hdcmi->Instance->CR |= (uint32_t)(DCMI_Mode);
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	6819      	ldr	r1, [r3, #0]
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	68ba      	ldr	r2, [r7, #8]
 8002ed0:	430a      	orrs	r2, r1
 8002ed2:	601a      	str	r2, [r3, #0]

  /* Set the DMA memory0 conversion complete callback */
  hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAXferCplt;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ed8:	4a46      	ldr	r2, [pc, #280]	@ (8002ff4 <HAL_DCMI_Start_DMA+0x17c>)
 8002eda:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ee0:	4a45      	ldr	r2, [pc, #276]	@ (8002ff8 <HAL_DCMI_Start_DMA+0x180>)
 8002ee2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the dma abort callback */
  hdcmi->DMA_Handle->XferAbortCallback = NULL;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ee8:	2200      	movs	r2, #0
 8002eea:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset transfer counters value */
  hdcmi->XferCount = 0;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	639a      	str	r2, [r3, #56]	@ 0x38
  hdcmi->XferTransferNumber = 0;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	641a      	str	r2, [r3, #64]	@ 0x40
  hdcmi->XferSize = 0;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	2200      	movs	r2, #0
 8002efc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdcmi->pBuffPtr = 0;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	2200      	movs	r2, #0
 8002f02:	645a      	str	r2, [r3, #68]	@ 0x44

  if (Length <= 0xFFFFU)
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f0a:	d219      	bcs.n	8002f40 <HAL_DCMI_Start_DMA+0xc8>
  {
    /* Enable the DMA Stream */
    if (HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, Length) != HAL_OK)
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	3328      	adds	r3, #40	@ 0x28
 8002f16:	4619      	mov	r1, r3
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	687a      	ldr	r2, [r7, #4]
 8002f1c:	f000 feda 	bl	8003cd4 <HAL_DMA_Start_IT>
 8002f20:	4603      	mov	r3, r0
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d055      	beq.n	8002fd2 <HAL_DCMI_Start_DMA+0x15a>
    {
      /* Set Error Code */
      hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2240      	movs	r2, #64	@ 0x40
 8002f2a:	64da      	str	r2, [r3, #76]	@ 0x4c
      /* Change DCMI state */
      hdcmi->State = HAL_DCMI_STATE_READY;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	2201      	movs	r2, #1
 8002f30:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      /* Release Lock */
      __HAL_UNLOCK(hdcmi);
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	2200      	movs	r2, #0
 8002f38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      /* Return function status */
      return HAL_ERROR;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	e055      	b.n	8002fec <HAL_DCMI_Start_DMA+0x174>
    }
  }
  else /* DCMI_DOUBLE_BUFFER Mode */
  {
    /* Set the DMA memory1 conversion complete callback */
    hdcmi->DMA_Handle->XferM1CpltCallback = DCMI_DMAXferCplt;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f44:	4a2b      	ldr	r2, [pc, #172]	@ (8002ff4 <HAL_DCMI_Start_DMA+0x17c>)
 8002f46:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize transfer parameters */
    hdcmi->XferCount = 1;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	639a      	str	r2, [r3, #56]	@ 0x38
    hdcmi->XferSize = Length;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	683a      	ldr	r2, [r7, #0]
 8002f52:	63da      	str	r2, [r3, #60]	@ 0x3c
    hdcmi->pBuffPtr = pData;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	687a      	ldr	r2, [r7, #4]
 8002f58:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Get the number of buffer */
    while (hdcmi->XferSize > 0xFFFFU)
 8002f5a:	e009      	b.n	8002f70 <HAL_DCMI_Start_DMA+0xf8>
    {
      hdcmi->XferSize = (hdcmi->XferSize / 2U);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f60:	085a      	lsrs	r2, r3, #1
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	63da      	str	r2, [r3, #60]	@ 0x3c
      hdcmi->XferCount = hdcmi->XferCount * 2U;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f6a:	005a      	lsls	r2, r3, #1
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	639a      	str	r2, [r3, #56]	@ 0x38
    while (hdcmi->XferSize > 0xFFFFU)
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f78:	d2f0      	bcs.n	8002f5c <HAL_DCMI_Start_DMA+0xe4>
    }

    /* Update DCMI counter  and transfer number*/
    hdcmi->XferCount = (hdcmi->XferCount - 2U);
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f7e:	1e9a      	subs	r2, r3, #2
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	639a      	str	r2, [r3, #56]	@ 0x38
    hdcmi->XferTransferNumber = hdcmi->XferCount;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Update second memory address */
    SecondMemAddress = (uint32_t)(pData + (4U * hdcmi->XferSize));
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f90:	009b      	lsls	r3, r3, #2
 8002f92:	687a      	ldr	r2, [r7, #4]
 8002f94:	4413      	add	r3, r2
 8002f96:	617b      	str	r3, [r7, #20]

    /* Start DMA multi buffer transfer */
    if (HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, SecondMemAddress, hdcmi->XferSize) != HAL_OK)
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	3328      	adds	r3, #40	@ 0x28
 8002fa2:	4619      	mov	r1, r3
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fa8:	9300      	str	r3, [sp, #0]
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	687a      	ldr	r2, [r7, #4]
 8002fae:	f003 fb93 	bl	80066d8 <HAL_DMAEx_MultiBufferStart_IT>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d00c      	beq.n	8002fd2 <HAL_DCMI_Start_DMA+0x15a>
    {
      /* Set Error Code */
      hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	2240      	movs	r2, #64	@ 0x40
 8002fbc:	64da      	str	r2, [r3, #76]	@ 0x4c
      /* Change DCMI state */
      hdcmi->State = HAL_DCMI_STATE_READY;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2201      	movs	r2, #1
 8002fc2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      /* Release Lock */
      __HAL_UNLOCK(hdcmi);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      /* Return function status */
      return HAL_ERROR;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e00c      	b.n	8002fec <HAL_DCMI_Start_DMA+0x174>
    }
  }

  /* Enable Capture */
  hdcmi->Instance->CR |= DCMI_CR_CAPTURE;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	681a      	ldr	r2, [r3, #0]
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f042 0201 	orr.w	r2, r2, #1
 8002fe0:	601a      	str	r2, [r3, #0]

  /* Release Lock */
  __HAL_UNLOCK(hdcmi);
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Return function status */
  return HAL_OK;
 8002fea:	2300      	movs	r3, #0
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	3718      	adds	r7, #24
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}
 8002ff4:	08003151 	.word	0x08003151
 8002ff8:	08003277 	.word	0x08003277

08002ffc <HAL_DCMI_IRQHandler>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for the DCMI.
  * @retval None
  */
void HAL_DCMI_IRQHandler(DCMI_HandleTypeDef *hdcmi)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b084      	sub	sp, #16
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  uint32_t isr_value = READ_REG(hdcmi->Instance->MISR);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	691b      	ldr	r3, [r3, #16]
 800300a:	60fb      	str	r3, [r7, #12]

  /* Synchronization error interrupt management *******************************/
  if ((isr_value & DCMI_FLAG_ERRRI) == DCMI_FLAG_ERRRI)
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	f003 0304 	and.w	r3, r3, #4
 8003012:	2b00      	cmp	r3, #0
 8003014:	d016      	beq.n	8003044 <HAL_DCMI_IRQHandler+0x48>
  {
    /* Clear the Synchronization error flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_ERRRI);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	2204      	movs	r2, #4
 800301c:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_SYNC;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003022:	f043 0202 	orr.w	r2, r3, #2
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2204      	movs	r2, #4
 800302e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Set the synchronization error callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003036:	4a31      	ldr	r2, [pc, #196]	@ (80030fc <HAL_DCMI_IRQHandler+0x100>)
 8003038:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Abort the DMA Transfer */
    (void)HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800303e:	4618      	mov	r0, r3
 8003040:	f001 fbd0 	bl	80047e4 <HAL_DMA_Abort_IT>
  }
  /* Overflow interrupt management ********************************************/
  if ((isr_value & DCMI_FLAG_OVRRI) == DCMI_FLAG_OVRRI)
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	f003 0302 	and.w	r3, r3, #2
 800304a:	2b00      	cmp	r3, #0
 800304c:	d016      	beq.n	800307c <HAL_DCMI_IRQHandler+0x80>
  {
    /* Clear the Overflow flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_OVRRI);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	2202      	movs	r2, #2
 8003054:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_OVR;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800305a:	f043 0201 	orr.w	r2, r3, #1
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2204      	movs	r2, #4
 8003066:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Set the overflow callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800306e:	4a23      	ldr	r2, [pc, #140]	@ (80030fc <HAL_DCMI_IRQHandler+0x100>)
 8003070:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Abort the DMA Transfer */
    (void)HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003076:	4618      	mov	r0, r3
 8003078:	f001 fbb4 	bl	80047e4 <HAL_DMA_Abort_IT>
  }
  /* Line Interrupt management ************************************************/
  if ((isr_value & DCMI_FLAG_LINERI) == DCMI_FLAG_LINERI)
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	f003 0310 	and.w	r3, r3, #16
 8003082:	2b00      	cmp	r3, #0
 8003084:	d006      	beq.n	8003094 <HAL_DCMI_IRQHandler+0x98>
  {
    /* Clear the Line interrupt flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_LINERI);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	2210      	movs	r2, #16
 800308c:	615a      	str	r2, [r3, #20]
    /* Line interrupt Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI line event callback*/
    hdcmi->LineEventCallback(hdcmi);
#else
    HAL_DCMI_LineEventCallback(hdcmi);
 800308e:	6878      	ldr	r0, [r7, #4]
 8003090:	f000 f840 	bl	8003114 <HAL_DCMI_LineEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
  /* VSYNC interrupt management ***********************************************/
  if ((isr_value & DCMI_FLAG_VSYNCRI) == DCMI_FLAG_VSYNCRI)
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	f003 0308 	and.w	r3, r3, #8
 800309a:	2b00      	cmp	r3, #0
 800309c:	d006      	beq.n	80030ac <HAL_DCMI_IRQHandler+0xb0>
  {
    /* Clear the VSYNC flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_VSYNCRI);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	2208      	movs	r2, #8
 80030a4:	615a      	str	r2, [r3, #20]
    /* VSYNC Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI vsync event callback*/
    hdcmi->VsyncEventCallback(hdcmi);
#else
    HAL_DCMI_VsyncEventCallback(hdcmi);
 80030a6:	6878      	ldr	r0, [r7, #4]
 80030a8:	f000 f83e 	bl	8003128 <HAL_DCMI_VsyncEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
  /* FRAME interrupt management ***********************************************/
  if ((isr_value & DCMI_FLAG_FRAMERI) == DCMI_FLAG_FRAMERI)
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	f003 0301 	and.w	r3, r3, #1
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d01d      	beq.n	80030f2 <HAL_DCMI_IRQHandler+0xf6>
  {
    /* When snapshot mode, disable Vsync, Error and Overrun interrupts */
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 0302 	and.w	r3, r3, #2
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	d107      	bne.n	80030d4 <HAL_DCMI_IRQHandler+0xd8>
    {
      /* Disable the Line, Vsync, Error and Overrun interrupts */
      __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	68da      	ldr	r2, [r3, #12]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f022 021e 	bic.w	r2, r2, #30
 80030d2:	60da      	str	r2, [r3, #12]
    }

    /* Disable the Frame interrupt */
    __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_FRAME);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	68da      	ldr	r2, [r3, #12]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f022 0201 	bic.w	r2, r2, #1
 80030e2:	60da      	str	r2, [r3, #12]

    /* Clear the End of Frame flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_FRAMERI);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	2201      	movs	r2, #1
 80030ea:	615a      	str	r2, [r3, #20]
    /* Frame Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI frame event callback*/
    hdcmi->FrameEventCallback(hdcmi);
#else
    HAL_DCMI_FrameEventCallback(hdcmi);
 80030ec:	6878      	ldr	r0, [r7, #4]
 80030ee:	f000 f825 	bl	800313c <HAL_DCMI_FrameEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
}
 80030f2:	bf00      	nop
 80030f4:	3710      	adds	r7, #16
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	08003277 	.word	0x08003277

08003100 <HAL_DCMI_ErrorCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)
{
 8003100:	b480      	push	{r7}
 8003102:	b083      	sub	sp, #12
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  UNUSED(hdcmi);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_ErrorCallback could be implemented in the user file
   */
}
 8003108:	bf00      	nop
 800310a:	370c      	adds	r7, #12
 800310c:	46bd      	mov	sp, r7
 800310e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003112:	4770      	bx	lr

08003114 <HAL_DCMI_LineEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_LineEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8003114:	b480      	push	{r7}
 8003116:	b083      	sub	sp, #12
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_LineEventCallback could be implemented in the user file
   */
}
 800311c:	bf00      	nop
 800311e:	370c      	adds	r7, #12
 8003120:	46bd      	mov	sp, r7
 8003122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003126:	4770      	bx	lr

08003128 <HAL_DCMI_VsyncEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_VsyncEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  UNUSED(hdcmi);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_VsyncEventCallback could be implemented in the user file
   */
}
 8003130:	bf00      	nop
 8003132:	370c      	adds	r7, #12
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr

0800313c <HAL_DCMI_FrameEventCallback>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval None
  */
__weak void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 800313c:	b480      	push	{r7}
 800313e:	b083      	sub	sp, #12
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  UNUSED(hdcmi);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_FrameEventCallback could be implemented in the user file
   */
}
 8003144:	bf00      	nop
 8003146:	370c      	adds	r7, #12
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr

08003150 <DCMI_DMAXferCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b084      	sub	sp, #16
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  uint32_t tmp ;

  DCMI_HandleTypeDef *hdcmi = (DCMI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800315c:	60fb      	str	r3, [r7, #12]

  if (hdcmi->XferCount != 0U)
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003162:	2b00      	cmp	r3, #0
 8003164:	d043      	beq.n	80031ee <DCMI_DMAXferCplt+0x9e>
  {
    /* Update memory 0 address location */
    tmp = ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR) & DMA_SxCR_CT);
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003172:	60bb      	str	r3, [r7, #8]
    if (((hdcmi->XferCount % 2U) == 0U) && (tmp != 0U))
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003178:	f003 0301 	and.w	r3, r3, #1
 800317c:	2b00      	cmp	r3, #0
 800317e:	d118      	bne.n	80031b2 <DCMI_DMAXferCplt+0x62>
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d015      	beq.n	80031b2 <DCMI_DMAXferCplt+0x62>
    {
      tmp = ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M0AR;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	68db      	ldr	r3, [r3, #12]
 800318e:	60bb      	str	r3, [r7, #8]
      (void)HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U * hdcmi->XferSize)), MEMORY0);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003198:	00da      	lsls	r2, r3, #3
 800319a:	68bb      	ldr	r3, [r7, #8]
 800319c:	4413      	add	r3, r2
 800319e:	2200      	movs	r2, #0
 80031a0:	4619      	mov	r1, r3
 80031a2:	f003 fdf7 	bl	8006d94 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031aa:	1e5a      	subs	r2, r3, #1
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	639a      	str	r2, [r3, #56]	@ 0x38
 80031b0:	e044      	b.n	800323c <DCMI_DMAXferCplt+0xec>
    }
    /* Update memory 1 address location */
    else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) == 0U)
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d13c      	bne.n	800323c <DCMI_DMAXferCplt+0xec>
    {
      tmp = ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M1AR;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	691b      	ldr	r3, [r3, #16]
 80031ca:	60bb      	str	r3, [r7, #8]
      (void)HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U * hdcmi->XferSize)), MEMORY1);
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031d4:	00da      	lsls	r2, r3, #3
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	4413      	add	r3, r2
 80031da:	2201      	movs	r2, #1
 80031dc:	4619      	mov	r1, r3
 80031de:	f003 fdd9 	bl	8006d94 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031e6:	1e5a      	subs	r2, r3, #1
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	639a      	str	r2, [r3, #56]	@ 0x38
 80031ec:	e026      	b.n	800323c <DCMI_DMAXferCplt+0xec>
    {
      /* Nothing to do */
    }
  }
  /* Update memory 0 address location */
  else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) != 0U)
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d006      	beq.n	800320c <DCMI_DMAXferCplt+0xbc>
  {
    ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M0AR = hdcmi->pBuffPtr;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	68fa      	ldr	r2, [r7, #12]
 8003206:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003208:	60da      	str	r2, [r3, #12]
 800320a:	e017      	b.n	800323c <DCMI_DMAXferCplt+0xec>
  }
  /* Update memory 1 address location */
  else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) == 0U)
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003218:	2b00      	cmp	r3, #0
 800321a:	d10f      	bne.n	800323c <DCMI_DMAXferCplt+0xec>
  {
    tmp = hdcmi->pBuffPtr;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003220:	60bb      	str	r3, [r7, #8]
    ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M1AR = (tmp + (4U * hdcmi->XferSize));
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003226:	0099      	lsls	r1, r3, #2
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	68ba      	ldr	r2, [r7, #8]
 8003230:	440a      	add	r2, r1
 8003232:	611a      	str	r2, [r3, #16]
    hdcmi->XferCount = hdcmi->XferTransferNumber;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	639a      	str	r2, [r3, #56]	@ 0x38
  {
    /* Nothing to do */
  }

  /* Check if the frame is transferred */
  if (hdcmi->XferCount == hdcmi->XferTransferNumber)
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003244:	429a      	cmp	r2, r3
 8003246:	d112      	bne.n	800326e <DCMI_DMAXferCplt+0x11e>
  {
    /* Enable the Frame interrupt */
    __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	68da      	ldr	r2, [r3, #12]
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f042 0201 	orr.w	r2, r2, #1
 8003256:	60da      	str	r2, [r3, #12]

    /* When snapshot mode, set dcmi state to ready */
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f003 0302 	and.w	r3, r3, #2
 8003262:	2b02      	cmp	r3, #2
 8003264:	d103      	bne.n	800326e <DCMI_DMAXferCplt+0x11e>
    {
      hdcmi->State = HAL_DCMI_STATE_READY;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	2201      	movs	r2, #1
 800326a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    }
  }
}
 800326e:	bf00      	nop
 8003270:	3710      	adds	r7, #16
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}

08003276 <DCMI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma)
{
 8003276:	b580      	push	{r7, lr}
 8003278:	b084      	sub	sp, #16
 800327a:	af00      	add	r7, sp, #0
 800327c:	6078      	str	r0, [r7, #4]
  DCMI_HandleTypeDef *hdcmi = (DCMI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003282:	60fb      	str	r3, [r7, #12]

  if (hdcmi->DMA_Handle->ErrorCode != HAL_DMA_ERROR_FE)
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003288:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800328a:	2b02      	cmp	r3, #2
 800328c:	d009      	beq.n	80032a2 <DCMI_DMAError+0x2c>
  {
    /* Initialize the DCMI state*/
    hdcmi->State = HAL_DCMI_STATE_READY;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2201      	movs	r2, #1
 8003292:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Set DCMI Error Code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_DMA;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800329a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
  /*Call registered DCMI error callback*/
  hdcmi->ErrorCallback(hdcmi);
#else
  HAL_DCMI_ErrorCallback(hdcmi);
 80032a2:	68f8      	ldr	r0, [r7, #12]
 80032a4:	f7ff ff2c 	bl	8003100 <HAL_DCMI_ErrorCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
}
 80032a8:	bf00      	nop
 80032aa:	3710      	adds	r7, #16
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}

080032b0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b086      	sub	sp, #24
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80032b8:	f7ff fa80 	bl	80027bc <HAL_GetTick>
 80032bc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d101      	bne.n	80032c8 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80032c4:	2301      	movs	r3, #1
 80032c6:	e316      	b.n	80038f6 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a66      	ldr	r2, [pc, #408]	@ (8003468 <HAL_DMA_Init+0x1b8>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d04a      	beq.n	8003368 <HAL_DMA_Init+0xb8>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a65      	ldr	r2, [pc, #404]	@ (800346c <HAL_DMA_Init+0x1bc>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d045      	beq.n	8003368 <HAL_DMA_Init+0xb8>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4a63      	ldr	r2, [pc, #396]	@ (8003470 <HAL_DMA_Init+0x1c0>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d040      	beq.n	8003368 <HAL_DMA_Init+0xb8>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a62      	ldr	r2, [pc, #392]	@ (8003474 <HAL_DMA_Init+0x1c4>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d03b      	beq.n	8003368 <HAL_DMA_Init+0xb8>
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a60      	ldr	r2, [pc, #384]	@ (8003478 <HAL_DMA_Init+0x1c8>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d036      	beq.n	8003368 <HAL_DMA_Init+0xb8>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a5f      	ldr	r2, [pc, #380]	@ (800347c <HAL_DMA_Init+0x1cc>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d031      	beq.n	8003368 <HAL_DMA_Init+0xb8>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a5d      	ldr	r2, [pc, #372]	@ (8003480 <HAL_DMA_Init+0x1d0>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d02c      	beq.n	8003368 <HAL_DMA_Init+0xb8>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a5c      	ldr	r2, [pc, #368]	@ (8003484 <HAL_DMA_Init+0x1d4>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d027      	beq.n	8003368 <HAL_DMA_Init+0xb8>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a5a      	ldr	r2, [pc, #360]	@ (8003488 <HAL_DMA_Init+0x1d8>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d022      	beq.n	8003368 <HAL_DMA_Init+0xb8>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a59      	ldr	r2, [pc, #356]	@ (800348c <HAL_DMA_Init+0x1dc>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d01d      	beq.n	8003368 <HAL_DMA_Init+0xb8>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a57      	ldr	r2, [pc, #348]	@ (8003490 <HAL_DMA_Init+0x1e0>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d018      	beq.n	8003368 <HAL_DMA_Init+0xb8>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a56      	ldr	r2, [pc, #344]	@ (8003494 <HAL_DMA_Init+0x1e4>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d013      	beq.n	8003368 <HAL_DMA_Init+0xb8>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a54      	ldr	r2, [pc, #336]	@ (8003498 <HAL_DMA_Init+0x1e8>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d00e      	beq.n	8003368 <HAL_DMA_Init+0xb8>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a53      	ldr	r2, [pc, #332]	@ (800349c <HAL_DMA_Init+0x1ec>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d009      	beq.n	8003368 <HAL_DMA_Init+0xb8>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a51      	ldr	r2, [pc, #324]	@ (80034a0 <HAL_DMA_Init+0x1f0>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d004      	beq.n	8003368 <HAL_DMA_Init+0xb8>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a50      	ldr	r2, [pc, #320]	@ (80034a4 <HAL_DMA_Init+0x1f4>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d101      	bne.n	800336c <HAL_DMA_Init+0xbc>
 8003368:	2301      	movs	r3, #1
 800336a:	e000      	b.n	800336e <HAL_DMA_Init+0xbe>
 800336c:	2300      	movs	r3, #0
 800336e:	2b00      	cmp	r3, #0
 8003370:	f000 813b 	beq.w	80035ea <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2202      	movs	r2, #2
 8003378:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2200      	movs	r2, #0
 8003380:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a37      	ldr	r2, [pc, #220]	@ (8003468 <HAL_DMA_Init+0x1b8>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d04a      	beq.n	8003424 <HAL_DMA_Init+0x174>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a36      	ldr	r2, [pc, #216]	@ (800346c <HAL_DMA_Init+0x1bc>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d045      	beq.n	8003424 <HAL_DMA_Init+0x174>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a34      	ldr	r2, [pc, #208]	@ (8003470 <HAL_DMA_Init+0x1c0>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d040      	beq.n	8003424 <HAL_DMA_Init+0x174>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a33      	ldr	r2, [pc, #204]	@ (8003474 <HAL_DMA_Init+0x1c4>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d03b      	beq.n	8003424 <HAL_DMA_Init+0x174>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a31      	ldr	r2, [pc, #196]	@ (8003478 <HAL_DMA_Init+0x1c8>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d036      	beq.n	8003424 <HAL_DMA_Init+0x174>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a30      	ldr	r2, [pc, #192]	@ (800347c <HAL_DMA_Init+0x1cc>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d031      	beq.n	8003424 <HAL_DMA_Init+0x174>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a2e      	ldr	r2, [pc, #184]	@ (8003480 <HAL_DMA_Init+0x1d0>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d02c      	beq.n	8003424 <HAL_DMA_Init+0x174>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4a2d      	ldr	r2, [pc, #180]	@ (8003484 <HAL_DMA_Init+0x1d4>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d027      	beq.n	8003424 <HAL_DMA_Init+0x174>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a2b      	ldr	r2, [pc, #172]	@ (8003488 <HAL_DMA_Init+0x1d8>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d022      	beq.n	8003424 <HAL_DMA_Init+0x174>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a2a      	ldr	r2, [pc, #168]	@ (800348c <HAL_DMA_Init+0x1dc>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d01d      	beq.n	8003424 <HAL_DMA_Init+0x174>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a28      	ldr	r2, [pc, #160]	@ (8003490 <HAL_DMA_Init+0x1e0>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d018      	beq.n	8003424 <HAL_DMA_Init+0x174>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a27      	ldr	r2, [pc, #156]	@ (8003494 <HAL_DMA_Init+0x1e4>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d013      	beq.n	8003424 <HAL_DMA_Init+0x174>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a25      	ldr	r2, [pc, #148]	@ (8003498 <HAL_DMA_Init+0x1e8>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d00e      	beq.n	8003424 <HAL_DMA_Init+0x174>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a24      	ldr	r2, [pc, #144]	@ (800349c <HAL_DMA_Init+0x1ec>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d009      	beq.n	8003424 <HAL_DMA_Init+0x174>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a22      	ldr	r2, [pc, #136]	@ (80034a0 <HAL_DMA_Init+0x1f0>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d004      	beq.n	8003424 <HAL_DMA_Init+0x174>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a21      	ldr	r2, [pc, #132]	@ (80034a4 <HAL_DMA_Init+0x1f4>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d108      	bne.n	8003436 <HAL_DMA_Init+0x186>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	681a      	ldr	r2, [r3, #0]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f022 0201 	bic.w	r2, r2, #1
 8003432:	601a      	str	r2, [r3, #0]
 8003434:	e007      	b.n	8003446 <HAL_DMA_Init+0x196>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	681a      	ldr	r2, [r3, #0]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f022 0201 	bic.w	r2, r2, #1
 8003444:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003446:	e02f      	b.n	80034a8 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003448:	f7ff f9b8 	bl	80027bc <HAL_GetTick>
 800344c:	4602      	mov	r2, r0
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	1ad3      	subs	r3, r2, r3
 8003452:	2b05      	cmp	r3, #5
 8003454:	d928      	bls.n	80034a8 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2220      	movs	r2, #32
 800345a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2203      	movs	r2, #3
 8003460:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	e246      	b.n	80038f6 <HAL_DMA_Init+0x646>
 8003468:	40020010 	.word	0x40020010
 800346c:	40020028 	.word	0x40020028
 8003470:	40020040 	.word	0x40020040
 8003474:	40020058 	.word	0x40020058
 8003478:	40020070 	.word	0x40020070
 800347c:	40020088 	.word	0x40020088
 8003480:	400200a0 	.word	0x400200a0
 8003484:	400200b8 	.word	0x400200b8
 8003488:	40020410 	.word	0x40020410
 800348c:	40020428 	.word	0x40020428
 8003490:	40020440 	.word	0x40020440
 8003494:	40020458 	.word	0x40020458
 8003498:	40020470 	.word	0x40020470
 800349c:	40020488 	.word	0x40020488
 80034a0:	400204a0 	.word	0x400204a0
 80034a4:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 0301 	and.w	r3, r3, #1
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d1c8      	bne.n	8003448 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80034be:	697a      	ldr	r2, [r7, #20]
 80034c0:	4b83      	ldr	r3, [pc, #524]	@ (80036d0 <HAL_DMA_Init+0x420>)
 80034c2:	4013      	ands	r3, r2
 80034c4:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80034ce:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	691b      	ldr	r3, [r3, #16]
 80034d4:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034da:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	699b      	ldr	r3, [r3, #24]
 80034e0:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034e6:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6a1b      	ldr	r3, [r3, #32]
 80034ec:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80034ee:	697a      	ldr	r2, [r7, #20]
 80034f0:	4313      	orrs	r3, r2
 80034f2:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034f8:	2b04      	cmp	r3, #4
 80034fa:	d107      	bne.n	800350c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003504:	4313      	orrs	r3, r2
 8003506:	697a      	ldr	r2, [r7, #20]
 8003508:	4313      	orrs	r3, r2
 800350a:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800350c:	4b71      	ldr	r3, [pc, #452]	@ (80036d4 <HAL_DMA_Init+0x424>)
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	4b71      	ldr	r3, [pc, #452]	@ (80036d8 <HAL_DMA_Init+0x428>)
 8003512:	4013      	ands	r3, r2
 8003514:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003518:	d328      	bcc.n	800356c <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	2b28      	cmp	r3, #40	@ 0x28
 8003520:	d903      	bls.n	800352a <HAL_DMA_Init+0x27a>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	2b2e      	cmp	r3, #46	@ 0x2e
 8003528:	d917      	bls.n	800355a <HAL_DMA_Init+0x2aa>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	2b3e      	cmp	r3, #62	@ 0x3e
 8003530:	d903      	bls.n	800353a <HAL_DMA_Init+0x28a>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	2b42      	cmp	r3, #66	@ 0x42
 8003538:	d90f      	bls.n	800355a <HAL_DMA_Init+0x2aa>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	2b46      	cmp	r3, #70	@ 0x46
 8003540:	d903      	bls.n	800354a <HAL_DMA_Init+0x29a>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	2b48      	cmp	r3, #72	@ 0x48
 8003548:	d907      	bls.n	800355a <HAL_DMA_Init+0x2aa>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	2b4e      	cmp	r3, #78	@ 0x4e
 8003550:	d905      	bls.n	800355e <HAL_DMA_Init+0x2ae>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	2b52      	cmp	r3, #82	@ 0x52
 8003558:	d801      	bhi.n	800355e <HAL_DMA_Init+0x2ae>
 800355a:	2301      	movs	r3, #1
 800355c:	e000      	b.n	8003560 <HAL_DMA_Init+0x2b0>
 800355e:	2300      	movs	r3, #0
 8003560:	2b00      	cmp	r3, #0
 8003562:	d003      	beq.n	800356c <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800356a:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	697a      	ldr	r2, [r7, #20]
 8003572:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	695b      	ldr	r3, [r3, #20]
 800357a:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	f023 0307 	bic.w	r3, r3, #7
 8003582:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003588:	697a      	ldr	r2, [r7, #20]
 800358a:	4313      	orrs	r3, r2
 800358c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003592:	2b04      	cmp	r3, #4
 8003594:	d117      	bne.n	80035c6 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800359a:	697a      	ldr	r2, [r7, #20]
 800359c:	4313      	orrs	r3, r2
 800359e:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d00e      	beq.n	80035c6 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80035a8:	6878      	ldr	r0, [r7, #4]
 80035aa:	f002 fce9 	bl	8005f80 <DMA_CheckFifoParam>
 80035ae:	4603      	mov	r3, r0
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d008      	beq.n	80035c6 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2240      	movs	r2, #64	@ 0x40
 80035b8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2201      	movs	r2, #1
 80035be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	e197      	b.n	80038f6 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	697a      	ldr	r2, [r7, #20]
 80035cc:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	f002 fc24 	bl	8005e1c <DMA_CalcBaseAndBitshift>
 80035d4:	4603      	mov	r3, r0
 80035d6:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035dc:	f003 031f 	and.w	r3, r3, #31
 80035e0:	223f      	movs	r2, #63	@ 0x3f
 80035e2:	409a      	lsls	r2, r3
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	609a      	str	r2, [r3, #8]
 80035e8:	e0cd      	b.n	8003786 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4a3b      	ldr	r2, [pc, #236]	@ (80036dc <HAL_DMA_Init+0x42c>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d022      	beq.n	800363a <HAL_DMA_Init+0x38a>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a39      	ldr	r2, [pc, #228]	@ (80036e0 <HAL_DMA_Init+0x430>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d01d      	beq.n	800363a <HAL_DMA_Init+0x38a>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a38      	ldr	r2, [pc, #224]	@ (80036e4 <HAL_DMA_Init+0x434>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d018      	beq.n	800363a <HAL_DMA_Init+0x38a>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a36      	ldr	r2, [pc, #216]	@ (80036e8 <HAL_DMA_Init+0x438>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d013      	beq.n	800363a <HAL_DMA_Init+0x38a>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a35      	ldr	r2, [pc, #212]	@ (80036ec <HAL_DMA_Init+0x43c>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d00e      	beq.n	800363a <HAL_DMA_Init+0x38a>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a33      	ldr	r2, [pc, #204]	@ (80036f0 <HAL_DMA_Init+0x440>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d009      	beq.n	800363a <HAL_DMA_Init+0x38a>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a32      	ldr	r2, [pc, #200]	@ (80036f4 <HAL_DMA_Init+0x444>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d004      	beq.n	800363a <HAL_DMA_Init+0x38a>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a30      	ldr	r2, [pc, #192]	@ (80036f8 <HAL_DMA_Init+0x448>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d101      	bne.n	800363e <HAL_DMA_Init+0x38e>
 800363a:	2301      	movs	r3, #1
 800363c:	e000      	b.n	8003640 <HAL_DMA_Init+0x390>
 800363e:	2300      	movs	r3, #0
 8003640:	2b00      	cmp	r3, #0
 8003642:	f000 8097 	beq.w	8003774 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a24      	ldr	r2, [pc, #144]	@ (80036dc <HAL_DMA_Init+0x42c>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d021      	beq.n	8003694 <HAL_DMA_Init+0x3e4>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4a22      	ldr	r2, [pc, #136]	@ (80036e0 <HAL_DMA_Init+0x430>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d01c      	beq.n	8003694 <HAL_DMA_Init+0x3e4>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4a21      	ldr	r2, [pc, #132]	@ (80036e4 <HAL_DMA_Init+0x434>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d017      	beq.n	8003694 <HAL_DMA_Init+0x3e4>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a1f      	ldr	r2, [pc, #124]	@ (80036e8 <HAL_DMA_Init+0x438>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d012      	beq.n	8003694 <HAL_DMA_Init+0x3e4>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4a1e      	ldr	r2, [pc, #120]	@ (80036ec <HAL_DMA_Init+0x43c>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d00d      	beq.n	8003694 <HAL_DMA_Init+0x3e4>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a1c      	ldr	r2, [pc, #112]	@ (80036f0 <HAL_DMA_Init+0x440>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d008      	beq.n	8003694 <HAL_DMA_Init+0x3e4>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a1b      	ldr	r2, [pc, #108]	@ (80036f4 <HAL_DMA_Init+0x444>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d003      	beq.n	8003694 <HAL_DMA_Init+0x3e4>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a19      	ldr	r2, [pc, #100]	@ (80036f8 <HAL_DMA_Init+0x448>)
 8003692:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2202      	movs	r2, #2
 8003698:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2200      	movs	r2, #0
 80036a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80036ac:	697a      	ldr	r2, [r7, #20]
 80036ae:	4b13      	ldr	r3, [pc, #76]	@ (80036fc <HAL_DMA_Init+0x44c>)
 80036b0:	4013      	ands	r3, r2
 80036b2:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	2b40      	cmp	r3, #64	@ 0x40
 80036ba:	d021      	beq.n	8003700 <HAL_DMA_Init+0x450>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	2b80      	cmp	r3, #128	@ 0x80
 80036c2:	d102      	bne.n	80036ca <HAL_DMA_Init+0x41a>
 80036c4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80036c8:	e01b      	b.n	8003702 <HAL_DMA_Init+0x452>
 80036ca:	2300      	movs	r3, #0
 80036cc:	e019      	b.n	8003702 <HAL_DMA_Init+0x452>
 80036ce:	bf00      	nop
 80036d0:	fe10803f 	.word	0xfe10803f
 80036d4:	5c001000 	.word	0x5c001000
 80036d8:	ffff0000 	.word	0xffff0000
 80036dc:	58025408 	.word	0x58025408
 80036e0:	5802541c 	.word	0x5802541c
 80036e4:	58025430 	.word	0x58025430
 80036e8:	58025444 	.word	0x58025444
 80036ec:	58025458 	.word	0x58025458
 80036f0:	5802546c 	.word	0x5802546c
 80036f4:	58025480 	.word	0x58025480
 80036f8:	58025494 	.word	0x58025494
 80036fc:	fffe000f 	.word	0xfffe000f
 8003700:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003702:	687a      	ldr	r2, [r7, #4]
 8003704:	68d2      	ldr	r2, [r2, #12]
 8003706:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003708:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	691b      	ldr	r3, [r3, #16]
 800370e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003710:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	695b      	ldr	r3, [r3, #20]
 8003716:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003718:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	699b      	ldr	r3, [r3, #24]
 800371e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003720:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	69db      	ldr	r3, [r3, #28]
 8003726:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003728:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6a1b      	ldr	r3, [r3, #32]
 800372e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003730:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003732:	697a      	ldr	r2, [r7, #20]
 8003734:	4313      	orrs	r3, r2
 8003736:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	697a      	ldr	r2, [r7, #20]
 800373e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	461a      	mov	r2, r3
 8003746:	4b6e      	ldr	r3, [pc, #440]	@ (8003900 <HAL_DMA_Init+0x650>)
 8003748:	4413      	add	r3, r2
 800374a:	4a6e      	ldr	r2, [pc, #440]	@ (8003904 <HAL_DMA_Init+0x654>)
 800374c:	fba2 2303 	umull	r2, r3, r2, r3
 8003750:	091b      	lsrs	r3, r3, #4
 8003752:	009a      	lsls	r2, r3, #2
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003758:	6878      	ldr	r0, [r7, #4]
 800375a:	f002 fb5f 	bl	8005e1c <DMA_CalcBaseAndBitshift>
 800375e:	4603      	mov	r3, r0
 8003760:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003766:	f003 031f 	and.w	r3, r3, #31
 800376a:	2201      	movs	r2, #1
 800376c:	409a      	lsls	r2, r3
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	605a      	str	r2, [r3, #4]
 8003772:	e008      	b.n	8003786 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2240      	movs	r2, #64	@ 0x40
 8003778:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2203      	movs	r2, #3
 800377e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	e0b7      	b.n	80038f6 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a5f      	ldr	r2, [pc, #380]	@ (8003908 <HAL_DMA_Init+0x658>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d072      	beq.n	8003876 <HAL_DMA_Init+0x5c6>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a5d      	ldr	r2, [pc, #372]	@ (800390c <HAL_DMA_Init+0x65c>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d06d      	beq.n	8003876 <HAL_DMA_Init+0x5c6>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a5c      	ldr	r2, [pc, #368]	@ (8003910 <HAL_DMA_Init+0x660>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d068      	beq.n	8003876 <HAL_DMA_Init+0x5c6>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a5a      	ldr	r2, [pc, #360]	@ (8003914 <HAL_DMA_Init+0x664>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d063      	beq.n	8003876 <HAL_DMA_Init+0x5c6>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a59      	ldr	r2, [pc, #356]	@ (8003918 <HAL_DMA_Init+0x668>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d05e      	beq.n	8003876 <HAL_DMA_Init+0x5c6>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a57      	ldr	r2, [pc, #348]	@ (800391c <HAL_DMA_Init+0x66c>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d059      	beq.n	8003876 <HAL_DMA_Init+0x5c6>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a56      	ldr	r2, [pc, #344]	@ (8003920 <HAL_DMA_Init+0x670>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d054      	beq.n	8003876 <HAL_DMA_Init+0x5c6>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a54      	ldr	r2, [pc, #336]	@ (8003924 <HAL_DMA_Init+0x674>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d04f      	beq.n	8003876 <HAL_DMA_Init+0x5c6>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a53      	ldr	r2, [pc, #332]	@ (8003928 <HAL_DMA_Init+0x678>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d04a      	beq.n	8003876 <HAL_DMA_Init+0x5c6>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a51      	ldr	r2, [pc, #324]	@ (800392c <HAL_DMA_Init+0x67c>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d045      	beq.n	8003876 <HAL_DMA_Init+0x5c6>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a50      	ldr	r2, [pc, #320]	@ (8003930 <HAL_DMA_Init+0x680>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d040      	beq.n	8003876 <HAL_DMA_Init+0x5c6>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a4e      	ldr	r2, [pc, #312]	@ (8003934 <HAL_DMA_Init+0x684>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d03b      	beq.n	8003876 <HAL_DMA_Init+0x5c6>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a4d      	ldr	r2, [pc, #308]	@ (8003938 <HAL_DMA_Init+0x688>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d036      	beq.n	8003876 <HAL_DMA_Init+0x5c6>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a4b      	ldr	r2, [pc, #300]	@ (800393c <HAL_DMA_Init+0x68c>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d031      	beq.n	8003876 <HAL_DMA_Init+0x5c6>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a4a      	ldr	r2, [pc, #296]	@ (8003940 <HAL_DMA_Init+0x690>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d02c      	beq.n	8003876 <HAL_DMA_Init+0x5c6>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a48      	ldr	r2, [pc, #288]	@ (8003944 <HAL_DMA_Init+0x694>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d027      	beq.n	8003876 <HAL_DMA_Init+0x5c6>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a47      	ldr	r2, [pc, #284]	@ (8003948 <HAL_DMA_Init+0x698>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d022      	beq.n	8003876 <HAL_DMA_Init+0x5c6>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a45      	ldr	r2, [pc, #276]	@ (800394c <HAL_DMA_Init+0x69c>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d01d      	beq.n	8003876 <HAL_DMA_Init+0x5c6>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a44      	ldr	r2, [pc, #272]	@ (8003950 <HAL_DMA_Init+0x6a0>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d018      	beq.n	8003876 <HAL_DMA_Init+0x5c6>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a42      	ldr	r2, [pc, #264]	@ (8003954 <HAL_DMA_Init+0x6a4>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d013      	beq.n	8003876 <HAL_DMA_Init+0x5c6>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4a41      	ldr	r2, [pc, #260]	@ (8003958 <HAL_DMA_Init+0x6a8>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d00e      	beq.n	8003876 <HAL_DMA_Init+0x5c6>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a3f      	ldr	r2, [pc, #252]	@ (800395c <HAL_DMA_Init+0x6ac>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d009      	beq.n	8003876 <HAL_DMA_Init+0x5c6>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a3e      	ldr	r2, [pc, #248]	@ (8003960 <HAL_DMA_Init+0x6b0>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d004      	beq.n	8003876 <HAL_DMA_Init+0x5c6>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a3c      	ldr	r2, [pc, #240]	@ (8003964 <HAL_DMA_Init+0x6b4>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d101      	bne.n	800387a <HAL_DMA_Init+0x5ca>
 8003876:	2301      	movs	r3, #1
 8003878:	e000      	b.n	800387c <HAL_DMA_Init+0x5cc>
 800387a:	2300      	movs	r3, #0
 800387c:	2b00      	cmp	r3, #0
 800387e:	d032      	beq.n	80038e6 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003880:	6878      	ldr	r0, [r7, #4]
 8003882:	f002 fbf9 	bl	8006078 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	2b80      	cmp	r3, #128	@ 0x80
 800388c:	d102      	bne.n	8003894 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2200      	movs	r2, #0
 8003892:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	685a      	ldr	r2, [r3, #4]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800389c:	b2d2      	uxtb	r2, r2
 800389e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80038a4:	687a      	ldr	r2, [r7, #4]
 80038a6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80038a8:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d010      	beq.n	80038d4 <HAL_DMA_Init+0x624>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	2b08      	cmp	r3, #8
 80038b8:	d80c      	bhi.n	80038d4 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80038ba:	6878      	ldr	r0, [r7, #4]
 80038bc:	f002 fc76 	bl	80061ac <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80038c4:	2200      	movs	r2, #0
 80038c6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038cc:	687a      	ldr	r2, [r7, #4]
 80038ce:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80038d0:	605a      	str	r2, [r3, #4]
 80038d2:	e008      	b.n	80038e6 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2200      	movs	r2, #0
 80038d8:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2200      	movs	r2, #0
 80038de:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2200      	movs	r2, #0
 80038e4:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2200      	movs	r2, #0
 80038ea:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2201      	movs	r2, #1
 80038f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80038f4:	2300      	movs	r3, #0
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3718      	adds	r7, #24
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	bf00      	nop
 8003900:	a7fdabf8 	.word	0xa7fdabf8
 8003904:	cccccccd 	.word	0xcccccccd
 8003908:	40020010 	.word	0x40020010
 800390c:	40020028 	.word	0x40020028
 8003910:	40020040 	.word	0x40020040
 8003914:	40020058 	.word	0x40020058
 8003918:	40020070 	.word	0x40020070
 800391c:	40020088 	.word	0x40020088
 8003920:	400200a0 	.word	0x400200a0
 8003924:	400200b8 	.word	0x400200b8
 8003928:	40020410 	.word	0x40020410
 800392c:	40020428 	.word	0x40020428
 8003930:	40020440 	.word	0x40020440
 8003934:	40020458 	.word	0x40020458
 8003938:	40020470 	.word	0x40020470
 800393c:	40020488 	.word	0x40020488
 8003940:	400204a0 	.word	0x400204a0
 8003944:	400204b8 	.word	0x400204b8
 8003948:	58025408 	.word	0x58025408
 800394c:	5802541c 	.word	0x5802541c
 8003950:	58025430 	.word	0x58025430
 8003954:	58025444 	.word	0x58025444
 8003958:	58025458 	.word	0x58025458
 800395c:	5802546c 	.word	0x5802546c
 8003960:	58025480 	.word	0x58025480
 8003964:	58025494 	.word	0x58025494

08003968 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b084      	sub	sp, #16
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d101      	bne.n	800397a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e1a8      	b.n	8003ccc <HAL_DMA_DeInit+0x364>
  }

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4a82      	ldr	r2, [pc, #520]	@ (8003b88 <HAL_DMA_DeInit+0x220>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d04a      	beq.n	8003a1a <HAL_DMA_DeInit+0xb2>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a80      	ldr	r2, [pc, #512]	@ (8003b8c <HAL_DMA_DeInit+0x224>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d045      	beq.n	8003a1a <HAL_DMA_DeInit+0xb2>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a7f      	ldr	r2, [pc, #508]	@ (8003b90 <HAL_DMA_DeInit+0x228>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d040      	beq.n	8003a1a <HAL_DMA_DeInit+0xb2>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4a7d      	ldr	r2, [pc, #500]	@ (8003b94 <HAL_DMA_DeInit+0x22c>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d03b      	beq.n	8003a1a <HAL_DMA_DeInit+0xb2>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a7c      	ldr	r2, [pc, #496]	@ (8003b98 <HAL_DMA_DeInit+0x230>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d036      	beq.n	8003a1a <HAL_DMA_DeInit+0xb2>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a7a      	ldr	r2, [pc, #488]	@ (8003b9c <HAL_DMA_DeInit+0x234>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d031      	beq.n	8003a1a <HAL_DMA_DeInit+0xb2>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a79      	ldr	r2, [pc, #484]	@ (8003ba0 <HAL_DMA_DeInit+0x238>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d02c      	beq.n	8003a1a <HAL_DMA_DeInit+0xb2>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a77      	ldr	r2, [pc, #476]	@ (8003ba4 <HAL_DMA_DeInit+0x23c>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d027      	beq.n	8003a1a <HAL_DMA_DeInit+0xb2>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a76      	ldr	r2, [pc, #472]	@ (8003ba8 <HAL_DMA_DeInit+0x240>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d022      	beq.n	8003a1a <HAL_DMA_DeInit+0xb2>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a74      	ldr	r2, [pc, #464]	@ (8003bac <HAL_DMA_DeInit+0x244>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d01d      	beq.n	8003a1a <HAL_DMA_DeInit+0xb2>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a73      	ldr	r2, [pc, #460]	@ (8003bb0 <HAL_DMA_DeInit+0x248>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d018      	beq.n	8003a1a <HAL_DMA_DeInit+0xb2>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a71      	ldr	r2, [pc, #452]	@ (8003bb4 <HAL_DMA_DeInit+0x24c>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d013      	beq.n	8003a1a <HAL_DMA_DeInit+0xb2>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a70      	ldr	r2, [pc, #448]	@ (8003bb8 <HAL_DMA_DeInit+0x250>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d00e      	beq.n	8003a1a <HAL_DMA_DeInit+0xb2>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a6e      	ldr	r2, [pc, #440]	@ (8003bbc <HAL_DMA_DeInit+0x254>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d009      	beq.n	8003a1a <HAL_DMA_DeInit+0xb2>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a6d      	ldr	r2, [pc, #436]	@ (8003bc0 <HAL_DMA_DeInit+0x258>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d004      	beq.n	8003a1a <HAL_DMA_DeInit+0xb2>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a6b      	ldr	r2, [pc, #428]	@ (8003bc4 <HAL_DMA_DeInit+0x25c>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d108      	bne.n	8003a2c <HAL_DMA_DeInit+0xc4>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f022 0201 	bic.w	r2, r2, #1
 8003a28:	601a      	str	r2, [r3, #0]
 8003a2a:	e007      	b.n	8003a3c <HAL_DMA_DeInit+0xd4>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f022 0201 	bic.w	r2, r2, #1
 8003a3a:	601a      	str	r2, [r3, #0]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a51      	ldr	r2, [pc, #324]	@ (8003b88 <HAL_DMA_DeInit+0x220>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d04a      	beq.n	8003adc <HAL_DMA_DeInit+0x174>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a50      	ldr	r2, [pc, #320]	@ (8003b8c <HAL_DMA_DeInit+0x224>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d045      	beq.n	8003adc <HAL_DMA_DeInit+0x174>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a4e      	ldr	r2, [pc, #312]	@ (8003b90 <HAL_DMA_DeInit+0x228>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d040      	beq.n	8003adc <HAL_DMA_DeInit+0x174>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a4d      	ldr	r2, [pc, #308]	@ (8003b94 <HAL_DMA_DeInit+0x22c>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d03b      	beq.n	8003adc <HAL_DMA_DeInit+0x174>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a4b      	ldr	r2, [pc, #300]	@ (8003b98 <HAL_DMA_DeInit+0x230>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d036      	beq.n	8003adc <HAL_DMA_DeInit+0x174>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a4a      	ldr	r2, [pc, #296]	@ (8003b9c <HAL_DMA_DeInit+0x234>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d031      	beq.n	8003adc <HAL_DMA_DeInit+0x174>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a48      	ldr	r2, [pc, #288]	@ (8003ba0 <HAL_DMA_DeInit+0x238>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d02c      	beq.n	8003adc <HAL_DMA_DeInit+0x174>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a47      	ldr	r2, [pc, #284]	@ (8003ba4 <HAL_DMA_DeInit+0x23c>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d027      	beq.n	8003adc <HAL_DMA_DeInit+0x174>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a45      	ldr	r2, [pc, #276]	@ (8003ba8 <HAL_DMA_DeInit+0x240>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d022      	beq.n	8003adc <HAL_DMA_DeInit+0x174>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a44      	ldr	r2, [pc, #272]	@ (8003bac <HAL_DMA_DeInit+0x244>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d01d      	beq.n	8003adc <HAL_DMA_DeInit+0x174>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a42      	ldr	r2, [pc, #264]	@ (8003bb0 <HAL_DMA_DeInit+0x248>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d018      	beq.n	8003adc <HAL_DMA_DeInit+0x174>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a41      	ldr	r2, [pc, #260]	@ (8003bb4 <HAL_DMA_DeInit+0x24c>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d013      	beq.n	8003adc <HAL_DMA_DeInit+0x174>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a3f      	ldr	r2, [pc, #252]	@ (8003bb8 <HAL_DMA_DeInit+0x250>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d00e      	beq.n	8003adc <HAL_DMA_DeInit+0x174>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a3e      	ldr	r2, [pc, #248]	@ (8003bbc <HAL_DMA_DeInit+0x254>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d009      	beq.n	8003adc <HAL_DMA_DeInit+0x174>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a3c      	ldr	r2, [pc, #240]	@ (8003bc0 <HAL_DMA_DeInit+0x258>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d004      	beq.n	8003adc <HAL_DMA_DeInit+0x174>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a3b      	ldr	r2, [pc, #236]	@ (8003bc4 <HAL_DMA_DeInit+0x25c>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d101      	bne.n	8003ae0 <HAL_DMA_DeInit+0x178>
 8003adc:	2301      	movs	r3, #1
 8003ade:	e000      	b.n	8003ae2 <HAL_DMA_DeInit+0x17a>
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d025      	beq.n	8003b32 <HAL_DMA_DeInit+0x1ca>
  {
    /* Reset DMA Streamx control register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR   = 0U;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	2200      	movs	r2, #0
 8003aec:	601a      	str	r2, [r3, #0]

    /* Reset DMA Streamx number of data to transfer register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->NDTR = 0U;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	2200      	movs	r2, #0
 8003af4:	605a      	str	r2, [r3, #4]

    /* Reset DMA Streamx peripheral address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->PAR  = 0U;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	2200      	movs	r2, #0
 8003afc:	609a      	str	r2, [r3, #8]

    /* Reset DMA Streamx memory 0 address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = 0U;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	2200      	movs	r2, #0
 8003b04:	60da      	str	r2, [r3, #12]

    /* Reset DMA Streamx memory 1 address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = 0U;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	611a      	str	r2, [r3, #16]

    /* Reset DMA Streamx FIFO control register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR  = (uint32_t)0x00000021U;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	2221      	movs	r2, #33	@ 0x21
 8003b14:	615a      	str	r2, [r3, #20]

    /* Get DMA steam Base Address */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003b16:	6878      	ldr	r0, [r7, #4]
 8003b18:	f002 f980 	bl	8005e1c <DMA_CalcBaseAndBitshift>
 8003b1c:	4603      	mov	r3, r0
 8003b1e:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b24:	f003 031f 	and.w	r3, r3, #31
 8003b28:	223f      	movs	r2, #63	@ 0x3f
 8003b2a:	409a      	lsls	r2, r3
 8003b2c:	68bb      	ldr	r3, [r7, #8]
 8003b2e:	609a      	str	r2, [r3, #8]
 8003b30:	e081      	b.n	8003c36 <HAL_DMA_DeInit+0x2ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4a24      	ldr	r2, [pc, #144]	@ (8003bc8 <HAL_DMA_DeInit+0x260>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d022      	beq.n	8003b82 <HAL_DMA_DeInit+0x21a>
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a22      	ldr	r2, [pc, #136]	@ (8003bcc <HAL_DMA_DeInit+0x264>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d01d      	beq.n	8003b82 <HAL_DMA_DeInit+0x21a>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4a21      	ldr	r2, [pc, #132]	@ (8003bd0 <HAL_DMA_DeInit+0x268>)
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d018      	beq.n	8003b82 <HAL_DMA_DeInit+0x21a>
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a1f      	ldr	r2, [pc, #124]	@ (8003bd4 <HAL_DMA_DeInit+0x26c>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d013      	beq.n	8003b82 <HAL_DMA_DeInit+0x21a>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4a1e      	ldr	r2, [pc, #120]	@ (8003bd8 <HAL_DMA_DeInit+0x270>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	d00e      	beq.n	8003b82 <HAL_DMA_DeInit+0x21a>
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a1c      	ldr	r2, [pc, #112]	@ (8003bdc <HAL_DMA_DeInit+0x274>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d009      	beq.n	8003b82 <HAL_DMA_DeInit+0x21a>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a1b      	ldr	r2, [pc, #108]	@ (8003be0 <HAL_DMA_DeInit+0x278>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d004      	beq.n	8003b82 <HAL_DMA_DeInit+0x21a>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a19      	ldr	r2, [pc, #100]	@ (8003be4 <HAL_DMA_DeInit+0x27c>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d132      	bne.n	8003be8 <HAL_DMA_DeInit+0x280>
 8003b82:	2301      	movs	r3, #1
 8003b84:	e031      	b.n	8003bea <HAL_DMA_DeInit+0x282>
 8003b86:	bf00      	nop
 8003b88:	40020010 	.word	0x40020010
 8003b8c:	40020028 	.word	0x40020028
 8003b90:	40020040 	.word	0x40020040
 8003b94:	40020058 	.word	0x40020058
 8003b98:	40020070 	.word	0x40020070
 8003b9c:	40020088 	.word	0x40020088
 8003ba0:	400200a0 	.word	0x400200a0
 8003ba4:	400200b8 	.word	0x400200b8
 8003ba8:	40020410 	.word	0x40020410
 8003bac:	40020428 	.word	0x40020428
 8003bb0:	40020440 	.word	0x40020440
 8003bb4:	40020458 	.word	0x40020458
 8003bb8:	40020470 	.word	0x40020470
 8003bbc:	40020488 	.word	0x40020488
 8003bc0:	400204a0 	.word	0x400204a0
 8003bc4:	400204b8 	.word	0x400204b8
 8003bc8:	58025408 	.word	0x58025408
 8003bcc:	5802541c 	.word	0x5802541c
 8003bd0:	58025430 	.word	0x58025430
 8003bd4:	58025444 	.word	0x58025444
 8003bd8:	58025458 	.word	0x58025458
 8003bdc:	5802546c 	.word	0x5802546c
 8003be0:	58025480 	.word	0x58025480
 8003be4:	58025494 	.word	0x58025494
 8003be8:	2300      	movs	r3, #0
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d021      	beq.n	8003c32 <HAL_DMA_DeInit+0x2ca>
  {
    /* Reset DMA Channel control register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR  = 0U;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	601a      	str	r2, [r3, #0]

    /* Reset DMA Channel Number of Data to Transfer register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = 0U;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	605a      	str	r2, [r3, #4]

    /* Reset DMA Channel peripheral address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR  = 0U;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	2200      	movs	r2, #0
 8003c04:	609a      	str	r2, [r3, #8]

    /* Reset DMA Channel memory 0 address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = 0U;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	60da      	str	r2, [r3, #12]

    /* Reset DMA Channel memory 1 address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CM1AR = 0U;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	2200      	movs	r2, #0
 8003c14:	611a      	str	r2, [r3, #16]

    /* Get DMA steam Base Address */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003c16:	6878      	ldr	r0, [r7, #4]
 8003c18:	f002 f900 	bl	8005e1c <DMA_CalcBaseAndBitshift>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags at correct offset within the register */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c24:	f003 031f 	and.w	r3, r3, #31
 8003c28:	2201      	movs	r2, #1
 8003c2a:	409a      	lsls	r2, r3
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	605a      	str	r2, [r3, #4]
 8003c30:	e001      	b.n	8003c36 <HAL_DMA_DeInit+0x2ce>
  }
  else
  {
    /* Return error status */
    return HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	e04a      	b.n	8003ccc <HAL_DMA_DeInit+0x364>
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
#endif /* BDMA1 */
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003c36:	6878      	ldr	r0, [r7, #4]
 8003c38:	f002 fa1e 	bl	8006078 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->DMAmuxChannel != 0U)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d008      	beq.n	8003c56 <HAL_DMA_DeInit+0x2ee>
    {
      /* Resett he DMAMUX channel that corresponds to the DMA stream */
      hdma->DMAmuxChannel->CCR = 0U;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c48:	2200      	movs	r2, #0
 8003c4a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c50:	687a      	ldr	r2, [r7, #4]
 8003c52:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003c54:	605a      	str	r2, [r3, #4]
    }

    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d00f      	beq.n	8003c7e <HAL_DMA_DeInit+0x316>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	2b08      	cmp	r3, #8
 8003c64:	d80b      	bhi.n	8003c7e <HAL_DMA_DeInit+0x316>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003c66:	6878      	ldr	r0, [r7, #4]
 8003c68:	f002 faa0 	bl	80061ac <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c70:	2200      	movs	r2, #0
 8003c72:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c78:	687a      	ldr	r2, [r7, #4]
 8003c7a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003c7c:	605a      	str	r2, [r3, #4]
    }

    hdma->DMAmuxRequestGen = 0U;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2200      	movs	r2, #0
 8003c82:	66da      	str	r2, [r3, #108]	@ 0x6c
    hdma->DMAmuxRequestGenStatus = 0U;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2200      	movs	r2, #0
 8003c88:	671a      	str	r2, [r3, #112]	@ 0x70
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	675a      	str	r2, [r3, #116]	@ 0x74
  }


  /* Clean callbacks */
  hdma->XferCpltCallback       = NULL;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2200      	movs	r2, #0
 8003c94:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback   = NULL;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback     = NULL;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback      = NULL;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2200      	movs	r2, #0
 8003cac:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback      = NULL;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003cca:	2300      	movs	r3, #0
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3710      	adds	r7, #16
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}

08003cd4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b086      	sub	sp, #24
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	60f8      	str	r0, [r7, #12]
 8003cdc:	60b9      	str	r1, [r7, #8]
 8003cde:	607a      	str	r2, [r7, #4]
 8003ce0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d101      	bne.n	8003cf0 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	e226      	b.n	800413e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003cf6:	2b01      	cmp	r3, #1
 8003cf8:	d101      	bne.n	8003cfe <HAL_DMA_Start_IT+0x2a>
 8003cfa:	2302      	movs	r3, #2
 8003cfc:	e21f      	b.n	800413e <HAL_DMA_Start_IT+0x46a>
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2201      	movs	r2, #1
 8003d02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d0c:	b2db      	uxtb	r3, r3
 8003d0e:	2b01      	cmp	r3, #1
 8003d10:	f040 820a 	bne.w	8004128 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2202      	movs	r2, #2
 8003d18:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a68      	ldr	r2, [pc, #416]	@ (8003ec8 <HAL_DMA_Start_IT+0x1f4>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d04a      	beq.n	8003dc2 <HAL_DMA_Start_IT+0xee>
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a66      	ldr	r2, [pc, #408]	@ (8003ecc <HAL_DMA_Start_IT+0x1f8>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d045      	beq.n	8003dc2 <HAL_DMA_Start_IT+0xee>
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a65      	ldr	r2, [pc, #404]	@ (8003ed0 <HAL_DMA_Start_IT+0x1fc>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d040      	beq.n	8003dc2 <HAL_DMA_Start_IT+0xee>
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a63      	ldr	r2, [pc, #396]	@ (8003ed4 <HAL_DMA_Start_IT+0x200>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d03b      	beq.n	8003dc2 <HAL_DMA_Start_IT+0xee>
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a62      	ldr	r2, [pc, #392]	@ (8003ed8 <HAL_DMA_Start_IT+0x204>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d036      	beq.n	8003dc2 <HAL_DMA_Start_IT+0xee>
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a60      	ldr	r2, [pc, #384]	@ (8003edc <HAL_DMA_Start_IT+0x208>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d031      	beq.n	8003dc2 <HAL_DMA_Start_IT+0xee>
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a5f      	ldr	r2, [pc, #380]	@ (8003ee0 <HAL_DMA_Start_IT+0x20c>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d02c      	beq.n	8003dc2 <HAL_DMA_Start_IT+0xee>
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a5d      	ldr	r2, [pc, #372]	@ (8003ee4 <HAL_DMA_Start_IT+0x210>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d027      	beq.n	8003dc2 <HAL_DMA_Start_IT+0xee>
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a5c      	ldr	r2, [pc, #368]	@ (8003ee8 <HAL_DMA_Start_IT+0x214>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d022      	beq.n	8003dc2 <HAL_DMA_Start_IT+0xee>
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a5a      	ldr	r2, [pc, #360]	@ (8003eec <HAL_DMA_Start_IT+0x218>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d01d      	beq.n	8003dc2 <HAL_DMA_Start_IT+0xee>
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a59      	ldr	r2, [pc, #356]	@ (8003ef0 <HAL_DMA_Start_IT+0x21c>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d018      	beq.n	8003dc2 <HAL_DMA_Start_IT+0xee>
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a57      	ldr	r2, [pc, #348]	@ (8003ef4 <HAL_DMA_Start_IT+0x220>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d013      	beq.n	8003dc2 <HAL_DMA_Start_IT+0xee>
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a56      	ldr	r2, [pc, #344]	@ (8003ef8 <HAL_DMA_Start_IT+0x224>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d00e      	beq.n	8003dc2 <HAL_DMA_Start_IT+0xee>
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a54      	ldr	r2, [pc, #336]	@ (8003efc <HAL_DMA_Start_IT+0x228>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d009      	beq.n	8003dc2 <HAL_DMA_Start_IT+0xee>
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a53      	ldr	r2, [pc, #332]	@ (8003f00 <HAL_DMA_Start_IT+0x22c>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d004      	beq.n	8003dc2 <HAL_DMA_Start_IT+0xee>
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a51      	ldr	r2, [pc, #324]	@ (8003f04 <HAL_DMA_Start_IT+0x230>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d108      	bne.n	8003dd4 <HAL_DMA_Start_IT+0x100>
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681a      	ldr	r2, [r3, #0]
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f022 0201 	bic.w	r2, r2, #1
 8003dd0:	601a      	str	r2, [r3, #0]
 8003dd2:	e007      	b.n	8003de4 <HAL_DMA_Start_IT+0x110>
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	681a      	ldr	r2, [r3, #0]
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f022 0201 	bic.w	r2, r2, #1
 8003de2:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	687a      	ldr	r2, [r7, #4]
 8003de8:	68b9      	ldr	r1, [r7, #8]
 8003dea:	68f8      	ldr	r0, [r7, #12]
 8003dec:	f001 fe6a 	bl	8005ac4 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a34      	ldr	r2, [pc, #208]	@ (8003ec8 <HAL_DMA_Start_IT+0x1f4>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d04a      	beq.n	8003e90 <HAL_DMA_Start_IT+0x1bc>
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a33      	ldr	r2, [pc, #204]	@ (8003ecc <HAL_DMA_Start_IT+0x1f8>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d045      	beq.n	8003e90 <HAL_DMA_Start_IT+0x1bc>
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a31      	ldr	r2, [pc, #196]	@ (8003ed0 <HAL_DMA_Start_IT+0x1fc>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d040      	beq.n	8003e90 <HAL_DMA_Start_IT+0x1bc>
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a30      	ldr	r2, [pc, #192]	@ (8003ed4 <HAL_DMA_Start_IT+0x200>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d03b      	beq.n	8003e90 <HAL_DMA_Start_IT+0x1bc>
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a2e      	ldr	r2, [pc, #184]	@ (8003ed8 <HAL_DMA_Start_IT+0x204>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d036      	beq.n	8003e90 <HAL_DMA_Start_IT+0x1bc>
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a2d      	ldr	r2, [pc, #180]	@ (8003edc <HAL_DMA_Start_IT+0x208>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d031      	beq.n	8003e90 <HAL_DMA_Start_IT+0x1bc>
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4a2b      	ldr	r2, [pc, #172]	@ (8003ee0 <HAL_DMA_Start_IT+0x20c>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d02c      	beq.n	8003e90 <HAL_DMA_Start_IT+0x1bc>
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a2a      	ldr	r2, [pc, #168]	@ (8003ee4 <HAL_DMA_Start_IT+0x210>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d027      	beq.n	8003e90 <HAL_DMA_Start_IT+0x1bc>
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a28      	ldr	r2, [pc, #160]	@ (8003ee8 <HAL_DMA_Start_IT+0x214>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d022      	beq.n	8003e90 <HAL_DMA_Start_IT+0x1bc>
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a27      	ldr	r2, [pc, #156]	@ (8003eec <HAL_DMA_Start_IT+0x218>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d01d      	beq.n	8003e90 <HAL_DMA_Start_IT+0x1bc>
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a25      	ldr	r2, [pc, #148]	@ (8003ef0 <HAL_DMA_Start_IT+0x21c>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d018      	beq.n	8003e90 <HAL_DMA_Start_IT+0x1bc>
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4a24      	ldr	r2, [pc, #144]	@ (8003ef4 <HAL_DMA_Start_IT+0x220>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d013      	beq.n	8003e90 <HAL_DMA_Start_IT+0x1bc>
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a22      	ldr	r2, [pc, #136]	@ (8003ef8 <HAL_DMA_Start_IT+0x224>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d00e      	beq.n	8003e90 <HAL_DMA_Start_IT+0x1bc>
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a21      	ldr	r2, [pc, #132]	@ (8003efc <HAL_DMA_Start_IT+0x228>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d009      	beq.n	8003e90 <HAL_DMA_Start_IT+0x1bc>
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a1f      	ldr	r2, [pc, #124]	@ (8003f00 <HAL_DMA_Start_IT+0x22c>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d004      	beq.n	8003e90 <HAL_DMA_Start_IT+0x1bc>
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a1e      	ldr	r2, [pc, #120]	@ (8003f04 <HAL_DMA_Start_IT+0x230>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d101      	bne.n	8003e94 <HAL_DMA_Start_IT+0x1c0>
 8003e90:	2301      	movs	r3, #1
 8003e92:	e000      	b.n	8003e96 <HAL_DMA_Start_IT+0x1c2>
 8003e94:	2300      	movs	r3, #0
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d036      	beq.n	8003f08 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f023 021e 	bic.w	r2, r3, #30
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f042 0216 	orr.w	r2, r2, #22
 8003eac:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d03e      	beq.n	8003f34 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f042 0208 	orr.w	r2, r2, #8
 8003ec4:	601a      	str	r2, [r3, #0]
 8003ec6:	e035      	b.n	8003f34 <HAL_DMA_Start_IT+0x260>
 8003ec8:	40020010 	.word	0x40020010
 8003ecc:	40020028 	.word	0x40020028
 8003ed0:	40020040 	.word	0x40020040
 8003ed4:	40020058 	.word	0x40020058
 8003ed8:	40020070 	.word	0x40020070
 8003edc:	40020088 	.word	0x40020088
 8003ee0:	400200a0 	.word	0x400200a0
 8003ee4:	400200b8 	.word	0x400200b8
 8003ee8:	40020410 	.word	0x40020410
 8003eec:	40020428 	.word	0x40020428
 8003ef0:	40020440 	.word	0x40020440
 8003ef4:	40020458 	.word	0x40020458
 8003ef8:	40020470 	.word	0x40020470
 8003efc:	40020488 	.word	0x40020488
 8003f00:	400204a0 	.word	0x400204a0
 8003f04:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f023 020e 	bic.w	r2, r3, #14
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f042 020a 	orr.w	r2, r2, #10
 8003f1a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d007      	beq.n	8003f34 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	681a      	ldr	r2, [r3, #0]
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f042 0204 	orr.w	r2, r2, #4
 8003f32:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a83      	ldr	r2, [pc, #524]	@ (8004148 <HAL_DMA_Start_IT+0x474>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d072      	beq.n	8004024 <HAL_DMA_Start_IT+0x350>
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4a82      	ldr	r2, [pc, #520]	@ (800414c <HAL_DMA_Start_IT+0x478>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d06d      	beq.n	8004024 <HAL_DMA_Start_IT+0x350>
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a80      	ldr	r2, [pc, #512]	@ (8004150 <HAL_DMA_Start_IT+0x47c>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d068      	beq.n	8004024 <HAL_DMA_Start_IT+0x350>
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a7f      	ldr	r2, [pc, #508]	@ (8004154 <HAL_DMA_Start_IT+0x480>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d063      	beq.n	8004024 <HAL_DMA_Start_IT+0x350>
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a7d      	ldr	r2, [pc, #500]	@ (8004158 <HAL_DMA_Start_IT+0x484>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d05e      	beq.n	8004024 <HAL_DMA_Start_IT+0x350>
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a7c      	ldr	r2, [pc, #496]	@ (800415c <HAL_DMA_Start_IT+0x488>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d059      	beq.n	8004024 <HAL_DMA_Start_IT+0x350>
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a7a      	ldr	r2, [pc, #488]	@ (8004160 <HAL_DMA_Start_IT+0x48c>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d054      	beq.n	8004024 <HAL_DMA_Start_IT+0x350>
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4a79      	ldr	r2, [pc, #484]	@ (8004164 <HAL_DMA_Start_IT+0x490>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d04f      	beq.n	8004024 <HAL_DMA_Start_IT+0x350>
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4a77      	ldr	r2, [pc, #476]	@ (8004168 <HAL_DMA_Start_IT+0x494>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d04a      	beq.n	8004024 <HAL_DMA_Start_IT+0x350>
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4a76      	ldr	r2, [pc, #472]	@ (800416c <HAL_DMA_Start_IT+0x498>)
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d045      	beq.n	8004024 <HAL_DMA_Start_IT+0x350>
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4a74      	ldr	r2, [pc, #464]	@ (8004170 <HAL_DMA_Start_IT+0x49c>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d040      	beq.n	8004024 <HAL_DMA_Start_IT+0x350>
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a73      	ldr	r2, [pc, #460]	@ (8004174 <HAL_DMA_Start_IT+0x4a0>)
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d03b      	beq.n	8004024 <HAL_DMA_Start_IT+0x350>
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a71      	ldr	r2, [pc, #452]	@ (8004178 <HAL_DMA_Start_IT+0x4a4>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d036      	beq.n	8004024 <HAL_DMA_Start_IT+0x350>
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a70      	ldr	r2, [pc, #448]	@ (800417c <HAL_DMA_Start_IT+0x4a8>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d031      	beq.n	8004024 <HAL_DMA_Start_IT+0x350>
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a6e      	ldr	r2, [pc, #440]	@ (8004180 <HAL_DMA_Start_IT+0x4ac>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d02c      	beq.n	8004024 <HAL_DMA_Start_IT+0x350>
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a6d      	ldr	r2, [pc, #436]	@ (8004184 <HAL_DMA_Start_IT+0x4b0>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d027      	beq.n	8004024 <HAL_DMA_Start_IT+0x350>
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a6b      	ldr	r2, [pc, #428]	@ (8004188 <HAL_DMA_Start_IT+0x4b4>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d022      	beq.n	8004024 <HAL_DMA_Start_IT+0x350>
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a6a      	ldr	r2, [pc, #424]	@ (800418c <HAL_DMA_Start_IT+0x4b8>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d01d      	beq.n	8004024 <HAL_DMA_Start_IT+0x350>
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a68      	ldr	r2, [pc, #416]	@ (8004190 <HAL_DMA_Start_IT+0x4bc>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d018      	beq.n	8004024 <HAL_DMA_Start_IT+0x350>
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a67      	ldr	r2, [pc, #412]	@ (8004194 <HAL_DMA_Start_IT+0x4c0>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d013      	beq.n	8004024 <HAL_DMA_Start_IT+0x350>
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a65      	ldr	r2, [pc, #404]	@ (8004198 <HAL_DMA_Start_IT+0x4c4>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d00e      	beq.n	8004024 <HAL_DMA_Start_IT+0x350>
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a64      	ldr	r2, [pc, #400]	@ (800419c <HAL_DMA_Start_IT+0x4c8>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d009      	beq.n	8004024 <HAL_DMA_Start_IT+0x350>
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a62      	ldr	r2, [pc, #392]	@ (80041a0 <HAL_DMA_Start_IT+0x4cc>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d004      	beq.n	8004024 <HAL_DMA_Start_IT+0x350>
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a61      	ldr	r2, [pc, #388]	@ (80041a4 <HAL_DMA_Start_IT+0x4d0>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d101      	bne.n	8004028 <HAL_DMA_Start_IT+0x354>
 8004024:	2301      	movs	r3, #1
 8004026:	e000      	b.n	800402a <HAL_DMA_Start_IT+0x356>
 8004028:	2300      	movs	r3, #0
 800402a:	2b00      	cmp	r3, #0
 800402c:	d01a      	beq.n	8004064 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004038:	2b00      	cmp	r3, #0
 800403a:	d007      	beq.n	800404c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004046:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800404a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004050:	2b00      	cmp	r3, #0
 8004052:	d007      	beq.n	8004064 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800405e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004062:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a37      	ldr	r2, [pc, #220]	@ (8004148 <HAL_DMA_Start_IT+0x474>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d04a      	beq.n	8004104 <HAL_DMA_Start_IT+0x430>
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a36      	ldr	r2, [pc, #216]	@ (800414c <HAL_DMA_Start_IT+0x478>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d045      	beq.n	8004104 <HAL_DMA_Start_IT+0x430>
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a34      	ldr	r2, [pc, #208]	@ (8004150 <HAL_DMA_Start_IT+0x47c>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d040      	beq.n	8004104 <HAL_DMA_Start_IT+0x430>
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4a33      	ldr	r2, [pc, #204]	@ (8004154 <HAL_DMA_Start_IT+0x480>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d03b      	beq.n	8004104 <HAL_DMA_Start_IT+0x430>
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a31      	ldr	r2, [pc, #196]	@ (8004158 <HAL_DMA_Start_IT+0x484>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d036      	beq.n	8004104 <HAL_DMA_Start_IT+0x430>
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a30      	ldr	r2, [pc, #192]	@ (800415c <HAL_DMA_Start_IT+0x488>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d031      	beq.n	8004104 <HAL_DMA_Start_IT+0x430>
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a2e      	ldr	r2, [pc, #184]	@ (8004160 <HAL_DMA_Start_IT+0x48c>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d02c      	beq.n	8004104 <HAL_DMA_Start_IT+0x430>
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4a2d      	ldr	r2, [pc, #180]	@ (8004164 <HAL_DMA_Start_IT+0x490>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d027      	beq.n	8004104 <HAL_DMA_Start_IT+0x430>
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4a2b      	ldr	r2, [pc, #172]	@ (8004168 <HAL_DMA_Start_IT+0x494>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d022      	beq.n	8004104 <HAL_DMA_Start_IT+0x430>
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4a2a      	ldr	r2, [pc, #168]	@ (800416c <HAL_DMA_Start_IT+0x498>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d01d      	beq.n	8004104 <HAL_DMA_Start_IT+0x430>
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a28      	ldr	r2, [pc, #160]	@ (8004170 <HAL_DMA_Start_IT+0x49c>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d018      	beq.n	8004104 <HAL_DMA_Start_IT+0x430>
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a27      	ldr	r2, [pc, #156]	@ (8004174 <HAL_DMA_Start_IT+0x4a0>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d013      	beq.n	8004104 <HAL_DMA_Start_IT+0x430>
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4a25      	ldr	r2, [pc, #148]	@ (8004178 <HAL_DMA_Start_IT+0x4a4>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d00e      	beq.n	8004104 <HAL_DMA_Start_IT+0x430>
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4a24      	ldr	r2, [pc, #144]	@ (800417c <HAL_DMA_Start_IT+0x4a8>)
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d009      	beq.n	8004104 <HAL_DMA_Start_IT+0x430>
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a22      	ldr	r2, [pc, #136]	@ (8004180 <HAL_DMA_Start_IT+0x4ac>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d004      	beq.n	8004104 <HAL_DMA_Start_IT+0x430>
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4a21      	ldr	r2, [pc, #132]	@ (8004184 <HAL_DMA_Start_IT+0x4b0>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d108      	bne.n	8004116 <HAL_DMA_Start_IT+0x442>
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	681a      	ldr	r2, [r3, #0]
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f042 0201 	orr.w	r2, r2, #1
 8004112:	601a      	str	r2, [r3, #0]
 8004114:	e012      	b.n	800413c <HAL_DMA_Start_IT+0x468>
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f042 0201 	orr.w	r2, r2, #1
 8004124:	601a      	str	r2, [r3, #0]
 8004126:	e009      	b.n	800413c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800412e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	2200      	movs	r2, #0
 8004134:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8004138:	2301      	movs	r3, #1
 800413a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800413c:	7dfb      	ldrb	r3, [r7, #23]
}
 800413e:	4618      	mov	r0, r3
 8004140:	3718      	adds	r7, #24
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}
 8004146:	bf00      	nop
 8004148:	40020010 	.word	0x40020010
 800414c:	40020028 	.word	0x40020028
 8004150:	40020040 	.word	0x40020040
 8004154:	40020058 	.word	0x40020058
 8004158:	40020070 	.word	0x40020070
 800415c:	40020088 	.word	0x40020088
 8004160:	400200a0 	.word	0x400200a0
 8004164:	400200b8 	.word	0x400200b8
 8004168:	40020410 	.word	0x40020410
 800416c:	40020428 	.word	0x40020428
 8004170:	40020440 	.word	0x40020440
 8004174:	40020458 	.word	0x40020458
 8004178:	40020470 	.word	0x40020470
 800417c:	40020488 	.word	0x40020488
 8004180:	400204a0 	.word	0x400204a0
 8004184:	400204b8 	.word	0x400204b8
 8004188:	58025408 	.word	0x58025408
 800418c:	5802541c 	.word	0x5802541c
 8004190:	58025430 	.word	0x58025430
 8004194:	58025444 	.word	0x58025444
 8004198:	58025458 	.word	0x58025458
 800419c:	5802546c 	.word	0x5802546c
 80041a0:	58025480 	.word	0x58025480
 80041a4:	58025494 	.word	0x58025494

080041a8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b086      	sub	sp, #24
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80041b0:	f7fe fb04 	bl	80027bc <HAL_GetTick>
 80041b4:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d101      	bne.n	80041c0 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80041bc:	2301      	movs	r3, #1
 80041be:	e2dc      	b.n	800477a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	2b02      	cmp	r3, #2
 80041ca:	d008      	beq.n	80041de <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2280      	movs	r2, #128	@ 0x80
 80041d0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2200      	movs	r2, #0
 80041d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80041da:	2301      	movs	r3, #1
 80041dc:	e2cd      	b.n	800477a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	4a76      	ldr	r2, [pc, #472]	@ (80043bc <HAL_DMA_Abort+0x214>)
 80041e4:	4293      	cmp	r3, r2
 80041e6:	d04a      	beq.n	800427e <HAL_DMA_Abort+0xd6>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a74      	ldr	r2, [pc, #464]	@ (80043c0 <HAL_DMA_Abort+0x218>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d045      	beq.n	800427e <HAL_DMA_Abort+0xd6>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4a73      	ldr	r2, [pc, #460]	@ (80043c4 <HAL_DMA_Abort+0x21c>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d040      	beq.n	800427e <HAL_DMA_Abort+0xd6>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4a71      	ldr	r2, [pc, #452]	@ (80043c8 <HAL_DMA_Abort+0x220>)
 8004202:	4293      	cmp	r3, r2
 8004204:	d03b      	beq.n	800427e <HAL_DMA_Abort+0xd6>
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4a70      	ldr	r2, [pc, #448]	@ (80043cc <HAL_DMA_Abort+0x224>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d036      	beq.n	800427e <HAL_DMA_Abort+0xd6>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4a6e      	ldr	r2, [pc, #440]	@ (80043d0 <HAL_DMA_Abort+0x228>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d031      	beq.n	800427e <HAL_DMA_Abort+0xd6>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4a6d      	ldr	r2, [pc, #436]	@ (80043d4 <HAL_DMA_Abort+0x22c>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d02c      	beq.n	800427e <HAL_DMA_Abort+0xd6>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a6b      	ldr	r2, [pc, #428]	@ (80043d8 <HAL_DMA_Abort+0x230>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d027      	beq.n	800427e <HAL_DMA_Abort+0xd6>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	4a6a      	ldr	r2, [pc, #424]	@ (80043dc <HAL_DMA_Abort+0x234>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d022      	beq.n	800427e <HAL_DMA_Abort+0xd6>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a68      	ldr	r2, [pc, #416]	@ (80043e0 <HAL_DMA_Abort+0x238>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d01d      	beq.n	800427e <HAL_DMA_Abort+0xd6>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a67      	ldr	r2, [pc, #412]	@ (80043e4 <HAL_DMA_Abort+0x23c>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d018      	beq.n	800427e <HAL_DMA_Abort+0xd6>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a65      	ldr	r2, [pc, #404]	@ (80043e8 <HAL_DMA_Abort+0x240>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d013      	beq.n	800427e <HAL_DMA_Abort+0xd6>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4a64      	ldr	r2, [pc, #400]	@ (80043ec <HAL_DMA_Abort+0x244>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d00e      	beq.n	800427e <HAL_DMA_Abort+0xd6>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a62      	ldr	r2, [pc, #392]	@ (80043f0 <HAL_DMA_Abort+0x248>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d009      	beq.n	800427e <HAL_DMA_Abort+0xd6>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a61      	ldr	r2, [pc, #388]	@ (80043f4 <HAL_DMA_Abort+0x24c>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d004      	beq.n	800427e <HAL_DMA_Abort+0xd6>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a5f      	ldr	r2, [pc, #380]	@ (80043f8 <HAL_DMA_Abort+0x250>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d101      	bne.n	8004282 <HAL_DMA_Abort+0xda>
 800427e:	2301      	movs	r3, #1
 8004280:	e000      	b.n	8004284 <HAL_DMA_Abort+0xdc>
 8004282:	2300      	movs	r3, #0
 8004284:	2b00      	cmp	r3, #0
 8004286:	d013      	beq.n	80042b0 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f022 021e 	bic.w	r2, r2, #30
 8004296:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	695a      	ldr	r2, [r3, #20]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80042a6:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	617b      	str	r3, [r7, #20]
 80042ae:	e00a      	b.n	80042c6 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	681a      	ldr	r2, [r3, #0]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f022 020e 	bic.w	r2, r2, #14
 80042be:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a3c      	ldr	r2, [pc, #240]	@ (80043bc <HAL_DMA_Abort+0x214>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d072      	beq.n	80043b6 <HAL_DMA_Abort+0x20e>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a3a      	ldr	r2, [pc, #232]	@ (80043c0 <HAL_DMA_Abort+0x218>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d06d      	beq.n	80043b6 <HAL_DMA_Abort+0x20e>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a39      	ldr	r2, [pc, #228]	@ (80043c4 <HAL_DMA_Abort+0x21c>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d068      	beq.n	80043b6 <HAL_DMA_Abort+0x20e>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a37      	ldr	r2, [pc, #220]	@ (80043c8 <HAL_DMA_Abort+0x220>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d063      	beq.n	80043b6 <HAL_DMA_Abort+0x20e>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4a36      	ldr	r2, [pc, #216]	@ (80043cc <HAL_DMA_Abort+0x224>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d05e      	beq.n	80043b6 <HAL_DMA_Abort+0x20e>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a34      	ldr	r2, [pc, #208]	@ (80043d0 <HAL_DMA_Abort+0x228>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d059      	beq.n	80043b6 <HAL_DMA_Abort+0x20e>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a33      	ldr	r2, [pc, #204]	@ (80043d4 <HAL_DMA_Abort+0x22c>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d054      	beq.n	80043b6 <HAL_DMA_Abort+0x20e>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a31      	ldr	r2, [pc, #196]	@ (80043d8 <HAL_DMA_Abort+0x230>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d04f      	beq.n	80043b6 <HAL_DMA_Abort+0x20e>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a30      	ldr	r2, [pc, #192]	@ (80043dc <HAL_DMA_Abort+0x234>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d04a      	beq.n	80043b6 <HAL_DMA_Abort+0x20e>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a2e      	ldr	r2, [pc, #184]	@ (80043e0 <HAL_DMA_Abort+0x238>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d045      	beq.n	80043b6 <HAL_DMA_Abort+0x20e>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a2d      	ldr	r2, [pc, #180]	@ (80043e4 <HAL_DMA_Abort+0x23c>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d040      	beq.n	80043b6 <HAL_DMA_Abort+0x20e>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a2b      	ldr	r2, [pc, #172]	@ (80043e8 <HAL_DMA_Abort+0x240>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d03b      	beq.n	80043b6 <HAL_DMA_Abort+0x20e>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a2a      	ldr	r2, [pc, #168]	@ (80043ec <HAL_DMA_Abort+0x244>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d036      	beq.n	80043b6 <HAL_DMA_Abort+0x20e>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a28      	ldr	r2, [pc, #160]	@ (80043f0 <HAL_DMA_Abort+0x248>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d031      	beq.n	80043b6 <HAL_DMA_Abort+0x20e>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a27      	ldr	r2, [pc, #156]	@ (80043f4 <HAL_DMA_Abort+0x24c>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d02c      	beq.n	80043b6 <HAL_DMA_Abort+0x20e>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a25      	ldr	r2, [pc, #148]	@ (80043f8 <HAL_DMA_Abort+0x250>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d027      	beq.n	80043b6 <HAL_DMA_Abort+0x20e>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a24      	ldr	r2, [pc, #144]	@ (80043fc <HAL_DMA_Abort+0x254>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d022      	beq.n	80043b6 <HAL_DMA_Abort+0x20e>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a22      	ldr	r2, [pc, #136]	@ (8004400 <HAL_DMA_Abort+0x258>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d01d      	beq.n	80043b6 <HAL_DMA_Abort+0x20e>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a21      	ldr	r2, [pc, #132]	@ (8004404 <HAL_DMA_Abort+0x25c>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d018      	beq.n	80043b6 <HAL_DMA_Abort+0x20e>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a1f      	ldr	r2, [pc, #124]	@ (8004408 <HAL_DMA_Abort+0x260>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d013      	beq.n	80043b6 <HAL_DMA_Abort+0x20e>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a1e      	ldr	r2, [pc, #120]	@ (800440c <HAL_DMA_Abort+0x264>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d00e      	beq.n	80043b6 <HAL_DMA_Abort+0x20e>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a1c      	ldr	r2, [pc, #112]	@ (8004410 <HAL_DMA_Abort+0x268>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d009      	beq.n	80043b6 <HAL_DMA_Abort+0x20e>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a1b      	ldr	r2, [pc, #108]	@ (8004414 <HAL_DMA_Abort+0x26c>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d004      	beq.n	80043b6 <HAL_DMA_Abort+0x20e>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a19      	ldr	r2, [pc, #100]	@ (8004418 <HAL_DMA_Abort+0x270>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d132      	bne.n	800441c <HAL_DMA_Abort+0x274>
 80043b6:	2301      	movs	r3, #1
 80043b8:	e031      	b.n	800441e <HAL_DMA_Abort+0x276>
 80043ba:	bf00      	nop
 80043bc:	40020010 	.word	0x40020010
 80043c0:	40020028 	.word	0x40020028
 80043c4:	40020040 	.word	0x40020040
 80043c8:	40020058 	.word	0x40020058
 80043cc:	40020070 	.word	0x40020070
 80043d0:	40020088 	.word	0x40020088
 80043d4:	400200a0 	.word	0x400200a0
 80043d8:	400200b8 	.word	0x400200b8
 80043dc:	40020410 	.word	0x40020410
 80043e0:	40020428 	.word	0x40020428
 80043e4:	40020440 	.word	0x40020440
 80043e8:	40020458 	.word	0x40020458
 80043ec:	40020470 	.word	0x40020470
 80043f0:	40020488 	.word	0x40020488
 80043f4:	400204a0 	.word	0x400204a0
 80043f8:	400204b8 	.word	0x400204b8
 80043fc:	58025408 	.word	0x58025408
 8004400:	5802541c 	.word	0x5802541c
 8004404:	58025430 	.word	0x58025430
 8004408:	58025444 	.word	0x58025444
 800440c:	58025458 	.word	0x58025458
 8004410:	5802546c 	.word	0x5802546c
 8004414:	58025480 	.word	0x58025480
 8004418:	58025494 	.word	0x58025494
 800441c:	2300      	movs	r3, #0
 800441e:	2b00      	cmp	r3, #0
 8004420:	d007      	beq.n	8004432 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800442c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004430:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a6d      	ldr	r2, [pc, #436]	@ (80045ec <HAL_DMA_Abort+0x444>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d04a      	beq.n	80044d2 <HAL_DMA_Abort+0x32a>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a6b      	ldr	r2, [pc, #428]	@ (80045f0 <HAL_DMA_Abort+0x448>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d045      	beq.n	80044d2 <HAL_DMA_Abort+0x32a>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4a6a      	ldr	r2, [pc, #424]	@ (80045f4 <HAL_DMA_Abort+0x44c>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d040      	beq.n	80044d2 <HAL_DMA_Abort+0x32a>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a68      	ldr	r2, [pc, #416]	@ (80045f8 <HAL_DMA_Abort+0x450>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d03b      	beq.n	80044d2 <HAL_DMA_Abort+0x32a>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4a67      	ldr	r2, [pc, #412]	@ (80045fc <HAL_DMA_Abort+0x454>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d036      	beq.n	80044d2 <HAL_DMA_Abort+0x32a>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a65      	ldr	r2, [pc, #404]	@ (8004600 <HAL_DMA_Abort+0x458>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d031      	beq.n	80044d2 <HAL_DMA_Abort+0x32a>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a64      	ldr	r2, [pc, #400]	@ (8004604 <HAL_DMA_Abort+0x45c>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d02c      	beq.n	80044d2 <HAL_DMA_Abort+0x32a>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a62      	ldr	r2, [pc, #392]	@ (8004608 <HAL_DMA_Abort+0x460>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d027      	beq.n	80044d2 <HAL_DMA_Abort+0x32a>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a61      	ldr	r2, [pc, #388]	@ (800460c <HAL_DMA_Abort+0x464>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d022      	beq.n	80044d2 <HAL_DMA_Abort+0x32a>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a5f      	ldr	r2, [pc, #380]	@ (8004610 <HAL_DMA_Abort+0x468>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d01d      	beq.n	80044d2 <HAL_DMA_Abort+0x32a>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4a5e      	ldr	r2, [pc, #376]	@ (8004614 <HAL_DMA_Abort+0x46c>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d018      	beq.n	80044d2 <HAL_DMA_Abort+0x32a>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4a5c      	ldr	r2, [pc, #368]	@ (8004618 <HAL_DMA_Abort+0x470>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d013      	beq.n	80044d2 <HAL_DMA_Abort+0x32a>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a5b      	ldr	r2, [pc, #364]	@ (800461c <HAL_DMA_Abort+0x474>)
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d00e      	beq.n	80044d2 <HAL_DMA_Abort+0x32a>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a59      	ldr	r2, [pc, #356]	@ (8004620 <HAL_DMA_Abort+0x478>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d009      	beq.n	80044d2 <HAL_DMA_Abort+0x32a>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	4a58      	ldr	r2, [pc, #352]	@ (8004624 <HAL_DMA_Abort+0x47c>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d004      	beq.n	80044d2 <HAL_DMA_Abort+0x32a>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4a56      	ldr	r2, [pc, #344]	@ (8004628 <HAL_DMA_Abort+0x480>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d108      	bne.n	80044e4 <HAL_DMA_Abort+0x33c>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	681a      	ldr	r2, [r3, #0]
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f022 0201 	bic.w	r2, r2, #1
 80044e0:	601a      	str	r2, [r3, #0]
 80044e2:	e007      	b.n	80044f4 <HAL_DMA_Abort+0x34c>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f022 0201 	bic.w	r2, r2, #1
 80044f2:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80044f4:	e013      	b.n	800451e <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80044f6:	f7fe f961 	bl	80027bc <HAL_GetTick>
 80044fa:	4602      	mov	r2, r0
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	1ad3      	subs	r3, r2, r3
 8004500:	2b05      	cmp	r3, #5
 8004502:	d90c      	bls.n	800451e <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2220      	movs	r2, #32
 8004508:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2203      	movs	r2, #3
 800450e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2200      	movs	r2, #0
 8004516:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 800451a:	2301      	movs	r3, #1
 800451c:	e12d      	b.n	800477a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f003 0301 	and.w	r3, r3, #1
 8004526:	2b00      	cmp	r3, #0
 8004528:	d1e5      	bne.n	80044f6 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a2f      	ldr	r2, [pc, #188]	@ (80045ec <HAL_DMA_Abort+0x444>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d04a      	beq.n	80045ca <HAL_DMA_Abort+0x422>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a2d      	ldr	r2, [pc, #180]	@ (80045f0 <HAL_DMA_Abort+0x448>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d045      	beq.n	80045ca <HAL_DMA_Abort+0x422>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a2c      	ldr	r2, [pc, #176]	@ (80045f4 <HAL_DMA_Abort+0x44c>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d040      	beq.n	80045ca <HAL_DMA_Abort+0x422>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a2a      	ldr	r2, [pc, #168]	@ (80045f8 <HAL_DMA_Abort+0x450>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d03b      	beq.n	80045ca <HAL_DMA_Abort+0x422>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a29      	ldr	r2, [pc, #164]	@ (80045fc <HAL_DMA_Abort+0x454>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d036      	beq.n	80045ca <HAL_DMA_Abort+0x422>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a27      	ldr	r2, [pc, #156]	@ (8004600 <HAL_DMA_Abort+0x458>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d031      	beq.n	80045ca <HAL_DMA_Abort+0x422>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a26      	ldr	r2, [pc, #152]	@ (8004604 <HAL_DMA_Abort+0x45c>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d02c      	beq.n	80045ca <HAL_DMA_Abort+0x422>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a24      	ldr	r2, [pc, #144]	@ (8004608 <HAL_DMA_Abort+0x460>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d027      	beq.n	80045ca <HAL_DMA_Abort+0x422>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a23      	ldr	r2, [pc, #140]	@ (800460c <HAL_DMA_Abort+0x464>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d022      	beq.n	80045ca <HAL_DMA_Abort+0x422>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a21      	ldr	r2, [pc, #132]	@ (8004610 <HAL_DMA_Abort+0x468>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d01d      	beq.n	80045ca <HAL_DMA_Abort+0x422>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a20      	ldr	r2, [pc, #128]	@ (8004614 <HAL_DMA_Abort+0x46c>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d018      	beq.n	80045ca <HAL_DMA_Abort+0x422>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a1e      	ldr	r2, [pc, #120]	@ (8004618 <HAL_DMA_Abort+0x470>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d013      	beq.n	80045ca <HAL_DMA_Abort+0x422>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a1d      	ldr	r2, [pc, #116]	@ (800461c <HAL_DMA_Abort+0x474>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d00e      	beq.n	80045ca <HAL_DMA_Abort+0x422>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a1b      	ldr	r2, [pc, #108]	@ (8004620 <HAL_DMA_Abort+0x478>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d009      	beq.n	80045ca <HAL_DMA_Abort+0x422>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a1a      	ldr	r2, [pc, #104]	@ (8004624 <HAL_DMA_Abort+0x47c>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d004      	beq.n	80045ca <HAL_DMA_Abort+0x422>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a18      	ldr	r2, [pc, #96]	@ (8004628 <HAL_DMA_Abort+0x480>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d101      	bne.n	80045ce <HAL_DMA_Abort+0x426>
 80045ca:	2301      	movs	r3, #1
 80045cc:	e000      	b.n	80045d0 <HAL_DMA_Abort+0x428>
 80045ce:	2300      	movs	r3, #0
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d02b      	beq.n	800462c <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045d8:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045de:	f003 031f 	and.w	r3, r3, #31
 80045e2:	223f      	movs	r2, #63	@ 0x3f
 80045e4:	409a      	lsls	r2, r3
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	609a      	str	r2, [r3, #8]
 80045ea:	e02a      	b.n	8004642 <HAL_DMA_Abort+0x49a>
 80045ec:	40020010 	.word	0x40020010
 80045f0:	40020028 	.word	0x40020028
 80045f4:	40020040 	.word	0x40020040
 80045f8:	40020058 	.word	0x40020058
 80045fc:	40020070 	.word	0x40020070
 8004600:	40020088 	.word	0x40020088
 8004604:	400200a0 	.word	0x400200a0
 8004608:	400200b8 	.word	0x400200b8
 800460c:	40020410 	.word	0x40020410
 8004610:	40020428 	.word	0x40020428
 8004614:	40020440 	.word	0x40020440
 8004618:	40020458 	.word	0x40020458
 800461c:	40020470 	.word	0x40020470
 8004620:	40020488 	.word	0x40020488
 8004624:	400204a0 	.word	0x400204a0
 8004628:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004630:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004636:	f003 031f 	and.w	r3, r3, #31
 800463a:	2201      	movs	r2, #1
 800463c:	409a      	lsls	r2, r3
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a4f      	ldr	r2, [pc, #316]	@ (8004784 <HAL_DMA_Abort+0x5dc>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d072      	beq.n	8004732 <HAL_DMA_Abort+0x58a>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a4d      	ldr	r2, [pc, #308]	@ (8004788 <HAL_DMA_Abort+0x5e0>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d06d      	beq.n	8004732 <HAL_DMA_Abort+0x58a>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a4c      	ldr	r2, [pc, #304]	@ (800478c <HAL_DMA_Abort+0x5e4>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d068      	beq.n	8004732 <HAL_DMA_Abort+0x58a>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a4a      	ldr	r2, [pc, #296]	@ (8004790 <HAL_DMA_Abort+0x5e8>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d063      	beq.n	8004732 <HAL_DMA_Abort+0x58a>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a49      	ldr	r2, [pc, #292]	@ (8004794 <HAL_DMA_Abort+0x5ec>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d05e      	beq.n	8004732 <HAL_DMA_Abort+0x58a>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a47      	ldr	r2, [pc, #284]	@ (8004798 <HAL_DMA_Abort+0x5f0>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d059      	beq.n	8004732 <HAL_DMA_Abort+0x58a>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4a46      	ldr	r2, [pc, #280]	@ (800479c <HAL_DMA_Abort+0x5f4>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d054      	beq.n	8004732 <HAL_DMA_Abort+0x58a>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a44      	ldr	r2, [pc, #272]	@ (80047a0 <HAL_DMA_Abort+0x5f8>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d04f      	beq.n	8004732 <HAL_DMA_Abort+0x58a>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a43      	ldr	r2, [pc, #268]	@ (80047a4 <HAL_DMA_Abort+0x5fc>)
 8004698:	4293      	cmp	r3, r2
 800469a:	d04a      	beq.n	8004732 <HAL_DMA_Abort+0x58a>
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a41      	ldr	r2, [pc, #260]	@ (80047a8 <HAL_DMA_Abort+0x600>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d045      	beq.n	8004732 <HAL_DMA_Abort+0x58a>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4a40      	ldr	r2, [pc, #256]	@ (80047ac <HAL_DMA_Abort+0x604>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d040      	beq.n	8004732 <HAL_DMA_Abort+0x58a>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4a3e      	ldr	r2, [pc, #248]	@ (80047b0 <HAL_DMA_Abort+0x608>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d03b      	beq.n	8004732 <HAL_DMA_Abort+0x58a>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4a3d      	ldr	r2, [pc, #244]	@ (80047b4 <HAL_DMA_Abort+0x60c>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d036      	beq.n	8004732 <HAL_DMA_Abort+0x58a>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	4a3b      	ldr	r2, [pc, #236]	@ (80047b8 <HAL_DMA_Abort+0x610>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d031      	beq.n	8004732 <HAL_DMA_Abort+0x58a>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	4a3a      	ldr	r2, [pc, #232]	@ (80047bc <HAL_DMA_Abort+0x614>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d02c      	beq.n	8004732 <HAL_DMA_Abort+0x58a>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a38      	ldr	r2, [pc, #224]	@ (80047c0 <HAL_DMA_Abort+0x618>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d027      	beq.n	8004732 <HAL_DMA_Abort+0x58a>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a37      	ldr	r2, [pc, #220]	@ (80047c4 <HAL_DMA_Abort+0x61c>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d022      	beq.n	8004732 <HAL_DMA_Abort+0x58a>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4a35      	ldr	r2, [pc, #212]	@ (80047c8 <HAL_DMA_Abort+0x620>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d01d      	beq.n	8004732 <HAL_DMA_Abort+0x58a>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4a34      	ldr	r2, [pc, #208]	@ (80047cc <HAL_DMA_Abort+0x624>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d018      	beq.n	8004732 <HAL_DMA_Abort+0x58a>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a32      	ldr	r2, [pc, #200]	@ (80047d0 <HAL_DMA_Abort+0x628>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d013      	beq.n	8004732 <HAL_DMA_Abort+0x58a>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	4a31      	ldr	r2, [pc, #196]	@ (80047d4 <HAL_DMA_Abort+0x62c>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d00e      	beq.n	8004732 <HAL_DMA_Abort+0x58a>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4a2f      	ldr	r2, [pc, #188]	@ (80047d8 <HAL_DMA_Abort+0x630>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d009      	beq.n	8004732 <HAL_DMA_Abort+0x58a>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4a2e      	ldr	r2, [pc, #184]	@ (80047dc <HAL_DMA_Abort+0x634>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d004      	beq.n	8004732 <HAL_DMA_Abort+0x58a>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a2c      	ldr	r2, [pc, #176]	@ (80047e0 <HAL_DMA_Abort+0x638>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d101      	bne.n	8004736 <HAL_DMA_Abort+0x58e>
 8004732:	2301      	movs	r3, #1
 8004734:	e000      	b.n	8004738 <HAL_DMA_Abort+0x590>
 8004736:	2300      	movs	r3, #0
 8004738:	2b00      	cmp	r3, #0
 800473a:	d015      	beq.n	8004768 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004740:	687a      	ldr	r2, [r7, #4]
 8004742:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004744:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800474a:	2b00      	cmp	r3, #0
 800474c:	d00c      	beq.n	8004768 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004758:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800475c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004762:	687a      	ldr	r2, [r7, #4]
 8004764:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004766:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2201      	movs	r2, #1
 800476c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8004778:	2300      	movs	r3, #0
}
 800477a:	4618      	mov	r0, r3
 800477c:	3718      	adds	r7, #24
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}
 8004782:	bf00      	nop
 8004784:	40020010 	.word	0x40020010
 8004788:	40020028 	.word	0x40020028
 800478c:	40020040 	.word	0x40020040
 8004790:	40020058 	.word	0x40020058
 8004794:	40020070 	.word	0x40020070
 8004798:	40020088 	.word	0x40020088
 800479c:	400200a0 	.word	0x400200a0
 80047a0:	400200b8 	.word	0x400200b8
 80047a4:	40020410 	.word	0x40020410
 80047a8:	40020428 	.word	0x40020428
 80047ac:	40020440 	.word	0x40020440
 80047b0:	40020458 	.word	0x40020458
 80047b4:	40020470 	.word	0x40020470
 80047b8:	40020488 	.word	0x40020488
 80047bc:	400204a0 	.word	0x400204a0
 80047c0:	400204b8 	.word	0x400204b8
 80047c4:	58025408 	.word	0x58025408
 80047c8:	5802541c 	.word	0x5802541c
 80047cc:	58025430 	.word	0x58025430
 80047d0:	58025444 	.word	0x58025444
 80047d4:	58025458 	.word	0x58025458
 80047d8:	5802546c 	.word	0x5802546c
 80047dc:	58025480 	.word	0x58025480
 80047e0:	58025494 	.word	0x58025494

080047e4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b084      	sub	sp, #16
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d101      	bne.n	80047f6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80047f2:	2301      	movs	r3, #1
 80047f4:	e237      	b.n	8004c66 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80047fc:	b2db      	uxtb	r3, r3
 80047fe:	2b02      	cmp	r3, #2
 8004800:	d004      	beq.n	800480c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2280      	movs	r2, #128	@ 0x80
 8004806:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004808:	2301      	movs	r3, #1
 800480a:	e22c      	b.n	8004c66 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4a5c      	ldr	r2, [pc, #368]	@ (8004984 <HAL_DMA_Abort_IT+0x1a0>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d04a      	beq.n	80048ac <HAL_DMA_Abort_IT+0xc8>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a5b      	ldr	r2, [pc, #364]	@ (8004988 <HAL_DMA_Abort_IT+0x1a4>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d045      	beq.n	80048ac <HAL_DMA_Abort_IT+0xc8>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a59      	ldr	r2, [pc, #356]	@ (800498c <HAL_DMA_Abort_IT+0x1a8>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d040      	beq.n	80048ac <HAL_DMA_Abort_IT+0xc8>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a58      	ldr	r2, [pc, #352]	@ (8004990 <HAL_DMA_Abort_IT+0x1ac>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d03b      	beq.n	80048ac <HAL_DMA_Abort_IT+0xc8>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a56      	ldr	r2, [pc, #344]	@ (8004994 <HAL_DMA_Abort_IT+0x1b0>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d036      	beq.n	80048ac <HAL_DMA_Abort_IT+0xc8>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a55      	ldr	r2, [pc, #340]	@ (8004998 <HAL_DMA_Abort_IT+0x1b4>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d031      	beq.n	80048ac <HAL_DMA_Abort_IT+0xc8>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a53      	ldr	r2, [pc, #332]	@ (800499c <HAL_DMA_Abort_IT+0x1b8>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d02c      	beq.n	80048ac <HAL_DMA_Abort_IT+0xc8>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a52      	ldr	r2, [pc, #328]	@ (80049a0 <HAL_DMA_Abort_IT+0x1bc>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d027      	beq.n	80048ac <HAL_DMA_Abort_IT+0xc8>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a50      	ldr	r2, [pc, #320]	@ (80049a4 <HAL_DMA_Abort_IT+0x1c0>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d022      	beq.n	80048ac <HAL_DMA_Abort_IT+0xc8>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a4f      	ldr	r2, [pc, #316]	@ (80049a8 <HAL_DMA_Abort_IT+0x1c4>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d01d      	beq.n	80048ac <HAL_DMA_Abort_IT+0xc8>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a4d      	ldr	r2, [pc, #308]	@ (80049ac <HAL_DMA_Abort_IT+0x1c8>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d018      	beq.n	80048ac <HAL_DMA_Abort_IT+0xc8>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a4c      	ldr	r2, [pc, #304]	@ (80049b0 <HAL_DMA_Abort_IT+0x1cc>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d013      	beq.n	80048ac <HAL_DMA_Abort_IT+0xc8>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a4a      	ldr	r2, [pc, #296]	@ (80049b4 <HAL_DMA_Abort_IT+0x1d0>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d00e      	beq.n	80048ac <HAL_DMA_Abort_IT+0xc8>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a49      	ldr	r2, [pc, #292]	@ (80049b8 <HAL_DMA_Abort_IT+0x1d4>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d009      	beq.n	80048ac <HAL_DMA_Abort_IT+0xc8>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a47      	ldr	r2, [pc, #284]	@ (80049bc <HAL_DMA_Abort_IT+0x1d8>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d004      	beq.n	80048ac <HAL_DMA_Abort_IT+0xc8>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a46      	ldr	r2, [pc, #280]	@ (80049c0 <HAL_DMA_Abort_IT+0x1dc>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d101      	bne.n	80048b0 <HAL_DMA_Abort_IT+0xcc>
 80048ac:	2301      	movs	r3, #1
 80048ae:	e000      	b.n	80048b2 <HAL_DMA_Abort_IT+0xce>
 80048b0:	2300      	movs	r3, #0
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	f000 8086 	beq.w	80049c4 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2204      	movs	r2, #4
 80048bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a2f      	ldr	r2, [pc, #188]	@ (8004984 <HAL_DMA_Abort_IT+0x1a0>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d04a      	beq.n	8004960 <HAL_DMA_Abort_IT+0x17c>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a2e      	ldr	r2, [pc, #184]	@ (8004988 <HAL_DMA_Abort_IT+0x1a4>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d045      	beq.n	8004960 <HAL_DMA_Abort_IT+0x17c>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a2c      	ldr	r2, [pc, #176]	@ (800498c <HAL_DMA_Abort_IT+0x1a8>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d040      	beq.n	8004960 <HAL_DMA_Abort_IT+0x17c>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a2b      	ldr	r2, [pc, #172]	@ (8004990 <HAL_DMA_Abort_IT+0x1ac>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d03b      	beq.n	8004960 <HAL_DMA_Abort_IT+0x17c>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a29      	ldr	r2, [pc, #164]	@ (8004994 <HAL_DMA_Abort_IT+0x1b0>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d036      	beq.n	8004960 <HAL_DMA_Abort_IT+0x17c>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4a28      	ldr	r2, [pc, #160]	@ (8004998 <HAL_DMA_Abort_IT+0x1b4>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d031      	beq.n	8004960 <HAL_DMA_Abort_IT+0x17c>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a26      	ldr	r2, [pc, #152]	@ (800499c <HAL_DMA_Abort_IT+0x1b8>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d02c      	beq.n	8004960 <HAL_DMA_Abort_IT+0x17c>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a25      	ldr	r2, [pc, #148]	@ (80049a0 <HAL_DMA_Abort_IT+0x1bc>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d027      	beq.n	8004960 <HAL_DMA_Abort_IT+0x17c>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4a23      	ldr	r2, [pc, #140]	@ (80049a4 <HAL_DMA_Abort_IT+0x1c0>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d022      	beq.n	8004960 <HAL_DMA_Abort_IT+0x17c>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4a22      	ldr	r2, [pc, #136]	@ (80049a8 <HAL_DMA_Abort_IT+0x1c4>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d01d      	beq.n	8004960 <HAL_DMA_Abort_IT+0x17c>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a20      	ldr	r2, [pc, #128]	@ (80049ac <HAL_DMA_Abort_IT+0x1c8>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d018      	beq.n	8004960 <HAL_DMA_Abort_IT+0x17c>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4a1f      	ldr	r2, [pc, #124]	@ (80049b0 <HAL_DMA_Abort_IT+0x1cc>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d013      	beq.n	8004960 <HAL_DMA_Abort_IT+0x17c>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4a1d      	ldr	r2, [pc, #116]	@ (80049b4 <HAL_DMA_Abort_IT+0x1d0>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d00e      	beq.n	8004960 <HAL_DMA_Abort_IT+0x17c>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4a1c      	ldr	r2, [pc, #112]	@ (80049b8 <HAL_DMA_Abort_IT+0x1d4>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d009      	beq.n	8004960 <HAL_DMA_Abort_IT+0x17c>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	4a1a      	ldr	r2, [pc, #104]	@ (80049bc <HAL_DMA_Abort_IT+0x1d8>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d004      	beq.n	8004960 <HAL_DMA_Abort_IT+0x17c>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4a19      	ldr	r2, [pc, #100]	@ (80049c0 <HAL_DMA_Abort_IT+0x1dc>)
 800495c:	4293      	cmp	r3, r2
 800495e:	d108      	bne.n	8004972 <HAL_DMA_Abort_IT+0x18e>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f022 0201 	bic.w	r2, r2, #1
 800496e:	601a      	str	r2, [r3, #0]
 8004970:	e178      	b.n	8004c64 <HAL_DMA_Abort_IT+0x480>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	681a      	ldr	r2, [r3, #0]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f022 0201 	bic.w	r2, r2, #1
 8004980:	601a      	str	r2, [r3, #0]
 8004982:	e16f      	b.n	8004c64 <HAL_DMA_Abort_IT+0x480>
 8004984:	40020010 	.word	0x40020010
 8004988:	40020028 	.word	0x40020028
 800498c:	40020040 	.word	0x40020040
 8004990:	40020058 	.word	0x40020058
 8004994:	40020070 	.word	0x40020070
 8004998:	40020088 	.word	0x40020088
 800499c:	400200a0 	.word	0x400200a0
 80049a0:	400200b8 	.word	0x400200b8
 80049a4:	40020410 	.word	0x40020410
 80049a8:	40020428 	.word	0x40020428
 80049ac:	40020440 	.word	0x40020440
 80049b0:	40020458 	.word	0x40020458
 80049b4:	40020470 	.word	0x40020470
 80049b8:	40020488 	.word	0x40020488
 80049bc:	400204a0 	.word	0x400204a0
 80049c0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f022 020e 	bic.w	r2, r2, #14
 80049d2:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a6c      	ldr	r2, [pc, #432]	@ (8004b8c <HAL_DMA_Abort_IT+0x3a8>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d04a      	beq.n	8004a74 <HAL_DMA_Abort_IT+0x290>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a6b      	ldr	r2, [pc, #428]	@ (8004b90 <HAL_DMA_Abort_IT+0x3ac>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d045      	beq.n	8004a74 <HAL_DMA_Abort_IT+0x290>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a69      	ldr	r2, [pc, #420]	@ (8004b94 <HAL_DMA_Abort_IT+0x3b0>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d040      	beq.n	8004a74 <HAL_DMA_Abort_IT+0x290>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a68      	ldr	r2, [pc, #416]	@ (8004b98 <HAL_DMA_Abort_IT+0x3b4>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d03b      	beq.n	8004a74 <HAL_DMA_Abort_IT+0x290>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a66      	ldr	r2, [pc, #408]	@ (8004b9c <HAL_DMA_Abort_IT+0x3b8>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d036      	beq.n	8004a74 <HAL_DMA_Abort_IT+0x290>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a65      	ldr	r2, [pc, #404]	@ (8004ba0 <HAL_DMA_Abort_IT+0x3bc>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d031      	beq.n	8004a74 <HAL_DMA_Abort_IT+0x290>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a63      	ldr	r2, [pc, #396]	@ (8004ba4 <HAL_DMA_Abort_IT+0x3c0>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d02c      	beq.n	8004a74 <HAL_DMA_Abort_IT+0x290>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a62      	ldr	r2, [pc, #392]	@ (8004ba8 <HAL_DMA_Abort_IT+0x3c4>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d027      	beq.n	8004a74 <HAL_DMA_Abort_IT+0x290>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a60      	ldr	r2, [pc, #384]	@ (8004bac <HAL_DMA_Abort_IT+0x3c8>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d022      	beq.n	8004a74 <HAL_DMA_Abort_IT+0x290>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a5f      	ldr	r2, [pc, #380]	@ (8004bb0 <HAL_DMA_Abort_IT+0x3cc>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d01d      	beq.n	8004a74 <HAL_DMA_Abort_IT+0x290>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a5d      	ldr	r2, [pc, #372]	@ (8004bb4 <HAL_DMA_Abort_IT+0x3d0>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d018      	beq.n	8004a74 <HAL_DMA_Abort_IT+0x290>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a5c      	ldr	r2, [pc, #368]	@ (8004bb8 <HAL_DMA_Abort_IT+0x3d4>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d013      	beq.n	8004a74 <HAL_DMA_Abort_IT+0x290>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a5a      	ldr	r2, [pc, #360]	@ (8004bbc <HAL_DMA_Abort_IT+0x3d8>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d00e      	beq.n	8004a74 <HAL_DMA_Abort_IT+0x290>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a59      	ldr	r2, [pc, #356]	@ (8004bc0 <HAL_DMA_Abort_IT+0x3dc>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d009      	beq.n	8004a74 <HAL_DMA_Abort_IT+0x290>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4a57      	ldr	r2, [pc, #348]	@ (8004bc4 <HAL_DMA_Abort_IT+0x3e0>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d004      	beq.n	8004a74 <HAL_DMA_Abort_IT+0x290>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a56      	ldr	r2, [pc, #344]	@ (8004bc8 <HAL_DMA_Abort_IT+0x3e4>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d108      	bne.n	8004a86 <HAL_DMA_Abort_IT+0x2a2>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	681a      	ldr	r2, [r3, #0]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f022 0201 	bic.w	r2, r2, #1
 8004a82:	601a      	str	r2, [r3, #0]
 8004a84:	e007      	b.n	8004a96 <HAL_DMA_Abort_IT+0x2b2>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	681a      	ldr	r2, [r3, #0]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f022 0201 	bic.w	r2, r2, #1
 8004a94:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a3c      	ldr	r2, [pc, #240]	@ (8004b8c <HAL_DMA_Abort_IT+0x3a8>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d072      	beq.n	8004b86 <HAL_DMA_Abort_IT+0x3a2>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a3a      	ldr	r2, [pc, #232]	@ (8004b90 <HAL_DMA_Abort_IT+0x3ac>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d06d      	beq.n	8004b86 <HAL_DMA_Abort_IT+0x3a2>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a39      	ldr	r2, [pc, #228]	@ (8004b94 <HAL_DMA_Abort_IT+0x3b0>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d068      	beq.n	8004b86 <HAL_DMA_Abort_IT+0x3a2>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a37      	ldr	r2, [pc, #220]	@ (8004b98 <HAL_DMA_Abort_IT+0x3b4>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d063      	beq.n	8004b86 <HAL_DMA_Abort_IT+0x3a2>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a36      	ldr	r2, [pc, #216]	@ (8004b9c <HAL_DMA_Abort_IT+0x3b8>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d05e      	beq.n	8004b86 <HAL_DMA_Abort_IT+0x3a2>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a34      	ldr	r2, [pc, #208]	@ (8004ba0 <HAL_DMA_Abort_IT+0x3bc>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d059      	beq.n	8004b86 <HAL_DMA_Abort_IT+0x3a2>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a33      	ldr	r2, [pc, #204]	@ (8004ba4 <HAL_DMA_Abort_IT+0x3c0>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d054      	beq.n	8004b86 <HAL_DMA_Abort_IT+0x3a2>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a31      	ldr	r2, [pc, #196]	@ (8004ba8 <HAL_DMA_Abort_IT+0x3c4>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d04f      	beq.n	8004b86 <HAL_DMA_Abort_IT+0x3a2>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a30      	ldr	r2, [pc, #192]	@ (8004bac <HAL_DMA_Abort_IT+0x3c8>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d04a      	beq.n	8004b86 <HAL_DMA_Abort_IT+0x3a2>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4a2e      	ldr	r2, [pc, #184]	@ (8004bb0 <HAL_DMA_Abort_IT+0x3cc>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d045      	beq.n	8004b86 <HAL_DMA_Abort_IT+0x3a2>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a2d      	ldr	r2, [pc, #180]	@ (8004bb4 <HAL_DMA_Abort_IT+0x3d0>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d040      	beq.n	8004b86 <HAL_DMA_Abort_IT+0x3a2>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a2b      	ldr	r2, [pc, #172]	@ (8004bb8 <HAL_DMA_Abort_IT+0x3d4>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d03b      	beq.n	8004b86 <HAL_DMA_Abort_IT+0x3a2>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4a2a      	ldr	r2, [pc, #168]	@ (8004bbc <HAL_DMA_Abort_IT+0x3d8>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d036      	beq.n	8004b86 <HAL_DMA_Abort_IT+0x3a2>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a28      	ldr	r2, [pc, #160]	@ (8004bc0 <HAL_DMA_Abort_IT+0x3dc>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d031      	beq.n	8004b86 <HAL_DMA_Abort_IT+0x3a2>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	4a27      	ldr	r2, [pc, #156]	@ (8004bc4 <HAL_DMA_Abort_IT+0x3e0>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d02c      	beq.n	8004b86 <HAL_DMA_Abort_IT+0x3a2>
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a25      	ldr	r2, [pc, #148]	@ (8004bc8 <HAL_DMA_Abort_IT+0x3e4>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d027      	beq.n	8004b86 <HAL_DMA_Abort_IT+0x3a2>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	4a24      	ldr	r2, [pc, #144]	@ (8004bcc <HAL_DMA_Abort_IT+0x3e8>)
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	d022      	beq.n	8004b86 <HAL_DMA_Abort_IT+0x3a2>
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4a22      	ldr	r2, [pc, #136]	@ (8004bd0 <HAL_DMA_Abort_IT+0x3ec>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d01d      	beq.n	8004b86 <HAL_DMA_Abort_IT+0x3a2>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	4a21      	ldr	r2, [pc, #132]	@ (8004bd4 <HAL_DMA_Abort_IT+0x3f0>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d018      	beq.n	8004b86 <HAL_DMA_Abort_IT+0x3a2>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a1f      	ldr	r2, [pc, #124]	@ (8004bd8 <HAL_DMA_Abort_IT+0x3f4>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d013      	beq.n	8004b86 <HAL_DMA_Abort_IT+0x3a2>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4a1e      	ldr	r2, [pc, #120]	@ (8004bdc <HAL_DMA_Abort_IT+0x3f8>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d00e      	beq.n	8004b86 <HAL_DMA_Abort_IT+0x3a2>
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a1c      	ldr	r2, [pc, #112]	@ (8004be0 <HAL_DMA_Abort_IT+0x3fc>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d009      	beq.n	8004b86 <HAL_DMA_Abort_IT+0x3a2>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a1b      	ldr	r2, [pc, #108]	@ (8004be4 <HAL_DMA_Abort_IT+0x400>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d004      	beq.n	8004b86 <HAL_DMA_Abort_IT+0x3a2>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4a19      	ldr	r2, [pc, #100]	@ (8004be8 <HAL_DMA_Abort_IT+0x404>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d132      	bne.n	8004bec <HAL_DMA_Abort_IT+0x408>
 8004b86:	2301      	movs	r3, #1
 8004b88:	e031      	b.n	8004bee <HAL_DMA_Abort_IT+0x40a>
 8004b8a:	bf00      	nop
 8004b8c:	40020010 	.word	0x40020010
 8004b90:	40020028 	.word	0x40020028
 8004b94:	40020040 	.word	0x40020040
 8004b98:	40020058 	.word	0x40020058
 8004b9c:	40020070 	.word	0x40020070
 8004ba0:	40020088 	.word	0x40020088
 8004ba4:	400200a0 	.word	0x400200a0
 8004ba8:	400200b8 	.word	0x400200b8
 8004bac:	40020410 	.word	0x40020410
 8004bb0:	40020428 	.word	0x40020428
 8004bb4:	40020440 	.word	0x40020440
 8004bb8:	40020458 	.word	0x40020458
 8004bbc:	40020470 	.word	0x40020470
 8004bc0:	40020488 	.word	0x40020488
 8004bc4:	400204a0 	.word	0x400204a0
 8004bc8:	400204b8 	.word	0x400204b8
 8004bcc:	58025408 	.word	0x58025408
 8004bd0:	5802541c 	.word	0x5802541c
 8004bd4:	58025430 	.word	0x58025430
 8004bd8:	58025444 	.word	0x58025444
 8004bdc:	58025458 	.word	0x58025458
 8004be0:	5802546c 	.word	0x5802546c
 8004be4:	58025480 	.word	0x58025480
 8004be8:	58025494 	.word	0x58025494
 8004bec:	2300      	movs	r3, #0
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d028      	beq.n	8004c44 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bfc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004c00:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c06:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c0c:	f003 031f 	and.w	r3, r3, #31
 8004c10:	2201      	movs	r2, #1
 8004c12:	409a      	lsls	r2, r3
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004c1c:	687a      	ldr	r2, [r7, #4]
 8004c1e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004c20:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d00c      	beq.n	8004c44 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c2e:	681a      	ldr	r2, [r3, #0]
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c34:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004c38:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c3e:	687a      	ldr	r2, [r7, #4]
 8004c40:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004c42:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2201      	movs	r2, #1
 8004c48:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d003      	beq.n	8004c64 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c60:	6878      	ldr	r0, [r7, #4]
 8004c62:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8004c64:	2300      	movs	r3, #0
}
 8004c66:	4618      	mov	r0, r3
 8004c68:	3710      	adds	r7, #16
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}
 8004c6e:	bf00      	nop

08004c70 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b08a      	sub	sp, #40	@ 0x28
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004c7c:	4b67      	ldr	r3, [pc, #412]	@ (8004e1c <HAL_DMA_IRQHandler+0x1ac>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a67      	ldr	r2, [pc, #412]	@ (8004e20 <HAL_DMA_IRQHandler+0x1b0>)
 8004c82:	fba2 2303 	umull	r2, r3, r2, r3
 8004c86:	0a9b      	lsrs	r3, r3, #10
 8004c88:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c8e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c94:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8004c96:	6a3b      	ldr	r3, [r7, #32]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8004c9c:	69fb      	ldr	r3, [r7, #28]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a5f      	ldr	r2, [pc, #380]	@ (8004e24 <HAL_DMA_IRQHandler+0x1b4>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d04a      	beq.n	8004d42 <HAL_DMA_IRQHandler+0xd2>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4a5d      	ldr	r2, [pc, #372]	@ (8004e28 <HAL_DMA_IRQHandler+0x1b8>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d045      	beq.n	8004d42 <HAL_DMA_IRQHandler+0xd2>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a5c      	ldr	r2, [pc, #368]	@ (8004e2c <HAL_DMA_IRQHandler+0x1bc>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d040      	beq.n	8004d42 <HAL_DMA_IRQHandler+0xd2>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a5a      	ldr	r2, [pc, #360]	@ (8004e30 <HAL_DMA_IRQHandler+0x1c0>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d03b      	beq.n	8004d42 <HAL_DMA_IRQHandler+0xd2>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4a59      	ldr	r2, [pc, #356]	@ (8004e34 <HAL_DMA_IRQHandler+0x1c4>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d036      	beq.n	8004d42 <HAL_DMA_IRQHandler+0xd2>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a57      	ldr	r2, [pc, #348]	@ (8004e38 <HAL_DMA_IRQHandler+0x1c8>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d031      	beq.n	8004d42 <HAL_DMA_IRQHandler+0xd2>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a56      	ldr	r2, [pc, #344]	@ (8004e3c <HAL_DMA_IRQHandler+0x1cc>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d02c      	beq.n	8004d42 <HAL_DMA_IRQHandler+0xd2>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4a54      	ldr	r2, [pc, #336]	@ (8004e40 <HAL_DMA_IRQHandler+0x1d0>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d027      	beq.n	8004d42 <HAL_DMA_IRQHandler+0xd2>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a53      	ldr	r2, [pc, #332]	@ (8004e44 <HAL_DMA_IRQHandler+0x1d4>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d022      	beq.n	8004d42 <HAL_DMA_IRQHandler+0xd2>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	4a51      	ldr	r2, [pc, #324]	@ (8004e48 <HAL_DMA_IRQHandler+0x1d8>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d01d      	beq.n	8004d42 <HAL_DMA_IRQHandler+0xd2>
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4a50      	ldr	r2, [pc, #320]	@ (8004e4c <HAL_DMA_IRQHandler+0x1dc>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d018      	beq.n	8004d42 <HAL_DMA_IRQHandler+0xd2>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a4e      	ldr	r2, [pc, #312]	@ (8004e50 <HAL_DMA_IRQHandler+0x1e0>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d013      	beq.n	8004d42 <HAL_DMA_IRQHandler+0xd2>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4a4d      	ldr	r2, [pc, #308]	@ (8004e54 <HAL_DMA_IRQHandler+0x1e4>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d00e      	beq.n	8004d42 <HAL_DMA_IRQHandler+0xd2>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a4b      	ldr	r2, [pc, #300]	@ (8004e58 <HAL_DMA_IRQHandler+0x1e8>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d009      	beq.n	8004d42 <HAL_DMA_IRQHandler+0xd2>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a4a      	ldr	r2, [pc, #296]	@ (8004e5c <HAL_DMA_IRQHandler+0x1ec>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d004      	beq.n	8004d42 <HAL_DMA_IRQHandler+0xd2>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a48      	ldr	r2, [pc, #288]	@ (8004e60 <HAL_DMA_IRQHandler+0x1f0>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d101      	bne.n	8004d46 <HAL_DMA_IRQHandler+0xd6>
 8004d42:	2301      	movs	r3, #1
 8004d44:	e000      	b.n	8004d48 <HAL_DMA_IRQHandler+0xd8>
 8004d46:	2300      	movs	r3, #0
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	f000 842b 	beq.w	80055a4 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d52:	f003 031f 	and.w	r3, r3, #31
 8004d56:	2208      	movs	r2, #8
 8004d58:	409a      	lsls	r2, r3
 8004d5a:	69bb      	ldr	r3, [r7, #24]
 8004d5c:	4013      	ands	r3, r2
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	f000 80a2 	beq.w	8004ea8 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a2e      	ldr	r2, [pc, #184]	@ (8004e24 <HAL_DMA_IRQHandler+0x1b4>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d04a      	beq.n	8004e04 <HAL_DMA_IRQHandler+0x194>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a2d      	ldr	r2, [pc, #180]	@ (8004e28 <HAL_DMA_IRQHandler+0x1b8>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d045      	beq.n	8004e04 <HAL_DMA_IRQHandler+0x194>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a2b      	ldr	r2, [pc, #172]	@ (8004e2c <HAL_DMA_IRQHandler+0x1bc>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d040      	beq.n	8004e04 <HAL_DMA_IRQHandler+0x194>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a2a      	ldr	r2, [pc, #168]	@ (8004e30 <HAL_DMA_IRQHandler+0x1c0>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d03b      	beq.n	8004e04 <HAL_DMA_IRQHandler+0x194>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a28      	ldr	r2, [pc, #160]	@ (8004e34 <HAL_DMA_IRQHandler+0x1c4>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d036      	beq.n	8004e04 <HAL_DMA_IRQHandler+0x194>
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4a27      	ldr	r2, [pc, #156]	@ (8004e38 <HAL_DMA_IRQHandler+0x1c8>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d031      	beq.n	8004e04 <HAL_DMA_IRQHandler+0x194>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a25      	ldr	r2, [pc, #148]	@ (8004e3c <HAL_DMA_IRQHandler+0x1cc>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d02c      	beq.n	8004e04 <HAL_DMA_IRQHandler+0x194>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a24      	ldr	r2, [pc, #144]	@ (8004e40 <HAL_DMA_IRQHandler+0x1d0>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d027      	beq.n	8004e04 <HAL_DMA_IRQHandler+0x194>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a22      	ldr	r2, [pc, #136]	@ (8004e44 <HAL_DMA_IRQHandler+0x1d4>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d022      	beq.n	8004e04 <HAL_DMA_IRQHandler+0x194>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	4a21      	ldr	r2, [pc, #132]	@ (8004e48 <HAL_DMA_IRQHandler+0x1d8>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d01d      	beq.n	8004e04 <HAL_DMA_IRQHandler+0x194>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4a1f      	ldr	r2, [pc, #124]	@ (8004e4c <HAL_DMA_IRQHandler+0x1dc>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d018      	beq.n	8004e04 <HAL_DMA_IRQHandler+0x194>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4a1e      	ldr	r2, [pc, #120]	@ (8004e50 <HAL_DMA_IRQHandler+0x1e0>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d013      	beq.n	8004e04 <HAL_DMA_IRQHandler+0x194>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4a1c      	ldr	r2, [pc, #112]	@ (8004e54 <HAL_DMA_IRQHandler+0x1e4>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d00e      	beq.n	8004e04 <HAL_DMA_IRQHandler+0x194>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4a1b      	ldr	r2, [pc, #108]	@ (8004e58 <HAL_DMA_IRQHandler+0x1e8>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d009      	beq.n	8004e04 <HAL_DMA_IRQHandler+0x194>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a19      	ldr	r2, [pc, #100]	@ (8004e5c <HAL_DMA_IRQHandler+0x1ec>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d004      	beq.n	8004e04 <HAL_DMA_IRQHandler+0x194>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	4a18      	ldr	r2, [pc, #96]	@ (8004e60 <HAL_DMA_IRQHandler+0x1f0>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d12f      	bne.n	8004e64 <HAL_DMA_IRQHandler+0x1f4>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f003 0304 	and.w	r3, r3, #4
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	bf14      	ite	ne
 8004e12:	2301      	movne	r3, #1
 8004e14:	2300      	moveq	r3, #0
 8004e16:	b2db      	uxtb	r3, r3
 8004e18:	e02e      	b.n	8004e78 <HAL_DMA_IRQHandler+0x208>
 8004e1a:	bf00      	nop
 8004e1c:	24000000 	.word	0x24000000
 8004e20:	1b4e81b5 	.word	0x1b4e81b5
 8004e24:	40020010 	.word	0x40020010
 8004e28:	40020028 	.word	0x40020028
 8004e2c:	40020040 	.word	0x40020040
 8004e30:	40020058 	.word	0x40020058
 8004e34:	40020070 	.word	0x40020070
 8004e38:	40020088 	.word	0x40020088
 8004e3c:	400200a0 	.word	0x400200a0
 8004e40:	400200b8 	.word	0x400200b8
 8004e44:	40020410 	.word	0x40020410
 8004e48:	40020428 	.word	0x40020428
 8004e4c:	40020440 	.word	0x40020440
 8004e50:	40020458 	.word	0x40020458
 8004e54:	40020470 	.word	0x40020470
 8004e58:	40020488 	.word	0x40020488
 8004e5c:	400204a0 	.word	0x400204a0
 8004e60:	400204b8 	.word	0x400204b8
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f003 0308 	and.w	r3, r3, #8
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	bf14      	ite	ne
 8004e72:	2301      	movne	r3, #1
 8004e74:	2300      	moveq	r3, #0
 8004e76:	b2db      	uxtb	r3, r3
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d015      	beq.n	8004ea8 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f022 0204 	bic.w	r2, r2, #4
 8004e8a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e90:	f003 031f 	and.w	r3, r3, #31
 8004e94:	2208      	movs	r2, #8
 8004e96:	409a      	lsls	r2, r3
 8004e98:	6a3b      	ldr	r3, [r7, #32]
 8004e9a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ea0:	f043 0201 	orr.w	r2, r3, #1
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004eac:	f003 031f 	and.w	r3, r3, #31
 8004eb0:	69ba      	ldr	r2, [r7, #24]
 8004eb2:	fa22 f303 	lsr.w	r3, r2, r3
 8004eb6:	f003 0301 	and.w	r3, r3, #1
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d06e      	beq.n	8004f9c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a69      	ldr	r2, [pc, #420]	@ (8005068 <HAL_DMA_IRQHandler+0x3f8>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d04a      	beq.n	8004f5e <HAL_DMA_IRQHandler+0x2ee>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a67      	ldr	r2, [pc, #412]	@ (800506c <HAL_DMA_IRQHandler+0x3fc>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d045      	beq.n	8004f5e <HAL_DMA_IRQHandler+0x2ee>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a66      	ldr	r2, [pc, #408]	@ (8005070 <HAL_DMA_IRQHandler+0x400>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d040      	beq.n	8004f5e <HAL_DMA_IRQHandler+0x2ee>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a64      	ldr	r2, [pc, #400]	@ (8005074 <HAL_DMA_IRQHandler+0x404>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d03b      	beq.n	8004f5e <HAL_DMA_IRQHandler+0x2ee>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4a63      	ldr	r2, [pc, #396]	@ (8005078 <HAL_DMA_IRQHandler+0x408>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d036      	beq.n	8004f5e <HAL_DMA_IRQHandler+0x2ee>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a61      	ldr	r2, [pc, #388]	@ (800507c <HAL_DMA_IRQHandler+0x40c>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d031      	beq.n	8004f5e <HAL_DMA_IRQHandler+0x2ee>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a60      	ldr	r2, [pc, #384]	@ (8005080 <HAL_DMA_IRQHandler+0x410>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d02c      	beq.n	8004f5e <HAL_DMA_IRQHandler+0x2ee>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4a5e      	ldr	r2, [pc, #376]	@ (8005084 <HAL_DMA_IRQHandler+0x414>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d027      	beq.n	8004f5e <HAL_DMA_IRQHandler+0x2ee>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4a5d      	ldr	r2, [pc, #372]	@ (8005088 <HAL_DMA_IRQHandler+0x418>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d022      	beq.n	8004f5e <HAL_DMA_IRQHandler+0x2ee>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4a5b      	ldr	r2, [pc, #364]	@ (800508c <HAL_DMA_IRQHandler+0x41c>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d01d      	beq.n	8004f5e <HAL_DMA_IRQHandler+0x2ee>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4a5a      	ldr	r2, [pc, #360]	@ (8005090 <HAL_DMA_IRQHandler+0x420>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d018      	beq.n	8004f5e <HAL_DMA_IRQHandler+0x2ee>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4a58      	ldr	r2, [pc, #352]	@ (8005094 <HAL_DMA_IRQHandler+0x424>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d013      	beq.n	8004f5e <HAL_DMA_IRQHandler+0x2ee>
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a57      	ldr	r2, [pc, #348]	@ (8005098 <HAL_DMA_IRQHandler+0x428>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d00e      	beq.n	8004f5e <HAL_DMA_IRQHandler+0x2ee>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a55      	ldr	r2, [pc, #340]	@ (800509c <HAL_DMA_IRQHandler+0x42c>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d009      	beq.n	8004f5e <HAL_DMA_IRQHandler+0x2ee>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	4a54      	ldr	r2, [pc, #336]	@ (80050a0 <HAL_DMA_IRQHandler+0x430>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d004      	beq.n	8004f5e <HAL_DMA_IRQHandler+0x2ee>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a52      	ldr	r2, [pc, #328]	@ (80050a4 <HAL_DMA_IRQHandler+0x434>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d10a      	bne.n	8004f74 <HAL_DMA_IRQHandler+0x304>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	695b      	ldr	r3, [r3, #20]
 8004f64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	bf14      	ite	ne
 8004f6c:	2301      	movne	r3, #1
 8004f6e:	2300      	moveq	r3, #0
 8004f70:	b2db      	uxtb	r3, r3
 8004f72:	e003      	b.n	8004f7c <HAL_DMA_IRQHandler+0x30c>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d00d      	beq.n	8004f9c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f84:	f003 031f 	and.w	r3, r3, #31
 8004f88:	2201      	movs	r2, #1
 8004f8a:	409a      	lsls	r2, r3
 8004f8c:	6a3b      	ldr	r3, [r7, #32]
 8004f8e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f94:	f043 0202 	orr.w	r2, r3, #2
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fa0:	f003 031f 	and.w	r3, r3, #31
 8004fa4:	2204      	movs	r2, #4
 8004fa6:	409a      	lsls	r2, r3
 8004fa8:	69bb      	ldr	r3, [r7, #24]
 8004faa:	4013      	ands	r3, r2
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	f000 808f 	beq.w	80050d0 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a2c      	ldr	r2, [pc, #176]	@ (8005068 <HAL_DMA_IRQHandler+0x3f8>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d04a      	beq.n	8005052 <HAL_DMA_IRQHandler+0x3e2>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a2a      	ldr	r2, [pc, #168]	@ (800506c <HAL_DMA_IRQHandler+0x3fc>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d045      	beq.n	8005052 <HAL_DMA_IRQHandler+0x3e2>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a29      	ldr	r2, [pc, #164]	@ (8005070 <HAL_DMA_IRQHandler+0x400>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d040      	beq.n	8005052 <HAL_DMA_IRQHandler+0x3e2>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	4a27      	ldr	r2, [pc, #156]	@ (8005074 <HAL_DMA_IRQHandler+0x404>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d03b      	beq.n	8005052 <HAL_DMA_IRQHandler+0x3e2>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4a26      	ldr	r2, [pc, #152]	@ (8005078 <HAL_DMA_IRQHandler+0x408>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d036      	beq.n	8005052 <HAL_DMA_IRQHandler+0x3e2>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4a24      	ldr	r2, [pc, #144]	@ (800507c <HAL_DMA_IRQHandler+0x40c>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d031      	beq.n	8005052 <HAL_DMA_IRQHandler+0x3e2>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4a23      	ldr	r2, [pc, #140]	@ (8005080 <HAL_DMA_IRQHandler+0x410>)
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d02c      	beq.n	8005052 <HAL_DMA_IRQHandler+0x3e2>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4a21      	ldr	r2, [pc, #132]	@ (8005084 <HAL_DMA_IRQHandler+0x414>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d027      	beq.n	8005052 <HAL_DMA_IRQHandler+0x3e2>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4a20      	ldr	r2, [pc, #128]	@ (8005088 <HAL_DMA_IRQHandler+0x418>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d022      	beq.n	8005052 <HAL_DMA_IRQHandler+0x3e2>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4a1e      	ldr	r2, [pc, #120]	@ (800508c <HAL_DMA_IRQHandler+0x41c>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d01d      	beq.n	8005052 <HAL_DMA_IRQHandler+0x3e2>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	4a1d      	ldr	r2, [pc, #116]	@ (8005090 <HAL_DMA_IRQHandler+0x420>)
 800501c:	4293      	cmp	r3, r2
 800501e:	d018      	beq.n	8005052 <HAL_DMA_IRQHandler+0x3e2>
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	4a1b      	ldr	r2, [pc, #108]	@ (8005094 <HAL_DMA_IRQHandler+0x424>)
 8005026:	4293      	cmp	r3, r2
 8005028:	d013      	beq.n	8005052 <HAL_DMA_IRQHandler+0x3e2>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4a1a      	ldr	r2, [pc, #104]	@ (8005098 <HAL_DMA_IRQHandler+0x428>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d00e      	beq.n	8005052 <HAL_DMA_IRQHandler+0x3e2>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	4a18      	ldr	r2, [pc, #96]	@ (800509c <HAL_DMA_IRQHandler+0x42c>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d009      	beq.n	8005052 <HAL_DMA_IRQHandler+0x3e2>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	4a17      	ldr	r2, [pc, #92]	@ (80050a0 <HAL_DMA_IRQHandler+0x430>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d004      	beq.n	8005052 <HAL_DMA_IRQHandler+0x3e2>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4a15      	ldr	r2, [pc, #84]	@ (80050a4 <HAL_DMA_IRQHandler+0x434>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d12a      	bne.n	80050a8 <HAL_DMA_IRQHandler+0x438>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f003 0302 	and.w	r3, r3, #2
 800505c:	2b00      	cmp	r3, #0
 800505e:	bf14      	ite	ne
 8005060:	2301      	movne	r3, #1
 8005062:	2300      	moveq	r3, #0
 8005064:	b2db      	uxtb	r3, r3
 8005066:	e023      	b.n	80050b0 <HAL_DMA_IRQHandler+0x440>
 8005068:	40020010 	.word	0x40020010
 800506c:	40020028 	.word	0x40020028
 8005070:	40020040 	.word	0x40020040
 8005074:	40020058 	.word	0x40020058
 8005078:	40020070 	.word	0x40020070
 800507c:	40020088 	.word	0x40020088
 8005080:	400200a0 	.word	0x400200a0
 8005084:	400200b8 	.word	0x400200b8
 8005088:	40020410 	.word	0x40020410
 800508c:	40020428 	.word	0x40020428
 8005090:	40020440 	.word	0x40020440
 8005094:	40020458 	.word	0x40020458
 8005098:	40020470 	.word	0x40020470
 800509c:	40020488 	.word	0x40020488
 80050a0:	400204a0 	.word	0x400204a0
 80050a4:	400204b8 	.word	0x400204b8
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	2300      	movs	r3, #0
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d00d      	beq.n	80050d0 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050b8:	f003 031f 	and.w	r3, r3, #31
 80050bc:	2204      	movs	r2, #4
 80050be:	409a      	lsls	r2, r3
 80050c0:	6a3b      	ldr	r3, [r7, #32]
 80050c2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050c8:	f043 0204 	orr.w	r2, r3, #4
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050d4:	f003 031f 	and.w	r3, r3, #31
 80050d8:	2210      	movs	r2, #16
 80050da:	409a      	lsls	r2, r3
 80050dc:	69bb      	ldr	r3, [r7, #24]
 80050de:	4013      	ands	r3, r2
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	f000 80a6 	beq.w	8005232 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4a85      	ldr	r2, [pc, #532]	@ (8005300 <HAL_DMA_IRQHandler+0x690>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d04a      	beq.n	8005186 <HAL_DMA_IRQHandler+0x516>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4a83      	ldr	r2, [pc, #524]	@ (8005304 <HAL_DMA_IRQHandler+0x694>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d045      	beq.n	8005186 <HAL_DMA_IRQHandler+0x516>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a82      	ldr	r2, [pc, #520]	@ (8005308 <HAL_DMA_IRQHandler+0x698>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d040      	beq.n	8005186 <HAL_DMA_IRQHandler+0x516>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a80      	ldr	r2, [pc, #512]	@ (800530c <HAL_DMA_IRQHandler+0x69c>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d03b      	beq.n	8005186 <HAL_DMA_IRQHandler+0x516>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	4a7f      	ldr	r2, [pc, #508]	@ (8005310 <HAL_DMA_IRQHandler+0x6a0>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d036      	beq.n	8005186 <HAL_DMA_IRQHandler+0x516>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a7d      	ldr	r2, [pc, #500]	@ (8005314 <HAL_DMA_IRQHandler+0x6a4>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d031      	beq.n	8005186 <HAL_DMA_IRQHandler+0x516>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4a7c      	ldr	r2, [pc, #496]	@ (8005318 <HAL_DMA_IRQHandler+0x6a8>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d02c      	beq.n	8005186 <HAL_DMA_IRQHandler+0x516>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4a7a      	ldr	r2, [pc, #488]	@ (800531c <HAL_DMA_IRQHandler+0x6ac>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d027      	beq.n	8005186 <HAL_DMA_IRQHandler+0x516>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4a79      	ldr	r2, [pc, #484]	@ (8005320 <HAL_DMA_IRQHandler+0x6b0>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d022      	beq.n	8005186 <HAL_DMA_IRQHandler+0x516>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	4a77      	ldr	r2, [pc, #476]	@ (8005324 <HAL_DMA_IRQHandler+0x6b4>)
 8005146:	4293      	cmp	r3, r2
 8005148:	d01d      	beq.n	8005186 <HAL_DMA_IRQHandler+0x516>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	4a76      	ldr	r2, [pc, #472]	@ (8005328 <HAL_DMA_IRQHandler+0x6b8>)
 8005150:	4293      	cmp	r3, r2
 8005152:	d018      	beq.n	8005186 <HAL_DMA_IRQHandler+0x516>
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	4a74      	ldr	r2, [pc, #464]	@ (800532c <HAL_DMA_IRQHandler+0x6bc>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d013      	beq.n	8005186 <HAL_DMA_IRQHandler+0x516>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4a73      	ldr	r2, [pc, #460]	@ (8005330 <HAL_DMA_IRQHandler+0x6c0>)
 8005164:	4293      	cmp	r3, r2
 8005166:	d00e      	beq.n	8005186 <HAL_DMA_IRQHandler+0x516>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4a71      	ldr	r2, [pc, #452]	@ (8005334 <HAL_DMA_IRQHandler+0x6c4>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d009      	beq.n	8005186 <HAL_DMA_IRQHandler+0x516>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4a70      	ldr	r2, [pc, #448]	@ (8005338 <HAL_DMA_IRQHandler+0x6c8>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d004      	beq.n	8005186 <HAL_DMA_IRQHandler+0x516>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	4a6e      	ldr	r2, [pc, #440]	@ (800533c <HAL_DMA_IRQHandler+0x6cc>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d10a      	bne.n	800519c <HAL_DMA_IRQHandler+0x52c>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f003 0308 	and.w	r3, r3, #8
 8005190:	2b00      	cmp	r3, #0
 8005192:	bf14      	ite	ne
 8005194:	2301      	movne	r3, #1
 8005196:	2300      	moveq	r3, #0
 8005198:	b2db      	uxtb	r3, r3
 800519a:	e009      	b.n	80051b0 <HAL_DMA_IRQHandler+0x540>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f003 0304 	and.w	r3, r3, #4
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	bf14      	ite	ne
 80051aa:	2301      	movne	r3, #1
 80051ac:	2300      	moveq	r3, #0
 80051ae:	b2db      	uxtb	r3, r3
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d03e      	beq.n	8005232 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051b8:	f003 031f 	and.w	r3, r3, #31
 80051bc:	2210      	movs	r2, #16
 80051be:	409a      	lsls	r2, r3
 80051c0:	6a3b      	ldr	r3, [r7, #32]
 80051c2:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d018      	beq.n	8005204 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d108      	bne.n	80051f2 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d024      	beq.n	8005232 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051ec:	6878      	ldr	r0, [r7, #4]
 80051ee:	4798      	blx	r3
 80051f0:	e01f      	b.n	8005232 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d01b      	beq.n	8005232 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051fe:	6878      	ldr	r0, [r7, #4]
 8005200:	4798      	blx	r3
 8005202:	e016      	b.n	8005232 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800520e:	2b00      	cmp	r3, #0
 8005210:	d107      	bne.n	8005222 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f022 0208 	bic.w	r2, r2, #8
 8005220:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005226:	2b00      	cmp	r3, #0
 8005228:	d003      	beq.n	8005232 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800522e:	6878      	ldr	r0, [r7, #4]
 8005230:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005236:	f003 031f 	and.w	r3, r3, #31
 800523a:	2220      	movs	r2, #32
 800523c:	409a      	lsls	r2, r3
 800523e:	69bb      	ldr	r3, [r7, #24]
 8005240:	4013      	ands	r3, r2
 8005242:	2b00      	cmp	r3, #0
 8005244:	f000 8110 	beq.w	8005468 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a2c      	ldr	r2, [pc, #176]	@ (8005300 <HAL_DMA_IRQHandler+0x690>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d04a      	beq.n	80052e8 <HAL_DMA_IRQHandler+0x678>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4a2b      	ldr	r2, [pc, #172]	@ (8005304 <HAL_DMA_IRQHandler+0x694>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d045      	beq.n	80052e8 <HAL_DMA_IRQHandler+0x678>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a29      	ldr	r2, [pc, #164]	@ (8005308 <HAL_DMA_IRQHandler+0x698>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d040      	beq.n	80052e8 <HAL_DMA_IRQHandler+0x678>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4a28      	ldr	r2, [pc, #160]	@ (800530c <HAL_DMA_IRQHandler+0x69c>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d03b      	beq.n	80052e8 <HAL_DMA_IRQHandler+0x678>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a26      	ldr	r2, [pc, #152]	@ (8005310 <HAL_DMA_IRQHandler+0x6a0>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d036      	beq.n	80052e8 <HAL_DMA_IRQHandler+0x678>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a25      	ldr	r2, [pc, #148]	@ (8005314 <HAL_DMA_IRQHandler+0x6a4>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d031      	beq.n	80052e8 <HAL_DMA_IRQHandler+0x678>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a23      	ldr	r2, [pc, #140]	@ (8005318 <HAL_DMA_IRQHandler+0x6a8>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d02c      	beq.n	80052e8 <HAL_DMA_IRQHandler+0x678>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	4a22      	ldr	r2, [pc, #136]	@ (800531c <HAL_DMA_IRQHandler+0x6ac>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d027      	beq.n	80052e8 <HAL_DMA_IRQHandler+0x678>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4a20      	ldr	r2, [pc, #128]	@ (8005320 <HAL_DMA_IRQHandler+0x6b0>)
 800529e:	4293      	cmp	r3, r2
 80052a0:	d022      	beq.n	80052e8 <HAL_DMA_IRQHandler+0x678>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4a1f      	ldr	r2, [pc, #124]	@ (8005324 <HAL_DMA_IRQHandler+0x6b4>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d01d      	beq.n	80052e8 <HAL_DMA_IRQHandler+0x678>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a1d      	ldr	r2, [pc, #116]	@ (8005328 <HAL_DMA_IRQHandler+0x6b8>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d018      	beq.n	80052e8 <HAL_DMA_IRQHandler+0x678>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4a1c      	ldr	r2, [pc, #112]	@ (800532c <HAL_DMA_IRQHandler+0x6bc>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d013      	beq.n	80052e8 <HAL_DMA_IRQHandler+0x678>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a1a      	ldr	r2, [pc, #104]	@ (8005330 <HAL_DMA_IRQHandler+0x6c0>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d00e      	beq.n	80052e8 <HAL_DMA_IRQHandler+0x678>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a19      	ldr	r2, [pc, #100]	@ (8005334 <HAL_DMA_IRQHandler+0x6c4>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d009      	beq.n	80052e8 <HAL_DMA_IRQHandler+0x678>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a17      	ldr	r2, [pc, #92]	@ (8005338 <HAL_DMA_IRQHandler+0x6c8>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d004      	beq.n	80052e8 <HAL_DMA_IRQHandler+0x678>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a16      	ldr	r2, [pc, #88]	@ (800533c <HAL_DMA_IRQHandler+0x6cc>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d12b      	bne.n	8005340 <HAL_DMA_IRQHandler+0x6d0>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f003 0310 	and.w	r3, r3, #16
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	bf14      	ite	ne
 80052f6:	2301      	movne	r3, #1
 80052f8:	2300      	moveq	r3, #0
 80052fa:	b2db      	uxtb	r3, r3
 80052fc:	e02a      	b.n	8005354 <HAL_DMA_IRQHandler+0x6e4>
 80052fe:	bf00      	nop
 8005300:	40020010 	.word	0x40020010
 8005304:	40020028 	.word	0x40020028
 8005308:	40020040 	.word	0x40020040
 800530c:	40020058 	.word	0x40020058
 8005310:	40020070 	.word	0x40020070
 8005314:	40020088 	.word	0x40020088
 8005318:	400200a0 	.word	0x400200a0
 800531c:	400200b8 	.word	0x400200b8
 8005320:	40020410 	.word	0x40020410
 8005324:	40020428 	.word	0x40020428
 8005328:	40020440 	.word	0x40020440
 800532c:	40020458 	.word	0x40020458
 8005330:	40020470 	.word	0x40020470
 8005334:	40020488 	.word	0x40020488
 8005338:	400204a0 	.word	0x400204a0
 800533c:	400204b8 	.word	0x400204b8
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f003 0302 	and.w	r3, r3, #2
 800534a:	2b00      	cmp	r3, #0
 800534c:	bf14      	ite	ne
 800534e:	2301      	movne	r3, #1
 8005350:	2300      	moveq	r3, #0
 8005352:	b2db      	uxtb	r3, r3
 8005354:	2b00      	cmp	r3, #0
 8005356:	f000 8087 	beq.w	8005468 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800535e:	f003 031f 	and.w	r3, r3, #31
 8005362:	2220      	movs	r2, #32
 8005364:	409a      	lsls	r2, r3
 8005366:	6a3b      	ldr	r3, [r7, #32]
 8005368:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005370:	b2db      	uxtb	r3, r3
 8005372:	2b04      	cmp	r3, #4
 8005374:	d139      	bne.n	80053ea <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	681a      	ldr	r2, [r3, #0]
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f022 0216 	bic.w	r2, r2, #22
 8005384:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	695a      	ldr	r2, [r3, #20]
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005394:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800539a:	2b00      	cmp	r3, #0
 800539c:	d103      	bne.n	80053a6 <HAL_DMA_IRQHandler+0x736>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d007      	beq.n	80053b6 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f022 0208 	bic.w	r2, r2, #8
 80053b4:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053ba:	f003 031f 	and.w	r3, r3, #31
 80053be:	223f      	movs	r2, #63	@ 0x3f
 80053c0:	409a      	lsls	r2, r3
 80053c2:	6a3b      	ldr	r3, [r7, #32]
 80053c4:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2201      	movs	r2, #1
 80053ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2200      	movs	r2, #0
 80053d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053da:	2b00      	cmp	r3, #0
 80053dc:	f000 834a 	beq.w	8005a74 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053e4:	6878      	ldr	r0, [r7, #4]
 80053e6:	4798      	blx	r3
          }
          return;
 80053e8:	e344      	b.n	8005a74 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d018      	beq.n	800542a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005402:	2b00      	cmp	r3, #0
 8005404:	d108      	bne.n	8005418 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800540a:	2b00      	cmp	r3, #0
 800540c:	d02c      	beq.n	8005468 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005412:	6878      	ldr	r0, [r7, #4]
 8005414:	4798      	blx	r3
 8005416:	e027      	b.n	8005468 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800541c:	2b00      	cmp	r3, #0
 800541e:	d023      	beq.n	8005468 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005424:	6878      	ldr	r0, [r7, #4]
 8005426:	4798      	blx	r3
 8005428:	e01e      	b.n	8005468 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005434:	2b00      	cmp	r3, #0
 8005436:	d10f      	bne.n	8005458 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	681a      	ldr	r2, [r3, #0]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f022 0210 	bic.w	r2, r2, #16
 8005446:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2201      	movs	r2, #1
 800544c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2200      	movs	r2, #0
 8005454:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800545c:	2b00      	cmp	r3, #0
 800545e:	d003      	beq.n	8005468 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005464:	6878      	ldr	r0, [r7, #4]
 8005466:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800546c:	2b00      	cmp	r3, #0
 800546e:	f000 8306 	beq.w	8005a7e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005476:	f003 0301 	and.w	r3, r3, #1
 800547a:	2b00      	cmp	r3, #0
 800547c:	f000 8088 	beq.w	8005590 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2204      	movs	r2, #4
 8005484:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a7a      	ldr	r2, [pc, #488]	@ (8005678 <HAL_DMA_IRQHandler+0xa08>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d04a      	beq.n	8005528 <HAL_DMA_IRQHandler+0x8b8>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4a79      	ldr	r2, [pc, #484]	@ (800567c <HAL_DMA_IRQHandler+0xa0c>)
 8005498:	4293      	cmp	r3, r2
 800549a:	d045      	beq.n	8005528 <HAL_DMA_IRQHandler+0x8b8>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a77      	ldr	r2, [pc, #476]	@ (8005680 <HAL_DMA_IRQHandler+0xa10>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d040      	beq.n	8005528 <HAL_DMA_IRQHandler+0x8b8>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	4a76      	ldr	r2, [pc, #472]	@ (8005684 <HAL_DMA_IRQHandler+0xa14>)
 80054ac:	4293      	cmp	r3, r2
 80054ae:	d03b      	beq.n	8005528 <HAL_DMA_IRQHandler+0x8b8>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a74      	ldr	r2, [pc, #464]	@ (8005688 <HAL_DMA_IRQHandler+0xa18>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d036      	beq.n	8005528 <HAL_DMA_IRQHandler+0x8b8>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4a73      	ldr	r2, [pc, #460]	@ (800568c <HAL_DMA_IRQHandler+0xa1c>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d031      	beq.n	8005528 <HAL_DMA_IRQHandler+0x8b8>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4a71      	ldr	r2, [pc, #452]	@ (8005690 <HAL_DMA_IRQHandler+0xa20>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d02c      	beq.n	8005528 <HAL_DMA_IRQHandler+0x8b8>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	4a70      	ldr	r2, [pc, #448]	@ (8005694 <HAL_DMA_IRQHandler+0xa24>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d027      	beq.n	8005528 <HAL_DMA_IRQHandler+0x8b8>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	4a6e      	ldr	r2, [pc, #440]	@ (8005698 <HAL_DMA_IRQHandler+0xa28>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d022      	beq.n	8005528 <HAL_DMA_IRQHandler+0x8b8>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a6d      	ldr	r2, [pc, #436]	@ (800569c <HAL_DMA_IRQHandler+0xa2c>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d01d      	beq.n	8005528 <HAL_DMA_IRQHandler+0x8b8>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a6b      	ldr	r2, [pc, #428]	@ (80056a0 <HAL_DMA_IRQHandler+0xa30>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d018      	beq.n	8005528 <HAL_DMA_IRQHandler+0x8b8>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a6a      	ldr	r2, [pc, #424]	@ (80056a4 <HAL_DMA_IRQHandler+0xa34>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d013      	beq.n	8005528 <HAL_DMA_IRQHandler+0x8b8>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a68      	ldr	r2, [pc, #416]	@ (80056a8 <HAL_DMA_IRQHandler+0xa38>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d00e      	beq.n	8005528 <HAL_DMA_IRQHandler+0x8b8>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4a67      	ldr	r2, [pc, #412]	@ (80056ac <HAL_DMA_IRQHandler+0xa3c>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d009      	beq.n	8005528 <HAL_DMA_IRQHandler+0x8b8>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4a65      	ldr	r2, [pc, #404]	@ (80056b0 <HAL_DMA_IRQHandler+0xa40>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d004      	beq.n	8005528 <HAL_DMA_IRQHandler+0x8b8>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	4a64      	ldr	r2, [pc, #400]	@ (80056b4 <HAL_DMA_IRQHandler+0xa44>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d108      	bne.n	800553a <HAL_DMA_IRQHandler+0x8ca>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	681a      	ldr	r2, [r3, #0]
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f022 0201 	bic.w	r2, r2, #1
 8005536:	601a      	str	r2, [r3, #0]
 8005538:	e007      	b.n	800554a <HAL_DMA_IRQHandler+0x8da>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	681a      	ldr	r2, [r3, #0]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f022 0201 	bic.w	r2, r2, #1
 8005548:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	3301      	adds	r3, #1
 800554e:	60fb      	str	r3, [r7, #12]
 8005550:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005552:	429a      	cmp	r2, r3
 8005554:	d307      	bcc.n	8005566 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f003 0301 	and.w	r3, r3, #1
 8005560:	2b00      	cmp	r3, #0
 8005562:	d1f2      	bne.n	800554a <HAL_DMA_IRQHandler+0x8da>
 8005564:	e000      	b.n	8005568 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8005566:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f003 0301 	and.w	r3, r3, #1
 8005572:	2b00      	cmp	r3, #0
 8005574:	d004      	beq.n	8005580 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2203      	movs	r2, #3
 800557a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800557e:	e003      	b.n	8005588 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2201      	movs	r2, #1
 8005584:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2200      	movs	r2, #0
 800558c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005594:	2b00      	cmp	r3, #0
 8005596:	f000 8272 	beq.w	8005a7e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	4798      	blx	r3
 80055a2:	e26c      	b.n	8005a7e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4a43      	ldr	r2, [pc, #268]	@ (80056b8 <HAL_DMA_IRQHandler+0xa48>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d022      	beq.n	80055f4 <HAL_DMA_IRQHandler+0x984>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a42      	ldr	r2, [pc, #264]	@ (80056bc <HAL_DMA_IRQHandler+0xa4c>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d01d      	beq.n	80055f4 <HAL_DMA_IRQHandler+0x984>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a40      	ldr	r2, [pc, #256]	@ (80056c0 <HAL_DMA_IRQHandler+0xa50>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d018      	beq.n	80055f4 <HAL_DMA_IRQHandler+0x984>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4a3f      	ldr	r2, [pc, #252]	@ (80056c4 <HAL_DMA_IRQHandler+0xa54>)
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d013      	beq.n	80055f4 <HAL_DMA_IRQHandler+0x984>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a3d      	ldr	r2, [pc, #244]	@ (80056c8 <HAL_DMA_IRQHandler+0xa58>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d00e      	beq.n	80055f4 <HAL_DMA_IRQHandler+0x984>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4a3c      	ldr	r2, [pc, #240]	@ (80056cc <HAL_DMA_IRQHandler+0xa5c>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d009      	beq.n	80055f4 <HAL_DMA_IRQHandler+0x984>
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a3a      	ldr	r2, [pc, #232]	@ (80056d0 <HAL_DMA_IRQHandler+0xa60>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d004      	beq.n	80055f4 <HAL_DMA_IRQHandler+0x984>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	4a39      	ldr	r2, [pc, #228]	@ (80056d4 <HAL_DMA_IRQHandler+0xa64>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d101      	bne.n	80055f8 <HAL_DMA_IRQHandler+0x988>
 80055f4:	2301      	movs	r3, #1
 80055f6:	e000      	b.n	80055fa <HAL_DMA_IRQHandler+0x98a>
 80055f8:	2300      	movs	r3, #0
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	f000 823f 	beq.w	8005a7e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800560c:	f003 031f 	and.w	r3, r3, #31
 8005610:	2204      	movs	r2, #4
 8005612:	409a      	lsls	r2, r3
 8005614:	697b      	ldr	r3, [r7, #20]
 8005616:	4013      	ands	r3, r2
 8005618:	2b00      	cmp	r3, #0
 800561a:	f000 80cd 	beq.w	80057b8 <HAL_DMA_IRQHandler+0xb48>
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	f003 0304 	and.w	r3, r3, #4
 8005624:	2b00      	cmp	r3, #0
 8005626:	f000 80c7 	beq.w	80057b8 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800562e:	f003 031f 	and.w	r3, r3, #31
 8005632:	2204      	movs	r2, #4
 8005634:	409a      	lsls	r2, r3
 8005636:	69fb      	ldr	r3, [r7, #28]
 8005638:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005640:	2b00      	cmp	r3, #0
 8005642:	d049      	beq.n	80056d8 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005644:	693b      	ldr	r3, [r7, #16]
 8005646:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800564a:	2b00      	cmp	r3, #0
 800564c:	d109      	bne.n	8005662 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005652:	2b00      	cmp	r3, #0
 8005654:	f000 8210 	beq.w	8005a78 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800565c:	6878      	ldr	r0, [r7, #4]
 800565e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005660:	e20a      	b.n	8005a78 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005666:	2b00      	cmp	r3, #0
 8005668:	f000 8206 	beq.w	8005a78 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005670:	6878      	ldr	r0, [r7, #4]
 8005672:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005674:	e200      	b.n	8005a78 <HAL_DMA_IRQHandler+0xe08>
 8005676:	bf00      	nop
 8005678:	40020010 	.word	0x40020010
 800567c:	40020028 	.word	0x40020028
 8005680:	40020040 	.word	0x40020040
 8005684:	40020058 	.word	0x40020058
 8005688:	40020070 	.word	0x40020070
 800568c:	40020088 	.word	0x40020088
 8005690:	400200a0 	.word	0x400200a0
 8005694:	400200b8 	.word	0x400200b8
 8005698:	40020410 	.word	0x40020410
 800569c:	40020428 	.word	0x40020428
 80056a0:	40020440 	.word	0x40020440
 80056a4:	40020458 	.word	0x40020458
 80056a8:	40020470 	.word	0x40020470
 80056ac:	40020488 	.word	0x40020488
 80056b0:	400204a0 	.word	0x400204a0
 80056b4:	400204b8 	.word	0x400204b8
 80056b8:	58025408 	.word	0x58025408
 80056bc:	5802541c 	.word	0x5802541c
 80056c0:	58025430 	.word	0x58025430
 80056c4:	58025444 	.word	0x58025444
 80056c8:	58025458 	.word	0x58025458
 80056cc:	5802546c 	.word	0x5802546c
 80056d0:	58025480 	.word	0x58025480
 80056d4:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80056d8:	693b      	ldr	r3, [r7, #16]
 80056da:	f003 0320 	and.w	r3, r3, #32
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d160      	bne.n	80057a4 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	4a7f      	ldr	r2, [pc, #508]	@ (80058e4 <HAL_DMA_IRQHandler+0xc74>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d04a      	beq.n	8005782 <HAL_DMA_IRQHandler+0xb12>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	4a7d      	ldr	r2, [pc, #500]	@ (80058e8 <HAL_DMA_IRQHandler+0xc78>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d045      	beq.n	8005782 <HAL_DMA_IRQHandler+0xb12>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4a7c      	ldr	r2, [pc, #496]	@ (80058ec <HAL_DMA_IRQHandler+0xc7c>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d040      	beq.n	8005782 <HAL_DMA_IRQHandler+0xb12>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	4a7a      	ldr	r2, [pc, #488]	@ (80058f0 <HAL_DMA_IRQHandler+0xc80>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d03b      	beq.n	8005782 <HAL_DMA_IRQHandler+0xb12>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4a79      	ldr	r2, [pc, #484]	@ (80058f4 <HAL_DMA_IRQHandler+0xc84>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d036      	beq.n	8005782 <HAL_DMA_IRQHandler+0xb12>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4a77      	ldr	r2, [pc, #476]	@ (80058f8 <HAL_DMA_IRQHandler+0xc88>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d031      	beq.n	8005782 <HAL_DMA_IRQHandler+0xb12>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4a76      	ldr	r2, [pc, #472]	@ (80058fc <HAL_DMA_IRQHandler+0xc8c>)
 8005724:	4293      	cmp	r3, r2
 8005726:	d02c      	beq.n	8005782 <HAL_DMA_IRQHandler+0xb12>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a74      	ldr	r2, [pc, #464]	@ (8005900 <HAL_DMA_IRQHandler+0xc90>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d027      	beq.n	8005782 <HAL_DMA_IRQHandler+0xb12>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a73      	ldr	r2, [pc, #460]	@ (8005904 <HAL_DMA_IRQHandler+0xc94>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d022      	beq.n	8005782 <HAL_DMA_IRQHandler+0xb12>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	4a71      	ldr	r2, [pc, #452]	@ (8005908 <HAL_DMA_IRQHandler+0xc98>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d01d      	beq.n	8005782 <HAL_DMA_IRQHandler+0xb12>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4a70      	ldr	r2, [pc, #448]	@ (800590c <HAL_DMA_IRQHandler+0xc9c>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d018      	beq.n	8005782 <HAL_DMA_IRQHandler+0xb12>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4a6e      	ldr	r2, [pc, #440]	@ (8005910 <HAL_DMA_IRQHandler+0xca0>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d013      	beq.n	8005782 <HAL_DMA_IRQHandler+0xb12>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	4a6d      	ldr	r2, [pc, #436]	@ (8005914 <HAL_DMA_IRQHandler+0xca4>)
 8005760:	4293      	cmp	r3, r2
 8005762:	d00e      	beq.n	8005782 <HAL_DMA_IRQHandler+0xb12>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a6b      	ldr	r2, [pc, #428]	@ (8005918 <HAL_DMA_IRQHandler+0xca8>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d009      	beq.n	8005782 <HAL_DMA_IRQHandler+0xb12>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	4a6a      	ldr	r2, [pc, #424]	@ (800591c <HAL_DMA_IRQHandler+0xcac>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d004      	beq.n	8005782 <HAL_DMA_IRQHandler+0xb12>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4a68      	ldr	r2, [pc, #416]	@ (8005920 <HAL_DMA_IRQHandler+0xcb0>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d108      	bne.n	8005794 <HAL_DMA_IRQHandler+0xb24>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	681a      	ldr	r2, [r3, #0]
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f022 0208 	bic.w	r2, r2, #8
 8005790:	601a      	str	r2, [r3, #0]
 8005792:	e007      	b.n	80057a4 <HAL_DMA_IRQHandler+0xb34>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	681a      	ldr	r2, [r3, #0]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f022 0204 	bic.w	r2, r2, #4
 80057a2:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	f000 8165 	beq.w	8005a78 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80057b6:	e15f      	b.n	8005a78 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057bc:	f003 031f 	and.w	r3, r3, #31
 80057c0:	2202      	movs	r2, #2
 80057c2:	409a      	lsls	r2, r3
 80057c4:	697b      	ldr	r3, [r7, #20]
 80057c6:	4013      	ands	r3, r2
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	f000 80c5 	beq.w	8005958 <HAL_DMA_IRQHandler+0xce8>
 80057ce:	693b      	ldr	r3, [r7, #16]
 80057d0:	f003 0302 	and.w	r3, r3, #2
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	f000 80bf 	beq.w	8005958 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057de:	f003 031f 	and.w	r3, r3, #31
 80057e2:	2202      	movs	r2, #2
 80057e4:	409a      	lsls	r2, r3
 80057e6:	69fb      	ldr	r3, [r7, #28]
 80057e8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80057ea:	693b      	ldr	r3, [r7, #16]
 80057ec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d018      	beq.n	8005826 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80057f4:	693b      	ldr	r3, [r7, #16]
 80057f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d109      	bne.n	8005812 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005802:	2b00      	cmp	r3, #0
 8005804:	f000 813a 	beq.w	8005a7c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800580c:	6878      	ldr	r0, [r7, #4]
 800580e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005810:	e134      	b.n	8005a7c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005816:	2b00      	cmp	r3, #0
 8005818:	f000 8130 	beq.w	8005a7c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005820:	6878      	ldr	r0, [r7, #4]
 8005822:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005824:	e12a      	b.n	8005a7c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005826:	693b      	ldr	r3, [r7, #16]
 8005828:	f003 0320 	and.w	r3, r3, #32
 800582c:	2b00      	cmp	r3, #0
 800582e:	f040 8089 	bne.w	8005944 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a2b      	ldr	r2, [pc, #172]	@ (80058e4 <HAL_DMA_IRQHandler+0xc74>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d04a      	beq.n	80058d2 <HAL_DMA_IRQHandler+0xc62>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	4a29      	ldr	r2, [pc, #164]	@ (80058e8 <HAL_DMA_IRQHandler+0xc78>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d045      	beq.n	80058d2 <HAL_DMA_IRQHandler+0xc62>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	4a28      	ldr	r2, [pc, #160]	@ (80058ec <HAL_DMA_IRQHandler+0xc7c>)
 800584c:	4293      	cmp	r3, r2
 800584e:	d040      	beq.n	80058d2 <HAL_DMA_IRQHandler+0xc62>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a26      	ldr	r2, [pc, #152]	@ (80058f0 <HAL_DMA_IRQHandler+0xc80>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d03b      	beq.n	80058d2 <HAL_DMA_IRQHandler+0xc62>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	4a25      	ldr	r2, [pc, #148]	@ (80058f4 <HAL_DMA_IRQHandler+0xc84>)
 8005860:	4293      	cmp	r3, r2
 8005862:	d036      	beq.n	80058d2 <HAL_DMA_IRQHandler+0xc62>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4a23      	ldr	r2, [pc, #140]	@ (80058f8 <HAL_DMA_IRQHandler+0xc88>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d031      	beq.n	80058d2 <HAL_DMA_IRQHandler+0xc62>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	4a22      	ldr	r2, [pc, #136]	@ (80058fc <HAL_DMA_IRQHandler+0xc8c>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d02c      	beq.n	80058d2 <HAL_DMA_IRQHandler+0xc62>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	4a20      	ldr	r2, [pc, #128]	@ (8005900 <HAL_DMA_IRQHandler+0xc90>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d027      	beq.n	80058d2 <HAL_DMA_IRQHandler+0xc62>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4a1f      	ldr	r2, [pc, #124]	@ (8005904 <HAL_DMA_IRQHandler+0xc94>)
 8005888:	4293      	cmp	r3, r2
 800588a:	d022      	beq.n	80058d2 <HAL_DMA_IRQHandler+0xc62>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4a1d      	ldr	r2, [pc, #116]	@ (8005908 <HAL_DMA_IRQHandler+0xc98>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d01d      	beq.n	80058d2 <HAL_DMA_IRQHandler+0xc62>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a1c      	ldr	r2, [pc, #112]	@ (800590c <HAL_DMA_IRQHandler+0xc9c>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d018      	beq.n	80058d2 <HAL_DMA_IRQHandler+0xc62>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4a1a      	ldr	r2, [pc, #104]	@ (8005910 <HAL_DMA_IRQHandler+0xca0>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d013      	beq.n	80058d2 <HAL_DMA_IRQHandler+0xc62>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	4a19      	ldr	r2, [pc, #100]	@ (8005914 <HAL_DMA_IRQHandler+0xca4>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d00e      	beq.n	80058d2 <HAL_DMA_IRQHandler+0xc62>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a17      	ldr	r2, [pc, #92]	@ (8005918 <HAL_DMA_IRQHandler+0xca8>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d009      	beq.n	80058d2 <HAL_DMA_IRQHandler+0xc62>
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a16      	ldr	r2, [pc, #88]	@ (800591c <HAL_DMA_IRQHandler+0xcac>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d004      	beq.n	80058d2 <HAL_DMA_IRQHandler+0xc62>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4a14      	ldr	r2, [pc, #80]	@ (8005920 <HAL_DMA_IRQHandler+0xcb0>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d128      	bne.n	8005924 <HAL_DMA_IRQHandler+0xcb4>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	681a      	ldr	r2, [r3, #0]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f022 0214 	bic.w	r2, r2, #20
 80058e0:	601a      	str	r2, [r3, #0]
 80058e2:	e027      	b.n	8005934 <HAL_DMA_IRQHandler+0xcc4>
 80058e4:	40020010 	.word	0x40020010
 80058e8:	40020028 	.word	0x40020028
 80058ec:	40020040 	.word	0x40020040
 80058f0:	40020058 	.word	0x40020058
 80058f4:	40020070 	.word	0x40020070
 80058f8:	40020088 	.word	0x40020088
 80058fc:	400200a0 	.word	0x400200a0
 8005900:	400200b8 	.word	0x400200b8
 8005904:	40020410 	.word	0x40020410
 8005908:	40020428 	.word	0x40020428
 800590c:	40020440 	.word	0x40020440
 8005910:	40020458 	.word	0x40020458
 8005914:	40020470 	.word	0x40020470
 8005918:	40020488 	.word	0x40020488
 800591c:	400204a0 	.word	0x400204a0
 8005920:	400204b8 	.word	0x400204b8
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	681a      	ldr	r2, [r3, #0]
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f022 020a 	bic.w	r2, r2, #10
 8005932:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2201      	movs	r2, #1
 8005938:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2200      	movs	r2, #0
 8005940:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005948:	2b00      	cmp	r3, #0
 800594a:	f000 8097 	beq.w	8005a7c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005956:	e091      	b.n	8005a7c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800595c:	f003 031f 	and.w	r3, r3, #31
 8005960:	2208      	movs	r2, #8
 8005962:	409a      	lsls	r2, r3
 8005964:	697b      	ldr	r3, [r7, #20]
 8005966:	4013      	ands	r3, r2
 8005968:	2b00      	cmp	r3, #0
 800596a:	f000 8088 	beq.w	8005a7e <HAL_DMA_IRQHandler+0xe0e>
 800596e:	693b      	ldr	r3, [r7, #16]
 8005970:	f003 0308 	and.w	r3, r3, #8
 8005974:	2b00      	cmp	r3, #0
 8005976:	f000 8082 	beq.w	8005a7e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a41      	ldr	r2, [pc, #260]	@ (8005a84 <HAL_DMA_IRQHandler+0xe14>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d04a      	beq.n	8005a1a <HAL_DMA_IRQHandler+0xdaa>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a3f      	ldr	r2, [pc, #252]	@ (8005a88 <HAL_DMA_IRQHandler+0xe18>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d045      	beq.n	8005a1a <HAL_DMA_IRQHandler+0xdaa>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4a3e      	ldr	r2, [pc, #248]	@ (8005a8c <HAL_DMA_IRQHandler+0xe1c>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d040      	beq.n	8005a1a <HAL_DMA_IRQHandler+0xdaa>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a3c      	ldr	r2, [pc, #240]	@ (8005a90 <HAL_DMA_IRQHandler+0xe20>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d03b      	beq.n	8005a1a <HAL_DMA_IRQHandler+0xdaa>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	4a3b      	ldr	r2, [pc, #236]	@ (8005a94 <HAL_DMA_IRQHandler+0xe24>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d036      	beq.n	8005a1a <HAL_DMA_IRQHandler+0xdaa>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a39      	ldr	r2, [pc, #228]	@ (8005a98 <HAL_DMA_IRQHandler+0xe28>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d031      	beq.n	8005a1a <HAL_DMA_IRQHandler+0xdaa>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4a38      	ldr	r2, [pc, #224]	@ (8005a9c <HAL_DMA_IRQHandler+0xe2c>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d02c      	beq.n	8005a1a <HAL_DMA_IRQHandler+0xdaa>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4a36      	ldr	r2, [pc, #216]	@ (8005aa0 <HAL_DMA_IRQHandler+0xe30>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d027      	beq.n	8005a1a <HAL_DMA_IRQHandler+0xdaa>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4a35      	ldr	r2, [pc, #212]	@ (8005aa4 <HAL_DMA_IRQHandler+0xe34>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d022      	beq.n	8005a1a <HAL_DMA_IRQHandler+0xdaa>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a33      	ldr	r2, [pc, #204]	@ (8005aa8 <HAL_DMA_IRQHandler+0xe38>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d01d      	beq.n	8005a1a <HAL_DMA_IRQHandler+0xdaa>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4a32      	ldr	r2, [pc, #200]	@ (8005aac <HAL_DMA_IRQHandler+0xe3c>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d018      	beq.n	8005a1a <HAL_DMA_IRQHandler+0xdaa>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a30      	ldr	r2, [pc, #192]	@ (8005ab0 <HAL_DMA_IRQHandler+0xe40>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d013      	beq.n	8005a1a <HAL_DMA_IRQHandler+0xdaa>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a2f      	ldr	r2, [pc, #188]	@ (8005ab4 <HAL_DMA_IRQHandler+0xe44>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d00e      	beq.n	8005a1a <HAL_DMA_IRQHandler+0xdaa>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4a2d      	ldr	r2, [pc, #180]	@ (8005ab8 <HAL_DMA_IRQHandler+0xe48>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d009      	beq.n	8005a1a <HAL_DMA_IRQHandler+0xdaa>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a2c      	ldr	r2, [pc, #176]	@ (8005abc <HAL_DMA_IRQHandler+0xe4c>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d004      	beq.n	8005a1a <HAL_DMA_IRQHandler+0xdaa>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4a2a      	ldr	r2, [pc, #168]	@ (8005ac0 <HAL_DMA_IRQHandler+0xe50>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d108      	bne.n	8005a2c <HAL_DMA_IRQHandler+0xdbc>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	681a      	ldr	r2, [r3, #0]
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f022 021c 	bic.w	r2, r2, #28
 8005a28:	601a      	str	r2, [r3, #0]
 8005a2a:	e007      	b.n	8005a3c <HAL_DMA_IRQHandler+0xdcc>
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	681a      	ldr	r2, [r3, #0]
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f022 020e 	bic.w	r2, r2, #14
 8005a3a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a40:	f003 031f 	and.w	r3, r3, #31
 8005a44:	2201      	movs	r2, #1
 8005a46:	409a      	lsls	r2, r3
 8005a48:	69fb      	ldr	r3, [r7, #28]
 8005a4a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2201      	movs	r2, #1
 8005a56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d009      	beq.n	8005a7e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a6e:	6878      	ldr	r0, [r7, #4]
 8005a70:	4798      	blx	r3
 8005a72:	e004      	b.n	8005a7e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8005a74:	bf00      	nop
 8005a76:	e002      	b.n	8005a7e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005a78:	bf00      	nop
 8005a7a:	e000      	b.n	8005a7e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005a7c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8005a7e:	3728      	adds	r7, #40	@ 0x28
 8005a80:	46bd      	mov	sp, r7
 8005a82:	bd80      	pop	{r7, pc}
 8005a84:	40020010 	.word	0x40020010
 8005a88:	40020028 	.word	0x40020028
 8005a8c:	40020040 	.word	0x40020040
 8005a90:	40020058 	.word	0x40020058
 8005a94:	40020070 	.word	0x40020070
 8005a98:	40020088 	.word	0x40020088
 8005a9c:	400200a0 	.word	0x400200a0
 8005aa0:	400200b8 	.word	0x400200b8
 8005aa4:	40020410 	.word	0x40020410
 8005aa8:	40020428 	.word	0x40020428
 8005aac:	40020440 	.word	0x40020440
 8005ab0:	40020458 	.word	0x40020458
 8005ab4:	40020470 	.word	0x40020470
 8005ab8:	40020488 	.word	0x40020488
 8005abc:	400204a0 	.word	0x400204a0
 8005ac0:	400204b8 	.word	0x400204b8

08005ac4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b087      	sub	sp, #28
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	60f8      	str	r0, [r7, #12]
 8005acc:	60b9      	str	r1, [r7, #8]
 8005ace:	607a      	str	r2, [r7, #4]
 8005ad0:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ad6:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005adc:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4a7f      	ldr	r2, [pc, #508]	@ (8005ce0 <DMA_SetConfig+0x21c>)
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d072      	beq.n	8005bce <DMA_SetConfig+0x10a>
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4a7d      	ldr	r2, [pc, #500]	@ (8005ce4 <DMA_SetConfig+0x220>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d06d      	beq.n	8005bce <DMA_SetConfig+0x10a>
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4a7c      	ldr	r2, [pc, #496]	@ (8005ce8 <DMA_SetConfig+0x224>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d068      	beq.n	8005bce <DMA_SetConfig+0x10a>
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4a7a      	ldr	r2, [pc, #488]	@ (8005cec <DMA_SetConfig+0x228>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d063      	beq.n	8005bce <DMA_SetConfig+0x10a>
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	4a79      	ldr	r2, [pc, #484]	@ (8005cf0 <DMA_SetConfig+0x22c>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d05e      	beq.n	8005bce <DMA_SetConfig+0x10a>
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4a77      	ldr	r2, [pc, #476]	@ (8005cf4 <DMA_SetConfig+0x230>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d059      	beq.n	8005bce <DMA_SetConfig+0x10a>
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	4a76      	ldr	r2, [pc, #472]	@ (8005cf8 <DMA_SetConfig+0x234>)
 8005b20:	4293      	cmp	r3, r2
 8005b22:	d054      	beq.n	8005bce <DMA_SetConfig+0x10a>
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	4a74      	ldr	r2, [pc, #464]	@ (8005cfc <DMA_SetConfig+0x238>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d04f      	beq.n	8005bce <DMA_SetConfig+0x10a>
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	4a73      	ldr	r2, [pc, #460]	@ (8005d00 <DMA_SetConfig+0x23c>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d04a      	beq.n	8005bce <DMA_SetConfig+0x10a>
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	4a71      	ldr	r2, [pc, #452]	@ (8005d04 <DMA_SetConfig+0x240>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d045      	beq.n	8005bce <DMA_SetConfig+0x10a>
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4a70      	ldr	r2, [pc, #448]	@ (8005d08 <DMA_SetConfig+0x244>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d040      	beq.n	8005bce <DMA_SetConfig+0x10a>
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4a6e      	ldr	r2, [pc, #440]	@ (8005d0c <DMA_SetConfig+0x248>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d03b      	beq.n	8005bce <DMA_SetConfig+0x10a>
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	4a6d      	ldr	r2, [pc, #436]	@ (8005d10 <DMA_SetConfig+0x24c>)
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	d036      	beq.n	8005bce <DMA_SetConfig+0x10a>
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a6b      	ldr	r2, [pc, #428]	@ (8005d14 <DMA_SetConfig+0x250>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d031      	beq.n	8005bce <DMA_SetConfig+0x10a>
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	4a6a      	ldr	r2, [pc, #424]	@ (8005d18 <DMA_SetConfig+0x254>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d02c      	beq.n	8005bce <DMA_SetConfig+0x10a>
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	4a68      	ldr	r2, [pc, #416]	@ (8005d1c <DMA_SetConfig+0x258>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d027      	beq.n	8005bce <DMA_SetConfig+0x10a>
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	4a67      	ldr	r2, [pc, #412]	@ (8005d20 <DMA_SetConfig+0x25c>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d022      	beq.n	8005bce <DMA_SetConfig+0x10a>
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4a65      	ldr	r2, [pc, #404]	@ (8005d24 <DMA_SetConfig+0x260>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d01d      	beq.n	8005bce <DMA_SetConfig+0x10a>
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	4a64      	ldr	r2, [pc, #400]	@ (8005d28 <DMA_SetConfig+0x264>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d018      	beq.n	8005bce <DMA_SetConfig+0x10a>
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	4a62      	ldr	r2, [pc, #392]	@ (8005d2c <DMA_SetConfig+0x268>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d013      	beq.n	8005bce <DMA_SetConfig+0x10a>
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	4a61      	ldr	r2, [pc, #388]	@ (8005d30 <DMA_SetConfig+0x26c>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d00e      	beq.n	8005bce <DMA_SetConfig+0x10a>
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4a5f      	ldr	r2, [pc, #380]	@ (8005d34 <DMA_SetConfig+0x270>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d009      	beq.n	8005bce <DMA_SetConfig+0x10a>
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4a5e      	ldr	r2, [pc, #376]	@ (8005d38 <DMA_SetConfig+0x274>)
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d004      	beq.n	8005bce <DMA_SetConfig+0x10a>
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4a5c      	ldr	r2, [pc, #368]	@ (8005d3c <DMA_SetConfig+0x278>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d101      	bne.n	8005bd2 <DMA_SetConfig+0x10e>
 8005bce:	2301      	movs	r3, #1
 8005bd0:	e000      	b.n	8005bd4 <DMA_SetConfig+0x110>
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d00d      	beq.n	8005bf4 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005bdc:	68fa      	ldr	r2, [r7, #12]
 8005bde:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005be0:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d004      	beq.n	8005bf4 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bee:	68fa      	ldr	r2, [r7, #12]
 8005bf0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005bf2:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	4a39      	ldr	r2, [pc, #228]	@ (8005ce0 <DMA_SetConfig+0x21c>)
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d04a      	beq.n	8005c94 <DMA_SetConfig+0x1d0>
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	4a38      	ldr	r2, [pc, #224]	@ (8005ce4 <DMA_SetConfig+0x220>)
 8005c04:	4293      	cmp	r3, r2
 8005c06:	d045      	beq.n	8005c94 <DMA_SetConfig+0x1d0>
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	4a36      	ldr	r2, [pc, #216]	@ (8005ce8 <DMA_SetConfig+0x224>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d040      	beq.n	8005c94 <DMA_SetConfig+0x1d0>
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	4a35      	ldr	r2, [pc, #212]	@ (8005cec <DMA_SetConfig+0x228>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d03b      	beq.n	8005c94 <DMA_SetConfig+0x1d0>
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	4a33      	ldr	r2, [pc, #204]	@ (8005cf0 <DMA_SetConfig+0x22c>)
 8005c22:	4293      	cmp	r3, r2
 8005c24:	d036      	beq.n	8005c94 <DMA_SetConfig+0x1d0>
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	4a32      	ldr	r2, [pc, #200]	@ (8005cf4 <DMA_SetConfig+0x230>)
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	d031      	beq.n	8005c94 <DMA_SetConfig+0x1d0>
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4a30      	ldr	r2, [pc, #192]	@ (8005cf8 <DMA_SetConfig+0x234>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d02c      	beq.n	8005c94 <DMA_SetConfig+0x1d0>
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4a2f      	ldr	r2, [pc, #188]	@ (8005cfc <DMA_SetConfig+0x238>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d027      	beq.n	8005c94 <DMA_SetConfig+0x1d0>
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	4a2d      	ldr	r2, [pc, #180]	@ (8005d00 <DMA_SetConfig+0x23c>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d022      	beq.n	8005c94 <DMA_SetConfig+0x1d0>
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	4a2c      	ldr	r2, [pc, #176]	@ (8005d04 <DMA_SetConfig+0x240>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d01d      	beq.n	8005c94 <DMA_SetConfig+0x1d0>
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	4a2a      	ldr	r2, [pc, #168]	@ (8005d08 <DMA_SetConfig+0x244>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d018      	beq.n	8005c94 <DMA_SetConfig+0x1d0>
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4a29      	ldr	r2, [pc, #164]	@ (8005d0c <DMA_SetConfig+0x248>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d013      	beq.n	8005c94 <DMA_SetConfig+0x1d0>
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	4a27      	ldr	r2, [pc, #156]	@ (8005d10 <DMA_SetConfig+0x24c>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d00e      	beq.n	8005c94 <DMA_SetConfig+0x1d0>
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4a26      	ldr	r2, [pc, #152]	@ (8005d14 <DMA_SetConfig+0x250>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d009      	beq.n	8005c94 <DMA_SetConfig+0x1d0>
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	4a24      	ldr	r2, [pc, #144]	@ (8005d18 <DMA_SetConfig+0x254>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d004      	beq.n	8005c94 <DMA_SetConfig+0x1d0>
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	4a23      	ldr	r2, [pc, #140]	@ (8005d1c <DMA_SetConfig+0x258>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d101      	bne.n	8005c98 <DMA_SetConfig+0x1d4>
 8005c94:	2301      	movs	r3, #1
 8005c96:	e000      	b.n	8005c9a <DMA_SetConfig+0x1d6>
 8005c98:	2300      	movs	r3, #0
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d059      	beq.n	8005d52 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ca2:	f003 031f 	and.w	r3, r3, #31
 8005ca6:	223f      	movs	r2, #63	@ 0x3f
 8005ca8:	409a      	lsls	r2, r3
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005cbc:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	683a      	ldr	r2, [r7, #0]
 8005cc4:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	689b      	ldr	r3, [r3, #8]
 8005cca:	2b40      	cmp	r3, #64	@ 0x40
 8005ccc:	d138      	bne.n	8005d40 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	687a      	ldr	r2, [r7, #4]
 8005cd4:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	68ba      	ldr	r2, [r7, #8]
 8005cdc:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8005cde:	e086      	b.n	8005dee <DMA_SetConfig+0x32a>
 8005ce0:	40020010 	.word	0x40020010
 8005ce4:	40020028 	.word	0x40020028
 8005ce8:	40020040 	.word	0x40020040
 8005cec:	40020058 	.word	0x40020058
 8005cf0:	40020070 	.word	0x40020070
 8005cf4:	40020088 	.word	0x40020088
 8005cf8:	400200a0 	.word	0x400200a0
 8005cfc:	400200b8 	.word	0x400200b8
 8005d00:	40020410 	.word	0x40020410
 8005d04:	40020428 	.word	0x40020428
 8005d08:	40020440 	.word	0x40020440
 8005d0c:	40020458 	.word	0x40020458
 8005d10:	40020470 	.word	0x40020470
 8005d14:	40020488 	.word	0x40020488
 8005d18:	400204a0 	.word	0x400204a0
 8005d1c:	400204b8 	.word	0x400204b8
 8005d20:	58025408 	.word	0x58025408
 8005d24:	5802541c 	.word	0x5802541c
 8005d28:	58025430 	.word	0x58025430
 8005d2c:	58025444 	.word	0x58025444
 8005d30:	58025458 	.word	0x58025458
 8005d34:	5802546c 	.word	0x5802546c
 8005d38:	58025480 	.word	0x58025480
 8005d3c:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	68ba      	ldr	r2, [r7, #8]
 8005d46:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	687a      	ldr	r2, [r7, #4]
 8005d4e:	60da      	str	r2, [r3, #12]
}
 8005d50:	e04d      	b.n	8005dee <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4a29      	ldr	r2, [pc, #164]	@ (8005dfc <DMA_SetConfig+0x338>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d022      	beq.n	8005da2 <DMA_SetConfig+0x2de>
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a27      	ldr	r2, [pc, #156]	@ (8005e00 <DMA_SetConfig+0x33c>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d01d      	beq.n	8005da2 <DMA_SetConfig+0x2de>
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a26      	ldr	r2, [pc, #152]	@ (8005e04 <DMA_SetConfig+0x340>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d018      	beq.n	8005da2 <DMA_SetConfig+0x2de>
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a24      	ldr	r2, [pc, #144]	@ (8005e08 <DMA_SetConfig+0x344>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d013      	beq.n	8005da2 <DMA_SetConfig+0x2de>
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4a23      	ldr	r2, [pc, #140]	@ (8005e0c <DMA_SetConfig+0x348>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d00e      	beq.n	8005da2 <DMA_SetConfig+0x2de>
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4a21      	ldr	r2, [pc, #132]	@ (8005e10 <DMA_SetConfig+0x34c>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d009      	beq.n	8005da2 <DMA_SetConfig+0x2de>
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4a20      	ldr	r2, [pc, #128]	@ (8005e14 <DMA_SetConfig+0x350>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d004      	beq.n	8005da2 <DMA_SetConfig+0x2de>
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4a1e      	ldr	r2, [pc, #120]	@ (8005e18 <DMA_SetConfig+0x354>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d101      	bne.n	8005da6 <DMA_SetConfig+0x2e2>
 8005da2:	2301      	movs	r3, #1
 8005da4:	e000      	b.n	8005da8 <DMA_SetConfig+0x2e4>
 8005da6:	2300      	movs	r3, #0
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d020      	beq.n	8005dee <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005db0:	f003 031f 	and.w	r3, r3, #31
 8005db4:	2201      	movs	r2, #1
 8005db6:	409a      	lsls	r2, r3
 8005db8:	693b      	ldr	r3, [r7, #16]
 8005dba:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	683a      	ldr	r2, [r7, #0]
 8005dc2:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	689b      	ldr	r3, [r3, #8]
 8005dc8:	2b40      	cmp	r3, #64	@ 0x40
 8005dca:	d108      	bne.n	8005dde <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	687a      	ldr	r2, [r7, #4]
 8005dd2:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	68ba      	ldr	r2, [r7, #8]
 8005dda:	60da      	str	r2, [r3, #12]
}
 8005ddc:	e007      	b.n	8005dee <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	68ba      	ldr	r2, [r7, #8]
 8005de4:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	687a      	ldr	r2, [r7, #4]
 8005dec:	60da      	str	r2, [r3, #12]
}
 8005dee:	bf00      	nop
 8005df0:	371c      	adds	r7, #28
 8005df2:	46bd      	mov	sp, r7
 8005df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df8:	4770      	bx	lr
 8005dfa:	bf00      	nop
 8005dfc:	58025408 	.word	0x58025408
 8005e00:	5802541c 	.word	0x5802541c
 8005e04:	58025430 	.word	0x58025430
 8005e08:	58025444 	.word	0x58025444
 8005e0c:	58025458 	.word	0x58025458
 8005e10:	5802546c 	.word	0x5802546c
 8005e14:	58025480 	.word	0x58025480
 8005e18:	58025494 	.word	0x58025494

08005e1c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	b085      	sub	sp, #20
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	4a42      	ldr	r2, [pc, #264]	@ (8005f34 <DMA_CalcBaseAndBitshift+0x118>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d04a      	beq.n	8005ec4 <DMA_CalcBaseAndBitshift+0xa8>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	4a41      	ldr	r2, [pc, #260]	@ (8005f38 <DMA_CalcBaseAndBitshift+0x11c>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d045      	beq.n	8005ec4 <DMA_CalcBaseAndBitshift+0xa8>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4a3f      	ldr	r2, [pc, #252]	@ (8005f3c <DMA_CalcBaseAndBitshift+0x120>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d040      	beq.n	8005ec4 <DMA_CalcBaseAndBitshift+0xa8>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4a3e      	ldr	r2, [pc, #248]	@ (8005f40 <DMA_CalcBaseAndBitshift+0x124>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d03b      	beq.n	8005ec4 <DMA_CalcBaseAndBitshift+0xa8>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4a3c      	ldr	r2, [pc, #240]	@ (8005f44 <DMA_CalcBaseAndBitshift+0x128>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d036      	beq.n	8005ec4 <DMA_CalcBaseAndBitshift+0xa8>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4a3b      	ldr	r2, [pc, #236]	@ (8005f48 <DMA_CalcBaseAndBitshift+0x12c>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d031      	beq.n	8005ec4 <DMA_CalcBaseAndBitshift+0xa8>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	4a39      	ldr	r2, [pc, #228]	@ (8005f4c <DMA_CalcBaseAndBitshift+0x130>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d02c      	beq.n	8005ec4 <DMA_CalcBaseAndBitshift+0xa8>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	4a38      	ldr	r2, [pc, #224]	@ (8005f50 <DMA_CalcBaseAndBitshift+0x134>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d027      	beq.n	8005ec4 <DMA_CalcBaseAndBitshift+0xa8>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	4a36      	ldr	r2, [pc, #216]	@ (8005f54 <DMA_CalcBaseAndBitshift+0x138>)
 8005e7a:	4293      	cmp	r3, r2
 8005e7c:	d022      	beq.n	8005ec4 <DMA_CalcBaseAndBitshift+0xa8>
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	4a35      	ldr	r2, [pc, #212]	@ (8005f58 <DMA_CalcBaseAndBitshift+0x13c>)
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d01d      	beq.n	8005ec4 <DMA_CalcBaseAndBitshift+0xa8>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	4a33      	ldr	r2, [pc, #204]	@ (8005f5c <DMA_CalcBaseAndBitshift+0x140>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d018      	beq.n	8005ec4 <DMA_CalcBaseAndBitshift+0xa8>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	4a32      	ldr	r2, [pc, #200]	@ (8005f60 <DMA_CalcBaseAndBitshift+0x144>)
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	d013      	beq.n	8005ec4 <DMA_CalcBaseAndBitshift+0xa8>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	4a30      	ldr	r2, [pc, #192]	@ (8005f64 <DMA_CalcBaseAndBitshift+0x148>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d00e      	beq.n	8005ec4 <DMA_CalcBaseAndBitshift+0xa8>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4a2f      	ldr	r2, [pc, #188]	@ (8005f68 <DMA_CalcBaseAndBitshift+0x14c>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d009      	beq.n	8005ec4 <DMA_CalcBaseAndBitshift+0xa8>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	4a2d      	ldr	r2, [pc, #180]	@ (8005f6c <DMA_CalcBaseAndBitshift+0x150>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d004      	beq.n	8005ec4 <DMA_CalcBaseAndBitshift+0xa8>
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	4a2c      	ldr	r2, [pc, #176]	@ (8005f70 <DMA_CalcBaseAndBitshift+0x154>)
 8005ec0:	4293      	cmp	r3, r2
 8005ec2:	d101      	bne.n	8005ec8 <DMA_CalcBaseAndBitshift+0xac>
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	e000      	b.n	8005eca <DMA_CalcBaseAndBitshift+0xae>
 8005ec8:	2300      	movs	r3, #0
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d024      	beq.n	8005f18 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	b2db      	uxtb	r3, r3
 8005ed4:	3b10      	subs	r3, #16
 8005ed6:	4a27      	ldr	r2, [pc, #156]	@ (8005f74 <DMA_CalcBaseAndBitshift+0x158>)
 8005ed8:	fba2 2303 	umull	r2, r3, r2, r3
 8005edc:	091b      	lsrs	r3, r3, #4
 8005ede:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	f003 0307 	and.w	r3, r3, #7
 8005ee6:	4a24      	ldr	r2, [pc, #144]	@ (8005f78 <DMA_CalcBaseAndBitshift+0x15c>)
 8005ee8:	5cd3      	ldrb	r3, [r2, r3]
 8005eea:	461a      	mov	r2, r3
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2b03      	cmp	r3, #3
 8005ef4:	d908      	bls.n	8005f08 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	461a      	mov	r2, r3
 8005efc:	4b1f      	ldr	r3, [pc, #124]	@ (8005f7c <DMA_CalcBaseAndBitshift+0x160>)
 8005efe:	4013      	ands	r3, r2
 8005f00:	1d1a      	adds	r2, r3, #4
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	659a      	str	r2, [r3, #88]	@ 0x58
 8005f06:	e00d      	b.n	8005f24 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	461a      	mov	r2, r3
 8005f0e:	4b1b      	ldr	r3, [pc, #108]	@ (8005f7c <DMA_CalcBaseAndBitshift+0x160>)
 8005f10:	4013      	ands	r3, r2
 8005f12:	687a      	ldr	r2, [r7, #4]
 8005f14:	6593      	str	r3, [r2, #88]	@ 0x58
 8005f16:	e005      	b.n	8005f24 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	3714      	adds	r7, #20
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f32:	4770      	bx	lr
 8005f34:	40020010 	.word	0x40020010
 8005f38:	40020028 	.word	0x40020028
 8005f3c:	40020040 	.word	0x40020040
 8005f40:	40020058 	.word	0x40020058
 8005f44:	40020070 	.word	0x40020070
 8005f48:	40020088 	.word	0x40020088
 8005f4c:	400200a0 	.word	0x400200a0
 8005f50:	400200b8 	.word	0x400200b8
 8005f54:	40020410 	.word	0x40020410
 8005f58:	40020428 	.word	0x40020428
 8005f5c:	40020440 	.word	0x40020440
 8005f60:	40020458 	.word	0x40020458
 8005f64:	40020470 	.word	0x40020470
 8005f68:	40020488 	.word	0x40020488
 8005f6c:	400204a0 	.word	0x400204a0
 8005f70:	400204b8 	.word	0x400204b8
 8005f74:	aaaaaaab 	.word	0xaaaaaaab
 8005f78:	080237b4 	.word	0x080237b4
 8005f7c:	fffffc00 	.word	0xfffffc00

08005f80 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b085      	sub	sp, #20
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f88:	2300      	movs	r3, #0
 8005f8a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	699b      	ldr	r3, [r3, #24]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d120      	bne.n	8005fd6 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f98:	2b03      	cmp	r3, #3
 8005f9a:	d858      	bhi.n	800604e <DMA_CheckFifoParam+0xce>
 8005f9c:	a201      	add	r2, pc, #4	@ (adr r2, 8005fa4 <DMA_CheckFifoParam+0x24>)
 8005f9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fa2:	bf00      	nop
 8005fa4:	08005fb5 	.word	0x08005fb5
 8005fa8:	08005fc7 	.word	0x08005fc7
 8005fac:	08005fb5 	.word	0x08005fb5
 8005fb0:	0800604f 	.word	0x0800604f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fb8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d048      	beq.n	8006052 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005fc4:	e045      	b.n	8006052 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fca:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005fce:	d142      	bne.n	8006056 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8005fd0:	2301      	movs	r3, #1
 8005fd2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005fd4:	e03f      	b.n	8006056 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	699b      	ldr	r3, [r3, #24]
 8005fda:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005fde:	d123      	bne.n	8006028 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fe4:	2b03      	cmp	r3, #3
 8005fe6:	d838      	bhi.n	800605a <DMA_CheckFifoParam+0xda>
 8005fe8:	a201      	add	r2, pc, #4	@ (adr r2, 8005ff0 <DMA_CheckFifoParam+0x70>)
 8005fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fee:	bf00      	nop
 8005ff0:	08006001 	.word	0x08006001
 8005ff4:	08006007 	.word	0x08006007
 8005ff8:	08006001 	.word	0x08006001
 8005ffc:	08006019 	.word	0x08006019
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8006000:	2301      	movs	r3, #1
 8006002:	73fb      	strb	r3, [r7, #15]
        break;
 8006004:	e030      	b.n	8006068 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800600a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800600e:	2b00      	cmp	r3, #0
 8006010:	d025      	beq.n	800605e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8006012:	2301      	movs	r3, #1
 8006014:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006016:	e022      	b.n	800605e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800601c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006020:	d11f      	bne.n	8006062 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8006022:	2301      	movs	r3, #1
 8006024:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006026:	e01c      	b.n	8006062 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800602c:	2b02      	cmp	r3, #2
 800602e:	d902      	bls.n	8006036 <DMA_CheckFifoParam+0xb6>
 8006030:	2b03      	cmp	r3, #3
 8006032:	d003      	beq.n	800603c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8006034:	e018      	b.n	8006068 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8006036:	2301      	movs	r3, #1
 8006038:	73fb      	strb	r3, [r7, #15]
        break;
 800603a:	e015      	b.n	8006068 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006040:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006044:	2b00      	cmp	r3, #0
 8006046:	d00e      	beq.n	8006066 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8006048:	2301      	movs	r3, #1
 800604a:	73fb      	strb	r3, [r7, #15]
    break;
 800604c:	e00b      	b.n	8006066 <DMA_CheckFifoParam+0xe6>
        break;
 800604e:	bf00      	nop
 8006050:	e00a      	b.n	8006068 <DMA_CheckFifoParam+0xe8>
        break;
 8006052:	bf00      	nop
 8006054:	e008      	b.n	8006068 <DMA_CheckFifoParam+0xe8>
        break;
 8006056:	bf00      	nop
 8006058:	e006      	b.n	8006068 <DMA_CheckFifoParam+0xe8>
        break;
 800605a:	bf00      	nop
 800605c:	e004      	b.n	8006068 <DMA_CheckFifoParam+0xe8>
        break;
 800605e:	bf00      	nop
 8006060:	e002      	b.n	8006068 <DMA_CheckFifoParam+0xe8>
        break;
 8006062:	bf00      	nop
 8006064:	e000      	b.n	8006068 <DMA_CheckFifoParam+0xe8>
    break;
 8006066:	bf00      	nop
    }
  }

  return status;
 8006068:	7bfb      	ldrb	r3, [r7, #15]
}
 800606a:	4618      	mov	r0, r3
 800606c:	3714      	adds	r7, #20
 800606e:	46bd      	mov	sp, r7
 8006070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006074:	4770      	bx	lr
 8006076:	bf00      	nop

08006078 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006078:	b480      	push	{r7}
 800607a:	b085      	sub	sp, #20
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4a38      	ldr	r2, [pc, #224]	@ (800616c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d022      	beq.n	80060d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a36      	ldr	r2, [pc, #216]	@ (8006170 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d01d      	beq.n	80060d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	4a35      	ldr	r2, [pc, #212]	@ (8006174 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d018      	beq.n	80060d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	4a33      	ldr	r2, [pc, #204]	@ (8006178 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d013      	beq.n	80060d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4a32      	ldr	r2, [pc, #200]	@ (800617c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d00e      	beq.n	80060d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	4a30      	ldr	r2, [pc, #192]	@ (8006180 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d009      	beq.n	80060d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	4a2f      	ldr	r2, [pc, #188]	@ (8006184 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d004      	beq.n	80060d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	4a2d      	ldr	r2, [pc, #180]	@ (8006188 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d101      	bne.n	80060da <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80060d6:	2301      	movs	r3, #1
 80060d8:	e000      	b.n	80060dc <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80060da:	2300      	movs	r3, #0
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d01a      	beq.n	8006116 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	b2db      	uxtb	r3, r3
 80060e6:	3b08      	subs	r3, #8
 80060e8:	4a28      	ldr	r2, [pc, #160]	@ (800618c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80060ea:	fba2 2303 	umull	r2, r3, r2, r3
 80060ee:	091b      	lsrs	r3, r3, #4
 80060f0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80060f2:	68fa      	ldr	r2, [r7, #12]
 80060f4:	4b26      	ldr	r3, [pc, #152]	@ (8006190 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80060f6:	4413      	add	r3, r2
 80060f8:	009b      	lsls	r3, r3, #2
 80060fa:	461a      	mov	r2, r3
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	4a24      	ldr	r2, [pc, #144]	@ (8006194 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8006104:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	f003 031f 	and.w	r3, r3, #31
 800610c:	2201      	movs	r2, #1
 800610e:	409a      	lsls	r2, r3
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8006114:	e024      	b.n	8006160 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	b2db      	uxtb	r3, r3
 800611c:	3b10      	subs	r3, #16
 800611e:	4a1e      	ldr	r2, [pc, #120]	@ (8006198 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8006120:	fba2 2303 	umull	r2, r3, r2, r3
 8006124:	091b      	lsrs	r3, r3, #4
 8006126:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	4a1c      	ldr	r2, [pc, #112]	@ (800619c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d806      	bhi.n	800613e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	4a1b      	ldr	r2, [pc, #108]	@ (80061a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8006134:	4293      	cmp	r3, r2
 8006136:	d902      	bls.n	800613e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	3308      	adds	r3, #8
 800613c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800613e:	68fa      	ldr	r2, [r7, #12]
 8006140:	4b18      	ldr	r3, [pc, #96]	@ (80061a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8006142:	4413      	add	r3, r2
 8006144:	009b      	lsls	r3, r3, #2
 8006146:	461a      	mov	r2, r3
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	4a16      	ldr	r2, [pc, #88]	@ (80061a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8006150:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	f003 031f 	and.w	r3, r3, #31
 8006158:	2201      	movs	r2, #1
 800615a:	409a      	lsls	r2, r3
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006160:	bf00      	nop
 8006162:	3714      	adds	r7, #20
 8006164:	46bd      	mov	sp, r7
 8006166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616a:	4770      	bx	lr
 800616c:	58025408 	.word	0x58025408
 8006170:	5802541c 	.word	0x5802541c
 8006174:	58025430 	.word	0x58025430
 8006178:	58025444 	.word	0x58025444
 800617c:	58025458 	.word	0x58025458
 8006180:	5802546c 	.word	0x5802546c
 8006184:	58025480 	.word	0x58025480
 8006188:	58025494 	.word	0x58025494
 800618c:	cccccccd 	.word	0xcccccccd
 8006190:	16009600 	.word	0x16009600
 8006194:	58025880 	.word	0x58025880
 8006198:	aaaaaaab 	.word	0xaaaaaaab
 800619c:	400204b8 	.word	0x400204b8
 80061a0:	4002040f 	.word	0x4002040f
 80061a4:	10008200 	.word	0x10008200
 80061a8:	40020880 	.word	0x40020880

080061ac <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80061ac:	b480      	push	{r7}
 80061ae:	b085      	sub	sp, #20
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	685b      	ldr	r3, [r3, #4]
 80061b8:	b2db      	uxtb	r3, r3
 80061ba:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d04a      	beq.n	8006258 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	2b08      	cmp	r3, #8
 80061c6:	d847      	bhi.n	8006258 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	4a25      	ldr	r2, [pc, #148]	@ (8006264 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d022      	beq.n	8006218 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	4a24      	ldr	r2, [pc, #144]	@ (8006268 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80061d8:	4293      	cmp	r3, r2
 80061da:	d01d      	beq.n	8006218 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	4a22      	ldr	r2, [pc, #136]	@ (800626c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d018      	beq.n	8006218 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	4a21      	ldr	r2, [pc, #132]	@ (8006270 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80061ec:	4293      	cmp	r3, r2
 80061ee:	d013      	beq.n	8006218 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4a1f      	ldr	r2, [pc, #124]	@ (8006274 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d00e      	beq.n	8006218 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4a1e      	ldr	r2, [pc, #120]	@ (8006278 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d009      	beq.n	8006218 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4a1c      	ldr	r2, [pc, #112]	@ (800627c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d004      	beq.n	8006218 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	4a1b      	ldr	r2, [pc, #108]	@ (8006280 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8006214:	4293      	cmp	r3, r2
 8006216:	d101      	bne.n	800621c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8006218:	2301      	movs	r3, #1
 800621a:	e000      	b.n	800621e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800621c:	2300      	movs	r3, #0
 800621e:	2b00      	cmp	r3, #0
 8006220:	d00a      	beq.n	8006238 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8006222:	68fa      	ldr	r2, [r7, #12]
 8006224:	4b17      	ldr	r3, [pc, #92]	@ (8006284 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8006226:	4413      	add	r3, r2
 8006228:	009b      	lsls	r3, r3, #2
 800622a:	461a      	mov	r2, r3
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	4a15      	ldr	r2, [pc, #84]	@ (8006288 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8006234:	671a      	str	r2, [r3, #112]	@ 0x70
 8006236:	e009      	b.n	800624c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006238:	68fa      	ldr	r2, [r7, #12]
 800623a:	4b14      	ldr	r3, [pc, #80]	@ (800628c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800623c:	4413      	add	r3, r2
 800623e:	009b      	lsls	r3, r3, #2
 8006240:	461a      	mov	r2, r3
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	4a11      	ldr	r2, [pc, #68]	@ (8006290 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800624a:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	3b01      	subs	r3, #1
 8006250:	2201      	movs	r2, #1
 8006252:	409a      	lsls	r2, r3
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8006258:	bf00      	nop
 800625a:	3714      	adds	r7, #20
 800625c:	46bd      	mov	sp, r7
 800625e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006262:	4770      	bx	lr
 8006264:	58025408 	.word	0x58025408
 8006268:	5802541c 	.word	0x5802541c
 800626c:	58025430 	.word	0x58025430
 8006270:	58025444 	.word	0x58025444
 8006274:	58025458 	.word	0x58025458
 8006278:	5802546c 	.word	0x5802546c
 800627c:	58025480 	.word	0x58025480
 8006280:	58025494 	.word	0x58025494
 8006284:	1600963f 	.word	0x1600963f
 8006288:	58025940 	.word	0x58025940
 800628c:	1000823f 	.word	0x1000823f
 8006290:	40020940 	.word	0x40020940

08006294 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b082      	sub	sp, #8
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d101      	bne.n	80062a6 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 80062a2:	2301      	movs	r3, #1
 80062a4:	e04f      	b.n	8006346 <HAL_DMA2D_Init+0xb2>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 80062ac:	b2db      	uxtb	r3, r3
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d106      	bne.n	80062c0 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2200      	movs	r2, #0
 80062b6:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 80062ba:	6878      	ldr	r0, [r7, #4]
 80062bc:	f7fa ff5c 	bl	8001178 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2202      	movs	r2, #2
 80062c4:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	681a      	ldr	r2, [r3, #0]
 80062ce:	4b20      	ldr	r3, [pc, #128]	@ (8006350 <HAL_DMA2D_Init+0xbc>)
 80062d0:	4013      	ands	r3, r2
 80062d2:	687a      	ldr	r2, [r7, #4]
 80062d4:	6851      	ldr	r1, [r2, #4]
 80062d6:	687a      	ldr	r2, [r7, #4]
 80062d8:	69d2      	ldr	r2, [r2, #28]
 80062da:	4311      	orrs	r1, r2
 80062dc:	687a      	ldr	r2, [r7, #4]
 80062de:	6812      	ldr	r2, [r2, #0]
 80062e0:	430b      	orrs	r3, r1
 80062e2:	6013      	str	r3, [r2, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80062ea:	4b1a      	ldr	r3, [pc, #104]	@ (8006354 <HAL_DMA2D_Init+0xc0>)
 80062ec:	4013      	ands	r3, r2
 80062ee:	687a      	ldr	r2, [r7, #4]
 80062f0:	6891      	ldr	r1, [r2, #8]
 80062f2:	687a      	ldr	r2, [r7, #4]
 80062f4:	6992      	ldr	r2, [r2, #24]
 80062f6:	4311      	orrs	r1, r2
 80062f8:	687a      	ldr	r2, [r7, #4]
 80062fa:	6812      	ldr	r2, [r2, #0]
 80062fc:	430b      	orrs	r3, r1
 80062fe:	6353      	str	r3, [r2, #52]	@ 0x34
             hdma2d->Init.ColorMode | hdma2d->Init.BytesSwap);

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006306:	4b14      	ldr	r3, [pc, #80]	@ (8006358 <HAL_DMA2D_Init+0xc4>)
 8006308:	4013      	ands	r3, r2
 800630a:	687a      	ldr	r2, [r7, #4]
 800630c:	68d1      	ldr	r1, [r2, #12]
 800630e:	687a      	ldr	r2, [r7, #4]
 8006310:	6812      	ldr	r2, [r2, #0]
 8006312:	430b      	orrs	r3, r1
 8006314:	6413      	str	r3, [r2, #64]	@ 0x40
  /* DMA2D OPFCCR AI and RBS fields setting (Output Alpha Inversion)*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800631c:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	691b      	ldr	r3, [r3, #16]
 8006324:	051a      	lsls	r2, r3, #20
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	695b      	ldr	r3, [r3, #20]
 800632a:	055b      	lsls	r3, r3, #21
 800632c:	431a      	orrs	r2, r3
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	430a      	orrs	r2, r1
 8006334:	635a      	str	r2, [r3, #52]	@ 0x34
             ((hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos) | \
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2200      	movs	r2, #0
 800633a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2201      	movs	r2, #1
 8006340:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

  return HAL_OK;
 8006344:	2300      	movs	r3, #0
}
 8006346:	4618      	mov	r0, r3
 8006348:	3708      	adds	r7, #8
 800634a:	46bd      	mov	sp, r7
 800634c:	bd80      	pop	{r7, pc}
 800634e:	bf00      	nop
 8006350:	fff8ffbf 	.word	0xfff8ffbf
 8006354:	fffffef8 	.word	0xfffffef8
 8006358:	ffff0000 	.word	0xffff0000

0800635c <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b084      	sub	sp, #16
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	685b      	ldr	r3, [r3, #4]
 800636a:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	f003 0301 	and.w	r3, r3, #1
 800637a:	2b00      	cmp	r3, #0
 800637c:	d026      	beq.n	80063cc <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 800637e:	68bb      	ldr	r3, [r7, #8]
 8006380:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006384:	2b00      	cmp	r3, #0
 8006386:	d021      	beq.n	80063cc <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	681a      	ldr	r2, [r3, #0]
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006396:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800639c:	f043 0201 	orr.w	r2, r3, #1
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	2201      	movs	r2, #1
 80063aa:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2204      	movs	r2, #4
 80063b0:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2200      	movs	r2, #0
 80063b8:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

      if (hdma2d->XferErrorCallback != NULL)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d003      	beq.n	80063cc <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	f003 0320 	and.w	r3, r3, #32
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d026      	beq.n	8006424 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 80063d6:	68bb      	ldr	r3, [r7, #8]
 80063d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d021      	beq.n	8006424 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	681a      	ldr	r2, [r3, #0]
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80063ee:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	2220      	movs	r2, #32
 80063f6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80063fc:	f043 0202 	orr.w	r2, r3, #2
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2204      	movs	r2, #4
 8006408:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2200      	movs	r2, #0
 8006410:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

      if (hdma2d->XferErrorCallback != NULL)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006418:	2b00      	cmp	r3, #0
 800641a:	d003      	beq.n	8006424 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006420:	6878      	ldr	r0, [r7, #4]
 8006422:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	f003 0308 	and.w	r3, r3, #8
 800642a:	2b00      	cmp	r3, #0
 800642c:	d026      	beq.n	800647c <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006434:	2b00      	cmp	r3, #0
 8006436:	d021      	beq.n	800647c <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	681a      	ldr	r2, [r3, #0]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006446:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	2208      	movs	r2, #8
 800644e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006454:	f043 0204 	orr.w	r2, r3, #4
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2204      	movs	r2, #4
 8006460:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2200      	movs	r2, #0
 8006468:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

      if (hdma2d->XferErrorCallback != NULL)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006470:	2b00      	cmp	r3, #0
 8006472:	d003      	beq.n	800647c <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006478:	6878      	ldr	r0, [r7, #4]
 800647a:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	f003 0304 	and.w	r3, r3, #4
 8006482:	2b00      	cmp	r3, #0
 8006484:	d013      	beq.n	80064ae <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8006486:	68bb      	ldr	r3, [r7, #8]
 8006488:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800648c:	2b00      	cmp	r3, #0
 800648e:	d00e      	beq.n	80064ae <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	681a      	ldr	r2, [r3, #0]
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800649e:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	2204      	movs	r2, #4
 80064a6:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 80064a8:	6878      	ldr	r0, [r7, #4]
 80064aa:	f000 f853 	bl	8006554 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	f003 0302 	and.w	r3, r3, #2
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d024      	beq.n	8006502 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d01f      	beq.n	8006502 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	681a      	ldr	r2, [r3, #0]
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80064d0:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	2202      	movs	r2, #2
 80064d8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	2201      	movs	r2, #1
 80064e6:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2200      	movs	r2, #0
 80064ee:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

      if (hdma2d->XferCpltCallback != NULL)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6a1b      	ldr	r3, [r3, #32]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d003      	beq.n	8006502 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6a1b      	ldr	r3, [r3, #32]
 80064fe:	6878      	ldr	r0, [r7, #4]
 8006500:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	f003 0310 	and.w	r3, r3, #16
 8006508:	2b00      	cmp	r3, #0
 800650a:	d01f      	beq.n	800654c <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006512:	2b00      	cmp	r3, #0
 8006514:	d01a      	beq.n	800654c <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	681a      	ldr	r2, [r3, #0]
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006524:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	2210      	movs	r2, #16
 800652c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2201      	movs	r2, #1
 800653a:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2200      	movs	r2, #0
 8006542:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8006546:	6878      	ldr	r0, [r7, #4]
 8006548:	f000 f80e 	bl	8006568 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 800654c:	bf00      	nop
 800654e:	3710      	adds	r7, #16
 8006550:	46bd      	mov	sp, r7
 8006552:	bd80      	pop	{r7, pc}

08006554 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8006554:	b480      	push	{r7}
 8006556:	b083      	sub	sp, #12
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 800655c:	bf00      	nop
 800655e:	370c      	adds	r7, #12
 8006560:	46bd      	mov	sp, r7
 8006562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006566:	4770      	bx	lr

08006568 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8006568:	b480      	push	{r7}
 800656a:	b083      	sub	sp, #12
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8006570:	bf00      	nop
 8006572:	370c      	adds	r7, #12
 8006574:	46bd      	mov	sp, r7
 8006576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657a:	4770      	bx	lr

0800657c <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 800657c:	b480      	push	{r7}
 800657e:	b087      	sub	sp, #28
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
 8006584:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	685b      	ldr	r3, [r3, #4]
 800658a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
    }
  }
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));

  if ((LayerIdx == DMA2D_FOREGROUND_LAYER) && (hdma2d->LayerCfg[LayerIdx].InputColorMode == DMA2D_INPUT_YCBCR))
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	2b01      	cmp	r3, #1
  {
    assert_param(IS_DMA2D_CHROMA_SUB_SAMPLING(hdma2d->LayerCfg[LayerIdx].ChromaSubSampling));
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 8006598:	2b01      	cmp	r3, #1
 800659a:	d101      	bne.n	80065a0 <HAL_DMA2D_ConfigLayer+0x24>
 800659c:	2302      	movs	r3, #2
 800659e:	e092      	b.n	80066c6 <HAL_DMA2D_ConfigLayer+0x14a>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2201      	movs	r2, #1
 80065a4:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2202      	movs	r2, #2
 80065ac:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80065b0:	683a      	ldr	r2, [r7, #0]
 80065b2:	4613      	mov	r3, r2
 80065b4:	00db      	lsls	r3, r3, #3
 80065b6:	1a9b      	subs	r3, r3, r2
 80065b8:	009b      	lsls	r3, r3, #2
 80065ba:	3328      	adds	r3, #40	@ 0x28
 80065bc:	687a      	ldr	r2, [r7, #4]
 80065be:	4413      	add	r3, r2
 80065c0:	60fb      	str	r3, [r7, #12]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	685a      	ldr	r2, [r3, #4]
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	689b      	ldr	r3, [r3, #8]
 80065ca:	041b      	lsls	r3, r3, #16
 80065cc:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	691b      	ldr	r3, [r3, #16]
 80065d2:	051b      	lsls	r3, r3, #20
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80065d4:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	695b      	ldr	r3, [r3, #20]
 80065da:	055b      	lsls	r3, r3, #21
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80065dc:	4313      	orrs	r3, r2
 80065de:	613b      	str	r3, [r7, #16]
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
 80065e0:	4b3c      	ldr	r3, [pc, #240]	@ (80066d4 <HAL_DMA2D_ConfigLayer+0x158>)
 80065e2:	617b      	str	r3, [r7, #20]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	685b      	ldr	r3, [r3, #4]
 80065e8:	2b0a      	cmp	r3, #10
 80065ea:	d003      	beq.n	80065f4 <HAL_DMA2D_ConfigLayer+0x78>
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	685b      	ldr	r3, [r3, #4]
 80065f0:	2b09      	cmp	r3, #9
 80065f2:	d107      	bne.n	8006604 <HAL_DMA2D_ConfigLayer+0x88>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	68db      	ldr	r3, [r3, #12]
 80065f8:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80065fc:	693a      	ldr	r2, [r7, #16]
 80065fe:	4313      	orrs	r3, r2
 8006600:	613b      	str	r3, [r7, #16]
 8006602:	e005      	b.n	8006610 <HAL_DMA2D_ConfigLayer+0x94>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	68db      	ldr	r3, [r3, #12]
 8006608:	061b      	lsls	r3, r3, #24
 800660a:	693a      	ldr	r2, [r7, #16]
 800660c:	4313      	orrs	r3, r2
 800660e:	613b      	str	r3, [r7, #16]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	2b00      	cmp	r3, #0
 8006614:	d120      	bne.n	8006658 <HAL_DMA2D_ConfigLayer+0xdc>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800661c:	697b      	ldr	r3, [r7, #20]
 800661e:	43db      	mvns	r3, r3
 8006620:	ea02 0103 	and.w	r1, r2, r3
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	693a      	ldr	r2, [r7, #16]
 800662a:	430a      	orrs	r2, r1
 800662c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	68fa      	ldr	r2, [r7, #12]
 8006634:	6812      	ldr	r2, [r2, #0]
 8006636:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	685b      	ldr	r3, [r3, #4]
 800663c:	2b0a      	cmp	r3, #10
 800663e:	d003      	beq.n	8006648 <HAL_DMA2D_ConfigLayer+0xcc>
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	685b      	ldr	r3, [r3, #4]
 8006644:	2b09      	cmp	r3, #9
 8006646:	d135      	bne.n	80066b4 <HAL_DMA2D_ConfigLayer+0x138>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	68da      	ldr	r2, [r3, #12]
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8006654:	629a      	str	r2, [r3, #40]	@ 0x28
 8006656:	e02d      	b.n	80066b4 <HAL_DMA2D_ConfigLayer+0x138>
  }
  /* Configure the foreground DMA2D layer */
  else
  {

    if (pLayerCfg->InputColorMode == DMA2D_INPUT_YCBCR)
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	685b      	ldr	r3, [r3, #4]
 800665c:	2b0b      	cmp	r3, #11
 800665e:	d109      	bne.n	8006674 <HAL_DMA2D_ConfigLayer+0xf8>
    {
      regValue |= (pLayerCfg->ChromaSubSampling << DMA2D_FGPFCCR_CSS_Pos);
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	699b      	ldr	r3, [r3, #24]
 8006664:	049b      	lsls	r3, r3, #18
 8006666:	693a      	ldr	r2, [r7, #16]
 8006668:	4313      	orrs	r3, r2
 800666a:	613b      	str	r3, [r7, #16]
      regMask  |= DMA2D_FGPFCCR_CSS;
 800666c:	697b      	ldr	r3, [r7, #20]
 800666e:	f443 2340 	orr.w	r3, r3, #786432	@ 0xc0000
 8006672:	617b      	str	r3, [r7, #20]
    }

    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	69da      	ldr	r2, [r3, #28]
 800667a:	697b      	ldr	r3, [r7, #20]
 800667c:	43db      	mvns	r3, r3
 800667e:	ea02 0103 	and.w	r1, r2, r3
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	693a      	ldr	r2, [r7, #16]
 8006688:	430a      	orrs	r2, r1
 800668a:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	68fa      	ldr	r2, [r7, #12]
 8006692:	6812      	ldr	r2, [r2, #0]
 8006694:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	685b      	ldr	r3, [r3, #4]
 800669a:	2b0a      	cmp	r3, #10
 800669c:	d003      	beq.n	80066a6 <HAL_DMA2D_ConfigLayer+0x12a>
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	685b      	ldr	r3, [r3, #4]
 80066a2:	2b09      	cmp	r3, #9
 80066a4:	d106      	bne.n	80066b4 <HAL_DMA2D_ConfigLayer+0x138>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	68da      	ldr	r2, [r3, #12]
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 80066b2:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2201      	movs	r2, #1
 80066b8:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2200      	movs	r2, #0
 80066c0:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 80066c4:	2300      	movs	r3, #0
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	371c      	adds	r7, #28
 80066ca:	46bd      	mov	sp, r7
 80066cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d0:	4770      	bx	lr
 80066d2:	bf00      	nop
 80066d4:	ff33000f 	.word	0xff33000f

080066d8 <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress: The second memory Buffer address in case of multi buffer Transfer
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b086      	sub	sp, #24
 80066dc:	af00      	add	r7, sp, #0
 80066de:	60f8      	str	r0, [r7, #12]
 80066e0:	60b9      	str	r1, [r7, #8]
 80066e2:	607a      	str	r2, [r7, #4]
 80066e4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80066e6:	2300      	movs	r3, #0
 80066e8:	75fb      	strb	r3, [r7, #23]
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Memory-to-memory transfer not supported in double buffering mode */
  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	689b      	ldr	r3, [r3, #8]
 80066ee:	2b80      	cmp	r3, #128	@ 0x80
 80066f0:	d105      	bne.n	80066fe <HAL_DMAEx_MultiBufferStart_IT+0x26>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80066f8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80066fa:	2301      	movs	r3, #1
 80066fc:	e315      	b.n	8006d2a <HAL_DMAEx_MultiBufferStart_IT+0x652>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006704:	2b01      	cmp	r3, #1
 8006706:	d101      	bne.n	800670c <HAL_DMAEx_MultiBufferStart_IT+0x34>
 8006708:	2302      	movs	r3, #2
 800670a:	e30e      	b.n	8006d2a <HAL_DMAEx_MultiBufferStart_IT+0x652>
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	2201      	movs	r2, #1
 8006710:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800671a:	b2db      	uxtb	r3, r3
 800671c:	2b01      	cmp	r3, #1
 800671e:	f040 82fd 	bne.w	8006d1c <HAL_DMAEx_MultiBufferStart_IT+0x644>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	2202      	movs	r2, #2
 8006726:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	2200      	movs	r2, #0
 800672e:	655a      	str	r2, [r3, #84]	@ 0x54

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	4a82      	ldr	r2, [pc, #520]	@ (8006940 <HAL_DMAEx_MultiBufferStart_IT+0x268>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d04a      	beq.n	80067d0 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	4a81      	ldr	r2, [pc, #516]	@ (8006944 <HAL_DMAEx_MultiBufferStart_IT+0x26c>)
 8006740:	4293      	cmp	r3, r2
 8006742:	d045      	beq.n	80067d0 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	4a7f      	ldr	r2, [pc, #508]	@ (8006948 <HAL_DMAEx_MultiBufferStart_IT+0x270>)
 800674a:	4293      	cmp	r3, r2
 800674c:	d040      	beq.n	80067d0 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	4a7e      	ldr	r2, [pc, #504]	@ (800694c <HAL_DMAEx_MultiBufferStart_IT+0x274>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d03b      	beq.n	80067d0 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4a7c      	ldr	r2, [pc, #496]	@ (8006950 <HAL_DMAEx_MultiBufferStart_IT+0x278>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d036      	beq.n	80067d0 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	4a7b      	ldr	r2, [pc, #492]	@ (8006954 <HAL_DMAEx_MultiBufferStart_IT+0x27c>)
 8006768:	4293      	cmp	r3, r2
 800676a:	d031      	beq.n	80067d0 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4a79      	ldr	r2, [pc, #484]	@ (8006958 <HAL_DMAEx_MultiBufferStart_IT+0x280>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d02c      	beq.n	80067d0 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	4a78      	ldr	r2, [pc, #480]	@ (800695c <HAL_DMAEx_MultiBufferStart_IT+0x284>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d027      	beq.n	80067d0 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	4a76      	ldr	r2, [pc, #472]	@ (8006960 <HAL_DMAEx_MultiBufferStart_IT+0x288>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d022      	beq.n	80067d0 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	4a75      	ldr	r2, [pc, #468]	@ (8006964 <HAL_DMAEx_MultiBufferStart_IT+0x28c>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d01d      	beq.n	80067d0 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	4a73      	ldr	r2, [pc, #460]	@ (8006968 <HAL_DMAEx_MultiBufferStart_IT+0x290>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d018      	beq.n	80067d0 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	4a72      	ldr	r2, [pc, #456]	@ (800696c <HAL_DMAEx_MultiBufferStart_IT+0x294>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d013      	beq.n	80067d0 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	4a70      	ldr	r2, [pc, #448]	@ (8006970 <HAL_DMAEx_MultiBufferStart_IT+0x298>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d00e      	beq.n	80067d0 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	4a6f      	ldr	r2, [pc, #444]	@ (8006974 <HAL_DMAEx_MultiBufferStart_IT+0x29c>)
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d009      	beq.n	80067d0 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4a6d      	ldr	r2, [pc, #436]	@ (8006978 <HAL_DMAEx_MultiBufferStart_IT+0x2a0>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d004      	beq.n	80067d0 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4a6c      	ldr	r2, [pc, #432]	@ (800697c <HAL_DMAEx_MultiBufferStart_IT+0x2a4>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d101      	bne.n	80067d4 <HAL_DMAEx_MultiBufferStart_IT+0xfc>
 80067d0:	2301      	movs	r3, #1
 80067d2:	e000      	b.n	80067d6 <HAL_DMAEx_MultiBufferStart_IT+0xfe>
 80067d4:	2300      	movs	r3, #0
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d018      	beq.n	800680c <HAL_DMAEx_MultiBufferStart_IT+0x134>
    {
      /* Enable the Double buffer mode */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR |= DMA_SxCR_DBM;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	681a      	ldr	r2, [r3, #0]
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80067e8:	601a      	str	r2, [r3, #0]

      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = SecondMemAddress;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	683a      	ldr	r2, [r7, #0]
 80067f0:	611a      	str	r2, [r3, #16]

      /* Calculate the interrupt clear flag register (IFCR) base address  */
      ifcRegister_Base = (uint32_t *)((uint32_t)(hdma->StreamBaseAddress + 8U));
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067f6:	3308      	adds	r3, #8
 80067f8:	613b      	str	r3, [r7, #16]

      /* Clear all flags */
      *ifcRegister_Base = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067fe:	f003 031f 	and.w	r3, r3, #31
 8006802:	223f      	movs	r2, #63	@ 0x3f
 8006804:	409a      	lsls	r2, r3
 8006806:	693b      	ldr	r3, [r7, #16]
 8006808:	601a      	str	r2, [r3, #0]
 800680a:	e018      	b.n	800683e <HAL_DMAEx_MultiBufferStart_IT+0x166>
    }
    else /* BDMA instance(s) */
    {
      /* Enable the Double buffer mode */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR |= (BDMA_CCR_DBM | BDMA_CCR_CIRC);
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	6819      	ldr	r1, [r3, #0]
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681a      	ldr	r2, [r3, #0]
 8006816:	f248 0320 	movw	r3, #32800	@ 0x8020
 800681a:	430b      	orrs	r3, r1
 800681c:	6013      	str	r3, [r2, #0]

      /* Configure DMA Stream destination address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM1AR = SecondMemAddress;
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	683a      	ldr	r2, [r7, #0]
 8006824:	611a      	str	r2, [r3, #16]

      /* Calculate the interrupt clear flag register (IFCR) base address  */
      ifcRegister_Base = (uint32_t *)((uint32_t)(hdma->StreamBaseAddress + 4U));
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800682a:	3304      	adds	r3, #4
 800682c:	613b      	str	r3, [r7, #16]

      /* Clear all flags */
      *ifcRegister_Base = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006832:	f003 031f 	and.w	r3, r3, #31
 8006836:	2201      	movs	r2, #1
 8006838:	409a      	lsls	r2, r3
 800683a:	693b      	ldr	r3, [r7, #16]
 800683c:	601a      	str	r2, [r3, #0]
    }

    /* Configure the source, destination address and the data length */
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800683e:	6a3b      	ldr	r3, [r7, #32]
 8006840:	687a      	ldr	r2, [r7, #4]
 8006842:	68b9      	ldr	r1, [r7, #8]
 8006844:	68f8      	ldr	r0, [r7, #12]
 8006846:	f000 fb41 	bl	8006ecc <DMA_MultiBufferSetConfig>

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	4a3c      	ldr	r2, [pc, #240]	@ (8006940 <HAL_DMAEx_MultiBufferStart_IT+0x268>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d072      	beq.n	800693a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	4a3a      	ldr	r2, [pc, #232]	@ (8006944 <HAL_DMAEx_MultiBufferStart_IT+0x26c>)
 800685a:	4293      	cmp	r3, r2
 800685c:	d06d      	beq.n	800693a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	4a39      	ldr	r2, [pc, #228]	@ (8006948 <HAL_DMAEx_MultiBufferStart_IT+0x270>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d068      	beq.n	800693a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	4a37      	ldr	r2, [pc, #220]	@ (800694c <HAL_DMAEx_MultiBufferStart_IT+0x274>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d063      	beq.n	800693a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4a36      	ldr	r2, [pc, #216]	@ (8006950 <HAL_DMAEx_MultiBufferStart_IT+0x278>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d05e      	beq.n	800693a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4a34      	ldr	r2, [pc, #208]	@ (8006954 <HAL_DMAEx_MultiBufferStart_IT+0x27c>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d059      	beq.n	800693a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	4a33      	ldr	r2, [pc, #204]	@ (8006958 <HAL_DMAEx_MultiBufferStart_IT+0x280>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d054      	beq.n	800693a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	4a31      	ldr	r2, [pc, #196]	@ (800695c <HAL_DMAEx_MultiBufferStart_IT+0x284>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d04f      	beq.n	800693a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	4a30      	ldr	r2, [pc, #192]	@ (8006960 <HAL_DMAEx_MultiBufferStart_IT+0x288>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d04a      	beq.n	800693a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4a2e      	ldr	r2, [pc, #184]	@ (8006964 <HAL_DMAEx_MultiBufferStart_IT+0x28c>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d045      	beq.n	800693a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	4a2d      	ldr	r2, [pc, #180]	@ (8006968 <HAL_DMAEx_MultiBufferStart_IT+0x290>)
 80068b4:	4293      	cmp	r3, r2
 80068b6:	d040      	beq.n	800693a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4a2b      	ldr	r2, [pc, #172]	@ (800696c <HAL_DMAEx_MultiBufferStart_IT+0x294>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d03b      	beq.n	800693a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4a2a      	ldr	r2, [pc, #168]	@ (8006970 <HAL_DMAEx_MultiBufferStart_IT+0x298>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d036      	beq.n	800693a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a28      	ldr	r2, [pc, #160]	@ (8006974 <HAL_DMAEx_MultiBufferStart_IT+0x29c>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d031      	beq.n	800693a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a27      	ldr	r2, [pc, #156]	@ (8006978 <HAL_DMAEx_MultiBufferStart_IT+0x2a0>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d02c      	beq.n	800693a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a25      	ldr	r2, [pc, #148]	@ (800697c <HAL_DMAEx_MultiBufferStart_IT+0x2a4>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d027      	beq.n	800693a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4a24      	ldr	r2, [pc, #144]	@ (8006980 <HAL_DMAEx_MultiBufferStart_IT+0x2a8>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d022      	beq.n	800693a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a22      	ldr	r2, [pc, #136]	@ (8006984 <HAL_DMAEx_MultiBufferStart_IT+0x2ac>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d01d      	beq.n	800693a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	4a21      	ldr	r2, [pc, #132]	@ (8006988 <HAL_DMAEx_MultiBufferStart_IT+0x2b0>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d018      	beq.n	800693a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4a1f      	ldr	r2, [pc, #124]	@ (800698c <HAL_DMAEx_MultiBufferStart_IT+0x2b4>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d013      	beq.n	800693a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4a1e      	ldr	r2, [pc, #120]	@ (8006990 <HAL_DMAEx_MultiBufferStart_IT+0x2b8>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d00e      	beq.n	800693a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4a1c      	ldr	r2, [pc, #112]	@ (8006994 <HAL_DMAEx_MultiBufferStart_IT+0x2bc>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d009      	beq.n	800693a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	4a1b      	ldr	r2, [pc, #108]	@ (8006998 <HAL_DMAEx_MultiBufferStart_IT+0x2c0>)
 800692c:	4293      	cmp	r3, r2
 800692e:	d004      	beq.n	800693a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	4a19      	ldr	r2, [pc, #100]	@ (800699c <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d132      	bne.n	80069a0 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>
 800693a:	2301      	movs	r3, #1
 800693c:	e031      	b.n	80069a2 <HAL_DMAEx_MultiBufferStart_IT+0x2ca>
 800693e:	bf00      	nop
 8006940:	40020010 	.word	0x40020010
 8006944:	40020028 	.word	0x40020028
 8006948:	40020040 	.word	0x40020040
 800694c:	40020058 	.word	0x40020058
 8006950:	40020070 	.word	0x40020070
 8006954:	40020088 	.word	0x40020088
 8006958:	400200a0 	.word	0x400200a0
 800695c:	400200b8 	.word	0x400200b8
 8006960:	40020410 	.word	0x40020410
 8006964:	40020428 	.word	0x40020428
 8006968:	40020440 	.word	0x40020440
 800696c:	40020458 	.word	0x40020458
 8006970:	40020470 	.word	0x40020470
 8006974:	40020488 	.word	0x40020488
 8006978:	400204a0 	.word	0x400204a0
 800697c:	400204b8 	.word	0x400204b8
 8006980:	58025408 	.word	0x58025408
 8006984:	5802541c 	.word	0x5802541c
 8006988:	58025430 	.word	0x58025430
 800698c:	58025444 	.word	0x58025444
 8006990:	58025458 	.word	0x58025458
 8006994:	5802546c 	.word	0x5802546c
 8006998:	58025480 	.word	0x58025480
 800699c:	58025494 	.word	0x58025494
 80069a0:	2300      	movs	r3, #0
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d00d      	beq.n	80069c2 <HAL_DMAEx_MultiBufferStart_IT+0x2ea>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80069aa:	68fa      	ldr	r2, [r7, #12]
 80069ac:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80069ae:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d004      	beq.n	80069c2 <HAL_DMAEx_MultiBufferStart_IT+0x2ea>
      {
        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069bc:	68fa      	ldr	r2, [r7, #12]
 80069be:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80069c0:	605a      	str	r2, [r3, #4]
      }
    }

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	4a3b      	ldr	r2, [pc, #236]	@ (8006ab4 <HAL_DMAEx_MultiBufferStart_IT+0x3dc>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d04a      	beq.n	8006a62 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	4a39      	ldr	r2, [pc, #228]	@ (8006ab8 <HAL_DMAEx_MultiBufferStart_IT+0x3e0>)
 80069d2:	4293      	cmp	r3, r2
 80069d4:	d045      	beq.n	8006a62 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	4a38      	ldr	r2, [pc, #224]	@ (8006abc <HAL_DMAEx_MultiBufferStart_IT+0x3e4>)
 80069dc:	4293      	cmp	r3, r2
 80069de:	d040      	beq.n	8006a62 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	4a36      	ldr	r2, [pc, #216]	@ (8006ac0 <HAL_DMAEx_MultiBufferStart_IT+0x3e8>)
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d03b      	beq.n	8006a62 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	4a35      	ldr	r2, [pc, #212]	@ (8006ac4 <HAL_DMAEx_MultiBufferStart_IT+0x3ec>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d036      	beq.n	8006a62 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	4a33      	ldr	r2, [pc, #204]	@ (8006ac8 <HAL_DMAEx_MultiBufferStart_IT+0x3f0>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d031      	beq.n	8006a62 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	4a32      	ldr	r2, [pc, #200]	@ (8006acc <HAL_DMAEx_MultiBufferStart_IT+0x3f4>)
 8006a04:	4293      	cmp	r3, r2
 8006a06:	d02c      	beq.n	8006a62 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	4a30      	ldr	r2, [pc, #192]	@ (8006ad0 <HAL_DMAEx_MultiBufferStart_IT+0x3f8>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d027      	beq.n	8006a62 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	4a2f      	ldr	r2, [pc, #188]	@ (8006ad4 <HAL_DMAEx_MultiBufferStart_IT+0x3fc>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d022      	beq.n	8006a62 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	4a2d      	ldr	r2, [pc, #180]	@ (8006ad8 <HAL_DMAEx_MultiBufferStart_IT+0x400>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d01d      	beq.n	8006a62 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4a2c      	ldr	r2, [pc, #176]	@ (8006adc <HAL_DMAEx_MultiBufferStart_IT+0x404>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d018      	beq.n	8006a62 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	4a2a      	ldr	r2, [pc, #168]	@ (8006ae0 <HAL_DMAEx_MultiBufferStart_IT+0x408>)
 8006a36:	4293      	cmp	r3, r2
 8006a38:	d013      	beq.n	8006a62 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	4a29      	ldr	r2, [pc, #164]	@ (8006ae4 <HAL_DMAEx_MultiBufferStart_IT+0x40c>)
 8006a40:	4293      	cmp	r3, r2
 8006a42:	d00e      	beq.n	8006a62 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	4a27      	ldr	r2, [pc, #156]	@ (8006ae8 <HAL_DMAEx_MultiBufferStart_IT+0x410>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d009      	beq.n	8006a62 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	4a26      	ldr	r2, [pc, #152]	@ (8006aec <HAL_DMAEx_MultiBufferStart_IT+0x414>)
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d004      	beq.n	8006a62 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	4a24      	ldr	r2, [pc, #144]	@ (8006af0 <HAL_DMAEx_MultiBufferStart_IT+0x418>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d101      	bne.n	8006a66 <HAL_DMAEx_MultiBufferStart_IT+0x38e>
 8006a62:	2301      	movs	r3, #1
 8006a64:	e000      	b.n	8006a68 <HAL_DMAEx_MultiBufferStart_IT+0x390>
 8006a66:	2300      	movs	r3, #0
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d043      	beq.n	8006af4 <HAL_DMAEx_MultiBufferStart_IT+0x41c>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f023 021e 	bic.w	r2, r3, #30
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f042 0216 	orr.w	r2, r2, #22
 8006a7e:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR |= DMA_IT_FE;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	695a      	ldr	r2, [r3, #20]
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006a8e:	615a      	str	r2, [r3, #20]

      if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d103      	bne.n	8006aa0 <HAL_DMAEx_MultiBufferStart_IT+0x3c8>
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d043      	beq.n	8006b28 <HAL_DMAEx_MultiBufferStart_IT+0x450>
      {
        /*Enable Half Transfer IT if corresponding Callback is set*/
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	681a      	ldr	r2, [r3, #0]
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f042 0208 	orr.w	r2, r2, #8
 8006aae:	601a      	str	r2, [r3, #0]
 8006ab0:	e03a      	b.n	8006b28 <HAL_DMAEx_MultiBufferStart_IT+0x450>
 8006ab2:	bf00      	nop
 8006ab4:	40020010 	.word	0x40020010
 8006ab8:	40020028 	.word	0x40020028
 8006abc:	40020040 	.word	0x40020040
 8006ac0:	40020058 	.word	0x40020058
 8006ac4:	40020070 	.word	0x40020070
 8006ac8:	40020088 	.word	0x40020088
 8006acc:	400200a0 	.word	0x400200a0
 8006ad0:	400200b8 	.word	0x400200b8
 8006ad4:	40020410 	.word	0x40020410
 8006ad8:	40020428 	.word	0x40020428
 8006adc:	40020440 	.word	0x40020440
 8006ae0:	40020458 	.word	0x40020458
 8006ae4:	40020470 	.word	0x40020470
 8006ae8:	40020488 	.word	0x40020488
 8006aec:	400204a0 	.word	0x400204a0
 8006af0:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA instance(s) */
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f023 020e 	bic.w	r2, r3, #14
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f042 020a 	orr.w	r2, r2, #10
 8006b06:	601a      	str	r2, [r3, #0]

      if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d103      	bne.n	8006b18 <HAL_DMAEx_MultiBufferStart_IT+0x440>
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d007      	beq.n	8006b28 <HAL_DMAEx_MultiBufferStart_IT+0x450>
      {
        /*Enable Half Transfer IT if corresponding Callback is set*/
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	681a      	ldr	r2, [r3, #0]
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f042 0204 	orr.w	r2, r2, #4
 8006b26:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	4a81      	ldr	r2, [pc, #516]	@ (8006d34 <HAL_DMAEx_MultiBufferStart_IT+0x65c>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d072      	beq.n	8006c18 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	4a80      	ldr	r2, [pc, #512]	@ (8006d38 <HAL_DMAEx_MultiBufferStart_IT+0x660>)
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d06d      	beq.n	8006c18 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	4a7e      	ldr	r2, [pc, #504]	@ (8006d3c <HAL_DMAEx_MultiBufferStart_IT+0x664>)
 8006b42:	4293      	cmp	r3, r2
 8006b44:	d068      	beq.n	8006c18 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	4a7d      	ldr	r2, [pc, #500]	@ (8006d40 <HAL_DMAEx_MultiBufferStart_IT+0x668>)
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d063      	beq.n	8006c18 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	4a7b      	ldr	r2, [pc, #492]	@ (8006d44 <HAL_DMAEx_MultiBufferStart_IT+0x66c>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d05e      	beq.n	8006c18 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	4a7a      	ldr	r2, [pc, #488]	@ (8006d48 <HAL_DMAEx_MultiBufferStart_IT+0x670>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d059      	beq.n	8006c18 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	4a78      	ldr	r2, [pc, #480]	@ (8006d4c <HAL_DMAEx_MultiBufferStart_IT+0x674>)
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d054      	beq.n	8006c18 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	4a77      	ldr	r2, [pc, #476]	@ (8006d50 <HAL_DMAEx_MultiBufferStart_IT+0x678>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d04f      	beq.n	8006c18 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	4a75      	ldr	r2, [pc, #468]	@ (8006d54 <HAL_DMAEx_MultiBufferStart_IT+0x67c>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d04a      	beq.n	8006c18 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	4a74      	ldr	r2, [pc, #464]	@ (8006d58 <HAL_DMAEx_MultiBufferStart_IT+0x680>)
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d045      	beq.n	8006c18 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	4a72      	ldr	r2, [pc, #456]	@ (8006d5c <HAL_DMAEx_MultiBufferStart_IT+0x684>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d040      	beq.n	8006c18 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	4a71      	ldr	r2, [pc, #452]	@ (8006d60 <HAL_DMAEx_MultiBufferStart_IT+0x688>)
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d03b      	beq.n	8006c18 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	4a6f      	ldr	r2, [pc, #444]	@ (8006d64 <HAL_DMAEx_MultiBufferStart_IT+0x68c>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d036      	beq.n	8006c18 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	4a6e      	ldr	r2, [pc, #440]	@ (8006d68 <HAL_DMAEx_MultiBufferStart_IT+0x690>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d031      	beq.n	8006c18 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4a6c      	ldr	r2, [pc, #432]	@ (8006d6c <HAL_DMAEx_MultiBufferStart_IT+0x694>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d02c      	beq.n	8006c18 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	4a6b      	ldr	r2, [pc, #428]	@ (8006d70 <HAL_DMAEx_MultiBufferStart_IT+0x698>)
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d027      	beq.n	8006c18 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4a69      	ldr	r2, [pc, #420]	@ (8006d74 <HAL_DMAEx_MultiBufferStart_IT+0x69c>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d022      	beq.n	8006c18 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	4a68      	ldr	r2, [pc, #416]	@ (8006d78 <HAL_DMAEx_MultiBufferStart_IT+0x6a0>)
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d01d      	beq.n	8006c18 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	4a66      	ldr	r2, [pc, #408]	@ (8006d7c <HAL_DMAEx_MultiBufferStart_IT+0x6a4>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d018      	beq.n	8006c18 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	4a65      	ldr	r2, [pc, #404]	@ (8006d80 <HAL_DMAEx_MultiBufferStart_IT+0x6a8>)
 8006bec:	4293      	cmp	r3, r2
 8006bee:	d013      	beq.n	8006c18 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	4a63      	ldr	r2, [pc, #396]	@ (8006d84 <HAL_DMAEx_MultiBufferStart_IT+0x6ac>)
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d00e      	beq.n	8006c18 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	4a62      	ldr	r2, [pc, #392]	@ (8006d88 <HAL_DMAEx_MultiBufferStart_IT+0x6b0>)
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d009      	beq.n	8006c18 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4a60      	ldr	r2, [pc, #384]	@ (8006d8c <HAL_DMAEx_MultiBufferStart_IT+0x6b4>)
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d004      	beq.n	8006c18 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	4a5f      	ldr	r2, [pc, #380]	@ (8006d90 <HAL_DMAEx_MultiBufferStart_IT+0x6b8>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d101      	bne.n	8006c1c <HAL_DMAEx_MultiBufferStart_IT+0x544>
 8006c18:	2301      	movs	r3, #1
 8006c1a:	e000      	b.n	8006c1e <HAL_DMAEx_MultiBufferStart_IT+0x546>
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d01a      	beq.n	8006c58 <HAL_DMAEx_MultiBufferStart_IT+0x580>
    {
      /* Check if DMAMUX Synchronization is enabled*/
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d007      	beq.n	8006c40 <HAL_DMAEx_MultiBufferStart_IT+0x568>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c34:	681a      	ldr	r2, [r3, #0]
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c3a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006c3e:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d007      	beq.n	8006c58 <HAL_DMAEx_MultiBufferStart_IT+0x580>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT*/
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006c4c:	681a      	ldr	r2, [r3, #0]
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006c52:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006c56:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	4a35      	ldr	r2, [pc, #212]	@ (8006d34 <HAL_DMAEx_MultiBufferStart_IT+0x65c>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d04a      	beq.n	8006cf8 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4a34      	ldr	r2, [pc, #208]	@ (8006d38 <HAL_DMAEx_MultiBufferStart_IT+0x660>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d045      	beq.n	8006cf8 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4a32      	ldr	r2, [pc, #200]	@ (8006d3c <HAL_DMAEx_MultiBufferStart_IT+0x664>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d040      	beq.n	8006cf8 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	4a31      	ldr	r2, [pc, #196]	@ (8006d40 <HAL_DMAEx_MultiBufferStart_IT+0x668>)
 8006c7c:	4293      	cmp	r3, r2
 8006c7e:	d03b      	beq.n	8006cf8 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	4a2f      	ldr	r2, [pc, #188]	@ (8006d44 <HAL_DMAEx_MultiBufferStart_IT+0x66c>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d036      	beq.n	8006cf8 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	4a2e      	ldr	r2, [pc, #184]	@ (8006d48 <HAL_DMAEx_MultiBufferStart_IT+0x670>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d031      	beq.n	8006cf8 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	4a2c      	ldr	r2, [pc, #176]	@ (8006d4c <HAL_DMAEx_MultiBufferStart_IT+0x674>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d02c      	beq.n	8006cf8 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	4a2b      	ldr	r2, [pc, #172]	@ (8006d50 <HAL_DMAEx_MultiBufferStart_IT+0x678>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d027      	beq.n	8006cf8 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4a29      	ldr	r2, [pc, #164]	@ (8006d54 <HAL_DMAEx_MultiBufferStart_IT+0x67c>)
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d022      	beq.n	8006cf8 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4a28      	ldr	r2, [pc, #160]	@ (8006d58 <HAL_DMAEx_MultiBufferStart_IT+0x680>)
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d01d      	beq.n	8006cf8 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	4a26      	ldr	r2, [pc, #152]	@ (8006d5c <HAL_DMAEx_MultiBufferStart_IT+0x684>)
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d018      	beq.n	8006cf8 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	4a25      	ldr	r2, [pc, #148]	@ (8006d60 <HAL_DMAEx_MultiBufferStart_IT+0x688>)
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d013      	beq.n	8006cf8 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	4a23      	ldr	r2, [pc, #140]	@ (8006d64 <HAL_DMAEx_MultiBufferStart_IT+0x68c>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d00e      	beq.n	8006cf8 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	4a22      	ldr	r2, [pc, #136]	@ (8006d68 <HAL_DMAEx_MultiBufferStart_IT+0x690>)
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d009      	beq.n	8006cf8 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	4a20      	ldr	r2, [pc, #128]	@ (8006d6c <HAL_DMAEx_MultiBufferStart_IT+0x694>)
 8006cea:	4293      	cmp	r3, r2
 8006cec:	d004      	beq.n	8006cf8 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	4a1f      	ldr	r2, [pc, #124]	@ (8006d70 <HAL_DMAEx_MultiBufferStart_IT+0x698>)
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	d108      	bne.n	8006d0a <HAL_DMAEx_MultiBufferStart_IT+0x632>
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	681a      	ldr	r2, [r3, #0]
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f042 0201 	orr.w	r2, r2, #1
 8006d06:	601a      	str	r2, [r3, #0]
 8006d08:	e00e      	b.n	8006d28 <HAL_DMAEx_MultiBufferStart_IT+0x650>
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	681a      	ldr	r2, [r3, #0]
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f042 0201 	orr.w	r2, r2, #1
 8006d18:	601a      	str	r2, [r3, #0]
 8006d1a:	e005      	b.n	8006d28 <HAL_DMAEx_MultiBufferStart_IT+0x650>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006d22:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return error status */
    status = HAL_ERROR;
 8006d24:	2301      	movs	r3, #1
 8006d26:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006d28:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	3718      	adds	r7, #24
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	bd80      	pop	{r7, pc}
 8006d32:	bf00      	nop
 8006d34:	40020010 	.word	0x40020010
 8006d38:	40020028 	.word	0x40020028
 8006d3c:	40020040 	.word	0x40020040
 8006d40:	40020058 	.word	0x40020058
 8006d44:	40020070 	.word	0x40020070
 8006d48:	40020088 	.word	0x40020088
 8006d4c:	400200a0 	.word	0x400200a0
 8006d50:	400200b8 	.word	0x400200b8
 8006d54:	40020410 	.word	0x40020410
 8006d58:	40020428 	.word	0x40020428
 8006d5c:	40020440 	.word	0x40020440
 8006d60:	40020458 	.word	0x40020458
 8006d64:	40020470 	.word	0x40020470
 8006d68:	40020488 	.word	0x40020488
 8006d6c:	400204a0 	.word	0x400204a0
 8006d70:	400204b8 	.word	0x400204b8
 8006d74:	58025408 	.word	0x58025408
 8006d78:	5802541c 	.word	0x5802541c
 8006d7c:	58025430 	.word	0x58025430
 8006d80:	58025444 	.word	0x58025444
 8006d84:	58025458 	.word	0x58025458
 8006d88:	5802546c 	.word	0x5802546c
 8006d8c:	58025480 	.word	0x58025480
 8006d90:	58025494 	.word	0x58025494

08006d94 <HAL_DMAEx_ChangeMemory>:
  *         MEMORY1 and the MEMORY1 address can be changed only when the current
  *         transfer use MEMORY0.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory)
{
 8006d94:	b480      	push	{r7}
 8006d96:	b085      	sub	sp, #20
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	60f8      	str	r0, [r7, #12]
 8006d9c:	60b9      	str	r1, [r7, #8]
 8006d9e:	4613      	mov	r3, r2
 8006da0:	71fb      	strb	r3, [r7, #7]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	4a39      	ldr	r2, [pc, #228]	@ (8006e8c <HAL_DMAEx_ChangeMemory+0xf8>)
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d04a      	beq.n	8006e42 <HAL_DMAEx_ChangeMemory+0xae>
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	4a37      	ldr	r2, [pc, #220]	@ (8006e90 <HAL_DMAEx_ChangeMemory+0xfc>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d045      	beq.n	8006e42 <HAL_DMAEx_ChangeMemory+0xae>
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	4a36      	ldr	r2, [pc, #216]	@ (8006e94 <HAL_DMAEx_ChangeMemory+0x100>)
 8006dbc:	4293      	cmp	r3, r2
 8006dbe:	d040      	beq.n	8006e42 <HAL_DMAEx_ChangeMemory+0xae>
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	4a34      	ldr	r2, [pc, #208]	@ (8006e98 <HAL_DMAEx_ChangeMemory+0x104>)
 8006dc6:	4293      	cmp	r3, r2
 8006dc8:	d03b      	beq.n	8006e42 <HAL_DMAEx_ChangeMemory+0xae>
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	4a33      	ldr	r2, [pc, #204]	@ (8006e9c <HAL_DMAEx_ChangeMemory+0x108>)
 8006dd0:	4293      	cmp	r3, r2
 8006dd2:	d036      	beq.n	8006e42 <HAL_DMAEx_ChangeMemory+0xae>
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	4a31      	ldr	r2, [pc, #196]	@ (8006ea0 <HAL_DMAEx_ChangeMemory+0x10c>)
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	d031      	beq.n	8006e42 <HAL_DMAEx_ChangeMemory+0xae>
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	4a30      	ldr	r2, [pc, #192]	@ (8006ea4 <HAL_DMAEx_ChangeMemory+0x110>)
 8006de4:	4293      	cmp	r3, r2
 8006de6:	d02c      	beq.n	8006e42 <HAL_DMAEx_ChangeMemory+0xae>
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	4a2e      	ldr	r2, [pc, #184]	@ (8006ea8 <HAL_DMAEx_ChangeMemory+0x114>)
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d027      	beq.n	8006e42 <HAL_DMAEx_ChangeMemory+0xae>
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	4a2d      	ldr	r2, [pc, #180]	@ (8006eac <HAL_DMAEx_ChangeMemory+0x118>)
 8006df8:	4293      	cmp	r3, r2
 8006dfa:	d022      	beq.n	8006e42 <HAL_DMAEx_ChangeMemory+0xae>
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	4a2b      	ldr	r2, [pc, #172]	@ (8006eb0 <HAL_DMAEx_ChangeMemory+0x11c>)
 8006e02:	4293      	cmp	r3, r2
 8006e04:	d01d      	beq.n	8006e42 <HAL_DMAEx_ChangeMemory+0xae>
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	4a2a      	ldr	r2, [pc, #168]	@ (8006eb4 <HAL_DMAEx_ChangeMemory+0x120>)
 8006e0c:	4293      	cmp	r3, r2
 8006e0e:	d018      	beq.n	8006e42 <HAL_DMAEx_ChangeMemory+0xae>
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	4a28      	ldr	r2, [pc, #160]	@ (8006eb8 <HAL_DMAEx_ChangeMemory+0x124>)
 8006e16:	4293      	cmp	r3, r2
 8006e18:	d013      	beq.n	8006e42 <HAL_DMAEx_ChangeMemory+0xae>
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	4a27      	ldr	r2, [pc, #156]	@ (8006ebc <HAL_DMAEx_ChangeMemory+0x128>)
 8006e20:	4293      	cmp	r3, r2
 8006e22:	d00e      	beq.n	8006e42 <HAL_DMAEx_ChangeMemory+0xae>
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	4a25      	ldr	r2, [pc, #148]	@ (8006ec0 <HAL_DMAEx_ChangeMemory+0x12c>)
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	d009      	beq.n	8006e42 <HAL_DMAEx_ChangeMemory+0xae>
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	4a24      	ldr	r2, [pc, #144]	@ (8006ec4 <HAL_DMAEx_ChangeMemory+0x130>)
 8006e34:	4293      	cmp	r3, r2
 8006e36:	d004      	beq.n	8006e42 <HAL_DMAEx_ChangeMemory+0xae>
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	4a22      	ldr	r2, [pc, #136]	@ (8006ec8 <HAL_DMAEx_ChangeMemory+0x134>)
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d101      	bne.n	8006e46 <HAL_DMAEx_ChangeMemory+0xb2>
 8006e42:	2301      	movs	r3, #1
 8006e44:	e000      	b.n	8006e48 <HAL_DMAEx_ChangeMemory+0xb4>
 8006e46:	2300      	movs	r3, #0
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d00c      	beq.n	8006e66 <HAL_DMAEx_ChangeMemory+0xd2>
  {
    if(memory == MEMORY0)
 8006e4c:	79fb      	ldrb	r3, [r7, #7]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d104      	bne.n	8006e5c <HAL_DMAEx_ChangeMemory+0xc8>
    {
      /* change the memory0 address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = Address;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	68ba      	ldr	r2, [r7, #8]
 8006e58:	60da      	str	r2, [r3, #12]
 8006e5a:	e010      	b.n	8006e7e <HAL_DMAEx_ChangeMemory+0xea>
    }
    else
    {
      /* change the memory1 address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = Address;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	68ba      	ldr	r2, [r7, #8]
 8006e62:	611a      	str	r2, [r3, #16]
 8006e64:	e00b      	b.n	8006e7e <HAL_DMAEx_ChangeMemory+0xea>
    }
  }
  else /* BDMA instance(s) */
  {
    if(memory == MEMORY0)
 8006e66:	79fb      	ldrb	r3, [r7, #7]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d104      	bne.n	8006e76 <HAL_DMAEx_ChangeMemory+0xe2>
    {
      /* change the memory0 address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = Address;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	68ba      	ldr	r2, [r7, #8]
 8006e72:	60da      	str	r2, [r3, #12]
 8006e74:	e003      	b.n	8006e7e <HAL_DMAEx_ChangeMemory+0xea>
    }
    else
    {
      /* change the memory1 address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM1AR = Address;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	68ba      	ldr	r2, [r7, #8]
 8006e7c:	611a      	str	r2, [r3, #16]
    }
  }

  return HAL_OK;
 8006e7e:	2300      	movs	r3, #0
}
 8006e80:	4618      	mov	r0, r3
 8006e82:	3714      	adds	r7, #20
 8006e84:	46bd      	mov	sp, r7
 8006e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8a:	4770      	bx	lr
 8006e8c:	40020010 	.word	0x40020010
 8006e90:	40020028 	.word	0x40020028
 8006e94:	40020040 	.word	0x40020040
 8006e98:	40020058 	.word	0x40020058
 8006e9c:	40020070 	.word	0x40020070
 8006ea0:	40020088 	.word	0x40020088
 8006ea4:	400200a0 	.word	0x400200a0
 8006ea8:	400200b8 	.word	0x400200b8
 8006eac:	40020410 	.word	0x40020410
 8006eb0:	40020428 	.word	0x40020428
 8006eb4:	40020440 	.word	0x40020440
 8006eb8:	40020458 	.word	0x40020458
 8006ebc:	40020470 	.word	0x40020470
 8006ec0:	40020488 	.word	0x40020488
 8006ec4:	400204a0 	.word	0x400204a0
 8006ec8:	400204b8 	.word	0x400204b8

08006ecc <DMA_MultiBufferSetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006ecc:	b480      	push	{r7}
 8006ece:	b085      	sub	sp, #20
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	60f8      	str	r0, [r7, #12]
 8006ed4:	60b9      	str	r1, [r7, #8]
 8006ed6:	607a      	str	r2, [r7, #4]
 8006ed8:	603b      	str	r3, [r7, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	4a46      	ldr	r2, [pc, #280]	@ (8006ff8 <DMA_MultiBufferSetConfig+0x12c>)
 8006ee0:	4293      	cmp	r3, r2
 8006ee2:	d04a      	beq.n	8006f7a <DMA_MultiBufferSetConfig+0xae>
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	4a44      	ldr	r2, [pc, #272]	@ (8006ffc <DMA_MultiBufferSetConfig+0x130>)
 8006eea:	4293      	cmp	r3, r2
 8006eec:	d045      	beq.n	8006f7a <DMA_MultiBufferSetConfig+0xae>
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	4a43      	ldr	r2, [pc, #268]	@ (8007000 <DMA_MultiBufferSetConfig+0x134>)
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	d040      	beq.n	8006f7a <DMA_MultiBufferSetConfig+0xae>
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	4a41      	ldr	r2, [pc, #260]	@ (8007004 <DMA_MultiBufferSetConfig+0x138>)
 8006efe:	4293      	cmp	r3, r2
 8006f00:	d03b      	beq.n	8006f7a <DMA_MultiBufferSetConfig+0xae>
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	4a40      	ldr	r2, [pc, #256]	@ (8007008 <DMA_MultiBufferSetConfig+0x13c>)
 8006f08:	4293      	cmp	r3, r2
 8006f0a:	d036      	beq.n	8006f7a <DMA_MultiBufferSetConfig+0xae>
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	4a3e      	ldr	r2, [pc, #248]	@ (800700c <DMA_MultiBufferSetConfig+0x140>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d031      	beq.n	8006f7a <DMA_MultiBufferSetConfig+0xae>
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	4a3d      	ldr	r2, [pc, #244]	@ (8007010 <DMA_MultiBufferSetConfig+0x144>)
 8006f1c:	4293      	cmp	r3, r2
 8006f1e:	d02c      	beq.n	8006f7a <DMA_MultiBufferSetConfig+0xae>
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	4a3b      	ldr	r2, [pc, #236]	@ (8007014 <DMA_MultiBufferSetConfig+0x148>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d027      	beq.n	8006f7a <DMA_MultiBufferSetConfig+0xae>
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	4a3a      	ldr	r2, [pc, #232]	@ (8007018 <DMA_MultiBufferSetConfig+0x14c>)
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d022      	beq.n	8006f7a <DMA_MultiBufferSetConfig+0xae>
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	4a38      	ldr	r2, [pc, #224]	@ (800701c <DMA_MultiBufferSetConfig+0x150>)
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d01d      	beq.n	8006f7a <DMA_MultiBufferSetConfig+0xae>
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	4a37      	ldr	r2, [pc, #220]	@ (8007020 <DMA_MultiBufferSetConfig+0x154>)
 8006f44:	4293      	cmp	r3, r2
 8006f46:	d018      	beq.n	8006f7a <DMA_MultiBufferSetConfig+0xae>
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	4a35      	ldr	r2, [pc, #212]	@ (8007024 <DMA_MultiBufferSetConfig+0x158>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d013      	beq.n	8006f7a <DMA_MultiBufferSetConfig+0xae>
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	4a34      	ldr	r2, [pc, #208]	@ (8007028 <DMA_MultiBufferSetConfig+0x15c>)
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d00e      	beq.n	8006f7a <DMA_MultiBufferSetConfig+0xae>
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	4a32      	ldr	r2, [pc, #200]	@ (800702c <DMA_MultiBufferSetConfig+0x160>)
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d009      	beq.n	8006f7a <DMA_MultiBufferSetConfig+0xae>
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	4a31      	ldr	r2, [pc, #196]	@ (8007030 <DMA_MultiBufferSetConfig+0x164>)
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d004      	beq.n	8006f7a <DMA_MultiBufferSetConfig+0xae>
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	4a2f      	ldr	r2, [pc, #188]	@ (8007034 <DMA_MultiBufferSetConfig+0x168>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d101      	bne.n	8006f7e <DMA_MultiBufferSetConfig+0xb2>
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	e000      	b.n	8006f80 <DMA_MultiBufferSetConfig+0xb4>
 8006f7e:	2300      	movs	r3, #0
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d019      	beq.n	8006fb8 <DMA_MultiBufferSetConfig+0xec>
  {
    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->NDTR = DataLength;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	683a      	ldr	r2, [r7, #0]
 8006f8a:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	689b      	ldr	r3, [r3, #8]
 8006f90:	2b40      	cmp	r3, #64	@ 0x40
 8006f92:	d108      	bne.n	8006fa6 <DMA_MultiBufferSetConfig+0xda>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->PAR = DstAddress;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	687a      	ldr	r2, [r7, #4]
 8006f9a:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = SrcAddress;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	68ba      	ldr	r2, [r7, #8]
 8006fa2:	60da      	str	r2, [r3, #12]

      /* Configure DMA Stream destination address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = DstAddress;
    }
  }
}
 8006fa4:	e021      	b.n	8006fea <DMA_MultiBufferSetConfig+0x11e>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->PAR = SrcAddress;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	68ba      	ldr	r2, [r7, #8]
 8006fac:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = DstAddress;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	687a      	ldr	r2, [r7, #4]
 8006fb4:	60da      	str	r2, [r3, #12]
}
 8006fb6:	e018      	b.n	8006fea <DMA_MultiBufferSetConfig+0x11e>
    ((BDMA_Channel_TypeDef   *)hdma->Instance)->CNDTR = DataLength;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	683a      	ldr	r2, [r7, #0]
 8006fbe:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	689b      	ldr	r3, [r3, #8]
 8006fc4:	2b40      	cmp	r3, #64	@ 0x40
 8006fc6:	d108      	bne.n	8006fda <DMA_MultiBufferSetConfig+0x10e>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CPAR = DstAddress;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	687a      	ldr	r2, [r7, #4]
 8006fce:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = SrcAddress;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	68ba      	ldr	r2, [r7, #8]
 8006fd6:	60da      	str	r2, [r3, #12]
}
 8006fd8:	e007      	b.n	8006fea <DMA_MultiBufferSetConfig+0x11e>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CPAR = SrcAddress;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	68ba      	ldr	r2, [r7, #8]
 8006fe0:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = DstAddress;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	687a      	ldr	r2, [r7, #4]
 8006fe8:	60da      	str	r2, [r3, #12]
}
 8006fea:	bf00      	nop
 8006fec:	3714      	adds	r7, #20
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff4:	4770      	bx	lr
 8006ff6:	bf00      	nop
 8006ff8:	40020010 	.word	0x40020010
 8006ffc:	40020028 	.word	0x40020028
 8007000:	40020040 	.word	0x40020040
 8007004:	40020058 	.word	0x40020058
 8007008:	40020070 	.word	0x40020070
 800700c:	40020088 	.word	0x40020088
 8007010:	400200a0 	.word	0x400200a0
 8007014:	400200b8 	.word	0x400200b8
 8007018:	40020410 	.word	0x40020410
 800701c:	40020428 	.word	0x40020428
 8007020:	40020440 	.word	0x40020440
 8007024:	40020458 	.word	0x40020458
 8007028:	40020470 	.word	0x40020470
 800702c:	40020488 	.word	0x40020488
 8007030:	400204a0 	.word	0x400204a0
 8007034:	400204b8 	.word	0x400204b8

08007038 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8007038:	b580      	push	{r7, lr}
 800703a:	b084      	sub	sp, #16
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d101      	bne.n	800704a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8007046:	2301      	movs	r3, #1
 8007048:	e0e3      	b.n	8007212 <HAL_ETH_Init+0x1da>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007050:	2b00      	cmp	r3, #0
 8007052:	d106      	bne.n	8007062 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2220      	movs	r2, #32
 8007058:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800705c:	6878      	ldr	r0, [r7, #4]
 800705e:	f00a f959 	bl	8011314 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007062:	4b6e      	ldr	r3, [pc, #440]	@ (800721c <HAL_ETH_Init+0x1e4>)
 8007064:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007068:	4a6c      	ldr	r2, [pc, #432]	@ (800721c <HAL_ETH_Init+0x1e4>)
 800706a:	f043 0302 	orr.w	r3, r3, #2
 800706e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8007072:	4b6a      	ldr	r3, [pc, #424]	@ (800721c <HAL_ETH_Init+0x1e4>)
 8007074:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007078:	f003 0302 	and.w	r3, r3, #2
 800707c:	60bb      	str	r3, [r7, #8]
 800707e:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	7a1b      	ldrb	r3, [r3, #8]
 8007084:	2b00      	cmp	r3, #0
 8007086:	d103      	bne.n	8007090 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8007088:	2000      	movs	r0, #0
 800708a:	f7fb fbd3 	bl	8002834 <HAL_SYSCFG_ETHInterfaceSelect>
 800708e:	e003      	b.n	8007098 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8007090:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8007094:	f7fb fbce 	bl	8002834 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 8007098:	4b61      	ldr	r3, [pc, #388]	@ (8007220 <HAL_ETH_Init+0x1e8>)
 800709a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	687a      	ldr	r2, [r7, #4]
 80070a8:	6812      	ldr	r2, [r2, #0]
 80070aa:	f043 0301 	orr.w	r3, r3, #1
 80070ae:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80070b2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80070b4:	f7fb fb82 	bl	80027bc <HAL_GetTick>
 80070b8:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80070ba:	e011      	b.n	80070e0 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80070bc:	f7fb fb7e 	bl	80027bc <HAL_GetTick>
 80070c0:	4602      	mov	r2, r0
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	1ad3      	subs	r3, r2, r3
 80070c6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80070ca:	d909      	bls.n	80070e0 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2204      	movs	r2, #4
 80070d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	22e0      	movs	r2, #224	@ 0xe0
 80070d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80070dc:	2301      	movs	r3, #1
 80070de:	e098      	b.n	8007212 <HAL_ETH_Init+0x1da>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f003 0301 	and.w	r3, r3, #1
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d1e4      	bne.n	80070bc <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 80070f2:	6878      	ldr	r0, [r7, #4]
 80070f4:	f000 ff62 	bl	8007fbc <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 80070f8:	f005 fd62 	bl	800cbc0 <HAL_RCC_GetHCLKFreq>
 80070fc:	4603      	mov	r3, r0
 80070fe:	4a49      	ldr	r2, [pc, #292]	@ (8007224 <HAL_ETH_Init+0x1ec>)
 8007100:	fba2 2303 	umull	r2, r3, r2, r3
 8007104:	0c9a      	lsrs	r2, r3, #18
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	3a01      	subs	r2, #1
 800710c:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8007110:	6878      	ldr	r0, [r7, #4]
 8007112:	f001 f95f 	bl	80083d4 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800711e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8007122:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 8007126:	687a      	ldr	r2, [r7, #4]
 8007128:	6812      	ldr	r2, [r2, #0]
 800712a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800712e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007132:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	695b      	ldr	r3, [r3, #20]
 800713a:	f003 0303 	and.w	r3, r3, #3
 800713e:	2b00      	cmp	r3, #0
 8007140:	d009      	beq.n	8007156 <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2201      	movs	r2, #1
 8007146:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	22e0      	movs	r2, #224	@ 0xe0
 800714e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 8007152:	2301      	movs	r3, #1
 8007154:	e05d      	b.n	8007212 <HAL_ETH_Init+0x1da>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800715e:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8007162:	4b31      	ldr	r3, [pc, #196]	@ (8007228 <HAL_ETH_Init+0x1f0>)
 8007164:	4013      	ands	r3, r2
 8007166:	687a      	ldr	r2, [r7, #4]
 8007168:	6952      	ldr	r2, [r2, #20]
 800716a:	0051      	lsls	r1, r2, #1
 800716c:	687a      	ldr	r2, [r7, #4]
 800716e:	6812      	ldr	r2, [r2, #0]
 8007170:	430b      	orrs	r3, r1
 8007172:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007176:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800717a:	6878      	ldr	r0, [r7, #4]
 800717c:	f001 f9c7 	bl	800850e <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8007180:	6878      	ldr	r0, [r7, #4]
 8007182:	f001 fa0d 	bl	80085a0 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	685b      	ldr	r3, [r3, #4]
 800718a:	3305      	adds	r3, #5
 800718c:	781b      	ldrb	r3, [r3, #0]
 800718e:	021a      	lsls	r2, r3, #8
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	685b      	ldr	r3, [r3, #4]
 8007194:	3304      	adds	r3, #4
 8007196:	781b      	ldrb	r3, [r3, #0]
 8007198:	4619      	mov	r1, r3
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	430a      	orrs	r2, r1
 80071a0:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	685b      	ldr	r3, [r3, #4]
 80071a8:	3303      	adds	r3, #3
 80071aa:	781b      	ldrb	r3, [r3, #0]
 80071ac:	061a      	lsls	r2, r3, #24
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	685b      	ldr	r3, [r3, #4]
 80071b2:	3302      	adds	r3, #2
 80071b4:	781b      	ldrb	r3, [r3, #0]
 80071b6:	041b      	lsls	r3, r3, #16
 80071b8:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	685b      	ldr	r3, [r3, #4]
 80071be:	3301      	adds	r3, #1
 80071c0:	781b      	ldrb	r3, [r3, #0]
 80071c2:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80071c4:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	685b      	ldr	r3, [r3, #4]
 80071ca:	781b      	ldrb	r3, [r3, #0]
 80071cc:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80071d2:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80071d4:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681a      	ldr	r2, [r3, #0]
 80071e4:	4b11      	ldr	r3, [pc, #68]	@ (800722c <HAL_ETH_Init+0x1f4>)
 80071e6:	430b      	orrs	r3, r1
 80071e8:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f8d3 1710 	ldr.w	r1, [r3, #1808]	@ 0x710
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681a      	ldr	r2, [r3, #0]
 80071f8:	4b0d      	ldr	r3, [pc, #52]	@ (8007230 <HAL_ETH_Init+0x1f8>)
 80071fa:	430b      	orrs	r3, r1
 80071fc:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2200      	movs	r2, #0
 8007204:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2210      	movs	r2, #16
 800720c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007210:	2300      	movs	r3, #0
}
 8007212:	4618      	mov	r0, r3
 8007214:	3710      	adds	r7, #16
 8007216:	46bd      	mov	sp, r7
 8007218:	bd80      	pop	{r7, pc}
 800721a:	bf00      	nop
 800721c:	58024400 	.word	0x58024400
 8007220:	58000400 	.word	0x58000400
 8007224:	431bde83 	.word	0x431bde83
 8007228:	ffff8001 	.word	0xffff8001
 800722c:	0c020060 	.word	0x0c020060
 8007230:	0c20c000 	.word	0x0c20c000

08007234 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 8007234:	b580      	push	{r7, lr}
 8007236:	b082      	sub	sp, #8
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
  if (heth->gState == HAL_ETH_STATE_READY)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007242:	2b10      	cmp	r3, #16
 8007244:	d165      	bne.n	8007312 <HAL_ETH_Start_IT+0xde>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2220      	movs	r2, #32
 800724a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2201      	movs	r2, #1
 8007252:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2204      	movs	r2, #4
 8007258:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 800725a:	6878      	ldr	r0, [r7, #4]
 800725c:	f000 fa2a 	bl	80076b4 <ETH_UpdateDescriptor>

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007268:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800726c:	687a      	ldr	r2, [r7, #4]
 800726e:	6812      	ldr	r2, [r2, #0]
 8007270:	f043 0301 	orr.w	r3, r3, #1
 8007274:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007278:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007284:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8007288:	687a      	ldr	r2, [r7, #4]
 800728a:	6812      	ldr	r2, [r2, #0]
 800728c:	f043 0301 	orr.w	r3, r3, #1
 8007290:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007294:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108

    /* Clear Tx and Rx process stopped flags */
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80072a0:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 80072a4:	687a      	ldr	r2, [r7, #4]
 80072a6:	6812      	ldr	r2, [r2, #0]
 80072a8:	f443 7381 	orr.w	r3, r3, #258	@ 0x102
 80072ac:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80072b0:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f042 0201 	orr.w	r2, r2, #1
 80072c4:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	681a      	ldr	r2, [r3, #0]
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f042 0202 	orr.w	r2, r2, #2
 80072d6:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	681a      	ldr	r2, [r3, #0]
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f042 0201 	orr.w	r2, r2, #1
 80072e6:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80072f0:	f8d3 1134 	ldr.w	r1, [r3, #308]	@ 0x134
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681a      	ldr	r2, [r3, #0]
 80072f8:	f24d 03c1 	movw	r3, #53441	@ 0xd0c1
 80072fc:	430b      	orrs	r3, r1
 80072fe:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007302:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
                                   ETH_DMACIER_FBEE | ETH_DMACIER_AIE | ETH_DMACIER_RBUE));

    heth->gState = HAL_ETH_STATE_STARTED;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	2240      	movs	r2, #64	@ 0x40
 800730a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 800730e:	2300      	movs	r3, #0
 8007310:	e000      	b.n	8007314 <HAL_ETH_Start_IT+0xe0>
  }
  else
  {
    return HAL_ERROR;
 8007312:	2301      	movs	r3, #1
  }
}
 8007314:	4618      	mov	r0, r3
 8007316:	3708      	adds	r7, #8
 8007318:	46bd      	mov	sp, r7
 800731a:	bd80      	pop	{r7, pc}

0800731c <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 800731c:	b480      	push	{r7}
 800731e:	b085      	sub	sp, #20
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800732a:	2b40      	cmp	r3, #64	@ 0x40
 800732c:	d165      	bne.n	80073fa <HAL_ETH_Stop_IT+0xde>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2220      	movs	r2, #32
 8007332:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Disable interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800733e:	f8d3 1134 	ldr.w	r1, [r3, #308]	@ 0x134
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681a      	ldr	r2, [r3, #0]
 8007346:	4b30      	ldr	r3, [pc, #192]	@ (8007408 <HAL_ETH_Stop_IT+0xec>)
 8007348:	400b      	ands	r3, r1
 800734a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800734e:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
                                    ETH_DMACIER_FBEE | ETH_DMACIER_AIE | ETH_DMACIER_RBUE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800735a:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800735e:	687a      	ldr	r2, [r7, #4]
 8007360:	6812      	ldr	r2, [r2, #0]
 8007362:	f023 0301 	bic.w	r3, r3, #1
 8007366:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800736a:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007376:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800737a:	687a      	ldr	r2, [r7, #4]
 800737c:	6812      	ldr	r2, [r2, #0]
 800737e:	f023 0301 	bic.w	r3, r3, #1
 8007382:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007386:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	681a      	ldr	r2, [r3, #0]
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f022 0201 	bic.w	r2, r2, #1
 8007398:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f042 0201 	orr.w	r2, r2, #1
 80073aa:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	681a      	ldr	r2, [r3, #0]
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f022 0202 	bic.w	r2, r2, #2
 80073bc:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 80073be:	2300      	movs	r3, #0
 80073c0:	60fb      	str	r3, [r7, #12]
 80073c2:	e00e      	b.n	80073e2 <HAL_ETH_Stop_IT+0xc6>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	68fa      	ldr	r2, [r7, #12]
 80073c8:	3212      	adds	r2, #18
 80073ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073ce:	60bb      	str	r3, [r7, #8]
      CLEAR_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 80073d0:	68bb      	ldr	r3, [r7, #8]
 80073d2:	68db      	ldr	r3, [r3, #12]
 80073d4:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80073d8:	68bb      	ldr	r3, [r7, #8]
 80073da:	60da      	str	r2, [r3, #12]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	3301      	adds	r3, #1
 80073e0:	60fb      	str	r3, [r7, #12]
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	2b03      	cmp	r3, #3
 80073e6:	d9ed      	bls.n	80073c4 <HAL_ETH_Stop_IT+0xa8>
    }

    heth->RxDescList.ItMode = 0U;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2200      	movs	r2, #0
 80073ec:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2210      	movs	r2, #16
 80073f2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 80073f6:	2300      	movs	r3, #0
 80073f8:	e000      	b.n	80073fc <HAL_ETH_Stop_IT+0xe0>
  }
  else
  {
    return HAL_ERROR;
 80073fa:	2301      	movs	r3, #1
  }
}
 80073fc:	4618      	mov	r0, r3
 80073fe:	3714      	adds	r7, #20
 8007400:	46bd      	mov	sp, r7
 8007402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007406:	4770      	bx	lr
 8007408:	ffff2f3e 	.word	0xffff2f3e

0800740c <HAL_ETH_Transmit>:
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @param  Timeout: timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig, uint32_t Timeout)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b086      	sub	sp, #24
 8007410:	af00      	add	r7, sp, #0
 8007412:	60f8      	str	r0, [r7, #12]
 8007414:	60b9      	str	r1, [r7, #8]
 8007416:	607a      	str	r2, [r7, #4]
  uint32_t tickstart;
  ETH_DMADescTypeDef *dmatxdesc;

  if (pTxConfig == NULL)
 8007418:	68bb      	ldr	r3, [r7, #8]
 800741a:	2b00      	cmp	r3, #0
 800741c:	d109      	bne.n	8007432 <HAL_ETH_Transmit+0x26>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007424:	f043 0201 	orr.w	r2, r3, #1
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 800742e:	2301      	movs	r3, #1
 8007430:	e07f      	b.n	8007532 <HAL_ETH_Transmit+0x126>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007438:	2b40      	cmp	r3, #64	@ 0x40
 800743a:	d179      	bne.n	8007530 <HAL_ETH_Transmit+0x124>
  {
    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 0) != HAL_ETH_ERROR_NONE)
 800743c:	2200      	movs	r2, #0
 800743e:	68b9      	ldr	r1, [r7, #8]
 8007440:	68f8      	ldr	r0, [r7, #12]
 8007442:	f001 f90b 	bl	800865c <ETH_Prepare_Tx_Descriptors>
 8007446:	4603      	mov	r3, r0
 8007448:	2b00      	cmp	r3, #0
 800744a:	d009      	beq.n	8007460 <HAL_ETH_Transmit+0x54>
    {
      /* Set the ETH error code */
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007452:	f043 0202 	orr.w	r2, r3, #2
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 800745c:	2301      	movs	r3, #1
 800745e:	e068      	b.n	8007532 <HAL_ETH_Transmit+0x126>
  __ASM volatile ("dsb 0xF":::"memory");
 8007460:	f3bf 8f4f 	dsb	sy
}
 8007464:	bf00      	nop
    }

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	3206      	adds	r2, #6
 800746e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007472:	617b      	str	r3, [r7, #20]

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007478:	1c5a      	adds	r2, r3, #1
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	629a      	str	r2, [r3, #40]	@ 0x28
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007482:	2b03      	cmp	r3, #3
 8007484:	d904      	bls.n	8007490 <HAL_ETH_Transmit+0x84>
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800748a:	1f1a      	subs	r2, r3, #4
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	681a      	ldr	r2, [r3, #0]
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	3106      	adds	r1, #6
 800749c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80074a0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80074a4:	f8c2 3120 	str.w	r3, [r2, #288]	@ 0x120

    tickstart = HAL_GetTick();
 80074a8:	f7fb f988 	bl	80027bc <HAL_GetTick>
 80074ac:	6138      	str	r0, [r7, #16]

    /* Wait for data to be transmitted or timeout occurred */
    while ((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 80074ae:	e039      	b.n	8007524 <HAL_ETH_Transmit+0x118>
    {
      if ((heth->Instance->DMACSR & ETH_DMACSR_FBE) != (uint32_t)RESET)
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80074b8:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 80074bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d012      	beq.n	80074ea <HAL_ETH_Transmit+0xde>
      {
        heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074ca:	f043 0208 	orr.w	r2, r3, #8
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        heth->DMAErrorCode = heth->Instance->DMACSR;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80074dc:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        /* Return function status */
        return HAL_ERROR;
 80074e6:	2301      	movs	r3, #1
 80074e8:	e023      	b.n	8007532 <HAL_ETH_Transmit+0x126>
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074f0:	d018      	beq.n	8007524 <HAL_ETH_Transmit+0x118>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80074f2:	f7fb f963 	bl	80027bc <HAL_GetTick>
 80074f6:	4602      	mov	r2, r0
 80074f8:	693b      	ldr	r3, [r7, #16]
 80074fa:	1ad3      	subs	r3, r2, r3
 80074fc:	687a      	ldr	r2, [r7, #4]
 80074fe:	429a      	cmp	r2, r3
 8007500:	d302      	bcc.n	8007508 <HAL_ETH_Transmit+0xfc>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d10d      	bne.n	8007524 <HAL_ETH_Transmit+0x118>
        {
          heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800750e:	f043 0204 	orr.w	r2, r3, #4
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          /* Clear TX descriptor so that we can proceed */
          dmatxdesc->DESC3 = (ETH_DMATXNDESCWBF_FD | ETH_DMATXNDESCWBF_LD);
 8007518:	697b      	ldr	r3, [r7, #20]
 800751a:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 800751e:	60da      	str	r2, [r3, #12]
          return HAL_ERROR;
 8007520:	2301      	movs	r3, #1
 8007522:	e006      	b.n	8007532 <HAL_ETH_Transmit+0x126>
    while ((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 8007524:	697b      	ldr	r3, [r7, #20]
 8007526:	68db      	ldr	r3, [r3, #12]
 8007528:	2b00      	cmp	r3, #0
 800752a:	dbc1      	blt.n	80074b0 <HAL_ETH_Transmit+0xa4>
        }
      }
    }

    /* Return function status */
    return HAL_OK;
 800752c:	2300      	movs	r3, #0
 800752e:	e000      	b.n	8007532 <HAL_ETH_Transmit+0x126>
  }
  else
  {
    return HAL_ERROR;
 8007530:	2301      	movs	r3, #1
  }
}
 8007532:	4618      	mov	r0, r3
 8007534:	3718      	adds	r7, #24
 8007536:	46bd      	mov	sp, r7
 8007538:	bd80      	pop	{r7, pc}

0800753a <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 800753a:	b580      	push	{r7, lr}
 800753c:	b088      	sub	sp, #32
 800753e:	af00      	add	r7, sp, #0
 8007540:	6078      	str	r0, [r7, #4]
 8007542:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 8007544:	2300      	movs	r3, #0
 8007546:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 8007548:	2300      	movs	r3, #0
 800754a:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	2b00      	cmp	r3, #0
 8007550:	d109      	bne.n	8007566 <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007558:	f043 0201 	orr.w	r2, r3, #1
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8007562:	2301      	movs	r3, #1
 8007564:	e0a2      	b.n	80076ac <HAL_ETH_ReadData+0x172>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800756c:	2b40      	cmp	r3, #64	@ 0x40
 800756e:	d001      	beq.n	8007574 <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 8007570:	2301      	movs	r3, #1
 8007572:	e09b      	b.n	80076ac <HAL_ETH_ReadData+0x172>
  }

  descidx = heth->RxDescList.RxDescIdx;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007578:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	69fa      	ldr	r2, [r7, #28]
 800757e:	3212      	adds	r2, #18
 8007580:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007584:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800758a:	f1c3 0304 	rsb	r3, r3, #4
 800758e:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8007590:	e064      	b.n	800765c <HAL_ETH_ReadData+0x122>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_CTXT)  != (uint32_t)RESET)
 8007592:	69bb      	ldr	r3, [r7, #24]
 8007594:	68db      	ldr	r3, [r3, #12]
 8007596:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800759a:	2b00      	cmp	r3, #0
 800759c:	d007      	beq.n	80075ae <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC1;
 800759e:	69bb      	ldr	r3, [r7, #24]
 80075a0:	685a      	ldr	r2, [r3, #4]
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC0;
 80075a6:	69bb      	ldr	r3, [r7, #24]
 80075a8:	681a      	ldr	r2, [r3, #0]
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 80075ae:	69bb      	ldr	r3, [r7, #24]
 80075b0:	68db      	ldr	r3, [r3, #12]
 80075b2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d103      	bne.n	80075c2 <HAL_ETH_ReadData+0x88>
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d03a      	beq.n	8007638 <HAL_ETH_ReadData+0xfe>
    {
      /* Check if first descriptor */
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET)
 80075c2:	69bb      	ldr	r3, [r7, #24]
 80075c4:	68db      	ldr	r3, [r3, #12]
 80075c6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d005      	beq.n	80075da <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2200      	movs	r2, #0
 80075d2:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2200      	movs	r2, #0
 80075d8:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - heth->RxDescList.RxDataLength;
 80075da:	69bb      	ldr	r3, [r7, #24]
 80075dc:	68db      	ldr	r3, [r3, #12]
 80075de:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80075e6:	1ad3      	subs	r3, r2, r3
 80075e8:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 80075ea:	69bb      	ldr	r3, [r7, #24]
 80075ec:	68db      	ldr	r3, [r3, #12]
 80075ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d005      	beq.n	8007602 <HAL_ETH_ReadData+0xc8>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC3;
 80075f6:	69bb      	ldr	r3, [r7, #24]
 80075f8:	68da      	ldr	r2, [r3, #12]
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 80075fe:	2301      	movs	r3, #1
 8007600:	74fb      	strb	r3, [r7, #19]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 800760e:	69bb      	ldr	r3, [r7, #24]
 8007610:	691b      	ldr	r3, [r3, #16]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8007612:	461a      	mov	r2, r3
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	b29b      	uxth	r3, r3
 8007618:	f00a f83c 	bl	8011694 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007620:	1c5a      	adds	r2, r3, #1
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	441a      	add	r2, r3
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 8007632:	69bb      	ldr	r3, [r7, #24]
 8007634:	2200      	movs	r2, #0
 8007636:	611a      	str	r2, [r3, #16]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 8007638:	69fb      	ldr	r3, [r7, #28]
 800763a:	3301      	adds	r3, #1
 800763c:	61fb      	str	r3, [r7, #28]
 800763e:	69fb      	ldr	r3, [r7, #28]
 8007640:	2b03      	cmp	r3, #3
 8007642:	d902      	bls.n	800764a <HAL_ETH_ReadData+0x110>
 8007644:	69fb      	ldr	r3, [r7, #28]
 8007646:	3b04      	subs	r3, #4
 8007648:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	69fa      	ldr	r2, [r7, #28]
 800764e:	3212      	adds	r2, #18
 8007650:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007654:	61bb      	str	r3, [r7, #24]
    desccnt++;
 8007656:	697b      	ldr	r3, [r7, #20]
 8007658:	3301      	adds	r3, #1
 800765a:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 800765c:	69bb      	ldr	r3, [r7, #24]
 800765e:	68db      	ldr	r3, [r3, #12]
         && (rxdataready == 0U))
 8007660:	2b00      	cmp	r3, #0
 8007662:	db06      	blt.n	8007672 <HAL_ETH_ReadData+0x138>
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8007664:	697a      	ldr	r2, [r7, #20]
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	429a      	cmp	r2, r3
 800766a:	d202      	bcs.n	8007672 <HAL_ETH_ReadData+0x138>
         && (rxdataready == 0U))
 800766c:	7cfb      	ldrb	r3, [r7, #19]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d08f      	beq.n	8007592 <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8007676:	697b      	ldr	r3, [r7, #20]
 8007678:	441a      	add	r2, r3
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007682:	2b00      	cmp	r3, #0
 8007684:	d002      	beq.n	800768c <HAL_ETH_ReadData+0x152>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 8007686:	6878      	ldr	r0, [r7, #4]
 8007688:	f000 f814 	bl	80076b4 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	69fa      	ldr	r2, [r7, #28]
 8007690:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 8007692:	7cfb      	ldrb	r3, [r7, #19]
 8007694:	2b01      	cmp	r3, #1
 8007696:	d108      	bne.n	80076aa <HAL_ETH_ReadData+0x170>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 800769c:	683b      	ldr	r3, [r7, #0]
 800769e:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2200      	movs	r2, #0
 80076a4:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80076a6:	2300      	movs	r3, #0
 80076a8:	e000      	b.n	80076ac <HAL_ETH_ReadData+0x172>
  }

  /* Packet not ready */
  return HAL_ERROR;
 80076aa:	2301      	movs	r3, #1
}
 80076ac:	4618      	mov	r0, r3
 80076ae:	3720      	adds	r7, #32
 80076b0:	46bd      	mov	sp, r7
 80076b2:	bd80      	pop	{r7, pc}

080076b4 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 80076b4:	b580      	push	{r7, lr}
 80076b6:	b088      	sub	sp, #32
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 80076bc:	2300      	movs	r3, #0
 80076be:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 80076c0:	2301      	movs	r3, #1
 80076c2:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80076c8:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	69fa      	ldr	r2, [r7, #28]
 80076ce:	3212      	adds	r2, #18
 80076d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076d4:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80076da:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 80076dc:	e038      	b.n	8007750 <ETH_UpdateDescriptor+0x9c>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 80076de:	697b      	ldr	r3, [r7, #20]
 80076e0:	691b      	ldr	r3, [r3, #16]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d112      	bne.n	800770c <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 80076e6:	f107 0308 	add.w	r3, r7, #8
 80076ea:	4618      	mov	r0, r3
 80076ec:	f009 ffa2 	bl	8011634 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 80076f0:	68bb      	ldr	r3, [r7, #8]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d102      	bne.n	80076fc <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 80076f6:	2300      	movs	r3, #0
 80076f8:	74fb      	strb	r3, [r7, #19]
 80076fa:	e007      	b.n	800770c <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	461a      	mov	r2, r3
 8007700:	697b      	ldr	r3, [r7, #20]
 8007702:	611a      	str	r2, [r3, #16]
        WRITE_REG(dmarxdesc->DESC0, (uint32_t)buff);
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	461a      	mov	r2, r3
 8007708:	697b      	ldr	r3, [r7, #20]
 800770a:	601a      	str	r2, [r3, #0]
      }
    }

    if (allocStatus != 0U)
 800770c:	7cfb      	ldrb	r3, [r7, #19]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d01e      	beq.n	8007750 <ETH_UpdateDescriptor+0x9c>
    {

      if (heth->RxDescList.ItMode != 0U)
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007716:	2b00      	cmp	r3, #0
 8007718:	d004      	beq.n	8007724 <ETH_UpdateDescriptor+0x70>
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V | ETH_DMARXNDESCRF_IOC);
 800771a:	697b      	ldr	r3, [r7, #20]
 800771c:	f04f 4241 	mov.w	r2, #3238002688	@ 0xc1000000
 8007720:	60da      	str	r2, [r3, #12]
 8007722:	e003      	b.n	800772c <ETH_UpdateDescriptor+0x78>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V);
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	f04f 4201 	mov.w	r2, #2164260864	@ 0x81000000
 800772a:	60da      	str	r2, [r3, #12]
      }

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 800772c:	69fb      	ldr	r3, [r7, #28]
 800772e:	3301      	adds	r3, #1
 8007730:	61fb      	str	r3, [r7, #28]
 8007732:	69fb      	ldr	r3, [r7, #28]
 8007734:	2b03      	cmp	r3, #3
 8007736:	d902      	bls.n	800773e <ETH_UpdateDescriptor+0x8a>
 8007738:	69fb      	ldr	r3, [r7, #28]
 800773a:	3b04      	subs	r3, #4
 800773c:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	69fa      	ldr	r2, [r7, #28]
 8007742:	3212      	adds	r2, #18
 8007744:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007748:	617b      	str	r3, [r7, #20]
      desccount--;
 800774a:	69bb      	ldr	r3, [r7, #24]
 800774c:	3b01      	subs	r3, #1
 800774e:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8007750:	69bb      	ldr	r3, [r7, #24]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d002      	beq.n	800775c <ETH_UpdateDescriptor+0xa8>
 8007756:	7cfb      	ldrb	r3, [r7, #19]
 8007758:	2b00      	cmp	r3, #0
 800775a:	d1c0      	bne.n	80076de <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007760:	69ba      	ldr	r2, [r7, #24]
 8007762:	429a      	cmp	r2, r3
 8007764:	d01b      	beq.n	800779e <ETH_UpdateDescriptor+0xea>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 8007766:	69fb      	ldr	r3, [r7, #28]
 8007768:	3303      	adds	r3, #3
 800776a:	f003 0303 	and.w	r3, r3, #3
 800776e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8007770:	f3bf 8f5f 	dmb	sy
}
 8007774:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6919      	ldr	r1, [r3, #16]
 800777a:	68fa      	ldr	r2, [r7, #12]
 800777c:	4613      	mov	r3, r2
 800777e:	005b      	lsls	r3, r3, #1
 8007780:	4413      	add	r3, r2
 8007782:	00db      	lsls	r3, r3, #3
 8007784:	18ca      	adds	r2, r1, r3
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800778e:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128

    heth->RxDescList.RxBuildDescIdx = descidx;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	69fa      	ldr	r2, [r7, #28]
 8007796:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	69ba      	ldr	r2, [r7, #24]
 800779c:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 800779e:	bf00      	nop
 80077a0:	3720      	adds	r7, #32
 80077a2:	46bd      	mov	sp, r7
 80077a4:	bd80      	pop	{r7, pc}

080077a6 <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 80077a6:	b580      	push	{r7, lr}
 80077a8:	b086      	sub	sp, #24
 80077aa:	af00      	add	r7, sp, #0
 80077ac:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	3318      	adds	r3, #24
 80077b2:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 80077b4:	68bb      	ldr	r3, [r7, #8]
 80077b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077b8:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 80077ba:	68bb      	ldr	r3, [r7, #8]
 80077bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077be:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 80077c0:	2301      	movs	r3, #1
 80077c2:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 80077c4:	e047      	b.n	8007856 <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 80077c6:	2301      	movs	r3, #1
 80077c8:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 80077ca:	697b      	ldr	r3, [r7, #20]
 80077cc:	3b01      	subs	r3, #1
 80077ce:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 80077d0:	68ba      	ldr	r2, [r7, #8]
 80077d2:	693b      	ldr	r3, [r7, #16]
 80077d4:	3304      	adds	r3, #4
 80077d6:	009b      	lsls	r3, r3, #2
 80077d8:	4413      	add	r3, r2
 80077da:	685b      	ldr	r3, [r3, #4]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d10a      	bne.n	80077f6 <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 80077e0:	693b      	ldr	r3, [r7, #16]
 80077e2:	3301      	adds	r3, #1
 80077e4:	613b      	str	r3, [r7, #16]
 80077e6:	693b      	ldr	r3, [r7, #16]
 80077e8:	2b03      	cmp	r3, #3
 80077ea:	d902      	bls.n	80077f2 <HAL_ETH_ReleaseTxPacket+0x4c>
 80077ec:	693b      	ldr	r3, [r7, #16]
 80077ee:	3b04      	subs	r3, #4
 80077f0:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 80077f2:	2300      	movs	r3, #0
 80077f4:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 80077f6:	7bbb      	ldrb	r3, [r7, #14]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d02c      	beq.n	8007856 <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC3 & ETH_DMATXNDESCRF_OWN) == 0U)
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	68d9      	ldr	r1, [r3, #12]
 8007800:	693a      	ldr	r2, [r7, #16]
 8007802:	4613      	mov	r3, r2
 8007804:	005b      	lsls	r3, r3, #1
 8007806:	4413      	add	r3, r2
 8007808:	00db      	lsls	r3, r3, #3
 800780a:	440b      	add	r3, r1
 800780c:	68db      	ldr	r3, [r3, #12]
 800780e:	2b00      	cmp	r3, #0
 8007810:	db1f      	blt.n	8007852 <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 8007812:	68ba      	ldr	r2, [r7, #8]
 8007814:	693b      	ldr	r3, [r7, #16]
 8007816:	3304      	adds	r3, #4
 8007818:	009b      	lsls	r3, r3, #2
 800781a:	4413      	add	r3, r2
 800781c:	685b      	ldr	r3, [r3, #4]
 800781e:	4618      	mov	r0, r3
 8007820:	f009 ffa0 	bl	8011764 <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 8007824:	68ba      	ldr	r2, [r7, #8]
 8007826:	693b      	ldr	r3, [r7, #16]
 8007828:	3304      	adds	r3, #4
 800782a:	009b      	lsls	r3, r3, #2
 800782c:	4413      	add	r3, r2
 800782e:	2200      	movs	r2, #0
 8007830:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 8007832:	693b      	ldr	r3, [r7, #16]
 8007834:	3301      	adds	r3, #1
 8007836:	613b      	str	r3, [r7, #16]
 8007838:	693b      	ldr	r3, [r7, #16]
 800783a:	2b03      	cmp	r3, #3
 800783c:	d902      	bls.n	8007844 <HAL_ETH_ReleaseTxPacket+0x9e>
 800783e:	693b      	ldr	r3, [r7, #16]
 8007840:	3b04      	subs	r3, #4
 8007842:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	697a      	ldr	r2, [r7, #20]
 8007848:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 800784a:	68bb      	ldr	r3, [r7, #8]
 800784c:	693a      	ldr	r2, [r7, #16]
 800784e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8007850:	e001      	b.n	8007856 <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 8007852:	2300      	movs	r3, #0
 8007854:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8007856:	697b      	ldr	r3, [r7, #20]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d002      	beq.n	8007862 <HAL_ETH_ReleaseTxPacket+0xbc>
 800785c:	7bfb      	ldrb	r3, [r7, #15]
 800785e:	2b00      	cmp	r3, #0
 8007860:	d1b1      	bne.n	80077c6 <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 8007862:	2300      	movs	r3, #0
}
 8007864:	4618      	mov	r0, r3
 8007866:	3718      	adds	r7, #24
 8007868:	46bd      	mov	sp, r7
 800786a:	bd80      	pop	{r7, pc}

0800786c <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 800786c:	b580      	push	{r7, lr}
 800786e:	b086      	sub	sp, #24
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACISR);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800787c:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMACSR);
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007886:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 800788a:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMACIER);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007894:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8007898:	60fb      	str	r3, [r7, #12]
  uint32_t exti_d1_flag = READ_REG(EXTI_D1->PR3);
 800789a:	4b6d      	ldr	r3, [pc, #436]	@ (8007a50 <HAL_ETH_IRQHandler+0x1e4>)
 800789c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800789e:	60bb      	str	r3, [r7, #8]
#if defined(DUAL_CORE)
  uint32_t exti_d2_flag = READ_REG(EXTI_D2->PR3);
#endif /* DUAL_CORE */

  /* Packet received */
  if (((dma_flag & ETH_DMACSR_RI) != 0U) && ((dma_itsource & ETH_DMACIER_RIE) != 0U))
 80078a0:	693b      	ldr	r3, [r7, #16]
 80078a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d010      	beq.n	80078cc <HAL_ETH_IRQHandler+0x60>
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d00b      	beq.n	80078cc <HAL_ETH_IRQHandler+0x60>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80078bc:	461a      	mov	r2, r3
 80078be:	f248 0340 	movw	r3, #32832	@ 0x8040
 80078c2:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 80078c6:	6878      	ldr	r0, [r7, #4]
 80078c8:	f009 fa12 	bl	8010cf0 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMACSR_TI) != 0U) && ((dma_itsource & ETH_DMACIER_TIE) != 0U))
 80078cc:	693b      	ldr	r3, [r7, #16]
 80078ce:	f003 0301 	and.w	r3, r3, #1
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d010      	beq.n	80078f8 <HAL_ETH_IRQHandler+0x8c>
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	f003 0301 	and.w	r3, r3, #1
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d00b      	beq.n	80078f8 <HAL_ETH_IRQHandler+0x8c>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80078e8:	461a      	mov	r2, r3
 80078ea:	f248 0301 	movw	r3, #32769	@ 0x8001
 80078ee:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 80078f2:	6878      	ldr	r0, [r7, #4]
 80078f4:	f009 fa0c 	bl	8010d10 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMACSR_AIS) != 0U) && ((dma_itsource & ETH_DMACIER_AIE) != 0U))
 80078f8:	693b      	ldr	r3, [r7, #16]
 80078fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d047      	beq.n	8007992 <HAL_ETH_IRQHandler+0x126>
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007908:	2b00      	cmp	r3, #0
 800790a:	d042      	beq.n	8007992 <HAL_ETH_IRQHandler+0x126>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007912:	f043 0208 	orr.w	r2, r3, #8
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMACSR_FBE) != 0U)
 800791c:	693b      	ldr	r3, [r7, #16]
 800791e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007922:	2b00      	cmp	r3, #0
 8007924:	d01e      	beq.n	8007964 <HAL_ETH_IRQHandler+0xf8>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800792e:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 8007932:	f241 1302 	movw	r3, #4354	@ 0x1102
 8007936:	4013      	ands	r3, r2
 8007938:	687a      	ldr	r2, [r7, #4]
 800793a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007946:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 800794a:	687a      	ldr	r2, [r7, #4]
 800794c:	6812      	ldr	r2, [r2, #0]
 800794e:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8007952:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007956:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	22e0      	movs	r2, #224	@ 0xe0
 800795e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8007962:	e013      	b.n	800798c <HAL_ETH_IRQHandler+0x120>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800796c:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8007970:	f403 42cd 	and.w	r2, r3, #26240	@ 0x6680
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
                                                             ETH_DMACSR_RBU | ETH_DMACSR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007982:	461a      	mov	r2, r3
 8007984:	f44f 43cd 	mov.w	r3, #26240	@ 0x6680
 8007988:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 800798c:	6878      	ldr	r0, [r7, #4]
 800798e:	f009 f9cf 	bl	8010d30 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH MAC Error IT */
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8007992:	697b      	ldr	r3, [r7, #20]
 8007994:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007998:	2b00      	cmp	r3, #0
 800799a:	d104      	bne.n	80079a6 <HAL_ETH_IRQHandler+0x13a>
      ((mac_flag & ETH_MACIER_TXSTSIE) == ETH_MACIER_TXSTSIE))
 800799c:	697b      	ldr	r3, [r7, #20]
 800799e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d019      	beq.n	80079da <HAL_ETH_IRQHandler+0x16e>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_MAC;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079ac:	f043 0210 	orr.w	r2, r3, #16
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Get MAC Rx Tx status and clear Status register pending bit */
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    heth->gState = HAL_ETH_STATE_ERROR;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	22e0      	movs	r2, #224	@ 0xe0
 80079c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 80079cc:	6878      	ldr	r0, [r7, #4]
 80079ce:	f009 f9af 	bl	8010d30 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
    heth->MACErrorCode = (uint32_t)(0x0U);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	2200      	movs	r2, #0
 80079d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }

  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 80079da:	697b      	ldr	r3, [r7, #20]
 80079dc:	f003 0310 	and.w	r3, r3, #16
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d00f      	beq.n	8007a04 <HAL_ETH_IRQHandler+0x198>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80079ec:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 80079f6:	6878      	ldr	r0, [r7, #4]
 80079f8:	f000 f82c 	bl	8007a54 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2200      	movs	r2, #0
 8007a00:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }

  /* ETH EEE IT */
  if ((mac_flag & ETH_MAC_LPI_IT) != 0U)
 8007a04:	697b      	ldr	r3, [r7, #20]
 8007a06:	f003 0320 	and.w	r3, r3, #32
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d00f      	beq.n	8007a2e <HAL_ETH_IRQHandler+0x1c2>
  {
    /* Get MAC LPI interrupt source and clear the status register pending bit */
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACLCSR, 0x0000000FU);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8007a16:	f003 020f 	and.w	r2, r3, #15
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered EEE callback*/
    heth->EEECallback(heth);
#else
    /* Ethernet EEE callback */
    HAL_ETH_EEECallback(heth);
 8007a20:	6878      	ldr	r0, [r7, #4]
 8007a22:	f000 f821 	bl	8007a68 <HAL_ETH_EEECallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACLPIEvent = (uint32_t)(0x0U);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	2200      	movs	r2, #0
 8007a2a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    }
  }
#else /* DUAL_CORE not defined */
  /* check ETH WAKEUP exti flag */
  if ((exti_d1_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8007a2e:	68bb      	ldr	r3, [r7, #8]
 8007a30:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d006      	beq.n	8007a46 <HAL_ETH_IRQHandler+0x1da>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8007a38:	4b05      	ldr	r3, [pc, #20]	@ (8007a50 <HAL_ETH_IRQHandler+0x1e4>)
 8007a3a:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8007a3e:	629a      	str	r2, [r3, #40]	@ 0x28
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8007a40:	6878      	ldr	r0, [r7, #4]
 8007a42:	f000 f81b 	bl	8007a7c <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
#endif /* DUAL_CORE */
}
 8007a46:	bf00      	nop
 8007a48:	3718      	adds	r7, #24
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	bd80      	pop	{r7, pc}
 8007a4e:	bf00      	nop
 8007a50:	58000080 	.word	0x58000080

08007a54 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8007a54:	b480      	push	{r7}
 8007a56:	b083      	sub	sp, #12
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8007a5c:	bf00      	nop
 8007a5e:	370c      	adds	r7, #12
 8007a60:	46bd      	mov	sp, r7
 8007a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a66:	4770      	bx	lr

08007a68 <HAL_ETH_EEECallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_EEECallback(ETH_HandleTypeDef *heth)
{
 8007a68:	b480      	push	{r7}
 8007a6a:	b083      	sub	sp, #12
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_EEECallback could be implemented in the user file
  */
}
 8007a70:	bf00      	nop
 8007a72:	370c      	adds	r7, #12
 8007a74:	46bd      	mov	sp, r7
 8007a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7a:	4770      	bx	lr

08007a7c <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8007a7c:	b480      	push	{r7}
 8007a7e:	b083      	sub	sp, #12
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8007a84:	bf00      	nop
 8007a86:	370c      	adds	r7, #12
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8e:	4770      	bx	lr

08007a90 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8007a90:	b580      	push	{r7, lr}
 8007a92:	b086      	sub	sp, #24
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	60f8      	str	r0, [r7, #12]
 8007a98:	60b9      	str	r1, [r7, #8]
 8007a9a:	607a      	str	r2, [r7, #4]
 8007a9c:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8007aa6:	f003 0301 	and.w	r3, r3, #1
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d001      	beq.n	8007ab2 <HAL_ETH_ReadPHYRegister+0x22>
  {
    return HAL_ERROR;
 8007aae:	2301      	movs	r3, #1
 8007ab0:	e03e      	b.n	8007b30 <HAL_ETH_ReadPHYRegister+0xa0>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8007aba:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the read mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 8007abc:	697b      	ldr	r3, [r7, #20]
 8007abe:	f023 7278 	bic.w	r2, r3, #65011712	@ 0x3e00000
 8007ac2:	68bb      	ldr	r3, [r7, #8]
 8007ac4:	055b      	lsls	r3, r3, #21
 8007ac6:	4313      	orrs	r3, r2
 8007ac8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8007aca:	697b      	ldr	r3, [r7, #20]
 8007acc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	041b      	lsls	r3, r3, #16
 8007ad4:	4313      	orrs	r3, r2
 8007ad6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_RD);
 8007ad8:	697b      	ldr	r3, [r7, #20]
 8007ada:	f043 030c 	orr.w	r3, r3, #12
 8007ade:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8007ae0:	697b      	ldr	r3, [r7, #20]
 8007ae2:	f043 0301 	orr.w	r3, r3, #1
 8007ae6:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MDII Address register */
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	697a      	ldr	r2, [r7, #20]
 8007aee:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

  tickstart = HAL_GetTick();
 8007af2:	f7fa fe63 	bl	80027bc <HAL_GetTick>
 8007af6:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8007af8:	e009      	b.n	8007b0e <HAL_ETH_ReadPHYRegister+0x7e>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 8007afa:	f7fa fe5f 	bl	80027bc <HAL_GetTick>
 8007afe:	4602      	mov	r2, r0
 8007b00:	693b      	ldr	r3, [r7, #16]
 8007b02:	1ad3      	subs	r3, r2, r3
 8007b04:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007b08:	d901      	bls.n	8007b0e <HAL_ETH_ReadPHYRegister+0x7e>
    {
      return HAL_ERROR;
 8007b0a:	2301      	movs	r3, #1
 8007b0c:	e010      	b.n	8007b30 <HAL_ETH_ReadPHYRegister+0xa0>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8007b16:	f003 0301 	and.w	r3, r3, #1
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d1ed      	bne.n	8007afa <HAL_ETH_ReadPHYRegister+0x6a>
    }
  }

  /* Get MACMIIDR value */
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8007b26:	b29b      	uxth	r3, r3
 8007b28:	461a      	mov	r2, r3
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8007b2e:	2300      	movs	r3, #0
}
 8007b30:	4618      	mov	r0, r3
 8007b32:	3718      	adds	r7, #24
 8007b34:	46bd      	mov	sp, r7
 8007b36:	bd80      	pop	{r7, pc}

08007b38 <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b086      	sub	sp, #24
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	60f8      	str	r0, [r7, #12]
 8007b40:	60b9      	str	r1, [r7, #8]
 8007b42:	607a      	str	r2, [r7, #4]
 8007b44:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8007b4e:	f003 0301 	and.w	r3, r3, #1
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d001      	beq.n	8007b5a <HAL_ETH_WritePHYRegister+0x22>
  {
    return HAL_ERROR;
 8007b56:	2301      	movs	r3, #1
 8007b58:	e03c      	b.n	8007bd4 <HAL_ETH_WritePHYRegister+0x9c>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8007b62:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the write mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 8007b64:	697b      	ldr	r3, [r7, #20]
 8007b66:	f023 7278 	bic.w	r2, r3, #65011712	@ 0x3e00000
 8007b6a:	68bb      	ldr	r3, [r7, #8]
 8007b6c:	055b      	lsls	r3, r3, #21
 8007b6e:	4313      	orrs	r3, r2
 8007b70:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8007b72:	697b      	ldr	r3, [r7, #20]
 8007b74:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	041b      	lsls	r3, r3, #16
 8007b7c:	4313      	orrs	r3, r2
 8007b7e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 8007b80:	697b      	ldr	r3, [r7, #20]
 8007b82:	f023 030c 	bic.w	r3, r3, #12
 8007b86:	f043 0304 	orr.w	r3, r3, #4
 8007b8a:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8007b8c:	697b      	ldr	r3, [r7, #20]
 8007b8e:	f043 0301 	orr.w	r3, r3, #1
 8007b92:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 8007b94:	683b      	ldr	r3, [r7, #0]
 8007b96:	b29a      	uxth	r2, r3
 8007b98:	4b10      	ldr	r3, [pc, #64]	@ (8007bdc <HAL_ETH_WritePHYRegister+0xa4>)
 8007b9a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Write the result value into the MII Address register */
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 8007b9e:	4a0f      	ldr	r2, [pc, #60]	@ (8007bdc <HAL_ETH_WritePHYRegister+0xa4>)
 8007ba0:	697b      	ldr	r3, [r7, #20]
 8007ba2:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200

  tickstart = HAL_GetTick();
 8007ba6:	f7fa fe09 	bl	80027bc <HAL_GetTick>
 8007baa:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8007bac:	e009      	b.n	8007bc2 <HAL_ETH_WritePHYRegister+0x8a>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 8007bae:	f7fa fe05 	bl	80027bc <HAL_GetTick>
 8007bb2:	4602      	mov	r2, r0
 8007bb4:	693b      	ldr	r3, [r7, #16]
 8007bb6:	1ad3      	subs	r3, r2, r3
 8007bb8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007bbc:	d901      	bls.n	8007bc2 <HAL_ETH_WritePHYRegister+0x8a>
    {
      return HAL_ERROR;
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	e008      	b.n	8007bd4 <HAL_ETH_WritePHYRegister+0x9c>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8007bca:	f003 0301 	and.w	r3, r3, #1
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d1ed      	bne.n	8007bae <HAL_ETH_WritePHYRegister+0x76>
    }
  }

  return HAL_OK;
 8007bd2:	2300      	movs	r3, #0
}
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	3718      	adds	r7, #24
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	bd80      	pop	{r7, pc}
 8007bdc:	40028000 	.word	0x40028000

08007be0 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8007be0:	b480      	push	{r7}
 8007be2:	b083      	sub	sp, #12
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]
 8007be8:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d101      	bne.n	8007bf4 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8007bf0:	2301      	movs	r3, #1
 8007bf2:	e1c3      	b.n	8007f7c <HAL_ETH_GetMACConfig+0x39c>
  }

  /* Get MAC parameters */
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	f003 020c 	and.w	r2, r3, #12
 8007bfe:	683b      	ldr	r3, [r7, #0]
 8007c00:	62da      	str	r2, [r3, #44]	@ 0x2c
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f003 0310 	and.w	r3, r3, #16
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	bf14      	ite	ne
 8007c10:	2301      	movne	r3, #1
 8007c12:	2300      	moveq	r3, #0
 8007c14:	b2db      	uxtb	r3, r3
 8007c16:	461a      	mov	r2, r3
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	bf0c      	ite	eq
 8007c3a:	2301      	moveq	r3, #1
 8007c3c:	2300      	movne	r3, #0
 8007c3e:	b2db      	uxtb	r3, r3
 8007c40:	461a      	mov	r2, r3
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
                                        ? ENABLE : DISABLE;
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	bf14      	ite	ne
 8007c56:	2301      	movne	r3, #1
 8007c58:	2300      	moveq	r3, #0
 8007c5a:	b2db      	uxtb	r3, r3
 8007c5c:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	bf0c      	ite	eq
 8007c70:	2301      	moveq	r3, #1
 8007c72:	2300      	movne	r3, #0
 8007c74:	b2db      	uxtb	r3, r3
 8007c76:	461a      	mov	r2, r3
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	779a      	strb	r2, [r3, #30]
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	681b      	ldr	r3, [r3, #0]
                                                   ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 8007c82:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	bf14      	ite	ne
 8007c8a:	2301      	movne	r3, #1
 8007c8c:	2300      	moveq	r3, #0
 8007c8e:	b2db      	uxtb	r3, r3
 8007c90:	461a      	mov	r2, r3
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	775a      	strb	r2, [r3, #29]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	bf14      	ite	ne
 8007ca4:	2301      	movne	r3, #1
 8007ca6:	2300      	moveq	r3, #0
 8007ca8:	b2db      	uxtb	r3, r3
 8007caa:	461a      	mov	r2, r3
 8007cac:	683b      	ldr	r3, [r7, #0]
 8007cae:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007cba:	683b      	ldr	r3, [r7, #0]
 8007cbc:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8007cc8:	683b      	ldr	r3, [r7, #0]
 8007cca:	615a      	str	r2, [r3, #20]
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	bf14      	ite	ne
 8007cda:	2301      	movne	r3, #1
 8007cdc:	2300      	moveq	r3, #0
 8007cde:	b2db      	uxtb	r3, r3
 8007ce0:	461a      	mov	r2, r3
 8007ce2:	683b      	ldr	r3, [r7, #0]
 8007ce4:	749a      	strb	r2, [r3, #18]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 17) == 0U) ? ENABLE : DISABLE;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	bf0c      	ite	eq
 8007cf4:	2301      	moveq	r3, #1
 8007cf6:	2300      	movne	r3, #0
 8007cf8:	b2db      	uxtb	r3, r3
 8007cfa:	461a      	mov	r2, r3
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 19) == 0U) ? ENABLE : DISABLE;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	bf0c      	ite	eq
 8007d0e:	2301      	moveq	r3, #1
 8007d10:	2300      	movne	r3, #0
 8007d12:	b2db      	uxtb	r3, r3
 8007d14:	461a      	mov	r2, r3
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	bf14      	ite	ne
 8007d28:	2301      	movne	r3, #1
 8007d2a:	2300      	moveq	r3, #0
 8007d2c:	b2db      	uxtb	r3, r3
 8007d2e:	461a      	mov	r2, r3
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	73da      	strb	r2, [r3, #15]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	bf14      	ite	ne
 8007d42:	2301      	movne	r3, #1
 8007d44:	2300      	moveq	r3, #0
 8007d46:	b2db      	uxtb	r3, r3
 8007d48:	461a      	mov	r2, r3
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	739a      	strb	r2, [r3, #14]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	bf14      	ite	ne
 8007d5c:	2301      	movne	r3, #1
 8007d5e:	2300      	moveq	r3, #0
 8007d60:	b2db      	uxtb	r3, r3
 8007d62:	461a      	mov	r2, r3
 8007d64:	683b      	ldr	r3, [r7, #0]
 8007d66:	735a      	strb	r2, [r3, #13]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	681b      	ldr	r3, [r3, #0]
                                                    ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 8007d6e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	bf14      	ite	ne
 8007d76:	2301      	movne	r3, #1
 8007d78:	2300      	moveq	r3, #0
 8007d7a:	b2db      	uxtb	r3, r3
 8007d7c:	461a      	mov	r2, r3
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	731a      	strb	r2, [r3, #12]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	f003 62e0 	and.w	r2, r3, #117440512	@ 0x7000000
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	bf14      	ite	ne
 8007d9e:	2301      	movne	r3, #1
 8007da0:	2300      	moveq	r3, #0
 8007da2:	b2db      	uxtb	r3, r3
 8007da4:	461a      	mov	r2, r3
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	711a      	strb	r2, [r3, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8007db4:	683b      	ldr	r3, [r7, #0]
 8007db6:	601a      	str	r2, [r3, #0]

  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	685b      	ldr	r3, [r3, #4]
 8007dbe:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8007dc2:	683b      	ldr	r3, [r7, #0]
 8007dc4:	635a      	str	r2, [r3, #52]	@ 0x34
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	685b      	ldr	r3, [r3, #4]
 8007dcc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	bf0c      	ite	eq
 8007dd4:	2301      	moveq	r3, #1
 8007dd6:	2300      	movne	r3, #0
 8007dd8:	b2db      	uxtb	r3, r3
 8007dda:	461a      	mov	r2, r3
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	685b      	ldr	r3, [r3, #4]
 8007de8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	bf14      	ite	ne
 8007df0:	2301      	movne	r3, #1
 8007df2:	2300      	moveq	r3, #0
 8007df4:	b2db      	uxtb	r3, r3
 8007df6:	461a      	mov	r2, r3
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	685b      	ldr	r3, [r3, #4]
                                                        ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 8007e04:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	bf14      	ite	ne
 8007e0c:	2301      	movne	r3, #1
 8007e0e:	2300      	moveq	r3, #0
 8007e10:	b2db      	uxtb	r3, r3
 8007e12:	461a      	mov	r2, r3
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 8007e14:	683b      	ldr	r3, [r7, #0]
 8007e16:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	685b      	ldr	r3, [r3, #4]
 8007e20:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
                                    ? ENABLE : DISABLE;
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	bf14      	ite	ne
 8007e28:	2301      	movne	r3, #1
 8007e2a:	2300      	moveq	r3, #0
 8007e2c:	b2db      	uxtb	r3, r3
 8007e2e:	461a      	mov	r2, r3
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 8007e30:	683b      	ldr	r3, [r7, #0]
 8007e32:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	685b      	ldr	r3, [r3, #4]
 8007e3c:	0e5b      	lsrs	r3, r3, #25
 8007e3e:	f003 021f 	and.w	r2, r3, #31
 8007e42:	683b      	ldr	r3, [r7, #0]
 8007e44:	63da      	str	r2, [r3, #60]	@ 0x3c

  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	68db      	ldr	r3, [r3, #12]
 8007e4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	bf14      	ite	ne
 8007e54:	2301      	movne	r3, #1
 8007e56:	2300      	moveq	r3, #0
 8007e58:	b2db      	uxtb	r3, r3
 8007e5a:	461a      	mov	r2, r3
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	68db      	ldr	r3, [r3, #12]
 8007e68:	f003 020f 	and.w	r2, r3, #15
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	645a      	str	r2, [r3, #68]	@ 0x44

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e76:	f003 0302 	and.w	r3, r3, #2
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	bf14      	ite	ne
 8007e7e:	2301      	movne	r3, #1
 8007e80:	2300      	moveq	r3, #0
 8007e82:	b2db      	uxtb	r3, r3
 8007e84:	461a      	mov	r2, r3
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	bf0c      	ite	eq
 8007e9a:	2301      	moveq	r3, #1
 8007e9c:	2300      	movne	r3, #0
 8007e9e:	b2db      	uxtb	r3, r3
 8007ea0:	461a      	mov	r2, r3
 8007ea2:	683b      	ldr	r3, [r7, #0]
 8007ea4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007eae:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ebc:	0c1b      	lsrs	r3, r3, #16
 8007ebe:	b29a      	uxth	r2, r3
 8007ec0:	683b      	ldr	r3, [r7, #0]
 8007ec2:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ecc:	f003 0301 	and.w	r3, r3, #1
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	bf14      	ite	ne
 8007ed4:	2301      	movne	r3, #1
 8007ed6:	2300      	moveq	r3, #0
 8007ed8:	b2db      	uxtb	r3, r3
 8007eda:	461a      	mov	r2, r3
 8007edc:	683b      	ldr	r3, [r7, #0]
 8007ede:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007eea:	f003 0302 	and.w	r3, r3, #2
                                      ? ENABLE : DISABLE;
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	bf14      	ite	ne
 8007ef2:	2301      	movne	r3, #1
 8007ef4:	2300      	moveq	r3, #0
 8007ef6:	b2db      	uxtb	r3, r3
 8007ef8:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 8007f08:	f003 0272 	and.w	r2, r3, #114	@ 0x72
 8007f0c:	683b      	ldr	r3, [r7, #0]
 8007f0e:	659a      	str	r2, [r3, #88]	@ 0x58

  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8007f18:	f003 0223 	and.w	r2, r3, #35	@ 0x23
 8007f1c:	683b      	ldr	r3, [r7, #0]
 8007f1e:	65da      	str	r2, [r3, #92]	@ 0x5c
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
                                                      ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 8007f28:	f003 0308 	and.w	r3, r3, #8
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	bf14      	ite	ne
 8007f30:	2301      	movne	r3, #1
 8007f32:	2300      	moveq	r3, #0
 8007f34:	b2db      	uxtb	r3, r3
 8007f36:	461a      	mov	r2, r3
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8007f38:	683b      	ldr	r3, [r7, #0]
 8007f3a:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8007f46:	f003 0310 	and.w	r3, r3, #16
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	bf14      	ite	ne
 8007f4e:	2301      	movne	r3, #1
 8007f50:	2300      	moveq	r3, #0
 8007f52:	b2db      	uxtb	r3, r3
 8007f54:	461a      	mov	r2, r3
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
                                                     ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 8007f64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	bf0c      	ite	eq
 8007f6c:	2301      	moveq	r3, #1
 8007f6e:	2300      	movne	r3, #0
 8007f70:	b2db      	uxtb	r3, r3
 8007f72:	461a      	mov	r2, r3
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 8007f7a:	2300      	movs	r3, #0
}
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	370c      	adds	r7, #12
 8007f80:	46bd      	mov	sp, r7
 8007f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f86:	4770      	bx	lr

08007f88 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8007f88:	b580      	push	{r7, lr}
 8007f8a:	b082      	sub	sp, #8
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]
 8007f90:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8007f92:	683b      	ldr	r3, [r7, #0]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d101      	bne.n	8007f9c <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8007f98:	2301      	movs	r3, #1
 8007f9a:	e00b      	b.n	8007fb4 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007fa2:	2b10      	cmp	r3, #16
 8007fa4:	d105      	bne.n	8007fb2 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 8007fa6:	6839      	ldr	r1, [r7, #0]
 8007fa8:	6878      	ldr	r0, [r7, #4]
 8007faa:	f000 f871 	bl	8008090 <ETH_SetMACConfig>

    return HAL_OK;
 8007fae:	2300      	movs	r3, #0
 8007fb0:	e000      	b.n	8007fb4 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8007fb2:	2301      	movs	r3, #1
  }
}
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	3708      	adds	r7, #8
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	bd80      	pop	{r7, pc}

08007fbc <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b084      	sub	sp, #16
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8007fcc:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007fd4:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8007fd6:	f004 fdf3 	bl	800cbc0 <HAL_RCC_GetHCLKFreq>
 8007fda:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8007fdc:	68bb      	ldr	r3, [r7, #8]
 8007fde:	4a1a      	ldr	r2, [pc, #104]	@ (8008048 <HAL_ETH_SetMDIOClockRange+0x8c>)
 8007fe0:	4293      	cmp	r3, r2
 8007fe2:	d804      	bhi.n	8007fee <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007fea:	60fb      	str	r3, [r7, #12]
 8007fec:	e022      	b.n	8008034 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 8007fee:	68bb      	ldr	r3, [r7, #8]
 8007ff0:	4a16      	ldr	r2, [pc, #88]	@ (800804c <HAL_ETH_SetMDIOClockRange+0x90>)
 8007ff2:	4293      	cmp	r3, r2
 8007ff4:	d204      	bcs.n	8008000 <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8007ffc:	60fb      	str	r3, [r7, #12]
 8007ffe:	e019      	b.n	8008034 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 8008000:	68bb      	ldr	r3, [r7, #8]
 8008002:	4a13      	ldr	r2, [pc, #76]	@ (8008050 <HAL_ETH_SetMDIOClockRange+0x94>)
 8008004:	4293      	cmp	r3, r2
 8008006:	d915      	bls.n	8008034 <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 8008008:	68bb      	ldr	r3, [r7, #8]
 800800a:	4a12      	ldr	r2, [pc, #72]	@ (8008054 <HAL_ETH_SetMDIOClockRange+0x98>)
 800800c:	4293      	cmp	r3, r2
 800800e:	d804      	bhi.n	800801a <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008016:	60fb      	str	r3, [r7, #12]
 8008018:	e00c      	b.n	8008034 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 800801a:	68bb      	ldr	r3, [r7, #8]
 800801c:	4a0e      	ldr	r2, [pc, #56]	@ (8008058 <HAL_ETH_SetMDIOClockRange+0x9c>)
 800801e:	4293      	cmp	r3, r2
 8008020:	d804      	bhi.n	800802c <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008028:	60fb      	str	r3, [r7, #12]
 800802a:	e003      	b.n	8008034 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 8008032:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	68fa      	ldr	r2, [r7, #12]
 800803a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 800803e:	bf00      	nop
 8008040:	3710      	adds	r7, #16
 8008042:	46bd      	mov	sp, r7
 8008044:	bd80      	pop	{r7, pc}
 8008046:	bf00      	nop
 8008048:	02160ebf 	.word	0x02160ebf
 800804c:	03938700 	.word	0x03938700
 8008050:	05f5e0ff 	.word	0x05f5e0ff
 8008054:	08f0d17f 	.word	0x08f0d17f
 8008058:	0ee6b27f 	.word	0x0ee6b27f

0800805c <HAL_ETH_GetError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH Error Code
  */
uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
{
 800805c:	b480      	push	{r7}
 800805e:	b083      	sub	sp, #12
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
  return heth->ErrorCode;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
}
 800806a:	4618      	mov	r0, r3
 800806c:	370c      	adds	r7, #12
 800806e:	46bd      	mov	sp, r7
 8008070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008074:	4770      	bx	lr

08008076 <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 8008076:	b480      	push	{r7}
 8008078:	b083      	sub	sp, #12
 800807a:	af00      	add	r7, sp, #0
 800807c:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 8008084:	4618      	mov	r0, r3
 8008086:	370c      	adds	r7, #12
 8008088:	46bd      	mov	sp, r7
 800808a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808e:	4770      	bx	lr

08008090 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8008090:	b480      	push	{r7}
 8008092:	b085      	sub	sp, #20
 8008094:	af00      	add	r7, sp, #0
 8008096:	6078      	str	r0, [r7, #4]
 8008098:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 800809a:	683b      	ldr	r3, [r7, #0]
 800809c:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 800809e:	683b      	ldr	r3, [r7, #0]
 80080a0:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 80080a2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	791b      	ldrb	r3, [r3, #4]
 80080a8:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 80080aa:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	7b1b      	ldrb	r3, [r3, #12]
 80080b0:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 80080b2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 80080b4:	683b      	ldr	r3, [r7, #0]
 80080b6:	7b5b      	ldrb	r3, [r3, #13]
 80080b8:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 80080ba:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 80080bc:	683b      	ldr	r3, [r7, #0]
 80080be:	7b9b      	ldrb	r3, [r3, #14]
 80080c0:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 80080c2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	7bdb      	ldrb	r3, [r3, #15]
 80080c8:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 80080ca:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 80080cc:	683a      	ldr	r2, [r7, #0]
 80080ce:	7c12      	ldrb	r2, [r2, #16]
 80080d0:	2a00      	cmp	r2, #0
 80080d2:	d102      	bne.n	80080da <ETH_SetMACConfig+0x4a>
 80080d4:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80080d8:	e000      	b.n	80080dc <ETH_SetMACConfig+0x4c>
 80080da:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 80080dc:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 80080de:	683a      	ldr	r2, [r7, #0]
 80080e0:	7c52      	ldrb	r2, [r2, #17]
 80080e2:	2a00      	cmp	r2, #0
 80080e4:	d102      	bne.n	80080ec <ETH_SetMACConfig+0x5c>
 80080e6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80080ea:	e000      	b.n	80080ee <ETH_SetMACConfig+0x5e>
 80080ec:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 80080ee:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 80080f0:	683b      	ldr	r3, [r7, #0]
 80080f2:	7c9b      	ldrb	r3, [r3, #18]
 80080f4:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 80080f6:	431a      	orrs	r2, r3
               macconf->Speed |
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 80080fc:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 80080fe:	683b      	ldr	r3, [r7, #0]
 8008100:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 8008102:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8008104:	683b      	ldr	r3, [r7, #0]
 8008106:	7f1b      	ldrb	r3, [r3, #28]
 8008108:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 800810a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 800810c:	683b      	ldr	r3, [r7, #0]
 800810e:	7f5b      	ldrb	r3, [r3, #29]
 8008110:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 8008112:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8008114:	683a      	ldr	r2, [r7, #0]
 8008116:	7f92      	ldrb	r2, [r2, #30]
 8008118:	2a00      	cmp	r2, #0
 800811a:	d102      	bne.n	8008122 <ETH_SetMACConfig+0x92>
 800811c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008120:	e000      	b.n	8008124 <ETH_SetMACConfig+0x94>
 8008122:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8008124:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8008126:	683b      	ldr	r3, [r7, #0]
 8008128:	7fdb      	ldrb	r3, [r3, #31]
 800812a:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 800812c:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 800812e:	683a      	ldr	r2, [r7, #0]
 8008130:	f892 2020 	ldrb.w	r2, [r2, #32]
 8008134:	2a00      	cmp	r2, #0
 8008136:	d102      	bne.n	800813e <ETH_SetMACConfig+0xae>
 8008138:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800813c:	e000      	b.n	8008140 <ETH_SetMACConfig+0xb0>
 800813e:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8008140:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 8008142:	683b      	ldr	r3, [r7, #0]
 8008144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8008146:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8008148:	683b      	ldr	r3, [r7, #0]
 800814a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800814e:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8008150:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 8008156:	4313      	orrs	r3, r2
 8008158:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	681a      	ldr	r2, [r3, #0]
 8008160:	4b56      	ldr	r3, [pc, #344]	@ (80082bc <ETH_SetMACConfig+0x22c>)
 8008162:	4013      	ands	r3, r2
 8008164:	687a      	ldr	r2, [r7, #4]
 8008166:	6812      	ldr	r2, [r2, #0]
 8008168:	68f9      	ldr	r1, [r7, #12]
 800816a:	430b      	orrs	r3, r1
 800816c:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 800816e:	683b      	ldr	r3, [r7, #0]
 8008170:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008172:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8008174:	683b      	ldr	r3, [r7, #0]
 8008176:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800817a:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 800817c:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008184:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8008186:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800818e:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8008190:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 8008192:	683a      	ldr	r2, [r7, #0]
 8008194:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8008198:	2a00      	cmp	r2, #0
 800819a:	d102      	bne.n	80081a2 <ETH_SetMACConfig+0x112>
 800819c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80081a0:	e000      	b.n	80081a4 <ETH_SetMACConfig+0x114>
 80081a2:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 80081a4:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 80081a6:	683b      	ldr	r3, [r7, #0]
 80081a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80081aa:	4313      	orrs	r3, r2
 80081ac:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	685a      	ldr	r2, [r3, #4]
 80081b4:	4b42      	ldr	r3, [pc, #264]	@ (80082c0 <ETH_SetMACConfig+0x230>)
 80081b6:	4013      	ands	r3, r2
 80081b8:	687a      	ldr	r2, [r7, #4]
 80081ba:	6812      	ldr	r2, [r2, #0]
 80081bc:	68f9      	ldr	r1, [r7, #12]
 80081be:	430b      	orrs	r3, r1
 80081c0:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 80081c2:	683b      	ldr	r3, [r7, #0]
 80081c4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80081c8:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 80081ca:	683b      	ldr	r3, [r7, #0]
 80081cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 80081ce:	4313      	orrs	r3, r2
 80081d0:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	68da      	ldr	r2, [r3, #12]
 80081d8:	4b3a      	ldr	r3, [pc, #232]	@ (80082c4 <ETH_SetMACConfig+0x234>)
 80081da:	4013      	ands	r3, r2
 80081dc:	687a      	ldr	r2, [r7, #4]
 80081de:	6812      	ldr	r2, [r2, #0]
 80081e0:	68f9      	ldr	r1, [r7, #12]
 80081e2:	430b      	orrs	r3, r1
 80081e4:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80081e6:	683b      	ldr	r3, [r7, #0]
 80081e8:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80081ec:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 80081ee:	683b      	ldr	r3, [r7, #0]
 80081f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80081f2:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 80081f4:	683a      	ldr	r2, [r7, #0]
 80081f6:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 80081fa:	2a00      	cmp	r2, #0
 80081fc:	d101      	bne.n	8008202 <ETH_SetMACConfig+0x172>
 80081fe:	2280      	movs	r2, #128	@ 0x80
 8008200:	e000      	b.n	8008204 <ETH_SetMACConfig+0x174>
 8008202:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8008204:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800820a:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800820c:	4313      	orrs	r3, r2
 800820e:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008216:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 800821a:	4013      	ands	r3, r2
 800821c:	687a      	ldr	r2, [r7, #4]
 800821e:	6812      	ldr	r2, [r2, #0]
 8008220:	68f9      	ldr	r1, [r7, #12]
 8008222:	430b      	orrs	r3, r1
 8008224:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8008226:	683b      	ldr	r3, [r7, #0]
 8008228:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 800822c:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 800822e:	683b      	ldr	r3, [r7, #0]
 8008230:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8008234:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8008236:	4313      	orrs	r3, r2
 8008238:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008242:	f023 0103 	bic.w	r1, r3, #3
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	68fa      	ldr	r2, [r7, #12]
 800824c:	430a      	orrs	r2, r1
 800824e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 800825a:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 800825e:	683b      	ldr	r3, [r7, #0]
 8008260:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	430a      	orrs	r2, r1
 8008268:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 800826c:	683b      	ldr	r3, [r7, #0]
 800826e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8008270:	683a      	ldr	r2, [r7, #0]
 8008272:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 8008276:	2a00      	cmp	r2, #0
 8008278:	d101      	bne.n	800827e <ETH_SetMACConfig+0x1ee>
 800827a:	2240      	movs	r2, #64	@ 0x40
 800827c:	e000      	b.n	8008280 <ETH_SetMACConfig+0x1f0>
 800827e:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8008280:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8008282:	683b      	ldr	r3, [r7, #0]
 8008284:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 8008288:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 800828a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 800828c:	683b      	ldr	r3, [r7, #0]
 800828e:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8008292:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8008294:	4313      	orrs	r3, r2
 8008296:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 80082a0:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	68fa      	ldr	r2, [r7, #12]
 80082aa:	430a      	orrs	r2, r1
 80082ac:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 80082b0:	bf00      	nop
 80082b2:	3714      	adds	r7, #20
 80082b4:	46bd      	mov	sp, r7
 80082b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ba:	4770      	bx	lr
 80082bc:	00048083 	.word	0x00048083
 80082c0:	c0f88000 	.word	0xc0f88000
 80082c4:	fffffef0 	.word	0xfffffef0

080082c8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80082c8:	b480      	push	{r7}
 80082ca:	b085      	sub	sp, #20
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
 80082d0:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80082da:	681a      	ldr	r2, [r3, #0]
 80082dc:	4b38      	ldr	r3, [pc, #224]	@ (80083c0 <ETH_SetDMAConfig+0xf8>)
 80082de:	4013      	ands	r3, r2
 80082e0:	683a      	ldr	r2, [r7, #0]
 80082e2:	6811      	ldr	r1, [r2, #0]
 80082e4:	687a      	ldr	r2, [r7, #4]
 80082e6:	6812      	ldr	r2, [r2, #0]
 80082e8:	430b      	orrs	r3, r1
 80082ea:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80082ee:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80082f0:	683b      	ldr	r3, [r7, #0]
 80082f2:	791b      	ldrb	r3, [r3, #4]
 80082f4:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 80082f6:	683b      	ldr	r3, [r7, #0]
 80082f8:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80082fa:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	7b1b      	ldrb	r3, [r3, #12]
 8008300:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8008302:	4313      	orrs	r3, r2
 8008304:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800830e:	685a      	ldr	r2, [r3, #4]
 8008310:	4b2c      	ldr	r3, [pc, #176]	@ (80083c4 <ETH_SetDMAConfig+0xfc>)
 8008312:	4013      	ands	r3, r2
 8008314:	687a      	ldr	r2, [r7, #4]
 8008316:	6812      	ldr	r2, [r2, #0]
 8008318:	68f9      	ldr	r1, [r7, #12]
 800831a:	430b      	orrs	r3, r1
 800831c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8008320:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	7b5b      	ldrb	r3, [r3, #13]
 8008326:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8008328:	683b      	ldr	r3, [r7, #0]
 800832a:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 800832c:	4313      	orrs	r3, r2
 800832e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008338:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 800833c:	4b22      	ldr	r3, [pc, #136]	@ (80083c8 <ETH_SetDMAConfig+0x100>)
 800833e:	4013      	ands	r3, r2
 8008340:	687a      	ldr	r2, [r7, #4]
 8008342:	6812      	ldr	r2, [r2, #0]
 8008344:	68f9      	ldr	r1, [r7, #12]
 8008346:	430b      	orrs	r3, r1
 8008348:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800834c:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8008350:	683b      	ldr	r3, [r7, #0]
 8008352:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 8008354:	683b      	ldr	r3, [r7, #0]
 8008356:	7d1b      	ldrb	r3, [r3, #20]
 8008358:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 800835a:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	7f5b      	ldrb	r3, [r3, #29]
 8008360:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8008362:	4313      	orrs	r3, r2
 8008364:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800836e:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 8008372:	4b16      	ldr	r3, [pc, #88]	@ (80083cc <ETH_SetDMAConfig+0x104>)
 8008374:	4013      	ands	r3, r2
 8008376:	687a      	ldr	r2, [r7, #4]
 8008378:	6812      	ldr	r2, [r2, #0]
 800837a:	68f9      	ldr	r1, [r7, #12]
 800837c:	430b      	orrs	r3, r1
 800837e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8008382:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8008386:	683b      	ldr	r3, [r7, #0]
 8008388:	7f1b      	ldrb	r3, [r3, #28]
 800838a:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8008390:	4313      	orrs	r3, r2
 8008392:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800839c:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 80083a0:	4b0b      	ldr	r3, [pc, #44]	@ (80083d0 <ETH_SetDMAConfig+0x108>)
 80083a2:	4013      	ands	r3, r2
 80083a4:	687a      	ldr	r2, [r7, #4]
 80083a6:	6812      	ldr	r2, [r2, #0]
 80083a8:	68f9      	ldr	r1, [r7, #12]
 80083aa:	430b      	orrs	r3, r1
 80083ac:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80083b0:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 80083b4:	bf00      	nop
 80083b6:	3714      	adds	r7, #20
 80083b8:	46bd      	mov	sp, r7
 80083ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083be:	4770      	bx	lr
 80083c0:	ffff87fd 	.word	0xffff87fd
 80083c4:	ffff2ffe 	.word	0xffff2ffe
 80083c8:	fffec000 	.word	0xfffec000
 80083cc:	ffc0efef 	.word	0xffc0efef
 80083d0:	7fc0ffff 	.word	0x7fc0ffff

080083d4 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80083d4:	b580      	push	{r7, lr}
 80083d6:	b0a4      	sub	sp, #144	@ 0x90
 80083d8:	af00      	add	r7, sp, #0
 80083da:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 80083dc:	2301      	movs	r3, #1
 80083de:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80083e2:	2300      	movs	r3, #0
 80083e4:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 80083e6:	2300      	movs	r3, #0
 80083e8:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80083ec:	2300      	movs	r3, #0
 80083ee:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 80083f2:	2301      	movs	r3, #1
 80083f4:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 80083f8:	2301      	movs	r3, #1
 80083fa:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80083fe:	2301      	movs	r3, #1
 8008400:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8008404:	2300      	movs	r3, #0
 8008406:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 800840a:	2301      	movs	r3, #1
 800840c:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8008410:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008414:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8008416:	2300      	movs	r3, #0
 8008418:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 800841c:	2300      	movs	r3, #0
 800841e:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8008420:	2300      	movs	r3, #0
 8008422:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8008426:	2300      	movs	r3, #0
 8008428:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 800842c:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 8008430:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8008432:	2300      	movs	r3, #0
 8008434:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8008438:	2300      	movs	r3, #0
 800843a:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 800843c:	2301      	movs	r3, #1
 800843e:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8008442:	2300      	movs	r3, #0
 8008444:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8008448:	2300      	movs	r3, #0
 800844a:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 800844e:	2300      	movs	r3, #0
 8008450:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0U;
 8008452:	2300      	movs	r3, #0
 8008454:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8008456:	2300      	movs	r3, #0
 8008458:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 800845a:	2300      	movs	r3, #0
 800845c:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8008460:	2300      	movs	r3, #0
 8008462:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8008466:	2301      	movs	r3, #1
 8008468:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 800846c:	2320      	movs	r3, #32
 800846e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8008472:	2301      	movs	r3, #1
 8008474:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8008478:	2300      	movs	r3, #0
 800847a:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 800847e:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8008482:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8008484:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8008488:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 800848a:	2300      	movs	r3, #0
 800848c:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8008490:	2302      	movs	r3, #2
 8008492:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8008496:	2300      	movs	r3, #0
 8008498:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 800849c:	2300      	movs	r3, #0
 800849e:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 80084a2:	2300      	movs	r3, #0
 80084a4:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 80084a8:	2301      	movs	r3, #1
 80084aa:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 80084ae:	2300      	movs	r3, #0
 80084b0:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 80084b2:	2301      	movs	r3, #1
 80084b4:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80084b8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80084bc:	4619      	mov	r1, r3
 80084be:	6878      	ldr	r0, [r7, #4]
 80084c0:	f7ff fde6 	bl	8008090 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80084c4:	2301      	movs	r3, #1
 80084c6:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80084c8:	2301      	movs	r3, #1
 80084ca:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 80084cc:	2300      	movs	r3, #0
 80084ce:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 80084d0:	2300      	movs	r3, #0
 80084d2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 80084d6:	2300      	movs	r3, #0
 80084d8:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 80084da:	2300      	movs	r3, #0
 80084dc:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80084de:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80084e2:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 80084e4:	2300      	movs	r3, #0
 80084e6:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80084e8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80084ec:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 80084ee:	2300      	movs	r3, #0
 80084f0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 80084f4:	f44f 7306 	mov.w	r3, #536	@ 0x218
 80084f8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80084fa:	f107 0308 	add.w	r3, r7, #8
 80084fe:	4619      	mov	r1, r3
 8008500:	6878      	ldr	r0, [r7, #4]
 8008502:	f7ff fee1 	bl	80082c8 <ETH_SetDMAConfig>
}
 8008506:	bf00      	nop
 8008508:	3790      	adds	r7, #144	@ 0x90
 800850a:	46bd      	mov	sp, r7
 800850c:	bd80      	pop	{r7, pc}

0800850e <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 800850e:	b480      	push	{r7}
 8008510:	b085      	sub	sp, #20
 8008512:	af00      	add	r7, sp, #0
 8008514:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8008516:	2300      	movs	r3, #0
 8008518:	60fb      	str	r3, [r7, #12]
 800851a:	e01d      	b.n	8008558 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	68d9      	ldr	r1, [r3, #12]
 8008520:	68fa      	ldr	r2, [r7, #12]
 8008522:	4613      	mov	r3, r2
 8008524:	005b      	lsls	r3, r3, #1
 8008526:	4413      	add	r3, r2
 8008528:	00db      	lsls	r3, r3, #3
 800852a:	440b      	add	r3, r1
 800852c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 800852e:	68bb      	ldr	r3, [r7, #8]
 8008530:	2200      	movs	r2, #0
 8008532:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8008534:	68bb      	ldr	r3, [r7, #8]
 8008536:	2200      	movs	r2, #0
 8008538:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 800853a:	68bb      	ldr	r3, [r7, #8]
 800853c:	2200      	movs	r2, #0
 800853e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8008540:	68bb      	ldr	r3, [r7, #8]
 8008542:	2200      	movs	r2, #0
 8008544:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8008546:	68b9      	ldr	r1, [r7, #8]
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	68fa      	ldr	r2, [r7, #12]
 800854c:	3206      	adds	r2, #6
 800854e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	3301      	adds	r3, #1
 8008556:	60fb      	str	r3, [r7, #12]
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	2b03      	cmp	r3, #3
 800855c:	d9de      	bls.n	800851c <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	2200      	movs	r2, #0
 8008562:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800856c:	461a      	mov	r2, r3
 800856e:	2303      	movs	r3, #3
 8008570:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	68da      	ldr	r2, [r3, #12]
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008580:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	68da      	ldr	r2, [r3, #12]
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008590:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 8008594:	bf00      	nop
 8008596:	3714      	adds	r7, #20
 8008598:	46bd      	mov	sp, r7
 800859a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859e:	4770      	bx	lr

080085a0 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80085a0:	b480      	push	{r7}
 80085a2:	b085      	sub	sp, #20
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80085a8:	2300      	movs	r3, #0
 80085aa:	60fb      	str	r3, [r7, #12]
 80085ac:	e023      	b.n	80085f6 <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	6919      	ldr	r1, [r3, #16]
 80085b2:	68fa      	ldr	r2, [r7, #12]
 80085b4:	4613      	mov	r3, r2
 80085b6:	005b      	lsls	r3, r3, #1
 80085b8:	4413      	add	r3, r2
 80085ba:	00db      	lsls	r3, r3, #3
 80085bc:	440b      	add	r3, r1
 80085be:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80085c0:	68bb      	ldr	r3, [r7, #8]
 80085c2:	2200      	movs	r2, #0
 80085c4:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80085c6:	68bb      	ldr	r3, [r7, #8]
 80085c8:	2200      	movs	r2, #0
 80085ca:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80085cc:	68bb      	ldr	r3, [r7, #8]
 80085ce:	2200      	movs	r2, #0
 80085d0:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80085d2:	68bb      	ldr	r3, [r7, #8]
 80085d4:	2200      	movs	r2, #0
 80085d6:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80085d8:	68bb      	ldr	r3, [r7, #8]
 80085da:	2200      	movs	r2, #0
 80085dc:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80085de:	68bb      	ldr	r3, [r7, #8]
 80085e0:	2200      	movs	r2, #0
 80085e2:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80085e4:	68b9      	ldr	r1, [r7, #8]
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	68fa      	ldr	r2, [r7, #12]
 80085ea:	3212      	adds	r2, #18
 80085ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	3301      	adds	r3, #1
 80085f4:	60fb      	str	r3, [r7, #12]
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	2b03      	cmp	r3, #3
 80085fa:	d9d8      	bls.n	80085ae <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	2200      	movs	r2, #0
 8008600:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	2200      	movs	r2, #0
 8008606:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2200      	movs	r2, #0
 800860c:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	2200      	movs	r2, #0
 8008612:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2200      	movs	r2, #0
 8008618:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008622:	461a      	mov	r2, r3
 8008624:	2303      	movs	r3, #3
 8008626:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	691a      	ldr	r2, [r3, #16]
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008636:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	691b      	ldr	r3, [r3, #16]
 800863e:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800864a:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 800864e:	bf00      	nop
 8008650:	3714      	adds	r7, #20
 8008652:	46bd      	mov	sp, r7
 8008654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008658:	4770      	bx	lr
	...

0800865c <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 800865c:	b480      	push	{r7}
 800865e:	b091      	sub	sp, #68	@ 0x44
 8008660:	af00      	add	r7, sp, #0
 8008662:	60f8      	str	r0, [r7, #12]
 8008664:	60b9      	str	r1, [r7, #8]
 8008666:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	3318      	adds	r3, #24
 800866c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 800866e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008670:	691b      	ldr	r3, [r3, #16]
 8008672:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8008674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008676:	691b      	ldr	r3, [r3, #16]
 8008678:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 800867a:	2300      	movs	r3, #0
 800867c:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800867e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008680:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008682:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008686:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8008688:	68bb      	ldr	r3, [r7, #8]
 800868a:	689b      	ldr	r3, [r3, #8]
 800868c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 800868e:	2300      	movs	r3, #0
 8008690:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 8008692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008694:	68db      	ldr	r3, [r3, #12]
 8008696:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800869a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800869e:	d007      	beq.n	80086b0 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 80086a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80086a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80086a4:	3304      	adds	r3, #4
 80086a6:	009b      	lsls	r3, r3, #2
 80086a8:	4413      	add	r3, r2
 80086aa:	685b      	ldr	r3, [r3, #4]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d001      	beq.n	80086b4 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 80086b0:	2302      	movs	r3, #2
 80086b2:	e266      	b.n	8008b82 <ETH_Prepare_Tx_Descriptors+0x526>

  /***************************************************************************/
  /*****************    Context descriptor configuration (Optional) **********/
  /***************************************************************************/
  /* If VLAN tag is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 80086b4:	68bb      	ldr	r3, [r7, #8]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	f003 0304 	and.w	r3, r3, #4
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d044      	beq.n	800874a <ETH_Prepare_Tx_Descriptors+0xee>
  {
    /* Set vlan tag value */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 80086c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086c2:	68da      	ldr	r2, [r3, #12]
 80086c4:	4b75      	ldr	r3, [pc, #468]	@ (800889c <ETH_Prepare_Tx_Descriptors+0x240>)
 80086c6:	4013      	ands	r3, r2
 80086c8:	68ba      	ldr	r2, [r7, #8]
 80086ca:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80086cc:	431a      	orrs	r2, r3
 80086ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086d0:	60da      	str	r2, [r3, #12]
    /* Set vlan tag valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 80086d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086d4:	68db      	ldr	r3, [r3, #12]
 80086d6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80086da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086dc:	60da      	str	r2, [r3, #12]
    /* Set the descriptor as the vlan input source */
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80086ec:	661a      	str	r2, [r3, #96]	@ 0x60

    /* if inner VLAN is enabled */
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != (uint32_t)RESET)
 80086ee:	68bb      	ldr	r3, [r7, #8]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	f003 0308 	and.w	r3, r3, #8
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d027      	beq.n	800874a <ETH_Prepare_Tx_Descriptors+0xee>
    {
      /* Set inner vlan tag value */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 80086fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086fc:	689b      	ldr	r3, [r3, #8]
 80086fe:	b29a      	uxth	r2, r3
 8008700:	68bb      	ldr	r3, [r7, #8]
 8008702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008704:	041b      	lsls	r3, r3, #16
 8008706:	431a      	orrs	r2, r3
 8008708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800870a:	609a      	str	r2, [r3, #8]
      /* Set inner vlan tag valid bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 800870c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800870e:	68db      	ldr	r3, [r3, #12]
 8008710:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8008714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008716:	60da      	str	r2, [r3, #12]

      /* Set Vlan Tag control */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 8008718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800871a:	68db      	ldr	r3, [r3, #12]
 800871c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008720:	68bb      	ldr	r3, [r7, #8]
 8008722:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008724:	431a      	orrs	r2, r3
 8008726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008728:	60da      	str	r2, [r3, #12]

      /* Set the descriptor as the inner vlan input source */
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8008738:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable double VLAN processing */
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8008748:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }

  /* if tcp segmentation is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 800874a:	68bb      	ldr	r3, [r7, #8]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	f003 0310 	and.w	r3, r3, #16
 8008752:	2b00      	cmp	r3, #0
 8008754:	d00e      	beq.n	8008774 <ETH_Prepare_Tx_Descriptors+0x118>
  {
    /* Set MSS value */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 8008756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008758:	689a      	ldr	r2, [r3, #8]
 800875a:	4b51      	ldr	r3, [pc, #324]	@ (80088a0 <ETH_Prepare_Tx_Descriptors+0x244>)
 800875c:	4013      	ands	r3, r2
 800875e:	68ba      	ldr	r2, [r7, #8]
 8008760:	6992      	ldr	r2, [r2, #24]
 8008762:	431a      	orrs	r2, r3
 8008764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008766:	609a      	str	r2, [r3, #8]
    /* Set MSS valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 8008768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800876a:	68db      	ldr	r3, [r3, #12]
 800876c:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8008770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008772:	60da      	str	r2, [r3, #12]
  }

  if ((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8008774:	68bb      	ldr	r3, [r7, #8]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	f003 0304 	and.w	r3, r3, #4
 800877c:	2b00      	cmp	r3, #0
 800877e:	d105      	bne.n	800878c <ETH_Prepare_Tx_Descriptors+0x130>
      || (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET))
 8008780:	68bb      	ldr	r3, [r7, #8]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	f003 0310 	and.w	r3, r3, #16
 8008788:	2b00      	cmp	r3, #0
 800878a:	d036      	beq.n	80087fa <ETH_Prepare_Tx_Descriptors+0x19e>
  {
    /* Set as context descriptor */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 800878c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800878e:	68db      	ldr	r3, [r3, #12]
 8008790:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008796:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8008798:	f3bf 8f5f 	dmb	sy
}
 800879c:	bf00      	nop
    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 800879e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087a0:	68db      	ldr	r3, [r3, #12]
 80087a2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80087a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087a8:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 80087aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087ac:	3301      	adds	r3, #1
 80087ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80087b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087b2:	2b03      	cmp	r3, #3
 80087b4:	d902      	bls.n	80087bc <ETH_Prepare_Tx_Descriptors+0x160>
 80087b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087b8:	3b04      	subs	r3, #4
 80087ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80087bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087be:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80087c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087c4:	633b      	str	r3, [r7, #48]	@ 0x30

    descnbr += 1U;
 80087c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087c8:	3301      	adds	r3, #1
 80087ca:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if (READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 80087cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ce:	68db      	ldr	r3, [r3, #12]
 80087d0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80087d4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80087d8:	d10f      	bne.n	80087fa <ETH_Prepare_Tx_Descriptors+0x19e>
    {
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 80087da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087dc:	6a3a      	ldr	r2, [r7, #32]
 80087de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087e2:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 80087e4:	f3bf 8f5f 	dmb	sy
}
 80087e8:	bf00      	nop
      /* Ensure rest of descriptor is written to RAM before the OWN bit */
      __DMB();
      /* Clear own bit */
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 80087ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ec:	68db      	ldr	r3, [r3, #12]
 80087ee:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80087f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087f4:	60da      	str	r2, [r3, #12]

      return HAL_ETH_ERROR_BUSY;
 80087f6:	2302      	movs	r3, #2
 80087f8:	e1c3      	b.n	8008b82 <ETH_Prepare_Tx_Descriptors+0x526>

  /***************************************************************************/
  /*****************    Normal descriptors configuration     *****************/
  /***************************************************************************/

  descnbr += 1U;
 80087fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087fc:	3301      	adds	r3, #1
 80087fe:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8008800:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	461a      	mov	r2, r3
 8008806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008808:	601a      	str	r2, [r3, #0]
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 800880a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800880c:	689a      	ldr	r2, [r3, #8]
 800880e:	4b24      	ldr	r3, [pc, #144]	@ (80088a0 <ETH_Prepare_Tx_Descriptors+0x244>)
 8008810:	4013      	ands	r3, r2
 8008812:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008814:	6852      	ldr	r2, [r2, #4]
 8008816:	431a      	orrs	r2, r3
 8008818:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800881a:	609a      	str	r2, [r3, #8]

  if (txbuffer->next != NULL)
 800881c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800881e:	689b      	ldr	r3, [r3, #8]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d012      	beq.n	800884a <ETH_Prepare_Tx_Descriptors+0x1ee>
  {
    txbuffer = txbuffer->next;
 8008824:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008826:	689b      	ldr	r3, [r3, #8]
 8008828:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 800882a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	461a      	mov	r2, r3
 8008830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008832:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8008834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008836:	689a      	ldr	r2, [r3, #8]
 8008838:	4b1a      	ldr	r3, [pc, #104]	@ (80088a4 <ETH_Prepare_Tx_Descriptors+0x248>)
 800883a:	4013      	ands	r3, r2
 800883c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800883e:	6852      	ldr	r2, [r2, #4]
 8008840:	0412      	lsls	r2, r2, #16
 8008842:	431a      	orrs	r2, r3
 8008844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008846:	609a      	str	r2, [r3, #8]
 8008848:	e008      	b.n	800885c <ETH_Prepare_Tx_Descriptors+0x200>
  }
  else
  {
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800884a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800884c:	2200      	movs	r2, #0
 800884e:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8008850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008852:	689a      	ldr	r2, [r3, #8]
 8008854:	4b13      	ldr	r3, [pc, #76]	@ (80088a4 <ETH_Prepare_Tx_Descriptors+0x248>)
 8008856:	4013      	ands	r3, r2
 8008858:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800885a:	6093      	str	r3, [r2, #8]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 800885c:	68bb      	ldr	r3, [r7, #8]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	f003 0310 	and.w	r3, r3, #16
 8008864:	2b00      	cmp	r3, #0
 8008866:	d021      	beq.n	80088ac <ETH_Prepare_Tx_Descriptors+0x250>
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 8008868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800886a:	68db      	ldr	r3, [r3, #12]
 800886c:	f423 02f0 	bic.w	r2, r3, #7864320	@ 0x780000
 8008870:	68bb      	ldr	r3, [r7, #8]
 8008872:	6a1b      	ldr	r3, [r3, #32]
 8008874:	04db      	lsls	r3, r3, #19
 8008876:	431a      	orrs	r2, r3
 8008878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800887a:	60da      	str	r2, [r3, #12]
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 800887c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800887e:	68da      	ldr	r2, [r3, #12]
 8008880:	4b09      	ldr	r3, [pc, #36]	@ (80088a8 <ETH_Prepare_Tx_Descriptors+0x24c>)
 8008882:	4013      	ands	r3, r2
 8008884:	68ba      	ldr	r2, [r7, #8]
 8008886:	69d2      	ldr	r2, [r2, #28]
 8008888:	431a      	orrs	r2, r3
 800888a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800888c:	60da      	str	r2, [r3, #12]
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 800888e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008890:	68db      	ldr	r3, [r3, #12]
 8008892:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8008896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008898:	60da      	str	r2, [r3, #12]
 800889a:	e02e      	b.n	80088fa <ETH_Prepare_Tx_Descriptors+0x29e>
 800889c:	ffff0000 	.word	0xffff0000
 80088a0:	ffffc000 	.word	0xffffc000
 80088a4:	c000ffff 	.word	0xc000ffff
 80088a8:	fffc0000 	.word	0xfffc0000
  }
  else
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 80088ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088ae:	68da      	ldr	r2, [r3, #12]
 80088b0:	4b7b      	ldr	r3, [pc, #492]	@ (8008aa0 <ETH_Prepare_Tx_Descriptors+0x444>)
 80088b2:	4013      	ands	r3, r2
 80088b4:	68ba      	ldr	r2, [r7, #8]
 80088b6:	6852      	ldr	r2, [r2, #4]
 80088b8:	431a      	orrs	r2, r3
 80088ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088bc:	60da      	str	r2, [r3, #12]

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 80088be:	68bb      	ldr	r3, [r7, #8]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	f003 0301 	and.w	r3, r3, #1
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d008      	beq.n	80088dc <ETH_Prepare_Tx_Descriptors+0x280>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 80088ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088cc:	68db      	ldr	r3, [r3, #12]
 80088ce:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80088d2:	68bb      	ldr	r3, [r7, #8]
 80088d4:	695b      	ldr	r3, [r3, #20]
 80088d6:	431a      	orrs	r2, r3
 80088d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088da:	60da      	str	r2, [r3, #12]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != (uint32_t)RESET)
 80088dc:	68bb      	ldr	r3, [r7, #8]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	f003 0320 	and.w	r3, r3, #32
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d008      	beq.n	80088fa <ETH_Prepare_Tx_Descriptors+0x29e>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 80088e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088ea:	68db      	ldr	r3, [r3, #12]
 80088ec:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80088f0:	68bb      	ldr	r3, [r7, #8]
 80088f2:	691b      	ldr	r3, [r3, #16]
 80088f4:	431a      	orrs	r2, r3
 80088f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088f8:	60da      	str	r2, [r3, #12]
    }
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 80088fa:	68bb      	ldr	r3, [r7, #8]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	f003 0304 	and.w	r3, r3, #4
 8008902:	2b00      	cmp	r3, #0
 8008904:	d008      	beq.n	8008918 <ETH_Prepare_Tx_Descriptors+0x2bc>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 8008906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008908:	689b      	ldr	r3, [r3, #8]
 800890a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800890e:	68bb      	ldr	r3, [r7, #8]
 8008910:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008912:	431a      	orrs	r2, r3
 8008914:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008916:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8008918:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800891a:	68db      	ldr	r3, [r3, #12]
 800891c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008922:	60da      	str	r2, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8008924:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008926:	68db      	ldr	r3, [r3, #12]
 8008928:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800892c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800892e:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8008930:	f3bf 8f5f 	dmb	sy
}
 8008934:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8008936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008938:	68db      	ldr	r3, [r3, #12]
 800893a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800893e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008940:	60da      	str	r2, [r3, #12]

  /* If source address insertion/replacement is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != (uint32_t)RESET)
 8008942:	68bb      	ldr	r3, [r7, #8]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	f003 0302 	and.w	r3, r3, #2
 800894a:	2b00      	cmp	r3, #0
 800894c:	f000 80da 	beq.w	8008b04 <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 8008950:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008952:	68db      	ldr	r3, [r3, #12]
 8008954:	f023 7260 	bic.w	r2, r3, #58720256	@ 0x3800000
 8008958:	68bb      	ldr	r3, [r7, #8]
 800895a:	68db      	ldr	r3, [r3, #12]
 800895c:	431a      	orrs	r2, r3
 800895e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008960:	60da      	str	r2, [r3, #12]
  }

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8008962:	e0cf      	b.n	8008b04 <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8008964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008966:	68db      	ldr	r3, [r3, #12]
 8008968:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800896c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800896e:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8008970:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008972:	3301      	adds	r3, #1
 8008974:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008976:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008978:	2b03      	cmp	r3, #3
 800897a:	d902      	bls.n	8008982 <ETH_Prepare_Tx_Descriptors+0x326>
 800897c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800897e:	3b04      	subs	r3, #4
 8008980:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8008982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008984:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008986:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800898a:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 800898c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800898e:	68db      	ldr	r3, [r3, #12]
 8008990:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8008994:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008996:	60da      	str	r2, [r3, #12]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN)
 8008998:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800899a:	68db      	ldr	r3, [r3, #12]
 800899c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80089a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80089a4:	d007      	beq.n	80089b6 <ETH_Prepare_Tx_Descriptors+0x35a>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 80089a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80089a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089aa:	3304      	adds	r3, #4
 80089ac:	009b      	lsls	r3, r3, #2
 80089ae:	4413      	add	r3, r2
 80089b0:	685b      	ldr	r3, [r3, #4]
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d029      	beq.n	8008a0a <ETH_Prepare_Tx_Descriptors+0x3ae>
    {
      descidx = firstdescidx;
 80089b6:	6a3b      	ldr	r3, [r7, #32]
 80089b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80089ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089bc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80089be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089c2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 80089c4:	2300      	movs	r3, #0
 80089c6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80089c8:	e019      	b.n	80089fe <ETH_Prepare_Tx_Descriptors+0x3a2>
  __ASM volatile ("dmb 0xF":::"memory");
 80089ca:	f3bf 8f5f 	dmb	sy
}
 80089ce:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 80089d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089d2:	68db      	ldr	r3, [r3, #12]
 80089d4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80089d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089da:	60da      	str	r2, [r3, #12]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 80089dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089de:	3301      	adds	r3, #1
 80089e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80089e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089e4:	2b03      	cmp	r3, #3
 80089e6:	d902      	bls.n	80089ee <ETH_Prepare_Tx_Descriptors+0x392>
 80089e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089ea:	3b04      	subs	r3, #4
 80089ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80089ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089f0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80089f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089f6:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 80089f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089fa:	3301      	adds	r3, #1
 80089fc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80089fe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008a00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a02:	429a      	cmp	r2, r3
 8008a04:	d3e1      	bcc.n	80089ca <ETH_Prepare_Tx_Descriptors+0x36e>
      }

      return HAL_ETH_ERROR_BUSY;
 8008a06:	2302      	movs	r3, #2
 8008a08:	e0bb      	b.n	8008b82 <ETH_Prepare_Tx_Descriptors+0x526>
    }

    descnbr += 1U;
 8008a0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a0c:	3301      	adds	r3, #1
 8008a0e:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8008a10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a12:	689b      	ldr	r3, [r3, #8]
 8008a14:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8008a16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	461a      	mov	r2, r3
 8008a1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a1e:	601a      	str	r2, [r3, #0]
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8008a20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a22:	689a      	ldr	r2, [r3, #8]
 8008a24:	4b1f      	ldr	r3, [pc, #124]	@ (8008aa4 <ETH_Prepare_Tx_Descriptors+0x448>)
 8008a26:	4013      	ands	r3, r2
 8008a28:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008a2a:	6852      	ldr	r2, [r2, #4]
 8008a2c:	431a      	orrs	r2, r3
 8008a2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a30:	609a      	str	r2, [r3, #8]

    if (txbuffer->next != NULL)
 8008a32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a34:	689b      	ldr	r3, [r3, #8]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d012      	beq.n	8008a60 <ETH_Prepare_Tx_Descriptors+0x404>
    {
      /* Get the next Tx buffer in the list */
      txbuffer = txbuffer->next;
 8008a3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a3c:	689b      	ldr	r3, [r3, #8]
 8008a3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Set buffer 2 address */
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8008a40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	461a      	mov	r2, r3
 8008a46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a48:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8008a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a4c:	689a      	ldr	r2, [r3, #8]
 8008a4e:	4b16      	ldr	r3, [pc, #88]	@ (8008aa8 <ETH_Prepare_Tx_Descriptors+0x44c>)
 8008a50:	4013      	ands	r3, r2
 8008a52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008a54:	6852      	ldr	r2, [r2, #4]
 8008a56:	0412      	lsls	r2, r2, #16
 8008a58:	431a      	orrs	r2, r3
 8008a5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a5c:	609a      	str	r2, [r3, #8]
 8008a5e:	e008      	b.n	8008a72 <ETH_Prepare_Tx_Descriptors+0x416>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8008a60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a62:	2200      	movs	r2, #0
 8008a64:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8008a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a68:	689a      	ldr	r2, [r3, #8]
 8008a6a:	4b0f      	ldr	r3, [pc, #60]	@ (8008aa8 <ETH_Prepare_Tx_Descriptors+0x44c>)
 8008a6c:	4013      	ands	r3, r2
 8008a6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a70:	6093      	str	r3, [r2, #8]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8008a72:	68bb      	ldr	r3, [r7, #8]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	f003 0310 	and.w	r3, r3, #16
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d018      	beq.n	8008ab0 <ETH_Prepare_Tx_Descriptors+0x454>
    {
      /* Set TCP payload length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8008a7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a80:	68da      	ldr	r2, [r3, #12]
 8008a82:	4b0a      	ldr	r3, [pc, #40]	@ (8008aac <ETH_Prepare_Tx_Descriptors+0x450>)
 8008a84:	4013      	ands	r3, r2
 8008a86:	68ba      	ldr	r2, [r7, #8]
 8008a88:	69d2      	ldr	r2, [r2, #28]
 8008a8a:	431a      	orrs	r2, r3
 8008a8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a8e:	60da      	str	r2, [r3, #12]
      /* Set TCP Segmentation Enabled bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8008a90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a92:	68db      	ldr	r3, [r3, #12]
 8008a94:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8008a98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a9a:	60da      	str	r2, [r3, #12]
 8008a9c:	e020      	b.n	8008ae0 <ETH_Prepare_Tx_Descriptors+0x484>
 8008a9e:	bf00      	nop
 8008aa0:	ffff8000 	.word	0xffff8000
 8008aa4:	ffffc000 	.word	0xffffc000
 8008aa8:	c000ffff 	.word	0xc000ffff
 8008aac:	fffc0000 	.word	0xfffc0000
    }
    else
    {
      /* Set the packet length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8008ab0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ab2:	68da      	ldr	r2, [r3, #12]
 8008ab4:	4b36      	ldr	r3, [pc, #216]	@ (8008b90 <ETH_Prepare_Tx_Descriptors+0x534>)
 8008ab6:	4013      	ands	r3, r2
 8008ab8:	68ba      	ldr	r2, [r7, #8]
 8008aba:	6852      	ldr	r2, [r2, #4]
 8008abc:	431a      	orrs	r2, r3
 8008abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ac0:	60da      	str	r2, [r3, #12]

      if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 8008ac2:	68bb      	ldr	r3, [r7, #8]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	f003 0301 	and.w	r3, r3, #1
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d008      	beq.n	8008ae0 <ETH_Prepare_Tx_Descriptors+0x484>
      {
        /* Checksum Insertion Control */
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8008ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ad0:	68db      	ldr	r3, [r3, #12]
 8008ad2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008ad6:	68bb      	ldr	r3, [r7, #8]
 8008ad8:	695b      	ldr	r3, [r3, #20]
 8008ada:	431a      	orrs	r2, r3
 8008adc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ade:	60da      	str	r2, [r3, #12]
      }
    }

    bd_count += 1U;
 8008ae0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ae2:	3301      	adds	r3, #1
 8008ae4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 8008ae6:	f3bf 8f5f 	dmb	sy
}
 8008aea:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8008aec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aee:	68db      	ldr	r3, [r3, #12]
 8008af0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8008af4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008af6:	60da      	str	r2, [r3, #12]
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8008af8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008afa:	68db      	ldr	r3, [r3, #12]
 8008afc:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8008b00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b02:	60da      	str	r2, [r3, #12]
  while (txbuffer->next != NULL)
 8008b04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b06:	689b      	ldr	r3, [r3, #8]
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	f47f af2b 	bne.w	8008964 <ETH_Prepare_Tx_Descriptors+0x308>
  }

  if (ItMode != ((uint32_t)RESET))
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d006      	beq.n	8008b22 <ETH_Prepare_Tx_Descriptors+0x4c6>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8008b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b16:	689b      	ldr	r3, [r3, #8]
 8008b18:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8008b1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b1e:	609a      	str	r2, [r3, #8]
 8008b20:	e005      	b.n	8008b2e <ETH_Prepare_Tx_Descriptors+0x4d2>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8008b22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b24:	689b      	ldr	r3, [r3, #8]
 8008b26:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b2c:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8008b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b30:	68db      	ldr	r3, [r3, #12]
 8008b32:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8008b36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b38:	60da      	str	r2, [r3, #12]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8008b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b3c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008b3e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008b40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b42:	3304      	adds	r3, #4
 8008b44:	009b      	lsls	r3, r3, #2
 8008b46:	440b      	add	r3, r1
 8008b48:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8008b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b4c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008b4e:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b50:	f3ef 8310 	mrs	r3, PRIMASK
 8008b54:	61bb      	str	r3, [r7, #24]
  return(result);
 8008b56:	69bb      	ldr	r3, [r7, #24]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8008b58:	61fb      	str	r3, [r7, #28]
 8008b5a:	2301      	movs	r3, #1
 8008b5c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b5e:	697b      	ldr	r3, [r7, #20]
 8008b60:	f383 8810 	msr	PRIMASK, r3
}
 8008b64:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8008b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b68:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008b6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b6c:	4413      	add	r3, r2
 8008b6e:	1c5a      	adds	r2, r3, #1
 8008b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b72:	629a      	str	r2, [r3, #40]	@ 0x28
 8008b74:	69fb      	ldr	r3, [r7, #28]
 8008b76:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b78:	693b      	ldr	r3, [r7, #16]
 8008b7a:	f383 8810 	msr	PRIMASK, r3
}
 8008b7e:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8008b80:	2300      	movs	r3, #0
}
 8008b82:	4618      	mov	r0, r3
 8008b84:	3744      	adds	r7, #68	@ 0x44
 8008b86:	46bd      	mov	sp, r7
 8008b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8c:	4770      	bx	lr
 8008b8e:	bf00      	nop
 8008b90:	ffff8000 	.word	0xffff8000

08008b94 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8008b94:	b480      	push	{r7}
 8008b96:	b089      	sub	sp, #36	@ 0x24
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
 8008b9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8008ba2:	4b89      	ldr	r3, [pc, #548]	@ (8008dc8 <HAL_GPIO_Init+0x234>)
 8008ba4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008ba6:	e194      	b.n	8008ed2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008ba8:	683b      	ldr	r3, [r7, #0]
 8008baa:	681a      	ldr	r2, [r3, #0]
 8008bac:	2101      	movs	r1, #1
 8008bae:	69fb      	ldr	r3, [r7, #28]
 8008bb0:	fa01 f303 	lsl.w	r3, r1, r3
 8008bb4:	4013      	ands	r3, r2
 8008bb6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8008bb8:	693b      	ldr	r3, [r7, #16]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	f000 8186 	beq.w	8008ecc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008bc0:	683b      	ldr	r3, [r7, #0]
 8008bc2:	685b      	ldr	r3, [r3, #4]
 8008bc4:	f003 0303 	and.w	r3, r3, #3
 8008bc8:	2b01      	cmp	r3, #1
 8008bca:	d005      	beq.n	8008bd8 <HAL_GPIO_Init+0x44>
 8008bcc:	683b      	ldr	r3, [r7, #0]
 8008bce:	685b      	ldr	r3, [r3, #4]
 8008bd0:	f003 0303 	and.w	r3, r3, #3
 8008bd4:	2b02      	cmp	r3, #2
 8008bd6:	d130      	bne.n	8008c3a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	689b      	ldr	r3, [r3, #8]
 8008bdc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008bde:	69fb      	ldr	r3, [r7, #28]
 8008be0:	005b      	lsls	r3, r3, #1
 8008be2:	2203      	movs	r2, #3
 8008be4:	fa02 f303 	lsl.w	r3, r2, r3
 8008be8:	43db      	mvns	r3, r3
 8008bea:	69ba      	ldr	r2, [r7, #24]
 8008bec:	4013      	ands	r3, r2
 8008bee:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008bf0:	683b      	ldr	r3, [r7, #0]
 8008bf2:	68da      	ldr	r2, [r3, #12]
 8008bf4:	69fb      	ldr	r3, [r7, #28]
 8008bf6:	005b      	lsls	r3, r3, #1
 8008bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8008bfc:	69ba      	ldr	r2, [r7, #24]
 8008bfe:	4313      	orrs	r3, r2
 8008c00:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	69ba      	ldr	r2, [r7, #24]
 8008c06:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	685b      	ldr	r3, [r3, #4]
 8008c0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008c0e:	2201      	movs	r2, #1
 8008c10:	69fb      	ldr	r3, [r7, #28]
 8008c12:	fa02 f303 	lsl.w	r3, r2, r3
 8008c16:	43db      	mvns	r3, r3
 8008c18:	69ba      	ldr	r2, [r7, #24]
 8008c1a:	4013      	ands	r3, r2
 8008c1c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008c1e:	683b      	ldr	r3, [r7, #0]
 8008c20:	685b      	ldr	r3, [r3, #4]
 8008c22:	091b      	lsrs	r3, r3, #4
 8008c24:	f003 0201 	and.w	r2, r3, #1
 8008c28:	69fb      	ldr	r3, [r7, #28]
 8008c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8008c2e:	69ba      	ldr	r2, [r7, #24]
 8008c30:	4313      	orrs	r3, r2
 8008c32:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	69ba      	ldr	r2, [r7, #24]
 8008c38:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008c3a:	683b      	ldr	r3, [r7, #0]
 8008c3c:	685b      	ldr	r3, [r3, #4]
 8008c3e:	f003 0303 	and.w	r3, r3, #3
 8008c42:	2b03      	cmp	r3, #3
 8008c44:	d017      	beq.n	8008c76 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	68db      	ldr	r3, [r3, #12]
 8008c4a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008c4c:	69fb      	ldr	r3, [r7, #28]
 8008c4e:	005b      	lsls	r3, r3, #1
 8008c50:	2203      	movs	r2, #3
 8008c52:	fa02 f303 	lsl.w	r3, r2, r3
 8008c56:	43db      	mvns	r3, r3
 8008c58:	69ba      	ldr	r2, [r7, #24]
 8008c5a:	4013      	ands	r3, r2
 8008c5c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008c5e:	683b      	ldr	r3, [r7, #0]
 8008c60:	689a      	ldr	r2, [r3, #8]
 8008c62:	69fb      	ldr	r3, [r7, #28]
 8008c64:	005b      	lsls	r3, r3, #1
 8008c66:	fa02 f303 	lsl.w	r3, r2, r3
 8008c6a:	69ba      	ldr	r2, [r7, #24]
 8008c6c:	4313      	orrs	r3, r2
 8008c6e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	69ba      	ldr	r2, [r7, #24]
 8008c74:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008c76:	683b      	ldr	r3, [r7, #0]
 8008c78:	685b      	ldr	r3, [r3, #4]
 8008c7a:	f003 0303 	and.w	r3, r3, #3
 8008c7e:	2b02      	cmp	r3, #2
 8008c80:	d123      	bne.n	8008cca <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008c82:	69fb      	ldr	r3, [r7, #28]
 8008c84:	08da      	lsrs	r2, r3, #3
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	3208      	adds	r2, #8
 8008c8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008c90:	69fb      	ldr	r3, [r7, #28]
 8008c92:	f003 0307 	and.w	r3, r3, #7
 8008c96:	009b      	lsls	r3, r3, #2
 8008c98:	220f      	movs	r2, #15
 8008c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8008c9e:	43db      	mvns	r3, r3
 8008ca0:	69ba      	ldr	r2, [r7, #24]
 8008ca2:	4013      	ands	r3, r2
 8008ca4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008ca6:	683b      	ldr	r3, [r7, #0]
 8008ca8:	691a      	ldr	r2, [r3, #16]
 8008caa:	69fb      	ldr	r3, [r7, #28]
 8008cac:	f003 0307 	and.w	r3, r3, #7
 8008cb0:	009b      	lsls	r3, r3, #2
 8008cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8008cb6:	69ba      	ldr	r2, [r7, #24]
 8008cb8:	4313      	orrs	r3, r2
 8008cba:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008cbc:	69fb      	ldr	r3, [r7, #28]
 8008cbe:	08da      	lsrs	r2, r3, #3
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	3208      	adds	r2, #8
 8008cc4:	69b9      	ldr	r1, [r7, #24]
 8008cc6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008cd0:	69fb      	ldr	r3, [r7, #28]
 8008cd2:	005b      	lsls	r3, r3, #1
 8008cd4:	2203      	movs	r2, #3
 8008cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8008cda:	43db      	mvns	r3, r3
 8008cdc:	69ba      	ldr	r2, [r7, #24]
 8008cde:	4013      	ands	r3, r2
 8008ce0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008ce2:	683b      	ldr	r3, [r7, #0]
 8008ce4:	685b      	ldr	r3, [r3, #4]
 8008ce6:	f003 0203 	and.w	r2, r3, #3
 8008cea:	69fb      	ldr	r3, [r7, #28]
 8008cec:	005b      	lsls	r3, r3, #1
 8008cee:	fa02 f303 	lsl.w	r3, r2, r3
 8008cf2:	69ba      	ldr	r2, [r7, #24]
 8008cf4:	4313      	orrs	r3, r2
 8008cf6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	69ba      	ldr	r2, [r7, #24]
 8008cfc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008cfe:	683b      	ldr	r3, [r7, #0]
 8008d00:	685b      	ldr	r3, [r3, #4]
 8008d02:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	f000 80e0 	beq.w	8008ecc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008d0c:	4b2f      	ldr	r3, [pc, #188]	@ (8008dcc <HAL_GPIO_Init+0x238>)
 8008d0e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008d12:	4a2e      	ldr	r2, [pc, #184]	@ (8008dcc <HAL_GPIO_Init+0x238>)
 8008d14:	f043 0302 	orr.w	r3, r3, #2
 8008d18:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8008d1c:	4b2b      	ldr	r3, [pc, #172]	@ (8008dcc <HAL_GPIO_Init+0x238>)
 8008d1e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008d22:	f003 0302 	and.w	r3, r3, #2
 8008d26:	60fb      	str	r3, [r7, #12]
 8008d28:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008d2a:	4a29      	ldr	r2, [pc, #164]	@ (8008dd0 <HAL_GPIO_Init+0x23c>)
 8008d2c:	69fb      	ldr	r3, [r7, #28]
 8008d2e:	089b      	lsrs	r3, r3, #2
 8008d30:	3302      	adds	r3, #2
 8008d32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008d36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008d38:	69fb      	ldr	r3, [r7, #28]
 8008d3a:	f003 0303 	and.w	r3, r3, #3
 8008d3e:	009b      	lsls	r3, r3, #2
 8008d40:	220f      	movs	r2, #15
 8008d42:	fa02 f303 	lsl.w	r3, r2, r3
 8008d46:	43db      	mvns	r3, r3
 8008d48:	69ba      	ldr	r2, [r7, #24]
 8008d4a:	4013      	ands	r3, r2
 8008d4c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	4a20      	ldr	r2, [pc, #128]	@ (8008dd4 <HAL_GPIO_Init+0x240>)
 8008d52:	4293      	cmp	r3, r2
 8008d54:	d052      	beq.n	8008dfc <HAL_GPIO_Init+0x268>
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	4a1f      	ldr	r2, [pc, #124]	@ (8008dd8 <HAL_GPIO_Init+0x244>)
 8008d5a:	4293      	cmp	r3, r2
 8008d5c:	d031      	beq.n	8008dc2 <HAL_GPIO_Init+0x22e>
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	4a1e      	ldr	r2, [pc, #120]	@ (8008ddc <HAL_GPIO_Init+0x248>)
 8008d62:	4293      	cmp	r3, r2
 8008d64:	d02b      	beq.n	8008dbe <HAL_GPIO_Init+0x22a>
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	4a1d      	ldr	r2, [pc, #116]	@ (8008de0 <HAL_GPIO_Init+0x24c>)
 8008d6a:	4293      	cmp	r3, r2
 8008d6c:	d025      	beq.n	8008dba <HAL_GPIO_Init+0x226>
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	4a1c      	ldr	r2, [pc, #112]	@ (8008de4 <HAL_GPIO_Init+0x250>)
 8008d72:	4293      	cmp	r3, r2
 8008d74:	d01f      	beq.n	8008db6 <HAL_GPIO_Init+0x222>
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	4a1b      	ldr	r2, [pc, #108]	@ (8008de8 <HAL_GPIO_Init+0x254>)
 8008d7a:	4293      	cmp	r3, r2
 8008d7c:	d019      	beq.n	8008db2 <HAL_GPIO_Init+0x21e>
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	4a1a      	ldr	r2, [pc, #104]	@ (8008dec <HAL_GPIO_Init+0x258>)
 8008d82:	4293      	cmp	r3, r2
 8008d84:	d013      	beq.n	8008dae <HAL_GPIO_Init+0x21a>
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	4a19      	ldr	r2, [pc, #100]	@ (8008df0 <HAL_GPIO_Init+0x25c>)
 8008d8a:	4293      	cmp	r3, r2
 8008d8c:	d00d      	beq.n	8008daa <HAL_GPIO_Init+0x216>
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	4a18      	ldr	r2, [pc, #96]	@ (8008df4 <HAL_GPIO_Init+0x260>)
 8008d92:	4293      	cmp	r3, r2
 8008d94:	d007      	beq.n	8008da6 <HAL_GPIO_Init+0x212>
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	4a17      	ldr	r2, [pc, #92]	@ (8008df8 <HAL_GPIO_Init+0x264>)
 8008d9a:	4293      	cmp	r3, r2
 8008d9c:	d101      	bne.n	8008da2 <HAL_GPIO_Init+0x20e>
 8008d9e:	2309      	movs	r3, #9
 8008da0:	e02d      	b.n	8008dfe <HAL_GPIO_Init+0x26a>
 8008da2:	230a      	movs	r3, #10
 8008da4:	e02b      	b.n	8008dfe <HAL_GPIO_Init+0x26a>
 8008da6:	2308      	movs	r3, #8
 8008da8:	e029      	b.n	8008dfe <HAL_GPIO_Init+0x26a>
 8008daa:	2307      	movs	r3, #7
 8008dac:	e027      	b.n	8008dfe <HAL_GPIO_Init+0x26a>
 8008dae:	2306      	movs	r3, #6
 8008db0:	e025      	b.n	8008dfe <HAL_GPIO_Init+0x26a>
 8008db2:	2305      	movs	r3, #5
 8008db4:	e023      	b.n	8008dfe <HAL_GPIO_Init+0x26a>
 8008db6:	2304      	movs	r3, #4
 8008db8:	e021      	b.n	8008dfe <HAL_GPIO_Init+0x26a>
 8008dba:	2303      	movs	r3, #3
 8008dbc:	e01f      	b.n	8008dfe <HAL_GPIO_Init+0x26a>
 8008dbe:	2302      	movs	r3, #2
 8008dc0:	e01d      	b.n	8008dfe <HAL_GPIO_Init+0x26a>
 8008dc2:	2301      	movs	r3, #1
 8008dc4:	e01b      	b.n	8008dfe <HAL_GPIO_Init+0x26a>
 8008dc6:	bf00      	nop
 8008dc8:	58000080 	.word	0x58000080
 8008dcc:	58024400 	.word	0x58024400
 8008dd0:	58000400 	.word	0x58000400
 8008dd4:	58020000 	.word	0x58020000
 8008dd8:	58020400 	.word	0x58020400
 8008ddc:	58020800 	.word	0x58020800
 8008de0:	58020c00 	.word	0x58020c00
 8008de4:	58021000 	.word	0x58021000
 8008de8:	58021400 	.word	0x58021400
 8008dec:	58021800 	.word	0x58021800
 8008df0:	58021c00 	.word	0x58021c00
 8008df4:	58022000 	.word	0x58022000
 8008df8:	58022400 	.word	0x58022400
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	69fa      	ldr	r2, [r7, #28]
 8008e00:	f002 0203 	and.w	r2, r2, #3
 8008e04:	0092      	lsls	r2, r2, #2
 8008e06:	4093      	lsls	r3, r2
 8008e08:	69ba      	ldr	r2, [r7, #24]
 8008e0a:	4313      	orrs	r3, r2
 8008e0c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008e0e:	4938      	ldr	r1, [pc, #224]	@ (8008ef0 <HAL_GPIO_Init+0x35c>)
 8008e10:	69fb      	ldr	r3, [r7, #28]
 8008e12:	089b      	lsrs	r3, r3, #2
 8008e14:	3302      	adds	r3, #2
 8008e16:	69ba      	ldr	r2, [r7, #24]
 8008e18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008e1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008e24:	693b      	ldr	r3, [r7, #16]
 8008e26:	43db      	mvns	r3, r3
 8008e28:	69ba      	ldr	r2, [r7, #24]
 8008e2a:	4013      	ands	r3, r2
 8008e2c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008e2e:	683b      	ldr	r3, [r7, #0]
 8008e30:	685b      	ldr	r3, [r3, #4]
 8008e32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d003      	beq.n	8008e42 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8008e3a:	69ba      	ldr	r2, [r7, #24]
 8008e3c:	693b      	ldr	r3, [r7, #16]
 8008e3e:	4313      	orrs	r3, r2
 8008e40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8008e42:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008e46:	69bb      	ldr	r3, [r7, #24]
 8008e48:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8008e4a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008e4e:	685b      	ldr	r3, [r3, #4]
 8008e50:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008e52:	693b      	ldr	r3, [r7, #16]
 8008e54:	43db      	mvns	r3, r3
 8008e56:	69ba      	ldr	r2, [r7, #24]
 8008e58:	4013      	ands	r3, r2
 8008e5a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008e5c:	683b      	ldr	r3, [r7, #0]
 8008e5e:	685b      	ldr	r3, [r3, #4]
 8008e60:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d003      	beq.n	8008e70 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8008e68:	69ba      	ldr	r2, [r7, #24]
 8008e6a:	693b      	ldr	r3, [r7, #16]
 8008e6c:	4313      	orrs	r3, r2
 8008e6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8008e70:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008e74:	69bb      	ldr	r3, [r7, #24]
 8008e76:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8008e78:	697b      	ldr	r3, [r7, #20]
 8008e7a:	685b      	ldr	r3, [r3, #4]
 8008e7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008e7e:	693b      	ldr	r3, [r7, #16]
 8008e80:	43db      	mvns	r3, r3
 8008e82:	69ba      	ldr	r2, [r7, #24]
 8008e84:	4013      	ands	r3, r2
 8008e86:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	685b      	ldr	r3, [r3, #4]
 8008e8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d003      	beq.n	8008e9c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8008e94:	69ba      	ldr	r2, [r7, #24]
 8008e96:	693b      	ldr	r3, [r7, #16]
 8008e98:	4313      	orrs	r3, r2
 8008e9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8008e9c:	697b      	ldr	r3, [r7, #20]
 8008e9e:	69ba      	ldr	r2, [r7, #24]
 8008ea0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8008ea2:	697b      	ldr	r3, [r7, #20]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008ea8:	693b      	ldr	r3, [r7, #16]
 8008eaa:	43db      	mvns	r3, r3
 8008eac:	69ba      	ldr	r2, [r7, #24]
 8008eae:	4013      	ands	r3, r2
 8008eb0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	685b      	ldr	r3, [r3, #4]
 8008eb6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d003      	beq.n	8008ec6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8008ebe:	69ba      	ldr	r2, [r7, #24]
 8008ec0:	693b      	ldr	r3, [r7, #16]
 8008ec2:	4313      	orrs	r3, r2
 8008ec4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8008ec6:	697b      	ldr	r3, [r7, #20]
 8008ec8:	69ba      	ldr	r2, [r7, #24]
 8008eca:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8008ecc:	69fb      	ldr	r3, [r7, #28]
 8008ece:	3301      	adds	r3, #1
 8008ed0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008ed2:	683b      	ldr	r3, [r7, #0]
 8008ed4:	681a      	ldr	r2, [r3, #0]
 8008ed6:	69fb      	ldr	r3, [r7, #28]
 8008ed8:	fa22 f303 	lsr.w	r3, r2, r3
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	f47f ae63 	bne.w	8008ba8 <HAL_GPIO_Init+0x14>
  }
}
 8008ee2:	bf00      	nop
 8008ee4:	bf00      	nop
 8008ee6:	3724      	adds	r7, #36	@ 0x24
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eee:	4770      	bx	lr
 8008ef0:	58000400 	.word	0x58000400

08008ef4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8008ef4:	b480      	push	{r7}
 8008ef6:	b087      	sub	sp, #28
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	6078      	str	r0, [r7, #4]
 8008efc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008efe:	2300      	movs	r3, #0
 8008f00:	617b      	str	r3, [r7, #20]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8008f02:	4b75      	ldr	r3, [pc, #468]	@ (80090d8 <HAL_GPIO_DeInit+0x1e4>)
 8008f04:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 8008f06:	e0d9      	b.n	80090bc <HAL_GPIO_DeInit+0x1c8>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 8008f08:	2201      	movs	r2, #1
 8008f0a:	697b      	ldr	r3, [r7, #20]
 8008f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8008f10:	683a      	ldr	r2, [r7, #0]
 8008f12:	4013      	ands	r3, r2
 8008f14:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	f000 80cc 	beq.w	80090b6 <HAL_GPIO_DeInit+0x1c2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
 8008f1e:	4a6f      	ldr	r2, [pc, #444]	@ (80090dc <HAL_GPIO_DeInit+0x1e8>)
 8008f20:	697b      	ldr	r3, [r7, #20]
 8008f22:	089b      	lsrs	r3, r3, #2
 8008f24:	3302      	adds	r3, #2
 8008f26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008f2a:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8008f2c:	697b      	ldr	r3, [r7, #20]
 8008f2e:	f003 0303 	and.w	r3, r3, #3
 8008f32:	009b      	lsls	r3, r3, #2
 8008f34:	220f      	movs	r2, #15
 8008f36:	fa02 f303 	lsl.w	r3, r2, r3
 8008f3a:	68ba      	ldr	r2, [r7, #8]
 8008f3c:	4013      	ands	r3, r2
 8008f3e:	60bb      	str	r3, [r7, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	4a67      	ldr	r2, [pc, #412]	@ (80090e0 <HAL_GPIO_DeInit+0x1ec>)
 8008f44:	4293      	cmp	r3, r2
 8008f46:	d037      	beq.n	8008fb8 <HAL_GPIO_DeInit+0xc4>
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	4a66      	ldr	r2, [pc, #408]	@ (80090e4 <HAL_GPIO_DeInit+0x1f0>)
 8008f4c:	4293      	cmp	r3, r2
 8008f4e:	d031      	beq.n	8008fb4 <HAL_GPIO_DeInit+0xc0>
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	4a65      	ldr	r2, [pc, #404]	@ (80090e8 <HAL_GPIO_DeInit+0x1f4>)
 8008f54:	4293      	cmp	r3, r2
 8008f56:	d02b      	beq.n	8008fb0 <HAL_GPIO_DeInit+0xbc>
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	4a64      	ldr	r2, [pc, #400]	@ (80090ec <HAL_GPIO_DeInit+0x1f8>)
 8008f5c:	4293      	cmp	r3, r2
 8008f5e:	d025      	beq.n	8008fac <HAL_GPIO_DeInit+0xb8>
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	4a63      	ldr	r2, [pc, #396]	@ (80090f0 <HAL_GPIO_DeInit+0x1fc>)
 8008f64:	4293      	cmp	r3, r2
 8008f66:	d01f      	beq.n	8008fa8 <HAL_GPIO_DeInit+0xb4>
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	4a62      	ldr	r2, [pc, #392]	@ (80090f4 <HAL_GPIO_DeInit+0x200>)
 8008f6c:	4293      	cmp	r3, r2
 8008f6e:	d019      	beq.n	8008fa4 <HAL_GPIO_DeInit+0xb0>
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	4a61      	ldr	r2, [pc, #388]	@ (80090f8 <HAL_GPIO_DeInit+0x204>)
 8008f74:	4293      	cmp	r3, r2
 8008f76:	d013      	beq.n	8008fa0 <HAL_GPIO_DeInit+0xac>
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	4a60      	ldr	r2, [pc, #384]	@ (80090fc <HAL_GPIO_DeInit+0x208>)
 8008f7c:	4293      	cmp	r3, r2
 8008f7e:	d00d      	beq.n	8008f9c <HAL_GPIO_DeInit+0xa8>
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	4a5f      	ldr	r2, [pc, #380]	@ (8009100 <HAL_GPIO_DeInit+0x20c>)
 8008f84:	4293      	cmp	r3, r2
 8008f86:	d007      	beq.n	8008f98 <HAL_GPIO_DeInit+0xa4>
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	4a5e      	ldr	r2, [pc, #376]	@ (8009104 <HAL_GPIO_DeInit+0x210>)
 8008f8c:	4293      	cmp	r3, r2
 8008f8e:	d101      	bne.n	8008f94 <HAL_GPIO_DeInit+0xa0>
 8008f90:	2309      	movs	r3, #9
 8008f92:	e012      	b.n	8008fba <HAL_GPIO_DeInit+0xc6>
 8008f94:	230a      	movs	r3, #10
 8008f96:	e010      	b.n	8008fba <HAL_GPIO_DeInit+0xc6>
 8008f98:	2308      	movs	r3, #8
 8008f9a:	e00e      	b.n	8008fba <HAL_GPIO_DeInit+0xc6>
 8008f9c:	2307      	movs	r3, #7
 8008f9e:	e00c      	b.n	8008fba <HAL_GPIO_DeInit+0xc6>
 8008fa0:	2306      	movs	r3, #6
 8008fa2:	e00a      	b.n	8008fba <HAL_GPIO_DeInit+0xc6>
 8008fa4:	2305      	movs	r3, #5
 8008fa6:	e008      	b.n	8008fba <HAL_GPIO_DeInit+0xc6>
 8008fa8:	2304      	movs	r3, #4
 8008faa:	e006      	b.n	8008fba <HAL_GPIO_DeInit+0xc6>
 8008fac:	2303      	movs	r3, #3
 8008fae:	e004      	b.n	8008fba <HAL_GPIO_DeInit+0xc6>
 8008fb0:	2302      	movs	r3, #2
 8008fb2:	e002      	b.n	8008fba <HAL_GPIO_DeInit+0xc6>
 8008fb4:	2301      	movs	r3, #1
 8008fb6:	e000      	b.n	8008fba <HAL_GPIO_DeInit+0xc6>
 8008fb8:	2300      	movs	r3, #0
 8008fba:	697a      	ldr	r2, [r7, #20]
 8008fbc:	f002 0203 	and.w	r2, r2, #3
 8008fc0:	0092      	lsls	r2, r2, #2
 8008fc2:	4093      	lsls	r3, r2
 8008fc4:	68ba      	ldr	r2, [r7, #8]
 8008fc6:	429a      	cmp	r2, r3
 8008fc8:	d136      	bne.n	8009038 <HAL_GPIO_DeInit+0x144>
      {
        /* Clear EXTI line configuration for Current CPU */
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 8008fca:	693b      	ldr	r3, [r7, #16]
 8008fcc:	681a      	ldr	r2, [r3, #0]
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	43db      	mvns	r3, r3
 8008fd2:	401a      	ands	r2, r3
 8008fd4:	693b      	ldr	r3, [r7, #16]
 8008fd6:	601a      	str	r2, [r3, #0]
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 8008fd8:	693b      	ldr	r3, [r7, #16]
 8008fda:	685a      	ldr	r2, [r3, #4]
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	43db      	mvns	r3, r3
 8008fe0:	401a      	ands	r2, r3
 8008fe2:	693b      	ldr	r3, [r7, #16]
 8008fe4:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8008fe6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008fea:	685a      	ldr	r2, [r3, #4]
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	43db      	mvns	r3, r3
 8008ff0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008ff4:	4013      	ands	r3, r2
 8008ff6:	604b      	str	r3, [r1, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8008ff8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008ffc:	681a      	ldr	r2, [r3, #0]
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	43db      	mvns	r3, r3
 8009002:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009006:	4013      	ands	r3, r2
 8009008:	600b      	str	r3, [r1, #0]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 800900a:	697b      	ldr	r3, [r7, #20]
 800900c:	f003 0303 	and.w	r3, r3, #3
 8009010:	009b      	lsls	r3, r3, #2
 8009012:	220f      	movs	r2, #15
 8009014:	fa02 f303 	lsl.w	r3, r2, r3
 8009018:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800901a:	4a30      	ldr	r2, [pc, #192]	@ (80090dc <HAL_GPIO_DeInit+0x1e8>)
 800901c:	697b      	ldr	r3, [r7, #20]
 800901e:	089b      	lsrs	r3, r3, #2
 8009020:	3302      	adds	r3, #2
 8009022:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8009026:	68bb      	ldr	r3, [r7, #8]
 8009028:	43da      	mvns	r2, r3
 800902a:	482c      	ldr	r0, [pc, #176]	@ (80090dc <HAL_GPIO_DeInit+0x1e8>)
 800902c:	697b      	ldr	r3, [r7, #20]
 800902e:	089b      	lsrs	r3, r3, #2
 8009030:	400a      	ands	r2, r1
 8009032:	3302      	adds	r3, #2
 8009034:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681a      	ldr	r2, [r3, #0]
 800903c:	697b      	ldr	r3, [r7, #20]
 800903e:	005b      	lsls	r3, r3, #1
 8009040:	2103      	movs	r1, #3
 8009042:	fa01 f303 	lsl.w	r3, r1, r3
 8009046:	431a      	orrs	r2, r3
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 800904c:	697b      	ldr	r3, [r7, #20]
 800904e:	08da      	lsrs	r2, r3, #3
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	3208      	adds	r2, #8
 8009054:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009058:	697b      	ldr	r3, [r7, #20]
 800905a:	f003 0307 	and.w	r3, r3, #7
 800905e:	009b      	lsls	r3, r3, #2
 8009060:	220f      	movs	r2, #15
 8009062:	fa02 f303 	lsl.w	r3, r2, r3
 8009066:	43db      	mvns	r3, r3
 8009068:	697a      	ldr	r2, [r7, #20]
 800906a:	08d2      	lsrs	r2, r2, #3
 800906c:	4019      	ands	r1, r3
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	3208      	adds	r2, #8
 8009072:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	68da      	ldr	r2, [r3, #12]
 800907a:	697b      	ldr	r3, [r7, #20]
 800907c:	005b      	lsls	r3, r3, #1
 800907e:	2103      	movs	r1, #3
 8009080:	fa01 f303 	lsl.w	r3, r1, r3
 8009084:	43db      	mvns	r3, r3
 8009086:	401a      	ands	r2, r3
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	685a      	ldr	r2, [r3, #4]
 8009090:	2101      	movs	r1, #1
 8009092:	697b      	ldr	r3, [r7, #20]
 8009094:	fa01 f303 	lsl.w	r3, r1, r3
 8009098:	43db      	mvns	r3, r3
 800909a:	401a      	ands	r2, r3
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	689a      	ldr	r2, [r3, #8]
 80090a4:	697b      	ldr	r3, [r7, #20]
 80090a6:	005b      	lsls	r3, r3, #1
 80090a8:	2103      	movs	r1, #3
 80090aa:	fa01 f303 	lsl.w	r3, r1, r3
 80090ae:	43db      	mvns	r3, r3
 80090b0:	401a      	ands	r2, r3
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	609a      	str	r2, [r3, #8]
    }

    position++;
 80090b6:	697b      	ldr	r3, [r7, #20]
 80090b8:	3301      	adds	r3, #1
 80090ba:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00U)
 80090bc:	683a      	ldr	r2, [r7, #0]
 80090be:	697b      	ldr	r3, [r7, #20]
 80090c0:	fa22 f303 	lsr.w	r3, r2, r3
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	f47f af1f 	bne.w	8008f08 <HAL_GPIO_DeInit+0x14>
  }
}
 80090ca:	bf00      	nop
 80090cc:	bf00      	nop
 80090ce:	371c      	adds	r7, #28
 80090d0:	46bd      	mov	sp, r7
 80090d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d6:	4770      	bx	lr
 80090d8:	58000080 	.word	0x58000080
 80090dc:	58000400 	.word	0x58000400
 80090e0:	58020000 	.word	0x58020000
 80090e4:	58020400 	.word	0x58020400
 80090e8:	58020800 	.word	0x58020800
 80090ec:	58020c00 	.word	0x58020c00
 80090f0:	58021000 	.word	0x58021000
 80090f4:	58021400 	.word	0x58021400
 80090f8:	58021800 	.word	0x58021800
 80090fc:	58021c00 	.word	0x58021c00
 8009100:	58022000 	.word	0x58022000
 8009104:	58022400 	.word	0x58022400

08009108 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8009108:	b480      	push	{r7}
 800910a:	b085      	sub	sp, #20
 800910c:	af00      	add	r7, sp, #0
 800910e:	6078      	str	r0, [r7, #4]
 8009110:	460b      	mov	r3, r1
 8009112:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	691a      	ldr	r2, [r3, #16]
 8009118:	887b      	ldrh	r3, [r7, #2]
 800911a:	4013      	ands	r3, r2
 800911c:	2b00      	cmp	r3, #0
 800911e:	d002      	beq.n	8009126 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8009120:	2301      	movs	r3, #1
 8009122:	73fb      	strb	r3, [r7, #15]
 8009124:	e001      	b.n	800912a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8009126:	2300      	movs	r3, #0
 8009128:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800912a:	7bfb      	ldrb	r3, [r7, #15]
}
 800912c:	4618      	mov	r0, r3
 800912e:	3714      	adds	r7, #20
 8009130:	46bd      	mov	sp, r7
 8009132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009136:	4770      	bx	lr

08009138 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009138:	b480      	push	{r7}
 800913a:	b083      	sub	sp, #12
 800913c:	af00      	add	r7, sp, #0
 800913e:	6078      	str	r0, [r7, #4]
 8009140:	460b      	mov	r3, r1
 8009142:	807b      	strh	r3, [r7, #2]
 8009144:	4613      	mov	r3, r2
 8009146:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8009148:	787b      	ldrb	r3, [r7, #1]
 800914a:	2b00      	cmp	r3, #0
 800914c:	d003      	beq.n	8009156 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800914e:	887a      	ldrh	r2, [r7, #2]
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8009154:	e003      	b.n	800915e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8009156:	887b      	ldrh	r3, [r7, #2]
 8009158:	041a      	lsls	r2, r3, #16
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	619a      	str	r2, [r3, #24]
}
 800915e:	bf00      	nop
 8009160:	370c      	adds	r7, #12
 8009162:	46bd      	mov	sp, r7
 8009164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009168:	4770      	bx	lr

0800916a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800916a:	b480      	push	{r7}
 800916c:	b085      	sub	sp, #20
 800916e:	af00      	add	r7, sp, #0
 8009170:	6078      	str	r0, [r7, #4]
 8009172:	460b      	mov	r3, r1
 8009174:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	695b      	ldr	r3, [r3, #20]
 800917a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800917c:	887a      	ldrh	r2, [r7, #2]
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	4013      	ands	r3, r2
 8009182:	041a      	lsls	r2, r3, #16
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	43d9      	mvns	r1, r3
 8009188:	887b      	ldrh	r3, [r7, #2]
 800918a:	400b      	ands	r3, r1
 800918c:	431a      	orrs	r2, r3
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	619a      	str	r2, [r3, #24]
}
 8009192:	bf00      	nop
 8009194:	3714      	adds	r7, #20
 8009196:	46bd      	mov	sp, r7
 8009198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919c:	4770      	bx	lr
	...

080091a0 <HAL_JPEG_Init>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_JPEG_Init(JPEG_HandleTypeDef *hjpeg)
{
 80091a0:	b580      	push	{r7, lr}
 80091a2:	b082      	sub	sp, #8
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	6078      	str	r0, [r7, #4]
    99,  99,  99,  99,  99,  99,  99,  99,
    99,  99,  99,  99,  99,  99,  99,  99
  };

  /* Check the JPEG handle allocation */
  if (hjpeg == NULL)
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d101      	bne.n	80091b2 <HAL_JPEG_Init+0x12>
  {
    return HAL_ERROR;
 80091ae:	2301      	movs	r3, #1
 80091b0:	e070      	b.n	8009294 <HAL_JPEG_Init+0xf4>

    /* Init the low level hardware */
    hjpeg->MspInitCallback(hjpeg);
  }
#else
  if (hjpeg->State == HAL_JPEG_STATE_RESET)
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80091b8:	b2db      	uxtb	r3, r3
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d106      	bne.n	80091cc <HAL_JPEG_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hjpeg->Lock = HAL_UNLOCKED;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	2200      	movs	r2, #0
 80091c2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_JPEG_MspInit(hjpeg);
 80091c6:	6878      	ldr	r0, [r7, #4]
 80091c8:	f7f8 f964 	bl	8001494 <HAL_JPEG_MspInit>
  }
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */

  /* Change the JPEG state */
  hjpeg->State = HAL_JPEG_STATE_BUSY;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2202      	movs	r2, #2
 80091d0:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  /* Start the JPEG Core*/
  __HAL_JPEG_ENABLE(hjpeg);
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	f042 0201 	orr.w	r2, r2, #1
 80091e2:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Stop the JPEG encoding/decoding process*/
  hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	681a      	ldr	r2, [r3, #0]
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	f022 0201 	bic.w	r2, r2, #1
 80091f2:	601a      	str	r2, [r3, #0]

  /* Disable All Interrupts */
  __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 8009202:	631a      	str	r2, [r3, #48]	@ 0x30


  /* Flush input and output FIFOs*/
  hjpeg->Instance->CR |= JPEG_CR_IFF;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009212:	631a      	str	r2, [r3, #48]	@ 0x30
  hjpeg->Instance->CR |= JPEG_CR_OFF;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009222:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Clear all flags */
  __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_ALL);
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8009232:	639a      	str	r2, [r3, #56]	@ 0x38

  /* init default quantization tables*/
  hjpeg->QuantTable0 = (uint8_t *)((uint32_t)JPEG_LUM_QuantTable);
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	4a19      	ldr	r2, [pc, #100]	@ (800929c <HAL_JPEG_Init+0xfc>)
 8009238:	63da      	str	r2, [r3, #60]	@ 0x3c
  hjpeg->QuantTable1 = (uint8_t *)((uint32_t)JPEG_CHROM_QuantTable);
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	4a18      	ldr	r2, [pc, #96]	@ (80092a0 <HAL_JPEG_Init+0x100>)
 800923e:	641a      	str	r2, [r3, #64]	@ 0x40
  hjpeg->QuantTable2 = NULL;
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	2200      	movs	r2, #0
 8009244:	645a      	str	r2, [r3, #68]	@ 0x44
  hjpeg->QuantTable3 = NULL;
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	2200      	movs	r2, #0
 800924a:	649a      	str	r2, [r3, #72]	@ 0x48

  /* init the default Huffman tables*/
  if (JPEG_Set_HuffEnc_Mem(hjpeg) != HAL_OK)
 800924c:	6878      	ldr	r0, [r7, #4]
 800924e:	f000 fe8f 	bl	8009f70 <JPEG_Set_HuffEnc_Mem>
 8009252:	4603      	mov	r3, r0
 8009254:	2b00      	cmp	r3, #0
 8009256:	d004      	beq.n	8009262 <HAL_JPEG_Init+0xc2>
  {
    hjpeg->ErrorCode = HAL_JPEG_ERROR_HUFF_TABLE;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	2201      	movs	r2, #1
 800925c:	651a      	str	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 800925e:	2301      	movs	r3, #1
 8009260:	e018      	b.n	8009294 <HAL_JPEG_Init+0xf4>
  }

  /* Enable header processing*/
  hjpeg->Instance->CONFR1 |= JPEG_CONFR1_HDR;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	685a      	ldr	r2, [r3, #4]
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009270:	605a      	str	r2, [r3, #4]

  /* Reset JpegInCount and JpegOutCount */
  hjpeg->JpegInCount = 0;
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	2200      	movs	r2, #0
 8009276:	621a      	str	r2, [r3, #32]
  hjpeg->JpegOutCount = 0;
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	2200      	movs	r2, #0
 800927c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change the JPEG state */
  hjpeg->State = HAL_JPEG_STATE_READY;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	2201      	movs	r2, #1
 8009282:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  /* Reset the JPEG ErrorCode */
  hjpeg->ErrorCode = HAL_JPEG_ERROR_NONE;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	2200      	movs	r2, #0
 800928a:	651a      	str	r2, [r3, #80]	@ 0x50

  /*Clear the context filelds*/
  hjpeg->Context = 0;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2200      	movs	r2, #0
 8009290:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return HAL_OK;
 8009292:	2300      	movs	r3, #0
}
 8009294:	4618      	mov	r0, r3
 8009296:	3708      	adds	r7, #8
 8009298:	46bd      	mov	sp, r7
 800929a:	bd80      	pop	{r7, pc}
 800929c:	0802399c 	.word	0x0802399c
 80092a0:	080239dc 	.word	0x080239dc

080092a4 <HAL_JPEG_ConfigEncoding>:
  * @param  pConf pointer to a JPEG_ConfTypeDef structure that contains
  *         the encoding configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_JPEG_ConfigEncoding(JPEG_HandleTypeDef *hjpeg, JPEG_ConfTypeDef *pConf)
{
 80092a4:	b580      	push	{r7, lr}
 80092a6:	b088      	sub	sp, #32
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	6078      	str	r0, [r7, #4]
 80092ac:	6039      	str	r1, [r7, #0]
  uint32_t vfactor;
  uint32_t hMCU;
  uint32_t vMCU;

  /* Check the JPEG handle allocation */
  if ((hjpeg == NULL) || (pConf == NULL))
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d002      	beq.n	80092ba <HAL_JPEG_ConfigEncoding+0x16>
 80092b4:	683b      	ldr	r3, [r7, #0]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d101      	bne.n	80092be <HAL_JPEG_ConfigEncoding+0x1a>
  {
    return HAL_ERROR;
 80092ba:	2301      	movs	r3, #1
 80092bc:	e191      	b.n	80095e2 <HAL_JPEG_ConfigEncoding+0x33e>
    assert_param(IS_JPEG_COLORSPACE(pConf->ColorSpace));
    assert_param(IS_JPEG_CHROMASUBSAMPLING(pConf->ChromaSubsampling));
    assert_param(IS_JPEG_IMAGE_QUALITY(pConf->ImageQuality));

    /* Process Locked */
    __HAL_LOCK(hjpeg);
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80092c4:	2b01      	cmp	r3, #1
 80092c6:	d101      	bne.n	80092cc <HAL_JPEG_ConfigEncoding+0x28>
 80092c8:	2302      	movs	r3, #2
 80092ca:	e18a      	b.n	80095e2 <HAL_JPEG_ConfigEncoding+0x33e>
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	2201      	movs	r2, #1
 80092d0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    if (hjpeg->State == HAL_JPEG_STATE_READY)
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80092da:	b2db      	uxtb	r3, r3
 80092dc:	2b01      	cmp	r3, #1
 80092de:	f040 817b 	bne.w	80095d8 <HAL_JPEG_ConfigEncoding+0x334>
    {
      hjpeg->State = HAL_JPEG_STATE_BUSY;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	2202      	movs	r2, #2
 80092e6:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

      hjpeg->Conf.ColorSpace          =  pConf->ColorSpace;
 80092ea:	683b      	ldr	r3, [r7, #0]
 80092ec:	681a      	ldr	r2, [r3, #0]
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	605a      	str	r2, [r3, #4]
      hjpeg->Conf.ChromaSubsampling   =  pConf->ChromaSubsampling;
 80092f2:	683b      	ldr	r3, [r7, #0]
 80092f4:	685a      	ldr	r2, [r3, #4]
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	609a      	str	r2, [r3, #8]
      hjpeg->Conf.ImageHeight         =  pConf->ImageHeight;
 80092fa:	683b      	ldr	r3, [r7, #0]
 80092fc:	689a      	ldr	r2, [r3, #8]
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	60da      	str	r2, [r3, #12]
      hjpeg->Conf.ImageWidth          =  pConf->ImageWidth;
 8009302:	683b      	ldr	r3, [r7, #0]
 8009304:	68da      	ldr	r2, [r3, #12]
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	611a      	str	r2, [r3, #16]
      hjpeg->Conf.ImageQuality        =  pConf->ImageQuality;
 800930a:	683b      	ldr	r3, [r7, #0]
 800930c:	691a      	ldr	r2, [r3, #16]
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	615a      	str	r2, [r3, #20]

      /* Reset the Color Space : by default only one quantization table is used*/
      hjpeg->Instance->CONFR1 &= ~JPEG_CONFR1_COLORSPACE;
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	685a      	ldr	r2, [r3, #4]
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 8009320:	605a      	str	r2, [r3, #4]

      /* Set Number of color components*/
      if (hjpeg->Conf.ColorSpace == JPEG_GRAYSCALE_COLORSPACE)
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	685b      	ldr	r3, [r3, #4]
 8009326:	2b00      	cmp	r3, #0
 8009328:	d110      	bne.n	800934c <HAL_JPEG_ConfigEncoding+0xa8>
      {
        /*Gray Scale is only one component 8x8 blocks i.e 4:4:4*/
        hjpeg->Conf.ChromaSubsampling = JPEG_444_SUBSAMPLING;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	2200      	movs	r2, #0
 800932e:	609a      	str	r2, [r3, #8]

        JPEG_SetColorGrayScale(hjpeg);
 8009330:	6878      	ldr	r0, [r7, #4]
 8009332:	f001 f989 	bl	800a648 <JPEG_SetColorGrayScale>
        /* Set quantization table 0*/
        error = JPEG_Set_Quantization_Mem(hjpeg, hjpeg->QuantTable0, (hjpeg->Instance->QMEM0));
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	3350      	adds	r3, #80	@ 0x50
 8009340:	461a      	mov	r2, r3
 8009342:	6878      	ldr	r0, [r7, #4]
 8009344:	f001 f896 	bl	800a474 <JPEG_Set_Quantization_Mem>
 8009348:	61f8      	str	r0, [r7, #28]
 800934a:	e0c5      	b.n	80094d8 <HAL_JPEG_ConfigEncoding+0x234>
      }
      else if (hjpeg->Conf.ColorSpace == JPEG_YCBCR_COLORSPACE)
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	685b      	ldr	r3, [r3, #4]
 8009350:	2b10      	cmp	r3, #16
 8009352:	d166      	bne.n	8009422 <HAL_JPEG_ConfigEncoding+0x17e>
      {
        /*
           Set the Color Space for YCbCr : 2 quantization tables are used
           one for Luminance(Y) and one for both Chrominances (Cb & Cr)
          */
        hjpeg->Instance->CONFR1 |= JPEG_CONFR1_COLORSPACE_0;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	685a      	ldr	r2, [r3, #4]
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	f042 0210 	orr.w	r2, r2, #16
 8009362:	605a      	str	r2, [r3, #4]

        JPEG_SetColorYCBCR(hjpeg);
 8009364:	6878      	ldr	r0, [r7, #4]
 8009366:	f001 f8f7 	bl	800a558 <JPEG_SetColorYCBCR>

        /* Set quantization table 0*/
        error  = JPEG_Set_Quantization_Mem(hjpeg, hjpeg->QuantTable0, (hjpeg->Instance->QMEM0));
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	3350      	adds	r3, #80	@ 0x50
 8009374:	461a      	mov	r2, r3
 8009376:	6878      	ldr	r0, [r7, #4]
 8009378:	f001 f87c 	bl	800a474 <JPEG_Set_Quantization_Mem>
 800937c:	61f8      	str	r0, [r7, #28]
        /*By default quantization table 0 for component 0 and quantization table 1 for both components 1 and 2*/
        error |= JPEG_Set_Quantization_Mem(hjpeg, hjpeg->QuantTable1, (hjpeg->Instance->QMEM1));
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	3390      	adds	r3, #144	@ 0x90
 8009388:	461a      	mov	r2, r3
 800938a:	6878      	ldr	r0, [r7, #4]
 800938c:	f001 f872 	bl	800a474 <JPEG_Set_Quantization_Mem>
 8009390:	4602      	mov	r2, r0
 8009392:	69fb      	ldr	r3, [r7, #28]
 8009394:	4313      	orrs	r3, r2
 8009396:	61fb      	str	r3, [r7, #28]

        if ((hjpeg->Context & JPEG_CONTEXT_CUSTOM_TABLES) != 0UL)
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800939c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	f000 8099 	beq.w	80094d8 <HAL_JPEG_ConfigEncoding+0x234>
        {
          /*Use user customized quantization tables , 1 table per component*/
          /* use 3 quantization tables , one for each component*/
          hjpeg->Instance->CONFR1 &= (~JPEG_CONFR1_COLORSPACE);
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	685a      	ldr	r2, [r3, #4]
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 80093b4:	605a      	str	r2, [r3, #4]
          hjpeg->Instance->CONFR1 |= JPEG_CONFR1_COLORSPACE_1;
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	685a      	ldr	r2, [r3, #4]
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	f042 0220 	orr.w	r2, r2, #32
 80093c4:	605a      	str	r2, [r3, #4]

          error |= JPEG_Set_Quantization_Mem(hjpeg, hjpeg->QuantTable2, (hjpeg->Instance->QMEM2));
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	33d0      	adds	r3, #208	@ 0xd0
 80093d0:	461a      	mov	r2, r3
 80093d2:	6878      	ldr	r0, [r7, #4]
 80093d4:	f001 f84e 	bl	800a474 <JPEG_Set_Quantization_Mem>
 80093d8:	4602      	mov	r2, r0
 80093da:	69fb      	ldr	r3, [r7, #28]
 80093dc:	4313      	orrs	r3, r2
 80093de:	61fb      	str	r3, [r7, #28]

          /*Use Quantization 1 table for component 1*/
          hjpeg->Instance->CONFR5 &= (~JPEG_CONFR5_QT);
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	695a      	ldr	r2, [r3, #20]
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	f022 020c 	bic.w	r2, r2, #12
 80093ee:	615a      	str	r2, [r3, #20]
          hjpeg->Instance->CONFR5 |=  JPEG_CONFR5_QT_0;
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	695a      	ldr	r2, [r3, #20]
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	f042 0204 	orr.w	r2, r2, #4
 80093fe:	615a      	str	r2, [r3, #20]

          /*Use Quantization 2 table for component 2*/
          hjpeg->Instance->CONFR6 &= (~JPEG_CONFR6_QT);
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	699a      	ldr	r2, [r3, #24]
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	f022 020c 	bic.w	r2, r2, #12
 800940e:	619a      	str	r2, [r3, #24]
          hjpeg->Instance->CONFR6 |=  JPEG_CONFR6_QT_1;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	699a      	ldr	r2, [r3, #24]
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	f042 0208 	orr.w	r2, r2, #8
 800941e:	619a      	str	r2, [r3, #24]
 8009420:	e05a      	b.n	80094d8 <HAL_JPEG_ConfigEncoding+0x234>
        }
      }
      else /* ColorSpace == JPEG_CMYK_COLORSPACE */
      {
        JPEG_SetColorCMYK(hjpeg);
 8009422:	6878      	ldr	r0, [r7, #4]
 8009424:	f001 f92e 	bl	800a684 <JPEG_SetColorCMYK>

        /* Set quantization table 0*/
        error  = JPEG_Set_Quantization_Mem(hjpeg, hjpeg->QuantTable0, (hjpeg->Instance->QMEM0));
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	3350      	adds	r3, #80	@ 0x50
 8009432:	461a      	mov	r2, r3
 8009434:	6878      	ldr	r0, [r7, #4]
 8009436:	f001 f81d 	bl	800a474 <JPEG_Set_Quantization_Mem>
 800943a:	61f8      	str	r0, [r7, #28]
        /*By default quantization table 0 for All components*/

        if ((hjpeg->Context & JPEG_CONTEXT_CUSTOM_TABLES) != 0UL)
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009440:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009444:	2b00      	cmp	r3, #0
 8009446:	d047      	beq.n	80094d8 <HAL_JPEG_ConfigEncoding+0x234>
        {
          /*Use user customized quantization tables , 1 table per component*/
          /* use 4 quantization tables , one for each component*/
          hjpeg->Instance->CONFR1 |= JPEG_CONFR1_COLORSPACE;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	685a      	ldr	r2, [r3, #4]
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	f042 0230 	orr.w	r2, r2, #48	@ 0x30
 8009456:	605a      	str	r2, [r3, #4]

          error |= JPEG_Set_Quantization_Mem(hjpeg, hjpeg->QuantTable1, (hjpeg->Instance->QMEM1));
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	3390      	adds	r3, #144	@ 0x90
 8009462:	461a      	mov	r2, r3
 8009464:	6878      	ldr	r0, [r7, #4]
 8009466:	f001 f805 	bl	800a474 <JPEG_Set_Quantization_Mem>
 800946a:	4602      	mov	r2, r0
 800946c:	69fb      	ldr	r3, [r7, #28]
 800946e:	4313      	orrs	r3, r2
 8009470:	61fb      	str	r3, [r7, #28]
          error |= JPEG_Set_Quantization_Mem(hjpeg, hjpeg->QuantTable2, (hjpeg->Instance->QMEM2));
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	33d0      	adds	r3, #208	@ 0xd0
 800947c:	461a      	mov	r2, r3
 800947e:	6878      	ldr	r0, [r7, #4]
 8009480:	f000 fff8 	bl	800a474 <JPEG_Set_Quantization_Mem>
 8009484:	4602      	mov	r2, r0
 8009486:	69fb      	ldr	r3, [r7, #28]
 8009488:	4313      	orrs	r3, r2
 800948a:	61fb      	str	r3, [r7, #28]
          error |= JPEG_Set_Quantization_Mem(hjpeg, hjpeg->QuantTable3, (hjpeg->Instance->QMEM3));
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8009498:	461a      	mov	r2, r3
 800949a:	6878      	ldr	r0, [r7, #4]
 800949c:	f000 ffea 	bl	800a474 <JPEG_Set_Quantization_Mem>
 80094a0:	4602      	mov	r2, r0
 80094a2:	69fb      	ldr	r3, [r7, #28]
 80094a4:	4313      	orrs	r3, r2
 80094a6:	61fb      	str	r3, [r7, #28]

          /*Use Quantization 1 table for component 1*/
          hjpeg->Instance->CONFR5 |=  JPEG_CONFR5_QT_0;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	695a      	ldr	r2, [r3, #20]
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	f042 0204 	orr.w	r2, r2, #4
 80094b6:	615a      	str	r2, [r3, #20]

          /*Use Quantization 2 table for component 2*/
          hjpeg->Instance->CONFR6 |=  JPEG_CONFR6_QT_1;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	699a      	ldr	r2, [r3, #24]
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	f042 0208 	orr.w	r2, r2, #8
 80094c6:	619a      	str	r2, [r3, #24]

          /*Use Quantization 3 table for component 3*/
          hjpeg->Instance->CONFR7 |=  JPEG_CONFR7_QT;
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	69da      	ldr	r2, [r3, #28]
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	f042 020c 	orr.w	r2, r2, #12
 80094d6:	61da      	str	r2, [r3, #28]
        }
      }

      if (error != 0UL)
 80094d8:	69fb      	ldr	r3, [r7, #28]
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d00c      	beq.n	80094f8 <HAL_JPEG_ConfigEncoding+0x254>
      {
        hjpeg->ErrorCode = HAL_JPEG_ERROR_QUANT_TABLE;
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	2202      	movs	r2, #2
 80094e2:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Process Unlocked */
        __HAL_UNLOCK(hjpeg);
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	2200      	movs	r2, #0
 80094e8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Set the JPEG State to ready */
        hjpeg->State = HAL_JPEG_STATE_READY;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	2201      	movs	r2, #1
 80094f0:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

        return  HAL_ERROR;
 80094f4:	2301      	movs	r3, #1
 80094f6:	e074      	b.n	80095e2 <HAL_JPEG_ConfigEncoding+0x33e>
      }
      /* Set the image size*/
      /* set the number of lines*/
      MODIFY_REG(hjpeg->Instance->CONFR1, JPEG_CONFR1_YSIZE, ((hjpeg->Conf.ImageHeight & 0x0000FFFFUL) << 16));
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	685b      	ldr	r3, [r3, #4]
 80094fe:	b299      	uxth	r1, r3
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	68db      	ldr	r3, [r3, #12]
 8009504:	041a      	lsls	r2, r3, #16
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	430a      	orrs	r2, r1
 800950c:	605a      	str	r2, [r3, #4]
      /* set the number of pixels per line*/
      MODIFY_REG(hjpeg->Instance->CONFR3, JPEG_CONFR3_XSIZE, ((hjpeg->Conf.ImageWidth & 0x0000FFFFUL) << 16));
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	68db      	ldr	r3, [r3, #12]
 8009514:	b299      	uxth	r1, r3
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	691b      	ldr	r3, [r3, #16]
 800951a:	041a      	lsls	r2, r3, #16
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	430a      	orrs	r2, r1
 8009522:	60da      	str	r2, [r3, #12]


      if (hjpeg->Conf.ChromaSubsampling == JPEG_420_SUBSAMPLING) /* 4:2:0*/
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	689b      	ldr	r3, [r3, #8]
 8009528:	2b01      	cmp	r3, #1
 800952a:	d104      	bne.n	8009536 <HAL_JPEG_ConfigEncoding+0x292>
      {
        hfactor = 16;
 800952c:	2310      	movs	r3, #16
 800952e:	61bb      	str	r3, [r7, #24]
        vfactor = 16;
 8009530:	2310      	movs	r3, #16
 8009532:	617b      	str	r3, [r7, #20]
 8009534:	e00c      	b.n	8009550 <HAL_JPEG_ConfigEncoding+0x2ac>
      }
      else if (hjpeg->Conf.ChromaSubsampling == JPEG_422_SUBSAMPLING) /* 4:2:2*/
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	689b      	ldr	r3, [r3, #8]
 800953a:	2b02      	cmp	r3, #2
 800953c:	d104      	bne.n	8009548 <HAL_JPEG_ConfigEncoding+0x2a4>
      {
        hfactor = 16;
 800953e:	2310      	movs	r3, #16
 8009540:	61bb      	str	r3, [r7, #24]
        vfactor = 8;
 8009542:	2308      	movs	r3, #8
 8009544:	617b      	str	r3, [r7, #20]
 8009546:	e003      	b.n	8009550 <HAL_JPEG_ConfigEncoding+0x2ac>
      }
      else /* Default is 8x8 MCU,  4:4:4*/
      {
        hfactor = 8;
 8009548:	2308      	movs	r3, #8
 800954a:	61bb      	str	r3, [r7, #24]
        vfactor = 8;
 800954c:	2308      	movs	r3, #8
 800954e:	617b      	str	r3, [r7, #20]
      }

      hMCU = (hjpeg->Conf.ImageWidth / hfactor);
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	691a      	ldr	r2, [r3, #16]
 8009554:	69bb      	ldr	r3, [r7, #24]
 8009556:	fbb2 f3f3 	udiv	r3, r2, r3
 800955a:	613b      	str	r3, [r7, #16]
      if ((hjpeg->Conf.ImageWidth % hfactor) != 0UL)
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	691b      	ldr	r3, [r3, #16]
 8009560:	69ba      	ldr	r2, [r7, #24]
 8009562:	fbb3 f2f2 	udiv	r2, r3, r2
 8009566:	69b9      	ldr	r1, [r7, #24]
 8009568:	fb01 f202 	mul.w	r2, r1, r2
 800956c:	1a9b      	subs	r3, r3, r2
 800956e:	2b00      	cmp	r3, #0
 8009570:	d002      	beq.n	8009578 <HAL_JPEG_ConfigEncoding+0x2d4>
      {
        hMCU++; /*+1 for horizontal incomplete MCU */
 8009572:	693b      	ldr	r3, [r7, #16]
 8009574:	3301      	adds	r3, #1
 8009576:	613b      	str	r3, [r7, #16]
      }

      vMCU = (hjpeg->Conf.ImageHeight / vfactor);
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	68da      	ldr	r2, [r3, #12]
 800957c:	697b      	ldr	r3, [r7, #20]
 800957e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009582:	60fb      	str	r3, [r7, #12]
      if ((hjpeg->Conf.ImageHeight % vfactor) != 0UL)
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	68db      	ldr	r3, [r3, #12]
 8009588:	697a      	ldr	r2, [r7, #20]
 800958a:	fbb3 f2f2 	udiv	r2, r3, r2
 800958e:	6979      	ldr	r1, [r7, #20]
 8009590:	fb01 f202 	mul.w	r2, r1, r2
 8009594:	1a9b      	subs	r3, r3, r2
 8009596:	2b00      	cmp	r3, #0
 8009598:	d002      	beq.n	80095a0 <HAL_JPEG_ConfigEncoding+0x2fc>
      {
        vMCU++; /*+1 for vertical incomplete MCU */
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	3301      	adds	r3, #1
 800959e:	60fb      	str	r3, [r7, #12]
      }

      numberMCU = (hMCU * vMCU) - 1UL; /* Bit Field JPEG_CONFR2_NMCU shall be set to NB_MCU - 1*/
 80095a0:	693b      	ldr	r3, [r7, #16]
 80095a2:	68fa      	ldr	r2, [r7, #12]
 80095a4:	fb02 f303 	mul.w	r3, r2, r3
 80095a8:	3b01      	subs	r3, #1
 80095aa:	60bb      	str	r3, [r7, #8]
      /* Set the number of MCU*/
      hjpeg->Instance->CONFR2 = (numberMCU & JPEG_CONFR2_NMCU);
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	68ba      	ldr	r2, [r7, #8]
 80095b2:	f022 427c 	bic.w	r2, r2, #4227858432	@ 0xfc000000
 80095b6:	609a      	str	r2, [r3, #8]

      hjpeg->Context |= JPEG_CONTEXT_CONF_ENCODING;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80095bc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hjpeg);
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	2200      	movs	r2, #0
 80095c8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Set the JPEG State to ready */
      hjpeg->State = HAL_JPEG_STATE_READY;
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	2201      	movs	r2, #1
 80095d0:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

      /* Return function status */
      return HAL_OK;
 80095d4:	2300      	movs	r3, #0
 80095d6:	e004      	b.n	80095e2 <HAL_JPEG_ConfigEncoding+0x33e>
    }
    else
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hjpeg);
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	2200      	movs	r2, #0
 80095dc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Return function status */
      return HAL_BUSY;
 80095e0:	2302      	movs	r3, #2
    }
  }
}
 80095e2:	4618      	mov	r0, r3
 80095e4:	3720      	adds	r7, #32
 80095e6:	46bd      	mov	sp, r7
 80095e8:	bd80      	pop	{r7, pc}

080095ea <HAL_JPEG_GetInfo>:
  * @param  pInfo pointer to a JPEG_ConfTypeDef structure that contains
  *         The JPEG decoded header information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_JPEG_GetInfo(JPEG_HandleTypeDef *hjpeg, JPEG_ConfTypeDef *pInfo)
{
 80095ea:	b580      	push	{r7, lr}
 80095ec:	b086      	sub	sp, #24
 80095ee:	af00      	add	r7, sp, #0
 80095f0:	6078      	str	r0, [r7, #4]
 80095f2:	6039      	str	r1, [r7, #0]
  uint32_t yblockNb;
  uint32_t cBblockNb;
  uint32_t cRblockNb;

  /* Check the JPEG handle allocation */
  if ((hjpeg == NULL) || (pInfo == NULL))
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d002      	beq.n	8009600 <HAL_JPEG_GetInfo+0x16>
 80095fa:	683b      	ldr	r3, [r7, #0]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d101      	bne.n	8009604 <HAL_JPEG_GetInfo+0x1a>
  {
    return HAL_ERROR;
 8009600:	2301      	movs	r3, #1
 8009602:	e083      	b.n	800970c <HAL_JPEG_GetInfo+0x122>
  }

  /*Read the conf parameters */
  if ((hjpeg->Instance->CONFR1 & JPEG_CONFR1_NF) == JPEG_CONFR1_NF_1)
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	685b      	ldr	r3, [r3, #4]
 800960a:	f003 0303 	and.w	r3, r3, #3
 800960e:	2b02      	cmp	r3, #2
 8009610:	d103      	bne.n	800961a <HAL_JPEG_GetInfo+0x30>
  {
    pInfo->ColorSpace = JPEG_YCBCR_COLORSPACE;
 8009612:	683b      	ldr	r3, [r7, #0]
 8009614:	2210      	movs	r2, #16
 8009616:	601a      	str	r2, [r3, #0]
 8009618:	e017      	b.n	800964a <HAL_JPEG_GetInfo+0x60>
  }
  else if ((hjpeg->Instance->CONFR1 & JPEG_CONFR1_NF) == 0UL)
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	685b      	ldr	r3, [r3, #4]
 8009620:	f003 0303 	and.w	r3, r3, #3
 8009624:	2b00      	cmp	r3, #0
 8009626:	d103      	bne.n	8009630 <HAL_JPEG_GetInfo+0x46>
  {
    pInfo->ColorSpace = JPEG_GRAYSCALE_COLORSPACE;
 8009628:	683b      	ldr	r3, [r7, #0]
 800962a:	2200      	movs	r2, #0
 800962c:	601a      	str	r2, [r3, #0]
 800962e:	e00c      	b.n	800964a <HAL_JPEG_GetInfo+0x60>
  }
  else if ((hjpeg->Instance->CONFR1 & JPEG_CONFR1_NF) == JPEG_CONFR1_NF)
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	685b      	ldr	r3, [r3, #4]
 8009636:	f003 0303 	and.w	r3, r3, #3
 800963a:	2b03      	cmp	r3, #3
 800963c:	d103      	bne.n	8009646 <HAL_JPEG_GetInfo+0x5c>
  {
    pInfo->ColorSpace = JPEG_CMYK_COLORSPACE;
 800963e:	683b      	ldr	r3, [r7, #0]
 8009640:	2230      	movs	r2, #48	@ 0x30
 8009642:	601a      	str	r2, [r3, #0]
 8009644:	e001      	b.n	800964a <HAL_JPEG_GetInfo+0x60>
  }
  else
  {
    return HAL_ERROR;
 8009646:	2301      	movs	r3, #1
 8009648:	e060      	b.n	800970c <HAL_JPEG_GetInfo+0x122>
  }

  pInfo->ImageHeight = (hjpeg->Instance->CONFR1 & 0xFFFF0000UL) >> 16;
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	685b      	ldr	r3, [r3, #4]
 8009650:	0c1b      	lsrs	r3, r3, #16
 8009652:	b29a      	uxth	r2, r3
 8009654:	683b      	ldr	r3, [r7, #0]
 8009656:	609a      	str	r2, [r3, #8]
  pInfo->ImageWidth  = (hjpeg->Instance->CONFR3 & 0xFFFF0000UL) >> 16;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	68db      	ldr	r3, [r3, #12]
 800965e:	0c1b      	lsrs	r3, r3, #16
 8009660:	b29a      	uxth	r2, r3
 8009662:	683b      	ldr	r3, [r7, #0]
 8009664:	60da      	str	r2, [r3, #12]

  if ((pInfo->ColorSpace == JPEG_YCBCR_COLORSPACE) || (pInfo->ColorSpace == JPEG_CMYK_COLORSPACE))
 8009666:	683b      	ldr	r3, [r7, #0]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	2b10      	cmp	r3, #16
 800966c:	d003      	beq.n	8009676 <HAL_JPEG_GetInfo+0x8c>
 800966e:	683b      	ldr	r3, [r7, #0]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	2b30      	cmp	r3, #48	@ 0x30
 8009674:	d140      	bne.n	80096f8 <HAL_JPEG_GetInfo+0x10e>
  {
    yblockNb  = (hjpeg->Instance->CONFR4 & JPEG_CONFR4_NB) >> 4;
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	691b      	ldr	r3, [r3, #16]
 800967c:	091b      	lsrs	r3, r3, #4
 800967e:	f003 030f 	and.w	r3, r3, #15
 8009682:	617b      	str	r3, [r7, #20]
    cBblockNb = (hjpeg->Instance->CONFR5 & JPEG_CONFR5_NB) >> 4;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	695b      	ldr	r3, [r3, #20]
 800968a:	091b      	lsrs	r3, r3, #4
 800968c:	f003 030f 	and.w	r3, r3, #15
 8009690:	613b      	str	r3, [r7, #16]
    cRblockNb = (hjpeg->Instance->CONFR6 & JPEG_CONFR6_NB) >> 4;
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	699b      	ldr	r3, [r3, #24]
 8009698:	091b      	lsrs	r3, r3, #4
 800969a:	f003 030f 	and.w	r3, r3, #15
 800969e:	60fb      	str	r3, [r7, #12]

    if ((yblockNb == 1UL) && (cBblockNb == 0UL) && (cRblockNb == 0UL))
 80096a0:	697b      	ldr	r3, [r7, #20]
 80096a2:	2b01      	cmp	r3, #1
 80096a4:	d109      	bne.n	80096ba <HAL_JPEG_GetInfo+0xd0>
 80096a6:	693b      	ldr	r3, [r7, #16]
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d106      	bne.n	80096ba <HAL_JPEG_GetInfo+0xd0>
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d103      	bne.n	80096ba <HAL_JPEG_GetInfo+0xd0>
    {
      pInfo->ChromaSubsampling = JPEG_422_SUBSAMPLING; /*16x8 block*/
 80096b2:	683b      	ldr	r3, [r7, #0]
 80096b4:	2202      	movs	r2, #2
 80096b6:	605a      	str	r2, [r3, #4]
 80096b8:	e01d      	b.n	80096f6 <HAL_JPEG_GetInfo+0x10c>
    }
    else if ((yblockNb == 0UL) && (cBblockNb == 0UL) && (cRblockNb == 0UL))
 80096ba:	697b      	ldr	r3, [r7, #20]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d109      	bne.n	80096d4 <HAL_JPEG_GetInfo+0xea>
 80096c0:	693b      	ldr	r3, [r7, #16]
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d106      	bne.n	80096d4 <HAL_JPEG_GetInfo+0xea>
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d103      	bne.n	80096d4 <HAL_JPEG_GetInfo+0xea>
    {
      pInfo->ChromaSubsampling = JPEG_444_SUBSAMPLING;
 80096cc:	683b      	ldr	r3, [r7, #0]
 80096ce:	2200      	movs	r2, #0
 80096d0:	605a      	str	r2, [r3, #4]
 80096d2:	e010      	b.n	80096f6 <HAL_JPEG_GetInfo+0x10c>
    }
    else if ((yblockNb == 3UL) && (cBblockNb == 0UL) && (cRblockNb == 0UL))
 80096d4:	697b      	ldr	r3, [r7, #20]
 80096d6:	2b03      	cmp	r3, #3
 80096d8:	d109      	bne.n	80096ee <HAL_JPEG_GetInfo+0x104>
 80096da:	693b      	ldr	r3, [r7, #16]
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d106      	bne.n	80096ee <HAL_JPEG_GetInfo+0x104>
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d103      	bne.n	80096ee <HAL_JPEG_GetInfo+0x104>
    {
      pInfo->ChromaSubsampling = JPEG_420_SUBSAMPLING;
 80096e6:	683b      	ldr	r3, [r7, #0]
 80096e8:	2201      	movs	r2, #1
 80096ea:	605a      	str	r2, [r3, #4]
 80096ec:	e003      	b.n	80096f6 <HAL_JPEG_GetInfo+0x10c>
    }
    else /*Default is 4:4:4*/
    {
      pInfo->ChromaSubsampling = JPEG_444_SUBSAMPLING;
 80096ee:	683b      	ldr	r3, [r7, #0]
 80096f0:	2200      	movs	r2, #0
 80096f2:	605a      	str	r2, [r3, #4]
    if ((yblockNb == 1UL) && (cBblockNb == 0UL) && (cRblockNb == 0UL))
 80096f4:	e003      	b.n	80096fe <HAL_JPEG_GetInfo+0x114>
 80096f6:	e002      	b.n	80096fe <HAL_JPEG_GetInfo+0x114>
    }
  }
  else
  {
    pInfo->ChromaSubsampling = JPEG_444_SUBSAMPLING;
 80096f8:	683b      	ldr	r3, [r7, #0]
 80096fa:	2200      	movs	r2, #0
 80096fc:	605a      	str	r2, [r3, #4]
  }

  pInfo->ImageQuality = JPEG_GetQuality(hjpeg);
 80096fe:	6878      	ldr	r0, [r7, #4]
 8009700:	f001 fe9a 	bl	800b438 <JPEG_GetQuality>
 8009704:	4602      	mov	r2, r0
 8009706:	683b      	ldr	r3, [r7, #0]
 8009708:	611a      	str	r2, [r3, #16]

  /* Return function status */
  return HAL_OK;
 800970a:	2300      	movs	r3, #0
}
 800970c:	4618      	mov	r0, r3
 800970e:	3718      	adds	r7, #24
 8009710:	46bd      	mov	sp, r7
 8009712:	bd80      	pop	{r7, pc}

08009714 <HAL_JPEG_Encode_DMA>:
  * @param  OutDataLength size in bytes of the Output buffer
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_JPEG_Encode_DMA(JPEG_HandleTypeDef *hjpeg, uint8_t *pDataInMCU, uint32_t InDataLength,
                                       uint8_t *pDataOut, uint32_t OutDataLength)
{
 8009714:	b580      	push	{r7, lr}
 8009716:	b084      	sub	sp, #16
 8009718:	af00      	add	r7, sp, #0
 800971a:	60f8      	str	r0, [r7, #12]
 800971c:	60b9      	str	r1, [r7, #8]
 800971e:	607a      	str	r2, [r7, #4]
 8009720:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param((InDataLength >= 4UL));
  assert_param((OutDataLength >= 4UL));

  /* Check In/out buffer allocation and size */
  if ((hjpeg == NULL) || (pDataInMCU == NULL) || (pDataOut == NULL))
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	2b00      	cmp	r3, #0
 8009726:	d005      	beq.n	8009734 <HAL_JPEG_Encode_DMA+0x20>
 8009728:	68bb      	ldr	r3, [r7, #8]
 800972a:	2b00      	cmp	r3, #0
 800972c:	d002      	beq.n	8009734 <HAL_JPEG_Encode_DMA+0x20>
 800972e:	683b      	ldr	r3, [r7, #0]
 8009730:	2b00      	cmp	r3, #0
 8009732:	d101      	bne.n	8009738 <HAL_JPEG_Encode_DMA+0x24>
  {
    return HAL_ERROR;
 8009734:	2301      	movs	r3, #1
 8009736:	e059      	b.n	80097ec <HAL_JPEG_Encode_DMA+0xd8>
  }

  /* Process Locked */
  __HAL_LOCK(hjpeg);
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800973e:	2b01      	cmp	r3, #1
 8009740:	d101      	bne.n	8009746 <HAL_JPEG_Encode_DMA+0x32>
 8009742:	2302      	movs	r3, #2
 8009744:	e052      	b.n	80097ec <HAL_JPEG_Encode_DMA+0xd8>
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	2201      	movs	r2, #1
 800974a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  if (hjpeg->State != HAL_JPEG_STATE_READY)
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8009754:	b2db      	uxtb	r3, r3
 8009756:	2b01      	cmp	r3, #1
 8009758:	d005      	beq.n	8009766 <HAL_JPEG_Encode_DMA+0x52>
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hjpeg);
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	2200      	movs	r2, #0
 800975e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_BUSY;
 8009762:	2302      	movs	r3, #2
 8009764:	e042      	b.n	80097ec <HAL_JPEG_Encode_DMA+0xd8>
  }
  else
  {
    if ((hjpeg->Context & JPEG_CONTEXT_CONF_ENCODING) == JPEG_CONTEXT_CONF_ENCODING)
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800976a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800976e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009772:	d134      	bne.n	80097de <HAL_JPEG_Encode_DMA+0xca>
    {
      /*Change JPEG state*/
      hjpeg->State = HAL_JPEG_STATE_BUSY_ENCODING;
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	2203      	movs	r2, #3
 8009778:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

      /*Set the Context to Encode with DMA*/
      hjpeg->Context &= ~(JPEG_CONTEXT_OPERATION_MASK | JPEG_CONTEXT_METHOD_MASK);
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009780:	f023 020f 	bic.w	r2, r3, #15
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	655a      	str	r2, [r3, #84]	@ 0x54
      hjpeg->Context |= (JPEG_CONTEXT_ENCODE | JPEG_CONTEXT_DMA);
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800978c:	f043 020d 	orr.w	r2, r3, #13
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	655a      	str	r2, [r3, #84]	@ 0x54

      /*Store In/out buffers pointers and size*/
      hjpeg->pJpegInBuffPtr = pDataInMCU;
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	68ba      	ldr	r2, [r7, #8]
 8009798:	619a      	str	r2, [r3, #24]
      hjpeg->pJpegOutBuffPtr = pDataOut;
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	683a      	ldr	r2, [r7, #0]
 800979e:	61da      	str	r2, [r3, #28]
      hjpeg->InDataLength = InDataLength;
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	687a      	ldr	r2, [r7, #4]
 80097a4:	629a      	str	r2, [r3, #40]	@ 0x28
      hjpeg->OutDataLength = OutDataLength;
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	69ba      	ldr	r2, [r7, #24]
 80097aa:	62da      	str	r2, [r3, #44]	@ 0x2c

      /*Reset In/out data counter */
      hjpeg->JpegInCount = 0;
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	2200      	movs	r2, #0
 80097b0:	621a      	str	r2, [r3, #32]
      hjpeg->JpegOutCount = 0;
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	2200      	movs	r2, #0
 80097b6:	625a      	str	r2, [r3, #36]	@ 0x24

      /*Init decoding process*/
      JPEG_Init_Process(hjpeg);
 80097b8:	68f8      	ldr	r0, [r7, #12]
 80097ba:	f000 ffcd 	bl	800a758 <JPEG_Init_Process>

      /* JPEG encoding process using DMA */
      if (JPEG_DMA_StartProcess(hjpeg) != HAL_OK)
 80097be:	68f8      	ldr	r0, [r7, #12]
 80097c0:	f001 faee 	bl	800ada0 <JPEG_DMA_StartProcess>
 80097c4:	4603      	mov	r3, r0
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d00f      	beq.n	80097ea <HAL_JPEG_Encode_DMA+0xd6>
      {
        /* Update State */
        hjpeg->State = HAL_JPEG_STATE_ERROR;
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	2206      	movs	r2, #6
 80097ce:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
        /* Process Unlocked */
        __HAL_UNLOCK(hjpeg);
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	2200      	movs	r2, #0
 80097d6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 80097da:	2301      	movs	r3, #1
 80097dc:	e006      	b.n	80097ec <HAL_JPEG_Encode_DMA+0xd8>

    }
    else
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hjpeg);
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	2200      	movs	r2, #0
 80097e2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      return HAL_ERROR;
 80097e6:	2301      	movs	r3, #1
 80097e8:	e000      	b.n	80097ec <HAL_JPEG_Encode_DMA+0xd8>
    }
  }
  /* Return function status */
  return HAL_OK;
 80097ea:	2300      	movs	r3, #0
}
 80097ec:	4618      	mov	r0, r3
 80097ee:	3710      	adds	r7, #16
 80097f0:	46bd      	mov	sp, r7
 80097f2:	bd80      	pop	{r7, pc}

080097f4 <HAL_JPEG_Pause>:
  *                           JPEG_PAUSE_RESUME_OUTPUT: Pause Output processing
  *                           JPEG_PAUSE_RESUME_INPUT_OUTPUT: Pause Input and Output processing
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_JPEG_Pause(JPEG_HandleTypeDef *hjpeg, uint32_t XferSelection)
{
 80097f4:	b480      	push	{r7}
 80097f6:	b085      	sub	sp, #20
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
 80097fc:	6039      	str	r1, [r7, #0]
  uint32_t mask = 0;
 80097fe:	2300      	movs	r3, #0
 8009800:	60fb      	str	r3, [r7, #12]

  assert_param(IS_JPEG_PAUSE_RESUME_STATE(XferSelection));

  if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_DMA)
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009806:	f003 030c 	and.w	r3, r3, #12
 800980a:	2b0c      	cmp	r3, #12
 800980c:	d116      	bne.n	800983c <HAL_JPEG_Pause+0x48>
  {
    if ((XferSelection & JPEG_PAUSE_RESUME_INPUT) == JPEG_PAUSE_RESUME_INPUT)
 800980e:	683b      	ldr	r3, [r7, #0]
 8009810:	f003 0301 	and.w	r3, r3, #1
 8009814:	2b00      	cmp	r3, #0
 8009816:	d005      	beq.n	8009824 <HAL_JPEG_Pause+0x30>
    {
      hjpeg->Context |= JPEG_CONTEXT_PAUSE_INPUT;
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800981c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if ((XferSelection & JPEG_PAUSE_RESUME_OUTPUT) == JPEG_PAUSE_RESUME_OUTPUT)
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	f003 0302 	and.w	r3, r3, #2
 800982a:	2b00      	cmp	r3, #0
 800982c:	d033      	beq.n	8009896 <HAL_JPEG_Pause+0xa2>
    {
      hjpeg->Context |= JPEG_CONTEXT_PAUSE_OUTPUT;
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009832:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	655a      	str	r2, [r3, #84]	@ 0x54
 800983a:	e02c      	b.n	8009896 <HAL_JPEG_Pause+0xa2>
    }

  }
  else if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_IT)
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009840:	f003 030c 	and.w	r3, r3, #12
 8009844:	2b08      	cmp	r3, #8
 8009846:	d126      	bne.n	8009896 <HAL_JPEG_Pause+0xa2>
  {

    if ((XferSelection & JPEG_PAUSE_RESUME_INPUT) == JPEG_PAUSE_RESUME_INPUT)
 8009848:	683b      	ldr	r3, [r7, #0]
 800984a:	f003 0301 	and.w	r3, r3, #1
 800984e:	2b00      	cmp	r3, #0
 8009850:	d009      	beq.n	8009866 <HAL_JPEG_Pause+0x72>
    {
      hjpeg->Context |= JPEG_CONTEXT_PAUSE_INPUT;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009856:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	655a      	str	r2, [r3, #84]	@ 0x54
      mask |= (JPEG_IT_IFT | JPEG_IT_IFNF);
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	f043 0306 	orr.w	r3, r3, #6
 8009864:	60fb      	str	r3, [r7, #12]
    }
    if ((XferSelection & JPEG_PAUSE_RESUME_OUTPUT) == JPEG_PAUSE_RESUME_OUTPUT)
 8009866:	683b      	ldr	r3, [r7, #0]
 8009868:	f003 0302 	and.w	r3, r3, #2
 800986c:	2b00      	cmp	r3, #0
 800986e:	d009      	beq.n	8009884 <HAL_JPEG_Pause+0x90>
    {
      hjpeg->Context |= JPEG_CONTEXT_PAUSE_OUTPUT;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009874:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	655a      	str	r2, [r3, #84]	@ 0x54
      mask |= (JPEG_IT_OFT | JPEG_IT_OFNE | JPEG_IT_EOC);
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 8009882:	60fb      	str	r3, [r7, #12]
    }
    __HAL_JPEG_DISABLE_IT(hjpeg, mask);
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	43da      	mvns	r2, r3
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	400a      	ands	r2, r1
 8009894:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Nothing to do */
  }

  /* Return function status */
  return HAL_OK;
 8009896:	2300      	movs	r3, #0
}
 8009898:	4618      	mov	r0, r3
 800989a:	3714      	adds	r7, #20
 800989c:	46bd      	mov	sp, r7
 800989e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a2:	4770      	bx	lr

080098a4 <HAL_JPEG_ConfigInputBuffer>:
  * @param  pNewInputBuffer Pointer to the new input data buffer
  * @param  InDataLength Size in bytes of the new Input data buffer
  * @retval HAL status
  */
void HAL_JPEG_ConfigInputBuffer(JPEG_HandleTypeDef *hjpeg, uint8_t *pNewInputBuffer, uint32_t InDataLength)
{
 80098a4:	b480      	push	{r7}
 80098a6:	b085      	sub	sp, #20
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	60f8      	str	r0, [r7, #12]
 80098ac:	60b9      	str	r1, [r7, #8]
 80098ae:	607a      	str	r2, [r7, #4]
  hjpeg->pJpegInBuffPtr =  pNewInputBuffer;
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	68ba      	ldr	r2, [r7, #8]
 80098b4:	619a      	str	r2, [r3, #24]
  hjpeg->InDataLength = InDataLength;
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	687a      	ldr	r2, [r7, #4]
 80098ba:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80098bc:	bf00      	nop
 80098be:	3714      	adds	r7, #20
 80098c0:	46bd      	mov	sp, r7
 80098c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c6:	4770      	bx	lr

080098c8 <HAL_JPEG_InfoReadyCallback>:
  * @param  pInfo pointer to a JPEG_ConfTypeDef structure that contains
  *         The JPEG decoded header information
  * @retval None
  */
__weak void HAL_JPEG_InfoReadyCallback(JPEG_HandleTypeDef *hjpeg, JPEG_ConfTypeDef *pInfo)
{
 80098c8:	b480      	push	{r7}
 80098ca:	b083      	sub	sp, #12
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	6078      	str	r0, [r7, #4]
 80098d0:	6039      	str	r1, [r7, #0]
  UNUSED(pInfo);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_JPEG_HeaderParsingCpltCallback could be implemented in the user file
   */
}
 80098d2:	bf00      	nop
 80098d4:	370c      	adds	r7, #12
 80098d6:	46bd      	mov	sp, r7
 80098d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098dc:	4770      	bx	lr

080098de <HAL_JPEG_DecodeCpltCallback>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval None
  */
__weak void HAL_JPEG_DecodeCpltCallback(JPEG_HandleTypeDef *hjpeg)
{
 80098de:	b480      	push	{r7}
 80098e0:	b083      	sub	sp, #12
 80098e2:	af00      	add	r7, sp, #0
 80098e4:	6078      	str	r0, [r7, #4]
  UNUSED(hjpeg);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_JPEG_EncodeCpltCallback could be implemented in the user file
   */
}
 80098e6:	bf00      	nop
 80098e8:	370c      	adds	r7, #12
 80098ea:	46bd      	mov	sp, r7
 80098ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f0:	4770      	bx	lr

080098f2 <HAL_JPEG_ErrorCallback>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval None
  */
__weak void HAL_JPEG_ErrorCallback(JPEG_HandleTypeDef *hjpeg)
{
 80098f2:	b480      	push	{r7}
 80098f4:	b083      	sub	sp, #12
 80098f6:	af00      	add	r7, sp, #0
 80098f8:	6078      	str	r0, [r7, #4]
  UNUSED(hjpeg);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_JPEG_ErrorCallback could be implemented in the user file
   */
}
 80098fa:	bf00      	nop
 80098fc:	370c      	adds	r7, #12
 80098fe:	46bd      	mov	sp, r7
 8009900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009904:	4770      	bx	lr

08009906 <HAL_JPEG_IRQHandler>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval None
  */
void HAL_JPEG_IRQHandler(JPEG_HandleTypeDef *hjpeg)
{
 8009906:	b580      	push	{r7, lr}
 8009908:	b082      	sub	sp, #8
 800990a:	af00      	add	r7, sp, #0
 800990c:	6078      	str	r0, [r7, #4]
  switch (hjpeg->State)
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8009914:	b2db      	uxtb	r3, r3
 8009916:	3b03      	subs	r3, #3
 8009918:	2b01      	cmp	r3, #1
 800991a:	d813      	bhi.n	8009944 <HAL_JPEG_IRQHandler+0x3e>
  {
    case HAL_JPEG_STATE_BUSY_ENCODING:
    case HAL_JPEG_STATE_BUSY_DECODING:
      /* continue JPEG data encoding/Decoding*/
      /* JPEG data processing : In/Out FIFO transfer*/
      if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_IT)
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009920:	f003 030c 	and.w	r3, r3, #12
 8009924:	2b08      	cmp	r3, #8
 8009926:	d103      	bne.n	8009930 <HAL_JPEG_IRQHandler+0x2a>
      {
        (void) JPEG_Process(hjpeg);
 8009928:	6878      	ldr	r0, [r7, #4]
 800992a:	f000 ff89 	bl	800a840 <JPEG_Process>
      }
      else
      {
        /* Nothing to do */
      }
      break;
 800992e:	e00b      	b.n	8009948 <HAL_JPEG_IRQHandler+0x42>
      else if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_DMA)
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009934:	f003 030c 	and.w	r3, r3, #12
 8009938:	2b0c      	cmp	r3, #12
 800993a:	d105      	bne.n	8009948 <HAL_JPEG_IRQHandler+0x42>
        JPEG_DMA_ContinueProcess(hjpeg);
 800993c:	6878      	ldr	r0, [r7, #4]
 800993e:	f001 fac9 	bl	800aed4 <JPEG_DMA_ContinueProcess>
      break;
 8009942:	e001      	b.n	8009948 <HAL_JPEG_IRQHandler+0x42>

    default:
      break;
 8009944:	bf00      	nop
 8009946:	e000      	b.n	800994a <HAL_JPEG_IRQHandler+0x44>
      break;
 8009948:	bf00      	nop
  }
}
 800994a:	bf00      	nop
 800994c:	3708      	adds	r7, #8
 800994e:	46bd      	mov	sp, r7
 8009950:	bd80      	pop	{r7, pc}

08009952 <JPEG_Bits_To_SizeCodes>:
  * @param  Huffcode pointer to codes table
  * @param  LastK pointer to last Coeff (table dimension)
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_Bits_To_SizeCodes(uint8_t *Bits, uint8_t *Huffsize, uint32_t *Huffcode, uint32_t *LastK)
{
 8009952:	b480      	push	{r7}
 8009954:	b08b      	sub	sp, #44	@ 0x2c
 8009956:	af00      	add	r7, sp, #0
 8009958:	60f8      	str	r0, [r7, #12]
 800995a:	60b9      	str	r1, [r7, #8]
 800995c:	607a      	str	r2, [r7, #4]
 800995e:	603b      	str	r3, [r7, #0]
  uint32_t l;
  uint32_t code;
  uint32_t si;

  /* Figure C.1: Generation of table of Huffman code sizes */
  p = 0;
 8009960:	2300      	movs	r3, #0
 8009962:	623b      	str	r3, [r7, #32]
  for (l = 0; l < 16UL; l++)
 8009964:	2300      	movs	r3, #0
 8009966:	61fb      	str	r3, [r7, #28]
 8009968:	e020      	b.n	80099ac <JPEG_Bits_To_SizeCodes+0x5a>
  {
    i = (uint32_t)Bits[l];
 800996a:	68fa      	ldr	r2, [r7, #12]
 800996c:	69fb      	ldr	r3, [r7, #28]
 800996e:	4413      	add	r3, r2
 8009970:	781b      	ldrb	r3, [r3, #0]
 8009972:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((p + i) > 256UL)
 8009974:	6a3a      	ldr	r2, [r7, #32]
 8009976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009978:	4413      	add	r3, r2
 800997a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800997e:	d90f      	bls.n	80099a0 <JPEG_Bits_To_SizeCodes+0x4e>
    {
      /* check for table overflow */
      return HAL_ERROR;
 8009980:	2301      	movs	r3, #1
 8009982:	e055      	b.n	8009a30 <JPEG_Bits_To_SizeCodes+0xde>
    }
    while (i != 0UL)
    {
      Huffsize[p] = (uint8_t) l + 1U;
 8009984:	69fb      	ldr	r3, [r7, #28]
 8009986:	b2da      	uxtb	r2, r3
 8009988:	68b9      	ldr	r1, [r7, #8]
 800998a:	6a3b      	ldr	r3, [r7, #32]
 800998c:	440b      	add	r3, r1
 800998e:	3201      	adds	r2, #1
 8009990:	b2d2      	uxtb	r2, r2
 8009992:	701a      	strb	r2, [r3, #0]
      p++;
 8009994:	6a3b      	ldr	r3, [r7, #32]
 8009996:	3301      	adds	r3, #1
 8009998:	623b      	str	r3, [r7, #32]
      i--;
 800999a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800999c:	3b01      	subs	r3, #1
 800999e:	627b      	str	r3, [r7, #36]	@ 0x24
    while (i != 0UL)
 80099a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d1ee      	bne.n	8009984 <JPEG_Bits_To_SizeCodes+0x32>
  for (l = 0; l < 16UL; l++)
 80099a6:	69fb      	ldr	r3, [r7, #28]
 80099a8:	3301      	adds	r3, #1
 80099aa:	61fb      	str	r3, [r7, #28]
 80099ac:	69fb      	ldr	r3, [r7, #28]
 80099ae:	2b0f      	cmp	r3, #15
 80099b0:	d9db      	bls.n	800996a <JPEG_Bits_To_SizeCodes+0x18>
    }
  }
  Huffsize[p] = 0;
 80099b2:	68ba      	ldr	r2, [r7, #8]
 80099b4:	6a3b      	ldr	r3, [r7, #32]
 80099b6:	4413      	add	r3, r2
 80099b8:	2200      	movs	r2, #0
 80099ba:	701a      	strb	r2, [r3, #0]
  *LastK = p;
 80099bc:	683b      	ldr	r3, [r7, #0]
 80099be:	6a3a      	ldr	r2, [r7, #32]
 80099c0:	601a      	str	r2, [r3, #0]

  /* Figure C.2: Generation of table of Huffman codes */
  code = 0;
 80099c2:	2300      	movs	r3, #0
 80099c4:	61bb      	str	r3, [r7, #24]
  si = Huffsize[0];
 80099c6:	68bb      	ldr	r3, [r7, #8]
 80099c8:	781b      	ldrb	r3, [r3, #0]
 80099ca:	617b      	str	r3, [r7, #20]
  p = 0;
 80099cc:	2300      	movs	r3, #0
 80099ce:	623b      	str	r3, [r7, #32]
  while (Huffsize[p] != 0U)
 80099d0:	e027      	b.n	8009a22 <JPEG_Bits_To_SizeCodes+0xd0>
  {
    while (((uint32_t) Huffsize[p]) == si)
    {
      Huffcode[p] = code;
 80099d2:	6a3b      	ldr	r3, [r7, #32]
 80099d4:	009b      	lsls	r3, r3, #2
 80099d6:	687a      	ldr	r2, [r7, #4]
 80099d8:	4413      	add	r3, r2
 80099da:	69ba      	ldr	r2, [r7, #24]
 80099dc:	601a      	str	r2, [r3, #0]
      p++;
 80099de:	6a3b      	ldr	r3, [r7, #32]
 80099e0:	3301      	adds	r3, #1
 80099e2:	623b      	str	r3, [r7, #32]
      code++;
 80099e4:	69bb      	ldr	r3, [r7, #24]
 80099e6:	3301      	adds	r3, #1
 80099e8:	61bb      	str	r3, [r7, #24]
    while (((uint32_t) Huffsize[p]) == si)
 80099ea:	68ba      	ldr	r2, [r7, #8]
 80099ec:	6a3b      	ldr	r3, [r7, #32]
 80099ee:	4413      	add	r3, r2
 80099f0:	781b      	ldrb	r3, [r3, #0]
 80099f2:	461a      	mov	r2, r3
 80099f4:	697b      	ldr	r3, [r7, #20]
 80099f6:	4293      	cmp	r3, r2
 80099f8:	d0eb      	beq.n	80099d2 <JPEG_Bits_To_SizeCodes+0x80>
    }
    /* code must fit in "size" bits (si), no code is allowed to be all ones*/
    if(si > 31UL)
 80099fa:	697b      	ldr	r3, [r7, #20]
 80099fc:	2b1f      	cmp	r3, #31
 80099fe:	d901      	bls.n	8009a04 <JPEG_Bits_To_SizeCodes+0xb2>
    {
      return HAL_ERROR;
 8009a00:	2301      	movs	r3, #1
 8009a02:	e015      	b.n	8009a30 <JPEG_Bits_To_SizeCodes+0xde>
    }
    if (((uint32_t) code) >= (((uint32_t) 1) << si))
 8009a04:	2201      	movs	r2, #1
 8009a06:	697b      	ldr	r3, [r7, #20]
 8009a08:	fa02 f303 	lsl.w	r3, r2, r3
 8009a0c:	69ba      	ldr	r2, [r7, #24]
 8009a0e:	429a      	cmp	r2, r3
 8009a10:	d301      	bcc.n	8009a16 <JPEG_Bits_To_SizeCodes+0xc4>
    {
      return HAL_ERROR;
 8009a12:	2301      	movs	r3, #1
 8009a14:	e00c      	b.n	8009a30 <JPEG_Bits_To_SizeCodes+0xde>
    }
    code <<= 1;
 8009a16:	69bb      	ldr	r3, [r7, #24]
 8009a18:	005b      	lsls	r3, r3, #1
 8009a1a:	61bb      	str	r3, [r7, #24]
    si++;
 8009a1c:	697b      	ldr	r3, [r7, #20]
 8009a1e:	3301      	adds	r3, #1
 8009a20:	617b      	str	r3, [r7, #20]
  while (Huffsize[p] != 0U)
 8009a22:	68ba      	ldr	r2, [r7, #8]
 8009a24:	6a3b      	ldr	r3, [r7, #32]
 8009a26:	4413      	add	r3, r2
 8009a28:	781b      	ldrb	r3, [r3, #0]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d1dd      	bne.n	80099ea <JPEG_Bits_To_SizeCodes+0x98>
  }
  /* Return function status */
  return HAL_OK;
 8009a2e:	2300      	movs	r3, #0
}
 8009a30:	4618      	mov	r0, r3
 8009a32:	372c      	adds	r7, #44	@ 0x2c
 8009a34:	46bd      	mov	sp, r7
 8009a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a3a:	4770      	bx	lr

08009a3c <JPEG_ACHuff_BitsVals_To_SizeCodes>:
  * @param  AC_SizeCodesTable pointer to AC huffman Sizes/Codes table
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_ACHuff_BitsVals_To_SizeCodes(JPEG_ACHuffTableTypeDef *AC_BitsValsTable,
                                                           JPEG_AC_HuffCodeTableTypeDef *AC_SizeCodesTable)
{
 8009a3c:	b580      	push	{r7, lr}
 8009a3e:	f5ad 6da5 	sub.w	sp, sp, #1320	@ 0x528
 8009a42:	af00      	add	r7, sp, #0
 8009a44:	f507 63a5 	add.w	r3, r7, #1320	@ 0x528
 8009a48:	f2a3 5324 	subw	r3, r3, #1316	@ 0x524
 8009a4c:	6018      	str	r0, [r3, #0]
 8009a4e:	f507 63a5 	add.w	r3, r7, #1320	@ 0x528
 8009a52:	f5a3 63a5 	sub.w	r3, r3, #1320	@ 0x528
 8009a56:	6019      	str	r1, [r3, #0]
  uint32_t huffcode[257];
  uint32_t k;
  uint32_t l, lsb, msb;
  uint32_t lastK;

  error = JPEG_Bits_To_SizeCodes(AC_BitsValsTable->Bits, huffsize, huffcode, &lastK);
 8009a58:	f507 63a5 	add.w	r3, r7, #1320	@ 0x528
 8009a5c:	f2a3 5324 	subw	r3, r3, #1316	@ 0x524
 8009a60:	6818      	ldr	r0, [r3, #0]
 8009a62:	f107 0308 	add.w	r3, r7, #8
 8009a66:	f107 020c 	add.w	r2, r7, #12
 8009a6a:	f507 6182 	add.w	r1, r7, #1040	@ 0x410
 8009a6e:	f7ff ff70 	bl	8009952 <JPEG_Bits_To_SizeCodes>
 8009a72:	4603      	mov	r3, r0
 8009a74:	f887 351f 	strb.w	r3, [r7, #1311]	@ 0x51f
  if (error != HAL_OK)
 8009a78:	f897 351f 	ldrb.w	r3, [r7, #1311]	@ 0x51f
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d002      	beq.n	8009a86 <JPEG_ACHuff_BitsVals_To_SizeCodes+0x4a>
  {
    return  error;
 8009a80:	f897 351f 	ldrb.w	r3, [r7, #1311]	@ 0x51f
 8009a84:	e075      	b.n	8009b72 <JPEG_ACHuff_BitsVals_To_SizeCodes+0x136>
  }

  /* Figure C.3: Ordering procedure for encoding procedure code tables */
  k = 0;
 8009a86:	2300      	movs	r3, #0
 8009a88:	f8c7 3524 	str.w	r3, [r7, #1316]	@ 0x524

  while (k < lastK)
 8009a8c:	e067      	b.n	8009b5e <JPEG_ACHuff_BitsVals_To_SizeCodes+0x122>
  {
    l = AC_BitsValsTable->HuffVal[k];
 8009a8e:	f507 63a5 	add.w	r3, r7, #1320	@ 0x528
 8009a92:	f2a3 5324 	subw	r3, r3, #1316	@ 0x524
 8009a96:	681a      	ldr	r2, [r3, #0]
 8009a98:	f8d7 3524 	ldr.w	r3, [r7, #1316]	@ 0x524
 8009a9c:	4413      	add	r3, r2
 8009a9e:	3310      	adds	r3, #16
 8009aa0:	781b      	ldrb	r3, [r3, #0]
 8009aa2:	f8c7 3520 	str.w	r3, [r7, #1312]	@ 0x520
    if (l == 0UL)
 8009aa6:	f8d7 3520 	ldr.w	r3, [r7, #1312]	@ 0x520
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d103      	bne.n	8009ab6 <JPEG_ACHuff_BitsVals_To_SizeCodes+0x7a>
    {
      l = 160; /*l = 0x00 EOB code*/
 8009aae:	23a0      	movs	r3, #160	@ 0xa0
 8009ab0:	f8c7 3520 	str.w	r3, [r7, #1312]	@ 0x520
 8009ab4:	e021      	b.n	8009afa <JPEG_ACHuff_BitsVals_To_SizeCodes+0xbe>
    }
    else if (l == 0xF0UL) /* l = 0xF0 ZRL code*/
 8009ab6:	f8d7 3520 	ldr.w	r3, [r7, #1312]	@ 0x520
 8009aba:	2bf0      	cmp	r3, #240	@ 0xf0
 8009abc:	d103      	bne.n	8009ac6 <JPEG_ACHuff_BitsVals_To_SizeCodes+0x8a>
    {
      l = 161;
 8009abe:	23a1      	movs	r3, #161	@ 0xa1
 8009ac0:	f8c7 3520 	str.w	r3, [r7, #1312]	@ 0x520
 8009ac4:	e019      	b.n	8009afa <JPEG_ACHuff_BitsVals_To_SizeCodes+0xbe>
    }
    else
    {
      msb = (l & 0xF0UL) >> 4;
 8009ac6:	f8d7 3520 	ldr.w	r3, [r7, #1312]	@ 0x520
 8009aca:	091b      	lsrs	r3, r3, #4
 8009acc:	f003 030f 	and.w	r3, r3, #15
 8009ad0:	f8c7 3518 	str.w	r3, [r7, #1304]	@ 0x518
      lsb = (l & 0x0FUL);
 8009ad4:	f8d7 3520 	ldr.w	r3, [r7, #1312]	@ 0x520
 8009ad8:	f003 030f 	and.w	r3, r3, #15
 8009adc:	f8c7 3514 	str.w	r3, [r7, #1300]	@ 0x514
      l = (msb * 10UL) + lsb - 1UL;
 8009ae0:	f8d7 2518 	ldr.w	r2, [r7, #1304]	@ 0x518
 8009ae4:	4613      	mov	r3, r2
 8009ae6:	009b      	lsls	r3, r3, #2
 8009ae8:	4413      	add	r3, r2
 8009aea:	005b      	lsls	r3, r3, #1
 8009aec:	461a      	mov	r2, r3
 8009aee:	f8d7 3514 	ldr.w	r3, [r7, #1300]	@ 0x514
 8009af2:	4413      	add	r3, r2
 8009af4:	3b01      	subs	r3, #1
 8009af6:	f8c7 3520 	str.w	r3, [r7, #1312]	@ 0x520
    }
    if (l >= JPEG_AC_HUFF_TABLE_SIZE)
 8009afa:	f8d7 3520 	ldr.w	r3, [r7, #1312]	@ 0x520
 8009afe:	2ba1      	cmp	r3, #161	@ 0xa1
 8009b00:	d901      	bls.n	8009b06 <JPEG_ACHuff_BitsVals_To_SizeCodes+0xca>
    {
      return HAL_ERROR; /* Huffman Table overflow error*/
 8009b02:	2301      	movs	r3, #1
 8009b04:	e035      	b.n	8009b72 <JPEG_ACHuff_BitsVals_To_SizeCodes+0x136>
    }
    else
    {
      AC_SizeCodesTable->HuffmanCode[l] = huffcode[k];
 8009b06:	f507 63a5 	add.w	r3, r7, #1320	@ 0x528
 8009b0a:	f2a3 531c 	subw	r3, r3, #1308	@ 0x51c
 8009b0e:	f8d7 2524 	ldr.w	r2, [r7, #1316]	@ 0x524
 8009b12:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009b16:	f507 63a5 	add.w	r3, r7, #1320	@ 0x528
 8009b1a:	f5a3 63a5 	sub.w	r3, r3, #1320	@ 0x528
 8009b1e:	6819      	ldr	r1, [r3, #0]
 8009b20:	f8d7 3520 	ldr.w	r3, [r7, #1312]	@ 0x520
 8009b24:	3328      	adds	r3, #40	@ 0x28
 8009b26:	009b      	lsls	r3, r3, #2
 8009b28:	440b      	add	r3, r1
 8009b2a:	605a      	str	r2, [r3, #4]
      AC_SizeCodesTable->CodeLength[l] = huffsize[k] - 1U;
 8009b2c:	f507 63a5 	add.w	r3, r7, #1320	@ 0x528
 8009b30:	f5a3 728c 	sub.w	r2, r3, #280	@ 0x118
 8009b34:	f8d7 3524 	ldr.w	r3, [r7, #1316]	@ 0x524
 8009b38:	4413      	add	r3, r2
 8009b3a:	781b      	ldrb	r3, [r3, #0]
 8009b3c:	3b01      	subs	r3, #1
 8009b3e:	b2d9      	uxtb	r1, r3
 8009b40:	f507 63a5 	add.w	r3, r7, #1320	@ 0x528
 8009b44:	f5a3 63a5 	sub.w	r3, r3, #1320	@ 0x528
 8009b48:	681a      	ldr	r2, [r3, #0]
 8009b4a:	f8d7 3520 	ldr.w	r3, [r7, #1312]	@ 0x520
 8009b4e:	4413      	add	r3, r2
 8009b50:	460a      	mov	r2, r1
 8009b52:	701a      	strb	r2, [r3, #0]
      k++;
 8009b54:	f8d7 3524 	ldr.w	r3, [r7, #1316]	@ 0x524
 8009b58:	3301      	adds	r3, #1
 8009b5a:	f8c7 3524 	str.w	r3, [r7, #1316]	@ 0x524
  while (k < lastK)
 8009b5e:	f507 63a5 	add.w	r3, r7, #1320	@ 0x528
 8009b62:	f5a3 63a4 	sub.w	r3, r3, #1312	@ 0x520
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	f8d7 2524 	ldr.w	r2, [r7, #1316]	@ 0x524
 8009b6c:	429a      	cmp	r2, r3
 8009b6e:	d38e      	bcc.n	8009a8e <JPEG_ACHuff_BitsVals_To_SizeCodes+0x52>
    }
  }

  /* Return function status */
  return HAL_OK;
 8009b70:	2300      	movs	r3, #0
}
 8009b72:	4618      	mov	r0, r3
 8009b74:	f507 67a5 	add.w	r7, r7, #1320	@ 0x528
 8009b78:	46bd      	mov	sp, r7
 8009b7a:	bd80      	pop	{r7, pc}

08009b7c <JPEG_DCHuff_BitsVals_To_SizeCodes>:
  * @param  DC_SizeCodesTable pointer to DC huffman Sizes/Codes table
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_DCHuff_BitsVals_To_SizeCodes(JPEG_DCHuffTableTypeDef *DC_BitsValsTable,
                                                           JPEG_DC_HuffCodeTableTypeDef *DC_SizeCodesTable)
{
 8009b7c:	b580      	push	{r7, lr}
 8009b7e:	f5ad 6da4 	sub.w	sp, sp, #1312	@ 0x520
 8009b82:	af00      	add	r7, sp, #0
 8009b84:	f507 63a4 	add.w	r3, r7, #1312	@ 0x520
 8009b88:	f2a3 531c 	subw	r3, r3, #1308	@ 0x51c
 8009b8c:	6018      	str	r0, [r3, #0]
 8009b8e:	f507 63a4 	add.w	r3, r7, #1312	@ 0x520
 8009b92:	f5a3 63a4 	sub.w	r3, r3, #1312	@ 0x520
 8009b96:	6019      	str	r1, [r3, #0]
  uint32_t k;
  uint32_t l;
  uint32_t lastK;
  uint8_t huffsize[257];
  uint32_t huffcode[257];
  error = JPEG_Bits_To_SizeCodes(DC_BitsValsTable->Bits, huffsize, huffcode, &lastK);
 8009b98:	f507 63a4 	add.w	r3, r7, #1312	@ 0x520
 8009b9c:	f2a3 531c 	subw	r3, r3, #1308	@ 0x51c
 8009ba0:	6818      	ldr	r0, [r3, #0]
 8009ba2:	f507 63a2 	add.w	r3, r7, #1296	@ 0x510
 8009ba6:	f107 0208 	add.w	r2, r7, #8
 8009baa:	f207 410c 	addw	r1, r7, #1036	@ 0x40c
 8009bae:	f7ff fed0 	bl	8009952 <JPEG_Bits_To_SizeCodes>
 8009bb2:	4603      	mov	r3, r0
 8009bb4:	f887 351b 	strb.w	r3, [r7, #1307]	@ 0x51b
  if (error != HAL_OK)
 8009bb8:	f897 351b 	ldrb.w	r3, [r7, #1307]	@ 0x51b
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d002      	beq.n	8009bc6 <JPEG_DCHuff_BitsVals_To_SizeCodes+0x4a>
  {
    return  error;
 8009bc0:	f897 351b 	ldrb.w	r3, [r7, #1307]	@ 0x51b
 8009bc4:	e048      	b.n	8009c58 <JPEG_DCHuff_BitsVals_To_SizeCodes+0xdc>
  }
  /* Figure C.3: ordering procedure for encoding procedure code tables */
  k = 0;
 8009bc6:	2300      	movs	r3, #0
 8009bc8:	f8c7 351c 	str.w	r3, [r7, #1308]	@ 0x51c

  while (k < lastK)
 8009bcc:	e03d      	b.n	8009c4a <JPEG_DCHuff_BitsVals_To_SizeCodes+0xce>
  {
    l = DC_BitsValsTable->HuffVal[k];
 8009bce:	f507 63a4 	add.w	r3, r7, #1312	@ 0x520
 8009bd2:	f2a3 531c 	subw	r3, r3, #1308	@ 0x51c
 8009bd6:	681a      	ldr	r2, [r3, #0]
 8009bd8:	f8d7 351c 	ldr.w	r3, [r7, #1308]	@ 0x51c
 8009bdc:	4413      	add	r3, r2
 8009bde:	3310      	adds	r3, #16
 8009be0:	781b      	ldrb	r3, [r3, #0]
 8009be2:	f8c7 3514 	str.w	r3, [r7, #1300]	@ 0x514
    if (l >= JPEG_DC_HUFF_TABLE_SIZE)
 8009be6:	f8d7 3514 	ldr.w	r3, [r7, #1300]	@ 0x514
 8009bea:	2b0b      	cmp	r3, #11
 8009bec:	d901      	bls.n	8009bf2 <JPEG_DCHuff_BitsVals_To_SizeCodes+0x76>
    {
      return HAL_ERROR; /* Huffman Table overflow error*/
 8009bee:	2301      	movs	r3, #1
 8009bf0:	e032      	b.n	8009c58 <JPEG_DCHuff_BitsVals_To_SizeCodes+0xdc>
    }
    else
    {
      DC_SizeCodesTable->HuffmanCode[l] = huffcode[k];
 8009bf2:	f507 63a4 	add.w	r3, r7, #1312	@ 0x520
 8009bf6:	f5a3 63a3 	sub.w	r3, r3, #1304	@ 0x518
 8009bfa:	f8d7 251c 	ldr.w	r2, [r7, #1308]	@ 0x51c
 8009bfe:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009c02:	f507 63a4 	add.w	r3, r7, #1312	@ 0x520
 8009c06:	f5a3 63a4 	sub.w	r3, r3, #1312	@ 0x520
 8009c0a:	6819      	ldr	r1, [r3, #0]
 8009c0c:	f8d7 3514 	ldr.w	r3, [r7, #1300]	@ 0x514
 8009c10:	3302      	adds	r3, #2
 8009c12:	009b      	lsls	r3, r3, #2
 8009c14:	440b      	add	r3, r1
 8009c16:	605a      	str	r2, [r3, #4]
      DC_SizeCodesTable->CodeLength[l] = huffsize[k] - 1U;
 8009c18:	f507 63a4 	add.w	r3, r7, #1312	@ 0x520
 8009c1c:	f5a3 728a 	sub.w	r2, r3, #276	@ 0x114
 8009c20:	f8d7 351c 	ldr.w	r3, [r7, #1308]	@ 0x51c
 8009c24:	4413      	add	r3, r2
 8009c26:	781b      	ldrb	r3, [r3, #0]
 8009c28:	3b01      	subs	r3, #1
 8009c2a:	b2d9      	uxtb	r1, r3
 8009c2c:	f507 63a4 	add.w	r3, r7, #1312	@ 0x520
 8009c30:	f5a3 63a4 	sub.w	r3, r3, #1312	@ 0x520
 8009c34:	681a      	ldr	r2, [r3, #0]
 8009c36:	f8d7 3514 	ldr.w	r3, [r7, #1300]	@ 0x514
 8009c3a:	4413      	add	r3, r2
 8009c3c:	460a      	mov	r2, r1
 8009c3e:	701a      	strb	r2, [r3, #0]
      k++;
 8009c40:	f8d7 351c 	ldr.w	r3, [r7, #1308]	@ 0x51c
 8009c44:	3301      	adds	r3, #1
 8009c46:	f8c7 351c 	str.w	r3, [r7, #1308]	@ 0x51c
  while (k < lastK)
 8009c4a:	f8d7 3510 	ldr.w	r3, [r7, #1296]	@ 0x510
 8009c4e:	f8d7 251c 	ldr.w	r2, [r7, #1308]	@ 0x51c
 8009c52:	429a      	cmp	r2, r3
 8009c54:	d3bb      	bcc.n	8009bce <JPEG_DCHuff_BitsVals_To_SizeCodes+0x52>
    }
  }

  /* Return function status */
  return HAL_OK;
 8009c56:	2300      	movs	r3, #0
}
 8009c58:	4618      	mov	r0, r3
 8009c5a:	f507 67a4 	add.w	r7, r7, #1312	@ 0x520
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	bd80      	pop	{r7, pc}

08009c62 <JPEG_Set_HuffDC_Mem>:
  * @param  DCTableAddress Encoder DC huffman table address it could be HUFFENC_DC0 or HUFFENC_DC1.
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_Set_HuffDC_Mem(JPEG_HandleTypeDef *hjpeg, JPEG_DCHuffTableTypeDef *HuffTableDC,
                                             const __IO uint32_t *DCTableAddress)
{
 8009c62:	b580      	push	{r7, lr}
 8009c64:	b09a      	sub	sp, #104	@ 0x68
 8009c66:	af00      	add	r7, sp, #0
 8009c68:	60f8      	str	r0, [r7, #12]
 8009c6a:	60b9      	str	r1, [r7, #8]
 8009c6c:	607a      	str	r2, [r7, #4]
  uint32_t i;
  uint32_t lsb;
  uint32_t msb;
  __IO uint32_t *address, *addressDef;

  if (DCTableAddress == (hjpeg->Instance->HUFFENC_DC0))
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	f503 63f8 	add.w	r3, r3, #1984	@ 0x7c0
 8009c76:	687a      	ldr	r2, [r7, #4]
 8009c78:	429a      	cmp	r2, r3
 8009c7a:	d106      	bne.n	8009c8a <JPEG_Set_HuffDC_Mem+0x28>
  {
    address = (hjpeg->Instance->HUFFENC_DC0 + (JPEG_DC_HUFF_TABLE_SIZE / 2UL));
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	f503 63f8 	add.w	r3, r3, #1984	@ 0x7c0
 8009c84:	3318      	adds	r3, #24
 8009c86:	663b      	str	r3, [r7, #96]	@ 0x60
 8009c88:	e00f      	b.n	8009caa <JPEG_Set_HuffDC_Mem+0x48>
  }
  else if (DCTableAddress == (hjpeg->Instance->HUFFENC_DC1))
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	f503 63fc 	add.w	r3, r3, #2016	@ 0x7e0
 8009c92:	687a      	ldr	r2, [r7, #4]
 8009c94:	429a      	cmp	r2, r3
 8009c96:	d106      	bne.n	8009ca6 <JPEG_Set_HuffDC_Mem+0x44>
  {
    address = (hjpeg->Instance->HUFFENC_DC1 + (JPEG_DC_HUFF_TABLE_SIZE / 2UL));
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	f503 63fc 	add.w	r3, r3, #2016	@ 0x7e0
 8009ca0:	3318      	adds	r3, #24
 8009ca2:	663b      	str	r3, [r7, #96]	@ 0x60
 8009ca4:	e001      	b.n	8009caa <JPEG_Set_HuffDC_Mem+0x48>
  }
  else
  {
    return HAL_ERROR;
 8009ca6:	2301      	movs	r3, #1
 8009ca8:	e059      	b.n	8009d5e <JPEG_Set_HuffDC_Mem+0xfc>
  }

  if (HuffTableDC != NULL)
 8009caa:	68bb      	ldr	r3, [r7, #8]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d055      	beq.n	8009d5c <JPEG_Set_HuffDC_Mem+0xfa>
  {
    error = JPEG_DCHuff_BitsVals_To_SizeCodes(HuffTableDC, &dcSizeCodesTable);
 8009cb0:	f107 0314 	add.w	r3, r7, #20
 8009cb4:	4619      	mov	r1, r3
 8009cb6:	68b8      	ldr	r0, [r7, #8]
 8009cb8:	f7ff ff60 	bl	8009b7c <JPEG_DCHuff_BitsVals_To_SizeCodes>
 8009cbc:	4603      	mov	r3, r0
 8009cbe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    if (error != HAL_OK)
 8009cc2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d002      	beq.n	8009cd0 <JPEG_Set_HuffDC_Mem+0x6e>
    {
      return  error;
 8009cca:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009cce:	e046      	b.n	8009d5e <JPEG_Set_HuffDC_Mem+0xfc>
    }
    addressDef = address;
 8009cd0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009cd2:	65bb      	str	r3, [r7, #88]	@ 0x58
    *addressDef = 0x0FFF0FFF;
 8009cd4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009cd6:	f06f 22f0 	mvn.w	r2, #4026593280	@ 0xf000f000
 8009cda:	601a      	str	r2, [r3, #0]
    addressDef++;
 8009cdc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009cde:	3304      	adds	r3, #4
 8009ce0:	65bb      	str	r3, [r7, #88]	@ 0x58
    *addressDef = 0x0FFF0FFF;
 8009ce2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009ce4:	f06f 22f0 	mvn.w	r2, #4026593280	@ 0xf000f000
 8009ce8:	601a      	str	r2, [r3, #0]

    i = JPEG_DC_HUFF_TABLE_SIZE;
 8009cea:	230c      	movs	r3, #12
 8009cec:	667b      	str	r3, [r7, #100]	@ 0x64
    while (i > 1UL)
 8009cee:	e032      	b.n	8009d56 <JPEG_Set_HuffDC_Mem+0xf4>
    {
      i--;
 8009cf0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009cf2:	3b01      	subs	r3, #1
 8009cf4:	667b      	str	r3, [r7, #100]	@ 0x64
      address --;
 8009cf6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009cf8:	3b04      	subs	r3, #4
 8009cfa:	663b      	str	r3, [r7, #96]	@ 0x60
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8009cfc:	f107 0214 	add.w	r2, r7, #20
 8009d00:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009d02:	4413      	add	r3, r2
 8009d04:	781b      	ldrb	r3, [r3, #0]
 8009d06:	021b      	lsls	r3, r3, #8
 8009d08:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8009d0c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009d0e:	3302      	adds	r3, #2
 8009d10:	009b      	lsls	r3, r3, #2
 8009d12:	3368      	adds	r3, #104	@ 0x68
 8009d14:	443b      	add	r3, r7
 8009d16:	f853 3c50 	ldr.w	r3, [r3, #-80]
 8009d1a:	b2db      	uxtb	r3, r3
 8009d1c:	4313      	orrs	r3, r2
 8009d1e:	657b      	str	r3, [r7, #84]	@ 0x54
                                                                                   0xFFUL);
      i--;
 8009d20:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009d22:	3b01      	subs	r3, #1
 8009d24:	667b      	str	r3, [r7, #100]	@ 0x64
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8009d26:	f107 0214 	add.w	r2, r7, #20
 8009d2a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009d2c:	4413      	add	r3, r2
 8009d2e:	781b      	ldrb	r3, [r3, #0]
 8009d30:	021b      	lsls	r3, r3, #8
 8009d32:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8009d36:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009d38:	3302      	adds	r3, #2
 8009d3a:	009b      	lsls	r3, r3, #2
 8009d3c:	3368      	adds	r3, #104	@ 0x68
 8009d3e:	443b      	add	r3, r7
 8009d40:	f853 3c50 	ldr.w	r3, [r3, #-80]
 8009d44:	b2db      	uxtb	r3, r3
 8009d46:	4313      	orrs	r3, r2
 8009d48:	653b      	str	r3, [r7, #80]	@ 0x50
                                                                                   0xFFUL);

      *address = lsb | (msb << 16);
 8009d4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009d4c:	041a      	lsls	r2, r3, #16
 8009d4e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009d50:	431a      	orrs	r2, r3
 8009d52:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009d54:	601a      	str	r2, [r3, #0]
    while (i > 1UL)
 8009d56:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009d58:	2b01      	cmp	r3, #1
 8009d5a:	d8c9      	bhi.n	8009cf0 <JPEG_Set_HuffDC_Mem+0x8e>
    }
  }

  /* Return function status */
  return HAL_OK;
 8009d5c:	2300      	movs	r3, #0
}
 8009d5e:	4618      	mov	r0, r3
 8009d60:	3768      	adds	r7, #104	@ 0x68
 8009d62:	46bd      	mov	sp, r7
 8009d64:	bd80      	pop	{r7, pc}
	...

08009d68 <JPEG_Set_HuffAC_Mem>:
  * @param  ACTableAddress Encoder AC huffman table address it could be HUFFENC_AC0 or HUFFENC_AC1.
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_Set_HuffAC_Mem(JPEG_HandleTypeDef *hjpeg, JPEG_ACHuffTableTypeDef *HuffTableAC,
                                             const __IO uint32_t *ACTableAddress)
{
 8009d68:	b580      	push	{r7, lr}
 8009d6a:	f5ad 7d56 	sub.w	sp, sp, #856	@ 0x358
 8009d6e:	af00      	add	r7, sp, #0
 8009d70:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8009d74:	f5a3 7353 	sub.w	r3, r3, #844	@ 0x34c
 8009d78:	6018      	str	r0, [r3, #0]
 8009d7a:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8009d7e:	f5a3 7354 	sub.w	r3, r3, #848	@ 0x350
 8009d82:	6019      	str	r1, [r3, #0]
 8009d84:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8009d88:	f5a3 7355 	sub.w	r3, r3, #852	@ 0x354
 8009d8c:	601a      	str	r2, [r3, #0]
  HAL_StatusTypeDef error;
  JPEG_AC_HuffCodeTableTypeDef acSizeCodesTable;
  uint32_t i, lsb, msb;
  __IO uint32_t *address, *addressDef;

  if (ACTableAddress == (hjpeg->Instance->HUFFENC_AC0))
 8009d8e:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8009d92:	f5a3 7353 	sub.w	r3, r3, #844	@ 0x34c
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d9e:	f507 7256 	add.w	r2, r7, #856	@ 0x358
 8009da2:	f5a2 7255 	sub.w	r2, r2, #852	@ 0x354
 8009da6:	6812      	ldr	r2, [r2, #0]
 8009da8:	429a      	cmp	r2, r3
 8009daa:	d10c      	bne.n	8009dc6 <JPEG_Set_HuffAC_Mem+0x5e>
  {
    address = (hjpeg->Instance->HUFFENC_AC0 + (JPEG_AC_HUFF_TABLE_SIZE / 2UL));
 8009dac:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8009db0:	f5a3 7353 	sub.w	r3, r3, #844	@ 0x34c
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009dbc:	f503 73a2 	add.w	r3, r3, #324	@ 0x144
 8009dc0:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
 8009dc4:	e01d      	b.n	8009e02 <JPEG_Set_HuffAC_Mem+0x9a>
  }
  else if (ACTableAddress == (hjpeg->Instance->HUFFENC_AC1))
 8009dc6:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8009dca:	f5a3 7353 	sub.w	r3, r3, #844	@ 0x34c
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	f503 63cc 	add.w	r3, r3, #1632	@ 0x660
 8009dd6:	f507 7256 	add.w	r2, r7, #856	@ 0x358
 8009dda:	f5a2 7255 	sub.w	r2, r2, #852	@ 0x354
 8009dde:	6812      	ldr	r2, [r2, #0]
 8009de0:	429a      	cmp	r2, r3
 8009de2:	d10c      	bne.n	8009dfe <JPEG_Set_HuffAC_Mem+0x96>
  {
    address = (hjpeg->Instance->HUFFENC_AC1 + (JPEG_AC_HUFF_TABLE_SIZE / 2UL));
 8009de4:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8009de8:	f5a3 7353 	sub.w	r3, r3, #844	@ 0x34c
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	f503 63cc 	add.w	r3, r3, #1632	@ 0x660
 8009df4:	f503 73a2 	add.w	r3, r3, #324	@ 0x144
 8009df8:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
 8009dfc:	e001      	b.n	8009e02 <JPEG_Set_HuffAC_Mem+0x9a>
  }
  else
  {
    return HAL_ERROR;
 8009dfe:	2301      	movs	r3, #1
 8009e00:	e0a8      	b.n	8009f54 <JPEG_Set_HuffAC_Mem+0x1ec>
  }

  if (HuffTableAC != NULL)
 8009e02:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8009e06:	f5a3 7354 	sub.w	r3, r3, #848	@ 0x350
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	f000 80a0 	beq.w	8009f52 <JPEG_Set_HuffAC_Mem+0x1ea>
  {
    error = JPEG_ACHuff_BitsVals_To_SizeCodes(HuffTableAC, &acSizeCodesTable);
 8009e12:	f107 0214 	add.w	r2, r7, #20
 8009e16:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8009e1a:	f5a3 7354 	sub.w	r3, r3, #848	@ 0x350
 8009e1e:	4611      	mov	r1, r2
 8009e20:	6818      	ldr	r0, [r3, #0]
 8009e22:	f7ff fe0b 	bl	8009a3c <JPEG_ACHuff_BitsVals_To_SizeCodes>
 8009e26:	4603      	mov	r3, r0
 8009e28:	f887 334b 	strb.w	r3, [r7, #843]	@ 0x34b
    if (error != HAL_OK)
 8009e2c:	f897 334b 	ldrb.w	r3, [r7, #843]	@ 0x34b
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d002      	beq.n	8009e3a <JPEG_Set_HuffAC_Mem+0xd2>
    {
      return  error;
 8009e34:	f897 334b 	ldrb.w	r3, [r7, #843]	@ 0x34b
 8009e38:	e08c      	b.n	8009f54 <JPEG_Set_HuffAC_Mem+0x1ec>
    }
    /* Default values settings: 162:167 FFFh , 168:175 FD0h_FD7h */
    /* Locations 162:175 of each AC table contain information used internally by the core */

    addressDef = address;
 8009e3a:	f8d7 3350 	ldr.w	r3, [r7, #848]	@ 0x350
 8009e3e:	f8c7 334c 	str.w	r3, [r7, #844]	@ 0x34c
    for (i = 0; i < 3UL; i++)
 8009e42:	2300      	movs	r3, #0
 8009e44:	f8c7 3354 	str.w	r3, [r7, #852]	@ 0x354
 8009e48:	e00e      	b.n	8009e68 <JPEG_Set_HuffAC_Mem+0x100>
    {
      *addressDef = 0x0FFF0FFF;
 8009e4a:	f8d7 334c 	ldr.w	r3, [r7, #844]	@ 0x34c
 8009e4e:	f06f 22f0 	mvn.w	r2, #4026593280	@ 0xf000f000
 8009e52:	601a      	str	r2, [r3, #0]
      addressDef++;
 8009e54:	f8d7 334c 	ldr.w	r3, [r7, #844]	@ 0x34c
 8009e58:	3304      	adds	r3, #4
 8009e5a:	f8c7 334c 	str.w	r3, [r7, #844]	@ 0x34c
    for (i = 0; i < 3UL; i++)
 8009e5e:	f8d7 3354 	ldr.w	r3, [r7, #852]	@ 0x354
 8009e62:	3301      	adds	r3, #1
 8009e64:	f8c7 3354 	str.w	r3, [r7, #852]	@ 0x354
 8009e68:	f8d7 3354 	ldr.w	r3, [r7, #852]	@ 0x354
 8009e6c:	2b02      	cmp	r3, #2
 8009e6e:	d9ec      	bls.n	8009e4a <JPEG_Set_HuffAC_Mem+0xe2>
    }
    *addressDef = 0x0FD10FD0;
 8009e70:	f8d7 334c 	ldr.w	r3, [r7, #844]	@ 0x34c
 8009e74:	4a3a      	ldr	r2, [pc, #232]	@ (8009f60 <JPEG_Set_HuffAC_Mem+0x1f8>)
 8009e76:	601a      	str	r2, [r3, #0]
    addressDef++;
 8009e78:	f8d7 334c 	ldr.w	r3, [r7, #844]	@ 0x34c
 8009e7c:	3304      	adds	r3, #4
 8009e7e:	f8c7 334c 	str.w	r3, [r7, #844]	@ 0x34c
    *addressDef = 0x0FD30FD2;
 8009e82:	f8d7 334c 	ldr.w	r3, [r7, #844]	@ 0x34c
 8009e86:	4a37      	ldr	r2, [pc, #220]	@ (8009f64 <JPEG_Set_HuffAC_Mem+0x1fc>)
 8009e88:	601a      	str	r2, [r3, #0]
    addressDef++;
 8009e8a:	f8d7 334c 	ldr.w	r3, [r7, #844]	@ 0x34c
 8009e8e:	3304      	adds	r3, #4
 8009e90:	f8c7 334c 	str.w	r3, [r7, #844]	@ 0x34c
    *addressDef = 0x0FD50FD4;
 8009e94:	f8d7 334c 	ldr.w	r3, [r7, #844]	@ 0x34c
 8009e98:	4a33      	ldr	r2, [pc, #204]	@ (8009f68 <JPEG_Set_HuffAC_Mem+0x200>)
 8009e9a:	601a      	str	r2, [r3, #0]
    addressDef++;
 8009e9c:	f8d7 334c 	ldr.w	r3, [r7, #844]	@ 0x34c
 8009ea0:	3304      	adds	r3, #4
 8009ea2:	f8c7 334c 	str.w	r3, [r7, #844]	@ 0x34c
    *addressDef = 0x0FD70FD6;
 8009ea6:	f8d7 334c 	ldr.w	r3, [r7, #844]	@ 0x34c
 8009eaa:	4a30      	ldr	r2, [pc, #192]	@ (8009f6c <JPEG_Set_HuffAC_Mem+0x204>)
 8009eac:	601a      	str	r2, [r3, #0]
    /* end of Locations 162:175  */


    i = JPEG_AC_HUFF_TABLE_SIZE;
 8009eae:	23a2      	movs	r3, #162	@ 0xa2
 8009eb0:	f8c7 3354 	str.w	r3, [r7, #852]	@ 0x354
    while (i > 1UL)
 8009eb4:	e049      	b.n	8009f4a <JPEG_Set_HuffAC_Mem+0x1e2>
    {
      i--;
 8009eb6:	f8d7 3354 	ldr.w	r3, [r7, #852]	@ 0x354
 8009eba:	3b01      	subs	r3, #1
 8009ebc:	f8c7 3354 	str.w	r3, [r7, #852]	@ 0x354
      address--;
 8009ec0:	f8d7 3350 	ldr.w	r3, [r7, #848]	@ 0x350
 8009ec4:	3b04      	subs	r3, #4
 8009ec6:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
      msb = ((uint32_t)(((uint32_t)acSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)acSizeCodesTable.HuffmanCode[i] &
 8009eca:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8009ece:	f5a3 7251 	sub.w	r2, r3, #836	@ 0x344
 8009ed2:	f8d7 3354 	ldr.w	r3, [r7, #852]	@ 0x354
 8009ed6:	4413      	add	r3, r2
 8009ed8:	781b      	ldrb	r3, [r3, #0]
 8009eda:	021b      	lsls	r3, r3, #8
 8009edc:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8009ee0:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8009ee4:	f5a3 7151 	sub.w	r1, r3, #836	@ 0x344
 8009ee8:	f8d7 3354 	ldr.w	r3, [r7, #852]	@ 0x354
 8009eec:	3328      	adds	r3, #40	@ 0x28
 8009eee:	009b      	lsls	r3, r3, #2
 8009ef0:	440b      	add	r3, r1
 8009ef2:	685b      	ldr	r3, [r3, #4]
 8009ef4:	b2db      	uxtb	r3, r3
 8009ef6:	4313      	orrs	r3, r2
 8009ef8:	f8c7 3344 	str.w	r3, [r7, #836]	@ 0x344
                                                                                   0xFFUL);
      i--;
 8009efc:	f8d7 3354 	ldr.w	r3, [r7, #852]	@ 0x354
 8009f00:	3b01      	subs	r3, #1
 8009f02:	f8c7 3354 	str.w	r3, [r7, #852]	@ 0x354
      lsb = ((uint32_t)(((uint32_t)acSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)acSizeCodesTable.HuffmanCode[i] &
 8009f06:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8009f0a:	f5a3 7251 	sub.w	r2, r3, #836	@ 0x344
 8009f0e:	f8d7 3354 	ldr.w	r3, [r7, #852]	@ 0x354
 8009f12:	4413      	add	r3, r2
 8009f14:	781b      	ldrb	r3, [r3, #0]
 8009f16:	021b      	lsls	r3, r3, #8
 8009f18:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8009f1c:	f507 7356 	add.w	r3, r7, #856	@ 0x358
 8009f20:	f5a3 7151 	sub.w	r1, r3, #836	@ 0x344
 8009f24:	f8d7 3354 	ldr.w	r3, [r7, #852]	@ 0x354
 8009f28:	3328      	adds	r3, #40	@ 0x28
 8009f2a:	009b      	lsls	r3, r3, #2
 8009f2c:	440b      	add	r3, r1
 8009f2e:	685b      	ldr	r3, [r3, #4]
 8009f30:	b2db      	uxtb	r3, r3
 8009f32:	4313      	orrs	r3, r2
 8009f34:	f8c7 3340 	str.w	r3, [r7, #832]	@ 0x340
                                                                                   0xFFUL);

      *address = lsb | (msb << 16);
 8009f38:	f8d7 3344 	ldr.w	r3, [r7, #836]	@ 0x344
 8009f3c:	041a      	lsls	r2, r3, #16
 8009f3e:	f8d7 3340 	ldr.w	r3, [r7, #832]	@ 0x340
 8009f42:	431a      	orrs	r2, r3
 8009f44:	f8d7 3350 	ldr.w	r3, [r7, #848]	@ 0x350
 8009f48:	601a      	str	r2, [r3, #0]
    while (i > 1UL)
 8009f4a:	f8d7 3354 	ldr.w	r3, [r7, #852]	@ 0x354
 8009f4e:	2b01      	cmp	r3, #1
 8009f50:	d8b1      	bhi.n	8009eb6 <JPEG_Set_HuffAC_Mem+0x14e>
    }
  }

  /* Return function status */
  return HAL_OK;
 8009f52:	2300      	movs	r3, #0
}
 8009f54:	4618      	mov	r0, r3
 8009f56:	f507 7756 	add.w	r7, r7, #856	@ 0x358
 8009f5a:	46bd      	mov	sp, r7
 8009f5c:	bd80      	pop	{r7, pc}
 8009f5e:	bf00      	nop
 8009f60:	0fd10fd0 	.word	0x0fd10fd0
 8009f64:	0fd30fd2 	.word	0x0fd30fd2
 8009f68:	0fd50fd4 	.word	0x0fd50fd4
 8009f6c:	0fd70fd6 	.word	0x0fd70fd6

08009f70 <JPEG_Set_HuffEnc_Mem>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval None
  */
static HAL_StatusTypeDef JPEG_Set_HuffEnc_Mem(JPEG_HandleTypeDef *hjpeg)
{
 8009f70:	b580      	push	{r7, lr}
 8009f72:	b084      	sub	sp, #16
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef error;

  JPEG_Set_Huff_DHTMem(hjpeg);
 8009f78:	6878      	ldr	r0, [r7, #4]
 8009f7a:	f000 f84d 	bl	800a018 <JPEG_Set_Huff_DHTMem>
  error = JPEG_Set_HuffAC_Mem(hjpeg, (JPEG_ACHuffTableTypeDef *)(uint32_t)&JPEG_ACLUM_HuffTable,
                              (hjpeg->Instance->HUFFENC_AC0));
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
  error = JPEG_Set_HuffAC_Mem(hjpeg, (JPEG_ACHuffTableTypeDef *)(uint32_t)&JPEG_ACLUM_HuffTable,
 8009f86:	461a      	mov	r2, r3
 8009f88:	491f      	ldr	r1, [pc, #124]	@ (800a008 <JPEG_Set_HuffEnc_Mem+0x98>)
 8009f8a:	6878      	ldr	r0, [r7, #4]
 8009f8c:	f7ff feec 	bl	8009d68 <JPEG_Set_HuffAC_Mem>
 8009f90:	4603      	mov	r3, r0
 8009f92:	73fb      	strb	r3, [r7, #15]
  if (error != HAL_OK)
 8009f94:	7bfb      	ldrb	r3, [r7, #15]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d001      	beq.n	8009f9e <JPEG_Set_HuffEnc_Mem+0x2e>
  {
    return  error;
 8009f9a:	7bfb      	ldrb	r3, [r7, #15]
 8009f9c:	e030      	b.n	800a000 <JPEG_Set_HuffEnc_Mem+0x90>
  }

  error = JPEG_Set_HuffAC_Mem(hjpeg, (JPEG_ACHuffTableTypeDef *)(uint32_t)&JPEG_ACCHROM_HuffTable,
                              (hjpeg->Instance->HUFFENC_AC1));
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	f503 63cc 	add.w	r3, r3, #1632	@ 0x660
  error = JPEG_Set_HuffAC_Mem(hjpeg, (JPEG_ACHuffTableTypeDef *)(uint32_t)&JPEG_ACCHROM_HuffTable,
 8009fa6:	461a      	mov	r2, r3
 8009fa8:	4918      	ldr	r1, [pc, #96]	@ (800a00c <JPEG_Set_HuffEnc_Mem+0x9c>)
 8009faa:	6878      	ldr	r0, [r7, #4]
 8009fac:	f7ff fedc 	bl	8009d68 <JPEG_Set_HuffAC_Mem>
 8009fb0:	4603      	mov	r3, r0
 8009fb2:	73fb      	strb	r3, [r7, #15]
  if (error != HAL_OK)
 8009fb4:	7bfb      	ldrb	r3, [r7, #15]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d001      	beq.n	8009fbe <JPEG_Set_HuffEnc_Mem+0x4e>
  {
    return  error;
 8009fba:	7bfb      	ldrb	r3, [r7, #15]
 8009fbc:	e020      	b.n	800a000 <JPEG_Set_HuffEnc_Mem+0x90>
  }

  error = JPEG_Set_HuffDC_Mem(hjpeg, (JPEG_DCHuffTableTypeDef *)(uint32_t)&JPEG_DCLUM_HuffTable,
                              hjpeg->Instance->HUFFENC_DC0);
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	f503 63f8 	add.w	r3, r3, #1984	@ 0x7c0
  error = JPEG_Set_HuffDC_Mem(hjpeg, (JPEG_DCHuffTableTypeDef *)(uint32_t)&JPEG_DCLUM_HuffTable,
 8009fc6:	461a      	mov	r2, r3
 8009fc8:	4911      	ldr	r1, [pc, #68]	@ (800a010 <JPEG_Set_HuffEnc_Mem+0xa0>)
 8009fca:	6878      	ldr	r0, [r7, #4]
 8009fcc:	f7ff fe49 	bl	8009c62 <JPEG_Set_HuffDC_Mem>
 8009fd0:	4603      	mov	r3, r0
 8009fd2:	73fb      	strb	r3, [r7, #15]
  if (error != HAL_OK)
 8009fd4:	7bfb      	ldrb	r3, [r7, #15]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d001      	beq.n	8009fde <JPEG_Set_HuffEnc_Mem+0x6e>
  {
    return  error;
 8009fda:	7bfb      	ldrb	r3, [r7, #15]
 8009fdc:	e010      	b.n	800a000 <JPEG_Set_HuffEnc_Mem+0x90>
  }

  error = JPEG_Set_HuffDC_Mem(hjpeg, (JPEG_DCHuffTableTypeDef *)(uint32_t)&JPEG_DCCHROM_HuffTable,
                              hjpeg->Instance->HUFFENC_DC1);
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	f503 63fc 	add.w	r3, r3, #2016	@ 0x7e0
  error = JPEG_Set_HuffDC_Mem(hjpeg, (JPEG_DCHuffTableTypeDef *)(uint32_t)&JPEG_DCCHROM_HuffTable,
 8009fe6:	461a      	mov	r2, r3
 8009fe8:	490a      	ldr	r1, [pc, #40]	@ (800a014 <JPEG_Set_HuffEnc_Mem+0xa4>)
 8009fea:	6878      	ldr	r0, [r7, #4]
 8009fec:	f7ff fe39 	bl	8009c62 <JPEG_Set_HuffDC_Mem>
 8009ff0:	4603      	mov	r3, r0
 8009ff2:	73fb      	strb	r3, [r7, #15]
  if (error != HAL_OK)
 8009ff4:	7bfb      	ldrb	r3, [r7, #15]
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d001      	beq.n	8009ffe <JPEG_Set_HuffEnc_Mem+0x8e>
  {
    return  error;
 8009ffa:	7bfb      	ldrb	r3, [r7, #15]
 8009ffc:	e000      	b.n	800a000 <JPEG_Set_HuffEnc_Mem+0x90>
  }
  /* Return function status */
  return HAL_OK;
 8009ffe:	2300      	movs	r3, #0
}
 800a000:	4618      	mov	r0, r3
 800a002:	3710      	adds	r7, #16
 800a004:	46bd      	mov	sp, r7
 800a006:	bd80      	pop	{r7, pc}
 800a008:	080237f4 	.word	0x080237f4
 800a00c:	080238a8 	.word	0x080238a8
 800a010:	080237bc 	.word	0x080237bc
 800a014:	080237d8 	.word	0x080237d8

0800a018 <JPEG_Set_Huff_DHTMem>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval None
  */
static void JPEG_Set_Huff_DHTMem(JPEG_HandleTypeDef *hjpeg)
{
 800a018:	b480      	push	{r7}
 800a01a:	b08b      	sub	sp, #44	@ 0x2c
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	6078      	str	r0, [r7, #4]
  JPEG_ACHuffTableTypeDef *HuffTableAC0 = (JPEG_ACHuffTableTypeDef *)(uint32_t)&JPEG_ACLUM_HuffTable;
 800a020:	4b80      	ldr	r3, [pc, #512]	@ (800a224 <JPEG_Set_Huff_DHTMem+0x20c>)
 800a022:	61fb      	str	r3, [r7, #28]
  JPEG_ACHuffTableTypeDef *HuffTableAC1 = (JPEG_ACHuffTableTypeDef *)(uint32_t)&JPEG_ACCHROM_HuffTable;
 800a024:	4b80      	ldr	r3, [pc, #512]	@ (800a228 <JPEG_Set_Huff_DHTMem+0x210>)
 800a026:	61bb      	str	r3, [r7, #24]
  JPEG_DCHuffTableTypeDef *HuffTableDC0 = (JPEG_DCHuffTableTypeDef *)(uint32_t)&JPEG_DCLUM_HuffTable;
 800a028:	4b80      	ldr	r3, [pc, #512]	@ (800a22c <JPEG_Set_Huff_DHTMem+0x214>)
 800a02a:	617b      	str	r3, [r7, #20]
  JPEG_DCHuffTableTypeDef *HuffTableDC1 = (JPEG_DCHuffTableTypeDef *)(uint32_t)&JPEG_DCCHROM_HuffTable;
 800a02c:	4b80      	ldr	r3, [pc, #512]	@ (800a230 <JPEG_Set_Huff_DHTMem+0x218>)
 800a02e:	613b      	str	r3, [r7, #16]
  uint32_t value, index;
  __IO uint32_t *address;

  /* DC0 Huffman Table : BITS*/
  /* DC0 BITS is a 16 Bytes table i.e 4x32bits words from DHTMEM base address to DHTMEM + 3*/
  address = (hjpeg->Instance->DHTMEM + 3);
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 800a038:	330c      	adds	r3, #12
 800a03a:	623b      	str	r3, [r7, #32]
  index = 16;
 800a03c:	2310      	movs	r3, #16
 800a03e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800a040:	e01d      	b.n	800a07e <JPEG_Set_Huff_DHTMem+0x66>
  {

    *address = (((uint32_t)HuffTableDC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 800a042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a044:	3b01      	subs	r3, #1
 800a046:	697a      	ldr	r2, [r7, #20]
 800a048:	5cd3      	ldrb	r3, [r2, r3]
 800a04a:	061a      	lsls	r2, r3, #24
               (((uint32_t)HuffTableDC0->Bits[index - 2UL] & 0xFFUL) << 16) |
 800a04c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a04e:	3b02      	subs	r3, #2
 800a050:	6979      	ldr	r1, [r7, #20]
 800a052:	5ccb      	ldrb	r3, [r1, r3]
 800a054:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableDC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 800a056:	431a      	orrs	r2, r3
               (((uint32_t)HuffTableDC0->Bits[index - 3UL] & 0xFFUL) << 8) |
 800a058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a05a:	3b03      	subs	r3, #3
 800a05c:	6979      	ldr	r1, [r7, #20]
 800a05e:	5ccb      	ldrb	r3, [r1, r3]
 800a060:	021b      	lsls	r3, r3, #8
               (((uint32_t)HuffTableDC0->Bits[index - 2UL] & 0xFFUL) << 16) |
 800a062:	4313      	orrs	r3, r2
               ((uint32_t)HuffTableDC0->Bits[index - 4UL] & 0xFFUL);
 800a064:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a066:	3a04      	subs	r2, #4
 800a068:	6979      	ldr	r1, [r7, #20]
 800a06a:	5c8a      	ldrb	r2, [r1, r2]
               (((uint32_t)HuffTableDC0->Bits[index - 3UL] & 0xFFUL) << 8) |
 800a06c:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableDC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 800a06e:	6a3b      	ldr	r3, [r7, #32]
 800a070:	601a      	str	r2, [r3, #0]
    address--;
 800a072:	6a3b      	ldr	r3, [r7, #32]
 800a074:	3b04      	subs	r3, #4
 800a076:	623b      	str	r3, [r7, #32]
    index -= 4UL;
 800a078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a07a:	3b04      	subs	r3, #4
 800a07c:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800a07e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a080:	2b03      	cmp	r3, #3
 800a082:	d8de      	bhi.n	800a042 <JPEG_Set_Huff_DHTMem+0x2a>

  }
  /* DC0 Huffman Table : Val*/
  /* DC0 VALS is a 12 Bytes table i.e 3x32bits words from DHTMEM base address +4 to DHTMEM + 6 */
  address = (hjpeg->Instance->DHTMEM + 6);
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 800a08c:	3318      	adds	r3, #24
 800a08e:	623b      	str	r3, [r7, #32]
  index = 12;
 800a090:	230c      	movs	r3, #12
 800a092:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800a094:	e021      	b.n	800a0da <JPEG_Set_Huff_DHTMem+0xc2>
  {
    *address = (((uint32_t)HuffTableDC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 800a096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a098:	3b01      	subs	r3, #1
 800a09a:	697a      	ldr	r2, [r7, #20]
 800a09c:	4413      	add	r3, r2
 800a09e:	7c1b      	ldrb	r3, [r3, #16]
 800a0a0:	061a      	lsls	r2, r3, #24
               (((uint32_t)HuffTableDC0->HuffVal[index - 2UL] & 0xFFUL) << 16) |
 800a0a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0a4:	3b02      	subs	r3, #2
 800a0a6:	6979      	ldr	r1, [r7, #20]
 800a0a8:	440b      	add	r3, r1
 800a0aa:	7c1b      	ldrb	r3, [r3, #16]
 800a0ac:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableDC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 800a0ae:	431a      	orrs	r2, r3
               (((uint32_t)HuffTableDC0->HuffVal[index - 3UL] & 0xFFUL) << 8) |
 800a0b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0b2:	3b03      	subs	r3, #3
 800a0b4:	6979      	ldr	r1, [r7, #20]
 800a0b6:	440b      	add	r3, r1
 800a0b8:	7c1b      	ldrb	r3, [r3, #16]
 800a0ba:	021b      	lsls	r3, r3, #8
               (((uint32_t)HuffTableDC0->HuffVal[index - 2UL] & 0xFFUL) << 16) |
 800a0bc:	4313      	orrs	r3, r2
               ((uint32_t)HuffTableDC0->HuffVal[index - 4UL] & 0xFFUL);
 800a0be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a0c0:	3a04      	subs	r2, #4
 800a0c2:	6979      	ldr	r1, [r7, #20]
 800a0c4:	440a      	add	r2, r1
 800a0c6:	7c12      	ldrb	r2, [r2, #16]
               (((uint32_t)HuffTableDC0->HuffVal[index - 3UL] & 0xFFUL) << 8) |
 800a0c8:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableDC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 800a0ca:	6a3b      	ldr	r3, [r7, #32]
 800a0cc:	601a      	str	r2, [r3, #0]
    address--;
 800a0ce:	6a3b      	ldr	r3, [r7, #32]
 800a0d0:	3b04      	subs	r3, #4
 800a0d2:	623b      	str	r3, [r7, #32]
    index -= 4UL;
 800a0d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0d6:	3b04      	subs	r3, #4
 800a0d8:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800a0da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0dc:	2b03      	cmp	r3, #3
 800a0de:	d8da      	bhi.n	800a096 <JPEG_Set_Huff_DHTMem+0x7e>
  }

  /* AC0 Huffman Table : BITS*/
  /* AC0 BITS is a 16 Bytes table i.e 4x32bits words from DHTMEM base address + 7 to DHTMEM + 10*/
  address = (hjpeg->Instance->DHTMEM + 10UL);
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 800a0e8:	3328      	adds	r3, #40	@ 0x28
 800a0ea:	623b      	str	r3, [r7, #32]
  index = 16;
 800a0ec:	2310      	movs	r3, #16
 800a0ee:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800a0f0:	e01d      	b.n	800a12e <JPEG_Set_Huff_DHTMem+0x116>
  {

    *address = (((uint32_t)HuffTableAC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 800a0f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0f4:	3b01      	subs	r3, #1
 800a0f6:	69fa      	ldr	r2, [r7, #28]
 800a0f8:	5cd3      	ldrb	r3, [r2, r3]
 800a0fa:	061a      	lsls	r2, r3, #24
               (((uint32_t)HuffTableAC0->Bits[index - 2UL] & 0xFFUL) << 16) |
 800a0fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0fe:	3b02      	subs	r3, #2
 800a100:	69f9      	ldr	r1, [r7, #28]
 800a102:	5ccb      	ldrb	r3, [r1, r3]
 800a104:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableAC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 800a106:	431a      	orrs	r2, r3
               (((uint32_t)HuffTableAC0->Bits[index - 3UL] & 0xFFUL) << 8) |
 800a108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a10a:	3b03      	subs	r3, #3
 800a10c:	69f9      	ldr	r1, [r7, #28]
 800a10e:	5ccb      	ldrb	r3, [r1, r3]
 800a110:	021b      	lsls	r3, r3, #8
               (((uint32_t)HuffTableAC0->Bits[index - 2UL] & 0xFFUL) << 16) |
 800a112:	4313      	orrs	r3, r2
               ((uint32_t)HuffTableAC0->Bits[index - 4UL] & 0xFFUL);
 800a114:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a116:	3a04      	subs	r2, #4
 800a118:	69f9      	ldr	r1, [r7, #28]
 800a11a:	5c8a      	ldrb	r2, [r1, r2]
               (((uint32_t)HuffTableAC0->Bits[index - 3UL] & 0xFFUL) << 8) |
 800a11c:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableAC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 800a11e:	6a3b      	ldr	r3, [r7, #32]
 800a120:	601a      	str	r2, [r3, #0]
    address--;
 800a122:	6a3b      	ldr	r3, [r7, #32]
 800a124:	3b04      	subs	r3, #4
 800a126:	623b      	str	r3, [r7, #32]
    index -= 4UL;
 800a128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a12a:	3b04      	subs	r3, #4
 800a12c:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800a12e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a130:	2b03      	cmp	r3, #3
 800a132:	d8de      	bhi.n	800a0f2 <JPEG_Set_Huff_DHTMem+0xda>

  }
  /* AC0 Huffman Table : Val*/
  /* AC0 VALS is a 162 Bytes table i.e 41x32bits words from DHTMEM base address + 11 to DHTMEM + 51 */
  /* only Byte 0 and Byte 1 of the last word (@ DHTMEM + 51) belong to AC0 VALS table */
  address = (hjpeg->Instance->DHTMEM + 51);
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 800a13c:	33cc      	adds	r3, #204	@ 0xcc
 800a13e:	623b      	str	r3, [r7, #32]
  value = *address & 0xFFFF0000U;
 800a140:	6a3b      	ldr	r3, [r7, #32]
 800a142:	681a      	ldr	r2, [r3, #0]
 800a144:	4b3b      	ldr	r3, [pc, #236]	@ (800a234 <JPEG_Set_Huff_DHTMem+0x21c>)
 800a146:	4013      	ands	r3, r2
 800a148:	60fb      	str	r3, [r7, #12]
  value = value | (((uint32_t)HuffTableAC0->HuffVal[161] & 0xFFUL) << 8) | ((uint32_t)HuffTableAC0->HuffVal[160] & 0xFFUL);
 800a14a:	69fb      	ldr	r3, [r7, #28]
 800a14c:	f893 30b1 	ldrb.w	r3, [r3, #177]	@ 0xb1
 800a150:	021a      	lsls	r2, r3, #8
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	4313      	orrs	r3, r2
 800a156:	69fa      	ldr	r2, [r7, #28]
 800a158:	f892 20b0 	ldrb.w	r2, [r2, #176]	@ 0xb0
 800a15c:	4313      	orrs	r3, r2
 800a15e:	60fb      	str	r3, [r7, #12]
  *address = value;
 800a160:	6a3b      	ldr	r3, [r7, #32]
 800a162:	68fa      	ldr	r2, [r7, #12]
 800a164:	601a      	str	r2, [r3, #0]

  /*continue setting 160 AC0 huffman values */
  address--; /* address = hjpeg->Instance->DHTMEM + 50*/
 800a166:	6a3b      	ldr	r3, [r7, #32]
 800a168:	3b04      	subs	r3, #4
 800a16a:	623b      	str	r3, [r7, #32]
  index = 160;
 800a16c:	23a0      	movs	r3, #160	@ 0xa0
 800a16e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800a170:	e021      	b.n	800a1b6 <JPEG_Set_Huff_DHTMem+0x19e>
  {
    *address = (((uint32_t)HuffTableAC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 800a172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a174:	3b01      	subs	r3, #1
 800a176:	69fa      	ldr	r2, [r7, #28]
 800a178:	4413      	add	r3, r2
 800a17a:	7c1b      	ldrb	r3, [r3, #16]
 800a17c:	061a      	lsls	r2, r3, #24
               (((uint32_t)HuffTableAC0->HuffVal[index - 2UL] & 0xFFUL) << 16) |
 800a17e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a180:	3b02      	subs	r3, #2
 800a182:	69f9      	ldr	r1, [r7, #28]
 800a184:	440b      	add	r3, r1
 800a186:	7c1b      	ldrb	r3, [r3, #16]
 800a188:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableAC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 800a18a:	431a      	orrs	r2, r3
               (((uint32_t)HuffTableAC0->HuffVal[index - 3UL] & 0xFFUL) << 8) |
 800a18c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a18e:	3b03      	subs	r3, #3
 800a190:	69f9      	ldr	r1, [r7, #28]
 800a192:	440b      	add	r3, r1
 800a194:	7c1b      	ldrb	r3, [r3, #16]
 800a196:	021b      	lsls	r3, r3, #8
               (((uint32_t)HuffTableAC0->HuffVal[index - 2UL] & 0xFFUL) << 16) |
 800a198:	4313      	orrs	r3, r2
               ((uint32_t)HuffTableAC0->HuffVal[index - 4UL] & 0xFFUL);
 800a19a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a19c:	3a04      	subs	r2, #4
 800a19e:	69f9      	ldr	r1, [r7, #28]
 800a1a0:	440a      	add	r2, r1
 800a1a2:	7c12      	ldrb	r2, [r2, #16]
               (((uint32_t)HuffTableAC0->HuffVal[index - 3UL] & 0xFFUL) << 8) |
 800a1a4:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableAC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 800a1a6:	6a3b      	ldr	r3, [r7, #32]
 800a1a8:	601a      	str	r2, [r3, #0]
    address--;
 800a1aa:	6a3b      	ldr	r3, [r7, #32]
 800a1ac:	3b04      	subs	r3, #4
 800a1ae:	623b      	str	r3, [r7, #32]
    index -= 4UL;
 800a1b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1b2:	3b04      	subs	r3, #4
 800a1b4:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800a1b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1b8:	2b03      	cmp	r3, #3
 800a1ba:	d8da      	bhi.n	800a172 <JPEG_Set_Huff_DHTMem+0x15a>
  }

  /* DC1 Huffman Table : BITS*/
  /* DC1 BITS is a 16 Bytes table i.e 4x32bits words from DHTMEM + 51 base address to DHTMEM + 55*/
  /* only Byte 2 and Byte 3 of the first word (@ DHTMEM + 51) belong to DC1 Bits table */
  address = (hjpeg->Instance->DHTMEM + 51);
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 800a1c4:	33cc      	adds	r3, #204	@ 0xcc
 800a1c6:	623b      	str	r3, [r7, #32]
  value = *address & 0x0000FFFFU;
 800a1c8:	6a3b      	ldr	r3, [r7, #32]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	b29b      	uxth	r3, r3
 800a1ce:	60fb      	str	r3, [r7, #12]
  value = value | (((uint32_t)HuffTableDC1->Bits[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableDC1->Bits[0] & 0xFFUL) << 16);
 800a1d0:	693b      	ldr	r3, [r7, #16]
 800a1d2:	785b      	ldrb	r3, [r3, #1]
 800a1d4:	061a      	lsls	r2, r3, #24
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	431a      	orrs	r2, r3
 800a1da:	693b      	ldr	r3, [r7, #16]
 800a1dc:	781b      	ldrb	r3, [r3, #0]
 800a1de:	041b      	lsls	r3, r3, #16
 800a1e0:	4313      	orrs	r3, r2
 800a1e2:	60fb      	str	r3, [r7, #12]
  *address = value;
 800a1e4:	6a3b      	ldr	r3, [r7, #32]
 800a1e6:	68fa      	ldr	r2, [r7, #12]
 800a1e8:	601a      	str	r2, [r3, #0]

  /* only Byte 0 and Byte 1 of the last word (@ DHTMEM + 55) belong to DC1 Bits table */
  address = (hjpeg->Instance->DHTMEM + 55);
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 800a1f2:	33dc      	adds	r3, #220	@ 0xdc
 800a1f4:	623b      	str	r3, [r7, #32]
  value = *address & 0xFFFF0000U;
 800a1f6:	6a3b      	ldr	r3, [r7, #32]
 800a1f8:	681a      	ldr	r2, [r3, #0]
 800a1fa:	4b0e      	ldr	r3, [pc, #56]	@ (800a234 <JPEG_Set_Huff_DHTMem+0x21c>)
 800a1fc:	4013      	ands	r3, r2
 800a1fe:	60fb      	str	r3, [r7, #12]
  value = value | (((uint32_t)HuffTableDC1->Bits[15] & 0xFFUL) << 8) | ((uint32_t)HuffTableDC1->Bits[14] & 0xFFUL);
 800a200:	693b      	ldr	r3, [r7, #16]
 800a202:	7bdb      	ldrb	r3, [r3, #15]
 800a204:	021a      	lsls	r2, r3, #8
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	4313      	orrs	r3, r2
 800a20a:	693a      	ldr	r2, [r7, #16]
 800a20c:	7b92      	ldrb	r2, [r2, #14]
 800a20e:	4313      	orrs	r3, r2
 800a210:	60fb      	str	r3, [r7, #12]
  *address = value;
 800a212:	6a3b      	ldr	r3, [r7, #32]
 800a214:	68fa      	ldr	r2, [r7, #12]
 800a216:	601a      	str	r2, [r3, #0]

  /*continue setting 12 DC1 huffman Bits from DHTMEM + 54 down to DHTMEM + 52*/
  address--;
 800a218:	6a3b      	ldr	r3, [r7, #32]
 800a21a:	3b04      	subs	r3, #4
 800a21c:	623b      	str	r3, [r7, #32]
  index = 12;
 800a21e:	230c      	movs	r3, #12
 800a220:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800a222:	e027      	b.n	800a274 <JPEG_Set_Huff_DHTMem+0x25c>
 800a224:	080237f4 	.word	0x080237f4
 800a228:	080238a8 	.word	0x080238a8
 800a22c:	080237bc 	.word	0x080237bc
 800a230:	080237d8 	.word	0x080237d8
 800a234:	ffff0000 	.word	0xffff0000
  {

    *address = (((uint32_t)HuffTableDC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 800a238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a23a:	3301      	adds	r3, #1
 800a23c:	693a      	ldr	r2, [r7, #16]
 800a23e:	5cd3      	ldrb	r3, [r2, r3]
 800a240:	061a      	lsls	r2, r3, #24
               (((uint32_t)HuffTableDC1->Bits[index] & 0xFFUL) << 16) |
 800a242:	6939      	ldr	r1, [r7, #16]
 800a244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a246:	440b      	add	r3, r1
 800a248:	781b      	ldrb	r3, [r3, #0]
 800a24a:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableDC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 800a24c:	431a      	orrs	r2, r3
               (((uint32_t)HuffTableDC1->Bits[index - 1UL] & 0xFFUL) << 8) |
 800a24e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a250:	3b01      	subs	r3, #1
 800a252:	6939      	ldr	r1, [r7, #16]
 800a254:	5ccb      	ldrb	r3, [r1, r3]
 800a256:	021b      	lsls	r3, r3, #8
               (((uint32_t)HuffTableDC1->Bits[index] & 0xFFUL) << 16) |
 800a258:	4313      	orrs	r3, r2
               ((uint32_t)HuffTableDC1->Bits[index - 2UL] & 0xFFUL);
 800a25a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a25c:	3a02      	subs	r2, #2
 800a25e:	6939      	ldr	r1, [r7, #16]
 800a260:	5c8a      	ldrb	r2, [r1, r2]
               (((uint32_t)HuffTableDC1->Bits[index - 1UL] & 0xFFUL) << 8) |
 800a262:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableDC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 800a264:	6a3b      	ldr	r3, [r7, #32]
 800a266:	601a      	str	r2, [r3, #0]
    address--;
 800a268:	6a3b      	ldr	r3, [r7, #32]
 800a26a:	3b04      	subs	r3, #4
 800a26c:	623b      	str	r3, [r7, #32]
    index -= 4UL;
 800a26e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a270:	3b04      	subs	r3, #4
 800a272:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800a274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a276:	2b03      	cmp	r3, #3
 800a278:	d8de      	bhi.n	800a238 <JPEG_Set_Huff_DHTMem+0x220>

  }
  /* DC1 Huffman Table : Val*/
  /* DC1 VALS is a 12 Bytes table i.e 3x32bits words from DHTMEM base address +55 to DHTMEM + 58 */
  /* only Byte 2 and Byte 3 of the first word (@ DHTMEM + 55) belong to DC1 Val table */
  address = (hjpeg->Instance->DHTMEM + 55);
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 800a282:	33dc      	adds	r3, #220	@ 0xdc
 800a284:	623b      	str	r3, [r7, #32]
  value = *address & 0x0000FFFFUL;
 800a286:	6a3b      	ldr	r3, [r7, #32]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	b29b      	uxth	r3, r3
 800a28c:	60fb      	str	r3, [r7, #12]
  value = value | (((uint32_t)HuffTableDC1->HuffVal[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableDC1->HuffVal[0] & 0xFFUL) <<
 800a28e:	693b      	ldr	r3, [r7, #16]
 800a290:	7c5b      	ldrb	r3, [r3, #17]
 800a292:	061a      	lsls	r2, r3, #24
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	431a      	orrs	r2, r3
 800a298:	693b      	ldr	r3, [r7, #16]
 800a29a:	7c1b      	ldrb	r3, [r3, #16]
 800a29c:	041b      	lsls	r3, r3, #16
 800a29e:	4313      	orrs	r3, r2
 800a2a0:	60fb      	str	r3, [r7, #12]
                                                                         16);
  *address = value;
 800a2a2:	6a3b      	ldr	r3, [r7, #32]
 800a2a4:	68fa      	ldr	r2, [r7, #12]
 800a2a6:	601a      	str	r2, [r3, #0]

  /* only Byte 0 and Byte 1 of the last word (@ DHTMEM + 58) belong to DC1 Val table */
  address = (hjpeg->Instance->DHTMEM + 58);
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 800a2b0:	33e8      	adds	r3, #232	@ 0xe8
 800a2b2:	623b      	str	r3, [r7, #32]
  value = *address & 0xFFFF0000UL;
 800a2b4:	6a3b      	ldr	r3, [r7, #32]
 800a2b6:	681a      	ldr	r2, [r3, #0]
 800a2b8:	4b6d      	ldr	r3, [pc, #436]	@ (800a470 <JPEG_Set_Huff_DHTMem+0x458>)
 800a2ba:	4013      	ands	r3, r2
 800a2bc:	60fb      	str	r3, [r7, #12]
  value = value | (((uint32_t)HuffTableDC1->HuffVal[11] & 0xFFUL) << 8) | ((uint32_t)HuffTableDC1->HuffVal[10] & 0xFFUL);
 800a2be:	693b      	ldr	r3, [r7, #16]
 800a2c0:	7edb      	ldrb	r3, [r3, #27]
 800a2c2:	021a      	lsls	r2, r3, #8
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	4313      	orrs	r3, r2
 800a2c8:	693a      	ldr	r2, [r7, #16]
 800a2ca:	7e92      	ldrb	r2, [r2, #26]
 800a2cc:	4313      	orrs	r3, r2
 800a2ce:	60fb      	str	r3, [r7, #12]
  *address = value;
 800a2d0:	6a3b      	ldr	r3, [r7, #32]
 800a2d2:	68fa      	ldr	r2, [r7, #12]
 800a2d4:	601a      	str	r2, [r3, #0]

  /*continue setting 8 DC1 huffman val from DHTMEM + 57 down to DHTMEM + 56*/
  address--;
 800a2d6:	6a3b      	ldr	r3, [r7, #32]
 800a2d8:	3b04      	subs	r3, #4
 800a2da:	623b      	str	r3, [r7, #32]
  index = 8;
 800a2dc:	2308      	movs	r3, #8
 800a2de:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800a2e0:	e021      	b.n	800a326 <JPEG_Set_Huff_DHTMem+0x30e>
  {
    *address = (((uint32_t)HuffTableDC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 800a2e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2e4:	3301      	adds	r3, #1
 800a2e6:	693a      	ldr	r2, [r7, #16]
 800a2e8:	4413      	add	r3, r2
 800a2ea:	7c1b      	ldrb	r3, [r3, #16]
 800a2ec:	061a      	lsls	r2, r3, #24
               (((uint32_t)HuffTableDC1->HuffVal[index] & 0xFFUL) << 16) |
 800a2ee:	6939      	ldr	r1, [r7, #16]
 800a2f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2f2:	440b      	add	r3, r1
 800a2f4:	3310      	adds	r3, #16
 800a2f6:	781b      	ldrb	r3, [r3, #0]
 800a2f8:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableDC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 800a2fa:	431a      	orrs	r2, r3
               (((uint32_t)HuffTableDC1->HuffVal[index - 1UL] & 0xFFUL) << 8) |
 800a2fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2fe:	3b01      	subs	r3, #1
 800a300:	6939      	ldr	r1, [r7, #16]
 800a302:	440b      	add	r3, r1
 800a304:	7c1b      	ldrb	r3, [r3, #16]
 800a306:	021b      	lsls	r3, r3, #8
               (((uint32_t)HuffTableDC1->HuffVal[index] & 0xFFUL) << 16) |
 800a308:	4313      	orrs	r3, r2
               ((uint32_t)HuffTableDC1->HuffVal[index - 2UL] & 0xFFUL);
 800a30a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a30c:	3a02      	subs	r2, #2
 800a30e:	6939      	ldr	r1, [r7, #16]
 800a310:	440a      	add	r2, r1
 800a312:	7c12      	ldrb	r2, [r2, #16]
               (((uint32_t)HuffTableDC1->HuffVal[index - 1UL] & 0xFFUL) << 8) |
 800a314:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableDC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 800a316:	6a3b      	ldr	r3, [r7, #32]
 800a318:	601a      	str	r2, [r3, #0]
    address--;
 800a31a:	6a3b      	ldr	r3, [r7, #32]
 800a31c:	3b04      	subs	r3, #4
 800a31e:	623b      	str	r3, [r7, #32]
    index -= 4UL;
 800a320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a322:	3b04      	subs	r3, #4
 800a324:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800a326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a328:	2b03      	cmp	r3, #3
 800a32a:	d8da      	bhi.n	800a2e2 <JPEG_Set_Huff_DHTMem+0x2ca>
  }

  /* AC1 Huffman Table : BITS*/
  /* AC1 BITS is a 16 Bytes table i.e 4x32bits words from DHTMEM base address + 58 to DHTMEM + 62*/
  /* only Byte 2 and Byte 3 of the first word (@ DHTMEM + 58) belong to AC1 Bits table */
  address = (hjpeg->Instance->DHTMEM + 58);
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 800a334:	33e8      	adds	r3, #232	@ 0xe8
 800a336:	623b      	str	r3, [r7, #32]
  value = *address & 0x0000FFFFU;
 800a338:	6a3b      	ldr	r3, [r7, #32]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	b29b      	uxth	r3, r3
 800a33e:	60fb      	str	r3, [r7, #12]
  value = value | (((uint32_t)HuffTableAC1->Bits[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableAC1->Bits[0] & 0xFFUL) << 16);
 800a340:	69bb      	ldr	r3, [r7, #24]
 800a342:	785b      	ldrb	r3, [r3, #1]
 800a344:	061a      	lsls	r2, r3, #24
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	431a      	orrs	r2, r3
 800a34a:	69bb      	ldr	r3, [r7, #24]
 800a34c:	781b      	ldrb	r3, [r3, #0]
 800a34e:	041b      	lsls	r3, r3, #16
 800a350:	4313      	orrs	r3, r2
 800a352:	60fb      	str	r3, [r7, #12]
  *address = value;
 800a354:	6a3b      	ldr	r3, [r7, #32]
 800a356:	68fa      	ldr	r2, [r7, #12]
 800a358:	601a      	str	r2, [r3, #0]

  /* only Byte 0 and Byte 1 of the last word (@ DHTMEM + 62) belong to Bits Val table */
  address = (hjpeg->Instance->DHTMEM + 62);
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 800a362:	33f8      	adds	r3, #248	@ 0xf8
 800a364:	623b      	str	r3, [r7, #32]
  value = *address & 0xFFFF0000U;
 800a366:	6a3b      	ldr	r3, [r7, #32]
 800a368:	681a      	ldr	r2, [r3, #0]
 800a36a:	4b41      	ldr	r3, [pc, #260]	@ (800a470 <JPEG_Set_Huff_DHTMem+0x458>)
 800a36c:	4013      	ands	r3, r2
 800a36e:	60fb      	str	r3, [r7, #12]
  value = value | (((uint32_t)HuffTableAC1->Bits[15] & 0xFFUL) << 8) | ((uint32_t)HuffTableAC1->Bits[14] & 0xFFUL);
 800a370:	69bb      	ldr	r3, [r7, #24]
 800a372:	7bdb      	ldrb	r3, [r3, #15]
 800a374:	021a      	lsls	r2, r3, #8
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	4313      	orrs	r3, r2
 800a37a:	69ba      	ldr	r2, [r7, #24]
 800a37c:	7b92      	ldrb	r2, [r2, #14]
 800a37e:	4313      	orrs	r3, r2
 800a380:	60fb      	str	r3, [r7, #12]
  *address = value;
 800a382:	6a3b      	ldr	r3, [r7, #32]
 800a384:	68fa      	ldr	r2, [r7, #12]
 800a386:	601a      	str	r2, [r3, #0]

  /*continue setting 12 AC1 huffman Bits from DHTMEM + 61 down to DHTMEM + 59*/
  address--;
 800a388:	6a3b      	ldr	r3, [r7, #32]
 800a38a:	3b04      	subs	r3, #4
 800a38c:	623b      	str	r3, [r7, #32]
  index = 12;
 800a38e:	230c      	movs	r3, #12
 800a390:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800a392:	e01d      	b.n	800a3d0 <JPEG_Set_Huff_DHTMem+0x3b8>
  {

    *address = (((uint32_t)HuffTableAC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 800a394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a396:	3301      	adds	r3, #1
 800a398:	69ba      	ldr	r2, [r7, #24]
 800a39a:	5cd3      	ldrb	r3, [r2, r3]
 800a39c:	061a      	lsls	r2, r3, #24
               (((uint32_t)HuffTableAC1->Bits[index] & 0xFFUL) << 16) |
 800a39e:	69b9      	ldr	r1, [r7, #24]
 800a3a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3a2:	440b      	add	r3, r1
 800a3a4:	781b      	ldrb	r3, [r3, #0]
 800a3a6:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableAC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 800a3a8:	431a      	orrs	r2, r3
               (((uint32_t)HuffTableAC1->Bits[index - 1UL] & 0xFFUL) << 8) |
 800a3aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3ac:	3b01      	subs	r3, #1
 800a3ae:	69b9      	ldr	r1, [r7, #24]
 800a3b0:	5ccb      	ldrb	r3, [r1, r3]
 800a3b2:	021b      	lsls	r3, r3, #8
               (((uint32_t)HuffTableAC1->Bits[index] & 0xFFUL) << 16) |
 800a3b4:	4313      	orrs	r3, r2
               ((uint32_t)HuffTableAC1->Bits[index - 2UL] & 0xFFUL);
 800a3b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a3b8:	3a02      	subs	r2, #2
 800a3ba:	69b9      	ldr	r1, [r7, #24]
 800a3bc:	5c8a      	ldrb	r2, [r1, r2]
               (((uint32_t)HuffTableAC1->Bits[index - 1UL] & 0xFFUL) << 8) |
 800a3be:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableAC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 800a3c0:	6a3b      	ldr	r3, [r7, #32]
 800a3c2:	601a      	str	r2, [r3, #0]
    address--;
 800a3c4:	6a3b      	ldr	r3, [r7, #32]
 800a3c6:	3b04      	subs	r3, #4
 800a3c8:	623b      	str	r3, [r7, #32]
    index -= 4UL;
 800a3ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3cc:	3b04      	subs	r3, #4
 800a3ce:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800a3d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3d2:	2b03      	cmp	r3, #3
 800a3d4:	d8de      	bhi.n	800a394 <JPEG_Set_Huff_DHTMem+0x37c>

  }
  /* AC1 Huffman Table : Val*/
  /* AC1 VALS is a 162 Bytes table i.e 41x32bits words from DHTMEM base address + 62 to DHTMEM + 102 */
  /* only Byte 2 and Byte 3 of the first word (@ DHTMEM + 62) belong to AC1 VALS table */
  address = (hjpeg->Instance->DHTMEM + 62);
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 800a3de:	33f8      	adds	r3, #248	@ 0xf8
 800a3e0:	623b      	str	r3, [r7, #32]
  value = *address & 0x0000FFFFUL;
 800a3e2:	6a3b      	ldr	r3, [r7, #32]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	b29b      	uxth	r3, r3
 800a3e8:	60fb      	str	r3, [r7, #12]
  value = value | (((uint32_t)HuffTableAC1->HuffVal[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableAC1->HuffVal[0] & 0xFFUL) <<
 800a3ea:	69bb      	ldr	r3, [r7, #24]
 800a3ec:	7c5b      	ldrb	r3, [r3, #17]
 800a3ee:	061a      	lsls	r2, r3, #24
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	431a      	orrs	r2, r3
 800a3f4:	69bb      	ldr	r3, [r7, #24]
 800a3f6:	7c1b      	ldrb	r3, [r3, #16]
 800a3f8:	041b      	lsls	r3, r3, #16
 800a3fa:	4313      	orrs	r3, r2
 800a3fc:	60fb      	str	r3, [r7, #12]
                                                                         16);
  *address = value;
 800a3fe:	6a3b      	ldr	r3, [r7, #32]
 800a400:	68fa      	ldr	r2, [r7, #12]
 800a402:	601a      	str	r2, [r3, #0]

  /*continue setting 160 AC1 huffman values from DHTMEM + 63 to DHTMEM+102 */
  address = (hjpeg->Instance->DHTMEM + 102);
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 800a40c:	f503 73cc 	add.w	r3, r3, #408	@ 0x198
 800a410:	623b      	str	r3, [r7, #32]
  index = 160;
 800a412:	23a0      	movs	r3, #160	@ 0xa0
 800a414:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800a416:	e021      	b.n	800a45c <JPEG_Set_Huff_DHTMem+0x444>
  {
    *address = (((uint32_t)HuffTableAC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 800a418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a41a:	3301      	adds	r3, #1
 800a41c:	69ba      	ldr	r2, [r7, #24]
 800a41e:	4413      	add	r3, r2
 800a420:	7c1b      	ldrb	r3, [r3, #16]
 800a422:	061a      	lsls	r2, r3, #24
               (((uint32_t)HuffTableAC1->HuffVal[index] & 0xFFUL) << 16) |
 800a424:	69b9      	ldr	r1, [r7, #24]
 800a426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a428:	440b      	add	r3, r1
 800a42a:	3310      	adds	r3, #16
 800a42c:	781b      	ldrb	r3, [r3, #0]
 800a42e:	041b      	lsls	r3, r3, #16
    *address = (((uint32_t)HuffTableAC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 800a430:	431a      	orrs	r2, r3
               (((uint32_t)HuffTableAC1->HuffVal[index - 1UL] & 0xFFUL) << 8) |
 800a432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a434:	3b01      	subs	r3, #1
 800a436:	69b9      	ldr	r1, [r7, #24]
 800a438:	440b      	add	r3, r1
 800a43a:	7c1b      	ldrb	r3, [r3, #16]
 800a43c:	021b      	lsls	r3, r3, #8
               (((uint32_t)HuffTableAC1->HuffVal[index] & 0xFFUL) << 16) |
 800a43e:	4313      	orrs	r3, r2
               ((uint32_t)HuffTableAC1->HuffVal[index - 2UL] & 0xFFUL);
 800a440:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a442:	3a02      	subs	r2, #2
 800a444:	69b9      	ldr	r1, [r7, #24]
 800a446:	440a      	add	r2, r1
 800a448:	7c12      	ldrb	r2, [r2, #16]
               (((uint32_t)HuffTableAC1->HuffVal[index - 1UL] & 0xFFUL) << 8) |
 800a44a:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableAC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 800a44c:	6a3b      	ldr	r3, [r7, #32]
 800a44e:	601a      	str	r2, [r3, #0]
    address--;
 800a450:	6a3b      	ldr	r3, [r7, #32]
 800a452:	3b04      	subs	r3, #4
 800a454:	623b      	str	r3, [r7, #32]
    index -= 4UL;
 800a456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a458:	3b04      	subs	r3, #4
 800a45a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (index > 3UL)
 800a45c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a45e:	2b03      	cmp	r3, #3
 800a460:	d8da      	bhi.n	800a418 <JPEG_Set_Huff_DHTMem+0x400>
  }

}
 800a462:	bf00      	nop
 800a464:	bf00      	nop
 800a466:	372c      	adds	r7, #44	@ 0x2c
 800a468:	46bd      	mov	sp, r7
 800a46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a46e:	4770      	bx	lr
 800a470:	ffff0000 	.word	0xffff0000

0800a474 <JPEG_Set_Quantization_Mem>:
  *         it could be QMEM0, QMEM1, QMEM2 or QMEM3
  * @retval 0 if no error, 1 if error
  */
static uint32_t JPEG_Set_Quantization_Mem(JPEG_HandleTypeDef *hjpeg, uint8_t *QTable,
                                                    __IO uint32_t *QTableAddress)
{
 800a474:	b480      	push	{r7}
 800a476:	b08b      	sub	sp, #44	@ 0x2c
 800a478:	af00      	add	r7, sp, #0
 800a47a:	60f8      	str	r0, [r7, #12]
 800a47c:	60b9      	str	r1, [r7, #8]
 800a47e:	607a      	str	r2, [r7, #4]
  uint32_t quantRow;
  uint32_t quantVal;
  uint32_t ScaleFactor;
  __IO uint32_t *tableAddress;

  tableAddress = QTableAddress;
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	613b      	str	r3, [r7, #16]

  if ((hjpeg->Conf.ImageQuality >= 50UL) && (hjpeg->Conf.ImageQuality <= 100UL))
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	695b      	ldr	r3, [r3, #20]
 800a488:	2b31      	cmp	r3, #49	@ 0x31
 800a48a:	d90a      	bls.n	800a4a2 <JPEG_Set_Quantization_Mem+0x2e>
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	695b      	ldr	r3, [r3, #20]
 800a490:	2b64      	cmp	r3, #100	@ 0x64
 800a492:	d806      	bhi.n	800a4a2 <JPEG_Set_Quantization_Mem+0x2e>
  {
    ScaleFactor = 200UL - (hjpeg->Conf.ImageQuality * 2UL);
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	695b      	ldr	r3, [r3, #20]
 800a498:	f1c3 0364 	rsb	r3, r3, #100	@ 0x64
 800a49c:	005b      	lsls	r3, r3, #1
 800a49e:	617b      	str	r3, [r7, #20]
 800a4a0:	e00d      	b.n	800a4be <JPEG_Set_Quantization_Mem+0x4a>
  }
  else if (hjpeg->Conf.ImageQuality > 0UL)
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	695b      	ldr	r3, [r3, #20]
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d007      	beq.n	800a4ba <JPEG_Set_Quantization_Mem+0x46>
  {
    ScaleFactor = ((uint32_t) 5000) / ((uint32_t) hjpeg->Conf.ImageQuality);
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	695b      	ldr	r3, [r3, #20]
 800a4ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a4b2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a4b6:	617b      	str	r3, [r7, #20]
 800a4b8:	e001      	b.n	800a4be <JPEG_Set_Quantization_Mem+0x4a>
  }
  else
  {
    return 1UL;
 800a4ba:	2301      	movs	r3, #1
 800a4bc:	e041      	b.n	800a542 <JPEG_Set_Quantization_Mem+0xce>
  }

  /*Quantization_table = (Standard_quanization_table * ScaleFactor + 50) / 100*/
  i = 0;
 800a4be:	2300      	movs	r3, #0
 800a4c0:	627b      	str	r3, [r7, #36]	@ 0x24
  while (i < (JPEG_QUANT_TABLE_SIZE - 3UL))
 800a4c2:	e03a      	b.n	800a53a <JPEG_Set_Quantization_Mem+0xc6>
  {
    quantRow = 0;
 800a4c4:	2300      	movs	r3, #0
 800a4c6:	61fb      	str	r3, [r7, #28]
    for (j = 0; j < 4UL; j++)
 800a4c8:	2300      	movs	r3, #0
 800a4ca:	623b      	str	r3, [r7, #32]
 800a4cc:	e029      	b.n	800a522 <JPEG_Set_Quantization_Mem+0xae>
    {
      /* Note that the quantization coefficients must be specified in the table in zigzag order */
      quantVal = ((((uint32_t) QTable[JPEG_ZIGZAG_ORDER[i + j]]) * ScaleFactor) + 50UL) / 100UL;
 800a4ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a4d0:	6a3b      	ldr	r3, [r7, #32]
 800a4d2:	4413      	add	r3, r2
 800a4d4:	4a1e      	ldr	r2, [pc, #120]	@ (800a550 <JPEG_Set_Quantization_Mem+0xdc>)
 800a4d6:	5cd3      	ldrb	r3, [r2, r3]
 800a4d8:	461a      	mov	r2, r3
 800a4da:	68bb      	ldr	r3, [r7, #8]
 800a4dc:	4413      	add	r3, r2
 800a4de:	781b      	ldrb	r3, [r3, #0]
 800a4e0:	461a      	mov	r2, r3
 800a4e2:	697b      	ldr	r3, [r7, #20]
 800a4e4:	fb02 f303 	mul.w	r3, r2, r3
 800a4e8:	3332      	adds	r3, #50	@ 0x32
 800a4ea:	4a1a      	ldr	r2, [pc, #104]	@ (800a554 <JPEG_Set_Quantization_Mem+0xe0>)
 800a4ec:	fba2 2303 	umull	r2, r3, r2, r3
 800a4f0:	095b      	lsrs	r3, r3, #5
 800a4f2:	61bb      	str	r3, [r7, #24]

      if (quantVal == 0UL)
 800a4f4:	69bb      	ldr	r3, [r7, #24]
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d102      	bne.n	800a500 <JPEG_Set_Quantization_Mem+0x8c>
      {
        quantVal = 1UL;
 800a4fa:	2301      	movs	r3, #1
 800a4fc:	61bb      	str	r3, [r7, #24]
 800a4fe:	e004      	b.n	800a50a <JPEG_Set_Quantization_Mem+0x96>
      }
      else if (quantVal > 255UL)
 800a500:	69bb      	ldr	r3, [r7, #24]
 800a502:	2bff      	cmp	r3, #255	@ 0xff
 800a504:	d901      	bls.n	800a50a <JPEG_Set_Quantization_Mem+0x96>
      {
        quantVal = 255UL;
 800a506:	23ff      	movs	r3, #255	@ 0xff
 800a508:	61bb      	str	r3, [r7, #24]
      else
      {
        /* Nothing to do, keep same value of quantVal */
      }

      quantRow |= ((quantVal & 0xFFUL) << (8UL * j));
 800a50a:	69bb      	ldr	r3, [r7, #24]
 800a50c:	b2da      	uxtb	r2, r3
 800a50e:	6a3b      	ldr	r3, [r7, #32]
 800a510:	00db      	lsls	r3, r3, #3
 800a512:	fa02 f303 	lsl.w	r3, r2, r3
 800a516:	69fa      	ldr	r2, [r7, #28]
 800a518:	4313      	orrs	r3, r2
 800a51a:	61fb      	str	r3, [r7, #28]
    for (j = 0; j < 4UL; j++)
 800a51c:	6a3b      	ldr	r3, [r7, #32]
 800a51e:	3301      	adds	r3, #1
 800a520:	623b      	str	r3, [r7, #32]
 800a522:	6a3b      	ldr	r3, [r7, #32]
 800a524:	2b03      	cmp	r3, #3
 800a526:	d9d2      	bls.n	800a4ce <JPEG_Set_Quantization_Mem+0x5a>
    }

    i += 4UL;
 800a528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a52a:	3304      	adds	r3, #4
 800a52c:	627b      	str	r3, [r7, #36]	@ 0x24
    *tableAddress = quantRow;
 800a52e:	693b      	ldr	r3, [r7, #16]
 800a530:	69fa      	ldr	r2, [r7, #28]
 800a532:	601a      	str	r2, [r3, #0]
    tableAddress ++;
 800a534:	693b      	ldr	r3, [r7, #16]
 800a536:	3304      	adds	r3, #4
 800a538:	613b      	str	r3, [r7, #16]
  while (i < (JPEG_QUANT_TABLE_SIZE - 3UL))
 800a53a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a53c:	2b3c      	cmp	r3, #60	@ 0x3c
 800a53e:	d9c1      	bls.n	800a4c4 <JPEG_Set_Quantization_Mem+0x50>
  }

  /* Return function status */
  return 0UL;
 800a540:	2300      	movs	r3, #0
}
 800a542:	4618      	mov	r0, r3
 800a544:	372c      	adds	r7, #44	@ 0x2c
 800a546:	46bd      	mov	sp, r7
 800a548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a54c:	4770      	bx	lr
 800a54e:	bf00      	nop
 800a550:	0802395c 	.word	0x0802395c
 800a554:	51eb851f 	.word	0x51eb851f

0800a558 <JPEG_SetColorYCBCR>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval None
  */
static void JPEG_SetColorYCBCR(JPEG_HandleTypeDef *hjpeg)
{
 800a558:	b480      	push	{r7}
 800a55a:	b087      	sub	sp, #28
 800a55c:	af00      	add	r7, sp, #0
 800a55e:	6078      	str	r0, [r7, #4]
  uint32_t ySamplingH;
  uint32_t ySamplingV;
  uint32_t yblockNb;

  /*Set Number of color components to 3*/
  hjpeg->Instance->CONFR1 &=  ~JPEG_CONFR1_NF;
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	685a      	ldr	r2, [r3, #4]
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	f022 0203 	bic.w	r2, r2, #3
 800a56e:	605a      	str	r2, [r3, #4]
  hjpeg->Instance->CONFR1 |=  JPEG_CONFR1_NF_1;
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	685a      	ldr	r2, [r3, #4]
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	f042 0202 	orr.w	r2, r2, #2
 800a57e:	605a      	str	r2, [r3, #4]

  /* compute MCU block size and Y, Cb ,Cr sampling factors*/
  if (hjpeg->Conf.ChromaSubsampling == JPEG_420_SUBSAMPLING)
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	689b      	ldr	r3, [r3, #8]
 800a584:	2b01      	cmp	r3, #1
 800a586:	d108      	bne.n	800a59a <JPEG_SetColorYCBCR+0x42>
  {
    ySamplingH  = JPEG_CONFR4_HSF_1;   /* Hs = 2*/
 800a588:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a58c:	617b      	str	r3, [r7, #20]
    ySamplingV  = JPEG_CONFR4_VSF_1;   /* Vs = 2*/
 800a58e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a592:	613b      	str	r3, [r7, #16]

    yblockNb  = 0x30; /* 4 blocks of 8x8*/
 800a594:	2330      	movs	r3, #48	@ 0x30
 800a596:	60fb      	str	r3, [r7, #12]
 800a598:	e014      	b.n	800a5c4 <JPEG_SetColorYCBCR+0x6c>
  }
  else if (hjpeg->Conf.ChromaSubsampling == JPEG_422_SUBSAMPLING)
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	689b      	ldr	r3, [r3, #8]
 800a59e:	2b02      	cmp	r3, #2
 800a5a0:	d108      	bne.n	800a5b4 <JPEG_SetColorYCBCR+0x5c>
  {
    ySamplingH  = JPEG_CONFR4_HSF_1;   /* Hs = 2*/
 800a5a2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a5a6:	617b      	str	r3, [r7, #20]
    ySamplingV  = JPEG_CONFR4_VSF_0;   /* Vs = 1*/
 800a5a8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a5ac:	613b      	str	r3, [r7, #16]

    yblockNb  = 0x10; /* 2 blocks of 8x8*/
 800a5ae:	2310      	movs	r3, #16
 800a5b0:	60fb      	str	r3, [r7, #12]
 800a5b2:	e007      	b.n	800a5c4 <JPEG_SetColorYCBCR+0x6c>
  }
  else /*JPEG_444_SUBSAMPLING and default*/
  {
    ySamplingH  = JPEG_CONFR4_HSF_0;   /* Hs = 1*/
 800a5b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a5b8:	617b      	str	r3, [r7, #20]
    ySamplingV  = JPEG_CONFR4_VSF_0;   /* Vs = 1*/
 800a5ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a5be:	613b      	str	r3, [r7, #16]

    yblockNb  = 0; /* 1 block of 8x8*/
 800a5c0:	2300      	movs	r3, #0
 800a5c2:	60fb      	str	r3, [r7, #12]
  }

  hjpeg->Instance->CONFR1 &= ~(JPEG_CONFR1_NF | JPEG_CONFR1_NS);
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	685a      	ldr	r2, [r3, #4]
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	f022 02c3 	bic.w	r2, r2, #195	@ 0xc3
 800a5d2:	605a      	str	r2, [r3, #4]
  hjpeg->Instance->CONFR1 |= (JPEG_CONFR1_NF_1 | JPEG_CONFR1_NS_1);
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	685a      	ldr	r2, [r3, #4]
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	f042 0282 	orr.w	r2, r2, #130	@ 0x82
 800a5e2:	605a      	str	r2, [r3, #4]

  /*Reset CONFR4 register*/
  hjpeg->Instance->CONFR4 =  0;
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	2200      	movs	r2, #0
 800a5ea:	611a      	str	r2, [r3, #16]
  /*Set Horizental and Vertical  sampling factor , number of blocks , Quantization table and Huffman AC/DC tables for component 0*/
  hjpeg->Instance->CONFR4 |= (ySamplingH | ySamplingV | (yblockNb & JPEG_CONFR4_NB));
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	6919      	ldr	r1, [r3, #16]
 800a5f2:	697a      	ldr	r2, [r7, #20]
 800a5f4:	693b      	ldr	r3, [r7, #16]
 800a5f6:	431a      	orrs	r2, r3
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a5fe:	431a      	orrs	r2, r3
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	430a      	orrs	r2, r1
 800a606:	611a      	str	r2, [r3, #16]

  /*Reset CONFR5 register*/
  hjpeg->Instance->CONFR5 =  0;
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	2200      	movs	r2, #0
 800a60e:	615a      	str	r2, [r3, #20]
  /*Set Horizental and Vertical  sampling factor , number of blocks , Quantization table and Huffman AC/DC tables for component 1*/
  hjpeg->Instance->CONFR5 |= (JPEG_CONFR5_HSF_0 | JPEG_CONFR5_VSF_0 | JPEG_CONFR5_QT_0 | JPEG_CONFR5_HA | JPEG_CONFR5_HD);
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	6959      	ldr	r1, [r3, #20]
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	681a      	ldr	r2, [r3, #0]
 800a61a:	f241 1307 	movw	r3, #4359	@ 0x1107
 800a61e:	430b      	orrs	r3, r1
 800a620:	6153      	str	r3, [r2, #20]

  /*Reset CONFR6 register*/
  hjpeg->Instance->CONFR6 =  0;
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	2200      	movs	r2, #0
 800a628:	619a      	str	r2, [r3, #24]
  /*Set Horizental and Vertical  sampling factor and number of blocks for component 2*/
  /* In YCBCR , by default, both chrominance components (component 1 and component 2) use the same Quantization table (table 1) */
  /* In YCBCR , both chrominance components (component 1 and component 2) use the same Huffman tables (table 1) */
  hjpeg->Instance->CONFR6 |= (JPEG_CONFR6_HSF_0 | JPEG_CONFR6_VSF_0 | JPEG_CONFR6_QT_0 | JPEG_CONFR6_HA | JPEG_CONFR6_HD);
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	6999      	ldr	r1, [r3, #24]
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	681a      	ldr	r2, [r3, #0]
 800a634:	f241 1307 	movw	r3, #4359	@ 0x1107
 800a638:	430b      	orrs	r3, r1
 800a63a:	6193      	str	r3, [r2, #24]

}
 800a63c:	bf00      	nop
 800a63e:	371c      	adds	r7, #28
 800a640:	46bd      	mov	sp, r7
 800a642:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a646:	4770      	bx	lr

0800a648 <JPEG_SetColorGrayScale>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval None
  */
static void JPEG_SetColorGrayScale(JPEG_HandleTypeDef *hjpeg)
{
 800a648:	b480      	push	{r7}
 800a64a:	b083      	sub	sp, #12
 800a64c:	af00      	add	r7, sp, #0
 800a64e:	6078      	str	r0, [r7, #4]
  /*Set Number of color components to 1*/
  hjpeg->Instance->CONFR1 &= ~(JPEG_CONFR1_NF | JPEG_CONFR1_NS);
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	685a      	ldr	r2, [r3, #4]
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	f022 02c3 	bic.w	r2, r2, #195	@ 0xc3
 800a65e:	605a      	str	r2, [r3, #4]

  /*in GrayScale use 1 single Quantization table (Table 0)*/
  /*in GrayScale use only one couple of AC/DC huffman table (table 0)*/

  /*Reset CONFR4 register*/
  hjpeg->Instance->CONFR4 =  0;
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	2200      	movs	r2, #0
 800a666:	611a      	str	r2, [r3, #16]
  /*Set Horizental and Vertical  sampling factor , number of blocks , Quantization table and Huffman AC/DC tables for component 0*/
  hjpeg->Instance->CONFR4 |=  JPEG_CONFR4_HSF_0 | JPEG_CONFR4_VSF_0 ;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	691a      	ldr	r2, [r3, #16]
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	f442 5288 	orr.w	r2, r2, #4352	@ 0x1100
 800a676:	611a      	str	r2, [r3, #16]
}
 800a678:	bf00      	nop
 800a67a:	370c      	adds	r7, #12
 800a67c:	46bd      	mov	sp, r7
 800a67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a682:	4770      	bx	lr

0800a684 <JPEG_SetColorCMYK>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval None
  */
static void JPEG_SetColorCMYK(JPEG_HandleTypeDef *hjpeg)
{
 800a684:	b480      	push	{r7}
 800a686:	b087      	sub	sp, #28
 800a688:	af00      	add	r7, sp, #0
 800a68a:	6078      	str	r0, [r7, #4]
  uint32_t ySamplingH;
  uint32_t ySamplingV;
  uint32_t yblockNb;

  /*Set Number of color components to 4*/
  hjpeg->Instance->CONFR1 |= (JPEG_CONFR1_NF | JPEG_CONFR1_NS);
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	685a      	ldr	r2, [r3, #4]
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	f042 02c3 	orr.w	r2, r2, #195	@ 0xc3
 800a69a:	605a      	str	r2, [r3, #4]

  /* compute MCU block size and Y, Cb ,Cr sampling factors*/
  if (hjpeg->Conf.ChromaSubsampling == JPEG_420_SUBSAMPLING)
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	689b      	ldr	r3, [r3, #8]
 800a6a0:	2b01      	cmp	r3, #1
 800a6a2:	d108      	bne.n	800a6b6 <JPEG_SetColorCMYK+0x32>
  {
    ySamplingH  = JPEG_CONFR4_HSF_1;   /* Hs = 2*/
 800a6a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a6a8:	617b      	str	r3, [r7, #20]
    ySamplingV  = JPEG_CONFR4_VSF_1;   /* Vs = 2*/
 800a6aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a6ae:	613b      	str	r3, [r7, #16]

    yblockNb  = 0x30; /* 4 blocks of 8x8*/
 800a6b0:	2330      	movs	r3, #48	@ 0x30
 800a6b2:	60fb      	str	r3, [r7, #12]
 800a6b4:	e014      	b.n	800a6e0 <JPEG_SetColorCMYK+0x5c>
  }
  else if (hjpeg->Conf.ChromaSubsampling == JPEG_422_SUBSAMPLING)
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	689b      	ldr	r3, [r3, #8]
 800a6ba:	2b02      	cmp	r3, #2
 800a6bc:	d108      	bne.n	800a6d0 <JPEG_SetColorCMYK+0x4c>
  {
    ySamplingH  = JPEG_CONFR4_HSF_1;   /* Hs = 2*/
 800a6be:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a6c2:	617b      	str	r3, [r7, #20]
    ySamplingV  = JPEG_CONFR4_VSF_0;   /* Vs = 1*/
 800a6c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a6c8:	613b      	str	r3, [r7, #16]

    yblockNb  = 0x10; /* 2 blocks of 8x8*/
 800a6ca:	2310      	movs	r3, #16
 800a6cc:	60fb      	str	r3, [r7, #12]
 800a6ce:	e007      	b.n	800a6e0 <JPEG_SetColorCMYK+0x5c>
  }
  else /*JPEG_444_SUBSAMPLING and default*/
  {
    ySamplingH  = JPEG_CONFR4_HSF_0;   /* Hs = 1*/
 800a6d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a6d4:	617b      	str	r3, [r7, #20]
    ySamplingV  = JPEG_CONFR4_VSF_0;   /* Vs = 1*/
 800a6d6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a6da:	613b      	str	r3, [r7, #16]

    yblockNb  = 0; /* 1 block of 8x8*/
 800a6dc:	2300      	movs	r3, #0
 800a6de:	60fb      	str	r3, [r7, #12]
  }

  /*Reset CONFR4 register*/
  hjpeg->Instance->CONFR4 =  0;
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	2200      	movs	r2, #0
 800a6e6:	611a      	str	r2, [r3, #16]
  /*Set Horizental and Vertical  sampling factor , number of blocks , Quantization table and Huffman AC/DC tables for component 0*/
  hjpeg->Instance->CONFR4 |= (ySamplingH | ySamplingV | (yblockNb & JPEG_CONFR4_NB));
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	6919      	ldr	r1, [r3, #16]
 800a6ee:	697a      	ldr	r2, [r7, #20]
 800a6f0:	693b      	ldr	r3, [r7, #16]
 800a6f2:	431a      	orrs	r2, r3
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a6fa:	431a      	orrs	r2, r3
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	430a      	orrs	r2, r1
 800a702:	611a      	str	r2, [r3, #16]

  /*Reset CONFR5 register*/
  hjpeg->Instance->CONFR5 =  0;
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	2200      	movs	r2, #0
 800a70a:	615a      	str	r2, [r3, #20]
  /*Set Horizental and Vertical  sampling factor , number of blocks , Quantization table and Huffman AC/DC tables for component 1*/
  hjpeg->Instance->CONFR5 |= (JPEG_CONFR5_HSF_0 | JPEG_CONFR5_VSF_0);
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	695a      	ldr	r2, [r3, #20]
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	f442 5288 	orr.w	r2, r2, #4352	@ 0x1100
 800a71a:	615a      	str	r2, [r3, #20]

  /*Reset CONFR6 register*/
  hjpeg->Instance->CONFR6 =  0;
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	2200      	movs	r2, #0
 800a722:	619a      	str	r2, [r3, #24]
  /*Set Horizental and Vertical  sampling factor , number of blocks , Quantization table and Huffman AC/DC tables for component 2*/
  hjpeg->Instance->CONFR6 |= (JPEG_CONFR6_HSF_0 | JPEG_CONFR6_VSF_0);
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	699a      	ldr	r2, [r3, #24]
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	f442 5288 	orr.w	r2, r2, #4352	@ 0x1100
 800a732:	619a      	str	r2, [r3, #24]

  /*Reset CONFR7 register*/
  hjpeg->Instance->CONFR7 =  0;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	2200      	movs	r2, #0
 800a73a:	61da      	str	r2, [r3, #28]
  /*Set Horizental and Vertical  sampling factor , number of blocks , Quantization table and Huffman AC/DC tables for component 3*/
  hjpeg->Instance->CONFR7 |= (JPEG_CONFR7_HSF_0 | JPEG_CONFR7_VSF_0);
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	69da      	ldr	r2, [r3, #28]
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	f442 5288 	orr.w	r2, r2, #4352	@ 0x1100
 800a74a:	61da      	str	r2, [r3, #28]
}
 800a74c:	bf00      	nop
 800a74e:	371c      	adds	r7, #28
 800a750:	46bd      	mov	sp, r7
 800a752:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a756:	4770      	bx	lr

0800a758 <JPEG_Init_Process>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval None
  */
static void JPEG_Init_Process(JPEG_HandleTypeDef *hjpeg)
{
 800a758:	b480      	push	{r7}
 800a75a:	b083      	sub	sp, #12
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	6078      	str	r0, [r7, #4]
  /*Reset pause*/
  hjpeg->Context &= (~(JPEG_CONTEXT_PAUSE_INPUT | JPEG_CONTEXT_PAUSE_OUTPUT));
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a764:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	655a      	str	r2, [r3, #84]	@ 0x54

  if ((hjpeg->Context & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a770:	f003 0303 	and.w	r3, r3, #3
 800a774:	2b02      	cmp	r3, #2
 800a776:	d108      	bne.n	800a78a <JPEG_Init_Process+0x32>
  {
    /*Set JPEG Codec to Decoding mode */
    hjpeg->Instance->CONFR1 |= JPEG_CONFR1_DE;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	685a      	ldr	r2, [r3, #4]
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	f042 0208 	orr.w	r2, r2, #8
 800a786:	605a      	str	r2, [r3, #4]
 800a788:	e007      	b.n	800a79a <JPEG_Init_Process+0x42>
  }
  else /* JPEG_CONTEXT_ENCODE */
  {
    /*Set JPEG Codec to Encoding mode */
    hjpeg->Instance->CONFR1 &= ~JPEG_CONFR1_DE;
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	685a      	ldr	r2, [r3, #4]
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	f022 0208 	bic.w	r2, r2, #8
 800a798:	605a      	str	r2, [r3, #4]
  }

  /*Stop JPEG processing */
  hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	681a      	ldr	r2, [r3, #0]
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	f022 0201 	bic.w	r2, r2, #1
 800a7a8:	601a      	str	r2, [r3, #0]

  /* Disable All Interrupts */
  __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 800a7b8:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Flush input and output FIFOs*/
  hjpeg->Instance->CR |= JPEG_CR_IFF;
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a7c8:	631a      	str	r2, [r3, #48]	@ 0x30
  hjpeg->Instance->CR |= JPEG_CR_OFF;
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a7d8:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Clear all flags */
  __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_ALL);
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800a7e8:	639a      	str	r2, [r3, #56]	@ 0x38

  /*Start Encoding/Decoding*/
  hjpeg->Instance->CONFR0 |=  JPEG_CONFR0_START;
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	681a      	ldr	r2, [r3, #0]
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	f042 0201 	orr.w	r2, r2, #1
 800a7f8:	601a      	str	r2, [r3, #0]

  if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_IT)
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a7fe:	f003 030c 	and.w	r3, r3, #12
 800a802:	2b08      	cmp	r3, #8
 800a804:	d108      	bne.n	800a818 <JPEG_Init_Process+0xc0>
  {
    /*Enable IN/OUT, end of Conversation, and end of header parsing interruptions*/
    __HAL_JPEG_ENABLE_IT(hjpeg, JPEG_IT_IFT | JPEG_IT_IFNF | JPEG_IT_OFT | JPEG_IT_OFNE | JPEG_IT_EOC | JPEG_IT_HPD);
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	f042 026e 	orr.w	r2, r2, #110	@ 0x6e
 800a814:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  else
  {
    /* Nothing to do */
  }
}
 800a816:	e00d      	b.n	800a834 <JPEG_Init_Process+0xdc>
  else if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_DMA)
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a81c:	f003 030c 	and.w	r3, r3, #12
 800a820:	2b0c      	cmp	r3, #12
 800a822:	d107      	bne.n	800a834 <JPEG_Init_Process+0xdc>
    __HAL_JPEG_ENABLE_IT(hjpeg, JPEG_IT_EOC | JPEG_IT_HPD);
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800a832:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800a834:	bf00      	nop
 800a836:	370c      	adds	r7, #12
 800a838:	46bd      	mov	sp, r7
 800a83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83e:	4770      	bx	lr

0800a840 <JPEG_Process>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval JPEG_PROCESS_DONE if the process has ends else JPEG_PROCESS_ONGOING
  */
static uint32_t JPEG_Process(JPEG_HandleTypeDef *hjpeg)
{
 800a840:	b580      	push	{r7, lr}
 800a842:	b084      	sub	sp, #16
 800a844:	af00      	add	r7, sp, #0
 800a846:	6078      	str	r0, [r7, #4]
  uint32_t tmpContext;

  /*End of header processing flag */
  if ((hjpeg->Context & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a84c:	f003 0303 	and.w	r3, r3, #3
 800a850:	2b02      	cmp	r3, #2
 800a852:	d125      	bne.n	800a8a0 <JPEG_Process+0x60>
  {
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_HPDF) != 0UL)
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a85a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d01e      	beq.n	800a8a0 <JPEG_Process+0x60>
    {
      /*Call Header parsing complete callback */
      (void) HAL_JPEG_GetInfo(hjpeg, &hjpeg->Conf);
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	3304      	adds	r3, #4
 800a866:	4619      	mov	r1, r3
 800a868:	6878      	ldr	r0, [r7, #4]
 800a86a:	f7fe febe 	bl	80095ea <HAL_JPEG_GetInfo>
      /* Reset the ImageQuality */
      hjpeg->Conf.ImageQuality = 0;
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	2200      	movs	r2, #0
 800a872:	615a      	str	r2, [r3, #20]

      /*Call Info Ready callback */
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
      hjpeg->InfoReadyCallback(hjpeg, &hjpeg->Conf);
#else
      HAL_JPEG_InfoReadyCallback(hjpeg, &hjpeg->Conf);
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	3304      	adds	r3, #4
 800a878:	4619      	mov	r1, r3
 800a87a:	6878      	ldr	r0, [r7, #4]
 800a87c:	f7ff f824 	bl	80098c8 <HAL_JPEG_InfoReadyCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */

      __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_IT_HPD);
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a88e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Clear header processing done flag */
      __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_HPDF);
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a89e:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  /*Input FIFO status handling*/
  if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL)
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a8a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d116      	bne.n	800a8da <JPEG_Process+0x9a>
  {
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_IFTF) != 0UL)
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a8b2:	f003 0302 	and.w	r3, r3, #2
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d004      	beq.n	800a8c4 <JPEG_Process+0x84>
    {
      /*Input FIFO threshold flag */
      /*JPEG_FIFO_TH_SIZE words can be written in */
      JPEG_ReadInputData(hjpeg, JPEG_FIFO_TH_SIZE);
 800a8ba:	2108      	movs	r1, #8
 800a8bc:	6878      	ldr	r0, [r7, #4]
 800a8be:	f000 f988 	bl	800abd2 <JPEG_ReadInputData>
 800a8c2:	e00a      	b.n	800a8da <JPEG_Process+0x9a>
    }
    else if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_IFNFF) != 0UL)
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a8ca:	f003 0304 	and.w	r3, r3, #4
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d003      	beq.n	800a8da <JPEG_Process+0x9a>
    {
      /*Input FIFO Not Full flag */
      /*32-bit value can be written in */
      JPEG_ReadInputData(hjpeg, 1);
 800a8d2:	2101      	movs	r1, #1
 800a8d4:	6878      	ldr	r0, [r7, #4]
 800a8d6:	f000 f97c 	bl	800abd2 <JPEG_ReadInputData>
    }
  }


  /*Output FIFO flag handling*/
  if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL)
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a8de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d116      	bne.n	800a914 <JPEG_Process+0xd4>
  {
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFTF) != 0UL)
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a8ec:	f003 0308 	and.w	r3, r3, #8
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d004      	beq.n	800a8fe <JPEG_Process+0xbe>
    {
      /*Output FIFO threshold flag */
      /*JPEG_FIFO_TH_SIZE words can be read out */
      JPEG_StoreOutputData(hjpeg, JPEG_FIFO_TH_SIZE);
 800a8f4:	2108      	movs	r1, #8
 800a8f6:	6878      	ldr	r0, [r7, #4]
 800a8f8:	f000 f864 	bl	800a9c4 <JPEG_StoreOutputData>
 800a8fc:	e00a      	b.n	800a914 <JPEG_Process+0xd4>
    }
    else if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) != 0UL)
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a904:	f003 0310 	and.w	r3, r3, #16
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d003      	beq.n	800a914 <JPEG_Process+0xd4>
    {
      /*Output FIFO Not Empty flag */
      /*32-bit value can be read out */
      JPEG_StoreOutputData(hjpeg, 1);
 800a90c:	2101      	movs	r1, #1
 800a90e:	6878      	ldr	r0, [r7, #4]
 800a910:	f000 f858 	bl	800a9c4 <JPEG_StoreOutputData>
      /* Nothing to do */
    }
  }

  /*End of Conversion handling :i.e EOC flag is high and OFTF low and OFNEF low*/
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a91a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a91e:	2b20      	cmp	r3, #32
 800a920:	d14b      	bne.n	800a9ba <JPEG_Process+0x17a>
  {
    /*Stop Encoding/Decoding*/
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	681a      	ldr	r2, [r3, #0]
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	f022 0201 	bic.w	r2, r2, #1
 800a930:	601a      	str	r2, [r3, #0]

    if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_IT)
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a936:	f003 030c 	and.w	r3, r3, #12
 800a93a:	2b08      	cmp	r3, #8
 800a93c:	d107      	bne.n	800a94e <JPEG_Process+0x10e>
    {
      /* Disable All Interrupts */
      __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 800a94c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Clear all flags */
    __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_ALL);
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800a95c:	639a      	str	r2, [r3, #56]	@ 0x38

    /*Call End of conversion callback */
    if (hjpeg->JpegOutCount > 0UL)
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a962:	2b00      	cmp	r3, #0
 800a964:	d00a      	beq.n	800a97c <JPEG_Process+0x13c>
    {
      /*Output Buffer is not empty, call DecodedDataReadyCallback*/
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
      hjpeg->DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
#else
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	69d9      	ldr	r1, [r3, #28]
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a96e:	461a      	mov	r2, r3
 800a970:	6878      	ldr	r0, [r7, #4]
 800a972:	f7f5 ffdd 	bl	8000930 <HAL_JPEG_DataReadyCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */

      hjpeg->JpegOutCount = 0;
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	2200      	movs	r2, #0
 800a97a:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /*Reset Context Operation*/
    tmpContext = hjpeg->Context;
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a980:	60fb      	str	r3, [r7, #12]
    /*Clear all context fields execpt JPEG_CONTEXT_CONF_ENCODING and JPEG_CONTEXT_CUSTOM_TABLES*/
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a986:	f403 4282 	and.w	r2, r3, #16640	@ 0x4100
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hjpeg);
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	2200      	movs	r2, #0
 800a992:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Change the JPEG state */
    hjpeg->State = HAL_JPEG_STATE_READY;
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	2201      	movs	r2, #1
 800a99a:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

    /*Call End of Encoding/Decoding callback */
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	f003 0303 	and.w	r3, r3, #3
 800a9a4:	2b02      	cmp	r3, #2
 800a9a6:	d103      	bne.n	800a9b0 <JPEG_Process+0x170>
    {
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
      hjpeg->DecodeCpltCallback(hjpeg);
#else
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 800a9a8:	6878      	ldr	r0, [r7, #4]
 800a9aa:	f7fe ff98 	bl	80098de <HAL_JPEG_DecodeCpltCallback>
 800a9ae:	e002      	b.n	800a9b6 <JPEG_Process+0x176>
    else /* JPEG_CONTEXT_ENCODE */
    {
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
      hjpeg->EncodeCpltCallback(hjpeg);
#else
      HAL_JPEG_EncodeCpltCallback(hjpeg);
 800a9b0:	6878      	ldr	r0, [r7, #4]
 800a9b2:	f7f5 ffd1 	bl	8000958 <HAL_JPEG_EncodeCpltCallback>
#endif
    }

    return JPEG_PROCESS_DONE;
 800a9b6:	2301      	movs	r3, #1
 800a9b8:	e000      	b.n	800a9bc <JPEG_Process+0x17c>
  }


  return JPEG_PROCESS_ONGOING;
 800a9ba:	2300      	movs	r3, #0
}
 800a9bc:	4618      	mov	r0, r3
 800a9be:	3710      	adds	r7, #16
 800a9c0:	46bd      	mov	sp, r7
 800a9c2:	bd80      	pop	{r7, pc}

0800a9c4 <JPEG_StoreOutputData>:
  *         the configuration information for JPEG module
  * @param  nbOutputWords Number of output words (of 32 bits) ready from the JPEG peripheral
  * @retval None
  */
static void JPEG_StoreOutputData(JPEG_HandleTypeDef *hjpeg, uint32_t nbOutputWords)
{
 800a9c4:	b580      	push	{r7, lr}
 800a9c6:	b086      	sub	sp, #24
 800a9c8:	af00      	add	r7, sp, #0
 800a9ca:	6078      	str	r0, [r7, #4]
 800a9cc:	6039      	str	r1, [r7, #0]
  uint32_t index;
  uint32_t nb_words;
  uint32_t nb_bytes;
  uint32_t dataword;

  if (hjpeg->OutDataLength >= (hjpeg->JpegOutCount + (nbOutputWords * 4UL)))
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800a9d6:	683b      	ldr	r3, [r7, #0]
 800a9d8:	009b      	lsls	r3, r3, #2
 800a9da:	440b      	add	r3, r1
 800a9dc:	429a      	cmp	r2, r3
 800a9de:	d34b      	bcc.n	800aa78 <JPEG_StoreOutputData+0xb4>
  {
    for (index = 0; index < nbOutputWords; index++)
 800a9e0:	2300      	movs	r3, #0
 800a9e2:	617b      	str	r3, [r7, #20]
 800a9e4:	e031      	b.n	800aa4a <JPEG_StoreOutputData+0x86>
    {
      /*Transfer 32 bits from the JPEG output FIFO*/
      dataword = hjpeg->Instance->DOR;
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a9ec:	60bb      	str	r3, [r7, #8]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	69da      	ldr	r2, [r3, #28]
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9f6:	4413      	add	r3, r2
 800a9f8:	68ba      	ldr	r2, [r7, #8]
 800a9fa:	b2d2      	uxtb	r2, r2
 800a9fc:	701a      	strb	r2, [r3, #0]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 800a9fe:	68bb      	ldr	r3, [r7, #8]
 800aa00:	0a19      	lsrs	r1, r3, #8
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	69da      	ldr	r2, [r3, #28]
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa0a:	3301      	adds	r3, #1
 800aa0c:	4413      	add	r3, r2
 800aa0e:	b2ca      	uxtb	r2, r1
 800aa10:	701a      	strb	r2, [r3, #0]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 800aa12:	68bb      	ldr	r3, [r7, #8]
 800aa14:	0c19      	lsrs	r1, r3, #16
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	69da      	ldr	r2, [r3, #28]
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa1e:	3302      	adds	r3, #2
 800aa20:	4413      	add	r3, r2
 800aa22:	b2ca      	uxtb	r2, r1
 800aa24:	701a      	strb	r2, [r3, #0]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 800aa26:	68bb      	ldr	r3, [r7, #8]
 800aa28:	0e19      	lsrs	r1, r3, #24
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	69da      	ldr	r2, [r3, #28]
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa32:	3303      	adds	r3, #3
 800aa34:	4413      	add	r3, r2
 800aa36:	b2ca      	uxtb	r2, r1
 800aa38:	701a      	strb	r2, [r3, #0]
      hjpeg->JpegOutCount += 4UL;
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa3e:	1d1a      	adds	r2, r3, #4
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	625a      	str	r2, [r3, #36]	@ 0x24
    for (index = 0; index < nbOutputWords; index++)
 800aa44:	697b      	ldr	r3, [r7, #20]
 800aa46:	3301      	adds	r3, #1
 800aa48:	617b      	str	r3, [r7, #20]
 800aa4a:	697a      	ldr	r2, [r7, #20]
 800aa4c:	683b      	ldr	r3, [r7, #0]
 800aa4e:	429a      	cmp	r2, r3
 800aa50:	d3c9      	bcc.n	800a9e6 <JPEG_StoreOutputData+0x22>
    }
    if (hjpeg->OutDataLength == hjpeg->JpegOutCount)
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa5a:	429a      	cmp	r2, r3
 800aa5c:	f040 80b5 	bne.w	800abca <JPEG_StoreOutputData+0x206>
    {
      /*Output Buffer is full, call DecodedDataReadyCallback*/
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
      hjpeg->DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
#else
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	69d9      	ldr	r1, [r3, #28]
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa68:	461a      	mov	r2, r3
 800aa6a:	6878      	ldr	r0, [r7, #4]
 800aa6c:	f7f5 ff60 	bl	8000930 <HAL_JPEG_DataReadyCallback>
#endif /*USE_HAL_JPEG_REGISTER_CALLBACKS*/
      hjpeg->JpegOutCount = 0;
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	2200      	movs	r2, #0
 800aa74:	625a      	str	r2, [r3, #36]	@ 0x24
  }
  else
  {
    /* Nothing to do */
  }
}
 800aa76:	e0a8      	b.n	800abca <JPEG_StoreOutputData+0x206>
  else if (hjpeg->OutDataLength > hjpeg->JpegOutCount)
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa80:	429a      	cmp	r2, r3
 800aa82:	f240 80a2 	bls.w	800abca <JPEG_StoreOutputData+0x206>
    nb_words = (hjpeg->OutDataLength - hjpeg->JpegOutCount) / 4UL;
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa8e:	1ad3      	subs	r3, r2, r3
 800aa90:	089b      	lsrs	r3, r3, #2
 800aa92:	613b      	str	r3, [r7, #16]
    for (index = 0; index < nb_words; index++)
 800aa94:	2300      	movs	r3, #0
 800aa96:	617b      	str	r3, [r7, #20]
 800aa98:	e031      	b.n	800aafe <JPEG_StoreOutputData+0x13a>
      dataword = hjpeg->Instance->DOR;
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aaa0:	60bb      	str	r3, [r7, #8]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	69da      	ldr	r2, [r3, #28]
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aaaa:	4413      	add	r3, r2
 800aaac:	68ba      	ldr	r2, [r7, #8]
 800aaae:	b2d2      	uxtb	r2, r2
 800aab0:	701a      	strb	r2, [r3, #0]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 800aab2:	68bb      	ldr	r3, [r7, #8]
 800aab4:	0a19      	lsrs	r1, r3, #8
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	69da      	ldr	r2, [r3, #28]
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aabe:	3301      	adds	r3, #1
 800aac0:	4413      	add	r3, r2
 800aac2:	b2ca      	uxtb	r2, r1
 800aac4:	701a      	strb	r2, [r3, #0]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 800aac6:	68bb      	ldr	r3, [r7, #8]
 800aac8:	0c19      	lsrs	r1, r3, #16
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	69da      	ldr	r2, [r3, #28]
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aad2:	3302      	adds	r3, #2
 800aad4:	4413      	add	r3, r2
 800aad6:	b2ca      	uxtb	r2, r1
 800aad8:	701a      	strb	r2, [r3, #0]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 800aada:	68bb      	ldr	r3, [r7, #8]
 800aadc:	0e19      	lsrs	r1, r3, #24
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	69da      	ldr	r2, [r3, #28]
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aae6:	3303      	adds	r3, #3
 800aae8:	4413      	add	r3, r2
 800aaea:	b2ca      	uxtb	r2, r1
 800aaec:	701a      	strb	r2, [r3, #0]
      hjpeg->JpegOutCount += 4UL;
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aaf2:	1d1a      	adds	r2, r3, #4
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	625a      	str	r2, [r3, #36]	@ 0x24
    for (index = 0; index < nb_words; index++)
 800aaf8:	697b      	ldr	r3, [r7, #20]
 800aafa:	3301      	adds	r3, #1
 800aafc:	617b      	str	r3, [r7, #20]
 800aafe:	697a      	ldr	r2, [r7, #20]
 800ab00:	693b      	ldr	r3, [r7, #16]
 800ab02:	429a      	cmp	r2, r3
 800ab04:	d3c9      	bcc.n	800aa9a <JPEG_StoreOutputData+0xd6>
    if (hjpeg->OutDataLength == hjpeg->JpegOutCount)
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab0e:	429a      	cmp	r2, r3
 800ab10:	d10b      	bne.n	800ab2a <JPEG_StoreOutputData+0x166>
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	69d9      	ldr	r1, [r3, #28]
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab1a:	461a      	mov	r2, r3
 800ab1c:	6878      	ldr	r0, [r7, #4]
 800ab1e:	f7f5 ff07 	bl	8000930 <HAL_JPEG_DataReadyCallback>
      hjpeg->JpegOutCount = 0;
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	2200      	movs	r2, #0
 800ab26:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800ab28:	e04f      	b.n	800abca <JPEG_StoreOutputData+0x206>
      nb_bytes = hjpeg->OutDataLength - hjpeg->JpegOutCount;
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab32:	1ad3      	subs	r3, r2, r3
 800ab34:	60fb      	str	r3, [r7, #12]
      dataword = hjpeg->Instance->DOR;
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab3c:	60bb      	str	r3, [r7, #8]
      for (index = 0; index < nb_bytes; index++)
 800ab3e:	2300      	movs	r3, #0
 800ab40:	617b      	str	r3, [r7, #20]
 800ab42:	e015      	b.n	800ab70 <JPEG_StoreOutputData+0x1ac>
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * (index & 0x3UL))) & 0xFFUL);
 800ab44:	697b      	ldr	r3, [r7, #20]
 800ab46:	f003 0303 	and.w	r3, r3, #3
 800ab4a:	00db      	lsls	r3, r3, #3
 800ab4c:	68ba      	ldr	r2, [r7, #8]
 800ab4e:	fa22 f103 	lsr.w	r1, r2, r3
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	69da      	ldr	r2, [r3, #28]
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab5a:	4413      	add	r3, r2
 800ab5c:	b2ca      	uxtb	r2, r1
 800ab5e:	701a      	strb	r2, [r3, #0]
        hjpeg->JpegOutCount++;
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab64:	1c5a      	adds	r2, r3, #1
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	625a      	str	r2, [r3, #36]	@ 0x24
      for (index = 0; index < nb_bytes; index++)
 800ab6a:	697b      	ldr	r3, [r7, #20]
 800ab6c:	3301      	adds	r3, #1
 800ab6e:	617b      	str	r3, [r7, #20]
 800ab70:	697a      	ldr	r2, [r7, #20]
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	429a      	cmp	r2, r3
 800ab76:	d3e5      	bcc.n	800ab44 <JPEG_StoreOutputData+0x180>
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	69d9      	ldr	r1, [r3, #28]
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab80:	461a      	mov	r2, r3
 800ab82:	6878      	ldr	r0, [r7, #4]
 800ab84:	f7f5 fed4 	bl	8000930 <HAL_JPEG_DataReadyCallback>
      hjpeg->JpegOutCount = 0;
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	2200      	movs	r2, #0
 800ab8c:	625a      	str	r2, [r3, #36]	@ 0x24
      nb_bytes = 4UL - nb_bytes;
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	f1c3 0304 	rsb	r3, r3, #4
 800ab94:	60fb      	str	r3, [r7, #12]
      for (index = nb_bytes; index < 4UL; index++)
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	617b      	str	r3, [r7, #20]
 800ab9a:	e013      	b.n	800abc4 <JPEG_StoreOutputData+0x200>
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * index)) & 0xFFUL);
 800ab9c:	697b      	ldr	r3, [r7, #20]
 800ab9e:	00db      	lsls	r3, r3, #3
 800aba0:	68ba      	ldr	r2, [r7, #8]
 800aba2:	fa22 f103 	lsr.w	r1, r2, r3
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	69da      	ldr	r2, [r3, #28]
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abae:	4413      	add	r3, r2
 800abb0:	b2ca      	uxtb	r2, r1
 800abb2:	701a      	strb	r2, [r3, #0]
        hjpeg->JpegOutCount++;
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abb8:	1c5a      	adds	r2, r3, #1
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	625a      	str	r2, [r3, #36]	@ 0x24
      for (index = nb_bytes; index < 4UL; index++)
 800abbe:	697b      	ldr	r3, [r7, #20]
 800abc0:	3301      	adds	r3, #1
 800abc2:	617b      	str	r3, [r7, #20]
 800abc4:	697b      	ldr	r3, [r7, #20]
 800abc6:	2b03      	cmp	r3, #3
 800abc8:	d9e8      	bls.n	800ab9c <JPEG_StoreOutputData+0x1d8>
}
 800abca:	bf00      	nop
 800abcc:	3718      	adds	r7, #24
 800abce:	46bd      	mov	sp, r7
 800abd0:	bd80      	pop	{r7, pc}

0800abd2 <JPEG_ReadInputData>:
  *         the configuration information for JPEG module
  * @param  nbRequestWords Number of input words (of 32 bits) that the JPE peripheral request
  * @retval None
  */
static void JPEG_ReadInputData(JPEG_HandleTypeDef *hjpeg, uint32_t nbRequestWords)
{
 800abd2:	b580      	push	{r7, lr}
 800abd4:	b088      	sub	sp, #32
 800abd6:	af00      	add	r7, sp, #0
 800abd8:	6078      	str	r0, [r7, #4]
 800abda:	6039      	str	r1, [r7, #0]
  uint32_t nb_bytes = 0;
 800abdc:	2300      	movs	r3, #0
 800abde:	61fb      	str	r3, [r7, #28]
  uint32_t nb_words;
  uint32_t index;
  uint32_t dataword;
  uint32_t input_count;

  if ((hjpeg->InDataLength == 0UL) || (nbRequestWords == 0UL))
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d002      	beq.n	800abee <JPEG_ReadInputData+0x1c>
 800abe8:	683b      	ldr	r3, [r7, #0]
 800abea:	2b00      	cmp	r3, #0
 800abec:	d104      	bne.n	800abf8 <JPEG_ReadInputData+0x26>
  {
    /* No more Input data : nothing to do*/
    (void) HAL_JPEG_Pause(hjpeg, JPEG_PAUSE_RESUME_INPUT);
 800abee:	2101      	movs	r1, #1
 800abf0:	6878      	ldr	r0, [r7, #4]
 800abf2:	f7fe fdff 	bl	80097f4 <HAL_JPEG_Pause>
 800abf6:	e028      	b.n	800ac4a <JPEG_ReadInputData+0x78>
  }
  else if (hjpeg->InDataLength > hjpeg->JpegInCount)
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	6a1b      	ldr	r3, [r3, #32]
 800ac00:	429a      	cmp	r2, r3
 800ac02:	d906      	bls.n	800ac12 <JPEG_ReadInputData+0x40>
  {
    nb_bytes = hjpeg->InDataLength - hjpeg->JpegInCount;
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	6a1b      	ldr	r3, [r3, #32]
 800ac0c:	1ad3      	subs	r3, r2, r3
 800ac0e:	61fb      	str	r3, [r7, #28]
 800ac10:	e01b      	b.n	800ac4a <JPEG_ReadInputData+0x78>
  }
  else if (hjpeg->InDataLength == hjpeg->JpegInCount)
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	6a1b      	ldr	r3, [r3, #32]
 800ac1a:	429a      	cmp	r2, r3
 800ac1c:	d115      	bne.n	800ac4a <JPEG_ReadInputData+0x78>
  {
    /*Call HAL_JPEG_GetDataCallback to get new data */
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
    hjpeg->GetDataCallback(hjpeg, hjpeg->JpegInCount);
#else
    HAL_JPEG_GetDataCallback(hjpeg, hjpeg->JpegInCount);
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	6a1b      	ldr	r3, [r3, #32]
 800ac22:	4619      	mov	r1, r3
 800ac24:	6878      	ldr	r0, [r7, #4]
 800ac26:	f7f5 fe31 	bl	800088c <HAL_JPEG_GetDataCallback>
#endif /*USE_HAL_JPEG_REGISTER_CALLBACKS*/

    if (hjpeg->InDataLength > 4UL)
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac2e:	2b04      	cmp	r3, #4
 800ac30:	d905      	bls.n	800ac3e <JPEG_ReadInputData+0x6c>
    {
      hjpeg->InDataLength = hjpeg->InDataLength - (hjpeg->InDataLength % 4UL);
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac36:	f023 0203 	bic.w	r2, r3, #3
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	629a      	str	r2, [r3, #40]	@ 0x28
    }
    hjpeg->JpegInCount = 0;
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	2200      	movs	r2, #0
 800ac42:	621a      	str	r2, [r3, #32]
    nb_bytes = hjpeg->InDataLength;
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac48:	61fb      	str	r3, [r7, #28]
  }
  else
  {
    /* Nothing to do */
  }
  if (((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL) && (nb_bytes > 0UL))
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac4e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	f040 809f 	bne.w	800ad96 <JPEG_ReadInputData+0x1c4>
 800ac58:	69fb      	ldr	r3, [r7, #28]
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	f000 809b 	beq.w	800ad96 <JPEG_ReadInputData+0x1c4>
  {
    nb_words = nb_bytes / 4UL;
 800ac60:	69fb      	ldr	r3, [r7, #28]
 800ac62:	089b      	lsrs	r3, r3, #2
 800ac64:	613b      	str	r3, [r7, #16]
    if (nb_words >= nbRequestWords)
 800ac66:	693a      	ldr	r2, [r7, #16]
 800ac68:	683b      	ldr	r3, [r7, #0]
 800ac6a:	429a      	cmp	r2, r3
 800ac6c:	d335      	bcc.n	800acda <JPEG_ReadInputData+0x108>
    {
      for (index = 0; index < nbRequestWords; index++)
 800ac6e:	2300      	movs	r3, #0
 800ac70:	61bb      	str	r3, [r7, #24]
 800ac72:	e02d      	b.n	800acd0 <JPEG_ReadInputData+0xfe>
      {
        input_count = hjpeg->JpegInCount;
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	6a1b      	ldr	r3, [r3, #32]
 800ac78:	60fb      	str	r3, [r7, #12]
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	699a      	ldr	r2, [r3, #24]
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	4413      	add	r3, r2
 800ac82:	781b      	ldrb	r3, [r3, #0]
 800ac84:	4619      	mov	r1, r3
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	699a      	ldr	r2, [r3, #24]
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	3301      	adds	r3, #1
 800ac8e:	4413      	add	r3, r2
 800ac90:	781b      	ldrb	r3, [r3, #0]
 800ac92:	021b      	lsls	r3, r3, #8
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 800ac94:	ea41 0203 	orr.w	r2, r1, r3
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	6999      	ldr	r1, [r3, #24]
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	3302      	adds	r3, #2
 800aca0:	440b      	add	r3, r1
 800aca2:	781b      	ldrb	r3, [r3, #0]
 800aca4:	041b      	lsls	r3, r3, #16
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 800aca6:	ea42 0103 	orr.w	r1, r2, r3
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	699a      	ldr	r2, [r3, #24]
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	3303      	adds	r3, #3
 800acb2:	4413      	add	r3, r2
 800acb4:	781b      	ldrb	r3, [r3, #0]
 800acb6:	061a      	lsls	r2, r3, #24
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	681b      	ldr	r3, [r3, #0]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 800acbc:	430a      	orrs	r2, r1
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 800acbe:	641a      	str	r2, [r3, #64]	@ 0x40

        hjpeg->JpegInCount += 4UL;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	6a1b      	ldr	r3, [r3, #32]
 800acc4:	1d1a      	adds	r2, r3, #4
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	621a      	str	r2, [r3, #32]
      for (index = 0; index < nbRequestWords; index++)
 800acca:	69bb      	ldr	r3, [r7, #24]
 800accc:	3301      	adds	r3, #1
 800acce:	61bb      	str	r3, [r7, #24]
 800acd0:	69ba      	ldr	r2, [r7, #24]
 800acd2:	683b      	ldr	r3, [r7, #0]
 800acd4:	429a      	cmp	r2, r3
 800acd6:	d3cd      	bcc.n	800ac74 <JPEG_ReadInputData+0xa2>
        }
        hjpeg->Instance->DIR = dataword;
      }
    }
  }
}
 800acd8:	e05d      	b.n	800ad96 <JPEG_ReadInputData+0x1c4>
      if (nb_words > 0UL)
 800acda:	693b      	ldr	r3, [r7, #16]
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d035      	beq.n	800ad4c <JPEG_ReadInputData+0x17a>
        for (index = 0; index < nb_words; index++)
 800ace0:	2300      	movs	r3, #0
 800ace2:	61bb      	str	r3, [r7, #24]
 800ace4:	e02d      	b.n	800ad42 <JPEG_ReadInputData+0x170>
          input_count = hjpeg->JpegInCount;
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	6a1b      	ldr	r3, [r3, #32]
 800acea:	60fb      	str	r3, [r7, #12]
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	699a      	ldr	r2, [r3, #24]
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	4413      	add	r3, r2
 800acf4:	781b      	ldrb	r3, [r3, #0]
 800acf6:	4619      	mov	r1, r3
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	699a      	ldr	r2, [r3, #24]
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	3301      	adds	r3, #1
 800ad00:	4413      	add	r3, r2
 800ad02:	781b      	ldrb	r3, [r3, #0]
 800ad04:	021b      	lsls	r3, r3, #8
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 800ad06:	ea41 0203 	orr.w	r2, r1, r3
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	6999      	ldr	r1, [r3, #24]
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	3302      	adds	r3, #2
 800ad12:	440b      	add	r3, r1
 800ad14:	781b      	ldrb	r3, [r3, #0]
 800ad16:	041b      	lsls	r3, r3, #16
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 800ad18:	ea42 0103 	orr.w	r1, r2, r3
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	699a      	ldr	r2, [r3, #24]
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	3303      	adds	r3, #3
 800ad24:	4413      	add	r3, r2
 800ad26:	781b      	ldrb	r3, [r3, #0]
 800ad28:	061a      	lsls	r2, r3, #24
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	681b      	ldr	r3, [r3, #0]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 800ad2e:	430a      	orrs	r2, r1
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 800ad30:	641a      	str	r2, [r3, #64]	@ 0x40
          hjpeg->JpegInCount += 4UL;
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	6a1b      	ldr	r3, [r3, #32]
 800ad36:	1d1a      	adds	r2, r3, #4
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	621a      	str	r2, [r3, #32]
        for (index = 0; index < nb_words; index++)
 800ad3c:	69bb      	ldr	r3, [r7, #24]
 800ad3e:	3301      	adds	r3, #1
 800ad40:	61bb      	str	r3, [r7, #24]
 800ad42:	69ba      	ldr	r2, [r7, #24]
 800ad44:	693b      	ldr	r3, [r7, #16]
 800ad46:	429a      	cmp	r2, r3
 800ad48:	d3cd      	bcc.n	800ace6 <JPEG_ReadInputData+0x114>
}
 800ad4a:	e024      	b.n	800ad96 <JPEG_ReadInputData+0x1c4>
        dataword = 0;
 800ad4c:	2300      	movs	r3, #0
 800ad4e:	617b      	str	r3, [r7, #20]
        for (index = 0; index < nb_bytes; index++)
 800ad50:	2300      	movs	r3, #0
 800ad52:	61bb      	str	r3, [r7, #24]
 800ad54:	e017      	b.n	800ad86 <JPEG_ReadInputData+0x1b4>
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	699a      	ldr	r2, [r3, #24]
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	6a1b      	ldr	r3, [r3, #32]
 800ad5e:	4413      	add	r3, r2
 800ad60:	781b      	ldrb	r3, [r3, #0]
 800ad62:	461a      	mov	r2, r3
 800ad64:	69bb      	ldr	r3, [r7, #24]
 800ad66:	f003 0303 	and.w	r3, r3, #3
 800ad6a:	00db      	lsls	r3, r3, #3
 800ad6c:	fa02 f303 	lsl.w	r3, r2, r3
 800ad70:	697a      	ldr	r2, [r7, #20]
 800ad72:	4313      	orrs	r3, r2
 800ad74:	617b      	str	r3, [r7, #20]
          hjpeg->JpegInCount++;
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	6a1b      	ldr	r3, [r3, #32]
 800ad7a:	1c5a      	adds	r2, r3, #1
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	621a      	str	r2, [r3, #32]
        for (index = 0; index < nb_bytes; index++)
 800ad80:	69bb      	ldr	r3, [r7, #24]
 800ad82:	3301      	adds	r3, #1
 800ad84:	61bb      	str	r3, [r7, #24]
 800ad86:	69ba      	ldr	r2, [r7, #24]
 800ad88:	69fb      	ldr	r3, [r7, #28]
 800ad8a:	429a      	cmp	r2, r3
 800ad8c:	d3e3      	bcc.n	800ad56 <JPEG_ReadInputData+0x184>
        hjpeg->Instance->DIR = dataword;
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	697a      	ldr	r2, [r7, #20]
 800ad94:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800ad96:	bf00      	nop
 800ad98:	3720      	adds	r7, #32
 800ad9a:	46bd      	mov	sp, r7
 800ad9c:	bd80      	pop	{r7, pc}
	...

0800ada0 <JPEG_DMA_StartProcess>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval JPEG_PROCESS_DONE if process ends else JPEG_PROCESS_ONGOING
  */
static HAL_StatusTypeDef JPEG_DMA_StartProcess(JPEG_HandleTypeDef *hjpeg)
{
 800ada0:	b590      	push	{r4, r7, lr}
 800ada2:	b087      	sub	sp, #28
 800ada4:	af02      	add	r7, sp, #8
 800ada6:	6078      	str	r0, [r7, #4]
  /*if the MDMA In is triggred with JPEG In FIFO Threshold flag
      then MDMA In buffer size is 32 bytes
    else (MDMA In is triggred with JPEG In FIFO not full flag)
      then MDMA In buffer size is 4 bytes
    */
  inXfrSize = hjpeg->hdmain->Init.BufferTransferLength;
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800adac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800adae:	60fb      	str	r3, [r7, #12]
  /*if the MDMA Out is triggred with JPEG Out FIFO Threshold flag
      then MDMA out buffer size is 32 bytes
    else (MDMA Out is triggred with JPEG Out FIFO not empty flag)
      then MDMA buffer size is 4 bytes
    */
  outXfrSize = hjpeg->hdmaout->Init.BufferTransferLength;
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800adb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800adb6:	60bb      	str	r3, [r7, #8]

  if ((hjpeg->InDataLength < inXfrSize) || (hjpeg->OutDataLength < outXfrSize))
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800adbc:	68fa      	ldr	r2, [r7, #12]
 800adbe:	429a      	cmp	r2, r3
 800adc0:	d804      	bhi.n	800adcc <JPEG_DMA_StartProcess+0x2c>
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adc6:	68ba      	ldr	r2, [r7, #8]
 800adc8:	429a      	cmp	r2, r3
 800adca:	d901      	bls.n	800add0 <JPEG_DMA_StartProcess+0x30>
  {
    return HAL_ERROR;
 800adcc:	2301      	movs	r3, #1
 800adce:	e074      	b.n	800aeba <JPEG_DMA_StartProcess+0x11a>
  }
  /* Set the JPEG MDMA In transfer complete callback */
  hjpeg->hdmain->XferCpltCallback = JPEG_MDMAInCpltCallback;
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800add4:	4a3b      	ldr	r2, [pc, #236]	@ (800aec4 <JPEG_DMA_StartProcess+0x124>)
 800add6:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Set the MDMA In error callback */
  hjpeg->hdmain->XferErrorCallback = JPEG_MDMAErrorCallback;
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800addc:	4a3a      	ldr	r2, [pc, #232]	@ (800aec8 <JPEG_DMA_StartProcess+0x128>)
 800adde:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the JPEG MDMA Out transfer complete callback */
  hjpeg->hdmaout->XferCpltCallback = JPEG_MDMAOutCpltCallback;
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ade4:	4a39      	ldr	r2, [pc, #228]	@ (800aecc <JPEG_DMA_StartProcess+0x12c>)
 800ade6:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Set the MDMA In error callback */
  hjpeg->hdmaout->XferErrorCallback = JPEG_MDMAErrorCallback;
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800adec:	4a36      	ldr	r2, [pc, #216]	@ (800aec8 <JPEG_DMA_StartProcess+0x128>)
 800adee:	655a      	str	r2, [r3, #84]	@ 0x54
  /* Set the MDMA Out Abort callback */
  hjpeg->hdmaout->XferAbortCallback = JPEG_MDMAOutAbortCallback;
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800adf4:	4a36      	ldr	r2, [pc, #216]	@ (800aed0 <JPEG_DMA_StartProcess+0x130>)
 800adf6:	659a      	str	r2, [r3, #88]	@ 0x58

  if ((inXfrSize == 0UL) || (outXfrSize == 0UL))
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d002      	beq.n	800ae04 <JPEG_DMA_StartProcess+0x64>
 800adfe:	68bb      	ldr	r3, [r7, #8]
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d107      	bne.n	800ae14 <JPEG_DMA_StartProcess+0x74>
  {
    hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae08:	f043 0204 	orr.w	r2, r3, #4
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	651a      	str	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800ae10:	2301      	movs	r3, #1
 800ae12:	e052      	b.n	800aeba <JPEG_DMA_StartProcess+0x11a>
  }
  /*MDMA transfer size (BNDTR) must be a multiple of MDMA buffer size (TLEN)*/
  hjpeg->InDataLength = hjpeg->InDataLength - (hjpeg->InDataLength % inXfrSize);
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae1c:	68f9      	ldr	r1, [r7, #12]
 800ae1e:	fbb3 f1f1 	udiv	r1, r3, r1
 800ae22:	68f8      	ldr	r0, [r7, #12]
 800ae24:	fb00 f101 	mul.w	r1, r0, r1
 800ae28:	1a5b      	subs	r3, r3, r1
 800ae2a:	1ad2      	subs	r2, r2, r3
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	629a      	str	r2, [r3, #40]	@ 0x28

  /*MDMA transfer size (BNDTR) must be a multiple of MDMA buffer size (TLEN)*/
  hjpeg->OutDataLength = hjpeg->OutDataLength - (hjpeg->OutDataLength % outXfrSize);
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae38:	68b9      	ldr	r1, [r7, #8]
 800ae3a:	fbb3 f1f1 	udiv	r1, r3, r1
 800ae3e:	68b8      	ldr	r0, [r7, #8]
 800ae40:	fb00 f101 	mul.w	r1, r0, r1
 800ae44:	1a5b      	subs	r3, r3, r1
 800ae46:	1ad2      	subs	r2, r2, r3
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	62da      	str	r2, [r3, #44]	@ 0x2c


  /* Start MDMA FIFO Out transfer */
  if (HAL_MDMA_Start_IT(hjpeg->hdmaout, (uint32_t)&hjpeg->Instance->DOR, (uint32_t)hjpeg->pJpegOutBuffPtr,
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	3344      	adds	r3, #68	@ 0x44
 800ae56:	4619      	mov	r1, r3
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	69db      	ldr	r3, [r3, #28]
 800ae5c:	461c      	mov	r4, r3
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae62:	2201      	movs	r2, #1
 800ae64:	9200      	str	r2, [sp, #0]
 800ae66:	4622      	mov	r2, r4
 800ae68:	f000 fbe2 	bl	800b630 <HAL_MDMA_Start_IT>
 800ae6c:	4603      	mov	r3, r0
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d007      	beq.n	800ae82 <JPEG_DMA_StartProcess+0xe2>
                        hjpeg->OutDataLength, 1) != HAL_OK)
  {
    hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae76:	f043 0204 	orr.w	r2, r3, #4
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	651a      	str	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800ae7e:	2301      	movs	r3, #1
 800ae80:	e01b      	b.n	800aeba <JPEG_DMA_StartProcess+0x11a>
  }
  /* Start DMA FIFO In transfer */
  if (HAL_MDMA_Start_IT(hjpeg->hdmain, (uint32_t)hjpeg->pJpegInBuffPtr, (uint32_t)&hjpeg->Instance->DIR,
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	699b      	ldr	r3, [r3, #24]
 800ae8a:	4619      	mov	r1, r3
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	3340      	adds	r3, #64	@ 0x40
 800ae92:	461c      	mov	r4, r3
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae98:	2201      	movs	r2, #1
 800ae9a:	9200      	str	r2, [sp, #0]
 800ae9c:	4622      	mov	r2, r4
 800ae9e:	f000 fbc7 	bl	800b630 <HAL_MDMA_Start_IT>
 800aea2:	4603      	mov	r3, r0
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d007      	beq.n	800aeb8 <JPEG_DMA_StartProcess+0x118>
                        hjpeg->InDataLength, 1) != HAL_OK)
  {
    hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aeac:	f043 0204 	orr.w	r2, r3, #4
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	651a      	str	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800aeb4:	2301      	movs	r3, #1
 800aeb6:	e000      	b.n	800aeba <JPEG_DMA_StartProcess+0x11a>
  }

  return HAL_OK;
 800aeb8:	2300      	movs	r3, #0
}
 800aeba:	4618      	mov	r0, r3
 800aebc:	3714      	adds	r7, #20
 800aebe:	46bd      	mov	sp, r7
 800aec0:	bd90      	pop	{r4, r7, pc}
 800aec2:	bf00      	nop
 800aec4:	0800b1d3 	.word	0x0800b1d3
 800aec8:	0800b3c1 	.word	0x0800b3c1
 800aecc:	0800b2ff 	.word	0x0800b2ff
 800aed0:	0800b411 	.word	0x0800b411

0800aed4 <JPEG_DMA_ContinueProcess>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval JPEG_PROCESS_DONE if process ends else JPEG_PROCESS_ONGOING
  */
static void JPEG_DMA_ContinueProcess(JPEG_HandleTypeDef *hjpeg)
{
 800aed4:	b580      	push	{r7, lr}
 800aed6:	b082      	sub	sp, #8
 800aed8:	af00      	add	r7, sp, #0
 800aeda:	6078      	str	r0, [r7, #4]
  /*End of header processing flag rises*/
  if ((hjpeg->Context & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aee0:	f003 0303 	and.w	r3, r3, #3
 800aee4:	2b02      	cmp	r3, #2
 800aee6:	d125      	bne.n	800af34 <JPEG_DMA_ContinueProcess+0x60>
  {
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_HPDF) != 0UL)
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aeee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d01e      	beq.n	800af34 <JPEG_DMA_ContinueProcess+0x60>
    {
      /*Call Header parsing complete callback */
      (void) HAL_JPEG_GetInfo(hjpeg, &hjpeg->Conf);
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	3304      	adds	r3, #4
 800aefa:	4619      	mov	r1, r3
 800aefc:	6878      	ldr	r0, [r7, #4]
 800aefe:	f7fe fb74 	bl	80095ea <HAL_JPEG_GetInfo>

      /* Reset the ImageQuality */
      hjpeg->Conf.ImageQuality = 0;
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	2200      	movs	r2, #0
 800af06:	615a      	str	r2, [r3, #20]

      /*Call Info Ready callback */
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
      hjpeg->InfoReadyCallback(hjpeg, &hjpeg->Conf);
#else
      HAL_JPEG_InfoReadyCallback(hjpeg, &hjpeg->Conf);
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	3304      	adds	r3, #4
 800af0c:	4619      	mov	r1, r3
 800af0e:	6878      	ldr	r0, [r7, #4]
 800af10:	f7fe fcda 	bl	80098c8 <HAL_JPEG_InfoReadyCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */

      __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_IT_HPD);
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800af22:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Clear header processing done flag */
      __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_HPDF);
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800af32:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  /*End of Conversion handling*/
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF) != 0UL)
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800af3a:	f003 0320 	and.w	r3, r3, #32
 800af3e:	2b00      	cmp	r3, #0
 800af40:	d039      	beq.n	800afb6 <JPEG_DMA_ContinueProcess+0xe2>
  {

    hjpeg->Context |= JPEG_CONTEXT_ENDING_DMA;
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af46:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	655a      	str	r2, [r3, #84]	@ 0x54

    /*Stop Encoding/Decoding*/
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	681a      	ldr	r2, [r3, #0]
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	f022 0201 	bic.w	r2, r2, #1
 800af5c:	601a      	str	r2, [r3, #0]

    __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 800af6c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear all flags */
    __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_ALL);
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800af7c:	639a      	str	r2, [r3, #56]	@ 0x38

    if (hjpeg->hdmain->State == HAL_MDMA_STATE_BUSY)
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800af86:	b2db      	uxtb	r3, r3
 800af88:	2b02      	cmp	r3, #2
 800af8a:	d104      	bne.n	800af96 <JPEG_DMA_ContinueProcess+0xc2>
    {
      /* Stop the MDMA In Xfer*/
      (void) HAL_MDMA_Abort_IT(hjpeg->hdmain);
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af90:	4618      	mov	r0, r3
 800af92:	f000 fbce 	bl	800b732 <HAL_MDMA_Abort_IT>
    }

    if (hjpeg->hdmaout->State == HAL_MDMA_STATE_BUSY)
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800af9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800af9e:	b2db      	uxtb	r3, r3
 800afa0:	2b02      	cmp	r3, #2
 800afa2:	d105      	bne.n	800afb0 <JPEG_DMA_ContinueProcess+0xdc>
    {
      /* Stop the MDMA out Xfer*/
      (void) HAL_MDMA_Abort_IT(hjpeg->hdmaout);
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800afa8:	4618      	mov	r0, r3
 800afaa:	f000 fbc2 	bl	800b732 <HAL_MDMA_Abort_IT>
      JPEG_DMA_EndProcess(hjpeg);
    }
  }


}
 800afae:	e002      	b.n	800afb6 <JPEG_DMA_ContinueProcess+0xe2>
      JPEG_DMA_EndProcess(hjpeg);
 800afb0:	6878      	ldr	r0, [r7, #4]
 800afb2:	f000 f804 	bl	800afbe <JPEG_DMA_EndProcess>
}
 800afb6:	bf00      	nop
 800afb8:	3708      	adds	r7, #8
 800afba:	46bd      	mov	sp, r7
 800afbc:	bd80      	pop	{r7, pc}

0800afbe <JPEG_DMA_EndProcess>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval JPEG_PROCESS_DONE
  */
static void JPEG_DMA_EndProcess(JPEG_HandleTypeDef *hjpeg)
{
 800afbe:	b580      	push	{r7, lr}
 800afc0:	b084      	sub	sp, #16
 800afc2:	af00      	add	r7, sp, #0
 800afc4:	6078      	str	r0, [r7, #4]
  uint32_t tmpContext;
  hjpeg->JpegOutCount = hjpeg->OutDataLength - (hjpeg->hdmaout->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	695b      	ldr	r3, [r3, #20]
 800afd2:	f3c3 0310 	ubfx	r3, r3, #0, #17
 800afd6:	1ad2      	subs	r2, r2, r3
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	625a      	str	r2, [r3, #36]	@ 0x24

  /*if Output Buffer is full, call HAL_JPEG_DataReadyCallback*/
  if (hjpeg->JpegOutCount == hjpeg->OutDataLength)
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afe4:	429a      	cmp	r2, r3
 800afe6:	d10a      	bne.n	800affe <JPEG_DMA_EndProcess+0x40>
  {
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
    hjpeg->DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
#else
    HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	69d9      	ldr	r1, [r3, #28]
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aff0:	461a      	mov	r2, r3
 800aff2:	6878      	ldr	r0, [r7, #4]
 800aff4:	f7f5 fc9c 	bl	8000930 <HAL_JPEG_DataReadyCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */

    hjpeg->JpegOutCount = 0;
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	2200      	movs	r2, #0
 800affc:	625a      	str	r2, [r3, #36]	@ 0x24
  }

  /*Check if remaining data in the output FIFO*/
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) == 0UL)
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b004:	f003 0310 	and.w	r3, r3, #16
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d134      	bne.n	800b076 <JPEG_DMA_EndProcess+0xb8>
  {
    if (hjpeg->JpegOutCount > 0UL)
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b010:	2b00      	cmp	r3, #0
 800b012:	d00a      	beq.n	800b02a <JPEG_DMA_EndProcess+0x6c>
    {
      /*Output Buffer is not empty, call DecodedDataReadyCallback*/
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
      hjpeg->DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
#else
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	69d9      	ldr	r1, [r3, #28]
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b01c:	461a      	mov	r2, r3
 800b01e:	6878      	ldr	r0, [r7, #4]
 800b020:	f7f5 fc86 	bl	8000930 <HAL_JPEG_DataReadyCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */

      hjpeg->JpegOutCount = 0;
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	2200      	movs	r2, #0
 800b028:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /*Stop Encoding/Decoding*/
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	681a      	ldr	r2, [r3, #0]
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	f022 0201 	bic.w	r2, r2, #1
 800b038:	601a      	str	r2, [r3, #0]

    tmpContext = hjpeg->Context;
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b03e:	60fb      	str	r3, [r7, #12]
    /*Clear all context fields execpt JPEG_CONTEXT_CONF_ENCODING and JPEG_CONTEXT_CUSTOM_TABLES*/
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b044:	f403 4282 	and.w	r2, r3, #16640	@ 0x4100
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hjpeg);
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	2200      	movs	r2, #0
 800b050:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Change the JPEG state */
    hjpeg->State = HAL_JPEG_STATE_READY;
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	2201      	movs	r2, #1
 800b058:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

    /*Call End of Encoding/Decoding callback */
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	f003 0303 	and.w	r3, r3, #3
 800b062:	2b02      	cmp	r3, #2
 800b064:	d103      	bne.n	800b06e <JPEG_DMA_EndProcess+0xb0>
    {
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
      hjpeg->DecodeCpltCallback(hjpeg);
#else
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 800b066:	6878      	ldr	r0, [r7, #4]
 800b068:	f7fe fc39 	bl	80098de <HAL_JPEG_DecodeCpltCallback>
  else
  {
    /* Nothing to do */
  }

}
 800b06c:	e00c      	b.n	800b088 <JPEG_DMA_EndProcess+0xca>
      HAL_JPEG_EncodeCpltCallback(hjpeg);
 800b06e:	6878      	ldr	r0, [r7, #4]
 800b070:	f7f5 fc72 	bl	8000958 <HAL_JPEG_EncodeCpltCallback>
}
 800b074:	e008      	b.n	800b088 <JPEG_DMA_EndProcess+0xca>
  else if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL)
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b07a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d102      	bne.n	800b088 <JPEG_DMA_EndProcess+0xca>
    JPEG_DMA_PollResidualData(hjpeg);
 800b082:	6878      	ldr	r0, [r7, #4]
 800b084:	f000 f804 	bl	800b090 <JPEG_DMA_PollResidualData>
}
 800b088:	bf00      	nop
 800b08a:	3710      	adds	r7, #16
 800b08c:	46bd      	mov	sp, r7
 800b08e:	bd80      	pop	{r7, pc}

0800b090 <JPEG_DMA_PollResidualData>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval None.
  */
static void JPEG_DMA_PollResidualData(JPEG_HandleTypeDef *hjpeg)
{
 800b090:	b580      	push	{r7, lr}
 800b092:	b086      	sub	sp, #24
 800b094:	af00      	add	r7, sp, #0
 800b096:	6078      	str	r0, [r7, #4]
  uint32_t tmpContext;
  uint32_t count;
  uint32_t dataOut;

  for (count = JPEG_FIFO_SIZE; count > 0UL; count--)
 800b098:	2310      	movs	r3, #16
 800b09a:	617b      	str	r3, [r7, #20]
 800b09c:	e04f      	b.n	800b13e <JPEG_DMA_PollResidualData+0xae>
  {
    if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL)
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b0a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d146      	bne.n	800b138 <JPEG_DMA_PollResidualData+0xa8>
    {
      if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) != 0UL)
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b0b0:	f003 0310 	and.w	r3, r3, #16
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d03f      	beq.n	800b138 <JPEG_DMA_PollResidualData+0xa8>
      {
        dataOut = hjpeg->Instance->DOR;
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0be:	60fb      	str	r3, [r7, #12]
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataOut & 0x000000FFUL);
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	69da      	ldr	r2, [r3, #28]
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0c8:	4413      	add	r3, r2
 800b0ca:	68fa      	ldr	r2, [r7, #12]
 800b0cc:	b2d2      	uxtb	r2, r2
 800b0ce:	701a      	strb	r2, [r3, #0]
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataOut & 0x0000FF00UL) >> 8);
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	0a19      	lsrs	r1, r3, #8
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	69da      	ldr	r2, [r3, #28]
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0dc:	3301      	adds	r3, #1
 800b0de:	4413      	add	r3, r2
 800b0e0:	b2ca      	uxtb	r2, r1
 800b0e2:	701a      	strb	r2, [r3, #0]
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataOut & 0x00FF0000UL) >> 16);
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	0c19      	lsrs	r1, r3, #16
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	69da      	ldr	r2, [r3, #28]
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0f0:	3302      	adds	r3, #2
 800b0f2:	4413      	add	r3, r2
 800b0f4:	b2ca      	uxtb	r2, r1
 800b0f6:	701a      	strb	r2, [r3, #0]
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataOut & 0xFF000000UL) >> 24);
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	0e19      	lsrs	r1, r3, #24
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	69da      	ldr	r2, [r3, #28]
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b104:	3303      	adds	r3, #3
 800b106:	4413      	add	r3, r2
 800b108:	b2ca      	uxtb	r2, r1
 800b10a:	701a      	strb	r2, [r3, #0]
        hjpeg->JpegOutCount += 4UL;
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b110:	1d1a      	adds	r2, r3, #4
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	625a      	str	r2, [r3, #36]	@ 0x24

        if (hjpeg->JpegOutCount == hjpeg->OutDataLength)
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b11e:	429a      	cmp	r2, r3
 800b120:	d10a      	bne.n	800b138 <JPEG_DMA_PollResidualData+0xa8>
        {
          /*Output Buffer is full, call HAL_JPEG_DataReadyCallback*/
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
          hjpeg->DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
#else
          HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	69d9      	ldr	r1, [r3, #28]
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b12a:	461a      	mov	r2, r3
 800b12c:	6878      	ldr	r0, [r7, #4]
 800b12e:	f7f5 fbff 	bl	8000930 <HAL_JPEG_DataReadyCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */

          hjpeg->JpegOutCount = 0;
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	2200      	movs	r2, #0
 800b136:	625a      	str	r2, [r3, #36]	@ 0x24
  for (count = JPEG_FIFO_SIZE; count > 0UL; count--)
 800b138:	697b      	ldr	r3, [r7, #20]
 800b13a:	3b01      	subs	r3, #1
 800b13c:	617b      	str	r3, [r7, #20]
 800b13e:	697b      	ldr	r3, [r7, #20]
 800b140:	2b00      	cmp	r3, #0
 800b142:	d1ac      	bne.n	800b09e <JPEG_DMA_PollResidualData+0xe>

      }
    }
  }

  tmpContext = hjpeg->Context;
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b148:	613b      	str	r3, [r7, #16]

  if ((__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) == 0UL) || ((tmpContext & JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL))
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b150:	f003 0310 	and.w	r3, r3, #16
 800b154:	2b00      	cmp	r3, #0
 800b156:	d004      	beq.n	800b162 <JPEG_DMA_PollResidualData+0xd2>
 800b158:	693b      	ldr	r3, [r7, #16]
 800b15a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d133      	bne.n	800b1ca <JPEG_DMA_PollResidualData+0x13a>
  {
    /*Stop Encoding/Decoding*/
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	681a      	ldr	r2, [r3, #0]
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	f022 0201 	bic.w	r2, r2, #1
 800b170:	601a      	str	r2, [r3, #0]

    if (hjpeg->JpegOutCount > 0UL)
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b176:	2b00      	cmp	r3, #0
 800b178:	d00a      	beq.n	800b190 <JPEG_DMA_PollResidualData+0x100>
    {
      /*Output Buffer is not empty, call DecodedDataReadyCallback*/
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
      hjpeg->DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
#else
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	69d9      	ldr	r1, [r3, #28]
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b182:	461a      	mov	r2, r3
 800b184:	6878      	ldr	r0, [r7, #4]
 800b186:	f7f5 fbd3 	bl	8000930 <HAL_JPEG_DataReadyCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */

      hjpeg->JpegOutCount = 0;
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	2200      	movs	r2, #0
 800b18e:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    tmpContext = hjpeg->Context;
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b194:	613b      	str	r3, [r7, #16]
    /*Clear all context fields execpt JPEG_CONTEXT_CONF_ENCODING and JPEG_CONTEXT_CUSTOM_TABLES*/
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b19a:	f403 4282 	and.w	r2, r3, #16640	@ 0x4100
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hjpeg);
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	2200      	movs	r2, #0
 800b1a6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Change the JPEG state */
    hjpeg->State = HAL_JPEG_STATE_READY;
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	2201      	movs	r2, #1
 800b1ae:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

    /*Call End of Encoding/Decoding callback */
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 800b1b2:	693b      	ldr	r3, [r7, #16]
 800b1b4:	f003 0303 	and.w	r3, r3, #3
 800b1b8:	2b02      	cmp	r3, #2
 800b1ba:	d103      	bne.n	800b1c4 <JPEG_DMA_PollResidualData+0x134>
    {
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
      hjpeg->DecodeCpltCallback(hjpeg);
#else
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 800b1bc:	6878      	ldr	r0, [r7, #4]
 800b1be:	f7fe fb8e 	bl	80098de <HAL_JPEG_DecodeCpltCallback>
#else
      HAL_JPEG_EncodeCpltCallback(hjpeg);
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */
    }
  }
}
 800b1c2:	e002      	b.n	800b1ca <JPEG_DMA_PollResidualData+0x13a>
      HAL_JPEG_EncodeCpltCallback(hjpeg);
 800b1c4:	6878      	ldr	r0, [r7, #4]
 800b1c6:	f7f5 fbc7 	bl	8000958 <HAL_JPEG_EncodeCpltCallback>
}
 800b1ca:	bf00      	nop
 800b1cc:	3718      	adds	r7, #24
 800b1ce:	46bd      	mov	sp, r7
 800b1d0:	bd80      	pop	{r7, pc}

0800b1d2 <JPEG_MDMAInCpltCallback>:
  * @brief  MDMA input transfer complete callback
  * @param  hmdma pointer to a MDMA_HandleTypeDef structure.
  * @retval None
  */
static void JPEG_MDMAInCpltCallback(MDMA_HandleTypeDef *hmdma)
{
 800b1d2:	b590      	push	{r4, r7, lr}
 800b1d4:	b087      	sub	sp, #28
 800b1d6:	af02      	add	r7, sp, #8
 800b1d8:	6078      	str	r0, [r7, #4]
  uint32_t inXfrSize;

  JPEG_HandleTypeDef *hjpeg = (JPEG_HandleTypeDef *)((MDMA_HandleTypeDef *)hmdma)->Parent;
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b1de:	60fb      	str	r3, [r7, #12]

  /* Disable The JPEG IT so the MDMA Input Callback can not be interrupted by the JPEG EOC IT or JPEG HPD IT */
  __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 800b1ee:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Check if context method is DMA and we are not in ending DMA stage */
  if ((hjpeg->Context & (JPEG_CONTEXT_METHOD_MASK | JPEG_CONTEXT_ENDING_DMA)) == JPEG_CONTEXT_DMA)
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b1f4:	f248 030c 	movw	r3, #32780	@ 0x800c
 800b1f8:	4013      	ands	r3, r2
 800b1fa:	2b0c      	cmp	r3, #12
 800b1fc:	d17c      	bne.n	800b2f8 <JPEG_MDMAInCpltCallback+0x126>
    /*if the MDMA In is triggred with JPEG In FIFO Threshold flag
      then MDMA In buffer size is 32 bytes
      else (MDMA In is triggred with JPEG In FIFO not full flag)
      then MDMA In buffer size is 4 bytes
      */
    inXfrSize = hjpeg->hdmain->Init.BufferTransferLength;
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b202:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b204:	60bb      	str	r3, [r7, #8]

    hjpeg->JpegInCount = hjpeg->InDataLength - (hmdma->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	695b      	ldr	r3, [r3, #20]
 800b210:	f3c3 0310 	ubfx	r3, r3, #0, #17
 800b214:	1ad2      	subs	r2, r2, r3
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	621a      	str	r2, [r3, #32]

    /*Call HAL_JPEG_GetDataCallback to get new data */
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
    hjpeg->GetDataCallback(hjpeg, hjpeg->JpegInCount);
#else
    HAL_JPEG_GetDataCallback(hjpeg, hjpeg->JpegInCount);
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	6a1b      	ldr	r3, [r3, #32]
 800b21e:	4619      	mov	r1, r3
 800b220:	68f8      	ldr	r0, [r7, #12]
 800b222:	f7f5 fb33 	bl	800088c <HAL_JPEG_GetDataCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */


    if (hjpeg->InDataLength >= inXfrSize)
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b22a:	68ba      	ldr	r2, [r7, #8]
 800b22c:	429a      	cmp	r2, r3
 800b22e:	d81f      	bhi.n	800b270 <JPEG_MDMAInCpltCallback+0x9e>
    {
      if (inXfrSize == 0UL)
 800b230:	68bb      	ldr	r3, [r7, #8]
 800b232:	2b00      	cmp	r3, #0
 800b234:	d10d      	bne.n	800b252 <JPEG_MDMAInCpltCallback+0x80>
      {
        hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b23a:	f043 0204 	orr.w	r2, r3, #4
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	651a      	str	r2, [r3, #80]	@ 0x50
        hjpeg->State = HAL_JPEG_STATE_ERROR;
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	2206      	movs	r2, #6
 800b246:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
        hjpeg->ErrorCallback(hjpeg);
#else
        HAL_JPEG_ErrorCallback(hjpeg);
 800b24a:	68f8      	ldr	r0, [r7, #12]
 800b24c:	f7fe fb51 	bl	80098f2 <HAL_JPEG_ErrorCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */
        return;
 800b250:	e052      	b.n	800b2f8 <JPEG_MDMAInCpltCallback+0x126>
      }
      /*JPEG Input MDMA transfer data number must be multiple of MDMA buffer size
        as the destination is a 32 bits register */
      hjpeg->InDataLength = hjpeg->InDataLength - (hjpeg->InDataLength % inXfrSize);
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b25a:	68b9      	ldr	r1, [r7, #8]
 800b25c:	fbb3 f1f1 	udiv	r1, r3, r1
 800b260:	68b8      	ldr	r0, [r7, #8]
 800b262:	fb00 f101 	mul.w	r1, r0, r1
 800b266:	1a5b      	subs	r3, r3, r1
 800b268:	1ad2      	subs	r2, r2, r3
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	629a      	str	r2, [r3, #40]	@ 0x28
 800b26e:	e010      	b.n	800b292 <JPEG_MDMAInCpltCallback+0xc0>

    }
    else if (hjpeg->InDataLength > 0UL)
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b274:	2b00      	cmp	r3, #0
 800b276:	d00c      	beq.n	800b292 <JPEG_MDMAInCpltCallback+0xc0>
    {
      /* Transfer the remaining Data, must be multiple of source data size (byte) and destination data size (word) */
      if ((hjpeg->InDataLength % 4UL) != 0UL)
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b27c:	f003 0303 	and.w	r3, r3, #3
 800b280:	2b00      	cmp	r3, #0
 800b282:	d006      	beq.n	800b292 <JPEG_MDMAInCpltCallback+0xc0>
      {
        hjpeg->InDataLength = ((hjpeg->InDataLength / 4UL) + 1UL) * 4UL;
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b288:	089b      	lsrs	r3, r3, #2
 800b28a:	3301      	adds	r3, #1
 800b28c:	009a      	lsls	r2, r3, #2
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	629a      	str	r2, [r3, #40]	@ 0x28
    else
    {
      /* Nothing to do */
    }

    if (((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL) && (hjpeg->InDataLength > 0UL))
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b296:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d124      	bne.n	800b2e8 <JPEG_MDMAInCpltCallback+0x116>
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d020      	beq.n	800b2e8 <JPEG_MDMAInCpltCallback+0x116>
    {
      /* Start MDMA FIFO In transfer */
      if (HAL_MDMA_Start_IT(hjpeg->hdmain, (uint32_t)hjpeg->pJpegInBuffPtr, (uint32_t)&hjpeg->Instance->DIR,
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	699b      	ldr	r3, [r3, #24]
 800b2ae:	4619      	mov	r1, r3
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	3340      	adds	r3, #64	@ 0x40
 800b2b6:	461c      	mov	r4, r3
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2bc:	2201      	movs	r2, #1
 800b2be:	9200      	str	r2, [sp, #0]
 800b2c0:	4622      	mov	r2, r4
 800b2c2:	f000 f9b5 	bl	800b630 <HAL_MDMA_Start_IT>
 800b2c6:	4603      	mov	r3, r0
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d00d      	beq.n	800b2e8 <JPEG_MDMAInCpltCallback+0x116>
                            hjpeg->InDataLength, 1) != HAL_OK)
      {
        hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2d0:	f043 0204 	orr.w	r2, r3, #4
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	651a      	str	r2, [r3, #80]	@ 0x50
        hjpeg->State = HAL_JPEG_STATE_ERROR;
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	2206      	movs	r2, #6
 800b2dc:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
        hjpeg->ErrorCallback(hjpeg);
#else
        HAL_JPEG_ErrorCallback(hjpeg);
 800b2e0:	68f8      	ldr	r0, [r7, #12]
 800b2e2:	f7fe fb06 	bl	80098f2 <HAL_JPEG_ErrorCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */
        return;
 800b2e6:	e007      	b.n	800b2f8 <JPEG_MDMAInCpltCallback+0x126>
      }
    }

    /* JPEG Conversion still on going : Enable the JPEG IT */
    __HAL_JPEG_ENABLE_IT(hjpeg, JPEG_IT_EOC | JPEG_IT_HPD);
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800b2f6:	631a      	str	r2, [r3, #48]	@ 0x30
  }
}
 800b2f8:	3714      	adds	r7, #20
 800b2fa:	46bd      	mov	sp, r7
 800b2fc:	bd90      	pop	{r4, r7, pc}

0800b2fe <JPEG_MDMAOutCpltCallback>:
  * @brief  MDMA output transfer complete callback
  * @param  hmdma pointer to a MDMA_HandleTypeDef structure.
  * @retval None
  */
static void JPEG_MDMAOutCpltCallback(MDMA_HandleTypeDef *hmdma)
{
 800b2fe:	b590      	push	{r4, r7, lr}
 800b300:	b087      	sub	sp, #28
 800b302:	af02      	add	r7, sp, #8
 800b304:	6078      	str	r0, [r7, #4]
  JPEG_HandleTypeDef *hjpeg = (JPEG_HandleTypeDef *)((MDMA_HandleTypeDef *)hmdma)->Parent;
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b30a:	60fb      	str	r3, [r7, #12]


  /* Disable The JPEG IT so the MDMA Output Callback can not be interrupted by the JPEG EOC IT or JPEG HPD IT */
  __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 800b31a:	631a      	str	r2, [r3, #48]	@ 0x30

  if ((hjpeg->Context & (JPEG_CONTEXT_METHOD_MASK | JPEG_CONTEXT_ENDING_DMA)) ==
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b320:	f248 030c 	movw	r3, #32780	@ 0x800c
 800b324:	4013      	ands	r3, r2
 800b326:	2b0c      	cmp	r3, #12
 800b328:	d147      	bne.n	800b3ba <JPEG_MDMAOutCpltCallback+0xbc>
      JPEG_CONTEXT_DMA) /* Check if context method is DMA and we are not in ending DMA stage */
  {
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF) == 0UL)
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b330:	f003 0320 	and.w	r3, r3, #32
 800b334:	2b00      	cmp	r3, #0
 800b336:	d138      	bne.n	800b3aa <JPEG_MDMAOutCpltCallback+0xac>
    {
      hjpeg->JpegOutCount = hjpeg->OutDataLength - (hmdma->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	695b      	ldr	r3, [r3, #20]
 800b342:	f3c3 0310 	ubfx	r3, r3, #0, #17
 800b346:	1ad2      	subs	r2, r2, r3
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	625a      	str	r2, [r3, #36]	@ 0x24

      /*Output Buffer is full, call HAL_JPEG_DataReadyCallback*/
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
      hjpeg->DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
#else
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	69d9      	ldr	r1, [r3, #28]
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b354:	461a      	mov	r2, r3
 800b356:	68f8      	ldr	r0, [r7, #12]
 800b358:	f7f5 faea 	bl	8000930 <HAL_JPEG_DataReadyCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */

      if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL)
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b360:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b364:	2b00      	cmp	r3, #0
 800b366:	d120      	bne.n	800b3aa <JPEG_MDMAOutCpltCallback+0xac>
      {
        /* Start MDMA FIFO Out transfer */
        if (HAL_MDMA_Start_IT(hjpeg->hdmaout, (uint32_t)&hjpeg->Instance->DOR, (uint32_t)hjpeg->pJpegOutBuffPtr,
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	3344      	adds	r3, #68	@ 0x44
 800b372:	4619      	mov	r1, r3
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	69db      	ldr	r3, [r3, #28]
 800b378:	461c      	mov	r4, r3
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b37e:	2201      	movs	r2, #1
 800b380:	9200      	str	r2, [sp, #0]
 800b382:	4622      	mov	r2, r4
 800b384:	f000 f954 	bl	800b630 <HAL_MDMA_Start_IT>
 800b388:	4603      	mov	r3, r0
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d00d      	beq.n	800b3aa <JPEG_MDMAOutCpltCallback+0xac>
                              hjpeg->OutDataLength, 1) != HAL_OK)
        {
          hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b392:	f043 0204 	orr.w	r2, r3, #4
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	651a      	str	r2, [r3, #80]	@ 0x50
          hjpeg->State = HAL_JPEG_STATE_ERROR;
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	2206      	movs	r2, #6
 800b39e:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
          hjpeg->ErrorCallback(hjpeg);
#else
          HAL_JPEG_ErrorCallback(hjpeg);
 800b3a2:	68f8      	ldr	r0, [r7, #12]
 800b3a4:	f7fe faa5 	bl	80098f2 <HAL_JPEG_ErrorCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */
          return;
 800b3a8:	e007      	b.n	800b3ba <JPEG_MDMAOutCpltCallback+0xbc>
        }
      }
    }

    /* JPEG Conversion still on going : Enable the JPEG IT */
    __HAL_JPEG_ENABLE_IT(hjpeg, JPEG_IT_EOC | JPEG_IT_HPD);
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800b3b8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

}
 800b3ba:	3714      	adds	r7, #20
 800b3bc:	46bd      	mov	sp, r7
 800b3be:	bd90      	pop	{r4, r7, pc}

0800b3c0 <JPEG_MDMAErrorCallback>:
  * @brief  MDMA Transfer error callback
  * @param  hmdma pointer to a MDMA_HandleTypeDef structure.
  * @retval None
  */
static void JPEG_MDMAErrorCallback(MDMA_HandleTypeDef *hmdma)
{
 800b3c0:	b580      	push	{r7, lr}
 800b3c2:	b084      	sub	sp, #16
 800b3c4:	af00      	add	r7, sp, #0
 800b3c6:	6078      	str	r0, [r7, #4]
  JPEG_HandleTypeDef *hjpeg = (JPEG_HandleTypeDef *)((MDMA_HandleTypeDef *)hmdma)->Parent;
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3cc:	60fb      	str	r3, [r7, #12]

  /*Stop Encoding/Decoding*/
  hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 800b3ce:	68fb      	ldr	r3, [r7, #12]
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	681a      	ldr	r2, [r3, #0]
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	f022 0201 	bic.w	r2, r2, #1
 800b3dc:	601a      	str	r2, [r3, #0]

  /* Disable All Interrupts */
  __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 800b3ec:	631a      	str	r2, [r3, #48]	@ 0x30

  hjpeg->State = HAL_JPEG_STATE_READY;
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	2201      	movs	r2, #1
 800b3f2:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
  hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b3fa:	f043 0204 	orr.w	r2, r3, #4
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	651a      	str	r2, [r3, #80]	@ 0x50

#if (USE_HAL_JPEG_REGISTER_CALLBACKS == 1)
  hjpeg->ErrorCallback(hjpeg);
#else
  HAL_JPEG_ErrorCallback(hjpeg);
 800b402:	68f8      	ldr	r0, [r7, #12]
 800b404:	f7fe fa75 	bl	80098f2 <HAL_JPEG_ErrorCallback>
#endif /* USE_HAL_JPEG_REGISTER_CALLBACKS */
}
 800b408:	bf00      	nop
 800b40a:	3710      	adds	r7, #16
 800b40c:	46bd      	mov	sp, r7
 800b40e:	bd80      	pop	{r7, pc}

0800b410 <JPEG_MDMAOutAbortCallback>:
  * @brief  MDMA output Abort callback
  * @param  hmdma pointer to a MDMA_HandleTypeDef structure.
  * @retval None
  */
static void JPEG_MDMAOutAbortCallback(MDMA_HandleTypeDef *hmdma)
{
 800b410:	b580      	push	{r7, lr}
 800b412:	b084      	sub	sp, #16
 800b414:	af00      	add	r7, sp, #0
 800b416:	6078      	str	r0, [r7, #4]
  JPEG_HandleTypeDef *hjpeg = (JPEG_HandleTypeDef *)((MDMA_HandleTypeDef *)hmdma)->Parent;
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b41c:	60fb      	str	r3, [r7, #12]

  if ((hjpeg->Context & JPEG_CONTEXT_ENDING_DMA) != 0UL)
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b422:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b426:	2b00      	cmp	r3, #0
 800b428:	d002      	beq.n	800b430 <JPEG_MDMAOutAbortCallback+0x20>
  {
    JPEG_DMA_EndProcess(hjpeg);
 800b42a:	68f8      	ldr	r0, [r7, #12]
 800b42c:	f7ff fdc7 	bl	800afbe <JPEG_DMA_EndProcess>
  }
}
 800b430:	bf00      	nop
 800b432:	3710      	adds	r7, #16
 800b434:	46bd      	mov	sp, r7
 800b436:	bd80      	pop	{r7, pc}

0800b438 <JPEG_GetQuality>:
  * @param  hjpeg pointer to a JPEG_HandleTypeDef structure that contains
  *         the configuration information for JPEG module
  * @retval JPEG image quality from 1 to 100.
  */
static uint32_t JPEG_GetQuality(JPEG_HandleTypeDef *hjpeg)
{
 800b438:	b480      	push	{r7}
 800b43a:	b08b      	sub	sp, #44	@ 0x2c
 800b43c:	af00      	add	r7, sp, #0
 800b43e:	6078      	str	r0, [r7, #4]
  uint32_t quality = 0;
 800b440:	2300      	movs	r3, #0
 800b442:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t quantRow, quantVal, scale, i, j;
  __IO uint32_t *tableAddress = hjpeg->Instance->QMEM0;
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	3350      	adds	r3, #80	@ 0x50
 800b44a:	61bb      	str	r3, [r7, #24]

  i = 0;
 800b44c:	2300      	movs	r3, #0
 800b44e:	623b      	str	r3, [r7, #32]
  while (i < (JPEG_QUANT_TABLE_SIZE - 3UL))
 800b450:	e042      	b.n	800b4d8 <JPEG_GetQuality+0xa0>
  {
    quantRow = *tableAddress;
 800b452:	69bb      	ldr	r3, [r7, #24]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	617b      	str	r3, [r7, #20]
    for (j = 0; j < 4UL; j++)
 800b458:	2300      	movs	r3, #0
 800b45a:	61fb      	str	r3, [r7, #28]
 800b45c:	e033      	b.n	800b4c6 <JPEG_GetQuality+0x8e>
    {
      quantVal = (quantRow >> (8UL * j)) & 0xFFUL;
 800b45e:	69fb      	ldr	r3, [r7, #28]
 800b460:	00db      	lsls	r3, r3, #3
 800b462:	697a      	ldr	r2, [r7, #20]
 800b464:	fa22 f303 	lsr.w	r3, r2, r3
 800b468:	b2db      	uxtb	r3, r3
 800b46a:	613b      	str	r3, [r7, #16]
      if (quantVal == 1UL)
 800b46c:	693b      	ldr	r3, [r7, #16]
 800b46e:	2b01      	cmp	r3, #1
 800b470:	d103      	bne.n	800b47a <JPEG_GetQuality+0x42>
      {
        /* if Quantization value = 1 then quality is 100%*/
        quality += 100UL;
 800b472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b474:	3364      	adds	r3, #100	@ 0x64
 800b476:	627b      	str	r3, [r7, #36]	@ 0x24
 800b478:	e022      	b.n	800b4c0 <JPEG_GetQuality+0x88>
      }
      else
      {
        /* Note that the quantization coefficients must be specified in the table in zigzag order */
        scale = (quantVal * 100UL) / ((uint32_t) hjpeg->QuantTable0[JPEG_ZIGZAG_ORDER[i + j]]);
 800b47a:	693b      	ldr	r3, [r7, #16]
 800b47c:	2264      	movs	r2, #100	@ 0x64
 800b47e:	fb02 f303 	mul.w	r3, r2, r3
 800b482:	687a      	ldr	r2, [r7, #4]
 800b484:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800b486:	6a38      	ldr	r0, [r7, #32]
 800b488:	69f9      	ldr	r1, [r7, #28]
 800b48a:	4401      	add	r1, r0
 800b48c:	4818      	ldr	r0, [pc, #96]	@ (800b4f0 <JPEG_GetQuality+0xb8>)
 800b48e:	5c41      	ldrb	r1, [r0, r1]
 800b490:	440a      	add	r2, r1
 800b492:	7812      	ldrb	r2, [r2, #0]
 800b494:	fbb3 f3f2 	udiv	r3, r3, r2
 800b498:	60fb      	str	r3, [r7, #12]

        if (scale <= 100UL)
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	2b64      	cmp	r3, #100	@ 0x64
 800b49e:	d807      	bhi.n	800b4b0 <JPEG_GetQuality+0x78>
        {
          quality += (200UL - scale) / 2UL;
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	f1c3 03c8 	rsb	r3, r3, #200	@ 0xc8
 800b4a6:	085b      	lsrs	r3, r3, #1
 800b4a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b4aa:	4413      	add	r3, r2
 800b4ac:	627b      	str	r3, [r7, #36]	@ 0x24
 800b4ae:	e007      	b.n	800b4c0 <JPEG_GetQuality+0x88>
        }
        else
        {
          quality += 5000UL / scale;
 800b4b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	fbb2 f3f3 	udiv	r3, r2, r3
 800b4ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b4bc:	4413      	add	r3, r2
 800b4be:	627b      	str	r3, [r7, #36]	@ 0x24
    for (j = 0; j < 4UL; j++)
 800b4c0:	69fb      	ldr	r3, [r7, #28]
 800b4c2:	3301      	adds	r3, #1
 800b4c4:	61fb      	str	r3, [r7, #28]
 800b4c6:	69fb      	ldr	r3, [r7, #28]
 800b4c8:	2b03      	cmp	r3, #3
 800b4ca:	d9c8      	bls.n	800b45e <JPEG_GetQuality+0x26>
        }
      }
    }

    i += 4UL;
 800b4cc:	6a3b      	ldr	r3, [r7, #32]
 800b4ce:	3304      	adds	r3, #4
 800b4d0:	623b      	str	r3, [r7, #32]
    tableAddress ++;
 800b4d2:	69bb      	ldr	r3, [r7, #24]
 800b4d4:	3304      	adds	r3, #4
 800b4d6:	61bb      	str	r3, [r7, #24]
  while (i < (JPEG_QUANT_TABLE_SIZE - 3UL))
 800b4d8:	6a3b      	ldr	r3, [r7, #32]
 800b4da:	2b3c      	cmp	r3, #60	@ 0x3c
 800b4dc:	d9b9      	bls.n	800b452 <JPEG_GetQuality+0x1a>
  }

  return (quality / 64UL);
 800b4de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4e0:	099b      	lsrs	r3, r3, #6
}
 800b4e2:	4618      	mov	r0, r3
 800b4e4:	372c      	adds	r7, #44	@ 0x2c
 800b4e6:	46bd      	mov	sp, r7
 800b4e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ec:	4770      	bx	lr
 800b4ee:	bf00      	nop
 800b4f0:	0802395c 	.word	0x0802395c

0800b4f4 <HAL_MDMA_Init>:
  * @param  hmdma: Pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 800b4f4:	b580      	push	{r7, lr}
 800b4f6:	b084      	sub	sp, #16
 800b4f8:	af00      	add	r7, sp, #0
 800b4fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800b4fc:	f7f7 f95e 	bl	80027bc <HAL_GetTick>
 800b500:	60f8      	str	r0, [r7, #12]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	2b00      	cmp	r3, #0
 800b506:	d101      	bne.n	800b50c <HAL_MDMA_Init+0x18>
  {
    return HAL_ERROR;
 800b508:	2301      	movs	r3, #1
 800b50a:	e03b      	b.n	800b584 <HAL_MDMA_Init+0x90>
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.SourceBlockAddressOffset));
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.DestBlockAddressOffset));


  /* Allocate lock resource */
  __HAL_UNLOCK(hmdma);
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	2200      	movs	r2, #0
 800b510:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change MDMA peripheral state */
  hmdma->State = HAL_MDMA_STATE_BUSY;
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	2202      	movs	r2, #2
 800b518:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the MDMA channel */
  __HAL_MDMA_DISABLE(hmdma);
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	68da      	ldr	r2, [r3, #12]
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	f022 0201 	bic.w	r2, r2, #1
 800b52a:	60da      	str	r2, [r3, #12]

  /* Check if the MDMA channel is effectively disabled */
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 800b52c:	e00f      	b.n	800b54e <HAL_MDMA_Init+0x5a>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_MDMA_ABORT)
 800b52e:	f7f7 f945 	bl	80027bc <HAL_GetTick>
 800b532:	4602      	mov	r2, r0
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	1ad3      	subs	r3, r2, r3
 800b538:	2b05      	cmp	r3, #5
 800b53a:	d908      	bls.n	800b54e <HAL_MDMA_Init+0x5a>
    {
      /* Update error code */
      hmdma->ErrorCode = HAL_MDMA_ERROR_TIMEOUT;
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	2240      	movs	r2, #64	@ 0x40
 800b540:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Change the MDMA state */
      hmdma->State = HAL_MDMA_STATE_ERROR;
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	2203      	movs	r2, #3
 800b546:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      return HAL_ERROR;
 800b54a:	2301      	movs	r3, #1
 800b54c:	e01a      	b.n	800b584 <HAL_MDMA_Init+0x90>
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	68db      	ldr	r3, [r3, #12]
 800b554:	f003 0301 	and.w	r3, r3, #1
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d1e8      	bne.n	800b52e <HAL_MDMA_Init+0x3a>
    }
  }

  /* Initialize the MDMA channel registers */
  MDMA_Init(hmdma);
 800b55c:	6878      	ldr	r0, [r7, #4]
 800b55e:	f000 fad3 	bl	800bb08 <MDMA_Init>

  /* Reset the MDMA first/last linkedlist node addresses and node counter */
  hmdma->FirstLinkedListNodeAddress  = 0;
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	2200      	movs	r2, #0
 800b566:	65da      	str	r2, [r3, #92]	@ 0x5c
  hmdma->LastLinkedListNodeAddress   = 0;
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	2200      	movs	r2, #0
 800b56c:	661a      	str	r2, [r3, #96]	@ 0x60
  hmdma->LinkedListNodeCounter  = 0;
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	2200      	movs	r2, #0
 800b572:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Initialize the error code */
  hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	2200      	movs	r2, #0
 800b578:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Initialize the MDMA state */
  hmdma->State = HAL_MDMA_STATE_READY;
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	2201      	movs	r2, #1
 800b57e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b582:	2300      	movs	r3, #0
}
 800b584:	4618      	mov	r0, r3
 800b586:	3710      	adds	r7, #16
 800b588:	46bd      	mov	sp, r7
 800b58a:	bd80      	pop	{r7, pc}

0800b58c <HAL_MDMA_ConfigPostRequestMask>:
  * @param  MaskData:    specifies the value to be written to MaskAddress after a request is served.
  *                      MaskAddress and MaskData could be used to automatically clear a peripheral flag when the request is served.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_ConfigPostRequestMask(MDMA_HandleTypeDef *hmdma, uint32_t MaskAddress, uint32_t MaskData)
{
 800b58c:	b480      	push	{r7}
 800b58e:	b087      	sub	sp, #28
 800b590:	af00      	add	r7, sp, #0
 800b592:	60f8      	str	r0, [r7, #12]
 800b594:	60b9      	str	r1, [r7, #8]
 800b596:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800b598:	2300      	movs	r3, #0
 800b59a:	75fb      	strb	r3, [r7, #23]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d101      	bne.n	800b5a6 <HAL_MDMA_ConfigPostRequestMask+0x1a>
  {
    return HAL_ERROR;
 800b5a2:	2301      	movs	r3, #1
 800b5a4:	e03e      	b.n	800b624 <HAL_MDMA_ConfigPostRequestMask+0x98>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b5ac:	2b01      	cmp	r3, #1
 800b5ae:	d101      	bne.n	800b5b4 <HAL_MDMA_ConfigPostRequestMask+0x28>
 800b5b0:	2302      	movs	r3, #2
 800b5b2:	e037      	b.n	800b624 <HAL_MDMA_ConfigPostRequestMask+0x98>
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	2201      	movs	r2, #1
 800b5b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b5c2:	b2db      	uxtb	r3, r3
 800b5c4:	2b01      	cmp	r3, #1
 800b5c6:	d126      	bne.n	800b616 <HAL_MDMA_ConfigPostRequestMask+0x8a>
  {
    /* if HW request set Post Request MaskAddress and MaskData,  */
    if((hmdma->Instance->CTCR & MDMA_CTCR_SWRM) == 0U)
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	691b      	ldr	r3, [r3, #16]
 800b5ce:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d11c      	bne.n	800b610 <HAL_MDMA_ConfigPostRequestMask+0x84>
    {
      /* Set the HW request clear Mask and Data */
      hmdma->Instance->CMAR = MaskAddress;
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	68ba      	ldr	r2, [r7, #8]
 800b5dc:	631a      	str	r2, [r3, #48]	@ 0x30
      hmdma->Instance->CMDR = MaskData;
 800b5de:	68fb      	ldr	r3, [r7, #12]
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	687a      	ldr	r2, [r7, #4]
 800b5e4:	635a      	str	r2, [r3, #52]	@ 0x34
      -If the request is done by SW : BWM could be set to 1 or 0.
      -If the request is done by a peripheral :
         If mask address not set (0) => BWM must be set to 0
         If mask address set (different than 0) => BWM could be set to 1 or 0
      */
      if(MaskAddress == 0U)
 800b5e6:	68bb      	ldr	r3, [r7, #8]
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d108      	bne.n	800b5fe <HAL_MDMA_ConfigPostRequestMask+0x72>
      {
        hmdma->Instance->CTCR &=  ~MDMA_CTCR_BWM;
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	691a      	ldr	r2, [r3, #16]
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800b5fa:	611a      	str	r2, [r3, #16]
 800b5fc:	e00d      	b.n	800b61a <HAL_MDMA_ConfigPostRequestMask+0x8e>
      }
      else
      {
        hmdma->Instance->CTCR |=  MDMA_CTCR_BWM;
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	691a      	ldr	r2, [r3, #16]
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800b60c:	611a      	str	r2, [r3, #16]
 800b60e:	e004      	b.n	800b61a <HAL_MDMA_ConfigPostRequestMask+0x8e>
      }
    }
    else
    {
      /* Return error status */
      status =  HAL_ERROR;
 800b610:	2301      	movs	r3, #1
 800b612:	75fb      	strb	r3, [r7, #23]
 800b614:	e001      	b.n	800b61a <HAL_MDMA_ConfigPostRequestMask+0x8e>
    }
  }
  else
  {
    /* Return error status */
    status =  HAL_ERROR;
 800b616:	2301      	movs	r3, #1
 800b618:	75fb      	strb	r3, [r7, #23]
  }
  /* Release Lock */
  __HAL_UNLOCK(hmdma);
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	2200      	movs	r2, #0
 800b61e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b622:	7dfb      	ldrb	r3, [r7, #23]
}
 800b624:	4618      	mov	r0, r3
 800b626:	371c      	adds	r7, #28
 800b628:	46bd      	mov	sp, r7
 800b62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b62e:	4770      	bx	lr

0800b630 <HAL_MDMA_Start_IT>:
  * @param  BlockDataLength : The length of a block transfer in bytes
  * @param  BlockCount      : The number of a blocks to be transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Start_IT(MDMA_HandleTypeDef *hmdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t BlockDataLength, uint32_t BlockCount)
{
 800b630:	b580      	push	{r7, lr}
 800b632:	b086      	sub	sp, #24
 800b634:	af02      	add	r7, sp, #8
 800b636:	60f8      	str	r0, [r7, #12]
 800b638:	60b9      	str	r1, [r7, #8]
 800b63a:	607a      	str	r2, [r7, #4]
 800b63c:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_MDMA_TRANSFER_LENGTH(BlockDataLength));
  assert_param(IS_MDMA_BLOCK_COUNT(BlockCount));

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	2b00      	cmp	r3, #0
 800b642:	d101      	bne.n	800b648 <HAL_MDMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b644:	2301      	movs	r3, #1
 800b646:	e070      	b.n	800b72a <HAL_MDMA_Start_IT+0xfa>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b64e:	2b01      	cmp	r3, #1
 800b650:	d101      	bne.n	800b656 <HAL_MDMA_Start_IT+0x26>
 800b652:	2302      	movs	r3, #2
 800b654:	e069      	b.n	800b72a <HAL_MDMA_Start_IT+0xfa>
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	2201      	movs	r2, #1
 800b65a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b664:	b2db      	uxtb	r3, r3
 800b666:	2b01      	cmp	r3, #1
 800b668:	d158      	bne.n	800b71c <HAL_MDMA_Start_IT+0xec>
  {
    /* Change MDMA peripheral state */
    hmdma->State = HAL_MDMA_STATE_BUSY;
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	2202      	movs	r2, #2
 800b66e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Initialize the error code */
    hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	2200      	movs	r2, #0
 800b676:	669a      	str	r2, [r3, #104]	@ 0x68

    /* Disable the peripheral */
    __HAL_MDMA_DISABLE(hmdma);
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	68da      	ldr	r2, [r3, #12]
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	f022 0201 	bic.w	r2, r2, #1
 800b686:	60da      	str	r2, [r3, #12]

    /* Configure the source, destination address and the data length */
    MDMA_SetConfig(hmdma, SrcAddress, DstAddress, BlockDataLength, BlockCount);
 800b688:	69bb      	ldr	r3, [r7, #24]
 800b68a:	9300      	str	r3, [sp, #0]
 800b68c:	683b      	ldr	r3, [r7, #0]
 800b68e:	687a      	ldr	r2, [r7, #4]
 800b690:	68b9      	ldr	r1, [r7, #8]
 800b692:	68f8      	ldr	r0, [r7, #12]
 800b694:	f000 f9c8 	bl	800ba28 <MDMA_SetConfig>

    /* Enable Common interrupts i.e Transfer Error IT and Channel Transfer Complete IT*/
    __HAL_MDMA_ENABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC));
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	68da      	ldr	r2, [r3, #12]
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	f042 0206 	orr.w	r2, r2, #6
 800b6a6:	60da      	str	r2, [r3, #12]

    if(hmdma->XferBlockCpltCallback != NULL)
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d007      	beq.n	800b6c0 <HAL_MDMA_Start_IT+0x90>
    {
      /* if Block transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BT);
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	68da      	ldr	r2, [r3, #12]
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	f042 0210 	orr.w	r2, r2, #16
 800b6be:	60da      	str	r2, [r3, #12]
    }

    if(hmdma->XferRepeatBlockCpltCallback != NULL)
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d007      	beq.n	800b6d8 <HAL_MDMA_Start_IT+0xa8>
    {
      /* if Repeated Block transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BRT);
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	68da      	ldr	r2, [r3, #12]
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	f042 0208 	orr.w	r2, r2, #8
 800b6d6:	60da      	str	r2, [r3, #12]
    }

    if(hmdma->XferBufferCpltCallback != NULL)
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d007      	beq.n	800b6f0 <HAL_MDMA_Start_IT+0xc0>
    {
      /* if buffer transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BFTC);
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	68da      	ldr	r2, [r3, #12]
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	f042 0220 	orr.w	r2, r2, #32
 800b6ee:	60da      	str	r2, [r3, #12]
    }

    /* Enable the Peripheral */
    __HAL_MDMA_ENABLE(hmdma);
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	68da      	ldr	r2, [r3, #12]
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	f042 0201 	orr.w	r2, r2, #1
 800b6fe:	60da      	str	r2, [r3, #12]

    if(hmdma->Init.Request == MDMA_REQUEST_SW)
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	685b      	ldr	r3, [r3, #4]
 800b704:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b708:	d10e      	bne.n	800b728 <HAL_MDMA_Start_IT+0xf8>
    {
      /* activate If SW request mode*/
      hmdma->Instance->CCR |=  MDMA_CCR_SWRQ;
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	68da      	ldr	r2, [r3, #12]
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800b718:	60da      	str	r2, [r3, #12]
 800b71a:	e005      	b.n	800b728 <HAL_MDMA_Start_IT+0xf8>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hmdma);
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	2200      	movs	r2, #0
 800b720:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Return error status */
    return HAL_BUSY;
 800b724:	2302      	movs	r3, #2
 800b726:	e000      	b.n	800b72a <HAL_MDMA_Start_IT+0xfa>
  }

  return HAL_OK;
 800b728:	2300      	movs	r3, #0
}
 800b72a:	4618      	mov	r0, r3
 800b72c:	3710      	adds	r7, #16
 800b72e:	46bd      	mov	sp, r7
 800b730:	bd80      	pop	{r7, pc}

0800b732 <HAL_MDMA_Abort_IT>:
  * @param  hmdma  : pointer to a MDMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Abort_IT(MDMA_HandleTypeDef *hmdma)
{
 800b732:	b480      	push	{r7}
 800b734:	b083      	sub	sp, #12
 800b736:	af00      	add	r7, sp, #0
 800b738:	6078      	str	r0, [r7, #4]
  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d101      	bne.n	800b744 <HAL_MDMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800b740:	2301      	movs	r3, #1
 800b742:	e017      	b.n	800b774 <HAL_MDMA_Abort_IT+0x42>
  }

  if(HAL_MDMA_STATE_BUSY != hmdma->State)
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b74a:	b2db      	uxtb	r3, r3
 800b74c:	2b02      	cmp	r3, #2
 800b74e:	d004      	beq.n	800b75a <HAL_MDMA_Abort_IT+0x28>
  {
    /* No transfer ongoing */
    hmdma->ErrorCode = HAL_MDMA_ERROR_NO_XFER;
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	2280      	movs	r2, #128	@ 0x80
 800b754:	669a      	str	r2, [r3, #104]	@ 0x68

    return HAL_ERROR;
 800b756:	2301      	movs	r3, #1
 800b758:	e00c      	b.n	800b774 <HAL_MDMA_Abort_IT+0x42>
  }
  else
  {
    /* Set Abort State  */
    hmdma->State = HAL_MDMA_STATE_ABORT;
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	2204      	movs	r2, #4
 800b75e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the stream */
    __HAL_MDMA_DISABLE(hmdma);
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	68da      	ldr	r2, [r3, #12]
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	f022 0201 	bic.w	r2, r2, #1
 800b770:	60da      	str	r2, [r3, #12]
  }

  return HAL_OK;
 800b772:	2300      	movs	r3, #0
}
 800b774:	4618      	mov	r0, r3
 800b776:	370c      	adds	r7, #12
 800b778:	46bd      	mov	sp, r7
 800b77a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b77e:	4770      	bx	lr

0800b780 <HAL_MDMA_IRQHandler>:
  * @param  hmdma: pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval None
  */
void HAL_MDMA_IRQHandler(MDMA_HandleTypeDef *hmdma)
{
 800b780:	b580      	push	{r7, lr}
 800b782:	b086      	sub	sp, #24
 800b784:	af00      	add	r7, sp, #0
 800b786:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0;
 800b788:	2300      	movs	r3, #0
 800b78a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800b78c:	4b91      	ldr	r3, [pc, #580]	@ (800b9d4 <HAL_MDMA_IRQHandler+0x254>)
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	4a91      	ldr	r2, [pc, #580]	@ (800b9d8 <HAL_MDMA_IRQHandler+0x258>)
 800b792:	fba2 2303 	umull	r2, r3, r2, r3
 800b796:	0a9b      	lsrs	r3, r3, #10
 800b798:	617b      	str	r3, [r7, #20]

  uint32_t generalIntFlag, errorFlag;

  /* General Interrupt Flag management ****************************************/
  generalIntFlag =  1UL << ((((uint32_t)hmdma->Instance - (uint32_t)(MDMA_Channel0))/HAL_MDMA_CHANNEL_SIZE) & 0x1FU);
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	461a      	mov	r2, r3
 800b7a0:	4b8e      	ldr	r3, [pc, #568]	@ (800b9dc <HAL_MDMA_IRQHandler+0x25c>)
 800b7a2:	4413      	add	r3, r2
 800b7a4:	099b      	lsrs	r3, r3, #6
 800b7a6:	f003 031f 	and.w	r3, r3, #31
 800b7aa:	2201      	movs	r2, #1
 800b7ac:	fa02 f303 	lsl.w	r3, r2, r3
 800b7b0:	613b      	str	r3, [r7, #16]
  if((MDMA->GISR0 & generalIntFlag) == 0U)
 800b7b2:	f04f 43a4 	mov.w	r3, #1375731712	@ 0x52000000
 800b7b6:	681a      	ldr	r2, [r3, #0]
 800b7b8:	693b      	ldr	r3, [r7, #16]
 800b7ba:	4013      	ands	r3, r2
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	f000 812d 	beq.w	800ba1c <HAL_MDMA_IRQHandler+0x29c>
  {
    return; /* the  General interrupt flag for the current channel is down , nothing to do */
  }

  /* Transfer Error Interrupt management ***************************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_TE) != 0U))
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	f003 0301 	and.w	r3, r3, #1
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d054      	beq.n	800b87a <HAL_MDMA_IRQHandler+0xfa>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_TE) != 0U)
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	68db      	ldr	r3, [r3, #12]
 800b7d6:	f003 0302 	and.w	r3, r3, #2
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d04d      	beq.n	800b87a <HAL_MDMA_IRQHandler+0xfa>
    {
      /* Disable the transfer error interrupt */
      __HAL_MDMA_DISABLE_IT(hmdma, MDMA_IT_TE);
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	68da      	ldr	r2, [r3, #12]
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	f022 0202 	bic.w	r2, r2, #2
 800b7ec:	60da      	str	r2, [r3, #12]

      /* Get the transfer error source flag */
      errorFlag = hmdma->Instance->CESR;
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	689b      	ldr	r3, [r3, #8]
 800b7f4:	60fb      	str	r3, [r7, #12]

      if((errorFlag & MDMA_CESR_TED) == 0U)
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d106      	bne.n	800b80e <HAL_MDMA_IRQHandler+0x8e>
      {
        /* Update error code : Read Transfer error  */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_READ_XFER;
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b804:	f043 0201 	orr.w	r2, r3, #1
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	669a      	str	r2, [r3, #104]	@ 0x68
 800b80c:	e005      	b.n	800b81a <HAL_MDMA_IRQHandler+0x9a>
      }
      else
      {
        /* Update error code : Write Transfer error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_WRITE_XFER;
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b812:	f043 0202 	orr.w	r2, r3, #2
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_TEMD) != 0U)
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b820:	2b00      	cmp	r3, #0
 800b822:	d005      	beq.n	800b830 <HAL_MDMA_IRQHandler+0xb0>
      {
        /* Update error code : Error Mask Data */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_MASK_DATA;
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b828:	f043 0204 	orr.w	r2, r3, #4
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_TELD) != 0U)
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b836:	2b00      	cmp	r3, #0
 800b838:	d005      	beq.n	800b846 <HAL_MDMA_IRQHandler+0xc6>
      {
        /* Update error code : Error Linked list */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_LINKED_LIST;
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b83e:	f043 0208 	orr.w	r2, r3, #8
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_ASE) != 0U)
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d005      	beq.n	800b85c <HAL_MDMA_IRQHandler+0xdc>
      {
        /* Update error code : Address/Size alignment error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_ALIGNMENT;
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b854:	f043 0210 	orr.w	r2, r3, #16
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_BSE) != 0U)
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b862:	2b00      	cmp	r3, #0
 800b864:	d005      	beq.n	800b872 <HAL_MDMA_IRQHandler+0xf2>
      {
        /* Update error code : Block Size error error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_BLOCK_SIZE;
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b86a:	f043 0220 	orr.w	r2, r3, #32
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      /* Clear the transfer error flags */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_TE);
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	2201      	movs	r2, #1
 800b878:	605a      	str	r2, [r3, #4]
    }
  }

  /* Buffer Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BFTC) != 0U))
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	f003 0310 	and.w	r3, r3, #16
 800b884:	2b00      	cmp	r3, #0
 800b886:	d012      	beq.n	800b8ae <HAL_MDMA_IRQHandler+0x12e>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BFTC) != 0U)
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	68db      	ldr	r3, [r3, #12]
 800b88e:	f003 0320 	and.w	r3, r3, #32
 800b892:	2b00      	cmp	r3, #0
 800b894:	d00b      	beq.n	800b8ae <HAL_MDMA_IRQHandler+0x12e>
    {
      /* Clear the buffer transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BFTC);
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	2210      	movs	r2, #16
 800b89c:	605a      	str	r2, [r3, #4]

      if(hmdma->XferBufferCpltCallback != NULL)
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d003      	beq.n	800b8ae <HAL_MDMA_IRQHandler+0x12e>
      {
        /* Buffer transfer callback */
        hmdma->XferBufferCpltCallback(hmdma);
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b8aa:	6878      	ldr	r0, [r7, #4]
 800b8ac:	4798      	blx	r3
      }
    }
  }

  /* Block Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BT) != 0U))
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	f003 0308 	and.w	r3, r3, #8
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d012      	beq.n	800b8e2 <HAL_MDMA_IRQHandler+0x162>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BT) != 0U)
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	68db      	ldr	r3, [r3, #12]
 800b8c2:	f003 0310 	and.w	r3, r3, #16
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d00b      	beq.n	800b8e2 <HAL_MDMA_IRQHandler+0x162>
    {
      /* Clear the block transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BT);
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	2208      	movs	r2, #8
 800b8d0:	605a      	str	r2, [r3, #4]

      if(hmdma->XferBlockCpltCallback != NULL)
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	d003      	beq.n	800b8e2 <HAL_MDMA_IRQHandler+0x162>
      {
        /* Block transfer callback */
        hmdma->XferBlockCpltCallback(hmdma);
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b8de:	6878      	ldr	r0, [r7, #4]
 800b8e0:	4798      	blx	r3
      }
    }
  }

  /* Repeated Block Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BRT) != 0U))
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	f003 0304 	and.w	r3, r3, #4
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	d012      	beq.n	800b916 <HAL_MDMA_IRQHandler+0x196>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BRT) != 0U)
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	68db      	ldr	r3, [r3, #12]
 800b8f6:	f003 0308 	and.w	r3, r3, #8
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d00b      	beq.n	800b916 <HAL_MDMA_IRQHandler+0x196>
    {
      /* Clear the repeat block transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BRT);
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	2204      	movs	r2, #4
 800b904:	605a      	str	r2, [r3, #4]

      if(hmdma->XferRepeatBlockCpltCallback != NULL)
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d003      	beq.n	800b916 <HAL_MDMA_IRQHandler+0x196>
      {
        /* Repeated Block transfer callback */
        hmdma->XferRepeatBlockCpltCallback(hmdma);
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b912:	6878      	ldr	r0, [r7, #4]
 800b914:	4798      	blx	r3
      }
    }
  }

  /* Channel Transfer Complete Interrupt management ***********************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_CTC) != 0U))
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	f003 0302 	and.w	r3, r3, #2
 800b920:	2b00      	cmp	r3, #0
 800b922:	d039      	beq.n	800b998 <HAL_MDMA_IRQHandler+0x218>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_CTC) != 0U)
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	68db      	ldr	r3, [r3, #12]
 800b92a:	f003 0304 	and.w	r3, r3, #4
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d032      	beq.n	800b998 <HAL_MDMA_IRQHandler+0x218>
    {
      /* Disable all the transfer interrupts */
      __HAL_MDMA_DISABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC | MDMA_IT_BT | MDMA_IT_BRT | MDMA_IT_BFTC));
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	68da      	ldr	r2, [r3, #12]
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	f022 023e 	bic.w	r2, r2, #62	@ 0x3e
 800b940:	60da      	str	r2, [r3, #12]

      if(HAL_MDMA_STATE_ABORT == hmdma->State)
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b948:	b2db      	uxtb	r3, r3
 800b94a:	2b04      	cmp	r3, #4
 800b94c:	d110      	bne.n	800b970 <HAL_MDMA_IRQHandler+0x1f0>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hmdma);
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	2200      	movs	r2, #0
 800b952:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Change the DMA state */
        hmdma->State = HAL_MDMA_STATE_READY;
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	2201      	movs	r2, #1
 800b95a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        if(hmdma->XferAbortCallback != NULL)
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b962:	2b00      	cmp	r3, #0
 800b964:	d05c      	beq.n	800ba20 <HAL_MDMA_IRQHandler+0x2a0>
        {
          hmdma->XferAbortCallback(hmdma);
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b96a:	6878      	ldr	r0, [r7, #4]
 800b96c:	4798      	blx	r3
        }
        return;
 800b96e:	e057      	b.n	800ba20 <HAL_MDMA_IRQHandler+0x2a0>
      }

      /* Clear the Channel Transfer Complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_CTC);
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	2202      	movs	r2, #2
 800b976:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hmdma);
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	2200      	movs	r2, #0
 800b97c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /* Change MDMA peripheral state */
      hmdma->State = HAL_MDMA_STATE_READY;
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	2201      	movs	r2, #1
 800b984:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if(hmdma->XferCpltCallback != NULL)
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d003      	beq.n	800b998 <HAL_MDMA_IRQHandler+0x218>
      {
        /* Channel Transfer Complete callback */
        hmdma->XferCpltCallback(hmdma);
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b994:	6878      	ldr	r0, [r7, #4]
 800b996:	4798      	blx	r3
      }
    }
  }

  /* manage error case */
  if(hmdma->ErrorCode != HAL_MDMA_ERROR_NONE)
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d040      	beq.n	800ba22 <HAL_MDMA_IRQHandler+0x2a2>
  {
    hmdma->State = HAL_MDMA_STATE_ABORT;
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	2204      	movs	r2, #4
 800b9a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the channel */
    __HAL_MDMA_DISABLE(hmdma);
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	68da      	ldr	r2, [r3, #12]
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	f022 0201 	bic.w	r2, r2, #1
 800b9b6:	60da      	str	r2, [r3, #12]

    do
    {
      if (++count > timeout)
 800b9b8:	68bb      	ldr	r3, [r7, #8]
 800b9ba:	3301      	adds	r3, #1
 800b9bc:	60bb      	str	r3, [r7, #8]
 800b9be:	697a      	ldr	r2, [r7, #20]
 800b9c0:	429a      	cmp	r2, r3
 800b9c2:	d30d      	bcc.n	800b9e0 <HAL_MDMA_IRQHandler+0x260>
      {
        break;
      }
    }
    while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U);
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	68db      	ldr	r3, [r3, #12]
 800b9ca:	f003 0301 	and.w	r3, r3, #1
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d1f2      	bne.n	800b9b8 <HAL_MDMA_IRQHandler+0x238>
 800b9d2:	e006      	b.n	800b9e2 <HAL_MDMA_IRQHandler+0x262>
 800b9d4:	24000000 	.word	0x24000000
 800b9d8:	1b4e81b5 	.word	0x1b4e81b5
 800b9dc:	adffffc0 	.word	0xadffffc0
        break;
 800b9e0:	bf00      	nop

    /* Process Unlocked */
    __HAL_UNLOCK(hmdma);
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	2200      	movs	r2, #0
 800b9e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    if((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	68db      	ldr	r3, [r3, #12]
 800b9f0:	f003 0301 	and.w	r3, r3, #1
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d004      	beq.n	800ba02 <HAL_MDMA_IRQHandler+0x282>
    {
      /* Change the MDMA state to error if MDMA disable fails */
      hmdma->State = HAL_MDMA_STATE_ERROR;
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	2203      	movs	r2, #3
 800b9fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800ba00:	e003      	b.n	800ba0a <HAL_MDMA_IRQHandler+0x28a>
    }
    else
    {
      /* Change the MDMA state to Ready if MDMA disable success */
      hmdma->State = HAL_MDMA_STATE_READY;
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	2201      	movs	r2, #1
 800ba06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    }


    if (hmdma->XferErrorCallback != NULL)
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d007      	beq.n	800ba22 <HAL_MDMA_IRQHandler+0x2a2>
    {
      /* Transfer error callback */
      hmdma->XferErrorCallback(hmdma);
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ba16:	6878      	ldr	r0, [r7, #4]
 800ba18:	4798      	blx	r3
 800ba1a:	e002      	b.n	800ba22 <HAL_MDMA_IRQHandler+0x2a2>
    return; /* the  General interrupt flag for the current channel is down , nothing to do */
 800ba1c:	bf00      	nop
 800ba1e:	e000      	b.n	800ba22 <HAL_MDMA_IRQHandler+0x2a2>
        return;
 800ba20:	bf00      	nop
    }
  }
}
 800ba22:	3718      	adds	r7, #24
 800ba24:	46bd      	mov	sp, r7
 800ba26:	bd80      	pop	{r7, pc}

0800ba28 <MDMA_SetConfig>:
  * @param  BlockDataLength : The length of a block transfer in bytes
  * @param  BlockCount: The number of blocks to be transferred
  * @retval HAL status
  */
static void MDMA_SetConfig(MDMA_HandleTypeDef *hmdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t BlockDataLength, uint32_t BlockCount)
{
 800ba28:	b480      	push	{r7}
 800ba2a:	b087      	sub	sp, #28
 800ba2c:	af00      	add	r7, sp, #0
 800ba2e:	60f8      	str	r0, [r7, #12]
 800ba30:	60b9      	str	r1, [r7, #8]
 800ba32:	607a      	str	r2, [r7, #4]
 800ba34:	603b      	str	r3, [r7, #0]
  uint32_t addressMask;

  /* Configure the MDMA Channel data length */
  MODIFY_REG(hmdma->Instance->CBNDTR ,MDMA_CBNDTR_BNDT, (BlockDataLength & MDMA_CBNDTR_BNDT));
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	681b      	ldr	r3, [r3, #0]
 800ba3a:	695a      	ldr	r2, [r3, #20]
 800ba3c:	4b31      	ldr	r3, [pc, #196]	@ (800bb04 <MDMA_SetConfig+0xdc>)
 800ba3e:	4013      	ands	r3, r2
 800ba40:	683a      	ldr	r2, [r7, #0]
 800ba42:	f3c2 0110 	ubfx	r1, r2, #0, #17
 800ba46:	68fa      	ldr	r2, [r7, #12]
 800ba48:	6812      	ldr	r2, [r2, #0]
 800ba4a:	430b      	orrs	r3, r1
 800ba4c:	6153      	str	r3, [r2, #20]

  /* Configure the MDMA block repeat count */
  MODIFY_REG(hmdma->Instance->CBNDTR , MDMA_CBNDTR_BRC , ((BlockCount - 1U) << MDMA_CBNDTR_BRC_Pos) & MDMA_CBNDTR_BRC);
 800ba4e:	68fb      	ldr	r3, [r7, #12]
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	695b      	ldr	r3, [r3, #20]
 800ba54:	f3c3 0113 	ubfx	r1, r3, #0, #20
 800ba58:	6a3b      	ldr	r3, [r7, #32]
 800ba5a:	3b01      	subs	r3, #1
 800ba5c:	051a      	lsls	r2, r3, #20
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	430a      	orrs	r2, r1
 800ba64:	615a      	str	r2, [r3, #20]

  /* Clear all interrupt flags */
  __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_CISR_BRTIF | MDMA_CISR_BTIF | MDMA_CISR_TCIF);
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	221f      	movs	r2, #31
 800ba6c:	605a      	str	r2, [r3, #4]

  /* Configure MDMA Channel destination address */
  hmdma->Instance->CDAR = DstAddress;
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	687a      	ldr	r2, [r7, #4]
 800ba74:	61da      	str	r2, [r3, #28]

  /* Configure MDMA Channel Source address */
  hmdma->Instance->CSAR = SrcAddress;
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	68ba      	ldr	r2, [r7, #8]
 800ba7c:	619a      	str	r2, [r3, #24]

  addressMask = SrcAddress & 0xFF000000U;
 800ba7e:	68bb      	ldr	r3, [r7, #8]
 800ba80:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 800ba84:	617b      	str	r3, [r7, #20]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 800ba86:	697b      	ldr	r3, [r7, #20]
 800ba88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ba8c:	d002      	beq.n	800ba94 <MDMA_SetConfig+0x6c>
 800ba8e:	697b      	ldr	r3, [r7, #20]
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d108      	bne.n	800baa6 <MDMA_SetConfig+0x7e>
  {
    /*The AHBSbus is used as source (read operation) on channel x */
    hmdma->Instance->CTBR |= MDMA_CTBR_SBUS;
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800baa2:	629a      	str	r2, [r3, #40]	@ 0x28
 800baa4:	e007      	b.n	800bab6 <MDMA_SetConfig+0x8e>
  }
  else
  {
    /*The AXI bus is used as source (read operation) on channel x */
    hmdma->Instance->CTBR &= (~MDMA_CTBR_SBUS);
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800baac:	68fb      	ldr	r3, [r7, #12]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800bab4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  addressMask = DstAddress & 0xFF000000U;
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 800babc:	617b      	str	r3, [r7, #20]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 800babe:	697b      	ldr	r3, [r7, #20]
 800bac0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bac4:	d002      	beq.n	800bacc <MDMA_SetConfig+0xa4>
 800bac6:	697b      	ldr	r3, [r7, #20]
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d108      	bne.n	800bade <MDMA_SetConfig+0xb6>
  {
    /*The AHB bus is used as destination (write operation) on channel x */
    hmdma->Instance->CTBR |= MDMA_CTBR_DBUS;
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800bada:	629a      	str	r2, [r3, #40]	@ 0x28
 800badc:	e007      	b.n	800baee <MDMA_SetConfig+0xc6>
  }
  else
  {
    /*The AXI bus is used as destination (write operation) on channel x */
    hmdma->Instance->CTBR &= (~MDMA_CTBR_DBUS);
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800baec:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Set the linked list register to the first node of the list */
  hmdma->Instance->CLAR = (uint32_t)hmdma->FirstLinkedListNodeAddress;
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800baf2:	68fb      	ldr	r3, [r7, #12]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800baf8:	bf00      	nop
 800bafa:	371c      	adds	r7, #28
 800bafc:	46bd      	mov	sp, r7
 800bafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb02:	4770      	bx	lr
 800bb04:	fffe0000 	.word	0xfffe0000

0800bb08 <MDMA_Init>:
  * @param  hmdma:       pointer to a MDMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified MDMA Channel.
  * @retval None
  */
static void MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 800bb08:	b480      	push	{r7}
 800bb0a:	b085      	sub	sp, #20
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	6078      	str	r0, [r7, #4]
  uint32_t blockoffset;

  /* Prepare the MDMA Channel configuration */
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	68d9      	ldr	r1, [r3, #12]
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	691a      	ldr	r2, [r3, #16]
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	430a      	orrs	r2, r1
 800bb1e:	60da      	str	r2, [r3, #12]

  /* Write new CTCR Register value */
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	695a      	ldr	r2, [r3, #20]
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	699b      	ldr	r3, [r3, #24]
 800bb28:	431a      	orrs	r2, r3
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	69db      	ldr	r3, [r3, #28]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 800bb2e:	431a      	orrs	r2, r3
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	6a1b      	ldr	r3, [r3, #32]
 800bb34:	431a      	orrs	r2, r3
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 800bb3a:	431a      	orrs	r2, r3
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb40:	431a      	orrs	r2, r3
                           hmdma->Init.DestBurst                                   | \
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 800bb46:	431a      	orrs	r2, r3
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb4c:	3b01      	subs	r3, #1
 800bb4e:	049b      	lsls	r3, r3, #18
                           hmdma->Init.DestBurst                                   | \
 800bb50:	ea42 0103 	orr.w	r1, r2, r3
                           hmdma->Init.TransferTriggerMode;
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	689a      	ldr	r2, [r3, #8]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	681b      	ldr	r3, [r3, #0]
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 800bb5c:	430a      	orrs	r2, r1
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 800bb5e:	611a      	str	r2, [r3, #16]

  /* If SW request set the CTCR register to SW Request Mode */
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	685b      	ldr	r3, [r3, #4]
 800bb64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bb68:	d107      	bne.n	800bb7a <MDMA_Init+0x72>
    -If the request is done by SW : BWM could be set to 1 or 0.
    -If the request is done by a peripheral :
    If mask address not set (0) => BWM must be set to 0
    If mask address set (different than 0) => BWM could be set to 1 or 0
    */
    hmdma->Instance->CTCR |= (MDMA_CTCR_SWRM | MDMA_CTCR_BWM);
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	691a      	ldr	r2, [r3, #16]
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	f042 4240 	orr.w	r2, r2, #3221225472	@ 0xc0000000
 800bb78:	611a      	str	r2, [r3, #16]
  }

  /* Reset CBNDTR Register */
  hmdma->Instance->CBNDTR = 0;
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	2200      	movs	r2, #0
 800bb80:	615a      	str	r2, [r3, #20]

  /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */
  if(hmdma->Init.SourceBlockAddressOffset < 0)
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	da11      	bge.n	800bbae <MDMA_Init+0xa6>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	695a      	ldr	r2, [r3, #20]
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800bb98:	615a      	str	r2, [r3, #20]
    /* Write new CBRUR Register value : source repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.SourceBlockAddressOffset);
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bb9e:	425b      	negs	r3, r3
 800bba0:	60fb      	str	r3, [r7, #12]
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	68fa      	ldr	r2, [r7, #12]
 800bba8:	b292      	uxth	r2, r2
 800bbaa:	621a      	str	r2, [r3, #32]
 800bbac:	e006      	b.n	800bbbc <MDMA_Init+0xb4>
  }
  else
  {
    /* Write new CBRUR Register value : source repeat block offset */
    hmdma->Instance->CBRUR = (((uint32_t)hmdma->Init.SourceBlockAddressOffset) & 0x0000FFFFU);
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bbb2:	461a      	mov	r2, r3
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	b292      	uxth	r2, r2
 800bbba:	621a      	str	r2, [r3, #32]
  }

  /* If block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */
  if(hmdma->Init.DestBlockAddressOffset < 0)
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	da15      	bge.n	800bbf0 <MDMA_Init+0xe8>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRDUM;
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	695a      	ldr	r2, [r3, #20]
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 800bbd2:	615a      	str	r2, [r3, #20]
    /* Write new CBRUR Register value : destination repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.DestBlockAddressOffset);
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bbd8:	425b      	negs	r3, r3
 800bbda:	60fb      	str	r3, [r7, #12]
    hmdma->Instance->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	6a19      	ldr	r1, [r3, #32]
 800bbe2:	68fb      	ldr	r3, [r7, #12]
 800bbe4:	041a      	lsls	r2, r3, #16
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	430a      	orrs	r2, r1
 800bbec:	621a      	str	r2, [r3, #32]
 800bbee:	e009      	b.n	800bc04 <MDMA_Init+0xfc>
  }
  else
  {
    /*write new CBRUR Register value : destination repeat block offset */
    hmdma->Instance->CBRUR |= ((((uint32_t)hmdma->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	6a19      	ldr	r1, [r3, #32]
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bbfa:	041a      	lsls	r2, r3, #16
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	430a      	orrs	r2, r1
 800bc02:	621a      	str	r2, [r3, #32]
  }

  /* if HW request set the HW request and the requet CleraMask and ClearData MaskData, */
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	685b      	ldr	r3, [r3, #4]
 800bc08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bc0c:	d006      	beq.n	800bc1c <MDMA_Init+0x114>
  {
    /* Set the HW request in CTRB register  */
    hmdma->Instance->CTBR = hmdma->Init.Request & MDMA_CTBR_TSEL;
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	685a      	ldr	r2, [r3, #4]
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	b2d2      	uxtb	r2, r2
 800bc18:	629a      	str	r2, [r3, #40]	@ 0x28
 800bc1a:	e003      	b.n	800bc24 <MDMA_Init+0x11c>
  }
  else /* SW request : reset the CTBR register */
  {
    hmdma->Instance->CTBR = 0;
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	2200      	movs	r2, #0
 800bc22:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Write Link Address Register */
  hmdma->Instance->CLAR =  0;
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	2200      	movs	r2, #0
 800bc2a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800bc2c:	bf00      	nop
 800bc2e:	3714      	adds	r7, #20
 800bc30:	46bd      	mov	sp, r7
 800bc32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc36:	4770      	bx	lr

0800bc38 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800bc38:	b580      	push	{r7, lr}
 800bc3a:	b084      	sub	sp, #16
 800bc3c:	af00      	add	r7, sp, #0
 800bc3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800bc40:	4b19      	ldr	r3, [pc, #100]	@ (800bca8 <HAL_PWREx_ConfigSupply+0x70>)
 800bc42:	68db      	ldr	r3, [r3, #12]
 800bc44:	f003 0304 	and.w	r3, r3, #4
 800bc48:	2b04      	cmp	r3, #4
 800bc4a:	d00a      	beq.n	800bc62 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800bc4c:	4b16      	ldr	r3, [pc, #88]	@ (800bca8 <HAL_PWREx_ConfigSupply+0x70>)
 800bc4e:	68db      	ldr	r3, [r3, #12]
 800bc50:	f003 0307 	and.w	r3, r3, #7
 800bc54:	687a      	ldr	r2, [r7, #4]
 800bc56:	429a      	cmp	r2, r3
 800bc58:	d001      	beq.n	800bc5e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800bc5a:	2301      	movs	r3, #1
 800bc5c:	e01f      	b.n	800bc9e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800bc5e:	2300      	movs	r3, #0
 800bc60:	e01d      	b.n	800bc9e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800bc62:	4b11      	ldr	r3, [pc, #68]	@ (800bca8 <HAL_PWREx_ConfigSupply+0x70>)
 800bc64:	68db      	ldr	r3, [r3, #12]
 800bc66:	f023 0207 	bic.w	r2, r3, #7
 800bc6a:	490f      	ldr	r1, [pc, #60]	@ (800bca8 <HAL_PWREx_ConfigSupply+0x70>)
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	4313      	orrs	r3, r2
 800bc70:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800bc72:	f7f6 fda3 	bl	80027bc <HAL_GetTick>
 800bc76:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800bc78:	e009      	b.n	800bc8e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800bc7a:	f7f6 fd9f 	bl	80027bc <HAL_GetTick>
 800bc7e:	4602      	mov	r2, r0
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	1ad3      	subs	r3, r2, r3
 800bc84:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800bc88:	d901      	bls.n	800bc8e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800bc8a:	2301      	movs	r3, #1
 800bc8c:	e007      	b.n	800bc9e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800bc8e:	4b06      	ldr	r3, [pc, #24]	@ (800bca8 <HAL_PWREx_ConfigSupply+0x70>)
 800bc90:	685b      	ldr	r3, [r3, #4]
 800bc92:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bc96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bc9a:	d1ee      	bne.n	800bc7a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800bc9c:	2300      	movs	r3, #0
}
 800bc9e:	4618      	mov	r0, r3
 800bca0:	3710      	adds	r7, #16
 800bca2:	46bd      	mov	sp, r7
 800bca4:	bd80      	pop	{r7, pc}
 800bca6:	bf00      	nop
 800bca8:	58024800 	.word	0x58024800

0800bcac <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800bcac:	b580      	push	{r7, lr}
 800bcae:	b08c      	sub	sp, #48	@ 0x30
 800bcb0:	af00      	add	r7, sp, #0
 800bcb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d102      	bne.n	800bcc0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800bcba:	2301      	movs	r3, #1
 800bcbc:	f000 bc48 	b.w	800c550 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	f003 0301 	and.w	r3, r3, #1
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	f000 8088 	beq.w	800bdde <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bcce:	4b99      	ldr	r3, [pc, #612]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800bcd0:	691b      	ldr	r3, [r3, #16]
 800bcd2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bcd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800bcd8:	4b96      	ldr	r3, [pc, #600]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800bcda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bcdc:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800bcde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bce0:	2b10      	cmp	r3, #16
 800bce2:	d007      	beq.n	800bcf4 <HAL_RCC_OscConfig+0x48>
 800bce4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bce6:	2b18      	cmp	r3, #24
 800bce8:	d111      	bne.n	800bd0e <HAL_RCC_OscConfig+0x62>
 800bcea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcec:	f003 0303 	and.w	r3, r3, #3
 800bcf0:	2b02      	cmp	r3, #2
 800bcf2:	d10c      	bne.n	800bd0e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bcf4:	4b8f      	ldr	r3, [pc, #572]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d06d      	beq.n	800bddc <HAL_RCC_OscConfig+0x130>
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	685b      	ldr	r3, [r3, #4]
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d169      	bne.n	800bddc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800bd08:	2301      	movs	r3, #1
 800bd0a:	f000 bc21 	b.w	800c550 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	685b      	ldr	r3, [r3, #4]
 800bd12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bd16:	d106      	bne.n	800bd26 <HAL_RCC_OscConfig+0x7a>
 800bd18:	4b86      	ldr	r3, [pc, #536]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	4a85      	ldr	r2, [pc, #532]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800bd1e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bd22:	6013      	str	r3, [r2, #0]
 800bd24:	e02e      	b.n	800bd84 <HAL_RCC_OscConfig+0xd8>
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	685b      	ldr	r3, [r3, #4]
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d10c      	bne.n	800bd48 <HAL_RCC_OscConfig+0x9c>
 800bd2e:	4b81      	ldr	r3, [pc, #516]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	4a80      	ldr	r2, [pc, #512]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800bd34:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bd38:	6013      	str	r3, [r2, #0]
 800bd3a:	4b7e      	ldr	r3, [pc, #504]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	4a7d      	ldr	r2, [pc, #500]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800bd40:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800bd44:	6013      	str	r3, [r2, #0]
 800bd46:	e01d      	b.n	800bd84 <HAL_RCC_OscConfig+0xd8>
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	685b      	ldr	r3, [r3, #4]
 800bd4c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800bd50:	d10c      	bne.n	800bd6c <HAL_RCC_OscConfig+0xc0>
 800bd52:	4b78      	ldr	r3, [pc, #480]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	4a77      	ldr	r2, [pc, #476]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800bd58:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800bd5c:	6013      	str	r3, [r2, #0]
 800bd5e:	4b75      	ldr	r3, [pc, #468]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	4a74      	ldr	r2, [pc, #464]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800bd64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bd68:	6013      	str	r3, [r2, #0]
 800bd6a:	e00b      	b.n	800bd84 <HAL_RCC_OscConfig+0xd8>
 800bd6c:	4b71      	ldr	r3, [pc, #452]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	4a70      	ldr	r2, [pc, #448]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800bd72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bd76:	6013      	str	r3, [r2, #0]
 800bd78:	4b6e      	ldr	r3, [pc, #440]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	4a6d      	ldr	r2, [pc, #436]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800bd7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800bd82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	685b      	ldr	r3, [r3, #4]
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d013      	beq.n	800bdb4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bd8c:	f7f6 fd16 	bl	80027bc <HAL_GetTick>
 800bd90:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800bd92:	e008      	b.n	800bda6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800bd94:	f7f6 fd12 	bl	80027bc <HAL_GetTick>
 800bd98:	4602      	mov	r2, r0
 800bd9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd9c:	1ad3      	subs	r3, r2, r3
 800bd9e:	2b64      	cmp	r3, #100	@ 0x64
 800bda0:	d901      	bls.n	800bda6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800bda2:	2303      	movs	r3, #3
 800bda4:	e3d4      	b.n	800c550 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800bda6:	4b63      	ldr	r3, [pc, #396]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d0f0      	beq.n	800bd94 <HAL_RCC_OscConfig+0xe8>
 800bdb2:	e014      	b.n	800bdde <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bdb4:	f7f6 fd02 	bl	80027bc <HAL_GetTick>
 800bdb8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800bdba:	e008      	b.n	800bdce <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800bdbc:	f7f6 fcfe 	bl	80027bc <HAL_GetTick>
 800bdc0:	4602      	mov	r2, r0
 800bdc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdc4:	1ad3      	subs	r3, r2, r3
 800bdc6:	2b64      	cmp	r3, #100	@ 0x64
 800bdc8:	d901      	bls.n	800bdce <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800bdca:	2303      	movs	r3, #3
 800bdcc:	e3c0      	b.n	800c550 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800bdce:	4b59      	ldr	r3, [pc, #356]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d1f0      	bne.n	800bdbc <HAL_RCC_OscConfig+0x110>
 800bdda:	e000      	b.n	800bdde <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bddc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	f003 0302 	and.w	r3, r3, #2
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	f000 80ca 	beq.w	800bf80 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bdec:	4b51      	ldr	r3, [pc, #324]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800bdee:	691b      	ldr	r3, [r3, #16]
 800bdf0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bdf4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800bdf6:	4b4f      	ldr	r3, [pc, #316]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800bdf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bdfa:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800bdfc:	6a3b      	ldr	r3, [r7, #32]
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d007      	beq.n	800be12 <HAL_RCC_OscConfig+0x166>
 800be02:	6a3b      	ldr	r3, [r7, #32]
 800be04:	2b18      	cmp	r3, #24
 800be06:	d156      	bne.n	800beb6 <HAL_RCC_OscConfig+0x20a>
 800be08:	69fb      	ldr	r3, [r7, #28]
 800be0a:	f003 0303 	and.w	r3, r3, #3
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d151      	bne.n	800beb6 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800be12:	4b48      	ldr	r3, [pc, #288]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	f003 0304 	and.w	r3, r3, #4
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d005      	beq.n	800be2a <HAL_RCC_OscConfig+0x17e>
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	68db      	ldr	r3, [r3, #12]
 800be22:	2b00      	cmp	r3, #0
 800be24:	d101      	bne.n	800be2a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800be26:	2301      	movs	r3, #1
 800be28:	e392      	b.n	800c550 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800be2a:	4b42      	ldr	r3, [pc, #264]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	f023 0219 	bic.w	r2, r3, #25
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	68db      	ldr	r3, [r3, #12]
 800be36:	493f      	ldr	r1, [pc, #252]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800be38:	4313      	orrs	r3, r2
 800be3a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800be3c:	f7f6 fcbe 	bl	80027bc <HAL_GetTick>
 800be40:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800be42:	e008      	b.n	800be56 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800be44:	f7f6 fcba 	bl	80027bc <HAL_GetTick>
 800be48:	4602      	mov	r2, r0
 800be4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be4c:	1ad3      	subs	r3, r2, r3
 800be4e:	2b02      	cmp	r3, #2
 800be50:	d901      	bls.n	800be56 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800be52:	2303      	movs	r3, #3
 800be54:	e37c      	b.n	800c550 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800be56:	4b37      	ldr	r3, [pc, #220]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	f003 0304 	and.w	r3, r3, #4
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d0f0      	beq.n	800be44 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800be62:	f7f6 fcdb 	bl	800281c <HAL_GetREVID>
 800be66:	4603      	mov	r3, r0
 800be68:	f241 0203 	movw	r2, #4099	@ 0x1003
 800be6c:	4293      	cmp	r3, r2
 800be6e:	d817      	bhi.n	800bea0 <HAL_RCC_OscConfig+0x1f4>
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	691b      	ldr	r3, [r3, #16]
 800be74:	2b40      	cmp	r3, #64	@ 0x40
 800be76:	d108      	bne.n	800be8a <HAL_RCC_OscConfig+0x1de>
 800be78:	4b2e      	ldr	r3, [pc, #184]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800be7a:	685b      	ldr	r3, [r3, #4]
 800be7c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800be80:	4a2c      	ldr	r2, [pc, #176]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800be82:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800be86:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800be88:	e07a      	b.n	800bf80 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800be8a:	4b2a      	ldr	r3, [pc, #168]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800be8c:	685b      	ldr	r3, [r3, #4]
 800be8e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	691b      	ldr	r3, [r3, #16]
 800be96:	031b      	lsls	r3, r3, #12
 800be98:	4926      	ldr	r1, [pc, #152]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800be9a:	4313      	orrs	r3, r2
 800be9c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800be9e:	e06f      	b.n	800bf80 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bea0:	4b24      	ldr	r3, [pc, #144]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800bea2:	685b      	ldr	r3, [r3, #4]
 800bea4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	691b      	ldr	r3, [r3, #16]
 800beac:	061b      	lsls	r3, r3, #24
 800beae:	4921      	ldr	r1, [pc, #132]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800beb0:	4313      	orrs	r3, r2
 800beb2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800beb4:	e064      	b.n	800bf80 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	68db      	ldr	r3, [r3, #12]
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d047      	beq.n	800bf4e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800bebe:	4b1d      	ldr	r3, [pc, #116]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	f023 0219 	bic.w	r2, r3, #25
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	68db      	ldr	r3, [r3, #12]
 800beca:	491a      	ldr	r1, [pc, #104]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800becc:	4313      	orrs	r3, r2
 800bece:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bed0:	f7f6 fc74 	bl	80027bc <HAL_GetTick>
 800bed4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800bed6:	e008      	b.n	800beea <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800bed8:	f7f6 fc70 	bl	80027bc <HAL_GetTick>
 800bedc:	4602      	mov	r2, r0
 800bede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bee0:	1ad3      	subs	r3, r2, r3
 800bee2:	2b02      	cmp	r3, #2
 800bee4:	d901      	bls.n	800beea <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800bee6:	2303      	movs	r3, #3
 800bee8:	e332      	b.n	800c550 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800beea:	4b12      	ldr	r3, [pc, #72]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	f003 0304 	and.w	r3, r3, #4
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d0f0      	beq.n	800bed8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bef6:	f7f6 fc91 	bl	800281c <HAL_GetREVID>
 800befa:	4603      	mov	r3, r0
 800befc:	f241 0203 	movw	r2, #4099	@ 0x1003
 800bf00:	4293      	cmp	r3, r2
 800bf02:	d819      	bhi.n	800bf38 <HAL_RCC_OscConfig+0x28c>
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	691b      	ldr	r3, [r3, #16]
 800bf08:	2b40      	cmp	r3, #64	@ 0x40
 800bf0a:	d108      	bne.n	800bf1e <HAL_RCC_OscConfig+0x272>
 800bf0c:	4b09      	ldr	r3, [pc, #36]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800bf0e:	685b      	ldr	r3, [r3, #4]
 800bf10:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800bf14:	4a07      	ldr	r2, [pc, #28]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800bf16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bf1a:	6053      	str	r3, [r2, #4]
 800bf1c:	e030      	b.n	800bf80 <HAL_RCC_OscConfig+0x2d4>
 800bf1e:	4b05      	ldr	r3, [pc, #20]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800bf20:	685b      	ldr	r3, [r3, #4]
 800bf22:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	691b      	ldr	r3, [r3, #16]
 800bf2a:	031b      	lsls	r3, r3, #12
 800bf2c:	4901      	ldr	r1, [pc, #4]	@ (800bf34 <HAL_RCC_OscConfig+0x288>)
 800bf2e:	4313      	orrs	r3, r2
 800bf30:	604b      	str	r3, [r1, #4]
 800bf32:	e025      	b.n	800bf80 <HAL_RCC_OscConfig+0x2d4>
 800bf34:	58024400 	.word	0x58024400
 800bf38:	4b9a      	ldr	r3, [pc, #616]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800bf3a:	685b      	ldr	r3, [r3, #4]
 800bf3c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	691b      	ldr	r3, [r3, #16]
 800bf44:	061b      	lsls	r3, r3, #24
 800bf46:	4997      	ldr	r1, [pc, #604]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800bf48:	4313      	orrs	r3, r2
 800bf4a:	604b      	str	r3, [r1, #4]
 800bf4c:	e018      	b.n	800bf80 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800bf4e:	4b95      	ldr	r3, [pc, #596]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	4a94      	ldr	r2, [pc, #592]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800bf54:	f023 0301 	bic.w	r3, r3, #1
 800bf58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bf5a:	f7f6 fc2f 	bl	80027bc <HAL_GetTick>
 800bf5e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800bf60:	e008      	b.n	800bf74 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800bf62:	f7f6 fc2b 	bl	80027bc <HAL_GetTick>
 800bf66:	4602      	mov	r2, r0
 800bf68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf6a:	1ad3      	subs	r3, r2, r3
 800bf6c:	2b02      	cmp	r3, #2
 800bf6e:	d901      	bls.n	800bf74 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800bf70:	2303      	movs	r3, #3
 800bf72:	e2ed      	b.n	800c550 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800bf74:	4b8b      	ldr	r3, [pc, #556]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	f003 0304 	and.w	r3, r3, #4
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d1f0      	bne.n	800bf62 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	f003 0310 	and.w	r3, r3, #16
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	f000 80a9 	beq.w	800c0e0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bf8e:	4b85      	ldr	r3, [pc, #532]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800bf90:	691b      	ldr	r3, [r3, #16]
 800bf92:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bf96:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800bf98:	4b82      	ldr	r3, [pc, #520]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800bf9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf9c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800bf9e:	69bb      	ldr	r3, [r7, #24]
 800bfa0:	2b08      	cmp	r3, #8
 800bfa2:	d007      	beq.n	800bfb4 <HAL_RCC_OscConfig+0x308>
 800bfa4:	69bb      	ldr	r3, [r7, #24]
 800bfa6:	2b18      	cmp	r3, #24
 800bfa8:	d13a      	bne.n	800c020 <HAL_RCC_OscConfig+0x374>
 800bfaa:	697b      	ldr	r3, [r7, #20]
 800bfac:	f003 0303 	and.w	r3, r3, #3
 800bfb0:	2b01      	cmp	r3, #1
 800bfb2:	d135      	bne.n	800c020 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800bfb4:	4b7b      	ldr	r3, [pc, #492]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d005      	beq.n	800bfcc <HAL_RCC_OscConfig+0x320>
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	69db      	ldr	r3, [r3, #28]
 800bfc4:	2b80      	cmp	r3, #128	@ 0x80
 800bfc6:	d001      	beq.n	800bfcc <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800bfc8:	2301      	movs	r3, #1
 800bfca:	e2c1      	b.n	800c550 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800bfcc:	f7f6 fc26 	bl	800281c <HAL_GetREVID>
 800bfd0:	4603      	mov	r3, r0
 800bfd2:	f241 0203 	movw	r2, #4099	@ 0x1003
 800bfd6:	4293      	cmp	r3, r2
 800bfd8:	d817      	bhi.n	800c00a <HAL_RCC_OscConfig+0x35e>
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	6a1b      	ldr	r3, [r3, #32]
 800bfde:	2b20      	cmp	r3, #32
 800bfe0:	d108      	bne.n	800bff4 <HAL_RCC_OscConfig+0x348>
 800bfe2:	4b70      	ldr	r3, [pc, #448]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800bfe4:	685b      	ldr	r3, [r3, #4]
 800bfe6:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800bfea:	4a6e      	ldr	r2, [pc, #440]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800bfec:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800bff0:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800bff2:	e075      	b.n	800c0e0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800bff4:	4b6b      	ldr	r3, [pc, #428]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800bff6:	685b      	ldr	r3, [r3, #4]
 800bff8:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	6a1b      	ldr	r3, [r3, #32]
 800c000:	069b      	lsls	r3, r3, #26
 800c002:	4968      	ldr	r1, [pc, #416]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800c004:	4313      	orrs	r3, r2
 800c006:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800c008:	e06a      	b.n	800c0e0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800c00a:	4b66      	ldr	r3, [pc, #408]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800c00c:	68db      	ldr	r3, [r3, #12]
 800c00e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	6a1b      	ldr	r3, [r3, #32]
 800c016:	061b      	lsls	r3, r3, #24
 800c018:	4962      	ldr	r1, [pc, #392]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800c01a:	4313      	orrs	r3, r2
 800c01c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800c01e:	e05f      	b.n	800c0e0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	69db      	ldr	r3, [r3, #28]
 800c024:	2b00      	cmp	r3, #0
 800c026:	d042      	beq.n	800c0ae <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800c028:	4b5e      	ldr	r3, [pc, #376]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	4a5d      	ldr	r2, [pc, #372]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800c02e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c032:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c034:	f7f6 fbc2 	bl	80027bc <HAL_GetTick>
 800c038:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800c03a:	e008      	b.n	800c04e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800c03c:	f7f6 fbbe 	bl	80027bc <HAL_GetTick>
 800c040:	4602      	mov	r2, r0
 800c042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c044:	1ad3      	subs	r3, r2, r3
 800c046:	2b02      	cmp	r3, #2
 800c048:	d901      	bls.n	800c04e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800c04a:	2303      	movs	r3, #3
 800c04c:	e280      	b.n	800c550 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800c04e:	4b55      	ldr	r3, [pc, #340]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c056:	2b00      	cmp	r3, #0
 800c058:	d0f0      	beq.n	800c03c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800c05a:	f7f6 fbdf 	bl	800281c <HAL_GetREVID>
 800c05e:	4603      	mov	r3, r0
 800c060:	f241 0203 	movw	r2, #4099	@ 0x1003
 800c064:	4293      	cmp	r3, r2
 800c066:	d817      	bhi.n	800c098 <HAL_RCC_OscConfig+0x3ec>
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	6a1b      	ldr	r3, [r3, #32]
 800c06c:	2b20      	cmp	r3, #32
 800c06e:	d108      	bne.n	800c082 <HAL_RCC_OscConfig+0x3d6>
 800c070:	4b4c      	ldr	r3, [pc, #304]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800c072:	685b      	ldr	r3, [r3, #4]
 800c074:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800c078:	4a4a      	ldr	r2, [pc, #296]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800c07a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c07e:	6053      	str	r3, [r2, #4]
 800c080:	e02e      	b.n	800c0e0 <HAL_RCC_OscConfig+0x434>
 800c082:	4b48      	ldr	r3, [pc, #288]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800c084:	685b      	ldr	r3, [r3, #4]
 800c086:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	6a1b      	ldr	r3, [r3, #32]
 800c08e:	069b      	lsls	r3, r3, #26
 800c090:	4944      	ldr	r1, [pc, #272]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800c092:	4313      	orrs	r3, r2
 800c094:	604b      	str	r3, [r1, #4]
 800c096:	e023      	b.n	800c0e0 <HAL_RCC_OscConfig+0x434>
 800c098:	4b42      	ldr	r3, [pc, #264]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800c09a:	68db      	ldr	r3, [r3, #12]
 800c09c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	6a1b      	ldr	r3, [r3, #32]
 800c0a4:	061b      	lsls	r3, r3, #24
 800c0a6:	493f      	ldr	r1, [pc, #252]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800c0a8:	4313      	orrs	r3, r2
 800c0aa:	60cb      	str	r3, [r1, #12]
 800c0ac:	e018      	b.n	800c0e0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800c0ae:	4b3d      	ldr	r3, [pc, #244]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	4a3c      	ldr	r2, [pc, #240]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800c0b4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c0b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c0ba:	f7f6 fb7f 	bl	80027bc <HAL_GetTick>
 800c0be:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800c0c0:	e008      	b.n	800c0d4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800c0c2:	f7f6 fb7b 	bl	80027bc <HAL_GetTick>
 800c0c6:	4602      	mov	r2, r0
 800c0c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0ca:	1ad3      	subs	r3, r2, r3
 800c0cc:	2b02      	cmp	r3, #2
 800c0ce:	d901      	bls.n	800c0d4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800c0d0:	2303      	movs	r3, #3
 800c0d2:	e23d      	b.n	800c550 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800c0d4:	4b33      	ldr	r3, [pc, #204]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d1f0      	bne.n	800c0c2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	f003 0308 	and.w	r3, r3, #8
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	d036      	beq.n	800c15a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	695b      	ldr	r3, [r3, #20]
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	d019      	beq.n	800c128 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800c0f4:	4b2b      	ldr	r3, [pc, #172]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800c0f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c0f8:	4a2a      	ldr	r2, [pc, #168]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800c0fa:	f043 0301 	orr.w	r3, r3, #1
 800c0fe:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c100:	f7f6 fb5c 	bl	80027bc <HAL_GetTick>
 800c104:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800c106:	e008      	b.n	800c11a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c108:	f7f6 fb58 	bl	80027bc <HAL_GetTick>
 800c10c:	4602      	mov	r2, r0
 800c10e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c110:	1ad3      	subs	r3, r2, r3
 800c112:	2b02      	cmp	r3, #2
 800c114:	d901      	bls.n	800c11a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800c116:	2303      	movs	r3, #3
 800c118:	e21a      	b.n	800c550 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800c11a:	4b22      	ldr	r3, [pc, #136]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800c11c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c11e:	f003 0302 	and.w	r3, r3, #2
 800c122:	2b00      	cmp	r3, #0
 800c124:	d0f0      	beq.n	800c108 <HAL_RCC_OscConfig+0x45c>
 800c126:	e018      	b.n	800c15a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800c128:	4b1e      	ldr	r3, [pc, #120]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800c12a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c12c:	4a1d      	ldr	r2, [pc, #116]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800c12e:	f023 0301 	bic.w	r3, r3, #1
 800c132:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c134:	f7f6 fb42 	bl	80027bc <HAL_GetTick>
 800c138:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800c13a:	e008      	b.n	800c14e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c13c:	f7f6 fb3e 	bl	80027bc <HAL_GetTick>
 800c140:	4602      	mov	r2, r0
 800c142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c144:	1ad3      	subs	r3, r2, r3
 800c146:	2b02      	cmp	r3, #2
 800c148:	d901      	bls.n	800c14e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800c14a:	2303      	movs	r3, #3
 800c14c:	e200      	b.n	800c550 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800c14e:	4b15      	ldr	r3, [pc, #84]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800c150:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c152:	f003 0302 	and.w	r3, r3, #2
 800c156:	2b00      	cmp	r3, #0
 800c158:	d1f0      	bne.n	800c13c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	681b      	ldr	r3, [r3, #0]
 800c15e:	f003 0320 	and.w	r3, r3, #32
 800c162:	2b00      	cmp	r3, #0
 800c164:	d039      	beq.n	800c1da <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	699b      	ldr	r3, [r3, #24]
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d01c      	beq.n	800c1a8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800c16e:	4b0d      	ldr	r3, [pc, #52]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	4a0c      	ldr	r2, [pc, #48]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800c174:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800c178:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800c17a:	f7f6 fb1f 	bl	80027bc <HAL_GetTick>
 800c17e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800c180:	e008      	b.n	800c194 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c182:	f7f6 fb1b 	bl	80027bc <HAL_GetTick>
 800c186:	4602      	mov	r2, r0
 800c188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c18a:	1ad3      	subs	r3, r2, r3
 800c18c:	2b02      	cmp	r3, #2
 800c18e:	d901      	bls.n	800c194 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800c190:	2303      	movs	r3, #3
 800c192:	e1dd      	b.n	800c550 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800c194:	4b03      	ldr	r3, [pc, #12]	@ (800c1a4 <HAL_RCC_OscConfig+0x4f8>)
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d0f0      	beq.n	800c182 <HAL_RCC_OscConfig+0x4d6>
 800c1a0:	e01b      	b.n	800c1da <HAL_RCC_OscConfig+0x52e>
 800c1a2:	bf00      	nop
 800c1a4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800c1a8:	4b9b      	ldr	r3, [pc, #620]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	4a9a      	ldr	r2, [pc, #616]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c1ae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c1b2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800c1b4:	f7f6 fb02 	bl	80027bc <HAL_GetTick>
 800c1b8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800c1ba:	e008      	b.n	800c1ce <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c1bc:	f7f6 fafe 	bl	80027bc <HAL_GetTick>
 800c1c0:	4602      	mov	r2, r0
 800c1c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1c4:	1ad3      	subs	r3, r2, r3
 800c1c6:	2b02      	cmp	r3, #2
 800c1c8:	d901      	bls.n	800c1ce <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800c1ca:	2303      	movs	r3, #3
 800c1cc:	e1c0      	b.n	800c550 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800c1ce:	4b92      	ldr	r3, [pc, #584]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d1f0      	bne.n	800c1bc <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	f003 0304 	and.w	r3, r3, #4
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	f000 8081 	beq.w	800c2ea <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800c1e8:	4b8c      	ldr	r3, [pc, #560]	@ (800c41c <HAL_RCC_OscConfig+0x770>)
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	4a8b      	ldr	r2, [pc, #556]	@ (800c41c <HAL_RCC_OscConfig+0x770>)
 800c1ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c1f2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c1f4:	f7f6 fae2 	bl	80027bc <HAL_GetTick>
 800c1f8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c1fa:	e008      	b.n	800c20e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c1fc:	f7f6 fade 	bl	80027bc <HAL_GetTick>
 800c200:	4602      	mov	r2, r0
 800c202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c204:	1ad3      	subs	r3, r2, r3
 800c206:	2b64      	cmp	r3, #100	@ 0x64
 800c208:	d901      	bls.n	800c20e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800c20a:	2303      	movs	r3, #3
 800c20c:	e1a0      	b.n	800c550 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c20e:	4b83      	ldr	r3, [pc, #524]	@ (800c41c <HAL_RCC_OscConfig+0x770>)
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c216:	2b00      	cmp	r3, #0
 800c218:	d0f0      	beq.n	800c1fc <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	689b      	ldr	r3, [r3, #8]
 800c21e:	2b01      	cmp	r3, #1
 800c220:	d106      	bne.n	800c230 <HAL_RCC_OscConfig+0x584>
 800c222:	4b7d      	ldr	r3, [pc, #500]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c224:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c226:	4a7c      	ldr	r2, [pc, #496]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c228:	f043 0301 	orr.w	r3, r3, #1
 800c22c:	6713      	str	r3, [r2, #112]	@ 0x70
 800c22e:	e02d      	b.n	800c28c <HAL_RCC_OscConfig+0x5e0>
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	689b      	ldr	r3, [r3, #8]
 800c234:	2b00      	cmp	r3, #0
 800c236:	d10c      	bne.n	800c252 <HAL_RCC_OscConfig+0x5a6>
 800c238:	4b77      	ldr	r3, [pc, #476]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c23a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c23c:	4a76      	ldr	r2, [pc, #472]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c23e:	f023 0301 	bic.w	r3, r3, #1
 800c242:	6713      	str	r3, [r2, #112]	@ 0x70
 800c244:	4b74      	ldr	r3, [pc, #464]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c246:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c248:	4a73      	ldr	r2, [pc, #460]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c24a:	f023 0304 	bic.w	r3, r3, #4
 800c24e:	6713      	str	r3, [r2, #112]	@ 0x70
 800c250:	e01c      	b.n	800c28c <HAL_RCC_OscConfig+0x5e0>
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	689b      	ldr	r3, [r3, #8]
 800c256:	2b05      	cmp	r3, #5
 800c258:	d10c      	bne.n	800c274 <HAL_RCC_OscConfig+0x5c8>
 800c25a:	4b6f      	ldr	r3, [pc, #444]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c25c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c25e:	4a6e      	ldr	r2, [pc, #440]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c260:	f043 0304 	orr.w	r3, r3, #4
 800c264:	6713      	str	r3, [r2, #112]	@ 0x70
 800c266:	4b6c      	ldr	r3, [pc, #432]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c268:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c26a:	4a6b      	ldr	r2, [pc, #428]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c26c:	f043 0301 	orr.w	r3, r3, #1
 800c270:	6713      	str	r3, [r2, #112]	@ 0x70
 800c272:	e00b      	b.n	800c28c <HAL_RCC_OscConfig+0x5e0>
 800c274:	4b68      	ldr	r3, [pc, #416]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c276:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c278:	4a67      	ldr	r2, [pc, #412]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c27a:	f023 0301 	bic.w	r3, r3, #1
 800c27e:	6713      	str	r3, [r2, #112]	@ 0x70
 800c280:	4b65      	ldr	r3, [pc, #404]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c282:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c284:	4a64      	ldr	r2, [pc, #400]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c286:	f023 0304 	bic.w	r3, r3, #4
 800c28a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	689b      	ldr	r3, [r3, #8]
 800c290:	2b00      	cmp	r3, #0
 800c292:	d015      	beq.n	800c2c0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c294:	f7f6 fa92 	bl	80027bc <HAL_GetTick>
 800c298:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800c29a:	e00a      	b.n	800c2b2 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c29c:	f7f6 fa8e 	bl	80027bc <HAL_GetTick>
 800c2a0:	4602      	mov	r2, r0
 800c2a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2a4:	1ad3      	subs	r3, r2, r3
 800c2a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c2aa:	4293      	cmp	r3, r2
 800c2ac:	d901      	bls.n	800c2b2 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800c2ae:	2303      	movs	r3, #3
 800c2b0:	e14e      	b.n	800c550 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800c2b2:	4b59      	ldr	r3, [pc, #356]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c2b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c2b6:	f003 0302 	and.w	r3, r3, #2
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d0ee      	beq.n	800c29c <HAL_RCC_OscConfig+0x5f0>
 800c2be:	e014      	b.n	800c2ea <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c2c0:	f7f6 fa7c 	bl	80027bc <HAL_GetTick>
 800c2c4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800c2c6:	e00a      	b.n	800c2de <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c2c8:	f7f6 fa78 	bl	80027bc <HAL_GetTick>
 800c2cc:	4602      	mov	r2, r0
 800c2ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2d0:	1ad3      	subs	r3, r2, r3
 800c2d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c2d6:	4293      	cmp	r3, r2
 800c2d8:	d901      	bls.n	800c2de <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800c2da:	2303      	movs	r3, #3
 800c2dc:	e138      	b.n	800c550 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800c2de:	4b4e      	ldr	r3, [pc, #312]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c2e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c2e2:	f003 0302 	and.w	r3, r3, #2
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d1ee      	bne.n	800c2c8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	f000 812d 	beq.w	800c54e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800c2f4:	4b48      	ldr	r3, [pc, #288]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c2f6:	691b      	ldr	r3, [r3, #16]
 800c2f8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c2fc:	2b18      	cmp	r3, #24
 800c2fe:	f000 80bd 	beq.w	800c47c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c306:	2b02      	cmp	r3, #2
 800c308:	f040 809e 	bne.w	800c448 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c30c:	4b42      	ldr	r3, [pc, #264]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	4a41      	ldr	r2, [pc, #260]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c312:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c316:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c318:	f7f6 fa50 	bl	80027bc <HAL_GetTick>
 800c31c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800c31e:	e008      	b.n	800c332 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c320:	f7f6 fa4c 	bl	80027bc <HAL_GetTick>
 800c324:	4602      	mov	r2, r0
 800c326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c328:	1ad3      	subs	r3, r2, r3
 800c32a:	2b02      	cmp	r3, #2
 800c32c:	d901      	bls.n	800c332 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800c32e:	2303      	movs	r3, #3
 800c330:	e10e      	b.n	800c550 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800c332:	4b39      	ldr	r3, [pc, #228]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d1f0      	bne.n	800c320 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800c33e:	4b36      	ldr	r3, [pc, #216]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c340:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c342:	4b37      	ldr	r3, [pc, #220]	@ (800c420 <HAL_RCC_OscConfig+0x774>)
 800c344:	4013      	ands	r3, r2
 800c346:	687a      	ldr	r2, [r7, #4]
 800c348:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800c34a:	687a      	ldr	r2, [r7, #4]
 800c34c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800c34e:	0112      	lsls	r2, r2, #4
 800c350:	430a      	orrs	r2, r1
 800c352:	4931      	ldr	r1, [pc, #196]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c354:	4313      	orrs	r3, r2
 800c356:	628b      	str	r3, [r1, #40]	@ 0x28
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c35c:	3b01      	subs	r3, #1
 800c35e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c366:	3b01      	subs	r3, #1
 800c368:	025b      	lsls	r3, r3, #9
 800c36a:	b29b      	uxth	r3, r3
 800c36c:	431a      	orrs	r2, r3
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c372:	3b01      	subs	r3, #1
 800c374:	041b      	lsls	r3, r3, #16
 800c376:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800c37a:	431a      	orrs	r2, r3
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c380:	3b01      	subs	r3, #1
 800c382:	061b      	lsls	r3, r3, #24
 800c384:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800c388:	4923      	ldr	r1, [pc, #140]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c38a:	4313      	orrs	r3, r2
 800c38c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800c38e:	4b22      	ldr	r3, [pc, #136]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c392:	4a21      	ldr	r2, [pc, #132]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c394:	f023 0301 	bic.w	r3, r3, #1
 800c398:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800c39a:	4b1f      	ldr	r3, [pc, #124]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c39c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c39e:	4b21      	ldr	r3, [pc, #132]	@ (800c424 <HAL_RCC_OscConfig+0x778>)
 800c3a0:	4013      	ands	r3, r2
 800c3a2:	687a      	ldr	r2, [r7, #4]
 800c3a4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800c3a6:	00d2      	lsls	r2, r2, #3
 800c3a8:	491b      	ldr	r1, [pc, #108]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c3aa:	4313      	orrs	r3, r2
 800c3ac:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800c3ae:	4b1a      	ldr	r3, [pc, #104]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c3b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3b2:	f023 020c 	bic.w	r2, r3, #12
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c3ba:	4917      	ldr	r1, [pc, #92]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c3bc:	4313      	orrs	r3, r2
 800c3be:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800c3c0:	4b15      	ldr	r3, [pc, #84]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c3c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3c4:	f023 0202 	bic.w	r2, r3, #2
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c3cc:	4912      	ldr	r1, [pc, #72]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c3ce:	4313      	orrs	r3, r2
 800c3d0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800c3d2:	4b11      	ldr	r3, [pc, #68]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c3d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3d6:	4a10      	ldr	r2, [pc, #64]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c3d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c3dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c3de:	4b0e      	ldr	r3, [pc, #56]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c3e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3e2:	4a0d      	ldr	r2, [pc, #52]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c3e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c3e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800c3ea:	4b0b      	ldr	r3, [pc, #44]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c3ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3ee:	4a0a      	ldr	r2, [pc, #40]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c3f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800c3f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800c3f6:	4b08      	ldr	r3, [pc, #32]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c3f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3fa:	4a07      	ldr	r2, [pc, #28]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c3fc:	f043 0301 	orr.w	r3, r3, #1
 800c400:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800c402:	4b05      	ldr	r3, [pc, #20]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	4a04      	ldr	r2, [pc, #16]	@ (800c418 <HAL_RCC_OscConfig+0x76c>)
 800c408:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c40c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c40e:	f7f6 f9d5 	bl	80027bc <HAL_GetTick>
 800c412:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800c414:	e011      	b.n	800c43a <HAL_RCC_OscConfig+0x78e>
 800c416:	bf00      	nop
 800c418:	58024400 	.word	0x58024400
 800c41c:	58024800 	.word	0x58024800
 800c420:	fffffc0c 	.word	0xfffffc0c
 800c424:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c428:	f7f6 f9c8 	bl	80027bc <HAL_GetTick>
 800c42c:	4602      	mov	r2, r0
 800c42e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c430:	1ad3      	subs	r3, r2, r3
 800c432:	2b02      	cmp	r3, #2
 800c434:	d901      	bls.n	800c43a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800c436:	2303      	movs	r3, #3
 800c438:	e08a      	b.n	800c550 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800c43a:	4b47      	ldr	r3, [pc, #284]	@ (800c558 <HAL_RCC_OscConfig+0x8ac>)
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c442:	2b00      	cmp	r3, #0
 800c444:	d0f0      	beq.n	800c428 <HAL_RCC_OscConfig+0x77c>
 800c446:	e082      	b.n	800c54e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c448:	4b43      	ldr	r3, [pc, #268]	@ (800c558 <HAL_RCC_OscConfig+0x8ac>)
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	4a42      	ldr	r2, [pc, #264]	@ (800c558 <HAL_RCC_OscConfig+0x8ac>)
 800c44e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c452:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c454:	f7f6 f9b2 	bl	80027bc <HAL_GetTick>
 800c458:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800c45a:	e008      	b.n	800c46e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c45c:	f7f6 f9ae 	bl	80027bc <HAL_GetTick>
 800c460:	4602      	mov	r2, r0
 800c462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c464:	1ad3      	subs	r3, r2, r3
 800c466:	2b02      	cmp	r3, #2
 800c468:	d901      	bls.n	800c46e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800c46a:	2303      	movs	r3, #3
 800c46c:	e070      	b.n	800c550 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800c46e:	4b3a      	ldr	r3, [pc, #232]	@ (800c558 <HAL_RCC_OscConfig+0x8ac>)
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c476:	2b00      	cmp	r3, #0
 800c478:	d1f0      	bne.n	800c45c <HAL_RCC_OscConfig+0x7b0>
 800c47a:	e068      	b.n	800c54e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800c47c:	4b36      	ldr	r3, [pc, #216]	@ (800c558 <HAL_RCC_OscConfig+0x8ac>)
 800c47e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c480:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800c482:	4b35      	ldr	r3, [pc, #212]	@ (800c558 <HAL_RCC_OscConfig+0x8ac>)
 800c484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c486:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c48c:	2b01      	cmp	r3, #1
 800c48e:	d031      	beq.n	800c4f4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c490:	693b      	ldr	r3, [r7, #16]
 800c492:	f003 0203 	and.w	r2, r3, #3
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800c49a:	429a      	cmp	r2, r3
 800c49c:	d12a      	bne.n	800c4f4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800c49e:	693b      	ldr	r3, [r7, #16]
 800c4a0:	091b      	lsrs	r3, r3, #4
 800c4a2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c4aa:	429a      	cmp	r2, r3
 800c4ac:	d122      	bne.n	800c4f4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800c4ae:	68fb      	ldr	r3, [r7, #12]
 800c4b0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c4b8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800c4ba:	429a      	cmp	r2, r3
 800c4bc:	d11a      	bne.n	800c4f4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	0a5b      	lsrs	r3, r3, #9
 800c4c2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c4ca:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800c4cc:	429a      	cmp	r2, r3
 800c4ce:	d111      	bne.n	800c4f4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	0c1b      	lsrs	r3, r3, #16
 800c4d4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c4dc:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800c4de:	429a      	cmp	r2, r3
 800c4e0:	d108      	bne.n	800c4f4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	0e1b      	lsrs	r3, r3, #24
 800c4e6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c4ee:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800c4f0:	429a      	cmp	r2, r3
 800c4f2:	d001      	beq.n	800c4f8 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800c4f4:	2301      	movs	r3, #1
 800c4f6:	e02b      	b.n	800c550 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800c4f8:	4b17      	ldr	r3, [pc, #92]	@ (800c558 <HAL_RCC_OscConfig+0x8ac>)
 800c4fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c4fc:	08db      	lsrs	r3, r3, #3
 800c4fe:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c502:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c508:	693a      	ldr	r2, [r7, #16]
 800c50a:	429a      	cmp	r2, r3
 800c50c:	d01f      	beq.n	800c54e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800c50e:	4b12      	ldr	r3, [pc, #72]	@ (800c558 <HAL_RCC_OscConfig+0x8ac>)
 800c510:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c512:	4a11      	ldr	r2, [pc, #68]	@ (800c558 <HAL_RCC_OscConfig+0x8ac>)
 800c514:	f023 0301 	bic.w	r3, r3, #1
 800c518:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800c51a:	f7f6 f94f 	bl	80027bc <HAL_GetTick>
 800c51e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800c520:	bf00      	nop
 800c522:	f7f6 f94b 	bl	80027bc <HAL_GetTick>
 800c526:	4602      	mov	r2, r0
 800c528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c52a:	4293      	cmp	r3, r2
 800c52c:	d0f9      	beq.n	800c522 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800c52e:	4b0a      	ldr	r3, [pc, #40]	@ (800c558 <HAL_RCC_OscConfig+0x8ac>)
 800c530:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c532:	4b0a      	ldr	r3, [pc, #40]	@ (800c55c <HAL_RCC_OscConfig+0x8b0>)
 800c534:	4013      	ands	r3, r2
 800c536:	687a      	ldr	r2, [r7, #4]
 800c538:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800c53a:	00d2      	lsls	r2, r2, #3
 800c53c:	4906      	ldr	r1, [pc, #24]	@ (800c558 <HAL_RCC_OscConfig+0x8ac>)
 800c53e:	4313      	orrs	r3, r2
 800c540:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800c542:	4b05      	ldr	r3, [pc, #20]	@ (800c558 <HAL_RCC_OscConfig+0x8ac>)
 800c544:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c546:	4a04      	ldr	r2, [pc, #16]	@ (800c558 <HAL_RCC_OscConfig+0x8ac>)
 800c548:	f043 0301 	orr.w	r3, r3, #1
 800c54c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800c54e:	2300      	movs	r3, #0
}
 800c550:	4618      	mov	r0, r3
 800c552:	3730      	adds	r7, #48	@ 0x30
 800c554:	46bd      	mov	sp, r7
 800c556:	bd80      	pop	{r7, pc}
 800c558:	58024400 	.word	0x58024400
 800c55c:	ffff0007 	.word	0xffff0007

0800c560 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c560:	b580      	push	{r7, lr}
 800c562:	b086      	sub	sp, #24
 800c564:	af00      	add	r7, sp, #0
 800c566:	6078      	str	r0, [r7, #4]
 800c568:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d101      	bne.n	800c574 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c570:	2301      	movs	r3, #1
 800c572:	e19c      	b.n	800c8ae <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800c574:	4b8a      	ldr	r3, [pc, #552]	@ (800c7a0 <HAL_RCC_ClockConfig+0x240>)
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	f003 030f 	and.w	r3, r3, #15
 800c57c:	683a      	ldr	r2, [r7, #0]
 800c57e:	429a      	cmp	r2, r3
 800c580:	d910      	bls.n	800c5a4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c582:	4b87      	ldr	r3, [pc, #540]	@ (800c7a0 <HAL_RCC_ClockConfig+0x240>)
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	f023 020f 	bic.w	r2, r3, #15
 800c58a:	4985      	ldr	r1, [pc, #532]	@ (800c7a0 <HAL_RCC_ClockConfig+0x240>)
 800c58c:	683b      	ldr	r3, [r7, #0]
 800c58e:	4313      	orrs	r3, r2
 800c590:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c592:	4b83      	ldr	r3, [pc, #524]	@ (800c7a0 <HAL_RCC_ClockConfig+0x240>)
 800c594:	681b      	ldr	r3, [r3, #0]
 800c596:	f003 030f 	and.w	r3, r3, #15
 800c59a:	683a      	ldr	r2, [r7, #0]
 800c59c:	429a      	cmp	r2, r3
 800c59e:	d001      	beq.n	800c5a4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800c5a0:	2301      	movs	r3, #1
 800c5a2:	e184      	b.n	800c8ae <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	f003 0304 	and.w	r3, r3, #4
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d010      	beq.n	800c5d2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	691a      	ldr	r2, [r3, #16]
 800c5b4:	4b7b      	ldr	r3, [pc, #492]	@ (800c7a4 <HAL_RCC_ClockConfig+0x244>)
 800c5b6:	699b      	ldr	r3, [r3, #24]
 800c5b8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c5bc:	429a      	cmp	r2, r3
 800c5be:	d908      	bls.n	800c5d2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800c5c0:	4b78      	ldr	r3, [pc, #480]	@ (800c7a4 <HAL_RCC_ClockConfig+0x244>)
 800c5c2:	699b      	ldr	r3, [r3, #24]
 800c5c4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	691b      	ldr	r3, [r3, #16]
 800c5cc:	4975      	ldr	r1, [pc, #468]	@ (800c7a4 <HAL_RCC_ClockConfig+0x244>)
 800c5ce:	4313      	orrs	r3, r2
 800c5d0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	f003 0308 	and.w	r3, r3, #8
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d010      	beq.n	800c600 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	695a      	ldr	r2, [r3, #20]
 800c5e2:	4b70      	ldr	r3, [pc, #448]	@ (800c7a4 <HAL_RCC_ClockConfig+0x244>)
 800c5e4:	69db      	ldr	r3, [r3, #28]
 800c5e6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c5ea:	429a      	cmp	r2, r3
 800c5ec:	d908      	bls.n	800c600 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800c5ee:	4b6d      	ldr	r3, [pc, #436]	@ (800c7a4 <HAL_RCC_ClockConfig+0x244>)
 800c5f0:	69db      	ldr	r3, [r3, #28]
 800c5f2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	695b      	ldr	r3, [r3, #20]
 800c5fa:	496a      	ldr	r1, [pc, #424]	@ (800c7a4 <HAL_RCC_ClockConfig+0x244>)
 800c5fc:	4313      	orrs	r3, r2
 800c5fe:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	f003 0310 	and.w	r3, r3, #16
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d010      	beq.n	800c62e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	699a      	ldr	r2, [r3, #24]
 800c610:	4b64      	ldr	r3, [pc, #400]	@ (800c7a4 <HAL_RCC_ClockConfig+0x244>)
 800c612:	69db      	ldr	r3, [r3, #28]
 800c614:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c618:	429a      	cmp	r2, r3
 800c61a:	d908      	bls.n	800c62e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800c61c:	4b61      	ldr	r3, [pc, #388]	@ (800c7a4 <HAL_RCC_ClockConfig+0x244>)
 800c61e:	69db      	ldr	r3, [r3, #28]
 800c620:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	699b      	ldr	r3, [r3, #24]
 800c628:	495e      	ldr	r1, [pc, #376]	@ (800c7a4 <HAL_RCC_ClockConfig+0x244>)
 800c62a:	4313      	orrs	r3, r2
 800c62c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	f003 0320 	and.w	r3, r3, #32
 800c636:	2b00      	cmp	r3, #0
 800c638:	d010      	beq.n	800c65c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	69da      	ldr	r2, [r3, #28]
 800c63e:	4b59      	ldr	r3, [pc, #356]	@ (800c7a4 <HAL_RCC_ClockConfig+0x244>)
 800c640:	6a1b      	ldr	r3, [r3, #32]
 800c642:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c646:	429a      	cmp	r2, r3
 800c648:	d908      	bls.n	800c65c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800c64a:	4b56      	ldr	r3, [pc, #344]	@ (800c7a4 <HAL_RCC_ClockConfig+0x244>)
 800c64c:	6a1b      	ldr	r3, [r3, #32]
 800c64e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	69db      	ldr	r3, [r3, #28]
 800c656:	4953      	ldr	r1, [pc, #332]	@ (800c7a4 <HAL_RCC_ClockConfig+0x244>)
 800c658:	4313      	orrs	r3, r2
 800c65a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	f003 0302 	and.w	r3, r3, #2
 800c664:	2b00      	cmp	r3, #0
 800c666:	d010      	beq.n	800c68a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	68da      	ldr	r2, [r3, #12]
 800c66c:	4b4d      	ldr	r3, [pc, #308]	@ (800c7a4 <HAL_RCC_ClockConfig+0x244>)
 800c66e:	699b      	ldr	r3, [r3, #24]
 800c670:	f003 030f 	and.w	r3, r3, #15
 800c674:	429a      	cmp	r2, r3
 800c676:	d908      	bls.n	800c68a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c678:	4b4a      	ldr	r3, [pc, #296]	@ (800c7a4 <HAL_RCC_ClockConfig+0x244>)
 800c67a:	699b      	ldr	r3, [r3, #24]
 800c67c:	f023 020f 	bic.w	r2, r3, #15
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	68db      	ldr	r3, [r3, #12]
 800c684:	4947      	ldr	r1, [pc, #284]	@ (800c7a4 <HAL_RCC_ClockConfig+0x244>)
 800c686:	4313      	orrs	r3, r2
 800c688:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	f003 0301 	and.w	r3, r3, #1
 800c692:	2b00      	cmp	r3, #0
 800c694:	d055      	beq.n	800c742 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800c696:	4b43      	ldr	r3, [pc, #268]	@ (800c7a4 <HAL_RCC_ClockConfig+0x244>)
 800c698:	699b      	ldr	r3, [r3, #24]
 800c69a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	689b      	ldr	r3, [r3, #8]
 800c6a2:	4940      	ldr	r1, [pc, #256]	@ (800c7a4 <HAL_RCC_ClockConfig+0x244>)
 800c6a4:	4313      	orrs	r3, r2
 800c6a6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	685b      	ldr	r3, [r3, #4]
 800c6ac:	2b02      	cmp	r3, #2
 800c6ae:	d107      	bne.n	800c6c0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800c6b0:	4b3c      	ldr	r3, [pc, #240]	@ (800c7a4 <HAL_RCC_ClockConfig+0x244>)
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d121      	bne.n	800c700 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800c6bc:	2301      	movs	r3, #1
 800c6be:	e0f6      	b.n	800c8ae <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	685b      	ldr	r3, [r3, #4]
 800c6c4:	2b03      	cmp	r3, #3
 800c6c6:	d107      	bne.n	800c6d8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800c6c8:	4b36      	ldr	r3, [pc, #216]	@ (800c7a4 <HAL_RCC_ClockConfig+0x244>)
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	d115      	bne.n	800c700 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800c6d4:	2301      	movs	r3, #1
 800c6d6:	e0ea      	b.n	800c8ae <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	685b      	ldr	r3, [r3, #4]
 800c6dc:	2b01      	cmp	r3, #1
 800c6de:	d107      	bne.n	800c6f0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800c6e0:	4b30      	ldr	r3, [pc, #192]	@ (800c7a4 <HAL_RCC_ClockConfig+0x244>)
 800c6e2:	681b      	ldr	r3, [r3, #0]
 800c6e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d109      	bne.n	800c700 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800c6ec:	2301      	movs	r3, #1
 800c6ee:	e0de      	b.n	800c8ae <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800c6f0:	4b2c      	ldr	r3, [pc, #176]	@ (800c7a4 <HAL_RCC_ClockConfig+0x244>)
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	f003 0304 	and.w	r3, r3, #4
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d101      	bne.n	800c700 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800c6fc:	2301      	movs	r3, #1
 800c6fe:	e0d6      	b.n	800c8ae <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800c700:	4b28      	ldr	r3, [pc, #160]	@ (800c7a4 <HAL_RCC_ClockConfig+0x244>)
 800c702:	691b      	ldr	r3, [r3, #16]
 800c704:	f023 0207 	bic.w	r2, r3, #7
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	685b      	ldr	r3, [r3, #4]
 800c70c:	4925      	ldr	r1, [pc, #148]	@ (800c7a4 <HAL_RCC_ClockConfig+0x244>)
 800c70e:	4313      	orrs	r3, r2
 800c710:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c712:	f7f6 f853 	bl	80027bc <HAL_GetTick>
 800c716:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c718:	e00a      	b.n	800c730 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c71a:	f7f6 f84f 	bl	80027bc <HAL_GetTick>
 800c71e:	4602      	mov	r2, r0
 800c720:	697b      	ldr	r3, [r7, #20]
 800c722:	1ad3      	subs	r3, r2, r3
 800c724:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c728:	4293      	cmp	r3, r2
 800c72a:	d901      	bls.n	800c730 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800c72c:	2303      	movs	r3, #3
 800c72e:	e0be      	b.n	800c8ae <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c730:	4b1c      	ldr	r3, [pc, #112]	@ (800c7a4 <HAL_RCC_ClockConfig+0x244>)
 800c732:	691b      	ldr	r3, [r3, #16]
 800c734:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	685b      	ldr	r3, [r3, #4]
 800c73c:	00db      	lsls	r3, r3, #3
 800c73e:	429a      	cmp	r2, r3
 800c740:	d1eb      	bne.n	800c71a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	f003 0302 	and.w	r3, r3, #2
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d010      	beq.n	800c770 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	68da      	ldr	r2, [r3, #12]
 800c752:	4b14      	ldr	r3, [pc, #80]	@ (800c7a4 <HAL_RCC_ClockConfig+0x244>)
 800c754:	699b      	ldr	r3, [r3, #24]
 800c756:	f003 030f 	and.w	r3, r3, #15
 800c75a:	429a      	cmp	r2, r3
 800c75c:	d208      	bcs.n	800c770 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c75e:	4b11      	ldr	r3, [pc, #68]	@ (800c7a4 <HAL_RCC_ClockConfig+0x244>)
 800c760:	699b      	ldr	r3, [r3, #24]
 800c762:	f023 020f 	bic.w	r2, r3, #15
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	68db      	ldr	r3, [r3, #12]
 800c76a:	490e      	ldr	r1, [pc, #56]	@ (800c7a4 <HAL_RCC_ClockConfig+0x244>)
 800c76c:	4313      	orrs	r3, r2
 800c76e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c770:	4b0b      	ldr	r3, [pc, #44]	@ (800c7a0 <HAL_RCC_ClockConfig+0x240>)
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	f003 030f 	and.w	r3, r3, #15
 800c778:	683a      	ldr	r2, [r7, #0]
 800c77a:	429a      	cmp	r2, r3
 800c77c:	d214      	bcs.n	800c7a8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c77e:	4b08      	ldr	r3, [pc, #32]	@ (800c7a0 <HAL_RCC_ClockConfig+0x240>)
 800c780:	681b      	ldr	r3, [r3, #0]
 800c782:	f023 020f 	bic.w	r2, r3, #15
 800c786:	4906      	ldr	r1, [pc, #24]	@ (800c7a0 <HAL_RCC_ClockConfig+0x240>)
 800c788:	683b      	ldr	r3, [r7, #0]
 800c78a:	4313      	orrs	r3, r2
 800c78c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c78e:	4b04      	ldr	r3, [pc, #16]	@ (800c7a0 <HAL_RCC_ClockConfig+0x240>)
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	f003 030f 	and.w	r3, r3, #15
 800c796:	683a      	ldr	r2, [r7, #0]
 800c798:	429a      	cmp	r2, r3
 800c79a:	d005      	beq.n	800c7a8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800c79c:	2301      	movs	r3, #1
 800c79e:	e086      	b.n	800c8ae <HAL_RCC_ClockConfig+0x34e>
 800c7a0:	52002000 	.word	0x52002000
 800c7a4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	681b      	ldr	r3, [r3, #0]
 800c7ac:	f003 0304 	and.w	r3, r3, #4
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d010      	beq.n	800c7d6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	691a      	ldr	r2, [r3, #16]
 800c7b8:	4b3f      	ldr	r3, [pc, #252]	@ (800c8b8 <HAL_RCC_ClockConfig+0x358>)
 800c7ba:	699b      	ldr	r3, [r3, #24]
 800c7bc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c7c0:	429a      	cmp	r2, r3
 800c7c2:	d208      	bcs.n	800c7d6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800c7c4:	4b3c      	ldr	r3, [pc, #240]	@ (800c8b8 <HAL_RCC_ClockConfig+0x358>)
 800c7c6:	699b      	ldr	r3, [r3, #24]
 800c7c8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	691b      	ldr	r3, [r3, #16]
 800c7d0:	4939      	ldr	r1, [pc, #228]	@ (800c8b8 <HAL_RCC_ClockConfig+0x358>)
 800c7d2:	4313      	orrs	r3, r2
 800c7d4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	f003 0308 	and.w	r3, r3, #8
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d010      	beq.n	800c804 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	695a      	ldr	r2, [r3, #20]
 800c7e6:	4b34      	ldr	r3, [pc, #208]	@ (800c8b8 <HAL_RCC_ClockConfig+0x358>)
 800c7e8:	69db      	ldr	r3, [r3, #28]
 800c7ea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c7ee:	429a      	cmp	r2, r3
 800c7f0:	d208      	bcs.n	800c804 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800c7f2:	4b31      	ldr	r3, [pc, #196]	@ (800c8b8 <HAL_RCC_ClockConfig+0x358>)
 800c7f4:	69db      	ldr	r3, [r3, #28]
 800c7f6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	695b      	ldr	r3, [r3, #20]
 800c7fe:	492e      	ldr	r1, [pc, #184]	@ (800c8b8 <HAL_RCC_ClockConfig+0x358>)
 800c800:	4313      	orrs	r3, r2
 800c802:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	681b      	ldr	r3, [r3, #0]
 800c808:	f003 0310 	and.w	r3, r3, #16
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d010      	beq.n	800c832 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	699a      	ldr	r2, [r3, #24]
 800c814:	4b28      	ldr	r3, [pc, #160]	@ (800c8b8 <HAL_RCC_ClockConfig+0x358>)
 800c816:	69db      	ldr	r3, [r3, #28]
 800c818:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c81c:	429a      	cmp	r2, r3
 800c81e:	d208      	bcs.n	800c832 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800c820:	4b25      	ldr	r3, [pc, #148]	@ (800c8b8 <HAL_RCC_ClockConfig+0x358>)
 800c822:	69db      	ldr	r3, [r3, #28]
 800c824:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	699b      	ldr	r3, [r3, #24]
 800c82c:	4922      	ldr	r1, [pc, #136]	@ (800c8b8 <HAL_RCC_ClockConfig+0x358>)
 800c82e:	4313      	orrs	r3, r2
 800c830:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	f003 0320 	and.w	r3, r3, #32
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	d010      	beq.n	800c860 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	69da      	ldr	r2, [r3, #28]
 800c842:	4b1d      	ldr	r3, [pc, #116]	@ (800c8b8 <HAL_RCC_ClockConfig+0x358>)
 800c844:	6a1b      	ldr	r3, [r3, #32]
 800c846:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c84a:	429a      	cmp	r2, r3
 800c84c:	d208      	bcs.n	800c860 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800c84e:	4b1a      	ldr	r3, [pc, #104]	@ (800c8b8 <HAL_RCC_ClockConfig+0x358>)
 800c850:	6a1b      	ldr	r3, [r3, #32]
 800c852:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	69db      	ldr	r3, [r3, #28]
 800c85a:	4917      	ldr	r1, [pc, #92]	@ (800c8b8 <HAL_RCC_ClockConfig+0x358>)
 800c85c:	4313      	orrs	r3, r2
 800c85e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800c860:	f000 f834 	bl	800c8cc <HAL_RCC_GetSysClockFreq>
 800c864:	4602      	mov	r2, r0
 800c866:	4b14      	ldr	r3, [pc, #80]	@ (800c8b8 <HAL_RCC_ClockConfig+0x358>)
 800c868:	699b      	ldr	r3, [r3, #24]
 800c86a:	0a1b      	lsrs	r3, r3, #8
 800c86c:	f003 030f 	and.w	r3, r3, #15
 800c870:	4912      	ldr	r1, [pc, #72]	@ (800c8bc <HAL_RCC_ClockConfig+0x35c>)
 800c872:	5ccb      	ldrb	r3, [r1, r3]
 800c874:	f003 031f 	and.w	r3, r3, #31
 800c878:	fa22 f303 	lsr.w	r3, r2, r3
 800c87c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800c87e:	4b0e      	ldr	r3, [pc, #56]	@ (800c8b8 <HAL_RCC_ClockConfig+0x358>)
 800c880:	699b      	ldr	r3, [r3, #24]
 800c882:	f003 030f 	and.w	r3, r3, #15
 800c886:	4a0d      	ldr	r2, [pc, #52]	@ (800c8bc <HAL_RCC_ClockConfig+0x35c>)
 800c888:	5cd3      	ldrb	r3, [r2, r3]
 800c88a:	f003 031f 	and.w	r3, r3, #31
 800c88e:	693a      	ldr	r2, [r7, #16]
 800c890:	fa22 f303 	lsr.w	r3, r2, r3
 800c894:	4a0a      	ldr	r2, [pc, #40]	@ (800c8c0 <HAL_RCC_ClockConfig+0x360>)
 800c896:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800c898:	4a0a      	ldr	r2, [pc, #40]	@ (800c8c4 <HAL_RCC_ClockConfig+0x364>)
 800c89a:	693b      	ldr	r3, [r7, #16]
 800c89c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800c89e:	4b0a      	ldr	r3, [pc, #40]	@ (800c8c8 <HAL_RCC_ClockConfig+0x368>)
 800c8a0:	681b      	ldr	r3, [r3, #0]
 800c8a2:	4618      	mov	r0, r3
 800c8a4:	f7f5 f886 	bl	80019b4 <HAL_InitTick>
 800c8a8:	4603      	mov	r3, r0
 800c8aa:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800c8ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8ae:	4618      	mov	r0, r3
 800c8b0:	3718      	adds	r7, #24
 800c8b2:	46bd      	mov	sp, r7
 800c8b4:	bd80      	pop	{r7, pc}
 800c8b6:	bf00      	nop
 800c8b8:	58024400 	.word	0x58024400
 800c8bc:	08023310 	.word	0x08023310
 800c8c0:	24000004 	.word	0x24000004
 800c8c4:	24000000 	.word	0x24000000
 800c8c8:	24000008 	.word	0x24000008

0800c8cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c8cc:	b480      	push	{r7}
 800c8ce:	b089      	sub	sp, #36	@ 0x24
 800c8d0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c8d2:	4bb3      	ldr	r3, [pc, #716]	@ (800cba0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c8d4:	691b      	ldr	r3, [r3, #16]
 800c8d6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c8da:	2b18      	cmp	r3, #24
 800c8dc:	f200 8155 	bhi.w	800cb8a <HAL_RCC_GetSysClockFreq+0x2be>
 800c8e0:	a201      	add	r2, pc, #4	@ (adr r2, 800c8e8 <HAL_RCC_GetSysClockFreq+0x1c>)
 800c8e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8e6:	bf00      	nop
 800c8e8:	0800c94d 	.word	0x0800c94d
 800c8ec:	0800cb8b 	.word	0x0800cb8b
 800c8f0:	0800cb8b 	.word	0x0800cb8b
 800c8f4:	0800cb8b 	.word	0x0800cb8b
 800c8f8:	0800cb8b 	.word	0x0800cb8b
 800c8fc:	0800cb8b 	.word	0x0800cb8b
 800c900:	0800cb8b 	.word	0x0800cb8b
 800c904:	0800cb8b 	.word	0x0800cb8b
 800c908:	0800c973 	.word	0x0800c973
 800c90c:	0800cb8b 	.word	0x0800cb8b
 800c910:	0800cb8b 	.word	0x0800cb8b
 800c914:	0800cb8b 	.word	0x0800cb8b
 800c918:	0800cb8b 	.word	0x0800cb8b
 800c91c:	0800cb8b 	.word	0x0800cb8b
 800c920:	0800cb8b 	.word	0x0800cb8b
 800c924:	0800cb8b 	.word	0x0800cb8b
 800c928:	0800c979 	.word	0x0800c979
 800c92c:	0800cb8b 	.word	0x0800cb8b
 800c930:	0800cb8b 	.word	0x0800cb8b
 800c934:	0800cb8b 	.word	0x0800cb8b
 800c938:	0800cb8b 	.word	0x0800cb8b
 800c93c:	0800cb8b 	.word	0x0800cb8b
 800c940:	0800cb8b 	.word	0x0800cb8b
 800c944:	0800cb8b 	.word	0x0800cb8b
 800c948:	0800c97f 	.word	0x0800c97f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c94c:	4b94      	ldr	r3, [pc, #592]	@ (800cba0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	f003 0320 	and.w	r3, r3, #32
 800c954:	2b00      	cmp	r3, #0
 800c956:	d009      	beq.n	800c96c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c958:	4b91      	ldr	r3, [pc, #580]	@ (800cba0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	08db      	lsrs	r3, r3, #3
 800c95e:	f003 0303 	and.w	r3, r3, #3
 800c962:	4a90      	ldr	r2, [pc, #576]	@ (800cba4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800c964:	fa22 f303 	lsr.w	r3, r2, r3
 800c968:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800c96a:	e111      	b.n	800cb90 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800c96c:	4b8d      	ldr	r3, [pc, #564]	@ (800cba4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800c96e:	61bb      	str	r3, [r7, #24]
      break;
 800c970:	e10e      	b.n	800cb90 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800c972:	4b8d      	ldr	r3, [pc, #564]	@ (800cba8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800c974:	61bb      	str	r3, [r7, #24]
      break;
 800c976:	e10b      	b.n	800cb90 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800c978:	4b8c      	ldr	r3, [pc, #560]	@ (800cbac <HAL_RCC_GetSysClockFreq+0x2e0>)
 800c97a:	61bb      	str	r3, [r7, #24]
      break;
 800c97c:	e108      	b.n	800cb90 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c97e:	4b88      	ldr	r3, [pc, #544]	@ (800cba0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c980:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c982:	f003 0303 	and.w	r3, r3, #3
 800c986:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800c988:	4b85      	ldr	r3, [pc, #532]	@ (800cba0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c98a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c98c:	091b      	lsrs	r3, r3, #4
 800c98e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c992:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800c994:	4b82      	ldr	r3, [pc, #520]	@ (800cba0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c998:	f003 0301 	and.w	r3, r3, #1
 800c99c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800c99e:	4b80      	ldr	r3, [pc, #512]	@ (800cba0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c9a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c9a2:	08db      	lsrs	r3, r3, #3
 800c9a4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c9a8:	68fa      	ldr	r2, [r7, #12]
 800c9aa:	fb02 f303 	mul.w	r3, r2, r3
 800c9ae:	ee07 3a90 	vmov	s15, r3
 800c9b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c9b6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800c9ba:	693b      	ldr	r3, [r7, #16]
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	f000 80e1 	beq.w	800cb84 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800c9c2:	697b      	ldr	r3, [r7, #20]
 800c9c4:	2b02      	cmp	r3, #2
 800c9c6:	f000 8083 	beq.w	800cad0 <HAL_RCC_GetSysClockFreq+0x204>
 800c9ca:	697b      	ldr	r3, [r7, #20]
 800c9cc:	2b02      	cmp	r3, #2
 800c9ce:	f200 80a1 	bhi.w	800cb14 <HAL_RCC_GetSysClockFreq+0x248>
 800c9d2:	697b      	ldr	r3, [r7, #20]
 800c9d4:	2b00      	cmp	r3, #0
 800c9d6:	d003      	beq.n	800c9e0 <HAL_RCC_GetSysClockFreq+0x114>
 800c9d8:	697b      	ldr	r3, [r7, #20]
 800c9da:	2b01      	cmp	r3, #1
 800c9dc:	d056      	beq.n	800ca8c <HAL_RCC_GetSysClockFreq+0x1c0>
 800c9de:	e099      	b.n	800cb14 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c9e0:	4b6f      	ldr	r3, [pc, #444]	@ (800cba0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	f003 0320 	and.w	r3, r3, #32
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d02d      	beq.n	800ca48 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c9ec:	4b6c      	ldr	r3, [pc, #432]	@ (800cba0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	08db      	lsrs	r3, r3, #3
 800c9f2:	f003 0303 	and.w	r3, r3, #3
 800c9f6:	4a6b      	ldr	r2, [pc, #428]	@ (800cba4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800c9f8:	fa22 f303 	lsr.w	r3, r2, r3
 800c9fc:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	ee07 3a90 	vmov	s15, r3
 800ca04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ca08:	693b      	ldr	r3, [r7, #16]
 800ca0a:	ee07 3a90 	vmov	s15, r3
 800ca0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ca16:	4b62      	ldr	r3, [pc, #392]	@ (800cba0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ca18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca1e:	ee07 3a90 	vmov	s15, r3
 800ca22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ca26:	ed97 6a02 	vldr	s12, [r7, #8]
 800ca2a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800cbb0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800ca2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ca32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ca36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ca3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ca3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ca42:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800ca46:	e087      	b.n	800cb58 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ca48:	693b      	ldr	r3, [r7, #16]
 800ca4a:	ee07 3a90 	vmov	s15, r3
 800ca4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca52:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800cbb4 <HAL_RCC_GetSysClockFreq+0x2e8>
 800ca56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ca5a:	4b51      	ldr	r3, [pc, #324]	@ (800cba0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ca5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca62:	ee07 3a90 	vmov	s15, r3
 800ca66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ca6a:	ed97 6a02 	vldr	s12, [r7, #8]
 800ca6e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800cbb0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800ca72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ca76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ca7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ca7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ca82:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ca86:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800ca8a:	e065      	b.n	800cb58 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ca8c:	693b      	ldr	r3, [r7, #16]
 800ca8e:	ee07 3a90 	vmov	s15, r3
 800ca92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca96:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800cbb8 <HAL_RCC_GetSysClockFreq+0x2ec>
 800ca9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ca9e:	4b40      	ldr	r3, [pc, #256]	@ (800cba0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800caa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800caa2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800caa6:	ee07 3a90 	vmov	s15, r3
 800caaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800caae:	ed97 6a02 	vldr	s12, [r7, #8]
 800cab2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800cbb0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800cab6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800caba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cabe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cac2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cac6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800caca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800cace:	e043      	b.n	800cb58 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cad0:	693b      	ldr	r3, [r7, #16]
 800cad2:	ee07 3a90 	vmov	s15, r3
 800cad6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cada:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800cbbc <HAL_RCC_GetSysClockFreq+0x2f0>
 800cade:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cae2:	4b2f      	ldr	r3, [pc, #188]	@ (800cba0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800cae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cae6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800caea:	ee07 3a90 	vmov	s15, r3
 800caee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800caf2:	ed97 6a02 	vldr	s12, [r7, #8]
 800caf6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800cbb0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800cafa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cafe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cb02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cb06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cb0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb0e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800cb12:	e021      	b.n	800cb58 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cb14:	693b      	ldr	r3, [r7, #16]
 800cb16:	ee07 3a90 	vmov	s15, r3
 800cb1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb1e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800cbb8 <HAL_RCC_GetSysClockFreq+0x2ec>
 800cb22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cb26:	4b1e      	ldr	r3, [pc, #120]	@ (800cba0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800cb28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cb2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb2e:	ee07 3a90 	vmov	s15, r3
 800cb32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cb36:	ed97 6a02 	vldr	s12, [r7, #8]
 800cb3a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800cbb0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800cb3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cb42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cb46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cb4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cb4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb52:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800cb56:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800cb58:	4b11      	ldr	r3, [pc, #68]	@ (800cba0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800cb5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cb5c:	0a5b      	lsrs	r3, r3, #9
 800cb5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cb62:	3301      	adds	r3, #1
 800cb64:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800cb66:	683b      	ldr	r3, [r7, #0]
 800cb68:	ee07 3a90 	vmov	s15, r3
 800cb6c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800cb70:	edd7 6a07 	vldr	s13, [r7, #28]
 800cb74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cb78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cb7c:	ee17 3a90 	vmov	r3, s15
 800cb80:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800cb82:	e005      	b.n	800cb90 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800cb84:	2300      	movs	r3, #0
 800cb86:	61bb      	str	r3, [r7, #24]
      break;
 800cb88:	e002      	b.n	800cb90 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800cb8a:	4b07      	ldr	r3, [pc, #28]	@ (800cba8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800cb8c:	61bb      	str	r3, [r7, #24]
      break;
 800cb8e:	bf00      	nop
  }

  return sysclockfreq;
 800cb90:	69bb      	ldr	r3, [r7, #24]
}
 800cb92:	4618      	mov	r0, r3
 800cb94:	3724      	adds	r7, #36	@ 0x24
 800cb96:	46bd      	mov	sp, r7
 800cb98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb9c:	4770      	bx	lr
 800cb9e:	bf00      	nop
 800cba0:	58024400 	.word	0x58024400
 800cba4:	03d09000 	.word	0x03d09000
 800cba8:	003d0900 	.word	0x003d0900
 800cbac:	007a1200 	.word	0x007a1200
 800cbb0:	46000000 	.word	0x46000000
 800cbb4:	4c742400 	.word	0x4c742400
 800cbb8:	4a742400 	.word	0x4a742400
 800cbbc:	4af42400 	.word	0x4af42400

0800cbc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800cbc0:	b580      	push	{r7, lr}
 800cbc2:	b082      	sub	sp, #8
 800cbc4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800cbc6:	f7ff fe81 	bl	800c8cc <HAL_RCC_GetSysClockFreq>
 800cbca:	4602      	mov	r2, r0
 800cbcc:	4b10      	ldr	r3, [pc, #64]	@ (800cc10 <HAL_RCC_GetHCLKFreq+0x50>)
 800cbce:	699b      	ldr	r3, [r3, #24]
 800cbd0:	0a1b      	lsrs	r3, r3, #8
 800cbd2:	f003 030f 	and.w	r3, r3, #15
 800cbd6:	490f      	ldr	r1, [pc, #60]	@ (800cc14 <HAL_RCC_GetHCLKFreq+0x54>)
 800cbd8:	5ccb      	ldrb	r3, [r1, r3]
 800cbda:	f003 031f 	and.w	r3, r3, #31
 800cbde:	fa22 f303 	lsr.w	r3, r2, r3
 800cbe2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800cbe4:	4b0a      	ldr	r3, [pc, #40]	@ (800cc10 <HAL_RCC_GetHCLKFreq+0x50>)
 800cbe6:	699b      	ldr	r3, [r3, #24]
 800cbe8:	f003 030f 	and.w	r3, r3, #15
 800cbec:	4a09      	ldr	r2, [pc, #36]	@ (800cc14 <HAL_RCC_GetHCLKFreq+0x54>)
 800cbee:	5cd3      	ldrb	r3, [r2, r3]
 800cbf0:	f003 031f 	and.w	r3, r3, #31
 800cbf4:	687a      	ldr	r2, [r7, #4]
 800cbf6:	fa22 f303 	lsr.w	r3, r2, r3
 800cbfa:	4a07      	ldr	r2, [pc, #28]	@ (800cc18 <HAL_RCC_GetHCLKFreq+0x58>)
 800cbfc:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800cbfe:	4a07      	ldr	r2, [pc, #28]	@ (800cc1c <HAL_RCC_GetHCLKFreq+0x5c>)
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800cc04:	4b04      	ldr	r3, [pc, #16]	@ (800cc18 <HAL_RCC_GetHCLKFreq+0x58>)
 800cc06:	681b      	ldr	r3, [r3, #0]
}
 800cc08:	4618      	mov	r0, r3
 800cc0a:	3708      	adds	r7, #8
 800cc0c:	46bd      	mov	sp, r7
 800cc0e:	bd80      	pop	{r7, pc}
 800cc10:	58024400 	.word	0x58024400
 800cc14:	08023310 	.word	0x08023310
 800cc18:	24000004 	.word	0x24000004
 800cc1c:	24000000 	.word	0x24000000

0800cc20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800cc20:	b580      	push	{r7, lr}
 800cc22:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800cc24:	f7ff ffcc 	bl	800cbc0 <HAL_RCC_GetHCLKFreq>
 800cc28:	4602      	mov	r2, r0
 800cc2a:	4b06      	ldr	r3, [pc, #24]	@ (800cc44 <HAL_RCC_GetPCLK1Freq+0x24>)
 800cc2c:	69db      	ldr	r3, [r3, #28]
 800cc2e:	091b      	lsrs	r3, r3, #4
 800cc30:	f003 0307 	and.w	r3, r3, #7
 800cc34:	4904      	ldr	r1, [pc, #16]	@ (800cc48 <HAL_RCC_GetPCLK1Freq+0x28>)
 800cc36:	5ccb      	ldrb	r3, [r1, r3]
 800cc38:	f003 031f 	and.w	r3, r3, #31
 800cc3c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800cc40:	4618      	mov	r0, r3
 800cc42:	bd80      	pop	{r7, pc}
 800cc44:	58024400 	.word	0x58024400
 800cc48:	08023310 	.word	0x08023310

0800cc4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800cc4c:	b580      	push	{r7, lr}
 800cc4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800cc50:	f7ff ffb6 	bl	800cbc0 <HAL_RCC_GetHCLKFreq>
 800cc54:	4602      	mov	r2, r0
 800cc56:	4b06      	ldr	r3, [pc, #24]	@ (800cc70 <HAL_RCC_GetPCLK2Freq+0x24>)
 800cc58:	69db      	ldr	r3, [r3, #28]
 800cc5a:	0a1b      	lsrs	r3, r3, #8
 800cc5c:	f003 0307 	and.w	r3, r3, #7
 800cc60:	4904      	ldr	r1, [pc, #16]	@ (800cc74 <HAL_RCC_GetPCLK2Freq+0x28>)
 800cc62:	5ccb      	ldrb	r3, [r1, r3]
 800cc64:	f003 031f 	and.w	r3, r3, #31
 800cc68:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800cc6c:	4618      	mov	r0, r3
 800cc6e:	bd80      	pop	{r7, pc}
 800cc70:	58024400 	.word	0x58024400
 800cc74:	08023310 	.word	0x08023310

0800cc78 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800cc78:	b480      	push	{r7}
 800cc7a:	b083      	sub	sp, #12
 800cc7c:	af00      	add	r7, sp, #0
 800cc7e:	6078      	str	r0, [r7, #4]
 800cc80:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	223f      	movs	r2, #63	@ 0x3f
 800cc86:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800cc88:	4b1a      	ldr	r3, [pc, #104]	@ (800ccf4 <HAL_RCC_GetClockConfig+0x7c>)
 800cc8a:	691b      	ldr	r3, [r3, #16]
 800cc8c:	f003 0207 	and.w	r2, r3, #7
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 800cc94:	4b17      	ldr	r3, [pc, #92]	@ (800ccf4 <HAL_RCC_GetClockConfig+0x7c>)
 800cc96:	699b      	ldr	r3, [r3, #24]
 800cc98:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 800cca0:	4b14      	ldr	r3, [pc, #80]	@ (800ccf4 <HAL_RCC_GetClockConfig+0x7c>)
 800cca2:	699b      	ldr	r3, [r3, #24]
 800cca4:	f003 020f 	and.w	r2, r3, #15
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800ccac:	4b11      	ldr	r3, [pc, #68]	@ (800ccf4 <HAL_RCC_GetClockConfig+0x7c>)
 800ccae:	699b      	ldr	r3, [r3, #24]
 800ccb0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 800ccb8:	4b0e      	ldr	r3, [pc, #56]	@ (800ccf4 <HAL_RCC_GetClockConfig+0x7c>)
 800ccba:	69db      	ldr	r3, [r3, #28]
 800ccbc:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 800ccc4:	4b0b      	ldr	r3, [pc, #44]	@ (800ccf4 <HAL_RCC_GetClockConfig+0x7c>)
 800ccc6:	69db      	ldr	r3, [r3, #28]
 800ccc8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800ccd0:	4b08      	ldr	r3, [pc, #32]	@ (800ccf4 <HAL_RCC_GetClockConfig+0x7c>)
 800ccd2:	6a1b      	ldr	r3, [r3, #32]
 800ccd4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800ccdc:	4b06      	ldr	r3, [pc, #24]	@ (800ccf8 <HAL_RCC_GetClockConfig+0x80>)
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	f003 020f 	and.w	r2, r3, #15
 800cce4:	683b      	ldr	r3, [r7, #0]
 800cce6:	601a      	str	r2, [r3, #0]
}
 800cce8:	bf00      	nop
 800ccea:	370c      	adds	r7, #12
 800ccec:	46bd      	mov	sp, r7
 800ccee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccf2:	4770      	bx	lr
 800ccf4:	58024400 	.word	0x58024400
 800ccf8:	52002000 	.word	0x52002000

0800ccfc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800ccfc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800cd00:	b0ca      	sub	sp, #296	@ 0x128
 800cd02:	af00      	add	r7, sp, #0
 800cd04:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800cd08:	2300      	movs	r3, #0
 800cd0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800cd0e:	2300      	movs	r3, #0
 800cd10:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800cd14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd1c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800cd20:	2500      	movs	r5, #0
 800cd22:	ea54 0305 	orrs.w	r3, r4, r5
 800cd26:	d049      	beq.n	800cdbc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800cd28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd2c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800cd2e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800cd32:	d02f      	beq.n	800cd94 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800cd34:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800cd38:	d828      	bhi.n	800cd8c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800cd3a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cd3e:	d01a      	beq.n	800cd76 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800cd40:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cd44:	d822      	bhi.n	800cd8c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d003      	beq.n	800cd52 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800cd4a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cd4e:	d007      	beq.n	800cd60 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800cd50:	e01c      	b.n	800cd8c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cd52:	4bb8      	ldr	r3, [pc, #736]	@ (800d034 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cd54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd56:	4ab7      	ldr	r2, [pc, #732]	@ (800d034 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cd58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cd5c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800cd5e:	e01a      	b.n	800cd96 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800cd60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd64:	3308      	adds	r3, #8
 800cd66:	2102      	movs	r1, #2
 800cd68:	4618      	mov	r0, r3
 800cd6a:	f001 fc8f 	bl	800e68c <RCCEx_PLL2_Config>
 800cd6e:	4603      	mov	r3, r0
 800cd70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800cd74:	e00f      	b.n	800cd96 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800cd76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd7a:	3328      	adds	r3, #40	@ 0x28
 800cd7c:	2102      	movs	r1, #2
 800cd7e:	4618      	mov	r0, r3
 800cd80:	f001 fd36 	bl	800e7f0 <RCCEx_PLL3_Config>
 800cd84:	4603      	mov	r3, r0
 800cd86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800cd8a:	e004      	b.n	800cd96 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cd8c:	2301      	movs	r3, #1
 800cd8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cd92:	e000      	b.n	800cd96 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800cd94:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cd96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d10a      	bne.n	800cdb4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800cd9e:	4ba5      	ldr	r3, [pc, #660]	@ (800d034 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cda0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cda2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800cda6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cdaa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800cdac:	4aa1      	ldr	r2, [pc, #644]	@ (800d034 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cdae:	430b      	orrs	r3, r1
 800cdb0:	6513      	str	r3, [r2, #80]	@ 0x50
 800cdb2:	e003      	b.n	800cdbc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cdb4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cdb8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800cdbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cdc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdc4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800cdc8:	f04f 0900 	mov.w	r9, #0
 800cdcc:	ea58 0309 	orrs.w	r3, r8, r9
 800cdd0:	d047      	beq.n	800ce62 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800cdd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cdd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cdd8:	2b04      	cmp	r3, #4
 800cdda:	d82a      	bhi.n	800ce32 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800cddc:	a201      	add	r2, pc, #4	@ (adr r2, 800cde4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800cdde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cde2:	bf00      	nop
 800cde4:	0800cdf9 	.word	0x0800cdf9
 800cde8:	0800ce07 	.word	0x0800ce07
 800cdec:	0800ce1d 	.word	0x0800ce1d
 800cdf0:	0800ce3b 	.word	0x0800ce3b
 800cdf4:	0800ce3b 	.word	0x0800ce3b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cdf8:	4b8e      	ldr	r3, [pc, #568]	@ (800d034 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cdfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cdfc:	4a8d      	ldr	r2, [pc, #564]	@ (800d034 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cdfe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ce02:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ce04:	e01a      	b.n	800ce3c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ce06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce0a:	3308      	adds	r3, #8
 800ce0c:	2100      	movs	r1, #0
 800ce0e:	4618      	mov	r0, r3
 800ce10:	f001 fc3c 	bl	800e68c <RCCEx_PLL2_Config>
 800ce14:	4603      	mov	r3, r0
 800ce16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ce1a:	e00f      	b.n	800ce3c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ce1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce20:	3328      	adds	r3, #40	@ 0x28
 800ce22:	2100      	movs	r1, #0
 800ce24:	4618      	mov	r0, r3
 800ce26:	f001 fce3 	bl	800e7f0 <RCCEx_PLL3_Config>
 800ce2a:	4603      	mov	r3, r0
 800ce2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ce30:	e004      	b.n	800ce3c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ce32:	2301      	movs	r3, #1
 800ce34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ce38:	e000      	b.n	800ce3c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800ce3a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ce3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	d10a      	bne.n	800ce5a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800ce44:	4b7b      	ldr	r3, [pc, #492]	@ (800d034 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ce46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ce48:	f023 0107 	bic.w	r1, r3, #7
 800ce4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ce52:	4a78      	ldr	r2, [pc, #480]	@ (800d034 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ce54:	430b      	orrs	r3, r1
 800ce56:	6513      	str	r3, [r2, #80]	@ 0x50
 800ce58:	e003      	b.n	800ce62 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ce5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ce5e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800ce62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce6a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800ce6e:	f04f 0b00 	mov.w	fp, #0
 800ce72:	ea5a 030b 	orrs.w	r3, sl, fp
 800ce76:	d04c      	beq.n	800cf12 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800ce78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ce7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ce82:	d030      	beq.n	800cee6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800ce84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ce88:	d829      	bhi.n	800cede <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800ce8a:	2bc0      	cmp	r3, #192	@ 0xc0
 800ce8c:	d02d      	beq.n	800ceea <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800ce8e:	2bc0      	cmp	r3, #192	@ 0xc0
 800ce90:	d825      	bhi.n	800cede <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800ce92:	2b80      	cmp	r3, #128	@ 0x80
 800ce94:	d018      	beq.n	800cec8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800ce96:	2b80      	cmp	r3, #128	@ 0x80
 800ce98:	d821      	bhi.n	800cede <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	d002      	beq.n	800cea4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800ce9e:	2b40      	cmp	r3, #64	@ 0x40
 800cea0:	d007      	beq.n	800ceb2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800cea2:	e01c      	b.n	800cede <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cea4:	4b63      	ldr	r3, [pc, #396]	@ (800d034 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cea8:	4a62      	ldr	r2, [pc, #392]	@ (800d034 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ceaa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ceae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800ceb0:	e01c      	b.n	800ceec <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ceb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ceb6:	3308      	adds	r3, #8
 800ceb8:	2100      	movs	r1, #0
 800ceba:	4618      	mov	r0, r3
 800cebc:	f001 fbe6 	bl	800e68c <RCCEx_PLL2_Config>
 800cec0:	4603      	mov	r3, r0
 800cec2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800cec6:	e011      	b.n	800ceec <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800cec8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cecc:	3328      	adds	r3, #40	@ 0x28
 800cece:	2100      	movs	r1, #0
 800ced0:	4618      	mov	r0, r3
 800ced2:	f001 fc8d 	bl	800e7f0 <RCCEx_PLL3_Config>
 800ced6:	4603      	mov	r3, r0
 800ced8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800cedc:	e006      	b.n	800ceec <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cede:	2301      	movs	r3, #1
 800cee0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cee4:	e002      	b.n	800ceec <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800cee6:	bf00      	nop
 800cee8:	e000      	b.n	800ceec <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800ceea:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ceec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d10a      	bne.n	800cf0a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800cef4:	4b4f      	ldr	r3, [pc, #316]	@ (800d034 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cef6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cef8:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800cefc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cf02:	4a4c      	ldr	r2, [pc, #304]	@ (800d034 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cf04:	430b      	orrs	r3, r1
 800cf06:	6513      	str	r3, [r2, #80]	@ 0x50
 800cf08:	e003      	b.n	800cf12 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cf0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cf0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800cf12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf1a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800cf1e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800cf22:	2300      	movs	r3, #0
 800cf24:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800cf28:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800cf2c:	460b      	mov	r3, r1
 800cf2e:	4313      	orrs	r3, r2
 800cf30:	d053      	beq.n	800cfda <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800cf32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf36:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800cf3a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800cf3e:	d035      	beq.n	800cfac <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800cf40:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800cf44:	d82e      	bhi.n	800cfa4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800cf46:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800cf4a:	d031      	beq.n	800cfb0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800cf4c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800cf50:	d828      	bhi.n	800cfa4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800cf52:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800cf56:	d01a      	beq.n	800cf8e <HAL_RCCEx_PeriphCLKConfig+0x292>
 800cf58:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800cf5c:	d822      	bhi.n	800cfa4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	d003      	beq.n	800cf6a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800cf62:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cf66:	d007      	beq.n	800cf78 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800cf68:	e01c      	b.n	800cfa4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cf6a:	4b32      	ldr	r3, [pc, #200]	@ (800d034 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cf6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf6e:	4a31      	ldr	r2, [pc, #196]	@ (800d034 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cf70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cf74:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800cf76:	e01c      	b.n	800cfb2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800cf78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf7c:	3308      	adds	r3, #8
 800cf7e:	2100      	movs	r1, #0
 800cf80:	4618      	mov	r0, r3
 800cf82:	f001 fb83 	bl	800e68c <RCCEx_PLL2_Config>
 800cf86:	4603      	mov	r3, r0
 800cf88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800cf8c:	e011      	b.n	800cfb2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800cf8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf92:	3328      	adds	r3, #40	@ 0x28
 800cf94:	2100      	movs	r1, #0
 800cf96:	4618      	mov	r0, r3
 800cf98:	f001 fc2a 	bl	800e7f0 <RCCEx_PLL3_Config>
 800cf9c:	4603      	mov	r3, r0
 800cf9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800cfa2:	e006      	b.n	800cfb2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800cfa4:	2301      	movs	r3, #1
 800cfa6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cfaa:	e002      	b.n	800cfb2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800cfac:	bf00      	nop
 800cfae:	e000      	b.n	800cfb2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800cfb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cfb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d10b      	bne.n	800cfd2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800cfba:	4b1e      	ldr	r3, [pc, #120]	@ (800d034 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cfbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cfbe:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800cfc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cfc6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800cfca:	4a1a      	ldr	r2, [pc, #104]	@ (800d034 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800cfcc:	430b      	orrs	r3, r1
 800cfce:	6593      	str	r3, [r2, #88]	@ 0x58
 800cfd0:	e003      	b.n	800cfda <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cfd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cfd6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800cfda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cfde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfe2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800cfe6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800cfea:	2300      	movs	r3, #0
 800cfec:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800cff0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800cff4:	460b      	mov	r3, r1
 800cff6:	4313      	orrs	r3, r2
 800cff8:	d056      	beq.n	800d0a8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800cffa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cffe:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800d002:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d006:	d038      	beq.n	800d07a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800d008:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d00c:	d831      	bhi.n	800d072 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800d00e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800d012:	d034      	beq.n	800d07e <HAL_RCCEx_PeriphCLKConfig+0x382>
 800d014:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800d018:	d82b      	bhi.n	800d072 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800d01a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d01e:	d01d      	beq.n	800d05c <HAL_RCCEx_PeriphCLKConfig+0x360>
 800d020:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d024:	d825      	bhi.n	800d072 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800d026:	2b00      	cmp	r3, #0
 800d028:	d006      	beq.n	800d038 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800d02a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d02e:	d00a      	beq.n	800d046 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800d030:	e01f      	b.n	800d072 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800d032:	bf00      	nop
 800d034:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d038:	4ba2      	ldr	r3, [pc, #648]	@ (800d2c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d03a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d03c:	4aa1      	ldr	r2, [pc, #644]	@ (800d2c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d03e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d042:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800d044:	e01c      	b.n	800d080 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d046:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d04a:	3308      	adds	r3, #8
 800d04c:	2100      	movs	r1, #0
 800d04e:	4618      	mov	r0, r3
 800d050:	f001 fb1c 	bl	800e68c <RCCEx_PLL2_Config>
 800d054:	4603      	mov	r3, r0
 800d056:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800d05a:	e011      	b.n	800d080 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800d05c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d060:	3328      	adds	r3, #40	@ 0x28
 800d062:	2100      	movs	r1, #0
 800d064:	4618      	mov	r0, r3
 800d066:	f001 fbc3 	bl	800e7f0 <RCCEx_PLL3_Config>
 800d06a:	4603      	mov	r3, r0
 800d06c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800d070:	e006      	b.n	800d080 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800d072:	2301      	movs	r3, #1
 800d074:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d078:	e002      	b.n	800d080 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800d07a:	bf00      	nop
 800d07c:	e000      	b.n	800d080 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800d07e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d080:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d084:	2b00      	cmp	r3, #0
 800d086:	d10b      	bne.n	800d0a0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800d088:	4b8e      	ldr	r3, [pc, #568]	@ (800d2c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d08a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d08c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800d090:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d094:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800d098:	4a8a      	ldr	r2, [pc, #552]	@ (800d2c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d09a:	430b      	orrs	r3, r1
 800d09c:	6593      	str	r3, [r2, #88]	@ 0x58
 800d09e:	e003      	b.n	800d0a8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d0a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d0a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800d0a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d0ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0b0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800d0b4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800d0b8:	2300      	movs	r3, #0
 800d0ba:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800d0be:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800d0c2:	460b      	mov	r3, r1
 800d0c4:	4313      	orrs	r3, r2
 800d0c6:	d03a      	beq.n	800d13e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800d0c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d0cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d0ce:	2b30      	cmp	r3, #48	@ 0x30
 800d0d0:	d01f      	beq.n	800d112 <HAL_RCCEx_PeriphCLKConfig+0x416>
 800d0d2:	2b30      	cmp	r3, #48	@ 0x30
 800d0d4:	d819      	bhi.n	800d10a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800d0d6:	2b20      	cmp	r3, #32
 800d0d8:	d00c      	beq.n	800d0f4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800d0da:	2b20      	cmp	r3, #32
 800d0dc:	d815      	bhi.n	800d10a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d019      	beq.n	800d116 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800d0e2:	2b10      	cmp	r3, #16
 800d0e4:	d111      	bne.n	800d10a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d0e6:	4b77      	ldr	r3, [pc, #476]	@ (800d2c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d0e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d0ea:	4a76      	ldr	r2, [pc, #472]	@ (800d2c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d0ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d0f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800d0f2:	e011      	b.n	800d118 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800d0f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d0f8:	3308      	adds	r3, #8
 800d0fa:	2102      	movs	r1, #2
 800d0fc:	4618      	mov	r0, r3
 800d0fe:	f001 fac5 	bl	800e68c <RCCEx_PLL2_Config>
 800d102:	4603      	mov	r3, r0
 800d104:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800d108:	e006      	b.n	800d118 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800d10a:	2301      	movs	r3, #1
 800d10c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d110:	e002      	b.n	800d118 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800d112:	bf00      	nop
 800d114:	e000      	b.n	800d118 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800d116:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d118:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d11c:	2b00      	cmp	r3, #0
 800d11e:	d10a      	bne.n	800d136 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800d120:	4b68      	ldr	r3, [pc, #416]	@ (800d2c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d122:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d124:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800d128:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d12c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d12e:	4a65      	ldr	r2, [pc, #404]	@ (800d2c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d130:	430b      	orrs	r3, r1
 800d132:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d134:	e003      	b.n	800d13e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d136:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d13a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800d13e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d142:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d146:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800d14a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800d14e:	2300      	movs	r3, #0
 800d150:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800d154:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800d158:	460b      	mov	r3, r1
 800d15a:	4313      	orrs	r3, r2
 800d15c:	d051      	beq.n	800d202 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800d15e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d162:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d164:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d168:	d035      	beq.n	800d1d6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800d16a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d16e:	d82e      	bhi.n	800d1ce <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800d170:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d174:	d031      	beq.n	800d1da <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800d176:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d17a:	d828      	bhi.n	800d1ce <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800d17c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d180:	d01a      	beq.n	800d1b8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800d182:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d186:	d822      	bhi.n	800d1ce <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d003      	beq.n	800d194 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800d18c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d190:	d007      	beq.n	800d1a2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800d192:	e01c      	b.n	800d1ce <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d194:	4b4b      	ldr	r3, [pc, #300]	@ (800d2c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d198:	4a4a      	ldr	r2, [pc, #296]	@ (800d2c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d19a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d19e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800d1a0:	e01c      	b.n	800d1dc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d1a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d1a6:	3308      	adds	r3, #8
 800d1a8:	2100      	movs	r1, #0
 800d1aa:	4618      	mov	r0, r3
 800d1ac:	f001 fa6e 	bl	800e68c <RCCEx_PLL2_Config>
 800d1b0:	4603      	mov	r3, r0
 800d1b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800d1b6:	e011      	b.n	800d1dc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800d1b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d1bc:	3328      	adds	r3, #40	@ 0x28
 800d1be:	2100      	movs	r1, #0
 800d1c0:	4618      	mov	r0, r3
 800d1c2:	f001 fb15 	bl	800e7f0 <RCCEx_PLL3_Config>
 800d1c6:	4603      	mov	r3, r0
 800d1c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800d1cc:	e006      	b.n	800d1dc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d1ce:	2301      	movs	r3, #1
 800d1d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d1d4:	e002      	b.n	800d1dc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800d1d6:	bf00      	nop
 800d1d8:	e000      	b.n	800d1dc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800d1da:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d1dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d10a      	bne.n	800d1fa <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800d1e4:	4b37      	ldr	r3, [pc, #220]	@ (800d2c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d1e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d1e8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800d1ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d1f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d1f2:	4a34      	ldr	r2, [pc, #208]	@ (800d2c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d1f4:	430b      	orrs	r3, r1
 800d1f6:	6513      	str	r3, [r2, #80]	@ 0x50
 800d1f8:	e003      	b.n	800d202 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d1fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d1fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800d202:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d20a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800d20e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800d212:	2300      	movs	r3, #0
 800d214:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800d218:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800d21c:	460b      	mov	r3, r1
 800d21e:	4313      	orrs	r3, r2
 800d220:	d056      	beq.n	800d2d0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800d222:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d226:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d228:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d22c:	d033      	beq.n	800d296 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800d22e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d232:	d82c      	bhi.n	800d28e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800d234:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800d238:	d02f      	beq.n	800d29a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800d23a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800d23e:	d826      	bhi.n	800d28e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800d240:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800d244:	d02b      	beq.n	800d29e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800d246:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800d24a:	d820      	bhi.n	800d28e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800d24c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d250:	d012      	beq.n	800d278 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800d252:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d256:	d81a      	bhi.n	800d28e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d022      	beq.n	800d2a2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800d25c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d260:	d115      	bne.n	800d28e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d262:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d266:	3308      	adds	r3, #8
 800d268:	2101      	movs	r1, #1
 800d26a:	4618      	mov	r0, r3
 800d26c:	f001 fa0e 	bl	800e68c <RCCEx_PLL2_Config>
 800d270:	4603      	mov	r3, r0
 800d272:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800d276:	e015      	b.n	800d2a4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d278:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d27c:	3328      	adds	r3, #40	@ 0x28
 800d27e:	2101      	movs	r1, #1
 800d280:	4618      	mov	r0, r3
 800d282:	f001 fab5 	bl	800e7f0 <RCCEx_PLL3_Config>
 800d286:	4603      	mov	r3, r0
 800d288:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800d28c:	e00a      	b.n	800d2a4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d28e:	2301      	movs	r3, #1
 800d290:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d294:	e006      	b.n	800d2a4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800d296:	bf00      	nop
 800d298:	e004      	b.n	800d2a4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800d29a:	bf00      	nop
 800d29c:	e002      	b.n	800d2a4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800d29e:	bf00      	nop
 800d2a0:	e000      	b.n	800d2a4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800d2a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d2a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d10d      	bne.n	800d2c8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800d2ac:	4b05      	ldr	r3, [pc, #20]	@ (800d2c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d2ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d2b0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800d2b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d2b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d2ba:	4a02      	ldr	r2, [pc, #8]	@ (800d2c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800d2bc:	430b      	orrs	r3, r1
 800d2be:	6513      	str	r3, [r2, #80]	@ 0x50
 800d2c0:	e006      	b.n	800d2d0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800d2c2:	bf00      	nop
 800d2c4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d2c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d2cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800d2d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d2d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2d8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800d2dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800d2e0:	2300      	movs	r3, #0
 800d2e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800d2e6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800d2ea:	460b      	mov	r3, r1
 800d2ec:	4313      	orrs	r3, r2
 800d2ee:	d055      	beq.n	800d39c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800d2f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d2f4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800d2f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d2fc:	d033      	beq.n	800d366 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800d2fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d302:	d82c      	bhi.n	800d35e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800d304:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d308:	d02f      	beq.n	800d36a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800d30a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d30e:	d826      	bhi.n	800d35e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800d310:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d314:	d02b      	beq.n	800d36e <HAL_RCCEx_PeriphCLKConfig+0x672>
 800d316:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d31a:	d820      	bhi.n	800d35e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800d31c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d320:	d012      	beq.n	800d348 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800d322:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d326:	d81a      	bhi.n	800d35e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800d328:	2b00      	cmp	r3, #0
 800d32a:	d022      	beq.n	800d372 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800d32c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d330:	d115      	bne.n	800d35e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d332:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d336:	3308      	adds	r3, #8
 800d338:	2101      	movs	r1, #1
 800d33a:	4618      	mov	r0, r3
 800d33c:	f001 f9a6 	bl	800e68c <RCCEx_PLL2_Config>
 800d340:	4603      	mov	r3, r0
 800d342:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800d346:	e015      	b.n	800d374 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d348:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d34c:	3328      	adds	r3, #40	@ 0x28
 800d34e:	2101      	movs	r1, #1
 800d350:	4618      	mov	r0, r3
 800d352:	f001 fa4d 	bl	800e7f0 <RCCEx_PLL3_Config>
 800d356:	4603      	mov	r3, r0
 800d358:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800d35c:	e00a      	b.n	800d374 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800d35e:	2301      	movs	r3, #1
 800d360:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d364:	e006      	b.n	800d374 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800d366:	bf00      	nop
 800d368:	e004      	b.n	800d374 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800d36a:	bf00      	nop
 800d36c:	e002      	b.n	800d374 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800d36e:	bf00      	nop
 800d370:	e000      	b.n	800d374 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800d372:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d374:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d378:	2b00      	cmp	r3, #0
 800d37a:	d10b      	bne.n	800d394 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800d37c:	4ba3      	ldr	r3, [pc, #652]	@ (800d60c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d37e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d380:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800d384:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d388:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800d38c:	4a9f      	ldr	r2, [pc, #636]	@ (800d60c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d38e:	430b      	orrs	r3, r1
 800d390:	6593      	str	r3, [r2, #88]	@ 0x58
 800d392:	e003      	b.n	800d39c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d394:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d398:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800d39c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d3a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3a4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800d3a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800d3ac:	2300      	movs	r3, #0
 800d3ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800d3b2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800d3b6:	460b      	mov	r3, r1
 800d3b8:	4313      	orrs	r3, r2
 800d3ba:	d037      	beq.n	800d42c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800d3bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d3c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d3c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d3c6:	d00e      	beq.n	800d3e6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800d3c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d3cc:	d816      	bhi.n	800d3fc <HAL_RCCEx_PeriphCLKConfig+0x700>
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d018      	beq.n	800d404 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800d3d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d3d6:	d111      	bne.n	800d3fc <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d3d8:	4b8c      	ldr	r3, [pc, #560]	@ (800d60c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d3da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3dc:	4a8b      	ldr	r2, [pc, #556]	@ (800d60c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d3de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d3e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800d3e4:	e00f      	b.n	800d406 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d3e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d3ea:	3308      	adds	r3, #8
 800d3ec:	2101      	movs	r1, #1
 800d3ee:	4618      	mov	r0, r3
 800d3f0:	f001 f94c 	bl	800e68c <RCCEx_PLL2_Config>
 800d3f4:	4603      	mov	r3, r0
 800d3f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800d3fa:	e004      	b.n	800d406 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d3fc:	2301      	movs	r3, #1
 800d3fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d402:	e000      	b.n	800d406 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800d404:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d406:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	d10a      	bne.n	800d424 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800d40e:	4b7f      	ldr	r3, [pc, #508]	@ (800d60c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d410:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d412:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800d416:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d41a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d41c:	4a7b      	ldr	r2, [pc, #492]	@ (800d60c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d41e:	430b      	orrs	r3, r1
 800d420:	6513      	str	r3, [r2, #80]	@ 0x50
 800d422:	e003      	b.n	800d42c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d424:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d428:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800d42c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d430:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d434:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800d438:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800d43c:	2300      	movs	r3, #0
 800d43e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800d442:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800d446:	460b      	mov	r3, r1
 800d448:	4313      	orrs	r3, r2
 800d44a:	d039      	beq.n	800d4c0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800d44c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d450:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d452:	2b03      	cmp	r3, #3
 800d454:	d81c      	bhi.n	800d490 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800d456:	a201      	add	r2, pc, #4	@ (adr r2, 800d45c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800d458:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d45c:	0800d499 	.word	0x0800d499
 800d460:	0800d46d 	.word	0x0800d46d
 800d464:	0800d47b 	.word	0x0800d47b
 800d468:	0800d499 	.word	0x0800d499
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d46c:	4b67      	ldr	r3, [pc, #412]	@ (800d60c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d46e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d470:	4a66      	ldr	r2, [pc, #408]	@ (800d60c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d472:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d476:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800d478:	e00f      	b.n	800d49a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800d47a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d47e:	3308      	adds	r3, #8
 800d480:	2102      	movs	r1, #2
 800d482:	4618      	mov	r0, r3
 800d484:	f001 f902 	bl	800e68c <RCCEx_PLL2_Config>
 800d488:	4603      	mov	r3, r0
 800d48a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800d48e:	e004      	b.n	800d49a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800d490:	2301      	movs	r3, #1
 800d492:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d496:	e000      	b.n	800d49a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800d498:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d49a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d10a      	bne.n	800d4b8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800d4a2:	4b5a      	ldr	r3, [pc, #360]	@ (800d60c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d4a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d4a6:	f023 0103 	bic.w	r1, r3, #3
 800d4aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d4ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d4b0:	4a56      	ldr	r2, [pc, #344]	@ (800d60c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d4b2:	430b      	orrs	r3, r1
 800d4b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d4b6:	e003      	b.n	800d4c0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d4b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d4bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800d4c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d4c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4c8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800d4cc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800d4d0:	2300      	movs	r3, #0
 800d4d2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800d4d6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800d4da:	460b      	mov	r3, r1
 800d4dc:	4313      	orrs	r3, r2
 800d4de:	f000 809f 	beq.w	800d620 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d4e2:	4b4b      	ldr	r3, [pc, #300]	@ (800d610 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	4a4a      	ldr	r2, [pc, #296]	@ (800d610 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800d4e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d4ec:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800d4ee:	f7f5 f965 	bl	80027bc <HAL_GetTick>
 800d4f2:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d4f6:	e00b      	b.n	800d510 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d4f8:	f7f5 f960 	bl	80027bc <HAL_GetTick>
 800d4fc:	4602      	mov	r2, r0
 800d4fe:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800d502:	1ad3      	subs	r3, r2, r3
 800d504:	2b64      	cmp	r3, #100	@ 0x64
 800d506:	d903      	bls.n	800d510 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800d508:	2303      	movs	r3, #3
 800d50a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d50e:	e005      	b.n	800d51c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d510:	4b3f      	ldr	r3, [pc, #252]	@ (800d610 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d518:	2b00      	cmp	r3, #0
 800d51a:	d0ed      	beq.n	800d4f8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800d51c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d520:	2b00      	cmp	r3, #0
 800d522:	d179      	bne.n	800d618 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800d524:	4b39      	ldr	r3, [pc, #228]	@ (800d60c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d526:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800d528:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d52c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800d530:	4053      	eors	r3, r2
 800d532:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d536:	2b00      	cmp	r3, #0
 800d538:	d015      	beq.n	800d566 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800d53a:	4b34      	ldr	r3, [pc, #208]	@ (800d60c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d53c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d53e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d542:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800d546:	4b31      	ldr	r3, [pc, #196]	@ (800d60c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d548:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d54a:	4a30      	ldr	r2, [pc, #192]	@ (800d60c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d54c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d550:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800d552:	4b2e      	ldr	r3, [pc, #184]	@ (800d60c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d554:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d556:	4a2d      	ldr	r2, [pc, #180]	@ (800d60c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d558:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d55c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800d55e:	4a2b      	ldr	r2, [pc, #172]	@ (800d60c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d560:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800d564:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800d566:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d56a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800d56e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d572:	d118      	bne.n	800d5a6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d574:	f7f5 f922 	bl	80027bc <HAL_GetTick>
 800d578:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800d57c:	e00d      	b.n	800d59a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d57e:	f7f5 f91d 	bl	80027bc <HAL_GetTick>
 800d582:	4602      	mov	r2, r0
 800d584:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800d588:	1ad2      	subs	r2, r2, r3
 800d58a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800d58e:	429a      	cmp	r2, r3
 800d590:	d903      	bls.n	800d59a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800d592:	2303      	movs	r3, #3
 800d594:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800d598:	e005      	b.n	800d5a6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800d59a:	4b1c      	ldr	r3, [pc, #112]	@ (800d60c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d59c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d59e:	f003 0302 	and.w	r3, r3, #2
 800d5a2:	2b00      	cmp	r3, #0
 800d5a4:	d0eb      	beq.n	800d57e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800d5a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d129      	bne.n	800d602 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800d5ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d5b2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800d5b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d5ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d5be:	d10e      	bne.n	800d5de <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800d5c0:	4b12      	ldr	r3, [pc, #72]	@ (800d60c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d5c2:	691b      	ldr	r3, [r3, #16]
 800d5c4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800d5c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d5cc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800d5d0:	091a      	lsrs	r2, r3, #4
 800d5d2:	4b10      	ldr	r3, [pc, #64]	@ (800d614 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800d5d4:	4013      	ands	r3, r2
 800d5d6:	4a0d      	ldr	r2, [pc, #52]	@ (800d60c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d5d8:	430b      	orrs	r3, r1
 800d5da:	6113      	str	r3, [r2, #16]
 800d5dc:	e005      	b.n	800d5ea <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800d5de:	4b0b      	ldr	r3, [pc, #44]	@ (800d60c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d5e0:	691b      	ldr	r3, [r3, #16]
 800d5e2:	4a0a      	ldr	r2, [pc, #40]	@ (800d60c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d5e4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800d5e8:	6113      	str	r3, [r2, #16]
 800d5ea:	4b08      	ldr	r3, [pc, #32]	@ (800d60c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d5ec:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800d5ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d5f2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800d5f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d5fa:	4a04      	ldr	r2, [pc, #16]	@ (800d60c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800d5fc:	430b      	orrs	r3, r1
 800d5fe:	6713      	str	r3, [r2, #112]	@ 0x70
 800d600:	e00e      	b.n	800d620 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800d602:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d606:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800d60a:	e009      	b.n	800d620 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800d60c:	58024400 	.word	0x58024400
 800d610:	58024800 	.word	0x58024800
 800d614:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d618:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d61c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800d620:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d624:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d628:	f002 0301 	and.w	r3, r2, #1
 800d62c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800d630:	2300      	movs	r3, #0
 800d632:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800d636:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800d63a:	460b      	mov	r3, r1
 800d63c:	4313      	orrs	r3, r2
 800d63e:	f000 8089 	beq.w	800d754 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800d642:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d646:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d648:	2b28      	cmp	r3, #40	@ 0x28
 800d64a:	d86b      	bhi.n	800d724 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800d64c:	a201      	add	r2, pc, #4	@ (adr r2, 800d654 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800d64e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d652:	bf00      	nop
 800d654:	0800d72d 	.word	0x0800d72d
 800d658:	0800d725 	.word	0x0800d725
 800d65c:	0800d725 	.word	0x0800d725
 800d660:	0800d725 	.word	0x0800d725
 800d664:	0800d725 	.word	0x0800d725
 800d668:	0800d725 	.word	0x0800d725
 800d66c:	0800d725 	.word	0x0800d725
 800d670:	0800d725 	.word	0x0800d725
 800d674:	0800d6f9 	.word	0x0800d6f9
 800d678:	0800d725 	.word	0x0800d725
 800d67c:	0800d725 	.word	0x0800d725
 800d680:	0800d725 	.word	0x0800d725
 800d684:	0800d725 	.word	0x0800d725
 800d688:	0800d725 	.word	0x0800d725
 800d68c:	0800d725 	.word	0x0800d725
 800d690:	0800d725 	.word	0x0800d725
 800d694:	0800d70f 	.word	0x0800d70f
 800d698:	0800d725 	.word	0x0800d725
 800d69c:	0800d725 	.word	0x0800d725
 800d6a0:	0800d725 	.word	0x0800d725
 800d6a4:	0800d725 	.word	0x0800d725
 800d6a8:	0800d725 	.word	0x0800d725
 800d6ac:	0800d725 	.word	0x0800d725
 800d6b0:	0800d725 	.word	0x0800d725
 800d6b4:	0800d72d 	.word	0x0800d72d
 800d6b8:	0800d725 	.word	0x0800d725
 800d6bc:	0800d725 	.word	0x0800d725
 800d6c0:	0800d725 	.word	0x0800d725
 800d6c4:	0800d725 	.word	0x0800d725
 800d6c8:	0800d725 	.word	0x0800d725
 800d6cc:	0800d725 	.word	0x0800d725
 800d6d0:	0800d725 	.word	0x0800d725
 800d6d4:	0800d72d 	.word	0x0800d72d
 800d6d8:	0800d725 	.word	0x0800d725
 800d6dc:	0800d725 	.word	0x0800d725
 800d6e0:	0800d725 	.word	0x0800d725
 800d6e4:	0800d725 	.word	0x0800d725
 800d6e8:	0800d725 	.word	0x0800d725
 800d6ec:	0800d725 	.word	0x0800d725
 800d6f0:	0800d725 	.word	0x0800d725
 800d6f4:	0800d72d 	.word	0x0800d72d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d6f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d6fc:	3308      	adds	r3, #8
 800d6fe:	2101      	movs	r1, #1
 800d700:	4618      	mov	r0, r3
 800d702:	f000 ffc3 	bl	800e68c <RCCEx_PLL2_Config>
 800d706:	4603      	mov	r3, r0
 800d708:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800d70c:	e00f      	b.n	800d72e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d70e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d712:	3328      	adds	r3, #40	@ 0x28
 800d714:	2101      	movs	r1, #1
 800d716:	4618      	mov	r0, r3
 800d718:	f001 f86a 	bl	800e7f0 <RCCEx_PLL3_Config>
 800d71c:	4603      	mov	r3, r0
 800d71e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800d722:	e004      	b.n	800d72e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d724:	2301      	movs	r3, #1
 800d726:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d72a:	e000      	b.n	800d72e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800d72c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d72e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d732:	2b00      	cmp	r3, #0
 800d734:	d10a      	bne.n	800d74c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800d736:	4bbf      	ldr	r3, [pc, #764]	@ (800da34 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d738:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d73a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800d73e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d742:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d744:	4abb      	ldr	r2, [pc, #748]	@ (800da34 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d746:	430b      	orrs	r3, r1
 800d748:	6553      	str	r3, [r2, #84]	@ 0x54
 800d74a:	e003      	b.n	800d754 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d74c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d750:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800d754:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d75c:	f002 0302 	and.w	r3, r2, #2
 800d760:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d764:	2300      	movs	r3, #0
 800d766:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800d76a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800d76e:	460b      	mov	r3, r1
 800d770:	4313      	orrs	r3, r2
 800d772:	d041      	beq.n	800d7f8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800d774:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d778:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d77a:	2b05      	cmp	r3, #5
 800d77c:	d824      	bhi.n	800d7c8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800d77e:	a201      	add	r2, pc, #4	@ (adr r2, 800d784 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800d780:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d784:	0800d7d1 	.word	0x0800d7d1
 800d788:	0800d79d 	.word	0x0800d79d
 800d78c:	0800d7b3 	.word	0x0800d7b3
 800d790:	0800d7d1 	.word	0x0800d7d1
 800d794:	0800d7d1 	.word	0x0800d7d1
 800d798:	0800d7d1 	.word	0x0800d7d1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d79c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d7a0:	3308      	adds	r3, #8
 800d7a2:	2101      	movs	r1, #1
 800d7a4:	4618      	mov	r0, r3
 800d7a6:	f000 ff71 	bl	800e68c <RCCEx_PLL2_Config>
 800d7aa:	4603      	mov	r3, r0
 800d7ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800d7b0:	e00f      	b.n	800d7d2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d7b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d7b6:	3328      	adds	r3, #40	@ 0x28
 800d7b8:	2101      	movs	r1, #1
 800d7ba:	4618      	mov	r0, r3
 800d7bc:	f001 f818 	bl	800e7f0 <RCCEx_PLL3_Config>
 800d7c0:	4603      	mov	r3, r0
 800d7c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800d7c6:	e004      	b.n	800d7d2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d7c8:	2301      	movs	r3, #1
 800d7ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d7ce:	e000      	b.n	800d7d2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800d7d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d7d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d10a      	bne.n	800d7f0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800d7da:	4b96      	ldr	r3, [pc, #600]	@ (800da34 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d7dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d7de:	f023 0107 	bic.w	r1, r3, #7
 800d7e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d7e6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d7e8:	4a92      	ldr	r2, [pc, #584]	@ (800da34 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d7ea:	430b      	orrs	r3, r1
 800d7ec:	6553      	str	r3, [r2, #84]	@ 0x54
 800d7ee:	e003      	b.n	800d7f8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d7f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d7f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800d7f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d7fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d800:	f002 0304 	and.w	r3, r2, #4
 800d804:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d808:	2300      	movs	r3, #0
 800d80a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d80e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800d812:	460b      	mov	r3, r1
 800d814:	4313      	orrs	r3, r2
 800d816:	d044      	beq.n	800d8a2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800d818:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d81c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d820:	2b05      	cmp	r3, #5
 800d822:	d825      	bhi.n	800d870 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800d824:	a201      	add	r2, pc, #4	@ (adr r2, 800d82c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800d826:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d82a:	bf00      	nop
 800d82c:	0800d879 	.word	0x0800d879
 800d830:	0800d845 	.word	0x0800d845
 800d834:	0800d85b 	.word	0x0800d85b
 800d838:	0800d879 	.word	0x0800d879
 800d83c:	0800d879 	.word	0x0800d879
 800d840:	0800d879 	.word	0x0800d879
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d844:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d848:	3308      	adds	r3, #8
 800d84a:	2101      	movs	r1, #1
 800d84c:	4618      	mov	r0, r3
 800d84e:	f000 ff1d 	bl	800e68c <RCCEx_PLL2_Config>
 800d852:	4603      	mov	r3, r0
 800d854:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800d858:	e00f      	b.n	800d87a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d85a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d85e:	3328      	adds	r3, #40	@ 0x28
 800d860:	2101      	movs	r1, #1
 800d862:	4618      	mov	r0, r3
 800d864:	f000 ffc4 	bl	800e7f0 <RCCEx_PLL3_Config>
 800d868:	4603      	mov	r3, r0
 800d86a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800d86e:	e004      	b.n	800d87a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d870:	2301      	movs	r3, #1
 800d872:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d876:	e000      	b.n	800d87a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800d878:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d87a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d87e:	2b00      	cmp	r3, #0
 800d880:	d10b      	bne.n	800d89a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800d882:	4b6c      	ldr	r3, [pc, #432]	@ (800da34 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d884:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d886:	f023 0107 	bic.w	r1, r3, #7
 800d88a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d88e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d892:	4a68      	ldr	r2, [pc, #416]	@ (800da34 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d894:	430b      	orrs	r3, r1
 800d896:	6593      	str	r3, [r2, #88]	@ 0x58
 800d898:	e003      	b.n	800d8a2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d89a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d89e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800d8a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d8a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8aa:	f002 0320 	and.w	r3, r2, #32
 800d8ae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d8b2:	2300      	movs	r3, #0
 800d8b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d8b8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800d8bc:	460b      	mov	r3, r1
 800d8be:	4313      	orrs	r3, r2
 800d8c0:	d055      	beq.n	800d96e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800d8c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d8c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d8ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d8ce:	d033      	beq.n	800d938 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800d8d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d8d4:	d82c      	bhi.n	800d930 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800d8d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d8da:	d02f      	beq.n	800d93c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800d8dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d8e0:	d826      	bhi.n	800d930 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800d8e2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d8e6:	d02b      	beq.n	800d940 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800d8e8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d8ec:	d820      	bhi.n	800d930 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800d8ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d8f2:	d012      	beq.n	800d91a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800d8f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d8f8:	d81a      	bhi.n	800d930 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	d022      	beq.n	800d944 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800d8fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d902:	d115      	bne.n	800d930 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d904:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d908:	3308      	adds	r3, #8
 800d90a:	2100      	movs	r1, #0
 800d90c:	4618      	mov	r0, r3
 800d90e:	f000 febd 	bl	800e68c <RCCEx_PLL2_Config>
 800d912:	4603      	mov	r3, r0
 800d914:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800d918:	e015      	b.n	800d946 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d91a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d91e:	3328      	adds	r3, #40	@ 0x28
 800d920:	2102      	movs	r1, #2
 800d922:	4618      	mov	r0, r3
 800d924:	f000 ff64 	bl	800e7f0 <RCCEx_PLL3_Config>
 800d928:	4603      	mov	r3, r0
 800d92a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800d92e:	e00a      	b.n	800d946 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d930:	2301      	movs	r3, #1
 800d932:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d936:	e006      	b.n	800d946 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800d938:	bf00      	nop
 800d93a:	e004      	b.n	800d946 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800d93c:	bf00      	nop
 800d93e:	e002      	b.n	800d946 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800d940:	bf00      	nop
 800d942:	e000      	b.n	800d946 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800d944:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d946:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d94a:	2b00      	cmp	r3, #0
 800d94c:	d10b      	bne.n	800d966 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800d94e:	4b39      	ldr	r3, [pc, #228]	@ (800da34 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d950:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d952:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800d956:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d95a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d95e:	4a35      	ldr	r2, [pc, #212]	@ (800da34 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d960:	430b      	orrs	r3, r1
 800d962:	6553      	str	r3, [r2, #84]	@ 0x54
 800d964:	e003      	b.n	800d96e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d966:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d96a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800d96e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d972:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d976:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800d97a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d97e:	2300      	movs	r3, #0
 800d980:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d984:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800d988:	460b      	mov	r3, r1
 800d98a:	4313      	orrs	r3, r2
 800d98c:	d058      	beq.n	800da40 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800d98e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d992:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800d996:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800d99a:	d033      	beq.n	800da04 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800d99c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800d9a0:	d82c      	bhi.n	800d9fc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800d9a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d9a6:	d02f      	beq.n	800da08 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800d9a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d9ac:	d826      	bhi.n	800d9fc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800d9ae:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d9b2:	d02b      	beq.n	800da0c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800d9b4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d9b8:	d820      	bhi.n	800d9fc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800d9ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d9be:	d012      	beq.n	800d9e6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800d9c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d9c4:	d81a      	bhi.n	800d9fc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	d022      	beq.n	800da10 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800d9ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d9ce:	d115      	bne.n	800d9fc <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d9d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d9d4:	3308      	adds	r3, #8
 800d9d6:	2100      	movs	r1, #0
 800d9d8:	4618      	mov	r0, r3
 800d9da:	f000 fe57 	bl	800e68c <RCCEx_PLL2_Config>
 800d9de:	4603      	mov	r3, r0
 800d9e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800d9e4:	e015      	b.n	800da12 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d9e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d9ea:	3328      	adds	r3, #40	@ 0x28
 800d9ec:	2102      	movs	r1, #2
 800d9ee:	4618      	mov	r0, r3
 800d9f0:	f000 fefe 	bl	800e7f0 <RCCEx_PLL3_Config>
 800d9f4:	4603      	mov	r3, r0
 800d9f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800d9fa:	e00a      	b.n	800da12 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d9fc:	2301      	movs	r3, #1
 800d9fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800da02:	e006      	b.n	800da12 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800da04:	bf00      	nop
 800da06:	e004      	b.n	800da12 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800da08:	bf00      	nop
 800da0a:	e002      	b.n	800da12 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800da0c:	bf00      	nop
 800da0e:	e000      	b.n	800da12 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800da10:	bf00      	nop
    }

    if (ret == HAL_OK)
 800da12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800da16:	2b00      	cmp	r3, #0
 800da18:	d10e      	bne.n	800da38 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800da1a:	4b06      	ldr	r3, [pc, #24]	@ (800da34 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800da1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800da1e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800da22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da26:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800da2a:	4a02      	ldr	r2, [pc, #8]	@ (800da34 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800da2c:	430b      	orrs	r3, r1
 800da2e:	6593      	str	r3, [r2, #88]	@ 0x58
 800da30:	e006      	b.n	800da40 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800da32:	bf00      	nop
 800da34:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800da38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800da3c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800da40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da48:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800da4c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800da50:	2300      	movs	r3, #0
 800da52:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800da56:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800da5a:	460b      	mov	r3, r1
 800da5c:	4313      	orrs	r3, r2
 800da5e:	d055      	beq.n	800db0c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800da60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da64:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800da68:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800da6c:	d033      	beq.n	800dad6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800da6e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800da72:	d82c      	bhi.n	800dace <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800da74:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800da78:	d02f      	beq.n	800dada <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800da7a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800da7e:	d826      	bhi.n	800dace <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800da80:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800da84:	d02b      	beq.n	800dade <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800da86:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800da8a:	d820      	bhi.n	800dace <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800da8c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800da90:	d012      	beq.n	800dab8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800da92:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800da96:	d81a      	bhi.n	800dace <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d022      	beq.n	800dae2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800da9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800daa0:	d115      	bne.n	800dace <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800daa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800daa6:	3308      	adds	r3, #8
 800daa8:	2100      	movs	r1, #0
 800daaa:	4618      	mov	r0, r3
 800daac:	f000 fdee 	bl	800e68c <RCCEx_PLL2_Config>
 800dab0:	4603      	mov	r3, r0
 800dab2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800dab6:	e015      	b.n	800dae4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800dab8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dabc:	3328      	adds	r3, #40	@ 0x28
 800dabe:	2102      	movs	r1, #2
 800dac0:	4618      	mov	r0, r3
 800dac2:	f000 fe95 	bl	800e7f0 <RCCEx_PLL3_Config>
 800dac6:	4603      	mov	r3, r0
 800dac8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800dacc:	e00a      	b.n	800dae4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800dace:	2301      	movs	r3, #1
 800dad0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800dad4:	e006      	b.n	800dae4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800dad6:	bf00      	nop
 800dad8:	e004      	b.n	800dae4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800dada:	bf00      	nop
 800dadc:	e002      	b.n	800dae4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800dade:	bf00      	nop
 800dae0:	e000      	b.n	800dae4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800dae2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800dae4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dae8:	2b00      	cmp	r3, #0
 800daea:	d10b      	bne.n	800db04 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800daec:	4ba1      	ldr	r3, [pc, #644]	@ (800dd74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800daee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800daf0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800daf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800daf8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800dafc:	4a9d      	ldr	r2, [pc, #628]	@ (800dd74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800dafe:	430b      	orrs	r3, r1
 800db00:	6593      	str	r3, [r2, #88]	@ 0x58
 800db02:	e003      	b.n	800db0c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800db04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800db08:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800db0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800db10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db14:	f002 0308 	and.w	r3, r2, #8
 800db18:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800db1c:	2300      	movs	r3, #0
 800db1e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800db22:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800db26:	460b      	mov	r3, r1
 800db28:	4313      	orrs	r3, r2
 800db2a:	d01e      	beq.n	800db6a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800db2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800db30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800db34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800db38:	d10c      	bne.n	800db54 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800db3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800db3e:	3328      	adds	r3, #40	@ 0x28
 800db40:	2102      	movs	r1, #2
 800db42:	4618      	mov	r0, r3
 800db44:	f000 fe54 	bl	800e7f0 <RCCEx_PLL3_Config>
 800db48:	4603      	mov	r3, r0
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d002      	beq.n	800db54 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800db4e:	2301      	movs	r3, #1
 800db50:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800db54:	4b87      	ldr	r3, [pc, #540]	@ (800dd74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800db56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800db58:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800db5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800db60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800db64:	4a83      	ldr	r2, [pc, #524]	@ (800dd74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800db66:	430b      	orrs	r3, r1
 800db68:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800db6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800db6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db72:	f002 0310 	and.w	r3, r2, #16
 800db76:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800db7a:	2300      	movs	r3, #0
 800db7c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800db80:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800db84:	460b      	mov	r3, r1
 800db86:	4313      	orrs	r3, r2
 800db88:	d01e      	beq.n	800dbc8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800db8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800db8e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800db92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800db96:	d10c      	bne.n	800dbb2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800db98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800db9c:	3328      	adds	r3, #40	@ 0x28
 800db9e:	2102      	movs	r1, #2
 800dba0:	4618      	mov	r0, r3
 800dba2:	f000 fe25 	bl	800e7f0 <RCCEx_PLL3_Config>
 800dba6:	4603      	mov	r3, r0
 800dba8:	2b00      	cmp	r3, #0
 800dbaa:	d002      	beq.n	800dbb2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800dbac:	2301      	movs	r3, #1
 800dbae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800dbb2:	4b70      	ldr	r3, [pc, #448]	@ (800dd74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800dbb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dbb6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800dbba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dbbe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800dbc2:	4a6c      	ldr	r2, [pc, #432]	@ (800dd74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800dbc4:	430b      	orrs	r3, r1
 800dbc6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800dbc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dbcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbd0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800dbd4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800dbd8:	2300      	movs	r3, #0
 800dbda:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800dbde:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800dbe2:	460b      	mov	r3, r1
 800dbe4:	4313      	orrs	r3, r2
 800dbe6:	d03e      	beq.n	800dc66 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800dbe8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dbec:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800dbf0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800dbf4:	d022      	beq.n	800dc3c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800dbf6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800dbfa:	d81b      	bhi.n	800dc34 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	d003      	beq.n	800dc08 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800dc00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dc04:	d00b      	beq.n	800dc1e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800dc06:	e015      	b.n	800dc34 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800dc08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dc0c:	3308      	adds	r3, #8
 800dc0e:	2100      	movs	r1, #0
 800dc10:	4618      	mov	r0, r3
 800dc12:	f000 fd3b 	bl	800e68c <RCCEx_PLL2_Config>
 800dc16:	4603      	mov	r3, r0
 800dc18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800dc1c:	e00f      	b.n	800dc3e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800dc1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dc22:	3328      	adds	r3, #40	@ 0x28
 800dc24:	2102      	movs	r1, #2
 800dc26:	4618      	mov	r0, r3
 800dc28:	f000 fde2 	bl	800e7f0 <RCCEx_PLL3_Config>
 800dc2c:	4603      	mov	r3, r0
 800dc2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800dc32:	e004      	b.n	800dc3e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800dc34:	2301      	movs	r3, #1
 800dc36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800dc3a:	e000      	b.n	800dc3e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800dc3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800dc3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d10b      	bne.n	800dc5e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800dc46:	4b4b      	ldr	r3, [pc, #300]	@ (800dd74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800dc48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dc4a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800dc4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dc52:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800dc56:	4a47      	ldr	r2, [pc, #284]	@ (800dd74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800dc58:	430b      	orrs	r3, r1
 800dc5a:	6593      	str	r3, [r2, #88]	@ 0x58
 800dc5c:	e003      	b.n	800dc66 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dc5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dc62:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800dc66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dc6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc6e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800dc72:	67bb      	str	r3, [r7, #120]	@ 0x78
 800dc74:	2300      	movs	r3, #0
 800dc76:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800dc78:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800dc7c:	460b      	mov	r3, r1
 800dc7e:	4313      	orrs	r3, r2
 800dc80:	d03b      	beq.n	800dcfa <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800dc82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dc86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dc8a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800dc8e:	d01f      	beq.n	800dcd0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800dc90:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800dc94:	d818      	bhi.n	800dcc8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800dc96:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dc9a:	d003      	beq.n	800dca4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800dc9c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800dca0:	d007      	beq.n	800dcb2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800dca2:	e011      	b.n	800dcc8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800dca4:	4b33      	ldr	r3, [pc, #204]	@ (800dd74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800dca6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dca8:	4a32      	ldr	r2, [pc, #200]	@ (800dd74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800dcaa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800dcae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800dcb0:	e00f      	b.n	800dcd2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800dcb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dcb6:	3328      	adds	r3, #40	@ 0x28
 800dcb8:	2101      	movs	r1, #1
 800dcba:	4618      	mov	r0, r3
 800dcbc:	f000 fd98 	bl	800e7f0 <RCCEx_PLL3_Config>
 800dcc0:	4603      	mov	r3, r0
 800dcc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800dcc6:	e004      	b.n	800dcd2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800dcc8:	2301      	movs	r3, #1
 800dcca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800dcce:	e000      	b.n	800dcd2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800dcd0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800dcd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d10b      	bne.n	800dcf2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800dcda:	4b26      	ldr	r3, [pc, #152]	@ (800dd74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800dcdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dcde:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800dce2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dce6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dcea:	4a22      	ldr	r2, [pc, #136]	@ (800dd74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800dcec:	430b      	orrs	r3, r1
 800dcee:	6553      	str	r3, [r2, #84]	@ 0x54
 800dcf0:	e003      	b.n	800dcfa <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dcf2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dcf6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800dcfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dcfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd02:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800dd06:	673b      	str	r3, [r7, #112]	@ 0x70
 800dd08:	2300      	movs	r3, #0
 800dd0a:	677b      	str	r3, [r7, #116]	@ 0x74
 800dd0c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800dd10:	460b      	mov	r3, r1
 800dd12:	4313      	orrs	r3, r2
 800dd14:	d034      	beq.n	800dd80 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800dd16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dd1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d003      	beq.n	800dd28 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800dd20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dd24:	d007      	beq.n	800dd36 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800dd26:	e011      	b.n	800dd4c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800dd28:	4b12      	ldr	r3, [pc, #72]	@ (800dd74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800dd2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd2c:	4a11      	ldr	r2, [pc, #68]	@ (800dd74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800dd2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800dd32:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800dd34:	e00e      	b.n	800dd54 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800dd36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dd3a:	3308      	adds	r3, #8
 800dd3c:	2102      	movs	r1, #2
 800dd3e:	4618      	mov	r0, r3
 800dd40:	f000 fca4 	bl	800e68c <RCCEx_PLL2_Config>
 800dd44:	4603      	mov	r3, r0
 800dd46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800dd4a:	e003      	b.n	800dd54 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800dd4c:	2301      	movs	r3, #1
 800dd4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800dd52:	bf00      	nop
    }

    if (ret == HAL_OK)
 800dd54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d10d      	bne.n	800dd78 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800dd5c:	4b05      	ldr	r3, [pc, #20]	@ (800dd74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800dd5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dd60:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800dd64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dd68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dd6a:	4a02      	ldr	r2, [pc, #8]	@ (800dd74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800dd6c:	430b      	orrs	r3, r1
 800dd6e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800dd70:	e006      	b.n	800dd80 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800dd72:	bf00      	nop
 800dd74:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dd78:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dd7c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800dd80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dd84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd88:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800dd8c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dd8e:	2300      	movs	r3, #0
 800dd90:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800dd92:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800dd96:	460b      	mov	r3, r1
 800dd98:	4313      	orrs	r3, r2
 800dd9a:	d00c      	beq.n	800ddb6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800dd9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dda0:	3328      	adds	r3, #40	@ 0x28
 800dda2:	2102      	movs	r1, #2
 800dda4:	4618      	mov	r0, r3
 800dda6:	f000 fd23 	bl	800e7f0 <RCCEx_PLL3_Config>
 800ddaa:	4603      	mov	r3, r0
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	d002      	beq.n	800ddb6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800ddb0:	2301      	movs	r3, #1
 800ddb2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800ddb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ddba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddbe:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800ddc2:	663b      	str	r3, [r7, #96]	@ 0x60
 800ddc4:	2300      	movs	r3, #0
 800ddc6:	667b      	str	r3, [r7, #100]	@ 0x64
 800ddc8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800ddcc:	460b      	mov	r3, r1
 800ddce:	4313      	orrs	r3, r2
 800ddd0:	d038      	beq.n	800de44 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800ddd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ddd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ddda:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ddde:	d018      	beq.n	800de12 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800dde0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800dde4:	d811      	bhi.n	800de0a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800dde6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ddea:	d014      	beq.n	800de16 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800ddec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ddf0:	d80b      	bhi.n	800de0a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d011      	beq.n	800de1a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800ddf6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ddfa:	d106      	bne.n	800de0a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ddfc:	4bc3      	ldr	r3, [pc, #780]	@ (800e10c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ddfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de00:	4ac2      	ldr	r2, [pc, #776]	@ (800e10c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800de02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800de06:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800de08:	e008      	b.n	800de1c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800de0a:	2301      	movs	r3, #1
 800de0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800de10:	e004      	b.n	800de1c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800de12:	bf00      	nop
 800de14:	e002      	b.n	800de1c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800de16:	bf00      	nop
 800de18:	e000      	b.n	800de1c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800de1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800de1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800de20:	2b00      	cmp	r3, #0
 800de22:	d10b      	bne.n	800de3c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800de24:	4bb9      	ldr	r3, [pc, #740]	@ (800e10c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800de26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800de28:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800de2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800de30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800de34:	4ab5      	ldr	r2, [pc, #724]	@ (800e10c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800de36:	430b      	orrs	r3, r1
 800de38:	6553      	str	r3, [r2, #84]	@ 0x54
 800de3a:	e003      	b.n	800de44 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800de3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800de40:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800de44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800de48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de4c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800de50:	65bb      	str	r3, [r7, #88]	@ 0x58
 800de52:	2300      	movs	r3, #0
 800de54:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800de56:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800de5a:	460b      	mov	r3, r1
 800de5c:	4313      	orrs	r3, r2
 800de5e:	d009      	beq.n	800de74 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800de60:	4baa      	ldr	r3, [pc, #680]	@ (800e10c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800de62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800de64:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800de68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800de6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800de6e:	4aa7      	ldr	r2, [pc, #668]	@ (800e10c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800de70:	430b      	orrs	r3, r1
 800de72:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800de74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800de78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de7c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800de80:	653b      	str	r3, [r7, #80]	@ 0x50
 800de82:	2300      	movs	r3, #0
 800de84:	657b      	str	r3, [r7, #84]	@ 0x54
 800de86:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800de8a:	460b      	mov	r3, r1
 800de8c:	4313      	orrs	r3, r2
 800de8e:	d00a      	beq.n	800dea6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800de90:	4b9e      	ldr	r3, [pc, #632]	@ (800e10c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800de92:	691b      	ldr	r3, [r3, #16]
 800de94:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800de98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800de9c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800dea0:	4a9a      	ldr	r2, [pc, #616]	@ (800e10c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800dea2:	430b      	orrs	r3, r1
 800dea4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800dea6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800deaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deae:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800deb2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800deb4:	2300      	movs	r3, #0
 800deb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800deb8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800debc:	460b      	mov	r3, r1
 800debe:	4313      	orrs	r3, r2
 800dec0:	d009      	beq.n	800ded6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800dec2:	4b92      	ldr	r3, [pc, #584]	@ (800e10c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800dec4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dec6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800deca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dece:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ded0:	4a8e      	ldr	r2, [pc, #568]	@ (800e10c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ded2:	430b      	orrs	r3, r1
 800ded4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800ded6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800deda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dede:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800dee2:	643b      	str	r3, [r7, #64]	@ 0x40
 800dee4:	2300      	movs	r3, #0
 800dee6:	647b      	str	r3, [r7, #68]	@ 0x44
 800dee8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800deec:	460b      	mov	r3, r1
 800deee:	4313      	orrs	r3, r2
 800def0:	d00e      	beq.n	800df10 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800def2:	4b86      	ldr	r3, [pc, #536]	@ (800e10c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800def4:	691b      	ldr	r3, [r3, #16]
 800def6:	4a85      	ldr	r2, [pc, #532]	@ (800e10c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800def8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800defc:	6113      	str	r3, [r2, #16]
 800defe:	4b83      	ldr	r3, [pc, #524]	@ (800e10c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800df00:	6919      	ldr	r1, [r3, #16]
 800df02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800df06:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800df0a:	4a80      	ldr	r2, [pc, #512]	@ (800e10c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800df0c:	430b      	orrs	r3, r1
 800df0e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800df10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800df14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df18:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800df1c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800df1e:	2300      	movs	r3, #0
 800df20:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800df22:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800df26:	460b      	mov	r3, r1
 800df28:	4313      	orrs	r3, r2
 800df2a:	d009      	beq.n	800df40 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800df2c:	4b77      	ldr	r3, [pc, #476]	@ (800e10c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800df2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800df30:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800df34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800df38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800df3a:	4a74      	ldr	r2, [pc, #464]	@ (800e10c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800df3c:	430b      	orrs	r3, r1
 800df3e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800df40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800df44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df48:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800df4c:	633b      	str	r3, [r7, #48]	@ 0x30
 800df4e:	2300      	movs	r3, #0
 800df50:	637b      	str	r3, [r7, #52]	@ 0x34
 800df52:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800df56:	460b      	mov	r3, r1
 800df58:	4313      	orrs	r3, r2
 800df5a:	d00a      	beq.n	800df72 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800df5c:	4b6b      	ldr	r3, [pc, #428]	@ (800e10c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800df5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800df60:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800df64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800df68:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800df6c:	4a67      	ldr	r2, [pc, #412]	@ (800e10c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800df6e:	430b      	orrs	r3, r1
 800df70:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800df72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800df76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df7a:	2100      	movs	r1, #0
 800df7c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800df7e:	f003 0301 	and.w	r3, r3, #1
 800df82:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800df84:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800df88:	460b      	mov	r3, r1
 800df8a:	4313      	orrs	r3, r2
 800df8c:	d011      	beq.n	800dfb2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800df8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800df92:	3308      	adds	r3, #8
 800df94:	2100      	movs	r1, #0
 800df96:	4618      	mov	r0, r3
 800df98:	f000 fb78 	bl	800e68c <RCCEx_PLL2_Config>
 800df9c:	4603      	mov	r3, r0
 800df9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800dfa2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dfa6:	2b00      	cmp	r3, #0
 800dfa8:	d003      	beq.n	800dfb2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dfaa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dfae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800dfb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dfb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfba:	2100      	movs	r1, #0
 800dfbc:	6239      	str	r1, [r7, #32]
 800dfbe:	f003 0302 	and.w	r3, r3, #2
 800dfc2:	627b      	str	r3, [r7, #36]	@ 0x24
 800dfc4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800dfc8:	460b      	mov	r3, r1
 800dfca:	4313      	orrs	r3, r2
 800dfcc:	d011      	beq.n	800dff2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800dfce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dfd2:	3308      	adds	r3, #8
 800dfd4:	2101      	movs	r1, #1
 800dfd6:	4618      	mov	r0, r3
 800dfd8:	f000 fb58 	bl	800e68c <RCCEx_PLL2_Config>
 800dfdc:	4603      	mov	r3, r0
 800dfde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800dfe2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	d003      	beq.n	800dff2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dfea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800dfee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800dff2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800dff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dffa:	2100      	movs	r1, #0
 800dffc:	61b9      	str	r1, [r7, #24]
 800dffe:	f003 0304 	and.w	r3, r3, #4
 800e002:	61fb      	str	r3, [r7, #28]
 800e004:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800e008:	460b      	mov	r3, r1
 800e00a:	4313      	orrs	r3, r2
 800e00c:	d011      	beq.n	800e032 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e00e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e012:	3308      	adds	r3, #8
 800e014:	2102      	movs	r1, #2
 800e016:	4618      	mov	r0, r3
 800e018:	f000 fb38 	bl	800e68c <RCCEx_PLL2_Config>
 800e01c:	4603      	mov	r3, r0
 800e01e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800e022:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e026:	2b00      	cmp	r3, #0
 800e028:	d003      	beq.n	800e032 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e02a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e02e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800e032:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e03a:	2100      	movs	r1, #0
 800e03c:	6139      	str	r1, [r7, #16]
 800e03e:	f003 0308 	and.w	r3, r3, #8
 800e042:	617b      	str	r3, [r7, #20]
 800e044:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800e048:	460b      	mov	r3, r1
 800e04a:	4313      	orrs	r3, r2
 800e04c:	d011      	beq.n	800e072 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e04e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e052:	3328      	adds	r3, #40	@ 0x28
 800e054:	2100      	movs	r1, #0
 800e056:	4618      	mov	r0, r3
 800e058:	f000 fbca 	bl	800e7f0 <RCCEx_PLL3_Config>
 800e05c:	4603      	mov	r3, r0
 800e05e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800e062:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e066:	2b00      	cmp	r3, #0
 800e068:	d003      	beq.n	800e072 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e06a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e06e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800e072:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e07a:	2100      	movs	r1, #0
 800e07c:	60b9      	str	r1, [r7, #8]
 800e07e:	f003 0310 	and.w	r3, r3, #16
 800e082:	60fb      	str	r3, [r7, #12]
 800e084:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800e088:	460b      	mov	r3, r1
 800e08a:	4313      	orrs	r3, r2
 800e08c:	d011      	beq.n	800e0b2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e08e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e092:	3328      	adds	r3, #40	@ 0x28
 800e094:	2101      	movs	r1, #1
 800e096:	4618      	mov	r0, r3
 800e098:	f000 fbaa 	bl	800e7f0 <RCCEx_PLL3_Config>
 800e09c:	4603      	mov	r3, r0
 800e09e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800e0a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	d003      	beq.n	800e0b2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e0aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e0ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800e0b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e0b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0ba:	2100      	movs	r1, #0
 800e0bc:	6039      	str	r1, [r7, #0]
 800e0be:	f003 0320 	and.w	r3, r3, #32
 800e0c2:	607b      	str	r3, [r7, #4]
 800e0c4:	e9d7 1200 	ldrd	r1, r2, [r7]
 800e0c8:	460b      	mov	r3, r1
 800e0ca:	4313      	orrs	r3, r2
 800e0cc:	d011      	beq.n	800e0f2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800e0ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e0d2:	3328      	adds	r3, #40	@ 0x28
 800e0d4:	2102      	movs	r1, #2
 800e0d6:	4618      	mov	r0, r3
 800e0d8:	f000 fb8a 	bl	800e7f0 <RCCEx_PLL3_Config>
 800e0dc:	4603      	mov	r3, r0
 800e0de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800e0e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	d003      	beq.n	800e0f2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e0ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e0ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800e0f2:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800e0f6:	2b00      	cmp	r3, #0
 800e0f8:	d101      	bne.n	800e0fe <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800e0fa:	2300      	movs	r3, #0
 800e0fc:	e000      	b.n	800e100 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800e0fe:	2301      	movs	r3, #1
}
 800e100:	4618      	mov	r0, r3
 800e102:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800e106:	46bd      	mov	sp, r7
 800e108:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e10c:	58024400 	.word	0x58024400

0800e110 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800e110:	b580      	push	{r7, lr}
 800e112:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800e114:	f7fe fd54 	bl	800cbc0 <HAL_RCC_GetHCLKFreq>
 800e118:	4602      	mov	r2, r0
 800e11a:	4b06      	ldr	r3, [pc, #24]	@ (800e134 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800e11c:	6a1b      	ldr	r3, [r3, #32]
 800e11e:	091b      	lsrs	r3, r3, #4
 800e120:	f003 0307 	and.w	r3, r3, #7
 800e124:	4904      	ldr	r1, [pc, #16]	@ (800e138 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800e126:	5ccb      	ldrb	r3, [r1, r3]
 800e128:	f003 031f 	and.w	r3, r3, #31
 800e12c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800e130:	4618      	mov	r0, r3
 800e132:	bd80      	pop	{r7, pc}
 800e134:	58024400 	.word	0x58024400
 800e138:	08023310 	.word	0x08023310

0800e13c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800e13c:	b480      	push	{r7}
 800e13e:	b089      	sub	sp, #36	@ 0x24
 800e140:	af00      	add	r7, sp, #0
 800e142:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800e144:	4ba1      	ldr	r3, [pc, #644]	@ (800e3cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e146:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e148:	f003 0303 	and.w	r3, r3, #3
 800e14c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800e14e:	4b9f      	ldr	r3, [pc, #636]	@ (800e3cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e150:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e152:	0b1b      	lsrs	r3, r3, #12
 800e154:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e158:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800e15a:	4b9c      	ldr	r3, [pc, #624]	@ (800e3cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e15c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e15e:	091b      	lsrs	r3, r3, #4
 800e160:	f003 0301 	and.w	r3, r3, #1
 800e164:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800e166:	4b99      	ldr	r3, [pc, #612]	@ (800e3cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e168:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e16a:	08db      	lsrs	r3, r3, #3
 800e16c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e170:	693a      	ldr	r2, [r7, #16]
 800e172:	fb02 f303 	mul.w	r3, r2, r3
 800e176:	ee07 3a90 	vmov	s15, r3
 800e17a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e17e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800e182:	697b      	ldr	r3, [r7, #20]
 800e184:	2b00      	cmp	r3, #0
 800e186:	f000 8111 	beq.w	800e3ac <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800e18a:	69bb      	ldr	r3, [r7, #24]
 800e18c:	2b02      	cmp	r3, #2
 800e18e:	f000 8083 	beq.w	800e298 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800e192:	69bb      	ldr	r3, [r7, #24]
 800e194:	2b02      	cmp	r3, #2
 800e196:	f200 80a1 	bhi.w	800e2dc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800e19a:	69bb      	ldr	r3, [r7, #24]
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	d003      	beq.n	800e1a8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800e1a0:	69bb      	ldr	r3, [r7, #24]
 800e1a2:	2b01      	cmp	r3, #1
 800e1a4:	d056      	beq.n	800e254 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800e1a6:	e099      	b.n	800e2dc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e1a8:	4b88      	ldr	r3, [pc, #544]	@ (800e3cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e1aa:	681b      	ldr	r3, [r3, #0]
 800e1ac:	f003 0320 	and.w	r3, r3, #32
 800e1b0:	2b00      	cmp	r3, #0
 800e1b2:	d02d      	beq.n	800e210 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e1b4:	4b85      	ldr	r3, [pc, #532]	@ (800e3cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e1b6:	681b      	ldr	r3, [r3, #0]
 800e1b8:	08db      	lsrs	r3, r3, #3
 800e1ba:	f003 0303 	and.w	r3, r3, #3
 800e1be:	4a84      	ldr	r2, [pc, #528]	@ (800e3d0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800e1c0:	fa22 f303 	lsr.w	r3, r2, r3
 800e1c4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e1c6:	68bb      	ldr	r3, [r7, #8]
 800e1c8:	ee07 3a90 	vmov	s15, r3
 800e1cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e1d0:	697b      	ldr	r3, [r7, #20]
 800e1d2:	ee07 3a90 	vmov	s15, r3
 800e1d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e1da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e1de:	4b7b      	ldr	r3, [pc, #492]	@ (800e3cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e1e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e1e6:	ee07 3a90 	vmov	s15, r3
 800e1ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e1ee:	ed97 6a03 	vldr	s12, [r7, #12]
 800e1f2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800e3d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e1f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e1fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e1fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e202:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e206:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e20a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800e20e:	e087      	b.n	800e320 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e210:	697b      	ldr	r3, [r7, #20]
 800e212:	ee07 3a90 	vmov	s15, r3
 800e216:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e21a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800e3d8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800e21e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e222:	4b6a      	ldr	r3, [pc, #424]	@ (800e3cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e224:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e226:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e22a:	ee07 3a90 	vmov	s15, r3
 800e22e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e232:	ed97 6a03 	vldr	s12, [r7, #12]
 800e236:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800e3d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e23a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e23e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e242:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e246:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e24a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e24e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e252:	e065      	b.n	800e320 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e254:	697b      	ldr	r3, [r7, #20]
 800e256:	ee07 3a90 	vmov	s15, r3
 800e25a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e25e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800e3dc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800e262:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e266:	4b59      	ldr	r3, [pc, #356]	@ (800e3cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e268:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e26a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e26e:	ee07 3a90 	vmov	s15, r3
 800e272:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e276:	ed97 6a03 	vldr	s12, [r7, #12]
 800e27a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800e3d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e27e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e282:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e286:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e28a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e28e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e292:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e296:	e043      	b.n	800e320 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e298:	697b      	ldr	r3, [r7, #20]
 800e29a:	ee07 3a90 	vmov	s15, r3
 800e29e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e2a2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800e3e0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800e2a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e2aa:	4b48      	ldr	r3, [pc, #288]	@ (800e3cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e2ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e2b2:	ee07 3a90 	vmov	s15, r3
 800e2b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e2ba:	ed97 6a03 	vldr	s12, [r7, #12]
 800e2be:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800e3d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e2c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e2c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e2ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e2ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e2d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e2d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e2da:	e021      	b.n	800e320 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e2dc:	697b      	ldr	r3, [r7, #20]
 800e2de:	ee07 3a90 	vmov	s15, r3
 800e2e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e2e6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800e3dc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800e2ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e2ee:	4b37      	ldr	r3, [pc, #220]	@ (800e3cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e2f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e2f6:	ee07 3a90 	vmov	s15, r3
 800e2fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e2fe:	ed97 6a03 	vldr	s12, [r7, #12]
 800e302:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800e3d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e306:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e30a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e30e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e312:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e316:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e31a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e31e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800e320:	4b2a      	ldr	r3, [pc, #168]	@ (800e3cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e322:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e324:	0a5b      	lsrs	r3, r3, #9
 800e326:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e32a:	ee07 3a90 	vmov	s15, r3
 800e32e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e332:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e336:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e33a:	edd7 6a07 	vldr	s13, [r7, #28]
 800e33e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e342:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e346:	ee17 2a90 	vmov	r2, s15
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800e34e:	4b1f      	ldr	r3, [pc, #124]	@ (800e3cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e350:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e352:	0c1b      	lsrs	r3, r3, #16
 800e354:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e358:	ee07 3a90 	vmov	s15, r3
 800e35c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e360:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e364:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e368:	edd7 6a07 	vldr	s13, [r7, #28]
 800e36c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e370:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e374:	ee17 2a90 	vmov	r2, s15
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800e37c:	4b13      	ldr	r3, [pc, #76]	@ (800e3cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e37e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e380:	0e1b      	lsrs	r3, r3, #24
 800e382:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e386:	ee07 3a90 	vmov	s15, r3
 800e38a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e38e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e392:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e396:	edd7 6a07 	vldr	s13, [r7, #28]
 800e39a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e39e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e3a2:	ee17 2a90 	vmov	r2, s15
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800e3aa:	e008      	b.n	800e3be <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	2200      	movs	r2, #0
 800e3b0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	2200      	movs	r2, #0
 800e3b6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	2200      	movs	r2, #0
 800e3bc:	609a      	str	r2, [r3, #8]
}
 800e3be:	bf00      	nop
 800e3c0:	3724      	adds	r7, #36	@ 0x24
 800e3c2:	46bd      	mov	sp, r7
 800e3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3c8:	4770      	bx	lr
 800e3ca:	bf00      	nop
 800e3cc:	58024400 	.word	0x58024400
 800e3d0:	03d09000 	.word	0x03d09000
 800e3d4:	46000000 	.word	0x46000000
 800e3d8:	4c742400 	.word	0x4c742400
 800e3dc:	4a742400 	.word	0x4a742400
 800e3e0:	4af42400 	.word	0x4af42400

0800e3e4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800e3e4:	b480      	push	{r7}
 800e3e6:	b089      	sub	sp, #36	@ 0x24
 800e3e8:	af00      	add	r7, sp, #0
 800e3ea:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800e3ec:	4ba1      	ldr	r3, [pc, #644]	@ (800e674 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e3ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e3f0:	f003 0303 	and.w	r3, r3, #3
 800e3f4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800e3f6:	4b9f      	ldr	r3, [pc, #636]	@ (800e674 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e3f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e3fa:	0d1b      	lsrs	r3, r3, #20
 800e3fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e400:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800e402:	4b9c      	ldr	r3, [pc, #624]	@ (800e674 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e404:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e406:	0a1b      	lsrs	r3, r3, #8
 800e408:	f003 0301 	and.w	r3, r3, #1
 800e40c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800e40e:	4b99      	ldr	r3, [pc, #612]	@ (800e674 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e412:	08db      	lsrs	r3, r3, #3
 800e414:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e418:	693a      	ldr	r2, [r7, #16]
 800e41a:	fb02 f303 	mul.w	r3, r2, r3
 800e41e:	ee07 3a90 	vmov	s15, r3
 800e422:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e426:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800e42a:	697b      	ldr	r3, [r7, #20]
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	f000 8111 	beq.w	800e654 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800e432:	69bb      	ldr	r3, [r7, #24]
 800e434:	2b02      	cmp	r3, #2
 800e436:	f000 8083 	beq.w	800e540 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800e43a:	69bb      	ldr	r3, [r7, #24]
 800e43c:	2b02      	cmp	r3, #2
 800e43e:	f200 80a1 	bhi.w	800e584 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800e442:	69bb      	ldr	r3, [r7, #24]
 800e444:	2b00      	cmp	r3, #0
 800e446:	d003      	beq.n	800e450 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800e448:	69bb      	ldr	r3, [r7, #24]
 800e44a:	2b01      	cmp	r3, #1
 800e44c:	d056      	beq.n	800e4fc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800e44e:	e099      	b.n	800e584 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e450:	4b88      	ldr	r3, [pc, #544]	@ (800e674 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e452:	681b      	ldr	r3, [r3, #0]
 800e454:	f003 0320 	and.w	r3, r3, #32
 800e458:	2b00      	cmp	r3, #0
 800e45a:	d02d      	beq.n	800e4b8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e45c:	4b85      	ldr	r3, [pc, #532]	@ (800e674 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e45e:	681b      	ldr	r3, [r3, #0]
 800e460:	08db      	lsrs	r3, r3, #3
 800e462:	f003 0303 	and.w	r3, r3, #3
 800e466:	4a84      	ldr	r2, [pc, #528]	@ (800e678 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800e468:	fa22 f303 	lsr.w	r3, r2, r3
 800e46c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e46e:	68bb      	ldr	r3, [r7, #8]
 800e470:	ee07 3a90 	vmov	s15, r3
 800e474:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e478:	697b      	ldr	r3, [r7, #20]
 800e47a:	ee07 3a90 	vmov	s15, r3
 800e47e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e482:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e486:	4b7b      	ldr	r3, [pc, #492]	@ (800e674 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e48a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e48e:	ee07 3a90 	vmov	s15, r3
 800e492:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e496:	ed97 6a03 	vldr	s12, [r7, #12]
 800e49a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800e67c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e49e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e4a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e4a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e4aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e4ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e4b2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800e4b6:	e087      	b.n	800e5c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e4b8:	697b      	ldr	r3, [r7, #20]
 800e4ba:	ee07 3a90 	vmov	s15, r3
 800e4be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e4c2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800e680 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800e4c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e4ca:	4b6a      	ldr	r3, [pc, #424]	@ (800e674 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e4cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e4ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e4d2:	ee07 3a90 	vmov	s15, r3
 800e4d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e4da:	ed97 6a03 	vldr	s12, [r7, #12]
 800e4de:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800e67c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e4e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e4e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e4ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e4ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e4f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e4f6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e4fa:	e065      	b.n	800e5c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e4fc:	697b      	ldr	r3, [r7, #20]
 800e4fe:	ee07 3a90 	vmov	s15, r3
 800e502:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e506:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800e684 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800e50a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e50e:	4b59      	ldr	r3, [pc, #356]	@ (800e674 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e512:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e516:	ee07 3a90 	vmov	s15, r3
 800e51a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e51e:	ed97 6a03 	vldr	s12, [r7, #12]
 800e522:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800e67c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e526:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e52a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e52e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e532:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e536:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e53a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e53e:	e043      	b.n	800e5c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e540:	697b      	ldr	r3, [r7, #20]
 800e542:	ee07 3a90 	vmov	s15, r3
 800e546:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e54a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800e688 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800e54e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e552:	4b48      	ldr	r3, [pc, #288]	@ (800e674 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e556:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e55a:	ee07 3a90 	vmov	s15, r3
 800e55e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e562:	ed97 6a03 	vldr	s12, [r7, #12]
 800e566:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800e67c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e56a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e56e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e572:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e576:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e57a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e57e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e582:	e021      	b.n	800e5c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e584:	697b      	ldr	r3, [r7, #20]
 800e586:	ee07 3a90 	vmov	s15, r3
 800e58a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e58e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800e684 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800e592:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e596:	4b37      	ldr	r3, [pc, #220]	@ (800e674 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e59a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e59e:	ee07 3a90 	vmov	s15, r3
 800e5a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e5a6:	ed97 6a03 	vldr	s12, [r7, #12]
 800e5aa:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800e67c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e5ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e5b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e5b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e5ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e5be:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e5c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e5c6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800e5c8:	4b2a      	ldr	r3, [pc, #168]	@ (800e674 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e5ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e5cc:	0a5b      	lsrs	r3, r3, #9
 800e5ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e5d2:	ee07 3a90 	vmov	s15, r3
 800e5d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e5da:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e5de:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e5e2:	edd7 6a07 	vldr	s13, [r7, #28]
 800e5e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e5ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e5ee:	ee17 2a90 	vmov	r2, s15
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800e5f6:	4b1f      	ldr	r3, [pc, #124]	@ (800e674 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e5f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e5fa:	0c1b      	lsrs	r3, r3, #16
 800e5fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e600:	ee07 3a90 	vmov	s15, r3
 800e604:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e608:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e60c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e610:	edd7 6a07 	vldr	s13, [r7, #28]
 800e614:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e618:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e61c:	ee17 2a90 	vmov	r2, s15
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800e624:	4b13      	ldr	r3, [pc, #76]	@ (800e674 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e628:	0e1b      	lsrs	r3, r3, #24
 800e62a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e62e:	ee07 3a90 	vmov	s15, r3
 800e632:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e636:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e63a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e63e:	edd7 6a07 	vldr	s13, [r7, #28]
 800e642:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e646:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e64a:	ee17 2a90 	vmov	r2, s15
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800e652:	e008      	b.n	800e666 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	2200      	movs	r2, #0
 800e658:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	2200      	movs	r2, #0
 800e65e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	2200      	movs	r2, #0
 800e664:	609a      	str	r2, [r3, #8]
}
 800e666:	bf00      	nop
 800e668:	3724      	adds	r7, #36	@ 0x24
 800e66a:	46bd      	mov	sp, r7
 800e66c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e670:	4770      	bx	lr
 800e672:	bf00      	nop
 800e674:	58024400 	.word	0x58024400
 800e678:	03d09000 	.word	0x03d09000
 800e67c:	46000000 	.word	0x46000000
 800e680:	4c742400 	.word	0x4c742400
 800e684:	4a742400 	.word	0x4a742400
 800e688:	4af42400 	.word	0x4af42400

0800e68c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800e68c:	b580      	push	{r7, lr}
 800e68e:	b084      	sub	sp, #16
 800e690:	af00      	add	r7, sp, #0
 800e692:	6078      	str	r0, [r7, #4]
 800e694:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800e696:	2300      	movs	r3, #0
 800e698:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800e69a:	4b53      	ldr	r3, [pc, #332]	@ (800e7e8 <RCCEx_PLL2_Config+0x15c>)
 800e69c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e69e:	f003 0303 	and.w	r3, r3, #3
 800e6a2:	2b03      	cmp	r3, #3
 800e6a4:	d101      	bne.n	800e6aa <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800e6a6:	2301      	movs	r3, #1
 800e6a8:	e099      	b.n	800e7de <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800e6aa:	4b4f      	ldr	r3, [pc, #316]	@ (800e7e8 <RCCEx_PLL2_Config+0x15c>)
 800e6ac:	681b      	ldr	r3, [r3, #0]
 800e6ae:	4a4e      	ldr	r2, [pc, #312]	@ (800e7e8 <RCCEx_PLL2_Config+0x15c>)
 800e6b0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e6b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e6b6:	f7f4 f881 	bl	80027bc <HAL_GetTick>
 800e6ba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800e6bc:	e008      	b.n	800e6d0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800e6be:	f7f4 f87d 	bl	80027bc <HAL_GetTick>
 800e6c2:	4602      	mov	r2, r0
 800e6c4:	68bb      	ldr	r3, [r7, #8]
 800e6c6:	1ad3      	subs	r3, r2, r3
 800e6c8:	2b02      	cmp	r3, #2
 800e6ca:	d901      	bls.n	800e6d0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800e6cc:	2303      	movs	r3, #3
 800e6ce:	e086      	b.n	800e7de <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800e6d0:	4b45      	ldr	r3, [pc, #276]	@ (800e7e8 <RCCEx_PLL2_Config+0x15c>)
 800e6d2:	681b      	ldr	r3, [r3, #0]
 800e6d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e6d8:	2b00      	cmp	r3, #0
 800e6da:	d1f0      	bne.n	800e6be <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800e6dc:	4b42      	ldr	r3, [pc, #264]	@ (800e7e8 <RCCEx_PLL2_Config+0x15c>)
 800e6de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e6e0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800e6e4:	687b      	ldr	r3, [r7, #4]
 800e6e6:	681b      	ldr	r3, [r3, #0]
 800e6e8:	031b      	lsls	r3, r3, #12
 800e6ea:	493f      	ldr	r1, [pc, #252]	@ (800e7e8 <RCCEx_PLL2_Config+0x15c>)
 800e6ec:	4313      	orrs	r3, r2
 800e6ee:	628b      	str	r3, [r1, #40]	@ 0x28
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	685b      	ldr	r3, [r3, #4]
 800e6f4:	3b01      	subs	r3, #1
 800e6f6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800e6fa:	687b      	ldr	r3, [r7, #4]
 800e6fc:	689b      	ldr	r3, [r3, #8]
 800e6fe:	3b01      	subs	r3, #1
 800e700:	025b      	lsls	r3, r3, #9
 800e702:	b29b      	uxth	r3, r3
 800e704:	431a      	orrs	r2, r3
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	68db      	ldr	r3, [r3, #12]
 800e70a:	3b01      	subs	r3, #1
 800e70c:	041b      	lsls	r3, r3, #16
 800e70e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800e712:	431a      	orrs	r2, r3
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	691b      	ldr	r3, [r3, #16]
 800e718:	3b01      	subs	r3, #1
 800e71a:	061b      	lsls	r3, r3, #24
 800e71c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800e720:	4931      	ldr	r1, [pc, #196]	@ (800e7e8 <RCCEx_PLL2_Config+0x15c>)
 800e722:	4313      	orrs	r3, r2
 800e724:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800e726:	4b30      	ldr	r3, [pc, #192]	@ (800e7e8 <RCCEx_PLL2_Config+0x15c>)
 800e728:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e72a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	695b      	ldr	r3, [r3, #20]
 800e732:	492d      	ldr	r1, [pc, #180]	@ (800e7e8 <RCCEx_PLL2_Config+0x15c>)
 800e734:	4313      	orrs	r3, r2
 800e736:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800e738:	4b2b      	ldr	r3, [pc, #172]	@ (800e7e8 <RCCEx_PLL2_Config+0x15c>)
 800e73a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e73c:	f023 0220 	bic.w	r2, r3, #32
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	699b      	ldr	r3, [r3, #24]
 800e744:	4928      	ldr	r1, [pc, #160]	@ (800e7e8 <RCCEx_PLL2_Config+0x15c>)
 800e746:	4313      	orrs	r3, r2
 800e748:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800e74a:	4b27      	ldr	r3, [pc, #156]	@ (800e7e8 <RCCEx_PLL2_Config+0x15c>)
 800e74c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e74e:	4a26      	ldr	r2, [pc, #152]	@ (800e7e8 <RCCEx_PLL2_Config+0x15c>)
 800e750:	f023 0310 	bic.w	r3, r3, #16
 800e754:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800e756:	4b24      	ldr	r3, [pc, #144]	@ (800e7e8 <RCCEx_PLL2_Config+0x15c>)
 800e758:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e75a:	4b24      	ldr	r3, [pc, #144]	@ (800e7ec <RCCEx_PLL2_Config+0x160>)
 800e75c:	4013      	ands	r3, r2
 800e75e:	687a      	ldr	r2, [r7, #4]
 800e760:	69d2      	ldr	r2, [r2, #28]
 800e762:	00d2      	lsls	r2, r2, #3
 800e764:	4920      	ldr	r1, [pc, #128]	@ (800e7e8 <RCCEx_PLL2_Config+0x15c>)
 800e766:	4313      	orrs	r3, r2
 800e768:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800e76a:	4b1f      	ldr	r3, [pc, #124]	@ (800e7e8 <RCCEx_PLL2_Config+0x15c>)
 800e76c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e76e:	4a1e      	ldr	r2, [pc, #120]	@ (800e7e8 <RCCEx_PLL2_Config+0x15c>)
 800e770:	f043 0310 	orr.w	r3, r3, #16
 800e774:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800e776:	683b      	ldr	r3, [r7, #0]
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d106      	bne.n	800e78a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800e77c:	4b1a      	ldr	r3, [pc, #104]	@ (800e7e8 <RCCEx_PLL2_Config+0x15c>)
 800e77e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e780:	4a19      	ldr	r2, [pc, #100]	@ (800e7e8 <RCCEx_PLL2_Config+0x15c>)
 800e782:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800e786:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800e788:	e00f      	b.n	800e7aa <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800e78a:	683b      	ldr	r3, [r7, #0]
 800e78c:	2b01      	cmp	r3, #1
 800e78e:	d106      	bne.n	800e79e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800e790:	4b15      	ldr	r3, [pc, #84]	@ (800e7e8 <RCCEx_PLL2_Config+0x15c>)
 800e792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e794:	4a14      	ldr	r2, [pc, #80]	@ (800e7e8 <RCCEx_PLL2_Config+0x15c>)
 800e796:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e79a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800e79c:	e005      	b.n	800e7aa <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800e79e:	4b12      	ldr	r3, [pc, #72]	@ (800e7e8 <RCCEx_PLL2_Config+0x15c>)
 800e7a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7a2:	4a11      	ldr	r2, [pc, #68]	@ (800e7e8 <RCCEx_PLL2_Config+0x15c>)
 800e7a4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800e7a8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800e7aa:	4b0f      	ldr	r3, [pc, #60]	@ (800e7e8 <RCCEx_PLL2_Config+0x15c>)
 800e7ac:	681b      	ldr	r3, [r3, #0]
 800e7ae:	4a0e      	ldr	r2, [pc, #56]	@ (800e7e8 <RCCEx_PLL2_Config+0x15c>)
 800e7b0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800e7b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e7b6:	f7f4 f801 	bl	80027bc <HAL_GetTick>
 800e7ba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800e7bc:	e008      	b.n	800e7d0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800e7be:	f7f3 fffd 	bl	80027bc <HAL_GetTick>
 800e7c2:	4602      	mov	r2, r0
 800e7c4:	68bb      	ldr	r3, [r7, #8]
 800e7c6:	1ad3      	subs	r3, r2, r3
 800e7c8:	2b02      	cmp	r3, #2
 800e7ca:	d901      	bls.n	800e7d0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800e7cc:	2303      	movs	r3, #3
 800e7ce:	e006      	b.n	800e7de <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800e7d0:	4b05      	ldr	r3, [pc, #20]	@ (800e7e8 <RCCEx_PLL2_Config+0x15c>)
 800e7d2:	681b      	ldr	r3, [r3, #0]
 800e7d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d0f0      	beq.n	800e7be <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800e7dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800e7de:	4618      	mov	r0, r3
 800e7e0:	3710      	adds	r7, #16
 800e7e2:	46bd      	mov	sp, r7
 800e7e4:	bd80      	pop	{r7, pc}
 800e7e6:	bf00      	nop
 800e7e8:	58024400 	.word	0x58024400
 800e7ec:	ffff0007 	.word	0xffff0007

0800e7f0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800e7f0:	b580      	push	{r7, lr}
 800e7f2:	b084      	sub	sp, #16
 800e7f4:	af00      	add	r7, sp, #0
 800e7f6:	6078      	str	r0, [r7, #4]
 800e7f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800e7fa:	2300      	movs	r3, #0
 800e7fc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800e7fe:	4b53      	ldr	r3, [pc, #332]	@ (800e94c <RCCEx_PLL3_Config+0x15c>)
 800e800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e802:	f003 0303 	and.w	r3, r3, #3
 800e806:	2b03      	cmp	r3, #3
 800e808:	d101      	bne.n	800e80e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800e80a:	2301      	movs	r3, #1
 800e80c:	e099      	b.n	800e942 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800e80e:	4b4f      	ldr	r3, [pc, #316]	@ (800e94c <RCCEx_PLL3_Config+0x15c>)
 800e810:	681b      	ldr	r3, [r3, #0]
 800e812:	4a4e      	ldr	r2, [pc, #312]	@ (800e94c <RCCEx_PLL3_Config+0x15c>)
 800e814:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e818:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e81a:	f7f3 ffcf 	bl	80027bc <HAL_GetTick>
 800e81e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800e820:	e008      	b.n	800e834 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800e822:	f7f3 ffcb 	bl	80027bc <HAL_GetTick>
 800e826:	4602      	mov	r2, r0
 800e828:	68bb      	ldr	r3, [r7, #8]
 800e82a:	1ad3      	subs	r3, r2, r3
 800e82c:	2b02      	cmp	r3, #2
 800e82e:	d901      	bls.n	800e834 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800e830:	2303      	movs	r3, #3
 800e832:	e086      	b.n	800e942 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800e834:	4b45      	ldr	r3, [pc, #276]	@ (800e94c <RCCEx_PLL3_Config+0x15c>)
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e83c:	2b00      	cmp	r3, #0
 800e83e:	d1f0      	bne.n	800e822 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800e840:	4b42      	ldr	r3, [pc, #264]	@ (800e94c <RCCEx_PLL3_Config+0x15c>)
 800e842:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e844:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	681b      	ldr	r3, [r3, #0]
 800e84c:	051b      	lsls	r3, r3, #20
 800e84e:	493f      	ldr	r1, [pc, #252]	@ (800e94c <RCCEx_PLL3_Config+0x15c>)
 800e850:	4313      	orrs	r3, r2
 800e852:	628b      	str	r3, [r1, #40]	@ 0x28
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	685b      	ldr	r3, [r3, #4]
 800e858:	3b01      	subs	r3, #1
 800e85a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	689b      	ldr	r3, [r3, #8]
 800e862:	3b01      	subs	r3, #1
 800e864:	025b      	lsls	r3, r3, #9
 800e866:	b29b      	uxth	r3, r3
 800e868:	431a      	orrs	r2, r3
 800e86a:	687b      	ldr	r3, [r7, #4]
 800e86c:	68db      	ldr	r3, [r3, #12]
 800e86e:	3b01      	subs	r3, #1
 800e870:	041b      	lsls	r3, r3, #16
 800e872:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800e876:	431a      	orrs	r2, r3
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	691b      	ldr	r3, [r3, #16]
 800e87c:	3b01      	subs	r3, #1
 800e87e:	061b      	lsls	r3, r3, #24
 800e880:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800e884:	4931      	ldr	r1, [pc, #196]	@ (800e94c <RCCEx_PLL3_Config+0x15c>)
 800e886:	4313      	orrs	r3, r2
 800e888:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800e88a:	4b30      	ldr	r3, [pc, #192]	@ (800e94c <RCCEx_PLL3_Config+0x15c>)
 800e88c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e88e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	695b      	ldr	r3, [r3, #20]
 800e896:	492d      	ldr	r1, [pc, #180]	@ (800e94c <RCCEx_PLL3_Config+0x15c>)
 800e898:	4313      	orrs	r3, r2
 800e89a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800e89c:	4b2b      	ldr	r3, [pc, #172]	@ (800e94c <RCCEx_PLL3_Config+0x15c>)
 800e89e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e8a0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	699b      	ldr	r3, [r3, #24]
 800e8a8:	4928      	ldr	r1, [pc, #160]	@ (800e94c <RCCEx_PLL3_Config+0x15c>)
 800e8aa:	4313      	orrs	r3, r2
 800e8ac:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800e8ae:	4b27      	ldr	r3, [pc, #156]	@ (800e94c <RCCEx_PLL3_Config+0x15c>)
 800e8b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e8b2:	4a26      	ldr	r2, [pc, #152]	@ (800e94c <RCCEx_PLL3_Config+0x15c>)
 800e8b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e8b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800e8ba:	4b24      	ldr	r3, [pc, #144]	@ (800e94c <RCCEx_PLL3_Config+0x15c>)
 800e8bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e8be:	4b24      	ldr	r3, [pc, #144]	@ (800e950 <RCCEx_PLL3_Config+0x160>)
 800e8c0:	4013      	ands	r3, r2
 800e8c2:	687a      	ldr	r2, [r7, #4]
 800e8c4:	69d2      	ldr	r2, [r2, #28]
 800e8c6:	00d2      	lsls	r2, r2, #3
 800e8c8:	4920      	ldr	r1, [pc, #128]	@ (800e94c <RCCEx_PLL3_Config+0x15c>)
 800e8ca:	4313      	orrs	r3, r2
 800e8cc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800e8ce:	4b1f      	ldr	r3, [pc, #124]	@ (800e94c <RCCEx_PLL3_Config+0x15c>)
 800e8d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e8d2:	4a1e      	ldr	r2, [pc, #120]	@ (800e94c <RCCEx_PLL3_Config+0x15c>)
 800e8d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e8d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800e8da:	683b      	ldr	r3, [r7, #0]
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	d106      	bne.n	800e8ee <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800e8e0:	4b1a      	ldr	r3, [pc, #104]	@ (800e94c <RCCEx_PLL3_Config+0x15c>)
 800e8e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e8e4:	4a19      	ldr	r2, [pc, #100]	@ (800e94c <RCCEx_PLL3_Config+0x15c>)
 800e8e6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800e8ea:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800e8ec:	e00f      	b.n	800e90e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800e8ee:	683b      	ldr	r3, [r7, #0]
 800e8f0:	2b01      	cmp	r3, #1
 800e8f2:	d106      	bne.n	800e902 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800e8f4:	4b15      	ldr	r3, [pc, #84]	@ (800e94c <RCCEx_PLL3_Config+0x15c>)
 800e8f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e8f8:	4a14      	ldr	r2, [pc, #80]	@ (800e94c <RCCEx_PLL3_Config+0x15c>)
 800e8fa:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800e8fe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800e900:	e005      	b.n	800e90e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800e902:	4b12      	ldr	r3, [pc, #72]	@ (800e94c <RCCEx_PLL3_Config+0x15c>)
 800e904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e906:	4a11      	ldr	r2, [pc, #68]	@ (800e94c <RCCEx_PLL3_Config+0x15c>)
 800e908:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800e90c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800e90e:	4b0f      	ldr	r3, [pc, #60]	@ (800e94c <RCCEx_PLL3_Config+0x15c>)
 800e910:	681b      	ldr	r3, [r3, #0]
 800e912:	4a0e      	ldr	r2, [pc, #56]	@ (800e94c <RCCEx_PLL3_Config+0x15c>)
 800e914:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e918:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e91a:	f7f3 ff4f 	bl	80027bc <HAL_GetTick>
 800e91e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800e920:	e008      	b.n	800e934 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800e922:	f7f3 ff4b 	bl	80027bc <HAL_GetTick>
 800e926:	4602      	mov	r2, r0
 800e928:	68bb      	ldr	r3, [r7, #8]
 800e92a:	1ad3      	subs	r3, r2, r3
 800e92c:	2b02      	cmp	r3, #2
 800e92e:	d901      	bls.n	800e934 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800e930:	2303      	movs	r3, #3
 800e932:	e006      	b.n	800e942 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800e934:	4b05      	ldr	r3, [pc, #20]	@ (800e94c <RCCEx_PLL3_Config+0x15c>)
 800e936:	681b      	ldr	r3, [r3, #0]
 800e938:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e93c:	2b00      	cmp	r3, #0
 800e93e:	d0f0      	beq.n	800e922 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800e940:	7bfb      	ldrb	r3, [r7, #15]
}
 800e942:	4618      	mov	r0, r3
 800e944:	3710      	adds	r7, #16
 800e946:	46bd      	mov	sp, r7
 800e948:	bd80      	pop	{r7, pc}
 800e94a:	bf00      	nop
 800e94c:	58024400 	.word	0x58024400
 800e950:	ffff0007 	.word	0xffff0007

0800e954 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800e954:	b580      	push	{r7, lr}
 800e956:	b082      	sub	sp, #8
 800e958:	af00      	add	r7, sp, #0
 800e95a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d101      	bne.n	800e966 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800e962:	2301      	movs	r3, #1
 800e964:	e049      	b.n	800e9fa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e96c:	b2db      	uxtb	r3, r3
 800e96e:	2b00      	cmp	r3, #0
 800e970:	d106      	bne.n	800e980 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	2200      	movs	r2, #0
 800e976:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800e97a:	6878      	ldr	r0, [r7, #4]
 800e97c:	f000 f841 	bl	800ea02 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	2202      	movs	r2, #2
 800e984:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	681a      	ldr	r2, [r3, #0]
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	3304      	adds	r3, #4
 800e990:	4619      	mov	r1, r3
 800e992:	4610      	mov	r0, r2
 800e994:	f000 f9e8 	bl	800ed68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	2201      	movs	r2, #1
 800e99c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	2201      	movs	r2, #1
 800e9a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	2201      	movs	r2, #1
 800e9ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	2201      	movs	r2, #1
 800e9b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	2201      	movs	r2, #1
 800e9bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	2201      	movs	r2, #1
 800e9c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	2201      	movs	r2, #1
 800e9cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	2201      	movs	r2, #1
 800e9d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	2201      	movs	r2, #1
 800e9dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	2201      	movs	r2, #1
 800e9e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	2201      	movs	r2, #1
 800e9ec:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	2201      	movs	r2, #1
 800e9f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800e9f8:	2300      	movs	r3, #0
}
 800e9fa:	4618      	mov	r0, r3
 800e9fc:	3708      	adds	r7, #8
 800e9fe:	46bd      	mov	sp, r7
 800ea00:	bd80      	pop	{r7, pc}

0800ea02 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800ea02:	b480      	push	{r7}
 800ea04:	b083      	sub	sp, #12
 800ea06:	af00      	add	r7, sp, #0
 800ea08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800ea0a:	bf00      	nop
 800ea0c:	370c      	adds	r7, #12
 800ea0e:	46bd      	mov	sp, r7
 800ea10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea14:	4770      	bx	lr
	...

0800ea18 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ea18:	b480      	push	{r7}
 800ea1a:	b085      	sub	sp, #20
 800ea1c:	af00      	add	r7, sp, #0
 800ea1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ea20:	687b      	ldr	r3, [r7, #4]
 800ea22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ea26:	b2db      	uxtb	r3, r3
 800ea28:	2b01      	cmp	r3, #1
 800ea2a:	d001      	beq.n	800ea30 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ea2c:	2301      	movs	r3, #1
 800ea2e:	e054      	b.n	800eada <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	2202      	movs	r2, #2
 800ea34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	681b      	ldr	r3, [r3, #0]
 800ea3c:	68da      	ldr	r2, [r3, #12]
 800ea3e:	687b      	ldr	r3, [r7, #4]
 800ea40:	681b      	ldr	r3, [r3, #0]
 800ea42:	f042 0201 	orr.w	r2, r2, #1
 800ea46:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	681b      	ldr	r3, [r3, #0]
 800ea4c:	4a26      	ldr	r2, [pc, #152]	@ (800eae8 <HAL_TIM_Base_Start_IT+0xd0>)
 800ea4e:	4293      	cmp	r3, r2
 800ea50:	d022      	beq.n	800ea98 <HAL_TIM_Base_Start_IT+0x80>
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	681b      	ldr	r3, [r3, #0]
 800ea56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ea5a:	d01d      	beq.n	800ea98 <HAL_TIM_Base_Start_IT+0x80>
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	681b      	ldr	r3, [r3, #0]
 800ea60:	4a22      	ldr	r2, [pc, #136]	@ (800eaec <HAL_TIM_Base_Start_IT+0xd4>)
 800ea62:	4293      	cmp	r3, r2
 800ea64:	d018      	beq.n	800ea98 <HAL_TIM_Base_Start_IT+0x80>
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	681b      	ldr	r3, [r3, #0]
 800ea6a:	4a21      	ldr	r2, [pc, #132]	@ (800eaf0 <HAL_TIM_Base_Start_IT+0xd8>)
 800ea6c:	4293      	cmp	r3, r2
 800ea6e:	d013      	beq.n	800ea98 <HAL_TIM_Base_Start_IT+0x80>
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	681b      	ldr	r3, [r3, #0]
 800ea74:	4a1f      	ldr	r2, [pc, #124]	@ (800eaf4 <HAL_TIM_Base_Start_IT+0xdc>)
 800ea76:	4293      	cmp	r3, r2
 800ea78:	d00e      	beq.n	800ea98 <HAL_TIM_Base_Start_IT+0x80>
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	681b      	ldr	r3, [r3, #0]
 800ea7e:	4a1e      	ldr	r2, [pc, #120]	@ (800eaf8 <HAL_TIM_Base_Start_IT+0xe0>)
 800ea80:	4293      	cmp	r3, r2
 800ea82:	d009      	beq.n	800ea98 <HAL_TIM_Base_Start_IT+0x80>
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	681b      	ldr	r3, [r3, #0]
 800ea88:	4a1c      	ldr	r2, [pc, #112]	@ (800eafc <HAL_TIM_Base_Start_IT+0xe4>)
 800ea8a:	4293      	cmp	r3, r2
 800ea8c:	d004      	beq.n	800ea98 <HAL_TIM_Base_Start_IT+0x80>
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	681b      	ldr	r3, [r3, #0]
 800ea92:	4a1b      	ldr	r2, [pc, #108]	@ (800eb00 <HAL_TIM_Base_Start_IT+0xe8>)
 800ea94:	4293      	cmp	r3, r2
 800ea96:	d115      	bne.n	800eac4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	681b      	ldr	r3, [r3, #0]
 800ea9c:	689a      	ldr	r2, [r3, #8]
 800ea9e:	4b19      	ldr	r3, [pc, #100]	@ (800eb04 <HAL_TIM_Base_Start_IT+0xec>)
 800eaa0:	4013      	ands	r3, r2
 800eaa2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eaa4:	68fb      	ldr	r3, [r7, #12]
 800eaa6:	2b06      	cmp	r3, #6
 800eaa8:	d015      	beq.n	800ead6 <HAL_TIM_Base_Start_IT+0xbe>
 800eaaa:	68fb      	ldr	r3, [r7, #12]
 800eaac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800eab0:	d011      	beq.n	800ead6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	681b      	ldr	r3, [r3, #0]
 800eab6:	681a      	ldr	r2, [r3, #0]
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	681b      	ldr	r3, [r3, #0]
 800eabc:	f042 0201 	orr.w	r2, r2, #1
 800eac0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eac2:	e008      	b.n	800ead6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	681b      	ldr	r3, [r3, #0]
 800eac8:	681a      	ldr	r2, [r3, #0]
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	681b      	ldr	r3, [r3, #0]
 800eace:	f042 0201 	orr.w	r2, r2, #1
 800ead2:	601a      	str	r2, [r3, #0]
 800ead4:	e000      	b.n	800ead8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ead6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ead8:	2300      	movs	r3, #0
}
 800eada:	4618      	mov	r0, r3
 800eadc:	3714      	adds	r7, #20
 800eade:	46bd      	mov	sp, r7
 800eae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eae4:	4770      	bx	lr
 800eae6:	bf00      	nop
 800eae8:	40010000 	.word	0x40010000
 800eaec:	40000400 	.word	0x40000400
 800eaf0:	40000800 	.word	0x40000800
 800eaf4:	40000c00 	.word	0x40000c00
 800eaf8:	40010400 	.word	0x40010400
 800eafc:	40001800 	.word	0x40001800
 800eb00:	40014000 	.word	0x40014000
 800eb04:	00010007 	.word	0x00010007

0800eb08 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800eb08:	b580      	push	{r7, lr}
 800eb0a:	b084      	sub	sp, #16
 800eb0c:	af00      	add	r7, sp, #0
 800eb0e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	681b      	ldr	r3, [r3, #0]
 800eb14:	68db      	ldr	r3, [r3, #12]
 800eb16:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	681b      	ldr	r3, [r3, #0]
 800eb1c:	691b      	ldr	r3, [r3, #16]
 800eb1e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800eb20:	68bb      	ldr	r3, [r7, #8]
 800eb22:	f003 0302 	and.w	r3, r3, #2
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	d020      	beq.n	800eb6c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800eb2a:	68fb      	ldr	r3, [r7, #12]
 800eb2c:	f003 0302 	and.w	r3, r3, #2
 800eb30:	2b00      	cmp	r3, #0
 800eb32:	d01b      	beq.n	800eb6c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	681b      	ldr	r3, [r3, #0]
 800eb38:	f06f 0202 	mvn.w	r2, #2
 800eb3c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	2201      	movs	r2, #1
 800eb42:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	681b      	ldr	r3, [r3, #0]
 800eb48:	699b      	ldr	r3, [r3, #24]
 800eb4a:	f003 0303 	and.w	r3, r3, #3
 800eb4e:	2b00      	cmp	r3, #0
 800eb50:	d003      	beq.n	800eb5a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800eb52:	6878      	ldr	r0, [r7, #4]
 800eb54:	f000 f8e9 	bl	800ed2a <HAL_TIM_IC_CaptureCallback>
 800eb58:	e005      	b.n	800eb66 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800eb5a:	6878      	ldr	r0, [r7, #4]
 800eb5c:	f000 f8db 	bl	800ed16 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800eb60:	6878      	ldr	r0, [r7, #4]
 800eb62:	f000 f8ec 	bl	800ed3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800eb66:	687b      	ldr	r3, [r7, #4]
 800eb68:	2200      	movs	r2, #0
 800eb6a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800eb6c:	68bb      	ldr	r3, [r7, #8]
 800eb6e:	f003 0304 	and.w	r3, r3, #4
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d020      	beq.n	800ebb8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800eb76:	68fb      	ldr	r3, [r7, #12]
 800eb78:	f003 0304 	and.w	r3, r3, #4
 800eb7c:	2b00      	cmp	r3, #0
 800eb7e:	d01b      	beq.n	800ebb8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800eb80:	687b      	ldr	r3, [r7, #4]
 800eb82:	681b      	ldr	r3, [r3, #0]
 800eb84:	f06f 0204 	mvn.w	r2, #4
 800eb88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	2202      	movs	r2, #2
 800eb8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	681b      	ldr	r3, [r3, #0]
 800eb94:	699b      	ldr	r3, [r3, #24]
 800eb96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800eb9a:	2b00      	cmp	r3, #0
 800eb9c:	d003      	beq.n	800eba6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800eb9e:	6878      	ldr	r0, [r7, #4]
 800eba0:	f000 f8c3 	bl	800ed2a <HAL_TIM_IC_CaptureCallback>
 800eba4:	e005      	b.n	800ebb2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800eba6:	6878      	ldr	r0, [r7, #4]
 800eba8:	f000 f8b5 	bl	800ed16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ebac:	6878      	ldr	r0, [r7, #4]
 800ebae:	f000 f8c6 	bl	800ed3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ebb2:	687b      	ldr	r3, [r7, #4]
 800ebb4:	2200      	movs	r2, #0
 800ebb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ebb8:	68bb      	ldr	r3, [r7, #8]
 800ebba:	f003 0308 	and.w	r3, r3, #8
 800ebbe:	2b00      	cmp	r3, #0
 800ebc0:	d020      	beq.n	800ec04 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ebc2:	68fb      	ldr	r3, [r7, #12]
 800ebc4:	f003 0308 	and.w	r3, r3, #8
 800ebc8:	2b00      	cmp	r3, #0
 800ebca:	d01b      	beq.n	800ec04 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ebcc:	687b      	ldr	r3, [r7, #4]
 800ebce:	681b      	ldr	r3, [r3, #0]
 800ebd0:	f06f 0208 	mvn.w	r2, #8
 800ebd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ebd6:	687b      	ldr	r3, [r7, #4]
 800ebd8:	2204      	movs	r2, #4
 800ebda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	681b      	ldr	r3, [r3, #0]
 800ebe0:	69db      	ldr	r3, [r3, #28]
 800ebe2:	f003 0303 	and.w	r3, r3, #3
 800ebe6:	2b00      	cmp	r3, #0
 800ebe8:	d003      	beq.n	800ebf2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ebea:	6878      	ldr	r0, [r7, #4]
 800ebec:	f000 f89d 	bl	800ed2a <HAL_TIM_IC_CaptureCallback>
 800ebf0:	e005      	b.n	800ebfe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ebf2:	6878      	ldr	r0, [r7, #4]
 800ebf4:	f000 f88f 	bl	800ed16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ebf8:	6878      	ldr	r0, [r7, #4]
 800ebfa:	f000 f8a0 	bl	800ed3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	2200      	movs	r2, #0
 800ec02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800ec04:	68bb      	ldr	r3, [r7, #8]
 800ec06:	f003 0310 	and.w	r3, r3, #16
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	d020      	beq.n	800ec50 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800ec0e:	68fb      	ldr	r3, [r7, #12]
 800ec10:	f003 0310 	and.w	r3, r3, #16
 800ec14:	2b00      	cmp	r3, #0
 800ec16:	d01b      	beq.n	800ec50 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	681b      	ldr	r3, [r3, #0]
 800ec1c:	f06f 0210 	mvn.w	r2, #16
 800ec20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	2208      	movs	r2, #8
 800ec26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ec28:	687b      	ldr	r3, [r7, #4]
 800ec2a:	681b      	ldr	r3, [r3, #0]
 800ec2c:	69db      	ldr	r3, [r3, #28]
 800ec2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ec32:	2b00      	cmp	r3, #0
 800ec34:	d003      	beq.n	800ec3e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ec36:	6878      	ldr	r0, [r7, #4]
 800ec38:	f000 f877 	bl	800ed2a <HAL_TIM_IC_CaptureCallback>
 800ec3c:	e005      	b.n	800ec4a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ec3e:	6878      	ldr	r0, [r7, #4]
 800ec40:	f000 f869 	bl	800ed16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ec44:	6878      	ldr	r0, [r7, #4]
 800ec46:	f000 f87a 	bl	800ed3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ec4a:	687b      	ldr	r3, [r7, #4]
 800ec4c:	2200      	movs	r2, #0
 800ec4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800ec50:	68bb      	ldr	r3, [r7, #8]
 800ec52:	f003 0301 	and.w	r3, r3, #1
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	d00c      	beq.n	800ec74 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ec5a:	68fb      	ldr	r3, [r7, #12]
 800ec5c:	f003 0301 	and.w	r3, r3, #1
 800ec60:	2b00      	cmp	r3, #0
 800ec62:	d007      	beq.n	800ec74 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	681b      	ldr	r3, [r3, #0]
 800ec68:	f06f 0201 	mvn.w	r2, #1
 800ec6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ec6e:	6878      	ldr	r0, [r7, #4]
 800ec70:	f7f2 fe4a 	bl	8001908 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ec74:	68bb      	ldr	r3, [r7, #8]
 800ec76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ec7a:	2b00      	cmp	r3, #0
 800ec7c:	d104      	bne.n	800ec88 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800ec7e:	68bb      	ldr	r3, [r7, #8]
 800ec80:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ec84:	2b00      	cmp	r3, #0
 800ec86:	d00c      	beq.n	800eca2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ec88:	68fb      	ldr	r3, [r7, #12]
 800ec8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	d007      	beq.n	800eca2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800ec92:	687b      	ldr	r3, [r7, #4]
 800ec94:	681b      	ldr	r3, [r3, #0]
 800ec96:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800ec9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ec9c:	6878      	ldr	r0, [r7, #4]
 800ec9e:	f000 f90d 	bl	800eebc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800eca2:	68bb      	ldr	r3, [r7, #8]
 800eca4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800eca8:	2b00      	cmp	r3, #0
 800ecaa:	d00c      	beq.n	800ecc6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ecac:	68fb      	ldr	r3, [r7, #12]
 800ecae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ecb2:	2b00      	cmp	r3, #0
 800ecb4:	d007      	beq.n	800ecc6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	681b      	ldr	r3, [r3, #0]
 800ecba:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800ecbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800ecc0:	6878      	ldr	r0, [r7, #4]
 800ecc2:	f000 f905 	bl	800eed0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800ecc6:	68bb      	ldr	r3, [r7, #8]
 800ecc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	d00c      	beq.n	800ecea <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800ecd0:	68fb      	ldr	r3, [r7, #12]
 800ecd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ecd6:	2b00      	cmp	r3, #0
 800ecd8:	d007      	beq.n	800ecea <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	681b      	ldr	r3, [r3, #0]
 800ecde:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800ece2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ece4:	6878      	ldr	r0, [r7, #4]
 800ece6:	f000 f834 	bl	800ed52 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800ecea:	68bb      	ldr	r3, [r7, #8]
 800ecec:	f003 0320 	and.w	r3, r3, #32
 800ecf0:	2b00      	cmp	r3, #0
 800ecf2:	d00c      	beq.n	800ed0e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800ecf4:	68fb      	ldr	r3, [r7, #12]
 800ecf6:	f003 0320 	and.w	r3, r3, #32
 800ecfa:	2b00      	cmp	r3, #0
 800ecfc:	d007      	beq.n	800ed0e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800ecfe:	687b      	ldr	r3, [r7, #4]
 800ed00:	681b      	ldr	r3, [r3, #0]
 800ed02:	f06f 0220 	mvn.w	r2, #32
 800ed06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ed08:	6878      	ldr	r0, [r7, #4]
 800ed0a:	f000 f8cd 	bl	800eea8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ed0e:	bf00      	nop
 800ed10:	3710      	adds	r7, #16
 800ed12:	46bd      	mov	sp, r7
 800ed14:	bd80      	pop	{r7, pc}

0800ed16 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ed16:	b480      	push	{r7}
 800ed18:	b083      	sub	sp, #12
 800ed1a:	af00      	add	r7, sp, #0
 800ed1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ed1e:	bf00      	nop
 800ed20:	370c      	adds	r7, #12
 800ed22:	46bd      	mov	sp, r7
 800ed24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed28:	4770      	bx	lr

0800ed2a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ed2a:	b480      	push	{r7}
 800ed2c:	b083      	sub	sp, #12
 800ed2e:	af00      	add	r7, sp, #0
 800ed30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ed32:	bf00      	nop
 800ed34:	370c      	adds	r7, #12
 800ed36:	46bd      	mov	sp, r7
 800ed38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed3c:	4770      	bx	lr

0800ed3e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ed3e:	b480      	push	{r7}
 800ed40:	b083      	sub	sp, #12
 800ed42:	af00      	add	r7, sp, #0
 800ed44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ed46:	bf00      	nop
 800ed48:	370c      	adds	r7, #12
 800ed4a:	46bd      	mov	sp, r7
 800ed4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed50:	4770      	bx	lr

0800ed52 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ed52:	b480      	push	{r7}
 800ed54:	b083      	sub	sp, #12
 800ed56:	af00      	add	r7, sp, #0
 800ed58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ed5a:	bf00      	nop
 800ed5c:	370c      	adds	r7, #12
 800ed5e:	46bd      	mov	sp, r7
 800ed60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed64:	4770      	bx	lr
	...

0800ed68 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ed68:	b480      	push	{r7}
 800ed6a:	b085      	sub	sp, #20
 800ed6c:	af00      	add	r7, sp, #0
 800ed6e:	6078      	str	r0, [r7, #4]
 800ed70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	681b      	ldr	r3, [r3, #0]
 800ed76:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	4a43      	ldr	r2, [pc, #268]	@ (800ee88 <TIM_Base_SetConfig+0x120>)
 800ed7c:	4293      	cmp	r3, r2
 800ed7e:	d013      	beq.n	800eda8 <TIM_Base_SetConfig+0x40>
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ed86:	d00f      	beq.n	800eda8 <TIM_Base_SetConfig+0x40>
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	4a40      	ldr	r2, [pc, #256]	@ (800ee8c <TIM_Base_SetConfig+0x124>)
 800ed8c:	4293      	cmp	r3, r2
 800ed8e:	d00b      	beq.n	800eda8 <TIM_Base_SetConfig+0x40>
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	4a3f      	ldr	r2, [pc, #252]	@ (800ee90 <TIM_Base_SetConfig+0x128>)
 800ed94:	4293      	cmp	r3, r2
 800ed96:	d007      	beq.n	800eda8 <TIM_Base_SetConfig+0x40>
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	4a3e      	ldr	r2, [pc, #248]	@ (800ee94 <TIM_Base_SetConfig+0x12c>)
 800ed9c:	4293      	cmp	r3, r2
 800ed9e:	d003      	beq.n	800eda8 <TIM_Base_SetConfig+0x40>
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	4a3d      	ldr	r2, [pc, #244]	@ (800ee98 <TIM_Base_SetConfig+0x130>)
 800eda4:	4293      	cmp	r3, r2
 800eda6:	d108      	bne.n	800edba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800eda8:	68fb      	ldr	r3, [r7, #12]
 800edaa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800edae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800edb0:	683b      	ldr	r3, [r7, #0]
 800edb2:	685b      	ldr	r3, [r3, #4]
 800edb4:	68fa      	ldr	r2, [r7, #12]
 800edb6:	4313      	orrs	r3, r2
 800edb8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	4a32      	ldr	r2, [pc, #200]	@ (800ee88 <TIM_Base_SetConfig+0x120>)
 800edbe:	4293      	cmp	r3, r2
 800edc0:	d01f      	beq.n	800ee02 <TIM_Base_SetConfig+0x9a>
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800edc8:	d01b      	beq.n	800ee02 <TIM_Base_SetConfig+0x9a>
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	4a2f      	ldr	r2, [pc, #188]	@ (800ee8c <TIM_Base_SetConfig+0x124>)
 800edce:	4293      	cmp	r3, r2
 800edd0:	d017      	beq.n	800ee02 <TIM_Base_SetConfig+0x9a>
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	4a2e      	ldr	r2, [pc, #184]	@ (800ee90 <TIM_Base_SetConfig+0x128>)
 800edd6:	4293      	cmp	r3, r2
 800edd8:	d013      	beq.n	800ee02 <TIM_Base_SetConfig+0x9a>
 800edda:	687b      	ldr	r3, [r7, #4]
 800eddc:	4a2d      	ldr	r2, [pc, #180]	@ (800ee94 <TIM_Base_SetConfig+0x12c>)
 800edde:	4293      	cmp	r3, r2
 800ede0:	d00f      	beq.n	800ee02 <TIM_Base_SetConfig+0x9a>
 800ede2:	687b      	ldr	r3, [r7, #4]
 800ede4:	4a2c      	ldr	r2, [pc, #176]	@ (800ee98 <TIM_Base_SetConfig+0x130>)
 800ede6:	4293      	cmp	r3, r2
 800ede8:	d00b      	beq.n	800ee02 <TIM_Base_SetConfig+0x9a>
 800edea:	687b      	ldr	r3, [r7, #4]
 800edec:	4a2b      	ldr	r2, [pc, #172]	@ (800ee9c <TIM_Base_SetConfig+0x134>)
 800edee:	4293      	cmp	r3, r2
 800edf0:	d007      	beq.n	800ee02 <TIM_Base_SetConfig+0x9a>
 800edf2:	687b      	ldr	r3, [r7, #4]
 800edf4:	4a2a      	ldr	r2, [pc, #168]	@ (800eea0 <TIM_Base_SetConfig+0x138>)
 800edf6:	4293      	cmp	r3, r2
 800edf8:	d003      	beq.n	800ee02 <TIM_Base_SetConfig+0x9a>
 800edfa:	687b      	ldr	r3, [r7, #4]
 800edfc:	4a29      	ldr	r2, [pc, #164]	@ (800eea4 <TIM_Base_SetConfig+0x13c>)
 800edfe:	4293      	cmp	r3, r2
 800ee00:	d108      	bne.n	800ee14 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ee02:	68fb      	ldr	r3, [r7, #12]
 800ee04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ee08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ee0a:	683b      	ldr	r3, [r7, #0]
 800ee0c:	68db      	ldr	r3, [r3, #12]
 800ee0e:	68fa      	ldr	r2, [r7, #12]
 800ee10:	4313      	orrs	r3, r2
 800ee12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ee14:	68fb      	ldr	r3, [r7, #12]
 800ee16:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ee1a:	683b      	ldr	r3, [r7, #0]
 800ee1c:	695b      	ldr	r3, [r3, #20]
 800ee1e:	4313      	orrs	r3, r2
 800ee20:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ee22:	683b      	ldr	r3, [r7, #0]
 800ee24:	689a      	ldr	r2, [r3, #8]
 800ee26:	687b      	ldr	r3, [r7, #4]
 800ee28:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ee2a:	683b      	ldr	r3, [r7, #0]
 800ee2c:	681a      	ldr	r2, [r3, #0]
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	4a14      	ldr	r2, [pc, #80]	@ (800ee88 <TIM_Base_SetConfig+0x120>)
 800ee36:	4293      	cmp	r3, r2
 800ee38:	d00f      	beq.n	800ee5a <TIM_Base_SetConfig+0xf2>
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	4a16      	ldr	r2, [pc, #88]	@ (800ee98 <TIM_Base_SetConfig+0x130>)
 800ee3e:	4293      	cmp	r3, r2
 800ee40:	d00b      	beq.n	800ee5a <TIM_Base_SetConfig+0xf2>
 800ee42:	687b      	ldr	r3, [r7, #4]
 800ee44:	4a15      	ldr	r2, [pc, #84]	@ (800ee9c <TIM_Base_SetConfig+0x134>)
 800ee46:	4293      	cmp	r3, r2
 800ee48:	d007      	beq.n	800ee5a <TIM_Base_SetConfig+0xf2>
 800ee4a:	687b      	ldr	r3, [r7, #4]
 800ee4c:	4a14      	ldr	r2, [pc, #80]	@ (800eea0 <TIM_Base_SetConfig+0x138>)
 800ee4e:	4293      	cmp	r3, r2
 800ee50:	d003      	beq.n	800ee5a <TIM_Base_SetConfig+0xf2>
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	4a13      	ldr	r2, [pc, #76]	@ (800eea4 <TIM_Base_SetConfig+0x13c>)
 800ee56:	4293      	cmp	r3, r2
 800ee58:	d103      	bne.n	800ee62 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ee5a:	683b      	ldr	r3, [r7, #0]
 800ee5c:	691a      	ldr	r2, [r3, #16]
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	681b      	ldr	r3, [r3, #0]
 800ee66:	f043 0204 	orr.w	r2, r3, #4
 800ee6a:	687b      	ldr	r3, [r7, #4]
 800ee6c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	2201      	movs	r2, #1
 800ee72:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	68fa      	ldr	r2, [r7, #12]
 800ee78:	601a      	str	r2, [r3, #0]
}
 800ee7a:	bf00      	nop
 800ee7c:	3714      	adds	r7, #20
 800ee7e:	46bd      	mov	sp, r7
 800ee80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee84:	4770      	bx	lr
 800ee86:	bf00      	nop
 800ee88:	40010000 	.word	0x40010000
 800ee8c:	40000400 	.word	0x40000400
 800ee90:	40000800 	.word	0x40000800
 800ee94:	40000c00 	.word	0x40000c00
 800ee98:	40010400 	.word	0x40010400
 800ee9c:	40014000 	.word	0x40014000
 800eea0:	40014400 	.word	0x40014400
 800eea4:	40014800 	.word	0x40014800

0800eea8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800eea8:	b480      	push	{r7}
 800eeaa:	b083      	sub	sp, #12
 800eeac:	af00      	add	r7, sp, #0
 800eeae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800eeb0:	bf00      	nop
 800eeb2:	370c      	adds	r7, #12
 800eeb4:	46bd      	mov	sp, r7
 800eeb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeba:	4770      	bx	lr

0800eebc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800eebc:	b480      	push	{r7}
 800eebe:	b083      	sub	sp, #12
 800eec0:	af00      	add	r7, sp, #0
 800eec2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800eec4:	bf00      	nop
 800eec6:	370c      	adds	r7, #12
 800eec8:	46bd      	mov	sp, r7
 800eeca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eece:	4770      	bx	lr

0800eed0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800eed0:	b480      	push	{r7}
 800eed2:	b083      	sub	sp, #12
 800eed4:	af00      	add	r7, sp, #0
 800eed6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800eed8:	bf00      	nop
 800eeda:	370c      	adds	r7, #12
 800eedc:	46bd      	mov	sp, r7
 800eede:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eee2:	4770      	bx	lr

0800eee4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800eee4:	b580      	push	{r7, lr}
 800eee6:	b082      	sub	sp, #8
 800eee8:	af00      	add	r7, sp, #0
 800eeea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	2b00      	cmp	r3, #0
 800eef0:	d101      	bne.n	800eef6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800eef2:	2301      	movs	r3, #1
 800eef4:	e042      	b.n	800ef7c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	d106      	bne.n	800ef0e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	2200      	movs	r2, #0
 800ef04:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ef08:	6878      	ldr	r0, [r7, #4]
 800ef0a:	f7f2 ff6b 	bl	8001de4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	2224      	movs	r2, #36	@ 0x24
 800ef12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	681b      	ldr	r3, [r3, #0]
 800ef1a:	681a      	ldr	r2, [r3, #0]
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	681b      	ldr	r3, [r3, #0]
 800ef20:	f022 0201 	bic.w	r2, r2, #1
 800ef24:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef2a:	2b00      	cmp	r3, #0
 800ef2c:	d002      	beq.n	800ef34 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800ef2e:	6878      	ldr	r0, [r7, #4]
 800ef30:	f001 fa14 	bl	801035c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ef34:	6878      	ldr	r0, [r7, #4]
 800ef36:	f000 fca9 	bl	800f88c <UART_SetConfig>
 800ef3a:	4603      	mov	r3, r0
 800ef3c:	2b01      	cmp	r3, #1
 800ef3e:	d101      	bne.n	800ef44 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800ef40:	2301      	movs	r3, #1
 800ef42:	e01b      	b.n	800ef7c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	681b      	ldr	r3, [r3, #0]
 800ef48:	685a      	ldr	r2, [r3, #4]
 800ef4a:	687b      	ldr	r3, [r7, #4]
 800ef4c:	681b      	ldr	r3, [r3, #0]
 800ef4e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ef52:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	681b      	ldr	r3, [r3, #0]
 800ef58:	689a      	ldr	r2, [r3, #8]
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	681b      	ldr	r3, [r3, #0]
 800ef5e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ef62:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	681b      	ldr	r3, [r3, #0]
 800ef68:	681a      	ldr	r2, [r3, #0]
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	681b      	ldr	r3, [r3, #0]
 800ef6e:	f042 0201 	orr.w	r2, r2, #1
 800ef72:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ef74:	6878      	ldr	r0, [r7, #4]
 800ef76:	f001 fa93 	bl	80104a0 <UART_CheckIdleState>
 800ef7a:	4603      	mov	r3, r0
}
 800ef7c:	4618      	mov	r0, r3
 800ef7e:	3708      	adds	r7, #8
 800ef80:	46bd      	mov	sp, r7
 800ef82:	bd80      	pop	{r7, pc}

0800ef84 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ef84:	b580      	push	{r7, lr}
 800ef86:	b08a      	sub	sp, #40	@ 0x28
 800ef88:	af02      	add	r7, sp, #8
 800ef8a:	60f8      	str	r0, [r7, #12]
 800ef8c:	60b9      	str	r1, [r7, #8]
 800ef8e:	603b      	str	r3, [r7, #0]
 800ef90:	4613      	mov	r3, r2
 800ef92:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ef94:	68fb      	ldr	r3, [r7, #12]
 800ef96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ef9a:	2b20      	cmp	r3, #32
 800ef9c:	d17b      	bne.n	800f096 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800ef9e:	68bb      	ldr	r3, [r7, #8]
 800efa0:	2b00      	cmp	r3, #0
 800efa2:	d002      	beq.n	800efaa <HAL_UART_Transmit+0x26>
 800efa4:	88fb      	ldrh	r3, [r7, #6]
 800efa6:	2b00      	cmp	r3, #0
 800efa8:	d101      	bne.n	800efae <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800efaa:	2301      	movs	r3, #1
 800efac:	e074      	b.n	800f098 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800efae:	68fb      	ldr	r3, [r7, #12]
 800efb0:	2200      	movs	r2, #0
 800efb2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800efb6:	68fb      	ldr	r3, [r7, #12]
 800efb8:	2221      	movs	r2, #33	@ 0x21
 800efba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800efbe:	f7f3 fbfd 	bl	80027bc <HAL_GetTick>
 800efc2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800efc4:	68fb      	ldr	r3, [r7, #12]
 800efc6:	88fa      	ldrh	r2, [r7, #6]
 800efc8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800efcc:	68fb      	ldr	r3, [r7, #12]
 800efce:	88fa      	ldrh	r2, [r7, #6]
 800efd0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800efd4:	68fb      	ldr	r3, [r7, #12]
 800efd6:	689b      	ldr	r3, [r3, #8]
 800efd8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800efdc:	d108      	bne.n	800eff0 <HAL_UART_Transmit+0x6c>
 800efde:	68fb      	ldr	r3, [r7, #12]
 800efe0:	691b      	ldr	r3, [r3, #16]
 800efe2:	2b00      	cmp	r3, #0
 800efe4:	d104      	bne.n	800eff0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800efe6:	2300      	movs	r3, #0
 800efe8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800efea:	68bb      	ldr	r3, [r7, #8]
 800efec:	61bb      	str	r3, [r7, #24]
 800efee:	e003      	b.n	800eff8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800eff0:	68bb      	ldr	r3, [r7, #8]
 800eff2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800eff4:	2300      	movs	r3, #0
 800eff6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800eff8:	e030      	b.n	800f05c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800effa:	683b      	ldr	r3, [r7, #0]
 800effc:	9300      	str	r3, [sp, #0]
 800effe:	697b      	ldr	r3, [r7, #20]
 800f000:	2200      	movs	r2, #0
 800f002:	2180      	movs	r1, #128	@ 0x80
 800f004:	68f8      	ldr	r0, [r7, #12]
 800f006:	f001 faf5 	bl	80105f4 <UART_WaitOnFlagUntilTimeout>
 800f00a:	4603      	mov	r3, r0
 800f00c:	2b00      	cmp	r3, #0
 800f00e:	d005      	beq.n	800f01c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800f010:	68fb      	ldr	r3, [r7, #12]
 800f012:	2220      	movs	r2, #32
 800f014:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800f018:	2303      	movs	r3, #3
 800f01a:	e03d      	b.n	800f098 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800f01c:	69fb      	ldr	r3, [r7, #28]
 800f01e:	2b00      	cmp	r3, #0
 800f020:	d10b      	bne.n	800f03a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800f022:	69bb      	ldr	r3, [r7, #24]
 800f024:	881b      	ldrh	r3, [r3, #0]
 800f026:	461a      	mov	r2, r3
 800f028:	68fb      	ldr	r3, [r7, #12]
 800f02a:	681b      	ldr	r3, [r3, #0]
 800f02c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f030:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800f032:	69bb      	ldr	r3, [r7, #24]
 800f034:	3302      	adds	r3, #2
 800f036:	61bb      	str	r3, [r7, #24]
 800f038:	e007      	b.n	800f04a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800f03a:	69fb      	ldr	r3, [r7, #28]
 800f03c:	781a      	ldrb	r2, [r3, #0]
 800f03e:	68fb      	ldr	r3, [r7, #12]
 800f040:	681b      	ldr	r3, [r3, #0]
 800f042:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800f044:	69fb      	ldr	r3, [r7, #28]
 800f046:	3301      	adds	r3, #1
 800f048:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800f04a:	68fb      	ldr	r3, [r7, #12]
 800f04c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f050:	b29b      	uxth	r3, r3
 800f052:	3b01      	subs	r3, #1
 800f054:	b29a      	uxth	r2, r3
 800f056:	68fb      	ldr	r3, [r7, #12]
 800f058:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800f05c:	68fb      	ldr	r3, [r7, #12]
 800f05e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f062:	b29b      	uxth	r3, r3
 800f064:	2b00      	cmp	r3, #0
 800f066:	d1c8      	bne.n	800effa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800f068:	683b      	ldr	r3, [r7, #0]
 800f06a:	9300      	str	r3, [sp, #0]
 800f06c:	697b      	ldr	r3, [r7, #20]
 800f06e:	2200      	movs	r2, #0
 800f070:	2140      	movs	r1, #64	@ 0x40
 800f072:	68f8      	ldr	r0, [r7, #12]
 800f074:	f001 fabe 	bl	80105f4 <UART_WaitOnFlagUntilTimeout>
 800f078:	4603      	mov	r3, r0
 800f07a:	2b00      	cmp	r3, #0
 800f07c:	d005      	beq.n	800f08a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800f07e:	68fb      	ldr	r3, [r7, #12]
 800f080:	2220      	movs	r2, #32
 800f082:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800f086:	2303      	movs	r3, #3
 800f088:	e006      	b.n	800f098 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800f08a:	68fb      	ldr	r3, [r7, #12]
 800f08c:	2220      	movs	r2, #32
 800f08e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800f092:	2300      	movs	r3, #0
 800f094:	e000      	b.n	800f098 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800f096:	2302      	movs	r3, #2
  }
}
 800f098:	4618      	mov	r0, r3
 800f09a:	3720      	adds	r7, #32
 800f09c:	46bd      	mov	sp, r7
 800f09e:	bd80      	pop	{r7, pc}

0800f0a0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f0a0:	b580      	push	{r7, lr}
 800f0a2:	b0ba      	sub	sp, #232	@ 0xe8
 800f0a4:	af00      	add	r7, sp, #0
 800f0a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	681b      	ldr	r3, [r3, #0]
 800f0ac:	69db      	ldr	r3, [r3, #28]
 800f0ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f0b2:	687b      	ldr	r3, [r7, #4]
 800f0b4:	681b      	ldr	r3, [r3, #0]
 800f0b6:	681b      	ldr	r3, [r3, #0]
 800f0b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	681b      	ldr	r3, [r3, #0]
 800f0c0:	689b      	ldr	r3, [r3, #8]
 800f0c2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800f0c6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800f0ca:	f640 030f 	movw	r3, #2063	@ 0x80f
 800f0ce:	4013      	ands	r3, r2
 800f0d0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800f0d4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f0d8:	2b00      	cmp	r3, #0
 800f0da:	d11b      	bne.n	800f114 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f0dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f0e0:	f003 0320 	and.w	r3, r3, #32
 800f0e4:	2b00      	cmp	r3, #0
 800f0e6:	d015      	beq.n	800f114 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f0e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f0ec:	f003 0320 	and.w	r3, r3, #32
 800f0f0:	2b00      	cmp	r3, #0
 800f0f2:	d105      	bne.n	800f100 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f0f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f0f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f0fc:	2b00      	cmp	r3, #0
 800f0fe:	d009      	beq.n	800f114 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f104:	2b00      	cmp	r3, #0
 800f106:	f000 8393 	beq.w	800f830 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800f10a:	687b      	ldr	r3, [r7, #4]
 800f10c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f10e:	6878      	ldr	r0, [r7, #4]
 800f110:	4798      	blx	r3
      }
      return;
 800f112:	e38d      	b.n	800f830 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800f114:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f118:	2b00      	cmp	r3, #0
 800f11a:	f000 8123 	beq.w	800f364 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800f11e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f122:	4b8d      	ldr	r3, [pc, #564]	@ (800f358 <HAL_UART_IRQHandler+0x2b8>)
 800f124:	4013      	ands	r3, r2
 800f126:	2b00      	cmp	r3, #0
 800f128:	d106      	bne.n	800f138 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800f12a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800f12e:	4b8b      	ldr	r3, [pc, #556]	@ (800f35c <HAL_UART_IRQHandler+0x2bc>)
 800f130:	4013      	ands	r3, r2
 800f132:	2b00      	cmp	r3, #0
 800f134:	f000 8116 	beq.w	800f364 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f138:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f13c:	f003 0301 	and.w	r3, r3, #1
 800f140:	2b00      	cmp	r3, #0
 800f142:	d011      	beq.n	800f168 <HAL_UART_IRQHandler+0xc8>
 800f144:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f148:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f14c:	2b00      	cmp	r3, #0
 800f14e:	d00b      	beq.n	800f168 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f150:	687b      	ldr	r3, [r7, #4]
 800f152:	681b      	ldr	r3, [r3, #0]
 800f154:	2201      	movs	r2, #1
 800f156:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f15e:	f043 0201 	orr.w	r2, r3, #1
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f168:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f16c:	f003 0302 	and.w	r3, r3, #2
 800f170:	2b00      	cmp	r3, #0
 800f172:	d011      	beq.n	800f198 <HAL_UART_IRQHandler+0xf8>
 800f174:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f178:	f003 0301 	and.w	r3, r3, #1
 800f17c:	2b00      	cmp	r3, #0
 800f17e:	d00b      	beq.n	800f198 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	681b      	ldr	r3, [r3, #0]
 800f184:	2202      	movs	r2, #2
 800f186:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f18e:	f043 0204 	orr.w	r2, r3, #4
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f198:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f19c:	f003 0304 	and.w	r3, r3, #4
 800f1a0:	2b00      	cmp	r3, #0
 800f1a2:	d011      	beq.n	800f1c8 <HAL_UART_IRQHandler+0x128>
 800f1a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f1a8:	f003 0301 	and.w	r3, r3, #1
 800f1ac:	2b00      	cmp	r3, #0
 800f1ae:	d00b      	beq.n	800f1c8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	681b      	ldr	r3, [r3, #0]
 800f1b4:	2204      	movs	r2, #4
 800f1b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f1b8:	687b      	ldr	r3, [r7, #4]
 800f1ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f1be:	f043 0202 	orr.w	r2, r3, #2
 800f1c2:	687b      	ldr	r3, [r7, #4]
 800f1c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800f1c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f1cc:	f003 0308 	and.w	r3, r3, #8
 800f1d0:	2b00      	cmp	r3, #0
 800f1d2:	d017      	beq.n	800f204 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f1d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f1d8:	f003 0320 	and.w	r3, r3, #32
 800f1dc:	2b00      	cmp	r3, #0
 800f1de:	d105      	bne.n	800f1ec <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800f1e0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f1e4:	4b5c      	ldr	r3, [pc, #368]	@ (800f358 <HAL_UART_IRQHandler+0x2b8>)
 800f1e6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f1e8:	2b00      	cmp	r3, #0
 800f1ea:	d00b      	beq.n	800f204 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	681b      	ldr	r3, [r3, #0]
 800f1f0:	2208      	movs	r2, #8
 800f1f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f1fa:	f043 0208 	orr.w	r2, r3, #8
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800f204:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f208:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f20c:	2b00      	cmp	r3, #0
 800f20e:	d012      	beq.n	800f236 <HAL_UART_IRQHandler+0x196>
 800f210:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f214:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800f218:	2b00      	cmp	r3, #0
 800f21a:	d00c      	beq.n	800f236 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	681b      	ldr	r3, [r3, #0]
 800f220:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f224:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f22c:	f043 0220 	orr.w	r2, r3, #32
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f23c:	2b00      	cmp	r3, #0
 800f23e:	f000 82f9 	beq.w	800f834 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f242:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f246:	f003 0320 	and.w	r3, r3, #32
 800f24a:	2b00      	cmp	r3, #0
 800f24c:	d013      	beq.n	800f276 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f24e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f252:	f003 0320 	and.w	r3, r3, #32
 800f256:	2b00      	cmp	r3, #0
 800f258:	d105      	bne.n	800f266 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f25a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f25e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f262:	2b00      	cmp	r3, #0
 800f264:	d007      	beq.n	800f276 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800f266:	687b      	ldr	r3, [r7, #4]
 800f268:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f26a:	2b00      	cmp	r3, #0
 800f26c:	d003      	beq.n	800f276 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f272:	6878      	ldr	r0, [r7, #4]
 800f274:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800f276:	687b      	ldr	r3, [r7, #4]
 800f278:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f27c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	681b      	ldr	r3, [r3, #0]
 800f284:	689b      	ldr	r3, [r3, #8]
 800f286:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f28a:	2b40      	cmp	r3, #64	@ 0x40
 800f28c:	d005      	beq.n	800f29a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800f28e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f292:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f296:	2b00      	cmp	r3, #0
 800f298:	d054      	beq.n	800f344 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f29a:	6878      	ldr	r0, [r7, #4]
 800f29c:	f001 fa18 	bl	80106d0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	681b      	ldr	r3, [r3, #0]
 800f2a4:	689b      	ldr	r3, [r3, #8]
 800f2a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f2aa:	2b40      	cmp	r3, #64	@ 0x40
 800f2ac:	d146      	bne.n	800f33c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	681b      	ldr	r3, [r3, #0]
 800f2b2:	3308      	adds	r3, #8
 800f2b4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f2b8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f2bc:	e853 3f00 	ldrex	r3, [r3]
 800f2c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800f2c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f2c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f2cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	681b      	ldr	r3, [r3, #0]
 800f2d4:	3308      	adds	r3, #8
 800f2d6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800f2da:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800f2de:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f2e2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800f2e6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800f2ea:	e841 2300 	strex	r3, r2, [r1]
 800f2ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800f2f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f2f6:	2b00      	cmp	r3, #0
 800f2f8:	d1d9      	bne.n	800f2ae <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800f2fa:	687b      	ldr	r3, [r7, #4]
 800f2fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f300:	2b00      	cmp	r3, #0
 800f302:	d017      	beq.n	800f334 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f30a:	4a15      	ldr	r2, [pc, #84]	@ (800f360 <HAL_UART_IRQHandler+0x2c0>)
 800f30c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f30e:	687b      	ldr	r3, [r7, #4]
 800f310:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f314:	4618      	mov	r0, r3
 800f316:	f7f5 fa65 	bl	80047e4 <HAL_DMA_Abort_IT>
 800f31a:	4603      	mov	r3, r0
 800f31c:	2b00      	cmp	r3, #0
 800f31e:	d019      	beq.n	800f354 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f326:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f328:	687a      	ldr	r2, [r7, #4]
 800f32a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800f32e:	4610      	mov	r0, r2
 800f330:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f332:	e00f      	b.n	800f354 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800f334:	6878      	ldr	r0, [r7, #4]
 800f336:	f000 fa93 	bl	800f860 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f33a:	e00b      	b.n	800f354 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f33c:	6878      	ldr	r0, [r7, #4]
 800f33e:	f000 fa8f 	bl	800f860 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f342:	e007      	b.n	800f354 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800f344:	6878      	ldr	r0, [r7, #4]
 800f346:	f000 fa8b 	bl	800f860 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f34a:	687b      	ldr	r3, [r7, #4]
 800f34c:	2200      	movs	r2, #0
 800f34e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800f352:	e26f      	b.n	800f834 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f354:	bf00      	nop
    return;
 800f356:	e26d      	b.n	800f834 <HAL_UART_IRQHandler+0x794>
 800f358:	10000001 	.word	0x10000001
 800f35c:	04000120 	.word	0x04000120
 800f360:	0801079d 	.word	0x0801079d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f368:	2b01      	cmp	r3, #1
 800f36a:	f040 8203 	bne.w	800f774 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800f36e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f372:	f003 0310 	and.w	r3, r3, #16
 800f376:	2b00      	cmp	r3, #0
 800f378:	f000 81fc 	beq.w	800f774 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800f37c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f380:	f003 0310 	and.w	r3, r3, #16
 800f384:	2b00      	cmp	r3, #0
 800f386:	f000 81f5 	beq.w	800f774 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f38a:	687b      	ldr	r3, [r7, #4]
 800f38c:	681b      	ldr	r3, [r3, #0]
 800f38e:	2210      	movs	r2, #16
 800f390:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f392:	687b      	ldr	r3, [r7, #4]
 800f394:	681b      	ldr	r3, [r3, #0]
 800f396:	689b      	ldr	r3, [r3, #8]
 800f398:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f39c:	2b40      	cmp	r3, #64	@ 0x40
 800f39e:	f040 816d 	bne.w	800f67c <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f3a8:	681b      	ldr	r3, [r3, #0]
 800f3aa:	4aa4      	ldr	r2, [pc, #656]	@ (800f63c <HAL_UART_IRQHandler+0x59c>)
 800f3ac:	4293      	cmp	r3, r2
 800f3ae:	d068      	beq.n	800f482 <HAL_UART_IRQHandler+0x3e2>
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f3b6:	681b      	ldr	r3, [r3, #0]
 800f3b8:	4aa1      	ldr	r2, [pc, #644]	@ (800f640 <HAL_UART_IRQHandler+0x5a0>)
 800f3ba:	4293      	cmp	r3, r2
 800f3bc:	d061      	beq.n	800f482 <HAL_UART_IRQHandler+0x3e2>
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f3c4:	681b      	ldr	r3, [r3, #0]
 800f3c6:	4a9f      	ldr	r2, [pc, #636]	@ (800f644 <HAL_UART_IRQHandler+0x5a4>)
 800f3c8:	4293      	cmp	r3, r2
 800f3ca:	d05a      	beq.n	800f482 <HAL_UART_IRQHandler+0x3e2>
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f3d2:	681b      	ldr	r3, [r3, #0]
 800f3d4:	4a9c      	ldr	r2, [pc, #624]	@ (800f648 <HAL_UART_IRQHandler+0x5a8>)
 800f3d6:	4293      	cmp	r3, r2
 800f3d8:	d053      	beq.n	800f482 <HAL_UART_IRQHandler+0x3e2>
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f3e0:	681b      	ldr	r3, [r3, #0]
 800f3e2:	4a9a      	ldr	r2, [pc, #616]	@ (800f64c <HAL_UART_IRQHandler+0x5ac>)
 800f3e4:	4293      	cmp	r3, r2
 800f3e6:	d04c      	beq.n	800f482 <HAL_UART_IRQHandler+0x3e2>
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f3ee:	681b      	ldr	r3, [r3, #0]
 800f3f0:	4a97      	ldr	r2, [pc, #604]	@ (800f650 <HAL_UART_IRQHandler+0x5b0>)
 800f3f2:	4293      	cmp	r3, r2
 800f3f4:	d045      	beq.n	800f482 <HAL_UART_IRQHandler+0x3e2>
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f3fc:	681b      	ldr	r3, [r3, #0]
 800f3fe:	4a95      	ldr	r2, [pc, #596]	@ (800f654 <HAL_UART_IRQHandler+0x5b4>)
 800f400:	4293      	cmp	r3, r2
 800f402:	d03e      	beq.n	800f482 <HAL_UART_IRQHandler+0x3e2>
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f40a:	681b      	ldr	r3, [r3, #0]
 800f40c:	4a92      	ldr	r2, [pc, #584]	@ (800f658 <HAL_UART_IRQHandler+0x5b8>)
 800f40e:	4293      	cmp	r3, r2
 800f410:	d037      	beq.n	800f482 <HAL_UART_IRQHandler+0x3e2>
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f418:	681b      	ldr	r3, [r3, #0]
 800f41a:	4a90      	ldr	r2, [pc, #576]	@ (800f65c <HAL_UART_IRQHandler+0x5bc>)
 800f41c:	4293      	cmp	r3, r2
 800f41e:	d030      	beq.n	800f482 <HAL_UART_IRQHandler+0x3e2>
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f426:	681b      	ldr	r3, [r3, #0]
 800f428:	4a8d      	ldr	r2, [pc, #564]	@ (800f660 <HAL_UART_IRQHandler+0x5c0>)
 800f42a:	4293      	cmp	r3, r2
 800f42c:	d029      	beq.n	800f482 <HAL_UART_IRQHandler+0x3e2>
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f434:	681b      	ldr	r3, [r3, #0]
 800f436:	4a8b      	ldr	r2, [pc, #556]	@ (800f664 <HAL_UART_IRQHandler+0x5c4>)
 800f438:	4293      	cmp	r3, r2
 800f43a:	d022      	beq.n	800f482 <HAL_UART_IRQHandler+0x3e2>
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f442:	681b      	ldr	r3, [r3, #0]
 800f444:	4a88      	ldr	r2, [pc, #544]	@ (800f668 <HAL_UART_IRQHandler+0x5c8>)
 800f446:	4293      	cmp	r3, r2
 800f448:	d01b      	beq.n	800f482 <HAL_UART_IRQHandler+0x3e2>
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	4a86      	ldr	r2, [pc, #536]	@ (800f66c <HAL_UART_IRQHandler+0x5cc>)
 800f454:	4293      	cmp	r3, r2
 800f456:	d014      	beq.n	800f482 <HAL_UART_IRQHandler+0x3e2>
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f45e:	681b      	ldr	r3, [r3, #0]
 800f460:	4a83      	ldr	r2, [pc, #524]	@ (800f670 <HAL_UART_IRQHandler+0x5d0>)
 800f462:	4293      	cmp	r3, r2
 800f464:	d00d      	beq.n	800f482 <HAL_UART_IRQHandler+0x3e2>
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f46c:	681b      	ldr	r3, [r3, #0]
 800f46e:	4a81      	ldr	r2, [pc, #516]	@ (800f674 <HAL_UART_IRQHandler+0x5d4>)
 800f470:	4293      	cmp	r3, r2
 800f472:	d006      	beq.n	800f482 <HAL_UART_IRQHandler+0x3e2>
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f47a:	681b      	ldr	r3, [r3, #0]
 800f47c:	4a7e      	ldr	r2, [pc, #504]	@ (800f678 <HAL_UART_IRQHandler+0x5d8>)
 800f47e:	4293      	cmp	r3, r2
 800f480:	d106      	bne.n	800f490 <HAL_UART_IRQHandler+0x3f0>
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f488:	681b      	ldr	r3, [r3, #0]
 800f48a:	685b      	ldr	r3, [r3, #4]
 800f48c:	b29b      	uxth	r3, r3
 800f48e:	e005      	b.n	800f49c <HAL_UART_IRQHandler+0x3fc>
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f496:	681b      	ldr	r3, [r3, #0]
 800f498:	685b      	ldr	r3, [r3, #4]
 800f49a:	b29b      	uxth	r3, r3
 800f49c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800f4a0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800f4a4:	2b00      	cmp	r3, #0
 800f4a6:	f000 80ad 	beq.w	800f604 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f4b0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f4b4:	429a      	cmp	r2, r3
 800f4b6:	f080 80a5 	bcs.w	800f604 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f4c0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f4ca:	69db      	ldr	r3, [r3, #28]
 800f4cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f4d0:	f000 8087 	beq.w	800f5e2 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	681b      	ldr	r3, [r3, #0]
 800f4d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f4dc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f4e0:	e853 3f00 	ldrex	r3, [r3]
 800f4e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800f4e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f4ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f4f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	681b      	ldr	r3, [r3, #0]
 800f4f8:	461a      	mov	r2, r3
 800f4fa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800f4fe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f502:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f506:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800f50a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800f50e:	e841 2300 	strex	r3, r2, [r1]
 800f512:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800f516:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f51a:	2b00      	cmp	r3, #0
 800f51c:	d1da      	bne.n	800f4d4 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	681b      	ldr	r3, [r3, #0]
 800f522:	3308      	adds	r3, #8
 800f524:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f526:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f528:	e853 3f00 	ldrex	r3, [r3]
 800f52c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800f52e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f530:	f023 0301 	bic.w	r3, r3, #1
 800f534:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	681b      	ldr	r3, [r3, #0]
 800f53c:	3308      	adds	r3, #8
 800f53e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800f542:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800f546:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f548:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800f54a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800f54e:	e841 2300 	strex	r3, r2, [r1]
 800f552:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800f554:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f556:	2b00      	cmp	r3, #0
 800f558:	d1e1      	bne.n	800f51e <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	681b      	ldr	r3, [r3, #0]
 800f55e:	3308      	adds	r3, #8
 800f560:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f562:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f564:	e853 3f00 	ldrex	r3, [r3]
 800f568:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800f56a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f56c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f570:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	681b      	ldr	r3, [r3, #0]
 800f578:	3308      	adds	r3, #8
 800f57a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800f57e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800f580:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f582:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800f584:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800f586:	e841 2300 	strex	r3, r2, [r1]
 800f58a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800f58c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f58e:	2b00      	cmp	r3, #0
 800f590:	d1e3      	bne.n	800f55a <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	2220      	movs	r2, #32
 800f596:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	2200      	movs	r2, #0
 800f59e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f5a0:	687b      	ldr	r3, [r7, #4]
 800f5a2:	681b      	ldr	r3, [r3, #0]
 800f5a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f5a8:	e853 3f00 	ldrex	r3, [r3]
 800f5ac:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800f5ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f5b0:	f023 0310 	bic.w	r3, r3, #16
 800f5b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800f5b8:	687b      	ldr	r3, [r7, #4]
 800f5ba:	681b      	ldr	r3, [r3, #0]
 800f5bc:	461a      	mov	r2, r3
 800f5be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f5c2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f5c4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5c6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f5c8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f5ca:	e841 2300 	strex	r3, r2, [r1]
 800f5ce:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800f5d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f5d2:	2b00      	cmp	r3, #0
 800f5d4:	d1e4      	bne.n	800f5a0 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f5dc:	4618      	mov	r0, r3
 800f5de:	f7f4 fde3 	bl	80041a8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f5e2:	687b      	ldr	r3, [r7, #4]
 800f5e4:	2202      	movs	r2, #2
 800f5e6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f5f4:	b29b      	uxth	r3, r3
 800f5f6:	1ad3      	subs	r3, r2, r3
 800f5f8:	b29b      	uxth	r3, r3
 800f5fa:	4619      	mov	r1, r3
 800f5fc:	6878      	ldr	r0, [r7, #4]
 800f5fe:	f000 f939 	bl	800f874 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800f602:	e119      	b.n	800f838 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f60a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f60e:	429a      	cmp	r2, r3
 800f610:	f040 8112 	bne.w	800f838 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f61a:	69db      	ldr	r3, [r3, #28]
 800f61c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f620:	f040 810a 	bne.w	800f838 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	2202      	movs	r2, #2
 800f628:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f630:	4619      	mov	r1, r3
 800f632:	6878      	ldr	r0, [r7, #4]
 800f634:	f000 f91e 	bl	800f874 <HAL_UARTEx_RxEventCallback>
      return;
 800f638:	e0fe      	b.n	800f838 <HAL_UART_IRQHandler+0x798>
 800f63a:	bf00      	nop
 800f63c:	40020010 	.word	0x40020010
 800f640:	40020028 	.word	0x40020028
 800f644:	40020040 	.word	0x40020040
 800f648:	40020058 	.word	0x40020058
 800f64c:	40020070 	.word	0x40020070
 800f650:	40020088 	.word	0x40020088
 800f654:	400200a0 	.word	0x400200a0
 800f658:	400200b8 	.word	0x400200b8
 800f65c:	40020410 	.word	0x40020410
 800f660:	40020428 	.word	0x40020428
 800f664:	40020440 	.word	0x40020440
 800f668:	40020458 	.word	0x40020458
 800f66c:	40020470 	.word	0x40020470
 800f670:	40020488 	.word	0x40020488
 800f674:	400204a0 	.word	0x400204a0
 800f678:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800f682:	687b      	ldr	r3, [r7, #4]
 800f684:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f688:	b29b      	uxth	r3, r3
 800f68a:	1ad3      	subs	r3, r2, r3
 800f68c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f696:	b29b      	uxth	r3, r3
 800f698:	2b00      	cmp	r3, #0
 800f69a:	f000 80cf 	beq.w	800f83c <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800f69e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f6a2:	2b00      	cmp	r3, #0
 800f6a4:	f000 80ca 	beq.w	800f83c <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	681b      	ldr	r3, [r3, #0]
 800f6ac:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6b0:	e853 3f00 	ldrex	r3, [r3]
 800f6b4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f6b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f6b8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f6bc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800f6c0:	687b      	ldr	r3, [r7, #4]
 800f6c2:	681b      	ldr	r3, [r3, #0]
 800f6c4:	461a      	mov	r2, r3
 800f6c6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f6ca:	647b      	str	r3, [r7, #68]	@ 0x44
 800f6cc:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6ce:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f6d0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f6d2:	e841 2300 	strex	r3, r2, [r1]
 800f6d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f6d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f6da:	2b00      	cmp	r3, #0
 800f6dc:	d1e4      	bne.n	800f6a8 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	681b      	ldr	r3, [r3, #0]
 800f6e2:	3308      	adds	r3, #8
 800f6e4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6e8:	e853 3f00 	ldrex	r3, [r3]
 800f6ec:	623b      	str	r3, [r7, #32]
   return(result);
 800f6ee:	6a3a      	ldr	r2, [r7, #32]
 800f6f0:	4b55      	ldr	r3, [pc, #340]	@ (800f848 <HAL_UART_IRQHandler+0x7a8>)
 800f6f2:	4013      	ands	r3, r2
 800f6f4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	681b      	ldr	r3, [r3, #0]
 800f6fc:	3308      	adds	r3, #8
 800f6fe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800f702:	633a      	str	r2, [r7, #48]	@ 0x30
 800f704:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f706:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f708:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f70a:	e841 2300 	strex	r3, r2, [r1]
 800f70e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f710:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f712:	2b00      	cmp	r3, #0
 800f714:	d1e3      	bne.n	800f6de <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	2220      	movs	r2, #32
 800f71a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	2200      	movs	r2, #0
 800f722:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	2200      	movs	r2, #0
 800f728:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f72a:	687b      	ldr	r3, [r7, #4]
 800f72c:	681b      	ldr	r3, [r3, #0]
 800f72e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f730:	693b      	ldr	r3, [r7, #16]
 800f732:	e853 3f00 	ldrex	r3, [r3]
 800f736:	60fb      	str	r3, [r7, #12]
   return(result);
 800f738:	68fb      	ldr	r3, [r7, #12]
 800f73a:	f023 0310 	bic.w	r3, r3, #16
 800f73e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	681b      	ldr	r3, [r3, #0]
 800f746:	461a      	mov	r2, r3
 800f748:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800f74c:	61fb      	str	r3, [r7, #28]
 800f74e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f750:	69b9      	ldr	r1, [r7, #24]
 800f752:	69fa      	ldr	r2, [r7, #28]
 800f754:	e841 2300 	strex	r3, r2, [r1]
 800f758:	617b      	str	r3, [r7, #20]
   return(result);
 800f75a:	697b      	ldr	r3, [r7, #20]
 800f75c:	2b00      	cmp	r3, #0
 800f75e:	d1e4      	bne.n	800f72a <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	2202      	movs	r2, #2
 800f764:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800f766:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f76a:	4619      	mov	r1, r3
 800f76c:	6878      	ldr	r0, [r7, #4]
 800f76e:	f000 f881 	bl	800f874 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800f772:	e063      	b.n	800f83c <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800f774:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f778:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800f77c:	2b00      	cmp	r3, #0
 800f77e:	d00e      	beq.n	800f79e <HAL_UART_IRQHandler+0x6fe>
 800f780:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f784:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f788:	2b00      	cmp	r3, #0
 800f78a:	d008      	beq.n	800f79e <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	681b      	ldr	r3, [r3, #0]
 800f790:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800f794:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800f796:	6878      	ldr	r0, [r7, #4]
 800f798:	f001 f83d 	bl	8010816 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f79c:	e051      	b.n	800f842 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800f79e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f7a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f7a6:	2b00      	cmp	r3, #0
 800f7a8:	d014      	beq.n	800f7d4 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800f7aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f7ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f7b2:	2b00      	cmp	r3, #0
 800f7b4:	d105      	bne.n	800f7c2 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800f7b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f7ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f7be:	2b00      	cmp	r3, #0
 800f7c0:	d008      	beq.n	800f7d4 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f7c6:	2b00      	cmp	r3, #0
 800f7c8:	d03a      	beq.n	800f840 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f7ce:	6878      	ldr	r0, [r7, #4]
 800f7d0:	4798      	blx	r3
    }
    return;
 800f7d2:	e035      	b.n	800f840 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800f7d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f7d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f7dc:	2b00      	cmp	r3, #0
 800f7de:	d009      	beq.n	800f7f4 <HAL_UART_IRQHandler+0x754>
 800f7e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f7e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f7e8:	2b00      	cmp	r3, #0
 800f7ea:	d003      	beq.n	800f7f4 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800f7ec:	6878      	ldr	r0, [r7, #4]
 800f7ee:	f000 ffe7 	bl	80107c0 <UART_EndTransmit_IT>
    return;
 800f7f2:	e026      	b.n	800f842 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800f7f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f7f8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f7fc:	2b00      	cmp	r3, #0
 800f7fe:	d009      	beq.n	800f814 <HAL_UART_IRQHandler+0x774>
 800f800:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f804:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800f808:	2b00      	cmp	r3, #0
 800f80a:	d003      	beq.n	800f814 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800f80c:	6878      	ldr	r0, [r7, #4]
 800f80e:	f001 f816 	bl	801083e <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f812:	e016      	b.n	800f842 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800f814:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f818:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800f81c:	2b00      	cmp	r3, #0
 800f81e:	d010      	beq.n	800f842 <HAL_UART_IRQHandler+0x7a2>
 800f820:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f824:	2b00      	cmp	r3, #0
 800f826:	da0c      	bge.n	800f842 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800f828:	6878      	ldr	r0, [r7, #4]
 800f82a:	f000 fffe 	bl	801082a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f82e:	e008      	b.n	800f842 <HAL_UART_IRQHandler+0x7a2>
      return;
 800f830:	bf00      	nop
 800f832:	e006      	b.n	800f842 <HAL_UART_IRQHandler+0x7a2>
    return;
 800f834:	bf00      	nop
 800f836:	e004      	b.n	800f842 <HAL_UART_IRQHandler+0x7a2>
      return;
 800f838:	bf00      	nop
 800f83a:	e002      	b.n	800f842 <HAL_UART_IRQHandler+0x7a2>
      return;
 800f83c:	bf00      	nop
 800f83e:	e000      	b.n	800f842 <HAL_UART_IRQHandler+0x7a2>
    return;
 800f840:	bf00      	nop
  }
}
 800f842:	37e8      	adds	r7, #232	@ 0xe8
 800f844:	46bd      	mov	sp, r7
 800f846:	bd80      	pop	{r7, pc}
 800f848:	effffffe 	.word	0xeffffffe

0800f84c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800f84c:	b480      	push	{r7}
 800f84e:	b083      	sub	sp, #12
 800f850:	af00      	add	r7, sp, #0
 800f852:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800f854:	bf00      	nop
 800f856:	370c      	adds	r7, #12
 800f858:	46bd      	mov	sp, r7
 800f85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f85e:	4770      	bx	lr

0800f860 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800f860:	b480      	push	{r7}
 800f862:	b083      	sub	sp, #12
 800f864:	af00      	add	r7, sp, #0
 800f866:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800f868:	bf00      	nop
 800f86a:	370c      	adds	r7, #12
 800f86c:	46bd      	mov	sp, r7
 800f86e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f872:	4770      	bx	lr

0800f874 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800f874:	b480      	push	{r7}
 800f876:	b083      	sub	sp, #12
 800f878:	af00      	add	r7, sp, #0
 800f87a:	6078      	str	r0, [r7, #4]
 800f87c:	460b      	mov	r3, r1
 800f87e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800f880:	bf00      	nop
 800f882:	370c      	adds	r7, #12
 800f884:	46bd      	mov	sp, r7
 800f886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f88a:	4770      	bx	lr

0800f88c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f88c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f890:	b092      	sub	sp, #72	@ 0x48
 800f892:	af00      	add	r7, sp, #0
 800f894:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800f896:	2300      	movs	r3, #0
 800f898:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800f89c:	697b      	ldr	r3, [r7, #20]
 800f89e:	689a      	ldr	r2, [r3, #8]
 800f8a0:	697b      	ldr	r3, [r7, #20]
 800f8a2:	691b      	ldr	r3, [r3, #16]
 800f8a4:	431a      	orrs	r2, r3
 800f8a6:	697b      	ldr	r3, [r7, #20]
 800f8a8:	695b      	ldr	r3, [r3, #20]
 800f8aa:	431a      	orrs	r2, r3
 800f8ac:	697b      	ldr	r3, [r7, #20]
 800f8ae:	69db      	ldr	r3, [r3, #28]
 800f8b0:	4313      	orrs	r3, r2
 800f8b2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800f8b4:	697b      	ldr	r3, [r7, #20]
 800f8b6:	681b      	ldr	r3, [r3, #0]
 800f8b8:	681a      	ldr	r2, [r3, #0]
 800f8ba:	4bbe      	ldr	r3, [pc, #760]	@ (800fbb4 <UART_SetConfig+0x328>)
 800f8bc:	4013      	ands	r3, r2
 800f8be:	697a      	ldr	r2, [r7, #20]
 800f8c0:	6812      	ldr	r2, [r2, #0]
 800f8c2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800f8c4:	430b      	orrs	r3, r1
 800f8c6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f8c8:	697b      	ldr	r3, [r7, #20]
 800f8ca:	681b      	ldr	r3, [r3, #0]
 800f8cc:	685b      	ldr	r3, [r3, #4]
 800f8ce:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800f8d2:	697b      	ldr	r3, [r7, #20]
 800f8d4:	68da      	ldr	r2, [r3, #12]
 800f8d6:	697b      	ldr	r3, [r7, #20]
 800f8d8:	681b      	ldr	r3, [r3, #0]
 800f8da:	430a      	orrs	r2, r1
 800f8dc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800f8de:	697b      	ldr	r3, [r7, #20]
 800f8e0:	699b      	ldr	r3, [r3, #24]
 800f8e2:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800f8e4:	697b      	ldr	r3, [r7, #20]
 800f8e6:	681b      	ldr	r3, [r3, #0]
 800f8e8:	4ab3      	ldr	r2, [pc, #716]	@ (800fbb8 <UART_SetConfig+0x32c>)
 800f8ea:	4293      	cmp	r3, r2
 800f8ec:	d004      	beq.n	800f8f8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800f8ee:	697b      	ldr	r3, [r7, #20]
 800f8f0:	6a1b      	ldr	r3, [r3, #32]
 800f8f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f8f4:	4313      	orrs	r3, r2
 800f8f6:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800f8f8:	697b      	ldr	r3, [r7, #20]
 800f8fa:	681b      	ldr	r3, [r3, #0]
 800f8fc:	689a      	ldr	r2, [r3, #8]
 800f8fe:	4baf      	ldr	r3, [pc, #700]	@ (800fbbc <UART_SetConfig+0x330>)
 800f900:	4013      	ands	r3, r2
 800f902:	697a      	ldr	r2, [r7, #20]
 800f904:	6812      	ldr	r2, [r2, #0]
 800f906:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800f908:	430b      	orrs	r3, r1
 800f90a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800f90c:	697b      	ldr	r3, [r7, #20]
 800f90e:	681b      	ldr	r3, [r3, #0]
 800f910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f912:	f023 010f 	bic.w	r1, r3, #15
 800f916:	697b      	ldr	r3, [r7, #20]
 800f918:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f91a:	697b      	ldr	r3, [r7, #20]
 800f91c:	681b      	ldr	r3, [r3, #0]
 800f91e:	430a      	orrs	r2, r1
 800f920:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f922:	697b      	ldr	r3, [r7, #20]
 800f924:	681b      	ldr	r3, [r3, #0]
 800f926:	4aa6      	ldr	r2, [pc, #664]	@ (800fbc0 <UART_SetConfig+0x334>)
 800f928:	4293      	cmp	r3, r2
 800f92a:	d177      	bne.n	800fa1c <UART_SetConfig+0x190>
 800f92c:	4ba5      	ldr	r3, [pc, #660]	@ (800fbc4 <UART_SetConfig+0x338>)
 800f92e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f930:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f934:	2b28      	cmp	r3, #40	@ 0x28
 800f936:	d86d      	bhi.n	800fa14 <UART_SetConfig+0x188>
 800f938:	a201      	add	r2, pc, #4	@ (adr r2, 800f940 <UART_SetConfig+0xb4>)
 800f93a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f93e:	bf00      	nop
 800f940:	0800f9e5 	.word	0x0800f9e5
 800f944:	0800fa15 	.word	0x0800fa15
 800f948:	0800fa15 	.word	0x0800fa15
 800f94c:	0800fa15 	.word	0x0800fa15
 800f950:	0800fa15 	.word	0x0800fa15
 800f954:	0800fa15 	.word	0x0800fa15
 800f958:	0800fa15 	.word	0x0800fa15
 800f95c:	0800fa15 	.word	0x0800fa15
 800f960:	0800f9ed 	.word	0x0800f9ed
 800f964:	0800fa15 	.word	0x0800fa15
 800f968:	0800fa15 	.word	0x0800fa15
 800f96c:	0800fa15 	.word	0x0800fa15
 800f970:	0800fa15 	.word	0x0800fa15
 800f974:	0800fa15 	.word	0x0800fa15
 800f978:	0800fa15 	.word	0x0800fa15
 800f97c:	0800fa15 	.word	0x0800fa15
 800f980:	0800f9f5 	.word	0x0800f9f5
 800f984:	0800fa15 	.word	0x0800fa15
 800f988:	0800fa15 	.word	0x0800fa15
 800f98c:	0800fa15 	.word	0x0800fa15
 800f990:	0800fa15 	.word	0x0800fa15
 800f994:	0800fa15 	.word	0x0800fa15
 800f998:	0800fa15 	.word	0x0800fa15
 800f99c:	0800fa15 	.word	0x0800fa15
 800f9a0:	0800f9fd 	.word	0x0800f9fd
 800f9a4:	0800fa15 	.word	0x0800fa15
 800f9a8:	0800fa15 	.word	0x0800fa15
 800f9ac:	0800fa15 	.word	0x0800fa15
 800f9b0:	0800fa15 	.word	0x0800fa15
 800f9b4:	0800fa15 	.word	0x0800fa15
 800f9b8:	0800fa15 	.word	0x0800fa15
 800f9bc:	0800fa15 	.word	0x0800fa15
 800f9c0:	0800fa05 	.word	0x0800fa05
 800f9c4:	0800fa15 	.word	0x0800fa15
 800f9c8:	0800fa15 	.word	0x0800fa15
 800f9cc:	0800fa15 	.word	0x0800fa15
 800f9d0:	0800fa15 	.word	0x0800fa15
 800f9d4:	0800fa15 	.word	0x0800fa15
 800f9d8:	0800fa15 	.word	0x0800fa15
 800f9dc:	0800fa15 	.word	0x0800fa15
 800f9e0:	0800fa0d 	.word	0x0800fa0d
 800f9e4:	2301      	movs	r3, #1
 800f9e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f9ea:	e222      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800f9ec:	2304      	movs	r3, #4
 800f9ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f9f2:	e21e      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800f9f4:	2308      	movs	r3, #8
 800f9f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800f9fa:	e21a      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800f9fc:	2310      	movs	r3, #16
 800f9fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fa02:	e216      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fa04:	2320      	movs	r3, #32
 800fa06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fa0a:	e212      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fa0c:	2340      	movs	r3, #64	@ 0x40
 800fa0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fa12:	e20e      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fa14:	2380      	movs	r3, #128	@ 0x80
 800fa16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fa1a:	e20a      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fa1c:	697b      	ldr	r3, [r7, #20]
 800fa1e:	681b      	ldr	r3, [r3, #0]
 800fa20:	4a69      	ldr	r2, [pc, #420]	@ (800fbc8 <UART_SetConfig+0x33c>)
 800fa22:	4293      	cmp	r3, r2
 800fa24:	d130      	bne.n	800fa88 <UART_SetConfig+0x1fc>
 800fa26:	4b67      	ldr	r3, [pc, #412]	@ (800fbc4 <UART_SetConfig+0x338>)
 800fa28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fa2a:	f003 0307 	and.w	r3, r3, #7
 800fa2e:	2b05      	cmp	r3, #5
 800fa30:	d826      	bhi.n	800fa80 <UART_SetConfig+0x1f4>
 800fa32:	a201      	add	r2, pc, #4	@ (adr r2, 800fa38 <UART_SetConfig+0x1ac>)
 800fa34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa38:	0800fa51 	.word	0x0800fa51
 800fa3c:	0800fa59 	.word	0x0800fa59
 800fa40:	0800fa61 	.word	0x0800fa61
 800fa44:	0800fa69 	.word	0x0800fa69
 800fa48:	0800fa71 	.word	0x0800fa71
 800fa4c:	0800fa79 	.word	0x0800fa79
 800fa50:	2300      	movs	r3, #0
 800fa52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fa56:	e1ec      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fa58:	2304      	movs	r3, #4
 800fa5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fa5e:	e1e8      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fa60:	2308      	movs	r3, #8
 800fa62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fa66:	e1e4      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fa68:	2310      	movs	r3, #16
 800fa6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fa6e:	e1e0      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fa70:	2320      	movs	r3, #32
 800fa72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fa76:	e1dc      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fa78:	2340      	movs	r3, #64	@ 0x40
 800fa7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fa7e:	e1d8      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fa80:	2380      	movs	r3, #128	@ 0x80
 800fa82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fa86:	e1d4      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fa88:	697b      	ldr	r3, [r7, #20]
 800fa8a:	681b      	ldr	r3, [r3, #0]
 800fa8c:	4a4f      	ldr	r2, [pc, #316]	@ (800fbcc <UART_SetConfig+0x340>)
 800fa8e:	4293      	cmp	r3, r2
 800fa90:	d130      	bne.n	800faf4 <UART_SetConfig+0x268>
 800fa92:	4b4c      	ldr	r3, [pc, #304]	@ (800fbc4 <UART_SetConfig+0x338>)
 800fa94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fa96:	f003 0307 	and.w	r3, r3, #7
 800fa9a:	2b05      	cmp	r3, #5
 800fa9c:	d826      	bhi.n	800faec <UART_SetConfig+0x260>
 800fa9e:	a201      	add	r2, pc, #4	@ (adr r2, 800faa4 <UART_SetConfig+0x218>)
 800faa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800faa4:	0800fabd 	.word	0x0800fabd
 800faa8:	0800fac5 	.word	0x0800fac5
 800faac:	0800facd 	.word	0x0800facd
 800fab0:	0800fad5 	.word	0x0800fad5
 800fab4:	0800fadd 	.word	0x0800fadd
 800fab8:	0800fae5 	.word	0x0800fae5
 800fabc:	2300      	movs	r3, #0
 800fabe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fac2:	e1b6      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fac4:	2304      	movs	r3, #4
 800fac6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800faca:	e1b2      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800facc:	2308      	movs	r3, #8
 800face:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fad2:	e1ae      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fad4:	2310      	movs	r3, #16
 800fad6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fada:	e1aa      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fadc:	2320      	movs	r3, #32
 800fade:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fae2:	e1a6      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fae4:	2340      	movs	r3, #64	@ 0x40
 800fae6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800faea:	e1a2      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800faec:	2380      	movs	r3, #128	@ 0x80
 800faee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800faf2:	e19e      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800faf4:	697b      	ldr	r3, [r7, #20]
 800faf6:	681b      	ldr	r3, [r3, #0]
 800faf8:	4a35      	ldr	r2, [pc, #212]	@ (800fbd0 <UART_SetConfig+0x344>)
 800fafa:	4293      	cmp	r3, r2
 800fafc:	d130      	bne.n	800fb60 <UART_SetConfig+0x2d4>
 800fafe:	4b31      	ldr	r3, [pc, #196]	@ (800fbc4 <UART_SetConfig+0x338>)
 800fb00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fb02:	f003 0307 	and.w	r3, r3, #7
 800fb06:	2b05      	cmp	r3, #5
 800fb08:	d826      	bhi.n	800fb58 <UART_SetConfig+0x2cc>
 800fb0a:	a201      	add	r2, pc, #4	@ (adr r2, 800fb10 <UART_SetConfig+0x284>)
 800fb0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb10:	0800fb29 	.word	0x0800fb29
 800fb14:	0800fb31 	.word	0x0800fb31
 800fb18:	0800fb39 	.word	0x0800fb39
 800fb1c:	0800fb41 	.word	0x0800fb41
 800fb20:	0800fb49 	.word	0x0800fb49
 800fb24:	0800fb51 	.word	0x0800fb51
 800fb28:	2300      	movs	r3, #0
 800fb2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fb2e:	e180      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fb30:	2304      	movs	r3, #4
 800fb32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fb36:	e17c      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fb38:	2308      	movs	r3, #8
 800fb3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fb3e:	e178      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fb40:	2310      	movs	r3, #16
 800fb42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fb46:	e174      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fb48:	2320      	movs	r3, #32
 800fb4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fb4e:	e170      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fb50:	2340      	movs	r3, #64	@ 0x40
 800fb52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fb56:	e16c      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fb58:	2380      	movs	r3, #128	@ 0x80
 800fb5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fb5e:	e168      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fb60:	697b      	ldr	r3, [r7, #20]
 800fb62:	681b      	ldr	r3, [r3, #0]
 800fb64:	4a1b      	ldr	r2, [pc, #108]	@ (800fbd4 <UART_SetConfig+0x348>)
 800fb66:	4293      	cmp	r3, r2
 800fb68:	d142      	bne.n	800fbf0 <UART_SetConfig+0x364>
 800fb6a:	4b16      	ldr	r3, [pc, #88]	@ (800fbc4 <UART_SetConfig+0x338>)
 800fb6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fb6e:	f003 0307 	and.w	r3, r3, #7
 800fb72:	2b05      	cmp	r3, #5
 800fb74:	d838      	bhi.n	800fbe8 <UART_SetConfig+0x35c>
 800fb76:	a201      	add	r2, pc, #4	@ (adr r2, 800fb7c <UART_SetConfig+0x2f0>)
 800fb78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb7c:	0800fb95 	.word	0x0800fb95
 800fb80:	0800fb9d 	.word	0x0800fb9d
 800fb84:	0800fba5 	.word	0x0800fba5
 800fb88:	0800fbad 	.word	0x0800fbad
 800fb8c:	0800fbd9 	.word	0x0800fbd9
 800fb90:	0800fbe1 	.word	0x0800fbe1
 800fb94:	2300      	movs	r3, #0
 800fb96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fb9a:	e14a      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fb9c:	2304      	movs	r3, #4
 800fb9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fba2:	e146      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fba4:	2308      	movs	r3, #8
 800fba6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fbaa:	e142      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fbac:	2310      	movs	r3, #16
 800fbae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fbb2:	e13e      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fbb4:	cfff69f3 	.word	0xcfff69f3
 800fbb8:	58000c00 	.word	0x58000c00
 800fbbc:	11fff4ff 	.word	0x11fff4ff
 800fbc0:	40011000 	.word	0x40011000
 800fbc4:	58024400 	.word	0x58024400
 800fbc8:	40004400 	.word	0x40004400
 800fbcc:	40004800 	.word	0x40004800
 800fbd0:	40004c00 	.word	0x40004c00
 800fbd4:	40005000 	.word	0x40005000
 800fbd8:	2320      	movs	r3, #32
 800fbda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fbde:	e128      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fbe0:	2340      	movs	r3, #64	@ 0x40
 800fbe2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fbe6:	e124      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fbe8:	2380      	movs	r3, #128	@ 0x80
 800fbea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fbee:	e120      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fbf0:	697b      	ldr	r3, [r7, #20]
 800fbf2:	681b      	ldr	r3, [r3, #0]
 800fbf4:	4acb      	ldr	r2, [pc, #812]	@ (800ff24 <UART_SetConfig+0x698>)
 800fbf6:	4293      	cmp	r3, r2
 800fbf8:	d176      	bne.n	800fce8 <UART_SetConfig+0x45c>
 800fbfa:	4bcb      	ldr	r3, [pc, #812]	@ (800ff28 <UART_SetConfig+0x69c>)
 800fbfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fbfe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800fc02:	2b28      	cmp	r3, #40	@ 0x28
 800fc04:	d86c      	bhi.n	800fce0 <UART_SetConfig+0x454>
 800fc06:	a201      	add	r2, pc, #4	@ (adr r2, 800fc0c <UART_SetConfig+0x380>)
 800fc08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fc0c:	0800fcb1 	.word	0x0800fcb1
 800fc10:	0800fce1 	.word	0x0800fce1
 800fc14:	0800fce1 	.word	0x0800fce1
 800fc18:	0800fce1 	.word	0x0800fce1
 800fc1c:	0800fce1 	.word	0x0800fce1
 800fc20:	0800fce1 	.word	0x0800fce1
 800fc24:	0800fce1 	.word	0x0800fce1
 800fc28:	0800fce1 	.word	0x0800fce1
 800fc2c:	0800fcb9 	.word	0x0800fcb9
 800fc30:	0800fce1 	.word	0x0800fce1
 800fc34:	0800fce1 	.word	0x0800fce1
 800fc38:	0800fce1 	.word	0x0800fce1
 800fc3c:	0800fce1 	.word	0x0800fce1
 800fc40:	0800fce1 	.word	0x0800fce1
 800fc44:	0800fce1 	.word	0x0800fce1
 800fc48:	0800fce1 	.word	0x0800fce1
 800fc4c:	0800fcc1 	.word	0x0800fcc1
 800fc50:	0800fce1 	.word	0x0800fce1
 800fc54:	0800fce1 	.word	0x0800fce1
 800fc58:	0800fce1 	.word	0x0800fce1
 800fc5c:	0800fce1 	.word	0x0800fce1
 800fc60:	0800fce1 	.word	0x0800fce1
 800fc64:	0800fce1 	.word	0x0800fce1
 800fc68:	0800fce1 	.word	0x0800fce1
 800fc6c:	0800fcc9 	.word	0x0800fcc9
 800fc70:	0800fce1 	.word	0x0800fce1
 800fc74:	0800fce1 	.word	0x0800fce1
 800fc78:	0800fce1 	.word	0x0800fce1
 800fc7c:	0800fce1 	.word	0x0800fce1
 800fc80:	0800fce1 	.word	0x0800fce1
 800fc84:	0800fce1 	.word	0x0800fce1
 800fc88:	0800fce1 	.word	0x0800fce1
 800fc8c:	0800fcd1 	.word	0x0800fcd1
 800fc90:	0800fce1 	.word	0x0800fce1
 800fc94:	0800fce1 	.word	0x0800fce1
 800fc98:	0800fce1 	.word	0x0800fce1
 800fc9c:	0800fce1 	.word	0x0800fce1
 800fca0:	0800fce1 	.word	0x0800fce1
 800fca4:	0800fce1 	.word	0x0800fce1
 800fca8:	0800fce1 	.word	0x0800fce1
 800fcac:	0800fcd9 	.word	0x0800fcd9
 800fcb0:	2301      	movs	r3, #1
 800fcb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fcb6:	e0bc      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fcb8:	2304      	movs	r3, #4
 800fcba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fcbe:	e0b8      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fcc0:	2308      	movs	r3, #8
 800fcc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fcc6:	e0b4      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fcc8:	2310      	movs	r3, #16
 800fcca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fcce:	e0b0      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fcd0:	2320      	movs	r3, #32
 800fcd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fcd6:	e0ac      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fcd8:	2340      	movs	r3, #64	@ 0x40
 800fcda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fcde:	e0a8      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fce0:	2380      	movs	r3, #128	@ 0x80
 800fce2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fce6:	e0a4      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fce8:	697b      	ldr	r3, [r7, #20]
 800fcea:	681b      	ldr	r3, [r3, #0]
 800fcec:	4a8f      	ldr	r2, [pc, #572]	@ (800ff2c <UART_SetConfig+0x6a0>)
 800fcee:	4293      	cmp	r3, r2
 800fcf0:	d130      	bne.n	800fd54 <UART_SetConfig+0x4c8>
 800fcf2:	4b8d      	ldr	r3, [pc, #564]	@ (800ff28 <UART_SetConfig+0x69c>)
 800fcf4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fcf6:	f003 0307 	and.w	r3, r3, #7
 800fcfa:	2b05      	cmp	r3, #5
 800fcfc:	d826      	bhi.n	800fd4c <UART_SetConfig+0x4c0>
 800fcfe:	a201      	add	r2, pc, #4	@ (adr r2, 800fd04 <UART_SetConfig+0x478>)
 800fd00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd04:	0800fd1d 	.word	0x0800fd1d
 800fd08:	0800fd25 	.word	0x0800fd25
 800fd0c:	0800fd2d 	.word	0x0800fd2d
 800fd10:	0800fd35 	.word	0x0800fd35
 800fd14:	0800fd3d 	.word	0x0800fd3d
 800fd18:	0800fd45 	.word	0x0800fd45
 800fd1c:	2300      	movs	r3, #0
 800fd1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd22:	e086      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fd24:	2304      	movs	r3, #4
 800fd26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd2a:	e082      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fd2c:	2308      	movs	r3, #8
 800fd2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd32:	e07e      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fd34:	2310      	movs	r3, #16
 800fd36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd3a:	e07a      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fd3c:	2320      	movs	r3, #32
 800fd3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd42:	e076      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fd44:	2340      	movs	r3, #64	@ 0x40
 800fd46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd4a:	e072      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fd4c:	2380      	movs	r3, #128	@ 0x80
 800fd4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd52:	e06e      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fd54:	697b      	ldr	r3, [r7, #20]
 800fd56:	681b      	ldr	r3, [r3, #0]
 800fd58:	4a75      	ldr	r2, [pc, #468]	@ (800ff30 <UART_SetConfig+0x6a4>)
 800fd5a:	4293      	cmp	r3, r2
 800fd5c:	d130      	bne.n	800fdc0 <UART_SetConfig+0x534>
 800fd5e:	4b72      	ldr	r3, [pc, #456]	@ (800ff28 <UART_SetConfig+0x69c>)
 800fd60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fd62:	f003 0307 	and.w	r3, r3, #7
 800fd66:	2b05      	cmp	r3, #5
 800fd68:	d826      	bhi.n	800fdb8 <UART_SetConfig+0x52c>
 800fd6a:	a201      	add	r2, pc, #4	@ (adr r2, 800fd70 <UART_SetConfig+0x4e4>)
 800fd6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd70:	0800fd89 	.word	0x0800fd89
 800fd74:	0800fd91 	.word	0x0800fd91
 800fd78:	0800fd99 	.word	0x0800fd99
 800fd7c:	0800fda1 	.word	0x0800fda1
 800fd80:	0800fda9 	.word	0x0800fda9
 800fd84:	0800fdb1 	.word	0x0800fdb1
 800fd88:	2300      	movs	r3, #0
 800fd8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd8e:	e050      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fd90:	2304      	movs	r3, #4
 800fd92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd96:	e04c      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fd98:	2308      	movs	r3, #8
 800fd9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd9e:	e048      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fda0:	2310      	movs	r3, #16
 800fda2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fda6:	e044      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fda8:	2320      	movs	r3, #32
 800fdaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fdae:	e040      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fdb0:	2340      	movs	r3, #64	@ 0x40
 800fdb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fdb6:	e03c      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fdb8:	2380      	movs	r3, #128	@ 0x80
 800fdba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fdbe:	e038      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fdc0:	697b      	ldr	r3, [r7, #20]
 800fdc2:	681b      	ldr	r3, [r3, #0]
 800fdc4:	4a5b      	ldr	r2, [pc, #364]	@ (800ff34 <UART_SetConfig+0x6a8>)
 800fdc6:	4293      	cmp	r3, r2
 800fdc8:	d130      	bne.n	800fe2c <UART_SetConfig+0x5a0>
 800fdca:	4b57      	ldr	r3, [pc, #348]	@ (800ff28 <UART_SetConfig+0x69c>)
 800fdcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fdce:	f003 0307 	and.w	r3, r3, #7
 800fdd2:	2b05      	cmp	r3, #5
 800fdd4:	d826      	bhi.n	800fe24 <UART_SetConfig+0x598>
 800fdd6:	a201      	add	r2, pc, #4	@ (adr r2, 800fddc <UART_SetConfig+0x550>)
 800fdd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fddc:	0800fdf5 	.word	0x0800fdf5
 800fde0:	0800fdfd 	.word	0x0800fdfd
 800fde4:	0800fe05 	.word	0x0800fe05
 800fde8:	0800fe0d 	.word	0x0800fe0d
 800fdec:	0800fe15 	.word	0x0800fe15
 800fdf0:	0800fe1d 	.word	0x0800fe1d
 800fdf4:	2302      	movs	r3, #2
 800fdf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fdfa:	e01a      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fdfc:	2304      	movs	r3, #4
 800fdfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fe02:	e016      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fe04:	2308      	movs	r3, #8
 800fe06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fe0a:	e012      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fe0c:	2310      	movs	r3, #16
 800fe0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fe12:	e00e      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fe14:	2320      	movs	r3, #32
 800fe16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fe1a:	e00a      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fe1c:	2340      	movs	r3, #64	@ 0x40
 800fe1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fe22:	e006      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fe24:	2380      	movs	r3, #128	@ 0x80
 800fe26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fe2a:	e002      	b.n	800fe32 <UART_SetConfig+0x5a6>
 800fe2c:	2380      	movs	r3, #128	@ 0x80
 800fe2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800fe32:	697b      	ldr	r3, [r7, #20]
 800fe34:	681b      	ldr	r3, [r3, #0]
 800fe36:	4a3f      	ldr	r2, [pc, #252]	@ (800ff34 <UART_SetConfig+0x6a8>)
 800fe38:	4293      	cmp	r3, r2
 800fe3a:	f040 80f8 	bne.w	801002e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800fe3e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800fe42:	2b20      	cmp	r3, #32
 800fe44:	dc46      	bgt.n	800fed4 <UART_SetConfig+0x648>
 800fe46:	2b02      	cmp	r3, #2
 800fe48:	f2c0 8082 	blt.w	800ff50 <UART_SetConfig+0x6c4>
 800fe4c:	3b02      	subs	r3, #2
 800fe4e:	2b1e      	cmp	r3, #30
 800fe50:	d87e      	bhi.n	800ff50 <UART_SetConfig+0x6c4>
 800fe52:	a201      	add	r2, pc, #4	@ (adr r2, 800fe58 <UART_SetConfig+0x5cc>)
 800fe54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe58:	0800fedb 	.word	0x0800fedb
 800fe5c:	0800ff51 	.word	0x0800ff51
 800fe60:	0800fee3 	.word	0x0800fee3
 800fe64:	0800ff51 	.word	0x0800ff51
 800fe68:	0800ff51 	.word	0x0800ff51
 800fe6c:	0800ff51 	.word	0x0800ff51
 800fe70:	0800fef3 	.word	0x0800fef3
 800fe74:	0800ff51 	.word	0x0800ff51
 800fe78:	0800ff51 	.word	0x0800ff51
 800fe7c:	0800ff51 	.word	0x0800ff51
 800fe80:	0800ff51 	.word	0x0800ff51
 800fe84:	0800ff51 	.word	0x0800ff51
 800fe88:	0800ff51 	.word	0x0800ff51
 800fe8c:	0800ff51 	.word	0x0800ff51
 800fe90:	0800ff03 	.word	0x0800ff03
 800fe94:	0800ff51 	.word	0x0800ff51
 800fe98:	0800ff51 	.word	0x0800ff51
 800fe9c:	0800ff51 	.word	0x0800ff51
 800fea0:	0800ff51 	.word	0x0800ff51
 800fea4:	0800ff51 	.word	0x0800ff51
 800fea8:	0800ff51 	.word	0x0800ff51
 800feac:	0800ff51 	.word	0x0800ff51
 800feb0:	0800ff51 	.word	0x0800ff51
 800feb4:	0800ff51 	.word	0x0800ff51
 800feb8:	0800ff51 	.word	0x0800ff51
 800febc:	0800ff51 	.word	0x0800ff51
 800fec0:	0800ff51 	.word	0x0800ff51
 800fec4:	0800ff51 	.word	0x0800ff51
 800fec8:	0800ff51 	.word	0x0800ff51
 800fecc:	0800ff51 	.word	0x0800ff51
 800fed0:	0800ff43 	.word	0x0800ff43
 800fed4:	2b40      	cmp	r3, #64	@ 0x40
 800fed6:	d037      	beq.n	800ff48 <UART_SetConfig+0x6bc>
 800fed8:	e03a      	b.n	800ff50 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800feda:	f7fe f919 	bl	800e110 <HAL_RCCEx_GetD3PCLK1Freq>
 800fede:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800fee0:	e03c      	b.n	800ff5c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800fee2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800fee6:	4618      	mov	r0, r3
 800fee8:	f7fe f928 	bl	800e13c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800feec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800feee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fef0:	e034      	b.n	800ff5c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800fef2:	f107 0318 	add.w	r3, r7, #24
 800fef6:	4618      	mov	r0, r3
 800fef8:	f7fe fa74 	bl	800e3e4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800fefc:	69fb      	ldr	r3, [r7, #28]
 800fefe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ff00:	e02c      	b.n	800ff5c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ff02:	4b09      	ldr	r3, [pc, #36]	@ (800ff28 <UART_SetConfig+0x69c>)
 800ff04:	681b      	ldr	r3, [r3, #0]
 800ff06:	f003 0320 	and.w	r3, r3, #32
 800ff0a:	2b00      	cmp	r3, #0
 800ff0c:	d016      	beq.n	800ff3c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ff0e:	4b06      	ldr	r3, [pc, #24]	@ (800ff28 <UART_SetConfig+0x69c>)
 800ff10:	681b      	ldr	r3, [r3, #0]
 800ff12:	08db      	lsrs	r3, r3, #3
 800ff14:	f003 0303 	and.w	r3, r3, #3
 800ff18:	4a07      	ldr	r2, [pc, #28]	@ (800ff38 <UART_SetConfig+0x6ac>)
 800ff1a:	fa22 f303 	lsr.w	r3, r2, r3
 800ff1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ff20:	e01c      	b.n	800ff5c <UART_SetConfig+0x6d0>
 800ff22:	bf00      	nop
 800ff24:	40011400 	.word	0x40011400
 800ff28:	58024400 	.word	0x58024400
 800ff2c:	40007800 	.word	0x40007800
 800ff30:	40007c00 	.word	0x40007c00
 800ff34:	58000c00 	.word	0x58000c00
 800ff38:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800ff3c:	4b9d      	ldr	r3, [pc, #628]	@ (80101b4 <UART_SetConfig+0x928>)
 800ff3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ff40:	e00c      	b.n	800ff5c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ff42:	4b9d      	ldr	r3, [pc, #628]	@ (80101b8 <UART_SetConfig+0x92c>)
 800ff44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ff46:	e009      	b.n	800ff5c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ff48:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ff4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ff4e:	e005      	b.n	800ff5c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800ff50:	2300      	movs	r3, #0
 800ff52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ff54:	2301      	movs	r3, #1
 800ff56:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800ff5a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ff5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ff5e:	2b00      	cmp	r3, #0
 800ff60:	f000 81de 	beq.w	8010320 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ff64:	697b      	ldr	r3, [r7, #20]
 800ff66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ff68:	4a94      	ldr	r2, [pc, #592]	@ (80101bc <UART_SetConfig+0x930>)
 800ff6a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ff6e:	461a      	mov	r2, r3
 800ff70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ff72:	fbb3 f3f2 	udiv	r3, r3, r2
 800ff76:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ff78:	697b      	ldr	r3, [r7, #20]
 800ff7a:	685a      	ldr	r2, [r3, #4]
 800ff7c:	4613      	mov	r3, r2
 800ff7e:	005b      	lsls	r3, r3, #1
 800ff80:	4413      	add	r3, r2
 800ff82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ff84:	429a      	cmp	r2, r3
 800ff86:	d305      	bcc.n	800ff94 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800ff88:	697b      	ldr	r3, [r7, #20]
 800ff8a:	685b      	ldr	r3, [r3, #4]
 800ff8c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ff8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ff90:	429a      	cmp	r2, r3
 800ff92:	d903      	bls.n	800ff9c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800ff94:	2301      	movs	r3, #1
 800ff96:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ff9a:	e1c1      	b.n	8010320 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ff9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ff9e:	2200      	movs	r2, #0
 800ffa0:	60bb      	str	r3, [r7, #8]
 800ffa2:	60fa      	str	r2, [r7, #12]
 800ffa4:	697b      	ldr	r3, [r7, #20]
 800ffa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ffa8:	4a84      	ldr	r2, [pc, #528]	@ (80101bc <UART_SetConfig+0x930>)
 800ffaa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ffae:	b29b      	uxth	r3, r3
 800ffb0:	2200      	movs	r2, #0
 800ffb2:	603b      	str	r3, [r7, #0]
 800ffb4:	607a      	str	r2, [r7, #4]
 800ffb6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ffba:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800ffbe:	f7f0 f9df 	bl	8000380 <__aeabi_uldivmod>
 800ffc2:	4602      	mov	r2, r0
 800ffc4:	460b      	mov	r3, r1
 800ffc6:	4610      	mov	r0, r2
 800ffc8:	4619      	mov	r1, r3
 800ffca:	f04f 0200 	mov.w	r2, #0
 800ffce:	f04f 0300 	mov.w	r3, #0
 800ffd2:	020b      	lsls	r3, r1, #8
 800ffd4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ffd8:	0202      	lsls	r2, r0, #8
 800ffda:	6979      	ldr	r1, [r7, #20]
 800ffdc:	6849      	ldr	r1, [r1, #4]
 800ffde:	0849      	lsrs	r1, r1, #1
 800ffe0:	2000      	movs	r0, #0
 800ffe2:	460c      	mov	r4, r1
 800ffe4:	4605      	mov	r5, r0
 800ffe6:	eb12 0804 	adds.w	r8, r2, r4
 800ffea:	eb43 0905 	adc.w	r9, r3, r5
 800ffee:	697b      	ldr	r3, [r7, #20]
 800fff0:	685b      	ldr	r3, [r3, #4]
 800fff2:	2200      	movs	r2, #0
 800fff4:	469a      	mov	sl, r3
 800fff6:	4693      	mov	fp, r2
 800fff8:	4652      	mov	r2, sl
 800fffa:	465b      	mov	r3, fp
 800fffc:	4640      	mov	r0, r8
 800fffe:	4649      	mov	r1, r9
 8010000:	f7f0 f9be 	bl	8000380 <__aeabi_uldivmod>
 8010004:	4602      	mov	r2, r0
 8010006:	460b      	mov	r3, r1
 8010008:	4613      	mov	r3, r2
 801000a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 801000c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801000e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010012:	d308      	bcc.n	8010026 <UART_SetConfig+0x79a>
 8010014:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010016:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801001a:	d204      	bcs.n	8010026 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 801001c:	697b      	ldr	r3, [r7, #20]
 801001e:	681b      	ldr	r3, [r3, #0]
 8010020:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010022:	60da      	str	r2, [r3, #12]
 8010024:	e17c      	b.n	8010320 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8010026:	2301      	movs	r3, #1
 8010028:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 801002c:	e178      	b.n	8010320 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801002e:	697b      	ldr	r3, [r7, #20]
 8010030:	69db      	ldr	r3, [r3, #28]
 8010032:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010036:	f040 80c5 	bne.w	80101c4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 801003a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801003e:	2b20      	cmp	r3, #32
 8010040:	dc48      	bgt.n	80100d4 <UART_SetConfig+0x848>
 8010042:	2b00      	cmp	r3, #0
 8010044:	db7b      	blt.n	801013e <UART_SetConfig+0x8b2>
 8010046:	2b20      	cmp	r3, #32
 8010048:	d879      	bhi.n	801013e <UART_SetConfig+0x8b2>
 801004a:	a201      	add	r2, pc, #4	@ (adr r2, 8010050 <UART_SetConfig+0x7c4>)
 801004c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010050:	080100db 	.word	0x080100db
 8010054:	080100e3 	.word	0x080100e3
 8010058:	0801013f 	.word	0x0801013f
 801005c:	0801013f 	.word	0x0801013f
 8010060:	080100eb 	.word	0x080100eb
 8010064:	0801013f 	.word	0x0801013f
 8010068:	0801013f 	.word	0x0801013f
 801006c:	0801013f 	.word	0x0801013f
 8010070:	080100fb 	.word	0x080100fb
 8010074:	0801013f 	.word	0x0801013f
 8010078:	0801013f 	.word	0x0801013f
 801007c:	0801013f 	.word	0x0801013f
 8010080:	0801013f 	.word	0x0801013f
 8010084:	0801013f 	.word	0x0801013f
 8010088:	0801013f 	.word	0x0801013f
 801008c:	0801013f 	.word	0x0801013f
 8010090:	0801010b 	.word	0x0801010b
 8010094:	0801013f 	.word	0x0801013f
 8010098:	0801013f 	.word	0x0801013f
 801009c:	0801013f 	.word	0x0801013f
 80100a0:	0801013f 	.word	0x0801013f
 80100a4:	0801013f 	.word	0x0801013f
 80100a8:	0801013f 	.word	0x0801013f
 80100ac:	0801013f 	.word	0x0801013f
 80100b0:	0801013f 	.word	0x0801013f
 80100b4:	0801013f 	.word	0x0801013f
 80100b8:	0801013f 	.word	0x0801013f
 80100bc:	0801013f 	.word	0x0801013f
 80100c0:	0801013f 	.word	0x0801013f
 80100c4:	0801013f 	.word	0x0801013f
 80100c8:	0801013f 	.word	0x0801013f
 80100cc:	0801013f 	.word	0x0801013f
 80100d0:	08010131 	.word	0x08010131
 80100d4:	2b40      	cmp	r3, #64	@ 0x40
 80100d6:	d02e      	beq.n	8010136 <UART_SetConfig+0x8aa>
 80100d8:	e031      	b.n	801013e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80100da:	f7fc fda1 	bl	800cc20 <HAL_RCC_GetPCLK1Freq>
 80100de:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80100e0:	e033      	b.n	801014a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80100e2:	f7fc fdb3 	bl	800cc4c <HAL_RCC_GetPCLK2Freq>
 80100e6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80100e8:	e02f      	b.n	801014a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80100ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80100ee:	4618      	mov	r0, r3
 80100f0:	f7fe f824 	bl	800e13c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80100f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80100f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80100f8:	e027      	b.n	801014a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80100fa:	f107 0318 	add.w	r3, r7, #24
 80100fe:	4618      	mov	r0, r3
 8010100:	f7fe f970 	bl	800e3e4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010104:	69fb      	ldr	r3, [r7, #28]
 8010106:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010108:	e01f      	b.n	801014a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801010a:	4b2d      	ldr	r3, [pc, #180]	@ (80101c0 <UART_SetConfig+0x934>)
 801010c:	681b      	ldr	r3, [r3, #0]
 801010e:	f003 0320 	and.w	r3, r3, #32
 8010112:	2b00      	cmp	r3, #0
 8010114:	d009      	beq.n	801012a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010116:	4b2a      	ldr	r3, [pc, #168]	@ (80101c0 <UART_SetConfig+0x934>)
 8010118:	681b      	ldr	r3, [r3, #0]
 801011a:	08db      	lsrs	r3, r3, #3
 801011c:	f003 0303 	and.w	r3, r3, #3
 8010120:	4a24      	ldr	r2, [pc, #144]	@ (80101b4 <UART_SetConfig+0x928>)
 8010122:	fa22 f303 	lsr.w	r3, r2, r3
 8010126:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010128:	e00f      	b.n	801014a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 801012a:	4b22      	ldr	r3, [pc, #136]	@ (80101b4 <UART_SetConfig+0x928>)
 801012c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801012e:	e00c      	b.n	801014a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010130:	4b21      	ldr	r3, [pc, #132]	@ (80101b8 <UART_SetConfig+0x92c>)
 8010132:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010134:	e009      	b.n	801014a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010136:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801013a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801013c:	e005      	b.n	801014a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 801013e:	2300      	movs	r3, #0
 8010140:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8010142:	2301      	movs	r3, #1
 8010144:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8010148:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 801014a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801014c:	2b00      	cmp	r3, #0
 801014e:	f000 80e7 	beq.w	8010320 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010152:	697b      	ldr	r3, [r7, #20]
 8010154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010156:	4a19      	ldr	r2, [pc, #100]	@ (80101bc <UART_SetConfig+0x930>)
 8010158:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801015c:	461a      	mov	r2, r3
 801015e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010160:	fbb3 f3f2 	udiv	r3, r3, r2
 8010164:	005a      	lsls	r2, r3, #1
 8010166:	697b      	ldr	r3, [r7, #20]
 8010168:	685b      	ldr	r3, [r3, #4]
 801016a:	085b      	lsrs	r3, r3, #1
 801016c:	441a      	add	r2, r3
 801016e:	697b      	ldr	r3, [r7, #20]
 8010170:	685b      	ldr	r3, [r3, #4]
 8010172:	fbb2 f3f3 	udiv	r3, r2, r3
 8010176:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010178:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801017a:	2b0f      	cmp	r3, #15
 801017c:	d916      	bls.n	80101ac <UART_SetConfig+0x920>
 801017e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010180:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010184:	d212      	bcs.n	80101ac <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010186:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010188:	b29b      	uxth	r3, r3
 801018a:	f023 030f 	bic.w	r3, r3, #15
 801018e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010190:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010192:	085b      	lsrs	r3, r3, #1
 8010194:	b29b      	uxth	r3, r3
 8010196:	f003 0307 	and.w	r3, r3, #7
 801019a:	b29a      	uxth	r2, r3
 801019c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801019e:	4313      	orrs	r3, r2
 80101a0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80101a2:	697b      	ldr	r3, [r7, #20]
 80101a4:	681b      	ldr	r3, [r3, #0]
 80101a6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80101a8:	60da      	str	r2, [r3, #12]
 80101aa:	e0b9      	b.n	8010320 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80101ac:	2301      	movs	r3, #1
 80101ae:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80101b2:	e0b5      	b.n	8010320 <UART_SetConfig+0xa94>
 80101b4:	03d09000 	.word	0x03d09000
 80101b8:	003d0900 	.word	0x003d0900
 80101bc:	08023a1c 	.word	0x08023a1c
 80101c0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80101c4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80101c8:	2b20      	cmp	r3, #32
 80101ca:	dc49      	bgt.n	8010260 <UART_SetConfig+0x9d4>
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	db7c      	blt.n	80102ca <UART_SetConfig+0xa3e>
 80101d0:	2b20      	cmp	r3, #32
 80101d2:	d87a      	bhi.n	80102ca <UART_SetConfig+0xa3e>
 80101d4:	a201      	add	r2, pc, #4	@ (adr r2, 80101dc <UART_SetConfig+0x950>)
 80101d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80101da:	bf00      	nop
 80101dc:	08010267 	.word	0x08010267
 80101e0:	0801026f 	.word	0x0801026f
 80101e4:	080102cb 	.word	0x080102cb
 80101e8:	080102cb 	.word	0x080102cb
 80101ec:	08010277 	.word	0x08010277
 80101f0:	080102cb 	.word	0x080102cb
 80101f4:	080102cb 	.word	0x080102cb
 80101f8:	080102cb 	.word	0x080102cb
 80101fc:	08010287 	.word	0x08010287
 8010200:	080102cb 	.word	0x080102cb
 8010204:	080102cb 	.word	0x080102cb
 8010208:	080102cb 	.word	0x080102cb
 801020c:	080102cb 	.word	0x080102cb
 8010210:	080102cb 	.word	0x080102cb
 8010214:	080102cb 	.word	0x080102cb
 8010218:	080102cb 	.word	0x080102cb
 801021c:	08010297 	.word	0x08010297
 8010220:	080102cb 	.word	0x080102cb
 8010224:	080102cb 	.word	0x080102cb
 8010228:	080102cb 	.word	0x080102cb
 801022c:	080102cb 	.word	0x080102cb
 8010230:	080102cb 	.word	0x080102cb
 8010234:	080102cb 	.word	0x080102cb
 8010238:	080102cb 	.word	0x080102cb
 801023c:	080102cb 	.word	0x080102cb
 8010240:	080102cb 	.word	0x080102cb
 8010244:	080102cb 	.word	0x080102cb
 8010248:	080102cb 	.word	0x080102cb
 801024c:	080102cb 	.word	0x080102cb
 8010250:	080102cb 	.word	0x080102cb
 8010254:	080102cb 	.word	0x080102cb
 8010258:	080102cb 	.word	0x080102cb
 801025c:	080102bd 	.word	0x080102bd
 8010260:	2b40      	cmp	r3, #64	@ 0x40
 8010262:	d02e      	beq.n	80102c2 <UART_SetConfig+0xa36>
 8010264:	e031      	b.n	80102ca <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010266:	f7fc fcdb 	bl	800cc20 <HAL_RCC_GetPCLK1Freq>
 801026a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801026c:	e033      	b.n	80102d6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801026e:	f7fc fced 	bl	800cc4c <HAL_RCC_GetPCLK2Freq>
 8010272:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010274:	e02f      	b.n	80102d6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010276:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801027a:	4618      	mov	r0, r3
 801027c:	f7fd ff5e 	bl	800e13c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010280:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010282:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010284:	e027      	b.n	80102d6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010286:	f107 0318 	add.w	r3, r7, #24
 801028a:	4618      	mov	r0, r3
 801028c:	f7fe f8aa 	bl	800e3e4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010290:	69fb      	ldr	r3, [r7, #28]
 8010292:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010294:	e01f      	b.n	80102d6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010296:	4b2d      	ldr	r3, [pc, #180]	@ (801034c <UART_SetConfig+0xac0>)
 8010298:	681b      	ldr	r3, [r3, #0]
 801029a:	f003 0320 	and.w	r3, r3, #32
 801029e:	2b00      	cmp	r3, #0
 80102a0:	d009      	beq.n	80102b6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80102a2:	4b2a      	ldr	r3, [pc, #168]	@ (801034c <UART_SetConfig+0xac0>)
 80102a4:	681b      	ldr	r3, [r3, #0]
 80102a6:	08db      	lsrs	r3, r3, #3
 80102a8:	f003 0303 	and.w	r3, r3, #3
 80102ac:	4a28      	ldr	r2, [pc, #160]	@ (8010350 <UART_SetConfig+0xac4>)
 80102ae:	fa22 f303 	lsr.w	r3, r2, r3
 80102b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80102b4:	e00f      	b.n	80102d6 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80102b6:	4b26      	ldr	r3, [pc, #152]	@ (8010350 <UART_SetConfig+0xac4>)
 80102b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80102ba:	e00c      	b.n	80102d6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80102bc:	4b25      	ldr	r3, [pc, #148]	@ (8010354 <UART_SetConfig+0xac8>)
 80102be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80102c0:	e009      	b.n	80102d6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80102c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80102c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80102c8:	e005      	b.n	80102d6 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80102ca:	2300      	movs	r3, #0
 80102cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80102ce:	2301      	movs	r3, #1
 80102d0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80102d4:	bf00      	nop
    }

    if (pclk != 0U)
 80102d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80102d8:	2b00      	cmp	r3, #0
 80102da:	d021      	beq.n	8010320 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80102dc:	697b      	ldr	r3, [r7, #20]
 80102de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80102e0:	4a1d      	ldr	r2, [pc, #116]	@ (8010358 <UART_SetConfig+0xacc>)
 80102e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80102e6:	461a      	mov	r2, r3
 80102e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80102ea:	fbb3 f2f2 	udiv	r2, r3, r2
 80102ee:	697b      	ldr	r3, [r7, #20]
 80102f0:	685b      	ldr	r3, [r3, #4]
 80102f2:	085b      	lsrs	r3, r3, #1
 80102f4:	441a      	add	r2, r3
 80102f6:	697b      	ldr	r3, [r7, #20]
 80102f8:	685b      	ldr	r3, [r3, #4]
 80102fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80102fe:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010300:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010302:	2b0f      	cmp	r3, #15
 8010304:	d909      	bls.n	801031a <UART_SetConfig+0xa8e>
 8010306:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010308:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801030c:	d205      	bcs.n	801031a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 801030e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010310:	b29a      	uxth	r2, r3
 8010312:	697b      	ldr	r3, [r7, #20]
 8010314:	681b      	ldr	r3, [r3, #0]
 8010316:	60da      	str	r2, [r3, #12]
 8010318:	e002      	b.n	8010320 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 801031a:	2301      	movs	r3, #1
 801031c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8010320:	697b      	ldr	r3, [r7, #20]
 8010322:	2201      	movs	r2, #1
 8010324:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8010328:	697b      	ldr	r3, [r7, #20]
 801032a:	2201      	movs	r2, #1
 801032c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010330:	697b      	ldr	r3, [r7, #20]
 8010332:	2200      	movs	r2, #0
 8010334:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8010336:	697b      	ldr	r3, [r7, #20]
 8010338:	2200      	movs	r2, #0
 801033a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 801033c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8010340:	4618      	mov	r0, r3
 8010342:	3748      	adds	r7, #72	@ 0x48
 8010344:	46bd      	mov	sp, r7
 8010346:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801034a:	bf00      	nop
 801034c:	58024400 	.word	0x58024400
 8010350:	03d09000 	.word	0x03d09000
 8010354:	003d0900 	.word	0x003d0900
 8010358:	08023a1c 	.word	0x08023a1c

0801035c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 801035c:	b480      	push	{r7}
 801035e:	b083      	sub	sp, #12
 8010360:	af00      	add	r7, sp, #0
 8010362:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010368:	f003 0308 	and.w	r3, r3, #8
 801036c:	2b00      	cmp	r3, #0
 801036e:	d00a      	beq.n	8010386 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8010370:	687b      	ldr	r3, [r7, #4]
 8010372:	681b      	ldr	r3, [r3, #0]
 8010374:	685b      	ldr	r3, [r3, #4]
 8010376:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 801037a:	687b      	ldr	r3, [r7, #4]
 801037c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801037e:	687b      	ldr	r3, [r7, #4]
 8010380:	681b      	ldr	r3, [r3, #0]
 8010382:	430a      	orrs	r2, r1
 8010384:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801038a:	f003 0301 	and.w	r3, r3, #1
 801038e:	2b00      	cmp	r3, #0
 8010390:	d00a      	beq.n	80103a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8010392:	687b      	ldr	r3, [r7, #4]
 8010394:	681b      	ldr	r3, [r3, #0]
 8010396:	685b      	ldr	r3, [r3, #4]
 8010398:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 801039c:	687b      	ldr	r3, [r7, #4]
 801039e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	681b      	ldr	r3, [r3, #0]
 80103a4:	430a      	orrs	r2, r1
 80103a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80103ac:	f003 0302 	and.w	r3, r3, #2
 80103b0:	2b00      	cmp	r3, #0
 80103b2:	d00a      	beq.n	80103ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	681b      	ldr	r3, [r3, #0]
 80103b8:	685b      	ldr	r3, [r3, #4]
 80103ba:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80103be:	687b      	ldr	r3, [r7, #4]
 80103c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	681b      	ldr	r3, [r3, #0]
 80103c6:	430a      	orrs	r2, r1
 80103c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80103ca:	687b      	ldr	r3, [r7, #4]
 80103cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80103ce:	f003 0304 	and.w	r3, r3, #4
 80103d2:	2b00      	cmp	r3, #0
 80103d4:	d00a      	beq.n	80103ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80103d6:	687b      	ldr	r3, [r7, #4]
 80103d8:	681b      	ldr	r3, [r3, #0]
 80103da:	685b      	ldr	r3, [r3, #4]
 80103dc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80103e0:	687b      	ldr	r3, [r7, #4]
 80103e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	681b      	ldr	r3, [r3, #0]
 80103e8:	430a      	orrs	r2, r1
 80103ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80103f0:	f003 0310 	and.w	r3, r3, #16
 80103f4:	2b00      	cmp	r3, #0
 80103f6:	d00a      	beq.n	801040e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80103f8:	687b      	ldr	r3, [r7, #4]
 80103fa:	681b      	ldr	r3, [r3, #0]
 80103fc:	689b      	ldr	r3, [r3, #8]
 80103fe:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010406:	687b      	ldr	r3, [r7, #4]
 8010408:	681b      	ldr	r3, [r3, #0]
 801040a:	430a      	orrs	r2, r1
 801040c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010412:	f003 0320 	and.w	r3, r3, #32
 8010416:	2b00      	cmp	r3, #0
 8010418:	d00a      	beq.n	8010430 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801041a:	687b      	ldr	r3, [r7, #4]
 801041c:	681b      	ldr	r3, [r3, #0]
 801041e:	689b      	ldr	r3, [r3, #8]
 8010420:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8010424:	687b      	ldr	r3, [r7, #4]
 8010426:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010428:	687b      	ldr	r3, [r7, #4]
 801042a:	681b      	ldr	r3, [r3, #0]
 801042c:	430a      	orrs	r2, r1
 801042e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010434:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010438:	2b00      	cmp	r3, #0
 801043a:	d01a      	beq.n	8010472 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 801043c:	687b      	ldr	r3, [r7, #4]
 801043e:	681b      	ldr	r3, [r3, #0]
 8010440:	685b      	ldr	r3, [r3, #4]
 8010442:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801044a:	687b      	ldr	r3, [r7, #4]
 801044c:	681b      	ldr	r3, [r3, #0]
 801044e:	430a      	orrs	r2, r1
 8010450:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8010452:	687b      	ldr	r3, [r7, #4]
 8010454:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010456:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801045a:	d10a      	bne.n	8010472 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 801045c:	687b      	ldr	r3, [r7, #4]
 801045e:	681b      	ldr	r3, [r3, #0]
 8010460:	685b      	ldr	r3, [r3, #4]
 8010462:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801046a:	687b      	ldr	r3, [r7, #4]
 801046c:	681b      	ldr	r3, [r3, #0]
 801046e:	430a      	orrs	r2, r1
 8010470:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8010472:	687b      	ldr	r3, [r7, #4]
 8010474:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010476:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801047a:	2b00      	cmp	r3, #0
 801047c:	d00a      	beq.n	8010494 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801047e:	687b      	ldr	r3, [r7, #4]
 8010480:	681b      	ldr	r3, [r3, #0]
 8010482:	685b      	ldr	r3, [r3, #4]
 8010484:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8010488:	687b      	ldr	r3, [r7, #4]
 801048a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801048c:	687b      	ldr	r3, [r7, #4]
 801048e:	681b      	ldr	r3, [r3, #0]
 8010490:	430a      	orrs	r2, r1
 8010492:	605a      	str	r2, [r3, #4]
  }
}
 8010494:	bf00      	nop
 8010496:	370c      	adds	r7, #12
 8010498:	46bd      	mov	sp, r7
 801049a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801049e:	4770      	bx	lr

080104a0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80104a0:	b580      	push	{r7, lr}
 80104a2:	b098      	sub	sp, #96	@ 0x60
 80104a4:	af02      	add	r7, sp, #8
 80104a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80104a8:	687b      	ldr	r3, [r7, #4]
 80104aa:	2200      	movs	r2, #0
 80104ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80104b0:	f7f2 f984 	bl	80027bc <HAL_GetTick>
 80104b4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80104b6:	687b      	ldr	r3, [r7, #4]
 80104b8:	681b      	ldr	r3, [r3, #0]
 80104ba:	681b      	ldr	r3, [r3, #0]
 80104bc:	f003 0308 	and.w	r3, r3, #8
 80104c0:	2b08      	cmp	r3, #8
 80104c2:	d12f      	bne.n	8010524 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80104c4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80104c8:	9300      	str	r3, [sp, #0]
 80104ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80104cc:	2200      	movs	r2, #0
 80104ce:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80104d2:	6878      	ldr	r0, [r7, #4]
 80104d4:	f000 f88e 	bl	80105f4 <UART_WaitOnFlagUntilTimeout>
 80104d8:	4603      	mov	r3, r0
 80104da:	2b00      	cmp	r3, #0
 80104dc:	d022      	beq.n	8010524 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	681b      	ldr	r3, [r3, #0]
 80104e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80104e6:	e853 3f00 	ldrex	r3, [r3]
 80104ea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80104ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80104ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80104f2:	653b      	str	r3, [r7, #80]	@ 0x50
 80104f4:	687b      	ldr	r3, [r7, #4]
 80104f6:	681b      	ldr	r3, [r3, #0]
 80104f8:	461a      	mov	r2, r3
 80104fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80104fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80104fe:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010500:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010502:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010504:	e841 2300 	strex	r3, r2, [r1]
 8010508:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801050a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801050c:	2b00      	cmp	r3, #0
 801050e:	d1e6      	bne.n	80104de <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8010510:	687b      	ldr	r3, [r7, #4]
 8010512:	2220      	movs	r2, #32
 8010514:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8010518:	687b      	ldr	r3, [r7, #4]
 801051a:	2200      	movs	r2, #0
 801051c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010520:	2303      	movs	r3, #3
 8010522:	e063      	b.n	80105ec <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	681b      	ldr	r3, [r3, #0]
 8010528:	681b      	ldr	r3, [r3, #0]
 801052a:	f003 0304 	and.w	r3, r3, #4
 801052e:	2b04      	cmp	r3, #4
 8010530:	d149      	bne.n	80105c6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010532:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010536:	9300      	str	r3, [sp, #0]
 8010538:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801053a:	2200      	movs	r2, #0
 801053c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8010540:	6878      	ldr	r0, [r7, #4]
 8010542:	f000 f857 	bl	80105f4 <UART_WaitOnFlagUntilTimeout>
 8010546:	4603      	mov	r3, r0
 8010548:	2b00      	cmp	r3, #0
 801054a:	d03c      	beq.n	80105c6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801054c:	687b      	ldr	r3, [r7, #4]
 801054e:	681b      	ldr	r3, [r3, #0]
 8010550:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010554:	e853 3f00 	ldrex	r3, [r3]
 8010558:	623b      	str	r3, [r7, #32]
   return(result);
 801055a:	6a3b      	ldr	r3, [r7, #32]
 801055c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010560:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	681b      	ldr	r3, [r3, #0]
 8010566:	461a      	mov	r2, r3
 8010568:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801056a:	633b      	str	r3, [r7, #48]	@ 0x30
 801056c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801056e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010570:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010572:	e841 2300 	strex	r3, r2, [r1]
 8010576:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010578:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801057a:	2b00      	cmp	r3, #0
 801057c:	d1e6      	bne.n	801054c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	681b      	ldr	r3, [r3, #0]
 8010582:	3308      	adds	r3, #8
 8010584:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010586:	693b      	ldr	r3, [r7, #16]
 8010588:	e853 3f00 	ldrex	r3, [r3]
 801058c:	60fb      	str	r3, [r7, #12]
   return(result);
 801058e:	68fb      	ldr	r3, [r7, #12]
 8010590:	f023 0301 	bic.w	r3, r3, #1
 8010594:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	681b      	ldr	r3, [r3, #0]
 801059a:	3308      	adds	r3, #8
 801059c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801059e:	61fa      	str	r2, [r7, #28]
 80105a0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105a2:	69b9      	ldr	r1, [r7, #24]
 80105a4:	69fa      	ldr	r2, [r7, #28]
 80105a6:	e841 2300 	strex	r3, r2, [r1]
 80105aa:	617b      	str	r3, [r7, #20]
   return(result);
 80105ac:	697b      	ldr	r3, [r7, #20]
 80105ae:	2b00      	cmp	r3, #0
 80105b0:	d1e5      	bne.n	801057e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	2220      	movs	r2, #32
 80105b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	2200      	movs	r2, #0
 80105be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80105c2:	2303      	movs	r3, #3
 80105c4:	e012      	b.n	80105ec <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80105c6:	687b      	ldr	r3, [r7, #4]
 80105c8:	2220      	movs	r2, #32
 80105ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	2220      	movs	r2, #32
 80105d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80105d6:	687b      	ldr	r3, [r7, #4]
 80105d8:	2200      	movs	r2, #0
 80105da:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80105dc:	687b      	ldr	r3, [r7, #4]
 80105de:	2200      	movs	r2, #0
 80105e0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80105e2:	687b      	ldr	r3, [r7, #4]
 80105e4:	2200      	movs	r2, #0
 80105e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80105ea:	2300      	movs	r3, #0
}
 80105ec:	4618      	mov	r0, r3
 80105ee:	3758      	adds	r7, #88	@ 0x58
 80105f0:	46bd      	mov	sp, r7
 80105f2:	bd80      	pop	{r7, pc}

080105f4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80105f4:	b580      	push	{r7, lr}
 80105f6:	b084      	sub	sp, #16
 80105f8:	af00      	add	r7, sp, #0
 80105fa:	60f8      	str	r0, [r7, #12]
 80105fc:	60b9      	str	r1, [r7, #8]
 80105fe:	603b      	str	r3, [r7, #0]
 8010600:	4613      	mov	r3, r2
 8010602:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010604:	e04f      	b.n	80106a6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010606:	69bb      	ldr	r3, [r7, #24]
 8010608:	f1b3 3fff 	cmp.w	r3, #4294967295
 801060c:	d04b      	beq.n	80106a6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801060e:	f7f2 f8d5 	bl	80027bc <HAL_GetTick>
 8010612:	4602      	mov	r2, r0
 8010614:	683b      	ldr	r3, [r7, #0]
 8010616:	1ad3      	subs	r3, r2, r3
 8010618:	69ba      	ldr	r2, [r7, #24]
 801061a:	429a      	cmp	r2, r3
 801061c:	d302      	bcc.n	8010624 <UART_WaitOnFlagUntilTimeout+0x30>
 801061e:	69bb      	ldr	r3, [r7, #24]
 8010620:	2b00      	cmp	r3, #0
 8010622:	d101      	bne.n	8010628 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010624:	2303      	movs	r3, #3
 8010626:	e04e      	b.n	80106c6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010628:	68fb      	ldr	r3, [r7, #12]
 801062a:	681b      	ldr	r3, [r3, #0]
 801062c:	681b      	ldr	r3, [r3, #0]
 801062e:	f003 0304 	and.w	r3, r3, #4
 8010632:	2b00      	cmp	r3, #0
 8010634:	d037      	beq.n	80106a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010636:	68bb      	ldr	r3, [r7, #8]
 8010638:	2b80      	cmp	r3, #128	@ 0x80
 801063a:	d034      	beq.n	80106a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 801063c:	68bb      	ldr	r3, [r7, #8]
 801063e:	2b40      	cmp	r3, #64	@ 0x40
 8010640:	d031      	beq.n	80106a6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010642:	68fb      	ldr	r3, [r7, #12]
 8010644:	681b      	ldr	r3, [r3, #0]
 8010646:	69db      	ldr	r3, [r3, #28]
 8010648:	f003 0308 	and.w	r3, r3, #8
 801064c:	2b08      	cmp	r3, #8
 801064e:	d110      	bne.n	8010672 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010650:	68fb      	ldr	r3, [r7, #12]
 8010652:	681b      	ldr	r3, [r3, #0]
 8010654:	2208      	movs	r2, #8
 8010656:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010658:	68f8      	ldr	r0, [r7, #12]
 801065a:	f000 f839 	bl	80106d0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801065e:	68fb      	ldr	r3, [r7, #12]
 8010660:	2208      	movs	r2, #8
 8010662:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010666:	68fb      	ldr	r3, [r7, #12]
 8010668:	2200      	movs	r2, #0
 801066a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 801066e:	2301      	movs	r3, #1
 8010670:	e029      	b.n	80106c6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010672:	68fb      	ldr	r3, [r7, #12]
 8010674:	681b      	ldr	r3, [r3, #0]
 8010676:	69db      	ldr	r3, [r3, #28]
 8010678:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801067c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010680:	d111      	bne.n	80106a6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010682:	68fb      	ldr	r3, [r7, #12]
 8010684:	681b      	ldr	r3, [r3, #0]
 8010686:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801068a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801068c:	68f8      	ldr	r0, [r7, #12]
 801068e:	f000 f81f 	bl	80106d0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010692:	68fb      	ldr	r3, [r7, #12]
 8010694:	2220      	movs	r2, #32
 8010696:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801069a:	68fb      	ldr	r3, [r7, #12]
 801069c:	2200      	movs	r2, #0
 801069e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80106a2:	2303      	movs	r3, #3
 80106a4:	e00f      	b.n	80106c6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80106a6:	68fb      	ldr	r3, [r7, #12]
 80106a8:	681b      	ldr	r3, [r3, #0]
 80106aa:	69da      	ldr	r2, [r3, #28]
 80106ac:	68bb      	ldr	r3, [r7, #8]
 80106ae:	4013      	ands	r3, r2
 80106b0:	68ba      	ldr	r2, [r7, #8]
 80106b2:	429a      	cmp	r2, r3
 80106b4:	bf0c      	ite	eq
 80106b6:	2301      	moveq	r3, #1
 80106b8:	2300      	movne	r3, #0
 80106ba:	b2db      	uxtb	r3, r3
 80106bc:	461a      	mov	r2, r3
 80106be:	79fb      	ldrb	r3, [r7, #7]
 80106c0:	429a      	cmp	r2, r3
 80106c2:	d0a0      	beq.n	8010606 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80106c4:	2300      	movs	r3, #0
}
 80106c6:	4618      	mov	r0, r3
 80106c8:	3710      	adds	r7, #16
 80106ca:	46bd      	mov	sp, r7
 80106cc:	bd80      	pop	{r7, pc}
	...

080106d0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80106d0:	b480      	push	{r7}
 80106d2:	b095      	sub	sp, #84	@ 0x54
 80106d4:	af00      	add	r7, sp, #0
 80106d6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80106d8:	687b      	ldr	r3, [r7, #4]
 80106da:	681b      	ldr	r3, [r3, #0]
 80106dc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80106de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80106e0:	e853 3f00 	ldrex	r3, [r3]
 80106e4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80106e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80106e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80106ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	681b      	ldr	r3, [r3, #0]
 80106f2:	461a      	mov	r2, r3
 80106f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80106f6:	643b      	str	r3, [r7, #64]	@ 0x40
 80106f8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106fa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80106fc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80106fe:	e841 2300 	strex	r3, r2, [r1]
 8010702:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010706:	2b00      	cmp	r3, #0
 8010708:	d1e6      	bne.n	80106d8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801070a:	687b      	ldr	r3, [r7, #4]
 801070c:	681b      	ldr	r3, [r3, #0]
 801070e:	3308      	adds	r3, #8
 8010710:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010712:	6a3b      	ldr	r3, [r7, #32]
 8010714:	e853 3f00 	ldrex	r3, [r3]
 8010718:	61fb      	str	r3, [r7, #28]
   return(result);
 801071a:	69fa      	ldr	r2, [r7, #28]
 801071c:	4b1e      	ldr	r3, [pc, #120]	@ (8010798 <UART_EndRxTransfer+0xc8>)
 801071e:	4013      	ands	r3, r2
 8010720:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010722:	687b      	ldr	r3, [r7, #4]
 8010724:	681b      	ldr	r3, [r3, #0]
 8010726:	3308      	adds	r3, #8
 8010728:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801072a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801072c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801072e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010730:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010732:	e841 2300 	strex	r3, r2, [r1]
 8010736:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801073a:	2b00      	cmp	r3, #0
 801073c:	d1e5      	bne.n	801070a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801073e:	687b      	ldr	r3, [r7, #4]
 8010740:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010742:	2b01      	cmp	r3, #1
 8010744:	d118      	bne.n	8010778 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010746:	687b      	ldr	r3, [r7, #4]
 8010748:	681b      	ldr	r3, [r3, #0]
 801074a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801074c:	68fb      	ldr	r3, [r7, #12]
 801074e:	e853 3f00 	ldrex	r3, [r3]
 8010752:	60bb      	str	r3, [r7, #8]
   return(result);
 8010754:	68bb      	ldr	r3, [r7, #8]
 8010756:	f023 0310 	bic.w	r3, r3, #16
 801075a:	647b      	str	r3, [r7, #68]	@ 0x44
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	681b      	ldr	r3, [r3, #0]
 8010760:	461a      	mov	r2, r3
 8010762:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010764:	61bb      	str	r3, [r7, #24]
 8010766:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010768:	6979      	ldr	r1, [r7, #20]
 801076a:	69ba      	ldr	r2, [r7, #24]
 801076c:	e841 2300 	strex	r3, r2, [r1]
 8010770:	613b      	str	r3, [r7, #16]
   return(result);
 8010772:	693b      	ldr	r3, [r7, #16]
 8010774:	2b00      	cmp	r3, #0
 8010776:	d1e6      	bne.n	8010746 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010778:	687b      	ldr	r3, [r7, #4]
 801077a:	2220      	movs	r2, #32
 801077c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010780:	687b      	ldr	r3, [r7, #4]
 8010782:	2200      	movs	r2, #0
 8010784:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010786:	687b      	ldr	r3, [r7, #4]
 8010788:	2200      	movs	r2, #0
 801078a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 801078c:	bf00      	nop
 801078e:	3754      	adds	r7, #84	@ 0x54
 8010790:	46bd      	mov	sp, r7
 8010792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010796:	4770      	bx	lr
 8010798:	effffffe 	.word	0xeffffffe

0801079c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801079c:	b580      	push	{r7, lr}
 801079e:	b084      	sub	sp, #16
 80107a0:	af00      	add	r7, sp, #0
 80107a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80107a4:	687b      	ldr	r3, [r7, #4]
 80107a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80107a8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80107aa:	68fb      	ldr	r3, [r7, #12]
 80107ac:	2200      	movs	r2, #0
 80107ae:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80107b2:	68f8      	ldr	r0, [r7, #12]
 80107b4:	f7ff f854 	bl	800f860 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80107b8:	bf00      	nop
 80107ba:	3710      	adds	r7, #16
 80107bc:	46bd      	mov	sp, r7
 80107be:	bd80      	pop	{r7, pc}

080107c0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80107c0:	b580      	push	{r7, lr}
 80107c2:	b088      	sub	sp, #32
 80107c4:	af00      	add	r7, sp, #0
 80107c6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80107c8:	687b      	ldr	r3, [r7, #4]
 80107ca:	681b      	ldr	r3, [r3, #0]
 80107cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107ce:	68fb      	ldr	r3, [r7, #12]
 80107d0:	e853 3f00 	ldrex	r3, [r3]
 80107d4:	60bb      	str	r3, [r7, #8]
   return(result);
 80107d6:	68bb      	ldr	r3, [r7, #8]
 80107d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80107dc:	61fb      	str	r3, [r7, #28]
 80107de:	687b      	ldr	r3, [r7, #4]
 80107e0:	681b      	ldr	r3, [r3, #0]
 80107e2:	461a      	mov	r2, r3
 80107e4:	69fb      	ldr	r3, [r7, #28]
 80107e6:	61bb      	str	r3, [r7, #24]
 80107e8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107ea:	6979      	ldr	r1, [r7, #20]
 80107ec:	69ba      	ldr	r2, [r7, #24]
 80107ee:	e841 2300 	strex	r3, r2, [r1]
 80107f2:	613b      	str	r3, [r7, #16]
   return(result);
 80107f4:	693b      	ldr	r3, [r7, #16]
 80107f6:	2b00      	cmp	r3, #0
 80107f8:	d1e6      	bne.n	80107c8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80107fa:	687b      	ldr	r3, [r7, #4]
 80107fc:	2220      	movs	r2, #32
 80107fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	2200      	movs	r2, #0
 8010806:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8010808:	6878      	ldr	r0, [r7, #4]
 801080a:	f7ff f81f 	bl	800f84c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801080e:	bf00      	nop
 8010810:	3720      	adds	r7, #32
 8010812:	46bd      	mov	sp, r7
 8010814:	bd80      	pop	{r7, pc}

08010816 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8010816:	b480      	push	{r7}
 8010818:	b083      	sub	sp, #12
 801081a:	af00      	add	r7, sp, #0
 801081c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 801081e:	bf00      	nop
 8010820:	370c      	adds	r7, #12
 8010822:	46bd      	mov	sp, r7
 8010824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010828:	4770      	bx	lr

0801082a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 801082a:	b480      	push	{r7}
 801082c:	b083      	sub	sp, #12
 801082e:	af00      	add	r7, sp, #0
 8010830:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8010832:	bf00      	nop
 8010834:	370c      	adds	r7, #12
 8010836:	46bd      	mov	sp, r7
 8010838:	f85d 7b04 	ldr.w	r7, [sp], #4
 801083c:	4770      	bx	lr

0801083e <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 801083e:	b480      	push	{r7}
 8010840:	b083      	sub	sp, #12
 8010842:	af00      	add	r7, sp, #0
 8010844:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8010846:	bf00      	nop
 8010848:	370c      	adds	r7, #12
 801084a:	46bd      	mov	sp, r7
 801084c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010850:	4770      	bx	lr

08010852 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8010852:	b480      	push	{r7}
 8010854:	b085      	sub	sp, #20
 8010856:	af00      	add	r7, sp, #0
 8010858:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010860:	2b01      	cmp	r3, #1
 8010862:	d101      	bne.n	8010868 <HAL_UARTEx_DisableFifoMode+0x16>
 8010864:	2302      	movs	r3, #2
 8010866:	e027      	b.n	80108b8 <HAL_UARTEx_DisableFifoMode+0x66>
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	2201      	movs	r2, #1
 801086c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010870:	687b      	ldr	r3, [r7, #4]
 8010872:	2224      	movs	r2, #36	@ 0x24
 8010874:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	681b      	ldr	r3, [r3, #0]
 801087c:	681b      	ldr	r3, [r3, #0]
 801087e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010880:	687b      	ldr	r3, [r7, #4]
 8010882:	681b      	ldr	r3, [r3, #0]
 8010884:	681a      	ldr	r2, [r3, #0]
 8010886:	687b      	ldr	r3, [r7, #4]
 8010888:	681b      	ldr	r3, [r3, #0]
 801088a:	f022 0201 	bic.w	r2, r2, #1
 801088e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8010890:	68fb      	ldr	r3, [r7, #12]
 8010892:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8010896:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8010898:	687b      	ldr	r3, [r7, #4]
 801089a:	2200      	movs	r2, #0
 801089c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801089e:	687b      	ldr	r3, [r7, #4]
 80108a0:	681b      	ldr	r3, [r3, #0]
 80108a2:	68fa      	ldr	r2, [r7, #12]
 80108a4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	2220      	movs	r2, #32
 80108aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80108ae:	687b      	ldr	r3, [r7, #4]
 80108b0:	2200      	movs	r2, #0
 80108b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80108b6:	2300      	movs	r3, #0
}
 80108b8:	4618      	mov	r0, r3
 80108ba:	3714      	adds	r7, #20
 80108bc:	46bd      	mov	sp, r7
 80108be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108c2:	4770      	bx	lr

080108c4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80108c4:	b580      	push	{r7, lr}
 80108c6:	b084      	sub	sp, #16
 80108c8:	af00      	add	r7, sp, #0
 80108ca:	6078      	str	r0, [r7, #4]
 80108cc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80108ce:	687b      	ldr	r3, [r7, #4]
 80108d0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80108d4:	2b01      	cmp	r3, #1
 80108d6:	d101      	bne.n	80108dc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80108d8:	2302      	movs	r3, #2
 80108da:	e02d      	b.n	8010938 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80108dc:	687b      	ldr	r3, [r7, #4]
 80108de:	2201      	movs	r2, #1
 80108e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	2224      	movs	r2, #36	@ 0x24
 80108e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80108ec:	687b      	ldr	r3, [r7, #4]
 80108ee:	681b      	ldr	r3, [r3, #0]
 80108f0:	681b      	ldr	r3, [r3, #0]
 80108f2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80108f4:	687b      	ldr	r3, [r7, #4]
 80108f6:	681b      	ldr	r3, [r3, #0]
 80108f8:	681a      	ldr	r2, [r3, #0]
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	681b      	ldr	r3, [r3, #0]
 80108fe:	f022 0201 	bic.w	r2, r2, #1
 8010902:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8010904:	687b      	ldr	r3, [r7, #4]
 8010906:	681b      	ldr	r3, [r3, #0]
 8010908:	689b      	ldr	r3, [r3, #8]
 801090a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	681b      	ldr	r3, [r3, #0]
 8010912:	683a      	ldr	r2, [r7, #0]
 8010914:	430a      	orrs	r2, r1
 8010916:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010918:	6878      	ldr	r0, [r7, #4]
 801091a:	f000 f84f 	bl	80109bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801091e:	687b      	ldr	r3, [r7, #4]
 8010920:	681b      	ldr	r3, [r3, #0]
 8010922:	68fa      	ldr	r2, [r7, #12]
 8010924:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010926:	687b      	ldr	r3, [r7, #4]
 8010928:	2220      	movs	r2, #32
 801092a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801092e:	687b      	ldr	r3, [r7, #4]
 8010930:	2200      	movs	r2, #0
 8010932:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010936:	2300      	movs	r3, #0
}
 8010938:	4618      	mov	r0, r3
 801093a:	3710      	adds	r7, #16
 801093c:	46bd      	mov	sp, r7
 801093e:	bd80      	pop	{r7, pc}

08010940 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010940:	b580      	push	{r7, lr}
 8010942:	b084      	sub	sp, #16
 8010944:	af00      	add	r7, sp, #0
 8010946:	6078      	str	r0, [r7, #4]
 8010948:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801094a:	687b      	ldr	r3, [r7, #4]
 801094c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010950:	2b01      	cmp	r3, #1
 8010952:	d101      	bne.n	8010958 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8010954:	2302      	movs	r3, #2
 8010956:	e02d      	b.n	80109b4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8010958:	687b      	ldr	r3, [r7, #4]
 801095a:	2201      	movs	r2, #1
 801095c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	2224      	movs	r2, #36	@ 0x24
 8010964:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010968:	687b      	ldr	r3, [r7, #4]
 801096a:	681b      	ldr	r3, [r3, #0]
 801096c:	681b      	ldr	r3, [r3, #0]
 801096e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	681b      	ldr	r3, [r3, #0]
 8010974:	681a      	ldr	r2, [r3, #0]
 8010976:	687b      	ldr	r3, [r7, #4]
 8010978:	681b      	ldr	r3, [r3, #0]
 801097a:	f022 0201 	bic.w	r2, r2, #1
 801097e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8010980:	687b      	ldr	r3, [r7, #4]
 8010982:	681b      	ldr	r3, [r3, #0]
 8010984:	689b      	ldr	r3, [r3, #8]
 8010986:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 801098a:	687b      	ldr	r3, [r7, #4]
 801098c:	681b      	ldr	r3, [r3, #0]
 801098e:	683a      	ldr	r2, [r7, #0]
 8010990:	430a      	orrs	r2, r1
 8010992:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010994:	6878      	ldr	r0, [r7, #4]
 8010996:	f000 f811 	bl	80109bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801099a:	687b      	ldr	r3, [r7, #4]
 801099c:	681b      	ldr	r3, [r3, #0]
 801099e:	68fa      	ldr	r2, [r7, #12]
 80109a0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80109a2:	687b      	ldr	r3, [r7, #4]
 80109a4:	2220      	movs	r2, #32
 80109a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80109aa:	687b      	ldr	r3, [r7, #4]
 80109ac:	2200      	movs	r2, #0
 80109ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80109b2:	2300      	movs	r3, #0
}
 80109b4:	4618      	mov	r0, r3
 80109b6:	3710      	adds	r7, #16
 80109b8:	46bd      	mov	sp, r7
 80109ba:	bd80      	pop	{r7, pc}

080109bc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80109bc:	b480      	push	{r7}
 80109be:	b085      	sub	sp, #20
 80109c0:	af00      	add	r7, sp, #0
 80109c2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80109c4:	687b      	ldr	r3, [r7, #4]
 80109c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80109c8:	2b00      	cmp	r3, #0
 80109ca:	d108      	bne.n	80109de <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80109cc:	687b      	ldr	r3, [r7, #4]
 80109ce:	2201      	movs	r2, #1
 80109d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80109d4:	687b      	ldr	r3, [r7, #4]
 80109d6:	2201      	movs	r2, #1
 80109d8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80109dc:	e031      	b.n	8010a42 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80109de:	2310      	movs	r3, #16
 80109e0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80109e2:	2310      	movs	r3, #16
 80109e4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80109e6:	687b      	ldr	r3, [r7, #4]
 80109e8:	681b      	ldr	r3, [r3, #0]
 80109ea:	689b      	ldr	r3, [r3, #8]
 80109ec:	0e5b      	lsrs	r3, r3, #25
 80109ee:	b2db      	uxtb	r3, r3
 80109f0:	f003 0307 	and.w	r3, r3, #7
 80109f4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80109f6:	687b      	ldr	r3, [r7, #4]
 80109f8:	681b      	ldr	r3, [r3, #0]
 80109fa:	689b      	ldr	r3, [r3, #8]
 80109fc:	0f5b      	lsrs	r3, r3, #29
 80109fe:	b2db      	uxtb	r3, r3
 8010a00:	f003 0307 	and.w	r3, r3, #7
 8010a04:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010a06:	7bbb      	ldrb	r3, [r7, #14]
 8010a08:	7b3a      	ldrb	r2, [r7, #12]
 8010a0a:	4911      	ldr	r1, [pc, #68]	@ (8010a50 <UARTEx_SetNbDataToProcess+0x94>)
 8010a0c:	5c8a      	ldrb	r2, [r1, r2]
 8010a0e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8010a12:	7b3a      	ldrb	r2, [r7, #12]
 8010a14:	490f      	ldr	r1, [pc, #60]	@ (8010a54 <UARTEx_SetNbDataToProcess+0x98>)
 8010a16:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010a18:	fb93 f3f2 	sdiv	r3, r3, r2
 8010a1c:	b29a      	uxth	r2, r3
 8010a1e:	687b      	ldr	r3, [r7, #4]
 8010a20:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010a24:	7bfb      	ldrb	r3, [r7, #15]
 8010a26:	7b7a      	ldrb	r2, [r7, #13]
 8010a28:	4909      	ldr	r1, [pc, #36]	@ (8010a50 <UARTEx_SetNbDataToProcess+0x94>)
 8010a2a:	5c8a      	ldrb	r2, [r1, r2]
 8010a2c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8010a30:	7b7a      	ldrb	r2, [r7, #13]
 8010a32:	4908      	ldr	r1, [pc, #32]	@ (8010a54 <UARTEx_SetNbDataToProcess+0x98>)
 8010a34:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010a36:	fb93 f3f2 	sdiv	r3, r3, r2
 8010a3a:	b29a      	uxth	r2, r3
 8010a3c:	687b      	ldr	r3, [r7, #4]
 8010a3e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8010a42:	bf00      	nop
 8010a44:	3714      	adds	r7, #20
 8010a46:	46bd      	mov	sp, r7
 8010a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a4c:	4770      	bx	lr
 8010a4e:	bf00      	nop
 8010a50:	08023a34 	.word	0x08023a34
 8010a54:	08023a3c 	.word	0x08023a3c

08010a58 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8010a58:	b580      	push	{r7, lr}
 8010a5a:	b084      	sub	sp, #16
 8010a5c:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 8010a5e:	4b92      	ldr	r3, [pc, #584]	@ (8010ca8 <MX_LWIP_Init+0x250>)
 8010a60:	22c0      	movs	r2, #192	@ 0xc0
 8010a62:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 8010a64:	4b90      	ldr	r3, [pc, #576]	@ (8010ca8 <MX_LWIP_Init+0x250>)
 8010a66:	22a8      	movs	r2, #168	@ 0xa8
 8010a68:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 8010a6a:	4b8f      	ldr	r3, [pc, #572]	@ (8010ca8 <MX_LWIP_Init+0x250>)
 8010a6c:	2201      	movs	r2, #1
 8010a6e:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 10;
 8010a70:	4b8d      	ldr	r3, [pc, #564]	@ (8010ca8 <MX_LWIP_Init+0x250>)
 8010a72:	220a      	movs	r2, #10
 8010a74:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 8010a76:	4b8d      	ldr	r3, [pc, #564]	@ (8010cac <MX_LWIP_Init+0x254>)
 8010a78:	22ff      	movs	r2, #255	@ 0xff
 8010a7a:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 8010a7c:	4b8b      	ldr	r3, [pc, #556]	@ (8010cac <MX_LWIP_Init+0x254>)
 8010a7e:	22ff      	movs	r2, #255	@ 0xff
 8010a80:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 8010a82:	4b8a      	ldr	r3, [pc, #552]	@ (8010cac <MX_LWIP_Init+0x254>)
 8010a84:	22ff      	movs	r2, #255	@ 0xff
 8010a86:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 8010a88:	4b88      	ldr	r3, [pc, #544]	@ (8010cac <MX_LWIP_Init+0x254>)
 8010a8a:	2200      	movs	r2, #0
 8010a8c:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 8010a8e:	4b88      	ldr	r3, [pc, #544]	@ (8010cb0 <MX_LWIP_Init+0x258>)
 8010a90:	22c0      	movs	r2, #192	@ 0xc0
 8010a92:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 8010a94:	4b86      	ldr	r3, [pc, #536]	@ (8010cb0 <MX_LWIP_Init+0x258>)
 8010a96:	22a8      	movs	r2, #168	@ 0xa8
 8010a98:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 8010a9a:	4b85      	ldr	r3, [pc, #532]	@ (8010cb0 <MX_LWIP_Init+0x258>)
 8010a9c:	2201      	movs	r2, #1
 8010a9e:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 8010aa0:	4b83      	ldr	r3, [pc, #524]	@ (8010cb0 <MX_LWIP_Init+0x258>)
 8010aa2:	2201      	movs	r2, #1
 8010aa4:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 8010aa6:	2100      	movs	r1, #0
 8010aa8:	2000      	movs	r0, #0
 8010aaa:	f004 fe35 	bl	8015718 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8010aae:	4b7e      	ldr	r3, [pc, #504]	@ (8010ca8 <MX_LWIP_Init+0x250>)
 8010ab0:	781b      	ldrb	r3, [r3, #0]
 8010ab2:	061a      	lsls	r2, r3, #24
 8010ab4:	4b7c      	ldr	r3, [pc, #496]	@ (8010ca8 <MX_LWIP_Init+0x250>)
 8010ab6:	785b      	ldrb	r3, [r3, #1]
 8010ab8:	041b      	lsls	r3, r3, #16
 8010aba:	431a      	orrs	r2, r3
 8010abc:	4b7a      	ldr	r3, [pc, #488]	@ (8010ca8 <MX_LWIP_Init+0x250>)
 8010abe:	789b      	ldrb	r3, [r3, #2]
 8010ac0:	021b      	lsls	r3, r3, #8
 8010ac2:	4313      	orrs	r3, r2
 8010ac4:	4a78      	ldr	r2, [pc, #480]	@ (8010ca8 <MX_LWIP_Init+0x250>)
 8010ac6:	78d2      	ldrb	r2, [r2, #3]
 8010ac8:	4313      	orrs	r3, r2
 8010aca:	061a      	lsls	r2, r3, #24
 8010acc:	4b76      	ldr	r3, [pc, #472]	@ (8010ca8 <MX_LWIP_Init+0x250>)
 8010ace:	781b      	ldrb	r3, [r3, #0]
 8010ad0:	0619      	lsls	r1, r3, #24
 8010ad2:	4b75      	ldr	r3, [pc, #468]	@ (8010ca8 <MX_LWIP_Init+0x250>)
 8010ad4:	785b      	ldrb	r3, [r3, #1]
 8010ad6:	041b      	lsls	r3, r3, #16
 8010ad8:	4319      	orrs	r1, r3
 8010ada:	4b73      	ldr	r3, [pc, #460]	@ (8010ca8 <MX_LWIP_Init+0x250>)
 8010adc:	789b      	ldrb	r3, [r3, #2]
 8010ade:	021b      	lsls	r3, r3, #8
 8010ae0:	430b      	orrs	r3, r1
 8010ae2:	4971      	ldr	r1, [pc, #452]	@ (8010ca8 <MX_LWIP_Init+0x250>)
 8010ae4:	78c9      	ldrb	r1, [r1, #3]
 8010ae6:	430b      	orrs	r3, r1
 8010ae8:	021b      	lsls	r3, r3, #8
 8010aea:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8010aee:	431a      	orrs	r2, r3
 8010af0:	4b6d      	ldr	r3, [pc, #436]	@ (8010ca8 <MX_LWIP_Init+0x250>)
 8010af2:	781b      	ldrb	r3, [r3, #0]
 8010af4:	0619      	lsls	r1, r3, #24
 8010af6:	4b6c      	ldr	r3, [pc, #432]	@ (8010ca8 <MX_LWIP_Init+0x250>)
 8010af8:	785b      	ldrb	r3, [r3, #1]
 8010afa:	041b      	lsls	r3, r3, #16
 8010afc:	4319      	orrs	r1, r3
 8010afe:	4b6a      	ldr	r3, [pc, #424]	@ (8010ca8 <MX_LWIP_Init+0x250>)
 8010b00:	789b      	ldrb	r3, [r3, #2]
 8010b02:	021b      	lsls	r3, r3, #8
 8010b04:	430b      	orrs	r3, r1
 8010b06:	4968      	ldr	r1, [pc, #416]	@ (8010ca8 <MX_LWIP_Init+0x250>)
 8010b08:	78c9      	ldrb	r1, [r1, #3]
 8010b0a:	430b      	orrs	r3, r1
 8010b0c:	0a1b      	lsrs	r3, r3, #8
 8010b0e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8010b12:	431a      	orrs	r2, r3
 8010b14:	4b64      	ldr	r3, [pc, #400]	@ (8010ca8 <MX_LWIP_Init+0x250>)
 8010b16:	781b      	ldrb	r3, [r3, #0]
 8010b18:	0619      	lsls	r1, r3, #24
 8010b1a:	4b63      	ldr	r3, [pc, #396]	@ (8010ca8 <MX_LWIP_Init+0x250>)
 8010b1c:	785b      	ldrb	r3, [r3, #1]
 8010b1e:	041b      	lsls	r3, r3, #16
 8010b20:	4319      	orrs	r1, r3
 8010b22:	4b61      	ldr	r3, [pc, #388]	@ (8010ca8 <MX_LWIP_Init+0x250>)
 8010b24:	789b      	ldrb	r3, [r3, #2]
 8010b26:	021b      	lsls	r3, r3, #8
 8010b28:	430b      	orrs	r3, r1
 8010b2a:	495f      	ldr	r1, [pc, #380]	@ (8010ca8 <MX_LWIP_Init+0x250>)
 8010b2c:	78c9      	ldrb	r1, [r1, #3]
 8010b2e:	430b      	orrs	r3, r1
 8010b30:	0e1b      	lsrs	r3, r3, #24
 8010b32:	4313      	orrs	r3, r2
 8010b34:	4a5f      	ldr	r2, [pc, #380]	@ (8010cb4 <MX_LWIP_Init+0x25c>)
 8010b36:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8010b38:	4b5c      	ldr	r3, [pc, #368]	@ (8010cac <MX_LWIP_Init+0x254>)
 8010b3a:	781b      	ldrb	r3, [r3, #0]
 8010b3c:	061a      	lsls	r2, r3, #24
 8010b3e:	4b5b      	ldr	r3, [pc, #364]	@ (8010cac <MX_LWIP_Init+0x254>)
 8010b40:	785b      	ldrb	r3, [r3, #1]
 8010b42:	041b      	lsls	r3, r3, #16
 8010b44:	431a      	orrs	r2, r3
 8010b46:	4b59      	ldr	r3, [pc, #356]	@ (8010cac <MX_LWIP_Init+0x254>)
 8010b48:	789b      	ldrb	r3, [r3, #2]
 8010b4a:	021b      	lsls	r3, r3, #8
 8010b4c:	4313      	orrs	r3, r2
 8010b4e:	4a57      	ldr	r2, [pc, #348]	@ (8010cac <MX_LWIP_Init+0x254>)
 8010b50:	78d2      	ldrb	r2, [r2, #3]
 8010b52:	4313      	orrs	r3, r2
 8010b54:	061a      	lsls	r2, r3, #24
 8010b56:	4b55      	ldr	r3, [pc, #340]	@ (8010cac <MX_LWIP_Init+0x254>)
 8010b58:	781b      	ldrb	r3, [r3, #0]
 8010b5a:	0619      	lsls	r1, r3, #24
 8010b5c:	4b53      	ldr	r3, [pc, #332]	@ (8010cac <MX_LWIP_Init+0x254>)
 8010b5e:	785b      	ldrb	r3, [r3, #1]
 8010b60:	041b      	lsls	r3, r3, #16
 8010b62:	4319      	orrs	r1, r3
 8010b64:	4b51      	ldr	r3, [pc, #324]	@ (8010cac <MX_LWIP_Init+0x254>)
 8010b66:	789b      	ldrb	r3, [r3, #2]
 8010b68:	021b      	lsls	r3, r3, #8
 8010b6a:	430b      	orrs	r3, r1
 8010b6c:	494f      	ldr	r1, [pc, #316]	@ (8010cac <MX_LWIP_Init+0x254>)
 8010b6e:	78c9      	ldrb	r1, [r1, #3]
 8010b70:	430b      	orrs	r3, r1
 8010b72:	021b      	lsls	r3, r3, #8
 8010b74:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8010b78:	431a      	orrs	r2, r3
 8010b7a:	4b4c      	ldr	r3, [pc, #304]	@ (8010cac <MX_LWIP_Init+0x254>)
 8010b7c:	781b      	ldrb	r3, [r3, #0]
 8010b7e:	0619      	lsls	r1, r3, #24
 8010b80:	4b4a      	ldr	r3, [pc, #296]	@ (8010cac <MX_LWIP_Init+0x254>)
 8010b82:	785b      	ldrb	r3, [r3, #1]
 8010b84:	041b      	lsls	r3, r3, #16
 8010b86:	4319      	orrs	r1, r3
 8010b88:	4b48      	ldr	r3, [pc, #288]	@ (8010cac <MX_LWIP_Init+0x254>)
 8010b8a:	789b      	ldrb	r3, [r3, #2]
 8010b8c:	021b      	lsls	r3, r3, #8
 8010b8e:	430b      	orrs	r3, r1
 8010b90:	4946      	ldr	r1, [pc, #280]	@ (8010cac <MX_LWIP_Init+0x254>)
 8010b92:	78c9      	ldrb	r1, [r1, #3]
 8010b94:	430b      	orrs	r3, r1
 8010b96:	0a1b      	lsrs	r3, r3, #8
 8010b98:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8010b9c:	431a      	orrs	r2, r3
 8010b9e:	4b43      	ldr	r3, [pc, #268]	@ (8010cac <MX_LWIP_Init+0x254>)
 8010ba0:	781b      	ldrb	r3, [r3, #0]
 8010ba2:	0619      	lsls	r1, r3, #24
 8010ba4:	4b41      	ldr	r3, [pc, #260]	@ (8010cac <MX_LWIP_Init+0x254>)
 8010ba6:	785b      	ldrb	r3, [r3, #1]
 8010ba8:	041b      	lsls	r3, r3, #16
 8010baa:	4319      	orrs	r1, r3
 8010bac:	4b3f      	ldr	r3, [pc, #252]	@ (8010cac <MX_LWIP_Init+0x254>)
 8010bae:	789b      	ldrb	r3, [r3, #2]
 8010bb0:	021b      	lsls	r3, r3, #8
 8010bb2:	430b      	orrs	r3, r1
 8010bb4:	493d      	ldr	r1, [pc, #244]	@ (8010cac <MX_LWIP_Init+0x254>)
 8010bb6:	78c9      	ldrb	r1, [r1, #3]
 8010bb8:	430b      	orrs	r3, r1
 8010bba:	0e1b      	lsrs	r3, r3, #24
 8010bbc:	4313      	orrs	r3, r2
 8010bbe:	4a3e      	ldr	r2, [pc, #248]	@ (8010cb8 <MX_LWIP_Init+0x260>)
 8010bc0:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8010bc2:	4b3b      	ldr	r3, [pc, #236]	@ (8010cb0 <MX_LWIP_Init+0x258>)
 8010bc4:	781b      	ldrb	r3, [r3, #0]
 8010bc6:	061a      	lsls	r2, r3, #24
 8010bc8:	4b39      	ldr	r3, [pc, #228]	@ (8010cb0 <MX_LWIP_Init+0x258>)
 8010bca:	785b      	ldrb	r3, [r3, #1]
 8010bcc:	041b      	lsls	r3, r3, #16
 8010bce:	431a      	orrs	r2, r3
 8010bd0:	4b37      	ldr	r3, [pc, #220]	@ (8010cb0 <MX_LWIP_Init+0x258>)
 8010bd2:	789b      	ldrb	r3, [r3, #2]
 8010bd4:	021b      	lsls	r3, r3, #8
 8010bd6:	4313      	orrs	r3, r2
 8010bd8:	4a35      	ldr	r2, [pc, #212]	@ (8010cb0 <MX_LWIP_Init+0x258>)
 8010bda:	78d2      	ldrb	r2, [r2, #3]
 8010bdc:	4313      	orrs	r3, r2
 8010bde:	061a      	lsls	r2, r3, #24
 8010be0:	4b33      	ldr	r3, [pc, #204]	@ (8010cb0 <MX_LWIP_Init+0x258>)
 8010be2:	781b      	ldrb	r3, [r3, #0]
 8010be4:	0619      	lsls	r1, r3, #24
 8010be6:	4b32      	ldr	r3, [pc, #200]	@ (8010cb0 <MX_LWIP_Init+0x258>)
 8010be8:	785b      	ldrb	r3, [r3, #1]
 8010bea:	041b      	lsls	r3, r3, #16
 8010bec:	4319      	orrs	r1, r3
 8010bee:	4b30      	ldr	r3, [pc, #192]	@ (8010cb0 <MX_LWIP_Init+0x258>)
 8010bf0:	789b      	ldrb	r3, [r3, #2]
 8010bf2:	021b      	lsls	r3, r3, #8
 8010bf4:	430b      	orrs	r3, r1
 8010bf6:	492e      	ldr	r1, [pc, #184]	@ (8010cb0 <MX_LWIP_Init+0x258>)
 8010bf8:	78c9      	ldrb	r1, [r1, #3]
 8010bfa:	430b      	orrs	r3, r1
 8010bfc:	021b      	lsls	r3, r3, #8
 8010bfe:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8010c02:	431a      	orrs	r2, r3
 8010c04:	4b2a      	ldr	r3, [pc, #168]	@ (8010cb0 <MX_LWIP_Init+0x258>)
 8010c06:	781b      	ldrb	r3, [r3, #0]
 8010c08:	0619      	lsls	r1, r3, #24
 8010c0a:	4b29      	ldr	r3, [pc, #164]	@ (8010cb0 <MX_LWIP_Init+0x258>)
 8010c0c:	785b      	ldrb	r3, [r3, #1]
 8010c0e:	041b      	lsls	r3, r3, #16
 8010c10:	4319      	orrs	r1, r3
 8010c12:	4b27      	ldr	r3, [pc, #156]	@ (8010cb0 <MX_LWIP_Init+0x258>)
 8010c14:	789b      	ldrb	r3, [r3, #2]
 8010c16:	021b      	lsls	r3, r3, #8
 8010c18:	430b      	orrs	r3, r1
 8010c1a:	4925      	ldr	r1, [pc, #148]	@ (8010cb0 <MX_LWIP_Init+0x258>)
 8010c1c:	78c9      	ldrb	r1, [r1, #3]
 8010c1e:	430b      	orrs	r3, r1
 8010c20:	0a1b      	lsrs	r3, r3, #8
 8010c22:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8010c26:	431a      	orrs	r2, r3
 8010c28:	4b21      	ldr	r3, [pc, #132]	@ (8010cb0 <MX_LWIP_Init+0x258>)
 8010c2a:	781b      	ldrb	r3, [r3, #0]
 8010c2c:	0619      	lsls	r1, r3, #24
 8010c2e:	4b20      	ldr	r3, [pc, #128]	@ (8010cb0 <MX_LWIP_Init+0x258>)
 8010c30:	785b      	ldrb	r3, [r3, #1]
 8010c32:	041b      	lsls	r3, r3, #16
 8010c34:	4319      	orrs	r1, r3
 8010c36:	4b1e      	ldr	r3, [pc, #120]	@ (8010cb0 <MX_LWIP_Init+0x258>)
 8010c38:	789b      	ldrb	r3, [r3, #2]
 8010c3a:	021b      	lsls	r3, r3, #8
 8010c3c:	430b      	orrs	r3, r1
 8010c3e:	491c      	ldr	r1, [pc, #112]	@ (8010cb0 <MX_LWIP_Init+0x258>)
 8010c40:	78c9      	ldrb	r1, [r1, #3]
 8010c42:	430b      	orrs	r3, r1
 8010c44:	0e1b      	lsrs	r3, r3, #24
 8010c46:	4313      	orrs	r3, r2
 8010c48:	4a1c      	ldr	r2, [pc, #112]	@ (8010cbc <MX_LWIP_Init+0x264>)
 8010c4a:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8010c4c:	4b1c      	ldr	r3, [pc, #112]	@ (8010cc0 <MX_LWIP_Init+0x268>)
 8010c4e:	9302      	str	r3, [sp, #8]
 8010c50:	4b1c      	ldr	r3, [pc, #112]	@ (8010cc4 <MX_LWIP_Init+0x26c>)
 8010c52:	9301      	str	r3, [sp, #4]
 8010c54:	2300      	movs	r3, #0
 8010c56:	9300      	str	r3, [sp, #0]
 8010c58:	4b18      	ldr	r3, [pc, #96]	@ (8010cbc <MX_LWIP_Init+0x264>)
 8010c5a:	4a17      	ldr	r2, [pc, #92]	@ (8010cb8 <MX_LWIP_Init+0x260>)
 8010c5c:	4915      	ldr	r1, [pc, #84]	@ (8010cb4 <MX_LWIP_Init+0x25c>)
 8010c5e:	481a      	ldr	r0, [pc, #104]	@ (8010cc8 <MX_LWIP_Init+0x270>)
 8010c60:	f004 ff9a 	bl	8015b98 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8010c64:	4818      	ldr	r0, [pc, #96]	@ (8010cc8 <MX_LWIP_Init+0x270>)
 8010c66:	f005 f949 	bl	8015efc <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 8010c6a:	4817      	ldr	r0, [pc, #92]	@ (8010cc8 <MX_LWIP_Init+0x270>)
 8010c6c:	f005 f956 	bl	8015f1c <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 8010c70:	4916      	ldr	r1, [pc, #88]	@ (8010ccc <MX_LWIP_Init+0x274>)
 8010c72:	4815      	ldr	r0, [pc, #84]	@ (8010cc8 <MX_LWIP_Init+0x270>)
 8010c74:	f005 fa54 	bl	8016120 <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 8010c78:	2224      	movs	r2, #36	@ 0x24
 8010c7a:	2100      	movs	r1, #0
 8010c7c:	4814      	ldr	r0, [pc, #80]	@ (8010cd0 <MX_LWIP_Init+0x278>)
 8010c7e:	f00e fe8d 	bl	801f99c <memset>
  attributes.name = "EthLink";
 8010c82:	4b13      	ldr	r3, [pc, #76]	@ (8010cd0 <MX_LWIP_Init+0x278>)
 8010c84:	4a13      	ldr	r2, [pc, #76]	@ (8010cd4 <MX_LWIP_Init+0x27c>)
 8010c86:	601a      	str	r2, [r3, #0]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 8010c88:	4b11      	ldr	r3, [pc, #68]	@ (8010cd0 <MX_LWIP_Init+0x278>)
 8010c8a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8010c8e:	615a      	str	r2, [r3, #20]
  attributes.priority = osPriorityBelowNormal;
 8010c90:	4b0f      	ldr	r3, [pc, #60]	@ (8010cd0 <MX_LWIP_Init+0x278>)
 8010c92:	2210      	movs	r2, #16
 8010c94:	619a      	str	r2, [r3, #24]
  osThreadNew(ethernet_link_thread, &gnetif, &attributes);
 8010c96:	4a0e      	ldr	r2, [pc, #56]	@ (8010cd0 <MX_LWIP_Init+0x278>)
 8010c98:	490b      	ldr	r1, [pc, #44]	@ (8010cc8 <MX_LWIP_Init+0x270>)
 8010c9a:	480f      	ldr	r0, [pc, #60]	@ (8010cd8 <MX_LWIP_Init+0x280>)
 8010c9c:	f000 fe11 	bl	80118c2 <osThreadNew>
/* USER CODE END H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8010ca0:	bf00      	nop
 8010ca2:	46bd      	mov	sp, r7
 8010ca4:	bd80      	pop	{r7, pc}
 8010ca6:	bf00      	nop
 8010ca8:	240004a0 	.word	0x240004a0
 8010cac:	240004a4 	.word	0x240004a4
 8010cb0:	240004a8 	.word	0x240004a8
 8010cb4:	24000494 	.word	0x24000494
 8010cb8:	24000498 	.word	0x24000498
 8010cbc:	2400049c 	.word	0x2400049c
 8010cc0:	08015655 	.word	0x08015655
 8010cc4:	08011269 	.word	0x08011269
 8010cc8:	24000460 	.word	0x24000460
 8010ccc:	08010cdd 	.word	0x08010cdd
 8010cd0:	240004ac 	.word	0x240004ac
 8010cd4:	080208d4 	.word	0x080208d4
 8010cd8:	08011519 	.word	0x08011519

08010cdc <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 8010cdc:	b480      	push	{r7}
 8010cde:	b083      	sub	sp, #12
 8010ce0:	af00      	add	r7, sp, #0
 8010ce2:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 8010ce4:	bf00      	nop
 8010ce6:	370c      	adds	r7, #12
 8010ce8:	46bd      	mov	sp, r7
 8010cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cee:	4770      	bx	lr

08010cf0 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 8010cf0:	b580      	push	{r7, lr}
 8010cf2:	b082      	sub	sp, #8
 8010cf4:	af00      	add	r7, sp, #0
 8010cf6:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 8010cf8:	4b04      	ldr	r3, [pc, #16]	@ (8010d0c <HAL_ETH_RxCpltCallback+0x1c>)
 8010cfa:	681b      	ldr	r3, [r3, #0]
 8010cfc:	4618      	mov	r0, r3
 8010cfe:	f001 f877 	bl	8011df0 <osSemaphoreRelease>
}
 8010d02:	bf00      	nop
 8010d04:	3708      	adds	r7, #8
 8010d06:	46bd      	mov	sp, r7
 8010d08:	bd80      	pop	{r7, pc}
 8010d0a:	bf00      	nop
 8010d0c:	240004d8 	.word	0x240004d8

08010d10 <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 8010d10:	b580      	push	{r7, lr}
 8010d12:	b082      	sub	sp, #8
 8010d14:	af00      	add	r7, sp, #0
 8010d16:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 8010d18:	4b04      	ldr	r3, [pc, #16]	@ (8010d2c <HAL_ETH_TxCpltCallback+0x1c>)
 8010d1a:	681b      	ldr	r3, [r3, #0]
 8010d1c:	4618      	mov	r0, r3
 8010d1e:	f001 f867 	bl	8011df0 <osSemaphoreRelease>
}
 8010d22:	bf00      	nop
 8010d24:	3708      	adds	r7, #8
 8010d26:	46bd      	mov	sp, r7
 8010d28:	bd80      	pop	{r7, pc}
 8010d2a:	bf00      	nop
 8010d2c:	240004dc 	.word	0x240004dc

08010d30 <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 8010d30:	b580      	push	{r7, lr}
 8010d32:	b082      	sub	sp, #8
 8010d34:	af00      	add	r7, sp, #0
 8010d36:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMACSR_RBU) == ETH_DMACSR_RBU)
 8010d38:	6878      	ldr	r0, [r7, #4]
 8010d3a:	f7f7 f99c 	bl	8008076 <HAL_ETH_GetDMAError>
 8010d3e:	4603      	mov	r3, r0
 8010d40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010d44:	2b80      	cmp	r3, #128	@ 0x80
 8010d46:	d104      	bne.n	8010d52 <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 8010d48:	4b04      	ldr	r3, [pc, #16]	@ (8010d5c <HAL_ETH_ErrorCallback+0x2c>)
 8010d4a:	681b      	ldr	r3, [r3, #0]
 8010d4c:	4618      	mov	r0, r3
 8010d4e:	f001 f84f 	bl	8011df0 <osSemaphoreRelease>
  }
}
 8010d52:	bf00      	nop
 8010d54:	3708      	adds	r7, #8
 8010d56:	46bd      	mov	sp, r7
 8010d58:	bd80      	pop	{r7, pc}
 8010d5a:	bf00      	nop
 8010d5c:	240004d8 	.word	0x240004d8

08010d60 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 8010d60:	b580      	push	{r7, lr}
 8010d62:	b0aa      	sub	sp, #168	@ 0xa8
 8010d64:	af00      	add	r7, sp, #0
 8010d66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 8010d68:	2300      	movs	r3, #0
 8010d6a:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
/* USER CODE BEGIN OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  osThreadAttr_t attributes;
/* USER CODE END OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  uint32_t duplex, speed = 0;
 8010d6e:	2300      	movs	r3, #0
 8010d70:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  int32_t PHYLinkState = 0;
 8010d74:	2300      	movs	r3, #0
 8010d76:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  ETH_MACConfigTypeDef MACConf = {0};
 8010d7a:	f107 0310 	add.w	r3, r7, #16
 8010d7e:	2264      	movs	r2, #100	@ 0x64
 8010d80:	2100      	movs	r1, #0
 8010d82:	4618      	mov	r0, r3
 8010d84:	f00e fe0a 	bl	801f99c <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8010d88:	4b89      	ldr	r3, [pc, #548]	@ (8010fb0 <low_level_init+0x250>)
 8010d8a:	4a8a      	ldr	r2, [pc, #552]	@ (8010fb4 <low_level_init+0x254>)
 8010d8c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8010d8e:	2300      	movs	r3, #0
 8010d90:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 8010d92:	2380      	movs	r3, #128	@ 0x80
 8010d94:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 8010d96:	23e1      	movs	r3, #225	@ 0xe1
 8010d98:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 8010d9a:	2300      	movs	r3, #0
 8010d9c:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 8010d9e:	2300      	movs	r3, #0
 8010da0:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 8010da2:	2300      	movs	r3, #0
 8010da4:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 8010da6:	4a82      	ldr	r2, [pc, #520]	@ (8010fb0 <low_level_init+0x250>)
 8010da8:	f107 0308 	add.w	r3, r7, #8
 8010dac:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8010dae:	4b80      	ldr	r3, [pc, #512]	@ (8010fb0 <low_level_init+0x250>)
 8010db0:	2201      	movs	r2, #1
 8010db2:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8010db4:	4b7e      	ldr	r3, [pc, #504]	@ (8010fb0 <low_level_init+0x250>)
 8010db6:	4a80      	ldr	r2, [pc, #512]	@ (8010fb8 <low_level_init+0x258>)
 8010db8:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8010dba:	4b7d      	ldr	r3, [pc, #500]	@ (8010fb0 <low_level_init+0x250>)
 8010dbc:	4a7f      	ldr	r2, [pc, #508]	@ (8010fbc <low_level_init+0x25c>)
 8010dbe:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 8010dc0:	4b7b      	ldr	r3, [pc, #492]	@ (8010fb0 <low_level_init+0x250>)
 8010dc2:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8010dc6:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8010dc8:	4879      	ldr	r0, [pc, #484]	@ (8010fb0 <low_level_init+0x250>)
 8010dca:	f7f6 f935 	bl	8007038 <HAL_ETH_Init>
 8010dce:	4603      	mov	r3, r0
 8010dd0:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8010dd4:	2238      	movs	r2, #56	@ 0x38
 8010dd6:	2100      	movs	r1, #0
 8010dd8:	4879      	ldr	r0, [pc, #484]	@ (8010fc0 <low_level_init+0x260>)
 8010dda:	f00e fddf 	bl	801f99c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8010dde:	4b78      	ldr	r3, [pc, #480]	@ (8010fc0 <low_level_init+0x260>)
 8010de0:	2221      	movs	r2, #33	@ 0x21
 8010de2:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8010de4:	4b76      	ldr	r3, [pc, #472]	@ (8010fc0 <low_level_init+0x260>)
 8010de6:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8010dea:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8010dec:	4b74      	ldr	r3, [pc, #464]	@ (8010fc0 <low_level_init+0x260>)
 8010dee:	2200      	movs	r2, #0
 8010df0:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 8010df2:	4874      	ldr	r0, [pc, #464]	@ (8010fc4 <low_level_init+0x264>)
 8010df4:	f004 fd8a 	bl	801590c <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET
  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8010df8:	687b      	ldr	r3, [r7, #4]
 8010dfa:	2206      	movs	r2, #6
 8010dfc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8010e00:	4b6b      	ldr	r3, [pc, #428]	@ (8010fb0 <low_level_init+0x250>)
 8010e02:	685b      	ldr	r3, [r3, #4]
 8010e04:	781a      	ldrb	r2, [r3, #0]
 8010e06:	687b      	ldr	r3, [r7, #4]
 8010e08:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8010e0c:	4b68      	ldr	r3, [pc, #416]	@ (8010fb0 <low_level_init+0x250>)
 8010e0e:	685b      	ldr	r3, [r3, #4]
 8010e10:	785a      	ldrb	r2, [r3, #1]
 8010e12:	687b      	ldr	r3, [r7, #4]
 8010e14:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8010e18:	4b65      	ldr	r3, [pc, #404]	@ (8010fb0 <low_level_init+0x250>)
 8010e1a:	685b      	ldr	r3, [r3, #4]
 8010e1c:	789a      	ldrb	r2, [r3, #2]
 8010e1e:	687b      	ldr	r3, [r7, #4]
 8010e20:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8010e24:	4b62      	ldr	r3, [pc, #392]	@ (8010fb0 <low_level_init+0x250>)
 8010e26:	685b      	ldr	r3, [r3, #4]
 8010e28:	78da      	ldrb	r2, [r3, #3]
 8010e2a:	687b      	ldr	r3, [r7, #4]
 8010e2c:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8010e30:	4b5f      	ldr	r3, [pc, #380]	@ (8010fb0 <low_level_init+0x250>)
 8010e32:	685b      	ldr	r3, [r3, #4]
 8010e34:	791a      	ldrb	r2, [r3, #4]
 8010e36:	687b      	ldr	r3, [r7, #4]
 8010e38:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8010e3c:	4b5c      	ldr	r3, [pc, #368]	@ (8010fb0 <low_level_init+0x250>)
 8010e3e:	685b      	ldr	r3, [r3, #4]
 8010e40:	795a      	ldrb	r2, [r3, #5]
 8010e42:	687b      	ldr	r3, [r7, #4]
 8010e44:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 8010e48:	687b      	ldr	r3, [r7, #4]
 8010e4a:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8010e4e:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8010e50:	687b      	ldr	r3, [r7, #4]
 8010e52:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8010e56:	f043 030a 	orr.w	r3, r3, #10
 8010e5a:	b2da      	uxtb	r2, r3
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  RxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 8010e62:	2200      	movs	r2, #0
 8010e64:	2100      	movs	r1, #0
 8010e66:	2001      	movs	r0, #1
 8010e68:	f000 fee6 	bl	8011c38 <osSemaphoreNew>
 8010e6c:	4603      	mov	r3, r0
 8010e6e:	4a56      	ldr	r2, [pc, #344]	@ (8010fc8 <low_level_init+0x268>)
 8010e70:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  TxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 8010e72:	2200      	movs	r2, #0
 8010e74:	2100      	movs	r1, #0
 8010e76:	2001      	movs	r0, #1
 8010e78:	f000 fede 	bl	8011c38 <osSemaphoreNew>
 8010e7c:	4603      	mov	r3, r0
 8010e7e:	4a53      	ldr	r2, [pc, #332]	@ (8010fcc <low_level_init+0x26c>)
 8010e80:	6013      	str	r3, [r2, #0]

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 8010e82:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8010e86:	2224      	movs	r2, #36	@ 0x24
 8010e88:	2100      	movs	r1, #0
 8010e8a:	4618      	mov	r0, r3
 8010e8c:	f00e fd86 	bl	801f99c <memset>
  attributes.name = "EthIf";
 8010e90:	4b4f      	ldr	r3, [pc, #316]	@ (8010fd0 <low_level_init+0x270>)
 8010e92:	677b      	str	r3, [r7, #116]	@ 0x74
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 8010e94:	f44f 73af 	mov.w	r3, #350	@ 0x15e
 8010e98:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  attributes.priority = osPriorityRealtime;
 8010e9c:	2330      	movs	r3, #48	@ 0x30
 8010e9e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  osThreadNew(ethernetif_input, netif, &attributes);
 8010ea2:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8010ea6:	461a      	mov	r2, r3
 8010ea8:	6879      	ldr	r1, [r7, #4]
 8010eaa:	484a      	ldr	r0, [pc, #296]	@ (8010fd4 <low_level_init+0x274>)
 8010eac:	f000 fd09 	bl	80118c2 <osThreadNew>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 8010eb0:	4949      	ldr	r1, [pc, #292]	@ (8010fd8 <low_level_init+0x278>)
 8010eb2:	484a      	ldr	r0, [pc, #296]	@ (8010fdc <low_level_init+0x27c>)
 8010eb4:	f7f1 f833 	bl	8001f1e <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 8010eb8:	4848      	ldr	r0, [pc, #288]	@ (8010fdc <low_level_init+0x27c>)
 8010eba:	f7f1 f862 	bl	8001f82 <LAN8742_Init>
 8010ebe:	4603      	mov	r3, r0
 8010ec0:	2b00      	cmp	r3, #0
 8010ec2:	d006      	beq.n	8010ed2 <low_level_init+0x172>
  {
    netif_set_link_down(netif);
 8010ec4:	6878      	ldr	r0, [r7, #4]
 8010ec6:	f005 f8fb 	bl	80160c0 <netif_set_link_down>
    netif_set_down(netif);
 8010eca:	6878      	ldr	r0, [r7, #4]
 8010ecc:	f005 f892 	bl	8015ff4 <netif_set_down>
 8010ed0:	e06b      	b.n	8010faa <low_level_init+0x24a>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 8010ed2:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8010ed6:	2b00      	cmp	r3, #0
 8010ed8:	d165      	bne.n	8010fa6 <low_level_init+0x246>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8010eda:	4840      	ldr	r0, [pc, #256]	@ (8010fdc <low_level_init+0x27c>)
 8010edc:	f7f1 f89e 	bl	800201c <LAN8742_GetLinkState>
 8010ee0:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 8010ee4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010ee8:	2b01      	cmp	r3, #1
 8010eea:	dc06      	bgt.n	8010efa <low_level_init+0x19a>
    {
      netif_set_link_down(netif);
 8010eec:	6878      	ldr	r0, [r7, #4]
 8010eee:	f005 f8e7 	bl	80160c0 <netif_set_link_down>
      netif_set_down(netif);
 8010ef2:	6878      	ldr	r0, [r7, #4]
 8010ef4:	f005 f87e 	bl	8015ff4 <netif_set_down>
 8010ef8:	e057      	b.n	8010faa <low_level_init+0x24a>
    }
    else
    {
      switch (PHYLinkState)
 8010efa:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010efe:	3b02      	subs	r3, #2
 8010f00:	2b03      	cmp	r3, #3
 8010f02:	d82b      	bhi.n	8010f5c <low_level_init+0x1fc>
 8010f04:	a201      	add	r2, pc, #4	@ (adr r2, 8010f0c <low_level_init+0x1ac>)
 8010f06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f0a:	bf00      	nop
 8010f0c:	08010f1d 	.word	0x08010f1d
 8010f10:	08010f2f 	.word	0x08010f2f
 8010f14:	08010f3f 	.word	0x08010f3f
 8010f18:	08010f4f 	.word	0x08010f4f
      {
      case LAN8742_STATUS_100MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 8010f1c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8010f20:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 8010f24:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8010f28:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 8010f2c:	e01f      	b.n	8010f6e <low_level_init+0x20e>
      case LAN8742_STATUS_100MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 8010f2e:	2300      	movs	r3, #0
 8010f30:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 8010f34:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8010f38:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 8010f3c:	e017      	b.n	8010f6e <low_level_init+0x20e>
      case LAN8742_STATUS_10MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 8010f3e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8010f42:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_10M;
 8010f46:	2300      	movs	r3, #0
 8010f48:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 8010f4c:	e00f      	b.n	8010f6e <low_level_init+0x20e>
      case LAN8742_STATUS_10MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 8010f4e:	2300      	movs	r3, #0
 8010f50:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_10M;
 8010f54:	2300      	movs	r3, #0
 8010f56:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 8010f5a:	e008      	b.n	8010f6e <low_level_init+0x20e>
      default:
        duplex = ETH_FULLDUPLEX_MODE;
 8010f5c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8010f60:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 8010f64:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8010f68:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 8010f6c:	bf00      	nop
      }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 8010f6e:	f107 0310 	add.w	r3, r7, #16
 8010f72:	4619      	mov	r1, r3
 8010f74:	480e      	ldr	r0, [pc, #56]	@ (8010fb0 <low_level_init+0x250>)
 8010f76:	f7f6 fe33 	bl	8007be0 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 8010f7a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8010f7e:	62bb      	str	r3, [r7, #40]	@ 0x28
    MACConf.Speed = speed;
 8010f80:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8010f84:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 8010f86:	f107 0310 	add.w	r3, r7, #16
 8010f8a:	4619      	mov	r1, r3
 8010f8c:	4808      	ldr	r0, [pc, #32]	@ (8010fb0 <low_level_init+0x250>)
 8010f8e:	f7f6 fffb 	bl	8007f88 <HAL_ETH_SetMACConfig>

    HAL_ETH_Start_IT(&heth);
 8010f92:	4807      	ldr	r0, [pc, #28]	@ (8010fb0 <low_level_init+0x250>)
 8010f94:	f7f6 f94e 	bl	8007234 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 8010f98:	6878      	ldr	r0, [r7, #4]
 8010f9a:	f004 ffbf 	bl	8015f1c <netif_set_up>
    netif_set_link_up(netif);
 8010f9e:	6878      	ldr	r0, [r7, #4]
 8010fa0:	f005 f85a 	bl	8016058 <netif_set_link_up>
 8010fa4:	e001      	b.n	8010faa <low_level_init+0x24a>
    }

  }
  else
  {
    Error_Handler();
 8010fa6:	f7f0 fcc1 	bl	800192c <Error_Handler>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 8010faa:	37a8      	adds	r7, #168	@ 0xa8
 8010fac:	46bd      	mov	sp, r7
 8010fae:	bd80      	pop	{r7, pc}
 8010fb0:	240004e0 	.word	0x240004e0
 8010fb4:	40028000 	.word	0x40028000
 8010fb8:	30000060 	.word	0x30000060
 8010fbc:	30000000 	.word	0x30000000
 8010fc0:	24000590 	.word	0x24000590
 8010fc4:	08023a44 	.word	0x08023a44
 8010fc8:	240004d8 	.word	0x240004d8
 8010fcc:	240004dc 	.word	0x240004dc
 8010fd0:	080208dc 	.word	0x080208dc
 8010fd4:	08011215 	.word	0x08011215
 8010fd8:	24000010 	.word	0x24000010
 8010fdc:	240005c8 	.word	0x240005c8

08010fe0 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 8010fe0:	b580      	push	{r7, lr}
 8010fe2:	b094      	sub	sp, #80	@ 0x50
 8010fe4:	af02      	add	r7, sp, #8
 8010fe6:	6078      	str	r0, [r7, #4]
 8010fe8:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 8010fea:	2300      	movs	r3, #0
 8010fec:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 8010fee:	2300      	movs	r3, #0
 8010ff0:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 8010ff2:	2300      	movs	r3, #0
 8010ff4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 8010ff8:	f107 0308 	add.w	r3, r7, #8
 8010ffc:	2230      	movs	r2, #48	@ 0x30
 8010ffe:	2100      	movs	r1, #0
 8011000:	4618      	mov	r0, r3
 8011002:	f00e fccb 	bl	801f99c <memset>
  static uint32_t tx_ok_cnt = 0, tx_fail_cnt = 0;
  static uint8_t first_diag = 1;
  
  /* 首次调用时打印诊断信息 */
  if (first_diag) {
 8011006:	4b6e      	ldr	r3, [pc, #440]	@ (80111c0 <low_level_output+0x1e0>)
 8011008:	781b      	ldrb	r3, [r3, #0]
 801100a:	2b00      	cmp	r3, #0
 801100c:	d00b      	beq.n	8011026 <low_level_output+0x46>
    first_diag = 0;
 801100e:	4b6c      	ldr	r3, [pc, #432]	@ (80111c0 <low_level_output+0x1e0>)
 8011010:	2200      	movs	r2, #0
 8011012:	701a      	strb	r2, [r3, #0]
    printf("[ETH_DIAG] gState=0x%lX, BuffersInUse=%ld/%d\r\n", 
           (uint32_t)heth.gState, heth.TxDescList.BuffersInUse, ETH_TX_DESC_CNT);
 8011014:	4b6b      	ldr	r3, [pc, #428]	@ (80111c4 <low_level_output+0x1e4>)
 8011016:	f8d3 1084 	ldr.w	r1, [r3, #132]	@ 0x84
    printf("[ETH_DIAG] gState=0x%lX, BuffersInUse=%ld/%d\r\n", 
 801101a:	4b6a      	ldr	r3, [pc, #424]	@ (80111c4 <low_level_output+0x1e4>)
 801101c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801101e:	2304      	movs	r3, #4
 8011020:	4869      	ldr	r0, [pc, #420]	@ (80111c8 <low_level_output+0x1e8>)
 8011022:	f00e fb63 	bl	801f6ec <iprintf>
  }

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 8011026:	f107 0308 	add.w	r3, r7, #8
 801102a:	2230      	movs	r2, #48	@ 0x30
 801102c:	2100      	movs	r1, #0
 801102e:	4618      	mov	r0, r3
 8011030:	f00e fcb4 	bl	801f99c <memset>

  for(q = p; q != NULL; q = q->next)
 8011034:	683b      	ldr	r3, [r7, #0]
 8011036:	643b      	str	r3, [r7, #64]	@ 0x40
 8011038:	e045      	b.n	80110c6 <low_level_output+0xe6>
  {
    if(i >= ETH_TX_DESC_CNT)
 801103a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801103c:	2b03      	cmp	r3, #3
 801103e:	d902      	bls.n	8011046 <low_level_output+0x66>
      return ERR_IF;
 8011040:	f06f 030b 	mvn.w	r3, #11
 8011044:	e0b7      	b.n	80111b6 <low_level_output+0x1d6>

    Txbuffer[i].buffer = q->payload;
 8011046:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011048:	6859      	ldr	r1, [r3, #4]
 801104a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801104c:	4613      	mov	r3, r2
 801104e:	005b      	lsls	r3, r3, #1
 8011050:	4413      	add	r3, r2
 8011052:	009b      	lsls	r3, r3, #2
 8011054:	3348      	adds	r3, #72	@ 0x48
 8011056:	443b      	add	r3, r7
 8011058:	3b40      	subs	r3, #64	@ 0x40
 801105a:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 801105c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801105e:	895b      	ldrh	r3, [r3, #10]
 8011060:	4619      	mov	r1, r3
 8011062:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011064:	4613      	mov	r3, r2
 8011066:	005b      	lsls	r3, r3, #1
 8011068:	4413      	add	r3, r2
 801106a:	009b      	lsls	r3, r3, #2
 801106c:	3348      	adds	r3, #72	@ 0x48
 801106e:	443b      	add	r3, r7
 8011070:	3b3c      	subs	r3, #60	@ 0x3c
 8011072:	6019      	str	r1, [r3, #0]

    if(i>0)
 8011074:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011076:	2b00      	cmp	r3, #0
 8011078:	d011      	beq.n	801109e <low_level_output+0xbe>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 801107a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801107c:	1e5a      	subs	r2, r3, #1
 801107e:	f107 0008 	add.w	r0, r7, #8
 8011082:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8011084:	460b      	mov	r3, r1
 8011086:	005b      	lsls	r3, r3, #1
 8011088:	440b      	add	r3, r1
 801108a:	009b      	lsls	r3, r3, #2
 801108c:	18c1      	adds	r1, r0, r3
 801108e:	4613      	mov	r3, r2
 8011090:	005b      	lsls	r3, r3, #1
 8011092:	4413      	add	r3, r2
 8011094:	009b      	lsls	r3, r3, #2
 8011096:	3348      	adds	r3, #72	@ 0x48
 8011098:	443b      	add	r3, r7
 801109a:	3b38      	subs	r3, #56	@ 0x38
 801109c:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 801109e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80110a0:	681b      	ldr	r3, [r3, #0]
 80110a2:	2b00      	cmp	r3, #0
 80110a4:	d109      	bne.n	80110ba <low_level_output+0xda>
    {
      Txbuffer[i].next = NULL;
 80110a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80110a8:	4613      	mov	r3, r2
 80110aa:	005b      	lsls	r3, r3, #1
 80110ac:	4413      	add	r3, r2
 80110ae:	009b      	lsls	r3, r3, #2
 80110b0:	3348      	adds	r3, #72	@ 0x48
 80110b2:	443b      	add	r3, r7
 80110b4:	3b38      	subs	r3, #56	@ 0x38
 80110b6:	2200      	movs	r2, #0
 80110b8:	601a      	str	r2, [r3, #0]
    }

    i++;
 80110ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80110bc:	3301      	adds	r3, #1
 80110be:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 80110c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80110c2:	681b      	ldr	r3, [r3, #0]
 80110c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80110c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80110c8:	2b00      	cmp	r3, #0
 80110ca:	d1b6      	bne.n	801103a <low_level_output+0x5a>
  }

  TxConfig.Length = p->tot_len;
 80110cc:	683b      	ldr	r3, [r7, #0]
 80110ce:	891b      	ldrh	r3, [r3, #8]
 80110d0:	461a      	mov	r2, r3
 80110d2:	4b3e      	ldr	r3, [pc, #248]	@ (80111cc <low_level_output+0x1ec>)
 80110d4:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 80110d6:	4a3d      	ldr	r2, [pc, #244]	@ (80111cc <low_level_output+0x1ec>)
 80110d8:	f107 0308 	add.w	r3, r7, #8
 80110dc:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 80110de:	4a3b      	ldr	r2, [pc, #236]	@ (80111cc <low_level_output+0x1ec>)
 80110e0:	683b      	ldr	r3, [r7, #0]
 80110e2:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 80110e4:	6838      	ldr	r0, [r7, #0]
 80110e6:	f005 fc6d 	bl	80169c4 <pbuf_ref>

  do
  {
    /* 临时改用同步发送，绕过中断问题 */
    if(HAL_ETH_Transmit(&heth, &TxConfig, ETH_DMA_TRANSMIT_TIMEOUT) == HAL_OK)
 80110ea:	2214      	movs	r2, #20
 80110ec:	4937      	ldr	r1, [pc, #220]	@ (80111cc <low_level_output+0x1ec>)
 80110ee:	4835      	ldr	r0, [pc, #212]	@ (80111c4 <low_level_output+0x1e4>)
 80110f0:	f7f6 f98c 	bl	800740c <HAL_ETH_Transmit>
 80110f4:	4603      	mov	r3, r0
 80110f6:	2b00      	cmp	r3, #0
 80110f8:	d10b      	bne.n	8011112 <low_level_output+0x132>
    {
      tx_ok_cnt++;
 80110fa:	4b35      	ldr	r3, [pc, #212]	@ (80111d0 <low_level_output+0x1f0>)
 80110fc:	681b      	ldr	r3, [r3, #0]
 80110fe:	3301      	adds	r3, #1
 8011100:	4a33      	ldr	r2, [pc, #204]	@ (80111d0 <low_level_output+0x1f0>)
 8011102:	6013      	str	r3, [r2, #0]
      errval = ERR_OK;
 8011104:	2300      	movs	r3, #0
 8011106:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      /* 成功后必须释放描述符，否则下次发送会 BUSY */
      HAL_ETH_ReleaseTxPacket(&heth);
 801110a:	482e      	ldr	r0, [pc, #184]	@ (80111c4 <low_level_output+0x1e4>)
 801110c:	f7f6 fb4b 	bl	80077a6 <HAL_ETH_ReleaseTxPacket>
 8011110:	e04a      	b.n	80111a8 <low_level_output+0x1c8>
    }
    else
    {

      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 8011112:	482c      	ldr	r0, [pc, #176]	@ (80111c4 <low_level_output+0x1e4>)
 8011114:	f7f6 ffa2 	bl	800805c <HAL_ETH_GetError>
 8011118:	4603      	mov	r3, r0
 801111a:	f003 0302 	and.w	r3, r3, #2
 801111e:	2b00      	cmp	r3, #0
 8011120:	d006      	beq.n	8011130 <low_level_output+0x150>
      {
        /* Wait for descriptors to become available */
        HAL_ETH_ReleaseTxPacket(&heth);
 8011122:	4828      	ldr	r0, [pc, #160]	@ (80111c4 <low_level_output+0x1e4>)
 8011124:	f7f6 fb3f 	bl	80077a6 <HAL_ETH_ReleaseTxPacket>
        errval = ERR_BUF;
 8011128:	23fe      	movs	r3, #254	@ 0xfe
 801112a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 801112e:	e03b      	b.n	80111a8 <low_level_output+0x1c8>
      }
      else
      {
        /* DMA 或其他错误 */
        tx_fail_cnt++;
 8011130:	4b28      	ldr	r3, [pc, #160]	@ (80111d4 <low_level_output+0x1f4>)
 8011132:	681b      	ldr	r3, [r3, #0]
 8011134:	3301      	adds	r3, #1
 8011136:	4a27      	ldr	r2, [pc, #156]	@ (80111d4 <low_level_output+0x1f4>)
 8011138:	6013      	str	r3, [r2, #0]
        uint32_t dma_stat = heth.Instance->DMACSR;
 801113a:	4b22      	ldr	r3, [pc, #136]	@ (80111c4 <low_level_output+0x1e4>)
 801113c:	681b      	ldr	r3, [r3, #0]
 801113e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8011142:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8011146:	63bb      	str	r3, [r7, #56]	@ 0x38
        
        /* 检测 TPS (Bit1): 发送进程停止 */
        if (dma_stat & 0x02) {
 8011148:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801114a:	f003 0302 	and.w	r3, r3, #2
 801114e:	2b00      	cmp	r3, #0
 8011150:	d016      	beq.n	8011180 <low_level_output+0x1a0>
          printf("[ETH_TX] TPS detected! Restarting TX DMA...\r\n");
 8011152:	4821      	ldr	r0, [pc, #132]	@ (80111d8 <low_level_output+0x1f8>)
 8011154:	f00e fb32 	bl	801f7bc <puts>
          /* 清除 TPS 标志 */
          heth.Instance->DMACSR = 0x02;
 8011158:	4b1a      	ldr	r3, [pc, #104]	@ (80111c4 <low_level_output+0x1e4>)
 801115a:	681b      	ldr	r3, [r3, #0]
 801115c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8011160:	461a      	mov	r2, r3
 8011162:	2302      	movs	r3, #2
 8011164:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
          /* 重启发送 DMA（写入任意值到 Tail Pointer） */
          heth.Instance->DMACTDTPR = 0;
 8011168:	4b16      	ldr	r3, [pc, #88]	@ (80111c4 <low_level_output+0x1e4>)
 801116a:	681b      	ldr	r3, [r3, #0]
 801116c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8011170:	461a      	mov	r2, r3
 8011172:	2300      	movs	r3, #0
 8011174:	f8c2 3120 	str.w	r3, [r2, #288]	@ 0x120
          errval = ERR_BUF; // 重试
 8011178:	23fe      	movs	r3, #254	@ 0xfe
 801117a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 801117e:	e013      	b.n	80111a8 <low_level_output+0x1c8>
        } else {
          printf("[ETH_TX] FAIL! Err=0x%lX, DMA_CSR=0x%lX (ok=%ld, fail=%ld)\r\n", 
 8011180:	4810      	ldr	r0, [pc, #64]	@ (80111c4 <low_level_output+0x1e4>)
 8011182:	f7f6 ff6b 	bl	800805c <HAL_ETH_GetError>
 8011186:	4601      	mov	r1, r0
 8011188:	4b11      	ldr	r3, [pc, #68]	@ (80111d0 <low_level_output+0x1f0>)
 801118a:	681a      	ldr	r2, [r3, #0]
 801118c:	4b11      	ldr	r3, [pc, #68]	@ (80111d4 <low_level_output+0x1f4>)
 801118e:	681b      	ldr	r3, [r3, #0]
 8011190:	9300      	str	r3, [sp, #0]
 8011192:	4613      	mov	r3, r2
 8011194:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011196:	4811      	ldr	r0, [pc, #68]	@ (80111dc <low_level_output+0x1fc>)
 8011198:	f00e faa8 	bl	801f6ec <iprintf>
                 HAL_ETH_GetError(&heth), dma_stat, tx_ok_cnt, tx_fail_cnt);
          pbuf_free(p);
 801119c:	6838      	ldr	r0, [r7, #0]
 801119e:	f005 fb6b 	bl	8016878 <pbuf_free>
          errval = ERR_IF;
 80111a2:	23f4      	movs	r3, #244	@ 0xf4
 80111a4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        }
      }
    }
  }while(errval == ERR_BUF);
 80111a8:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80111ac:	f113 0f02 	cmn.w	r3, #2
 80111b0:	d09b      	beq.n	80110ea <low_level_output+0x10a>

  return errval;
 80111b2:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 80111b6:	4618      	mov	r0, r3
 80111b8:	3748      	adds	r7, #72	@ 0x48
 80111ba:	46bd      	mov	sp, r7
 80111bc:	bd80      	pop	{r7, pc}
 80111be:	bf00      	nop
 80111c0:	24000024 	.word	0x24000024
 80111c4:	240004e0 	.word	0x240004e0
 80111c8:	080208e4 	.word	0x080208e4
 80111cc:	24000590 	.word	0x24000590
 80111d0:	240005e8 	.word	0x240005e8
 80111d4:	240005ec 	.word	0x240005ec
 80111d8:	08020914 	.word	0x08020914
 80111dc:	08020944 	.word	0x08020944

080111e0 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 80111e0:	b580      	push	{r7, lr}
 80111e2:	b084      	sub	sp, #16
 80111e4:	af00      	add	r7, sp, #0
 80111e6:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 80111e8:	2300      	movs	r3, #0
 80111ea:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 80111ec:	4b07      	ldr	r3, [pc, #28]	@ (801120c <low_level_input+0x2c>)
 80111ee:	781b      	ldrb	r3, [r3, #0]
 80111f0:	2b00      	cmp	r3, #0
 80111f2:	d105      	bne.n	8011200 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 80111f4:	f107 030c 	add.w	r3, r7, #12
 80111f8:	4619      	mov	r1, r3
 80111fa:	4805      	ldr	r0, [pc, #20]	@ (8011210 <low_level_input+0x30>)
 80111fc:	f7f6 f99d 	bl	800753a <HAL_ETH_ReadData>
  }

  return p;
 8011200:	68fb      	ldr	r3, [r7, #12]
}
 8011202:	4618      	mov	r0, r3
 8011204:	3710      	adds	r7, #16
 8011206:	46bd      	mov	sp, r7
 8011208:	bd80      	pop	{r7, pc}
 801120a:	bf00      	nop
 801120c:	240004d4 	.word	0x240004d4
 8011210:	240004e0 	.word	0x240004e0

08011214 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void* argument)
{
 8011214:	b580      	push	{r7, lr}
 8011216:	b084      	sub	sp, #16
 8011218:	af00      	add	r7, sp, #0
 801121a:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 801121c:	2300      	movs	r3, #0
 801121e:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 8011220:	687b      	ldr	r3, [r7, #4]
 8011222:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8011224:	4b0f      	ldr	r3, [pc, #60]	@ (8011264 <ethernetif_input+0x50>)
 8011226:	681b      	ldr	r3, [r3, #0]
 8011228:	f04f 31ff 	mov.w	r1, #4294967295
 801122c:	4618      	mov	r0, r3
 801122e:	f000 fd8d 	bl	8011d4c <osSemaphoreAcquire>
 8011232:	4603      	mov	r3, r0
 8011234:	2b00      	cmp	r3, #0
 8011236:	d1f5      	bne.n	8011224 <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 8011238:	68b8      	ldr	r0, [r7, #8]
 801123a:	f7ff ffd1 	bl	80111e0 <low_level_input>
 801123e:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 8011240:	68fb      	ldr	r3, [r7, #12]
 8011242:	2b00      	cmp	r3, #0
 8011244:	d00a      	beq.n	801125c <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 8011246:	68bb      	ldr	r3, [r7, #8]
 8011248:	691b      	ldr	r3, [r3, #16]
 801124a:	68b9      	ldr	r1, [r7, #8]
 801124c:	68f8      	ldr	r0, [r7, #12]
 801124e:	4798      	blx	r3
 8011250:	4603      	mov	r3, r0
 8011252:	2b00      	cmp	r3, #0
 8011254:	d002      	beq.n	801125c <ethernetif_input+0x48>
          {
            pbuf_free(p);
 8011256:	68f8      	ldr	r0, [r7, #12]
 8011258:	f005 fb0e 	bl	8016878 <pbuf_free>
          }
        }
      } while(p!=NULL);
 801125c:	68fb      	ldr	r3, [r7, #12]
 801125e:	2b00      	cmp	r3, #0
 8011260:	d1ea      	bne.n	8011238 <ethernetif_input+0x24>
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8011262:	e7df      	b.n	8011224 <ethernetif_input+0x10>
 8011264:	240004d8 	.word	0x240004d8

08011268 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8011268:	b580      	push	{r7, lr}
 801126a:	b082      	sub	sp, #8
 801126c:	af00      	add	r7, sp, #0
 801126e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8011270:	687b      	ldr	r3, [r7, #4]
 8011272:	2b00      	cmp	r3, #0
 8011274:	d106      	bne.n	8011284 <ethernetif_init+0x1c>
 8011276:	4b0e      	ldr	r3, [pc, #56]	@ (80112b0 <ethernetif_init+0x48>)
 8011278:	f240 2231 	movw	r2, #561	@ 0x231
 801127c:	490d      	ldr	r1, [pc, #52]	@ (80112b4 <ethernetif_init+0x4c>)
 801127e:	480e      	ldr	r0, [pc, #56]	@ (80112b8 <ethernetif_init+0x50>)
 8011280:	f00e fa34 	bl	801f6ec <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 8011284:	687b      	ldr	r3, [r7, #4]
 8011286:	2273      	movs	r2, #115	@ 0x73
 8011288:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 801128c:	687b      	ldr	r3, [r7, #4]
 801128e:	2274      	movs	r2, #116	@ 0x74
 8011290:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8011294:	687b      	ldr	r3, [r7, #4]
 8011296:	4a09      	ldr	r2, [pc, #36]	@ (80112bc <ethernetif_init+0x54>)
 8011298:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	4a08      	ldr	r2, [pc, #32]	@ (80112c0 <ethernetif_init+0x58>)
 801129e:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 80112a0:	6878      	ldr	r0, [r7, #4]
 80112a2:	f7ff fd5d 	bl	8010d60 <low_level_init>

  return ERR_OK;
 80112a6:	2300      	movs	r3, #0
}
 80112a8:	4618      	mov	r0, r3
 80112aa:	3708      	adds	r7, #8
 80112ac:	46bd      	mov	sp, r7
 80112ae:	bd80      	pop	{r7, pc}
 80112b0:	08020984 	.word	0x08020984
 80112b4:	080209a0 	.word	0x080209a0
 80112b8:	080209b0 	.word	0x080209b0
 80112bc:	0801d499 	.word	0x0801d499
 80112c0:	08010fe1 	.word	0x08010fe1

080112c4 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 80112c4:	b580      	push	{r7, lr}
 80112c6:	b084      	sub	sp, #16
 80112c8:	af00      	add	r7, sp, #0
 80112ca:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 80112cc:	687b      	ldr	r3, [r7, #4]
 80112ce:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 80112d0:	68f9      	ldr	r1, [r7, #12]
 80112d2:	4809      	ldr	r0, [pc, #36]	@ (80112f8 <pbuf_free_custom+0x34>)
 80112d4:	f004 fc0a 	bl	8015aec <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 80112d8:	4b08      	ldr	r3, [pc, #32]	@ (80112fc <pbuf_free_custom+0x38>)
 80112da:	781b      	ldrb	r3, [r3, #0]
 80112dc:	2b01      	cmp	r3, #1
 80112de:	d107      	bne.n	80112f0 <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 80112e0:	4b06      	ldr	r3, [pc, #24]	@ (80112fc <pbuf_free_custom+0x38>)
 80112e2:	2200      	movs	r2, #0
 80112e4:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 80112e6:	4b06      	ldr	r3, [pc, #24]	@ (8011300 <pbuf_free_custom+0x3c>)
 80112e8:	681b      	ldr	r3, [r3, #0]
 80112ea:	4618      	mov	r0, r3
 80112ec:	f000 fd80 	bl	8011df0 <osSemaphoreRelease>
  }
}
 80112f0:	bf00      	nop
 80112f2:	3710      	adds	r7, #16
 80112f4:	46bd      	mov	sp, r7
 80112f6:	bd80      	pop	{r7, pc}
 80112f8:	08023a44 	.word	0x08023a44
 80112fc:	240004d4 	.word	0x240004d4
 8011300:	240004d8 	.word	0x240004d8

08011304 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 8011304:	b580      	push	{r7, lr}
 8011306:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8011308:	f7f1 fa58 	bl	80027bc <HAL_GetTick>
 801130c:	4603      	mov	r3, r0
}
 801130e:	4618      	mov	r0, r3
 8011310:	bd80      	pop	{r7, pc}
	...

08011314 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8011314:	b580      	push	{r7, lr}
 8011316:	b08e      	sub	sp, #56	@ 0x38
 8011318:	af00      	add	r7, sp, #0
 801131a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801131c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011320:	2200      	movs	r2, #0
 8011322:	601a      	str	r2, [r3, #0]
 8011324:	605a      	str	r2, [r3, #4]
 8011326:	609a      	str	r2, [r3, #8]
 8011328:	60da      	str	r2, [r3, #12]
 801132a:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 801132c:	687b      	ldr	r3, [r7, #4]
 801132e:	681b      	ldr	r3, [r3, #0]
 8011330:	4a4d      	ldr	r2, [pc, #308]	@ (8011468 <HAL_ETH_MspInit+0x154>)
 8011332:	4293      	cmp	r3, r2
 8011334:	f040 8093 	bne.w	801145e <HAL_ETH_MspInit+0x14a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8011338:	4b4c      	ldr	r3, [pc, #304]	@ (801146c <HAL_ETH_MspInit+0x158>)
 801133a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 801133e:	4a4b      	ldr	r2, [pc, #300]	@ (801146c <HAL_ETH_MspInit+0x158>)
 8011340:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011344:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8011348:	4b48      	ldr	r3, [pc, #288]	@ (801146c <HAL_ETH_MspInit+0x158>)
 801134a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 801134e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8011352:	623b      	str	r3, [r7, #32]
 8011354:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8011356:	4b45      	ldr	r3, [pc, #276]	@ (801146c <HAL_ETH_MspInit+0x158>)
 8011358:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 801135c:	4a43      	ldr	r2, [pc, #268]	@ (801146c <HAL_ETH_MspInit+0x158>)
 801135e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8011362:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8011366:	4b41      	ldr	r3, [pc, #260]	@ (801146c <HAL_ETH_MspInit+0x158>)
 8011368:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 801136c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8011370:	61fb      	str	r3, [r7, #28]
 8011372:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8011374:	4b3d      	ldr	r3, [pc, #244]	@ (801146c <HAL_ETH_MspInit+0x158>)
 8011376:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 801137a:	4a3c      	ldr	r2, [pc, #240]	@ (801146c <HAL_ETH_MspInit+0x158>)
 801137c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8011380:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8011384:	4b39      	ldr	r3, [pc, #228]	@ (801146c <HAL_ETH_MspInit+0x158>)
 8011386:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 801138a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801138e:	61bb      	str	r3, [r7, #24]
 8011390:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8011392:	4b36      	ldr	r3, [pc, #216]	@ (801146c <HAL_ETH_MspInit+0x158>)
 8011394:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8011398:	4a34      	ldr	r2, [pc, #208]	@ (801146c <HAL_ETH_MspInit+0x158>)
 801139a:	f043 0304 	orr.w	r3, r3, #4
 801139e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80113a2:	4b32      	ldr	r3, [pc, #200]	@ (801146c <HAL_ETH_MspInit+0x158>)
 80113a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80113a8:	f003 0304 	and.w	r3, r3, #4
 80113ac:	617b      	str	r3, [r7, #20]
 80113ae:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80113b0:	4b2e      	ldr	r3, [pc, #184]	@ (801146c <HAL_ETH_MspInit+0x158>)
 80113b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80113b6:	4a2d      	ldr	r2, [pc, #180]	@ (801146c <HAL_ETH_MspInit+0x158>)
 80113b8:	f043 0301 	orr.w	r3, r3, #1
 80113bc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80113c0:	4b2a      	ldr	r3, [pc, #168]	@ (801146c <HAL_ETH_MspInit+0x158>)
 80113c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80113c6:	f003 0301 	and.w	r3, r3, #1
 80113ca:	613b      	str	r3, [r7, #16]
 80113cc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80113ce:	4b27      	ldr	r3, [pc, #156]	@ (801146c <HAL_ETH_MspInit+0x158>)
 80113d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80113d4:	4a25      	ldr	r2, [pc, #148]	@ (801146c <HAL_ETH_MspInit+0x158>)
 80113d6:	f043 0302 	orr.w	r3, r3, #2
 80113da:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80113de:	4b23      	ldr	r3, [pc, #140]	@ (801146c <HAL_ETH_MspInit+0x158>)
 80113e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80113e4:	f003 0302 	and.w	r3, r3, #2
 80113e8:	60fb      	str	r3, [r7, #12]
 80113ea:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PB11     ------> ETH_TX_EN
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80113ec:	2332      	movs	r3, #50	@ 0x32
 80113ee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80113f0:	2302      	movs	r3, #2
 80113f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80113f4:	2300      	movs	r3, #0
 80113f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80113f8:	2302      	movs	r3, #2
 80113fa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80113fc:	230b      	movs	r3, #11
 80113fe:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8011400:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011404:	4619      	mov	r1, r3
 8011406:	481a      	ldr	r0, [pc, #104]	@ (8011470 <HAL_ETH_MspInit+0x15c>)
 8011408:	f7f7 fbc4 	bl	8008b94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 801140c:	2386      	movs	r3, #134	@ 0x86
 801140e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011410:	2302      	movs	r3, #2
 8011412:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011414:	2300      	movs	r3, #0
 8011416:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8011418:	2302      	movs	r3, #2
 801141a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 801141c:	230b      	movs	r3, #11
 801141e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011420:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011424:	4619      	mov	r1, r3
 8011426:	4813      	ldr	r0, [pc, #76]	@ (8011474 <HAL_ETH_MspInit+0x160>)
 8011428:	f7f7 fbb4 	bl	8008b94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 801142c:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8011430:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011432:	2302      	movs	r3, #2
 8011434:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011436:	2300      	movs	r3, #0
 8011438:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 801143a:	2302      	movs	r3, #2
 801143c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 801143e:	230b      	movs	r3, #11
 8011440:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8011442:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011446:	4619      	mov	r1, r3
 8011448:	480b      	ldr	r0, [pc, #44]	@ (8011478 <HAL_ETH_MspInit+0x164>)
 801144a:	f7f7 fba3 	bl	8008b94 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 801144e:	2200      	movs	r2, #0
 8011450:	2105      	movs	r1, #5
 8011452:	203d      	movs	r0, #61	@ 0x3d
 8011454:	f7f1 fade 	bl	8002a14 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8011458:	203d      	movs	r0, #61	@ 0x3d
 801145a:	f7f1 faf5 	bl	8002a48 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 801145e:	bf00      	nop
 8011460:	3738      	adds	r7, #56	@ 0x38
 8011462:	46bd      	mov	sp, r7
 8011464:	bd80      	pop	{r7, pc}
 8011466:	bf00      	nop
 8011468:	40028000 	.word	0x40028000
 801146c:	58024400 	.word	0x58024400
 8011470:	58020800 	.word	0x58020800
 8011474:	58020000 	.word	0x58020000
 8011478:	58020400 	.word	0x58020400

0801147c <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 801147c:	b580      	push	{r7, lr}
 801147e:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 8011480:	4802      	ldr	r0, [pc, #8]	@ (801148c <ETH_PHY_IO_Init+0x10>)
 8011482:	f7f6 fd9b 	bl	8007fbc <HAL_ETH_SetMDIOClockRange>

  return 0;
 8011486:	2300      	movs	r3, #0
}
 8011488:	4618      	mov	r0, r3
 801148a:	bd80      	pop	{r7, pc}
 801148c:	240004e0 	.word	0x240004e0

08011490 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 8011490:	b480      	push	{r7}
 8011492:	af00      	add	r7, sp, #0
  return 0;
 8011494:	2300      	movs	r3, #0
}
 8011496:	4618      	mov	r0, r3
 8011498:	46bd      	mov	sp, r7
 801149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801149e:	4770      	bx	lr

080114a0 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 80114a0:	b580      	push	{r7, lr}
 80114a2:	b084      	sub	sp, #16
 80114a4:	af00      	add	r7, sp, #0
 80114a6:	60f8      	str	r0, [r7, #12]
 80114a8:	60b9      	str	r1, [r7, #8]
 80114aa:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 80114ac:	687b      	ldr	r3, [r7, #4]
 80114ae:	68ba      	ldr	r2, [r7, #8]
 80114b0:	68f9      	ldr	r1, [r7, #12]
 80114b2:	4807      	ldr	r0, [pc, #28]	@ (80114d0 <ETH_PHY_IO_ReadReg+0x30>)
 80114b4:	f7f6 faec 	bl	8007a90 <HAL_ETH_ReadPHYRegister>
 80114b8:	4603      	mov	r3, r0
 80114ba:	2b00      	cmp	r3, #0
 80114bc:	d002      	beq.n	80114c4 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 80114be:	f04f 33ff 	mov.w	r3, #4294967295
 80114c2:	e000      	b.n	80114c6 <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 80114c4:	2300      	movs	r3, #0
}
 80114c6:	4618      	mov	r0, r3
 80114c8:	3710      	adds	r7, #16
 80114ca:	46bd      	mov	sp, r7
 80114cc:	bd80      	pop	{r7, pc}
 80114ce:	bf00      	nop
 80114d0:	240004e0 	.word	0x240004e0

080114d4 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 80114d4:	b580      	push	{r7, lr}
 80114d6:	b084      	sub	sp, #16
 80114d8:	af00      	add	r7, sp, #0
 80114da:	60f8      	str	r0, [r7, #12]
 80114dc:	60b9      	str	r1, [r7, #8]
 80114de:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 80114e0:	687b      	ldr	r3, [r7, #4]
 80114e2:	68ba      	ldr	r2, [r7, #8]
 80114e4:	68f9      	ldr	r1, [r7, #12]
 80114e6:	4807      	ldr	r0, [pc, #28]	@ (8011504 <ETH_PHY_IO_WriteReg+0x30>)
 80114e8:	f7f6 fb26 	bl	8007b38 <HAL_ETH_WritePHYRegister>
 80114ec:	4603      	mov	r3, r0
 80114ee:	2b00      	cmp	r3, #0
 80114f0:	d002      	beq.n	80114f8 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 80114f2:	f04f 33ff 	mov.w	r3, #4294967295
 80114f6:	e000      	b.n	80114fa <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 80114f8:	2300      	movs	r3, #0
}
 80114fa:	4618      	mov	r0, r3
 80114fc:	3710      	adds	r7, #16
 80114fe:	46bd      	mov	sp, r7
 8011500:	bd80      	pop	{r7, pc}
 8011502:	bf00      	nop
 8011504:	240004e0 	.word	0x240004e0

08011508 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 8011508:	b580      	push	{r7, lr}
 801150a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 801150c:	f7f1 f956 	bl	80027bc <HAL_GetTick>
 8011510:	4603      	mov	r3, r0
}
 8011512:	4618      	mov	r0, r3
 8011514:	bd80      	pop	{r7, pc}
	...

08011518 <ethernet_link_thread>:
/**
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */
void ethernet_link_thread(void* argument)
{
 8011518:	b580      	push	{r7, lr}
 801151a:	b0a0      	sub	sp, #128	@ 0x80
 801151c:	af00      	add	r7, sp, #0
 801151e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 8011520:	f107 0308 	add.w	r3, r7, #8
 8011524:	2264      	movs	r2, #100	@ 0x64
 8011526:	2100      	movs	r1, #0
 8011528:	4618      	mov	r0, r3
 801152a:	f00e fa37 	bl	801f99c <memset>
  int32_t PHYLinkState = 0;
 801152e:	2300      	movs	r3, #0
 8011530:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 8011532:	2300      	movs	r3, #0
 8011534:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8011536:	2300      	movs	r3, #0
 8011538:	67bb      	str	r3, [r7, #120]	@ 0x78
 801153a:	2300      	movs	r3, #0
 801153c:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 801153e:	687b      	ldr	r3, [r7, #4]
 8011540:	66fb      	str	r3, [r7, #108]	@ 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8011542:	483a      	ldr	r0, [pc, #232]	@ (801162c <ethernet_link_thread+0x114>)
 8011544:	f7f0 fd6a 	bl	800201c <LAN8742_GetLinkState>
 8011548:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 801154a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801154c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8011550:	089b      	lsrs	r3, r3, #2
 8011552:	f003 0301 	and.w	r3, r3, #1
 8011556:	b2db      	uxtb	r3, r3
 8011558:	2b00      	cmp	r3, #0
 801155a:	d00c      	beq.n	8011576 <ethernet_link_thread+0x5e>
 801155c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801155e:	2b01      	cmp	r3, #1
 8011560:	dc09      	bgt.n	8011576 <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 8011562:	4833      	ldr	r0, [pc, #204]	@ (8011630 <ethernet_link_thread+0x118>)
 8011564:	f7f5 feda 	bl	800731c <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 8011568:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801156a:	f004 fd43 	bl	8015ff4 <netif_set_down>
    netif_set_link_down(netif);
 801156e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8011570:	f004 fda6 	bl	80160c0 <netif_set_link_down>
 8011574:	e055      	b.n	8011622 <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 8011576:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011578:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801157c:	f003 0304 	and.w	r3, r3, #4
 8011580:	2b00      	cmp	r3, #0
 8011582:	d14e      	bne.n	8011622 <ethernet_link_thread+0x10a>
 8011584:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011586:	2b01      	cmp	r3, #1
 8011588:	dd4b      	ble.n	8011622 <ethernet_link_thread+0x10a>
  {
    switch (PHYLinkState)
 801158a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801158c:	3b02      	subs	r3, #2
 801158e:	2b03      	cmp	r3, #3
 8011590:	d82a      	bhi.n	80115e8 <ethernet_link_thread+0xd0>
 8011592:	a201      	add	r2, pc, #4	@ (adr r2, 8011598 <ethernet_link_thread+0x80>)
 8011594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011598:	080115a9 	.word	0x080115a9
 801159c:	080115bb 	.word	0x080115bb
 80115a0:	080115cb 	.word	0x080115cb
 80115a4:	080115db 	.word	0x080115db
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 80115a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80115ac:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 80115ae:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80115b2:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 80115b4:	2301      	movs	r3, #1
 80115b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 80115b8:	e017      	b.n	80115ea <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 80115ba:	2300      	movs	r3, #0
 80115bc:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 80115be:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80115c2:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 80115c4:	2301      	movs	r3, #1
 80115c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 80115c8:	e00f      	b.n	80115ea <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 80115ca:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80115ce:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 80115d0:	2300      	movs	r3, #0
 80115d2:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 80115d4:	2301      	movs	r3, #1
 80115d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 80115d8:	e007      	b.n	80115ea <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 80115da:	2300      	movs	r3, #0
 80115dc:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 80115de:	2300      	movs	r3, #0
 80115e0:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 80115e2:	2301      	movs	r3, #1
 80115e4:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 80115e6:	e000      	b.n	80115ea <ethernet_link_thread+0xd2>
    default:
      break;
 80115e8:	bf00      	nop
    }

    if(linkchanged)
 80115ea:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80115ec:	2b00      	cmp	r3, #0
 80115ee:	d018      	beq.n	8011622 <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 80115f0:	f107 0308 	add.w	r3, r7, #8
 80115f4:	4619      	mov	r1, r3
 80115f6:	480e      	ldr	r0, [pc, #56]	@ (8011630 <ethernet_link_thread+0x118>)
 80115f8:	f7f6 faf2 	bl	8007be0 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 80115fc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80115fe:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 8011600:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011602:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 8011604:	f107 0308 	add.w	r3, r7, #8
 8011608:	4619      	mov	r1, r3
 801160a:	4809      	ldr	r0, [pc, #36]	@ (8011630 <ethernet_link_thread+0x118>)
 801160c:	f7f6 fcbc 	bl	8007f88 <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 8011610:	4807      	ldr	r0, [pc, #28]	@ (8011630 <ethernet_link_thread+0x118>)
 8011612:	f7f5 fe0f 	bl	8007234 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 8011616:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8011618:	f004 fc80 	bl	8015f1c <netif_set_up>
      netif_set_link_up(netif);
 801161c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801161e:	f004 fd1b 	bl	8016058 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 8011622:	2064      	movs	r0, #100	@ 0x64
 8011624:	f000 f9df 	bl	80119e6 <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8011628:	e78b      	b.n	8011542 <ethernet_link_thread+0x2a>
 801162a:	bf00      	nop
 801162c:	240005c8 	.word	0x240005c8
 8011630:	240004e0 	.word	0x240004e0

08011634 <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 8011634:	b580      	push	{r7, lr}
 8011636:	b086      	sub	sp, #24
 8011638:	af02      	add	r7, sp, #8
 801163a:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 801163c:	4812      	ldr	r0, [pc, #72]	@ (8011688 <HAL_ETH_RxAllocateCallback+0x54>)
 801163e:	f004 f9e1 	bl	8015a04 <memp_malloc_pool>
 8011642:	60f8      	str	r0, [r7, #12]
  if (p)
 8011644:	68fb      	ldr	r3, [r7, #12]
 8011646:	2b00      	cmp	r3, #0
 8011648:	d014      	beq.n	8011674 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 801164a:	68fb      	ldr	r3, [r7, #12]
 801164c:	f103 0220 	add.w	r2, r3, #32
 8011650:	687b      	ldr	r3, [r7, #4]
 8011652:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 8011654:	68fb      	ldr	r3, [r7, #12]
 8011656:	4a0d      	ldr	r2, [pc, #52]	@ (801168c <HAL_ETH_RxAllocateCallback+0x58>)
 8011658:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUFFER_SIZE);
 801165a:	687b      	ldr	r3, [r7, #4]
 801165c:	681b      	ldr	r3, [r3, #0]
 801165e:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8011662:	9201      	str	r2, [sp, #4]
 8011664:	9300      	str	r3, [sp, #0]
 8011666:	68fb      	ldr	r3, [r7, #12]
 8011668:	2241      	movs	r2, #65	@ 0x41
 801166a:	2100      	movs	r1, #0
 801166c:	2000      	movs	r0, #0
 801166e:	f004 ff4b 	bl	8016508 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 8011672:	e005      	b.n	8011680 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 8011674:	4b06      	ldr	r3, [pc, #24]	@ (8011690 <HAL_ETH_RxAllocateCallback+0x5c>)
 8011676:	2201      	movs	r2, #1
 8011678:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 801167a:	687b      	ldr	r3, [r7, #4]
 801167c:	2200      	movs	r2, #0
 801167e:	601a      	str	r2, [r3, #0]
}
 8011680:	bf00      	nop
 8011682:	3710      	adds	r7, #16
 8011684:	46bd      	mov	sp, r7
 8011686:	bd80      	pop	{r7, pc}
 8011688:	08023a44 	.word	0x08023a44
 801168c:	080112c5 	.word	0x080112c5
 8011690:	240004d4 	.word	0x240004d4

08011694 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 8011694:	b480      	push	{r7}
 8011696:	b08d      	sub	sp, #52	@ 0x34
 8011698:	af00      	add	r7, sp, #0
 801169a:	60f8      	str	r0, [r7, #12]
 801169c:	60b9      	str	r1, [r7, #8]
 801169e:	607a      	str	r2, [r7, #4]
 80116a0:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 80116a2:	68fb      	ldr	r3, [r7, #12]
 80116a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 80116a6:	68bb      	ldr	r3, [r7, #8]
 80116a8:	627b      	str	r3, [r7, #36]	@ 0x24
  struct pbuf *p = NULL;
 80116aa:	2300      	movs	r3, #0
 80116ac:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 80116ae:	687b      	ldr	r3, [r7, #4]
 80116b0:	3b20      	subs	r3, #32
 80116b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  p->next = NULL;
 80116b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80116b6:	2200      	movs	r2, #0
 80116b8:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 80116ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80116bc:	2200      	movs	r2, #0
 80116be:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 80116c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80116c2:	887a      	ldrh	r2, [r7, #2]
 80116c4:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 80116c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80116c8:	681b      	ldr	r3, [r3, #0]
 80116ca:	2b00      	cmp	r3, #0
 80116cc:	d103      	bne.n	80116d6 <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 80116ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80116d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80116d2:	601a      	str	r2, [r3, #0]
 80116d4:	e003      	b.n	80116de <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 80116d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116d8:	681b      	ldr	r3, [r3, #0]
 80116da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80116dc:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 80116de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80116e2:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 80116e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80116e6:	681b      	ldr	r3, [r3, #0]
 80116e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80116ea:	e009      	b.n	8011700 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 80116ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80116ee:	891a      	ldrh	r2, [r3, #8]
 80116f0:	887b      	ldrh	r3, [r7, #2]
 80116f2:	4413      	add	r3, r2
 80116f4:	b29a      	uxth	r2, r3
 80116f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80116f8:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 80116fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80116fc:	681b      	ldr	r3, [r3, #0]
 80116fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011700:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011702:	2b00      	cmp	r3, #0
 8011704:	d1f2      	bne.n	80116ec <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 8011706:	887b      	ldrh	r3, [r7, #2]
 8011708:	687a      	ldr	r2, [r7, #4]
 801170a:	623a      	str	r2, [r7, #32]
 801170c:	61fb      	str	r3, [r7, #28]
    if ( dsize > 0 ) { 
 801170e:	69fb      	ldr	r3, [r7, #28]
 8011710:	2b00      	cmp	r3, #0
 8011712:	dd1d      	ble.n	8011750 <HAL_ETH_RxLinkCallback+0xbc>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8011714:	6a3b      	ldr	r3, [r7, #32]
 8011716:	f003 021f 	and.w	r2, r3, #31
 801171a:	69fb      	ldr	r3, [r7, #28]
 801171c:	4413      	add	r3, r2
 801171e:	61bb      	str	r3, [r7, #24]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8011720:	6a3b      	ldr	r3, [r7, #32]
 8011722:	617b      	str	r3, [r7, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8011724:	f3bf 8f4f 	dsb	sy
}
 8011728:	bf00      	nop
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 801172a:	4a0d      	ldr	r2, [pc, #52]	@ (8011760 <HAL_ETH_RxLinkCallback+0xcc>)
 801172c:	697b      	ldr	r3, [r7, #20]
 801172e:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8011732:	697b      	ldr	r3, [r7, #20]
 8011734:	3320      	adds	r3, #32
 8011736:	617b      	str	r3, [r7, #20]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8011738:	69bb      	ldr	r3, [r7, #24]
 801173a:	3b20      	subs	r3, #32
 801173c:	61bb      	str	r3, [r7, #24]
      } while ( op_size > 0 );
 801173e:	69bb      	ldr	r3, [r7, #24]
 8011740:	2b00      	cmp	r3, #0
 8011742:	dcf2      	bgt.n	801172a <HAL_ETH_RxLinkCallback+0x96>
  __ASM volatile ("dsb 0xF":::"memory");
 8011744:	f3bf 8f4f 	dsb	sy
}
 8011748:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 801174a:	f3bf 8f6f 	isb	sy
}
 801174e:	bf00      	nop
}
 8011750:	bf00      	nop

/* USER CODE END HAL ETH RxLinkCallback */
}
 8011752:	bf00      	nop
 8011754:	3734      	adds	r7, #52	@ 0x34
 8011756:	46bd      	mov	sp, r7
 8011758:	f85d 7b04 	ldr.w	r7, [sp], #4
 801175c:	4770      	bx	lr
 801175e:	bf00      	nop
 8011760:	e000ed00 	.word	0xe000ed00

08011764 <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 8011764:	b580      	push	{r7, lr}
 8011766:	b082      	sub	sp, #8
 8011768:	af00      	add	r7, sp, #0
 801176a:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 801176c:	6878      	ldr	r0, [r7, #4]
 801176e:	f005 f883 	bl	8016878 <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 8011772:	bf00      	nop
 8011774:	3708      	adds	r7, #8
 8011776:	46bd      	mov	sp, r7
 8011778:	bd80      	pop	{r7, pc}
	...

0801177c <__NVIC_SetPriority>:
{
 801177c:	b480      	push	{r7}
 801177e:	b083      	sub	sp, #12
 8011780:	af00      	add	r7, sp, #0
 8011782:	4603      	mov	r3, r0
 8011784:	6039      	str	r1, [r7, #0]
 8011786:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8011788:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801178c:	2b00      	cmp	r3, #0
 801178e:	db0a      	blt.n	80117a6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8011790:	683b      	ldr	r3, [r7, #0]
 8011792:	b2da      	uxtb	r2, r3
 8011794:	490c      	ldr	r1, [pc, #48]	@ (80117c8 <__NVIC_SetPriority+0x4c>)
 8011796:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801179a:	0112      	lsls	r2, r2, #4
 801179c:	b2d2      	uxtb	r2, r2
 801179e:	440b      	add	r3, r1
 80117a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80117a4:	e00a      	b.n	80117bc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80117a6:	683b      	ldr	r3, [r7, #0]
 80117a8:	b2da      	uxtb	r2, r3
 80117aa:	4908      	ldr	r1, [pc, #32]	@ (80117cc <__NVIC_SetPriority+0x50>)
 80117ac:	88fb      	ldrh	r3, [r7, #6]
 80117ae:	f003 030f 	and.w	r3, r3, #15
 80117b2:	3b04      	subs	r3, #4
 80117b4:	0112      	lsls	r2, r2, #4
 80117b6:	b2d2      	uxtb	r2, r2
 80117b8:	440b      	add	r3, r1
 80117ba:	761a      	strb	r2, [r3, #24]
}
 80117bc:	bf00      	nop
 80117be:	370c      	adds	r7, #12
 80117c0:	46bd      	mov	sp, r7
 80117c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117c6:	4770      	bx	lr
 80117c8:	e000e100 	.word	0xe000e100
 80117cc:	e000ed00 	.word	0xe000ed00

080117d0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80117d0:	b580      	push	{r7, lr}
 80117d2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80117d4:	4b05      	ldr	r3, [pc, #20]	@ (80117ec <SysTick_Handler+0x1c>)
 80117d6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80117d8:	f002 fcc6 	bl	8014168 <xTaskGetSchedulerState>
 80117dc:	4603      	mov	r3, r0
 80117de:	2b01      	cmp	r3, #1
 80117e0:	d001      	beq.n	80117e6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80117e2:	f003 fbc1 	bl	8014f68 <xPortSysTickHandler>
  }
}
 80117e6:	bf00      	nop
 80117e8:	bd80      	pop	{r7, pc}
 80117ea:	bf00      	nop
 80117ec:	e000e010 	.word	0xe000e010

080117f0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80117f0:	b580      	push	{r7, lr}
 80117f2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80117f4:	2100      	movs	r1, #0
 80117f6:	f06f 0004 	mvn.w	r0, #4
 80117fa:	f7ff ffbf 	bl	801177c <__NVIC_SetPriority>
#endif
}
 80117fe:	bf00      	nop
 8011800:	bd80      	pop	{r7, pc}
	...

08011804 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8011804:	b480      	push	{r7}
 8011806:	b083      	sub	sp, #12
 8011808:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801180a:	f3ef 8305 	mrs	r3, IPSR
 801180e:	603b      	str	r3, [r7, #0]
  return(result);
 8011810:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8011812:	2b00      	cmp	r3, #0
 8011814:	d003      	beq.n	801181e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8011816:	f06f 0305 	mvn.w	r3, #5
 801181a:	607b      	str	r3, [r7, #4]
 801181c:	e00c      	b.n	8011838 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 801181e:	4b0a      	ldr	r3, [pc, #40]	@ (8011848 <osKernelInitialize+0x44>)
 8011820:	681b      	ldr	r3, [r3, #0]
 8011822:	2b00      	cmp	r3, #0
 8011824:	d105      	bne.n	8011832 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8011826:	4b08      	ldr	r3, [pc, #32]	@ (8011848 <osKernelInitialize+0x44>)
 8011828:	2201      	movs	r2, #1
 801182a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 801182c:	2300      	movs	r3, #0
 801182e:	607b      	str	r3, [r7, #4]
 8011830:	e002      	b.n	8011838 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8011832:	f04f 33ff 	mov.w	r3, #4294967295
 8011836:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8011838:	687b      	ldr	r3, [r7, #4]
}
 801183a:	4618      	mov	r0, r3
 801183c:	370c      	adds	r7, #12
 801183e:	46bd      	mov	sp, r7
 8011840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011844:	4770      	bx	lr
 8011846:	bf00      	nop
 8011848:	240005f0 	.word	0x240005f0

0801184c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 801184c:	b580      	push	{r7, lr}
 801184e:	b082      	sub	sp, #8
 8011850:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011852:	f3ef 8305 	mrs	r3, IPSR
 8011856:	603b      	str	r3, [r7, #0]
  return(result);
 8011858:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 801185a:	2b00      	cmp	r3, #0
 801185c:	d003      	beq.n	8011866 <osKernelStart+0x1a>
    stat = osErrorISR;
 801185e:	f06f 0305 	mvn.w	r3, #5
 8011862:	607b      	str	r3, [r7, #4]
 8011864:	e010      	b.n	8011888 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8011866:	4b0b      	ldr	r3, [pc, #44]	@ (8011894 <osKernelStart+0x48>)
 8011868:	681b      	ldr	r3, [r3, #0]
 801186a:	2b01      	cmp	r3, #1
 801186c:	d109      	bne.n	8011882 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 801186e:	f7ff ffbf 	bl	80117f0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8011872:	4b08      	ldr	r3, [pc, #32]	@ (8011894 <osKernelStart+0x48>)
 8011874:	2202      	movs	r2, #2
 8011876:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8011878:	f001 fff0 	bl	801385c <vTaskStartScheduler>
      stat = osOK;
 801187c:	2300      	movs	r3, #0
 801187e:	607b      	str	r3, [r7, #4]
 8011880:	e002      	b.n	8011888 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8011882:	f04f 33ff 	mov.w	r3, #4294967295
 8011886:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8011888:	687b      	ldr	r3, [r7, #4]
}
 801188a:	4618      	mov	r0, r3
 801188c:	3708      	adds	r7, #8
 801188e:	46bd      	mov	sp, r7
 8011890:	bd80      	pop	{r7, pc}
 8011892:	bf00      	nop
 8011894:	240005f0 	.word	0x240005f0

08011898 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8011898:	b580      	push	{r7, lr}
 801189a:	b082      	sub	sp, #8
 801189c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801189e:	f3ef 8305 	mrs	r3, IPSR
 80118a2:	603b      	str	r3, [r7, #0]
  return(result);
 80118a4:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 80118a6:	2b00      	cmp	r3, #0
 80118a8:	d003      	beq.n	80118b2 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 80118aa:	f002 f903 	bl	8013ab4 <xTaskGetTickCountFromISR>
 80118ae:	6078      	str	r0, [r7, #4]
 80118b0:	e002      	b.n	80118b8 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 80118b2:	f002 f8ef 	bl	8013a94 <xTaskGetTickCount>
 80118b6:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 80118b8:	687b      	ldr	r3, [r7, #4]
}
 80118ba:	4618      	mov	r0, r3
 80118bc:	3708      	adds	r7, #8
 80118be:	46bd      	mov	sp, r7
 80118c0:	bd80      	pop	{r7, pc}

080118c2 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80118c2:	b580      	push	{r7, lr}
 80118c4:	b08e      	sub	sp, #56	@ 0x38
 80118c6:	af04      	add	r7, sp, #16
 80118c8:	60f8      	str	r0, [r7, #12]
 80118ca:	60b9      	str	r1, [r7, #8]
 80118cc:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80118ce:	2300      	movs	r3, #0
 80118d0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80118d2:	f3ef 8305 	mrs	r3, IPSR
 80118d6:	617b      	str	r3, [r7, #20]
  return(result);
 80118d8:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80118da:	2b00      	cmp	r3, #0
 80118dc:	d17e      	bne.n	80119dc <osThreadNew+0x11a>
 80118de:	68fb      	ldr	r3, [r7, #12]
 80118e0:	2b00      	cmp	r3, #0
 80118e2:	d07b      	beq.n	80119dc <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80118e4:	2380      	movs	r3, #128	@ 0x80
 80118e6:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80118e8:	2318      	movs	r3, #24
 80118ea:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80118ec:	2300      	movs	r3, #0
 80118ee:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80118f0:	f04f 33ff 	mov.w	r3, #4294967295
 80118f4:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80118f6:	687b      	ldr	r3, [r7, #4]
 80118f8:	2b00      	cmp	r3, #0
 80118fa:	d045      	beq.n	8011988 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80118fc:	687b      	ldr	r3, [r7, #4]
 80118fe:	681b      	ldr	r3, [r3, #0]
 8011900:	2b00      	cmp	r3, #0
 8011902:	d002      	beq.n	801190a <osThreadNew+0x48>
        name = attr->name;
 8011904:	687b      	ldr	r3, [r7, #4]
 8011906:	681b      	ldr	r3, [r3, #0]
 8011908:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 801190a:	687b      	ldr	r3, [r7, #4]
 801190c:	699b      	ldr	r3, [r3, #24]
 801190e:	2b00      	cmp	r3, #0
 8011910:	d002      	beq.n	8011918 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8011912:	687b      	ldr	r3, [r7, #4]
 8011914:	699b      	ldr	r3, [r3, #24]
 8011916:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8011918:	69fb      	ldr	r3, [r7, #28]
 801191a:	2b00      	cmp	r3, #0
 801191c:	d008      	beq.n	8011930 <osThreadNew+0x6e>
 801191e:	69fb      	ldr	r3, [r7, #28]
 8011920:	2b38      	cmp	r3, #56	@ 0x38
 8011922:	d805      	bhi.n	8011930 <osThreadNew+0x6e>
 8011924:	687b      	ldr	r3, [r7, #4]
 8011926:	685b      	ldr	r3, [r3, #4]
 8011928:	f003 0301 	and.w	r3, r3, #1
 801192c:	2b00      	cmp	r3, #0
 801192e:	d001      	beq.n	8011934 <osThreadNew+0x72>
        return (NULL);
 8011930:	2300      	movs	r3, #0
 8011932:	e054      	b.n	80119de <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8011934:	687b      	ldr	r3, [r7, #4]
 8011936:	695b      	ldr	r3, [r3, #20]
 8011938:	2b00      	cmp	r3, #0
 801193a:	d003      	beq.n	8011944 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 801193c:	687b      	ldr	r3, [r7, #4]
 801193e:	695b      	ldr	r3, [r3, #20]
 8011940:	089b      	lsrs	r3, r3, #2
 8011942:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8011944:	687b      	ldr	r3, [r7, #4]
 8011946:	689b      	ldr	r3, [r3, #8]
 8011948:	2b00      	cmp	r3, #0
 801194a:	d00e      	beq.n	801196a <osThreadNew+0xa8>
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	68db      	ldr	r3, [r3, #12]
 8011950:	2ba7      	cmp	r3, #167	@ 0xa7
 8011952:	d90a      	bls.n	801196a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8011954:	687b      	ldr	r3, [r7, #4]
 8011956:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8011958:	2b00      	cmp	r3, #0
 801195a:	d006      	beq.n	801196a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 801195c:	687b      	ldr	r3, [r7, #4]
 801195e:	695b      	ldr	r3, [r3, #20]
 8011960:	2b00      	cmp	r3, #0
 8011962:	d002      	beq.n	801196a <osThreadNew+0xa8>
        mem = 1;
 8011964:	2301      	movs	r3, #1
 8011966:	61bb      	str	r3, [r7, #24]
 8011968:	e010      	b.n	801198c <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 801196a:	687b      	ldr	r3, [r7, #4]
 801196c:	689b      	ldr	r3, [r3, #8]
 801196e:	2b00      	cmp	r3, #0
 8011970:	d10c      	bne.n	801198c <osThreadNew+0xca>
 8011972:	687b      	ldr	r3, [r7, #4]
 8011974:	68db      	ldr	r3, [r3, #12]
 8011976:	2b00      	cmp	r3, #0
 8011978:	d108      	bne.n	801198c <osThreadNew+0xca>
 801197a:	687b      	ldr	r3, [r7, #4]
 801197c:	691b      	ldr	r3, [r3, #16]
 801197e:	2b00      	cmp	r3, #0
 8011980:	d104      	bne.n	801198c <osThreadNew+0xca>
          mem = 0;
 8011982:	2300      	movs	r3, #0
 8011984:	61bb      	str	r3, [r7, #24]
 8011986:	e001      	b.n	801198c <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8011988:	2300      	movs	r3, #0
 801198a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 801198c:	69bb      	ldr	r3, [r7, #24]
 801198e:	2b01      	cmp	r3, #1
 8011990:	d110      	bne.n	80119b4 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8011992:	687b      	ldr	r3, [r7, #4]
 8011994:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8011996:	687a      	ldr	r2, [r7, #4]
 8011998:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 801199a:	9202      	str	r2, [sp, #8]
 801199c:	9301      	str	r3, [sp, #4]
 801199e:	69fb      	ldr	r3, [r7, #28]
 80119a0:	9300      	str	r3, [sp, #0]
 80119a2:	68bb      	ldr	r3, [r7, #8]
 80119a4:	6a3a      	ldr	r2, [r7, #32]
 80119a6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80119a8:	68f8      	ldr	r0, [r7, #12]
 80119aa:	f001 fd63 	bl	8013474 <xTaskCreateStatic>
 80119ae:	4603      	mov	r3, r0
 80119b0:	613b      	str	r3, [r7, #16]
 80119b2:	e013      	b.n	80119dc <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80119b4:	69bb      	ldr	r3, [r7, #24]
 80119b6:	2b00      	cmp	r3, #0
 80119b8:	d110      	bne.n	80119dc <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80119ba:	6a3b      	ldr	r3, [r7, #32]
 80119bc:	b29a      	uxth	r2, r3
 80119be:	f107 0310 	add.w	r3, r7, #16
 80119c2:	9301      	str	r3, [sp, #4]
 80119c4:	69fb      	ldr	r3, [r7, #28]
 80119c6:	9300      	str	r3, [sp, #0]
 80119c8:	68bb      	ldr	r3, [r7, #8]
 80119ca:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80119cc:	68f8      	ldr	r0, [r7, #12]
 80119ce:	f001 fdb1 	bl	8013534 <xTaskCreate>
 80119d2:	4603      	mov	r3, r0
 80119d4:	2b01      	cmp	r3, #1
 80119d6:	d001      	beq.n	80119dc <osThreadNew+0x11a>
            hTask = NULL;
 80119d8:	2300      	movs	r3, #0
 80119da:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80119dc:	693b      	ldr	r3, [r7, #16]
}
 80119de:	4618      	mov	r0, r3
 80119e0:	3728      	adds	r7, #40	@ 0x28
 80119e2:	46bd      	mov	sp, r7
 80119e4:	bd80      	pop	{r7, pc}

080119e6 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80119e6:	b580      	push	{r7, lr}
 80119e8:	b084      	sub	sp, #16
 80119ea:	af00      	add	r7, sp, #0
 80119ec:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80119ee:	f3ef 8305 	mrs	r3, IPSR
 80119f2:	60bb      	str	r3, [r7, #8]
  return(result);
 80119f4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80119f6:	2b00      	cmp	r3, #0
 80119f8:	d003      	beq.n	8011a02 <osDelay+0x1c>
    stat = osErrorISR;
 80119fa:	f06f 0305 	mvn.w	r3, #5
 80119fe:	60fb      	str	r3, [r7, #12]
 8011a00:	e007      	b.n	8011a12 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8011a02:	2300      	movs	r3, #0
 8011a04:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8011a06:	687b      	ldr	r3, [r7, #4]
 8011a08:	2b00      	cmp	r3, #0
 8011a0a:	d002      	beq.n	8011a12 <osDelay+0x2c>
      vTaskDelay(ticks);
 8011a0c:	6878      	ldr	r0, [r7, #4]
 8011a0e:	f001 feef 	bl	80137f0 <vTaskDelay>
    }
  }

  return (stat);
 8011a12:	68fb      	ldr	r3, [r7, #12]
}
 8011a14:	4618      	mov	r0, r3
 8011a16:	3710      	adds	r7, #16
 8011a18:	46bd      	mov	sp, r7
 8011a1a:	bd80      	pop	{r7, pc}

08011a1c <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8011a1c:	b580      	push	{r7, lr}
 8011a1e:	b088      	sub	sp, #32
 8011a20:	af00      	add	r7, sp, #0
 8011a22:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8011a24:	2300      	movs	r3, #0
 8011a26:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011a28:	f3ef 8305 	mrs	r3, IPSR
 8011a2c:	60bb      	str	r3, [r7, #8]
  return(result);
 8011a2e:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8011a30:	2b00      	cmp	r3, #0
 8011a32:	d174      	bne.n	8011b1e <osMutexNew+0x102>
    if (attr != NULL) {
 8011a34:	687b      	ldr	r3, [r7, #4]
 8011a36:	2b00      	cmp	r3, #0
 8011a38:	d003      	beq.n	8011a42 <osMutexNew+0x26>
      type = attr->attr_bits;
 8011a3a:	687b      	ldr	r3, [r7, #4]
 8011a3c:	685b      	ldr	r3, [r3, #4]
 8011a3e:	61bb      	str	r3, [r7, #24]
 8011a40:	e001      	b.n	8011a46 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8011a42:	2300      	movs	r3, #0
 8011a44:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8011a46:	69bb      	ldr	r3, [r7, #24]
 8011a48:	f003 0301 	and.w	r3, r3, #1
 8011a4c:	2b00      	cmp	r3, #0
 8011a4e:	d002      	beq.n	8011a56 <osMutexNew+0x3a>
      rmtx = 1U;
 8011a50:	2301      	movs	r3, #1
 8011a52:	617b      	str	r3, [r7, #20]
 8011a54:	e001      	b.n	8011a5a <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8011a56:	2300      	movs	r3, #0
 8011a58:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8011a5a:	69bb      	ldr	r3, [r7, #24]
 8011a5c:	f003 0308 	and.w	r3, r3, #8
 8011a60:	2b00      	cmp	r3, #0
 8011a62:	d15c      	bne.n	8011b1e <osMutexNew+0x102>
      mem = -1;
 8011a64:	f04f 33ff 	mov.w	r3, #4294967295
 8011a68:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8011a6a:	687b      	ldr	r3, [r7, #4]
 8011a6c:	2b00      	cmp	r3, #0
 8011a6e:	d015      	beq.n	8011a9c <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8011a70:	687b      	ldr	r3, [r7, #4]
 8011a72:	689b      	ldr	r3, [r3, #8]
 8011a74:	2b00      	cmp	r3, #0
 8011a76:	d006      	beq.n	8011a86 <osMutexNew+0x6a>
 8011a78:	687b      	ldr	r3, [r7, #4]
 8011a7a:	68db      	ldr	r3, [r3, #12]
 8011a7c:	2b4f      	cmp	r3, #79	@ 0x4f
 8011a7e:	d902      	bls.n	8011a86 <osMutexNew+0x6a>
          mem = 1;
 8011a80:	2301      	movs	r3, #1
 8011a82:	613b      	str	r3, [r7, #16]
 8011a84:	e00c      	b.n	8011aa0 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8011a86:	687b      	ldr	r3, [r7, #4]
 8011a88:	689b      	ldr	r3, [r3, #8]
 8011a8a:	2b00      	cmp	r3, #0
 8011a8c:	d108      	bne.n	8011aa0 <osMutexNew+0x84>
 8011a8e:	687b      	ldr	r3, [r7, #4]
 8011a90:	68db      	ldr	r3, [r3, #12]
 8011a92:	2b00      	cmp	r3, #0
 8011a94:	d104      	bne.n	8011aa0 <osMutexNew+0x84>
            mem = 0;
 8011a96:	2300      	movs	r3, #0
 8011a98:	613b      	str	r3, [r7, #16]
 8011a9a:	e001      	b.n	8011aa0 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8011a9c:	2300      	movs	r3, #0
 8011a9e:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8011aa0:	693b      	ldr	r3, [r7, #16]
 8011aa2:	2b01      	cmp	r3, #1
 8011aa4:	d112      	bne.n	8011acc <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8011aa6:	697b      	ldr	r3, [r7, #20]
 8011aa8:	2b00      	cmp	r3, #0
 8011aaa:	d007      	beq.n	8011abc <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	689b      	ldr	r3, [r3, #8]
 8011ab0:	4619      	mov	r1, r3
 8011ab2:	2004      	movs	r0, #4
 8011ab4:	f000 fd71 	bl	801259a <xQueueCreateMutexStatic>
 8011ab8:	61f8      	str	r0, [r7, #28]
 8011aba:	e016      	b.n	8011aea <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8011abc:	687b      	ldr	r3, [r7, #4]
 8011abe:	689b      	ldr	r3, [r3, #8]
 8011ac0:	4619      	mov	r1, r3
 8011ac2:	2001      	movs	r0, #1
 8011ac4:	f000 fd69 	bl	801259a <xQueueCreateMutexStatic>
 8011ac8:	61f8      	str	r0, [r7, #28]
 8011aca:	e00e      	b.n	8011aea <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8011acc:	693b      	ldr	r3, [r7, #16]
 8011ace:	2b00      	cmp	r3, #0
 8011ad0:	d10b      	bne.n	8011aea <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8011ad2:	697b      	ldr	r3, [r7, #20]
 8011ad4:	2b00      	cmp	r3, #0
 8011ad6:	d004      	beq.n	8011ae2 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8011ad8:	2004      	movs	r0, #4
 8011ada:	f000 fd46 	bl	801256a <xQueueCreateMutex>
 8011ade:	61f8      	str	r0, [r7, #28]
 8011ae0:	e003      	b.n	8011aea <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8011ae2:	2001      	movs	r0, #1
 8011ae4:	f000 fd41 	bl	801256a <xQueueCreateMutex>
 8011ae8:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8011aea:	69fb      	ldr	r3, [r7, #28]
 8011aec:	2b00      	cmp	r3, #0
 8011aee:	d00c      	beq.n	8011b0a <osMutexNew+0xee>
        if (attr != NULL) {
 8011af0:	687b      	ldr	r3, [r7, #4]
 8011af2:	2b00      	cmp	r3, #0
 8011af4:	d003      	beq.n	8011afe <osMutexNew+0xe2>
          name = attr->name;
 8011af6:	687b      	ldr	r3, [r7, #4]
 8011af8:	681b      	ldr	r3, [r3, #0]
 8011afa:	60fb      	str	r3, [r7, #12]
 8011afc:	e001      	b.n	8011b02 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8011afe:	2300      	movs	r3, #0
 8011b00:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8011b02:	68f9      	ldr	r1, [r7, #12]
 8011b04:	69f8      	ldr	r0, [r7, #28]
 8011b06:	f001 fc2d 	bl	8013364 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8011b0a:	69fb      	ldr	r3, [r7, #28]
 8011b0c:	2b00      	cmp	r3, #0
 8011b0e:	d006      	beq.n	8011b1e <osMutexNew+0x102>
 8011b10:	697b      	ldr	r3, [r7, #20]
 8011b12:	2b00      	cmp	r3, #0
 8011b14:	d003      	beq.n	8011b1e <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8011b16:	69fb      	ldr	r3, [r7, #28]
 8011b18:	f043 0301 	orr.w	r3, r3, #1
 8011b1c:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8011b1e:	69fb      	ldr	r3, [r7, #28]
}
 8011b20:	4618      	mov	r0, r3
 8011b22:	3720      	adds	r7, #32
 8011b24:	46bd      	mov	sp, r7
 8011b26:	bd80      	pop	{r7, pc}

08011b28 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8011b28:	b580      	push	{r7, lr}
 8011b2a:	b086      	sub	sp, #24
 8011b2c:	af00      	add	r7, sp, #0
 8011b2e:	6078      	str	r0, [r7, #4]
 8011b30:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8011b32:	687b      	ldr	r3, [r7, #4]
 8011b34:	f023 0301 	bic.w	r3, r3, #1
 8011b38:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8011b3a:	687b      	ldr	r3, [r7, #4]
 8011b3c:	f003 0301 	and.w	r3, r3, #1
 8011b40:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8011b42:	2300      	movs	r3, #0
 8011b44:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011b46:	f3ef 8305 	mrs	r3, IPSR
 8011b4a:	60bb      	str	r3, [r7, #8]
  return(result);
 8011b4c:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8011b4e:	2b00      	cmp	r3, #0
 8011b50:	d003      	beq.n	8011b5a <osMutexAcquire+0x32>
    stat = osErrorISR;
 8011b52:	f06f 0305 	mvn.w	r3, #5
 8011b56:	617b      	str	r3, [r7, #20]
 8011b58:	e02c      	b.n	8011bb4 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8011b5a:	693b      	ldr	r3, [r7, #16]
 8011b5c:	2b00      	cmp	r3, #0
 8011b5e:	d103      	bne.n	8011b68 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8011b60:	f06f 0303 	mvn.w	r3, #3
 8011b64:	617b      	str	r3, [r7, #20]
 8011b66:	e025      	b.n	8011bb4 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8011b68:	68fb      	ldr	r3, [r7, #12]
 8011b6a:	2b00      	cmp	r3, #0
 8011b6c:	d011      	beq.n	8011b92 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8011b6e:	6839      	ldr	r1, [r7, #0]
 8011b70:	6938      	ldr	r0, [r7, #16]
 8011b72:	f000 fd62 	bl	801263a <xQueueTakeMutexRecursive>
 8011b76:	4603      	mov	r3, r0
 8011b78:	2b01      	cmp	r3, #1
 8011b7a:	d01b      	beq.n	8011bb4 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8011b7c:	683b      	ldr	r3, [r7, #0]
 8011b7e:	2b00      	cmp	r3, #0
 8011b80:	d003      	beq.n	8011b8a <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8011b82:	f06f 0301 	mvn.w	r3, #1
 8011b86:	617b      	str	r3, [r7, #20]
 8011b88:	e014      	b.n	8011bb4 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8011b8a:	f06f 0302 	mvn.w	r3, #2
 8011b8e:	617b      	str	r3, [r7, #20]
 8011b90:	e010      	b.n	8011bb4 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8011b92:	6839      	ldr	r1, [r7, #0]
 8011b94:	6938      	ldr	r0, [r7, #16]
 8011b96:	f001 f907 	bl	8012da8 <xQueueSemaphoreTake>
 8011b9a:	4603      	mov	r3, r0
 8011b9c:	2b01      	cmp	r3, #1
 8011b9e:	d009      	beq.n	8011bb4 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8011ba0:	683b      	ldr	r3, [r7, #0]
 8011ba2:	2b00      	cmp	r3, #0
 8011ba4:	d003      	beq.n	8011bae <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8011ba6:	f06f 0301 	mvn.w	r3, #1
 8011baa:	617b      	str	r3, [r7, #20]
 8011bac:	e002      	b.n	8011bb4 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8011bae:	f06f 0302 	mvn.w	r3, #2
 8011bb2:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8011bb4:	697b      	ldr	r3, [r7, #20]
}
 8011bb6:	4618      	mov	r0, r3
 8011bb8:	3718      	adds	r7, #24
 8011bba:	46bd      	mov	sp, r7
 8011bbc:	bd80      	pop	{r7, pc}

08011bbe <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8011bbe:	b580      	push	{r7, lr}
 8011bc0:	b086      	sub	sp, #24
 8011bc2:	af00      	add	r7, sp, #0
 8011bc4:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8011bc6:	687b      	ldr	r3, [r7, #4]
 8011bc8:	f023 0301 	bic.w	r3, r3, #1
 8011bcc:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8011bce:	687b      	ldr	r3, [r7, #4]
 8011bd0:	f003 0301 	and.w	r3, r3, #1
 8011bd4:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8011bd6:	2300      	movs	r3, #0
 8011bd8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011bda:	f3ef 8305 	mrs	r3, IPSR
 8011bde:	60bb      	str	r3, [r7, #8]
  return(result);
 8011be0:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8011be2:	2b00      	cmp	r3, #0
 8011be4:	d003      	beq.n	8011bee <osMutexRelease+0x30>
    stat = osErrorISR;
 8011be6:	f06f 0305 	mvn.w	r3, #5
 8011bea:	617b      	str	r3, [r7, #20]
 8011bec:	e01f      	b.n	8011c2e <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8011bee:	693b      	ldr	r3, [r7, #16]
 8011bf0:	2b00      	cmp	r3, #0
 8011bf2:	d103      	bne.n	8011bfc <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8011bf4:	f06f 0303 	mvn.w	r3, #3
 8011bf8:	617b      	str	r3, [r7, #20]
 8011bfa:	e018      	b.n	8011c2e <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8011bfc:	68fb      	ldr	r3, [r7, #12]
 8011bfe:	2b00      	cmp	r3, #0
 8011c00:	d009      	beq.n	8011c16 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8011c02:	6938      	ldr	r0, [r7, #16]
 8011c04:	f000 fce4 	bl	80125d0 <xQueueGiveMutexRecursive>
 8011c08:	4603      	mov	r3, r0
 8011c0a:	2b01      	cmp	r3, #1
 8011c0c:	d00f      	beq.n	8011c2e <osMutexRelease+0x70>
        stat = osErrorResource;
 8011c0e:	f06f 0302 	mvn.w	r3, #2
 8011c12:	617b      	str	r3, [r7, #20]
 8011c14:	e00b      	b.n	8011c2e <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8011c16:	2300      	movs	r3, #0
 8011c18:	2200      	movs	r2, #0
 8011c1a:	2100      	movs	r1, #0
 8011c1c:	6938      	ldr	r0, [r7, #16]
 8011c1e:	f000 fdb1 	bl	8012784 <xQueueGenericSend>
 8011c22:	4603      	mov	r3, r0
 8011c24:	2b01      	cmp	r3, #1
 8011c26:	d002      	beq.n	8011c2e <osMutexRelease+0x70>
        stat = osErrorResource;
 8011c28:	f06f 0302 	mvn.w	r3, #2
 8011c2c:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8011c2e:	697b      	ldr	r3, [r7, #20]
}
 8011c30:	4618      	mov	r0, r3
 8011c32:	3718      	adds	r7, #24
 8011c34:	46bd      	mov	sp, r7
 8011c36:	bd80      	pop	{r7, pc}

08011c38 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8011c38:	b580      	push	{r7, lr}
 8011c3a:	b08a      	sub	sp, #40	@ 0x28
 8011c3c:	af02      	add	r7, sp, #8
 8011c3e:	60f8      	str	r0, [r7, #12]
 8011c40:	60b9      	str	r1, [r7, #8]
 8011c42:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8011c44:	2300      	movs	r3, #0
 8011c46:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011c48:	f3ef 8305 	mrs	r3, IPSR
 8011c4c:	613b      	str	r3, [r7, #16]
  return(result);
 8011c4e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8011c50:	2b00      	cmp	r3, #0
 8011c52:	d175      	bne.n	8011d40 <osSemaphoreNew+0x108>
 8011c54:	68fb      	ldr	r3, [r7, #12]
 8011c56:	2b00      	cmp	r3, #0
 8011c58:	d072      	beq.n	8011d40 <osSemaphoreNew+0x108>
 8011c5a:	68ba      	ldr	r2, [r7, #8]
 8011c5c:	68fb      	ldr	r3, [r7, #12]
 8011c5e:	429a      	cmp	r2, r3
 8011c60:	d86e      	bhi.n	8011d40 <osSemaphoreNew+0x108>
    mem = -1;
 8011c62:	f04f 33ff 	mov.w	r3, #4294967295
 8011c66:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8011c68:	687b      	ldr	r3, [r7, #4]
 8011c6a:	2b00      	cmp	r3, #0
 8011c6c:	d015      	beq.n	8011c9a <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8011c6e:	687b      	ldr	r3, [r7, #4]
 8011c70:	689b      	ldr	r3, [r3, #8]
 8011c72:	2b00      	cmp	r3, #0
 8011c74:	d006      	beq.n	8011c84 <osSemaphoreNew+0x4c>
 8011c76:	687b      	ldr	r3, [r7, #4]
 8011c78:	68db      	ldr	r3, [r3, #12]
 8011c7a:	2b4f      	cmp	r3, #79	@ 0x4f
 8011c7c:	d902      	bls.n	8011c84 <osSemaphoreNew+0x4c>
        mem = 1;
 8011c7e:	2301      	movs	r3, #1
 8011c80:	61bb      	str	r3, [r7, #24]
 8011c82:	e00c      	b.n	8011c9e <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8011c84:	687b      	ldr	r3, [r7, #4]
 8011c86:	689b      	ldr	r3, [r3, #8]
 8011c88:	2b00      	cmp	r3, #0
 8011c8a:	d108      	bne.n	8011c9e <osSemaphoreNew+0x66>
 8011c8c:	687b      	ldr	r3, [r7, #4]
 8011c8e:	68db      	ldr	r3, [r3, #12]
 8011c90:	2b00      	cmp	r3, #0
 8011c92:	d104      	bne.n	8011c9e <osSemaphoreNew+0x66>
          mem = 0;
 8011c94:	2300      	movs	r3, #0
 8011c96:	61bb      	str	r3, [r7, #24]
 8011c98:	e001      	b.n	8011c9e <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8011c9a:	2300      	movs	r3, #0
 8011c9c:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8011c9e:	69bb      	ldr	r3, [r7, #24]
 8011ca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011ca4:	d04c      	beq.n	8011d40 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8011ca6:	68fb      	ldr	r3, [r7, #12]
 8011ca8:	2b01      	cmp	r3, #1
 8011caa:	d128      	bne.n	8011cfe <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8011cac:	69bb      	ldr	r3, [r7, #24]
 8011cae:	2b01      	cmp	r3, #1
 8011cb0:	d10a      	bne.n	8011cc8 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8011cb2:	687b      	ldr	r3, [r7, #4]
 8011cb4:	689b      	ldr	r3, [r3, #8]
 8011cb6:	2203      	movs	r2, #3
 8011cb8:	9200      	str	r2, [sp, #0]
 8011cba:	2200      	movs	r2, #0
 8011cbc:	2100      	movs	r1, #0
 8011cbe:	2001      	movs	r0, #1
 8011cc0:	f000 fb5e 	bl	8012380 <xQueueGenericCreateStatic>
 8011cc4:	61f8      	str	r0, [r7, #28]
 8011cc6:	e005      	b.n	8011cd4 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8011cc8:	2203      	movs	r2, #3
 8011cca:	2100      	movs	r1, #0
 8011ccc:	2001      	movs	r0, #1
 8011cce:	f000 fbd4 	bl	801247a <xQueueGenericCreate>
 8011cd2:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8011cd4:	69fb      	ldr	r3, [r7, #28]
 8011cd6:	2b00      	cmp	r3, #0
 8011cd8:	d022      	beq.n	8011d20 <osSemaphoreNew+0xe8>
 8011cda:	68bb      	ldr	r3, [r7, #8]
 8011cdc:	2b00      	cmp	r3, #0
 8011cde:	d01f      	beq.n	8011d20 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8011ce0:	2300      	movs	r3, #0
 8011ce2:	2200      	movs	r2, #0
 8011ce4:	2100      	movs	r1, #0
 8011ce6:	69f8      	ldr	r0, [r7, #28]
 8011ce8:	f000 fd4c 	bl	8012784 <xQueueGenericSend>
 8011cec:	4603      	mov	r3, r0
 8011cee:	2b01      	cmp	r3, #1
 8011cf0:	d016      	beq.n	8011d20 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8011cf2:	69f8      	ldr	r0, [r7, #28]
 8011cf4:	f001 f9ea 	bl	80130cc <vQueueDelete>
            hSemaphore = NULL;
 8011cf8:	2300      	movs	r3, #0
 8011cfa:	61fb      	str	r3, [r7, #28]
 8011cfc:	e010      	b.n	8011d20 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8011cfe:	69bb      	ldr	r3, [r7, #24]
 8011d00:	2b01      	cmp	r3, #1
 8011d02:	d108      	bne.n	8011d16 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	689b      	ldr	r3, [r3, #8]
 8011d08:	461a      	mov	r2, r3
 8011d0a:	68b9      	ldr	r1, [r7, #8]
 8011d0c:	68f8      	ldr	r0, [r7, #12]
 8011d0e:	f000 fccb 	bl	80126a8 <xQueueCreateCountingSemaphoreStatic>
 8011d12:	61f8      	str	r0, [r7, #28]
 8011d14:	e004      	b.n	8011d20 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8011d16:	68b9      	ldr	r1, [r7, #8]
 8011d18:	68f8      	ldr	r0, [r7, #12]
 8011d1a:	f000 fcfe 	bl	801271a <xQueueCreateCountingSemaphore>
 8011d1e:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8011d20:	69fb      	ldr	r3, [r7, #28]
 8011d22:	2b00      	cmp	r3, #0
 8011d24:	d00c      	beq.n	8011d40 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8011d26:	687b      	ldr	r3, [r7, #4]
 8011d28:	2b00      	cmp	r3, #0
 8011d2a:	d003      	beq.n	8011d34 <osSemaphoreNew+0xfc>
          name = attr->name;
 8011d2c:	687b      	ldr	r3, [r7, #4]
 8011d2e:	681b      	ldr	r3, [r3, #0]
 8011d30:	617b      	str	r3, [r7, #20]
 8011d32:	e001      	b.n	8011d38 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8011d34:	2300      	movs	r3, #0
 8011d36:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8011d38:	6979      	ldr	r1, [r7, #20]
 8011d3a:	69f8      	ldr	r0, [r7, #28]
 8011d3c:	f001 fb12 	bl	8013364 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8011d40:	69fb      	ldr	r3, [r7, #28]
}
 8011d42:	4618      	mov	r0, r3
 8011d44:	3720      	adds	r7, #32
 8011d46:	46bd      	mov	sp, r7
 8011d48:	bd80      	pop	{r7, pc}
	...

08011d4c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8011d4c:	b580      	push	{r7, lr}
 8011d4e:	b086      	sub	sp, #24
 8011d50:	af00      	add	r7, sp, #0
 8011d52:	6078      	str	r0, [r7, #4]
 8011d54:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8011d56:	687b      	ldr	r3, [r7, #4]
 8011d58:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8011d5a:	2300      	movs	r3, #0
 8011d5c:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8011d5e:	693b      	ldr	r3, [r7, #16]
 8011d60:	2b00      	cmp	r3, #0
 8011d62:	d103      	bne.n	8011d6c <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8011d64:	f06f 0303 	mvn.w	r3, #3
 8011d68:	617b      	str	r3, [r7, #20]
 8011d6a:	e039      	b.n	8011de0 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011d6c:	f3ef 8305 	mrs	r3, IPSR
 8011d70:	60fb      	str	r3, [r7, #12]
  return(result);
 8011d72:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8011d74:	2b00      	cmp	r3, #0
 8011d76:	d022      	beq.n	8011dbe <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8011d78:	683b      	ldr	r3, [r7, #0]
 8011d7a:	2b00      	cmp	r3, #0
 8011d7c:	d003      	beq.n	8011d86 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8011d7e:	f06f 0303 	mvn.w	r3, #3
 8011d82:	617b      	str	r3, [r7, #20]
 8011d84:	e02c      	b.n	8011de0 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8011d86:	2300      	movs	r3, #0
 8011d88:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8011d8a:	f107 0308 	add.w	r3, r7, #8
 8011d8e:	461a      	mov	r2, r3
 8011d90:	2100      	movs	r1, #0
 8011d92:	6938      	ldr	r0, [r7, #16]
 8011d94:	f001 f918 	bl	8012fc8 <xQueueReceiveFromISR>
 8011d98:	4603      	mov	r3, r0
 8011d9a:	2b01      	cmp	r3, #1
 8011d9c:	d003      	beq.n	8011da6 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8011d9e:	f06f 0302 	mvn.w	r3, #2
 8011da2:	617b      	str	r3, [r7, #20]
 8011da4:	e01c      	b.n	8011de0 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8011da6:	68bb      	ldr	r3, [r7, #8]
 8011da8:	2b00      	cmp	r3, #0
 8011daa:	d019      	beq.n	8011de0 <osSemaphoreAcquire+0x94>
 8011dac:	4b0f      	ldr	r3, [pc, #60]	@ (8011dec <osSemaphoreAcquire+0xa0>)
 8011dae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011db2:	601a      	str	r2, [r3, #0]
 8011db4:	f3bf 8f4f 	dsb	sy
 8011db8:	f3bf 8f6f 	isb	sy
 8011dbc:	e010      	b.n	8011de0 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8011dbe:	6839      	ldr	r1, [r7, #0]
 8011dc0:	6938      	ldr	r0, [r7, #16]
 8011dc2:	f000 fff1 	bl	8012da8 <xQueueSemaphoreTake>
 8011dc6:	4603      	mov	r3, r0
 8011dc8:	2b01      	cmp	r3, #1
 8011dca:	d009      	beq.n	8011de0 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8011dcc:	683b      	ldr	r3, [r7, #0]
 8011dce:	2b00      	cmp	r3, #0
 8011dd0:	d003      	beq.n	8011dda <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8011dd2:	f06f 0301 	mvn.w	r3, #1
 8011dd6:	617b      	str	r3, [r7, #20]
 8011dd8:	e002      	b.n	8011de0 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8011dda:	f06f 0302 	mvn.w	r3, #2
 8011dde:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8011de0:	697b      	ldr	r3, [r7, #20]
}
 8011de2:	4618      	mov	r0, r3
 8011de4:	3718      	adds	r7, #24
 8011de6:	46bd      	mov	sp, r7
 8011de8:	bd80      	pop	{r7, pc}
 8011dea:	bf00      	nop
 8011dec:	e000ed04 	.word	0xe000ed04

08011df0 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8011df0:	b580      	push	{r7, lr}
 8011df2:	b086      	sub	sp, #24
 8011df4:	af00      	add	r7, sp, #0
 8011df6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8011df8:	687b      	ldr	r3, [r7, #4]
 8011dfa:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8011dfc:	2300      	movs	r3, #0
 8011dfe:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8011e00:	693b      	ldr	r3, [r7, #16]
 8011e02:	2b00      	cmp	r3, #0
 8011e04:	d103      	bne.n	8011e0e <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8011e06:	f06f 0303 	mvn.w	r3, #3
 8011e0a:	617b      	str	r3, [r7, #20]
 8011e0c:	e02c      	b.n	8011e68 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011e0e:	f3ef 8305 	mrs	r3, IPSR
 8011e12:	60fb      	str	r3, [r7, #12]
  return(result);
 8011e14:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8011e16:	2b00      	cmp	r3, #0
 8011e18:	d01a      	beq.n	8011e50 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8011e1a:	2300      	movs	r3, #0
 8011e1c:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8011e1e:	f107 0308 	add.w	r3, r7, #8
 8011e22:	4619      	mov	r1, r3
 8011e24:	6938      	ldr	r0, [r7, #16]
 8011e26:	f000 fe4d 	bl	8012ac4 <xQueueGiveFromISR>
 8011e2a:	4603      	mov	r3, r0
 8011e2c:	2b01      	cmp	r3, #1
 8011e2e:	d003      	beq.n	8011e38 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8011e30:	f06f 0302 	mvn.w	r3, #2
 8011e34:	617b      	str	r3, [r7, #20]
 8011e36:	e017      	b.n	8011e68 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8011e38:	68bb      	ldr	r3, [r7, #8]
 8011e3a:	2b00      	cmp	r3, #0
 8011e3c:	d014      	beq.n	8011e68 <osSemaphoreRelease+0x78>
 8011e3e:	4b0d      	ldr	r3, [pc, #52]	@ (8011e74 <osSemaphoreRelease+0x84>)
 8011e40:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011e44:	601a      	str	r2, [r3, #0]
 8011e46:	f3bf 8f4f 	dsb	sy
 8011e4a:	f3bf 8f6f 	isb	sy
 8011e4e:	e00b      	b.n	8011e68 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8011e50:	2300      	movs	r3, #0
 8011e52:	2200      	movs	r2, #0
 8011e54:	2100      	movs	r1, #0
 8011e56:	6938      	ldr	r0, [r7, #16]
 8011e58:	f000 fc94 	bl	8012784 <xQueueGenericSend>
 8011e5c:	4603      	mov	r3, r0
 8011e5e:	2b01      	cmp	r3, #1
 8011e60:	d002      	beq.n	8011e68 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8011e62:	f06f 0302 	mvn.w	r3, #2
 8011e66:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8011e68:	697b      	ldr	r3, [r7, #20]
}
 8011e6a:	4618      	mov	r0, r3
 8011e6c:	3718      	adds	r7, #24
 8011e6e:	46bd      	mov	sp, r7
 8011e70:	bd80      	pop	{r7, pc}
 8011e72:	bf00      	nop
 8011e74:	e000ed04 	.word	0xe000ed04

08011e78 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8011e78:	b580      	push	{r7, lr}
 8011e7a:	b08a      	sub	sp, #40	@ 0x28
 8011e7c:	af02      	add	r7, sp, #8
 8011e7e:	60f8      	str	r0, [r7, #12]
 8011e80:	60b9      	str	r1, [r7, #8]
 8011e82:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8011e84:	2300      	movs	r3, #0
 8011e86:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011e88:	f3ef 8305 	mrs	r3, IPSR
 8011e8c:	613b      	str	r3, [r7, #16]
  return(result);
 8011e8e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8011e90:	2b00      	cmp	r3, #0
 8011e92:	d15f      	bne.n	8011f54 <osMessageQueueNew+0xdc>
 8011e94:	68fb      	ldr	r3, [r7, #12]
 8011e96:	2b00      	cmp	r3, #0
 8011e98:	d05c      	beq.n	8011f54 <osMessageQueueNew+0xdc>
 8011e9a:	68bb      	ldr	r3, [r7, #8]
 8011e9c:	2b00      	cmp	r3, #0
 8011e9e:	d059      	beq.n	8011f54 <osMessageQueueNew+0xdc>
    mem = -1;
 8011ea0:	f04f 33ff 	mov.w	r3, #4294967295
 8011ea4:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8011ea6:	687b      	ldr	r3, [r7, #4]
 8011ea8:	2b00      	cmp	r3, #0
 8011eaa:	d029      	beq.n	8011f00 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8011eac:	687b      	ldr	r3, [r7, #4]
 8011eae:	689b      	ldr	r3, [r3, #8]
 8011eb0:	2b00      	cmp	r3, #0
 8011eb2:	d012      	beq.n	8011eda <osMessageQueueNew+0x62>
 8011eb4:	687b      	ldr	r3, [r7, #4]
 8011eb6:	68db      	ldr	r3, [r3, #12]
 8011eb8:	2b4f      	cmp	r3, #79	@ 0x4f
 8011eba:	d90e      	bls.n	8011eda <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8011ebc:	687b      	ldr	r3, [r7, #4]
 8011ebe:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8011ec0:	2b00      	cmp	r3, #0
 8011ec2:	d00a      	beq.n	8011eda <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8011ec4:	687b      	ldr	r3, [r7, #4]
 8011ec6:	695a      	ldr	r2, [r3, #20]
 8011ec8:	68fb      	ldr	r3, [r7, #12]
 8011eca:	68b9      	ldr	r1, [r7, #8]
 8011ecc:	fb01 f303 	mul.w	r3, r1, r3
 8011ed0:	429a      	cmp	r2, r3
 8011ed2:	d302      	bcc.n	8011eda <osMessageQueueNew+0x62>
        mem = 1;
 8011ed4:	2301      	movs	r3, #1
 8011ed6:	61bb      	str	r3, [r7, #24]
 8011ed8:	e014      	b.n	8011f04 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8011eda:	687b      	ldr	r3, [r7, #4]
 8011edc:	689b      	ldr	r3, [r3, #8]
 8011ede:	2b00      	cmp	r3, #0
 8011ee0:	d110      	bne.n	8011f04 <osMessageQueueNew+0x8c>
 8011ee2:	687b      	ldr	r3, [r7, #4]
 8011ee4:	68db      	ldr	r3, [r3, #12]
 8011ee6:	2b00      	cmp	r3, #0
 8011ee8:	d10c      	bne.n	8011f04 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8011eea:	687b      	ldr	r3, [r7, #4]
 8011eec:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8011eee:	2b00      	cmp	r3, #0
 8011ef0:	d108      	bne.n	8011f04 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8011ef2:	687b      	ldr	r3, [r7, #4]
 8011ef4:	695b      	ldr	r3, [r3, #20]
 8011ef6:	2b00      	cmp	r3, #0
 8011ef8:	d104      	bne.n	8011f04 <osMessageQueueNew+0x8c>
          mem = 0;
 8011efa:	2300      	movs	r3, #0
 8011efc:	61bb      	str	r3, [r7, #24]
 8011efe:	e001      	b.n	8011f04 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8011f00:	2300      	movs	r3, #0
 8011f02:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8011f04:	69bb      	ldr	r3, [r7, #24]
 8011f06:	2b01      	cmp	r3, #1
 8011f08:	d10b      	bne.n	8011f22 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8011f0a:	687b      	ldr	r3, [r7, #4]
 8011f0c:	691a      	ldr	r2, [r3, #16]
 8011f0e:	687b      	ldr	r3, [r7, #4]
 8011f10:	689b      	ldr	r3, [r3, #8]
 8011f12:	2100      	movs	r1, #0
 8011f14:	9100      	str	r1, [sp, #0]
 8011f16:	68b9      	ldr	r1, [r7, #8]
 8011f18:	68f8      	ldr	r0, [r7, #12]
 8011f1a:	f000 fa31 	bl	8012380 <xQueueGenericCreateStatic>
 8011f1e:	61f8      	str	r0, [r7, #28]
 8011f20:	e008      	b.n	8011f34 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8011f22:	69bb      	ldr	r3, [r7, #24]
 8011f24:	2b00      	cmp	r3, #0
 8011f26:	d105      	bne.n	8011f34 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8011f28:	2200      	movs	r2, #0
 8011f2a:	68b9      	ldr	r1, [r7, #8]
 8011f2c:	68f8      	ldr	r0, [r7, #12]
 8011f2e:	f000 faa4 	bl	801247a <xQueueGenericCreate>
 8011f32:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8011f34:	69fb      	ldr	r3, [r7, #28]
 8011f36:	2b00      	cmp	r3, #0
 8011f38:	d00c      	beq.n	8011f54 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8011f3a:	687b      	ldr	r3, [r7, #4]
 8011f3c:	2b00      	cmp	r3, #0
 8011f3e:	d003      	beq.n	8011f48 <osMessageQueueNew+0xd0>
        name = attr->name;
 8011f40:	687b      	ldr	r3, [r7, #4]
 8011f42:	681b      	ldr	r3, [r3, #0]
 8011f44:	617b      	str	r3, [r7, #20]
 8011f46:	e001      	b.n	8011f4c <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8011f48:	2300      	movs	r3, #0
 8011f4a:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8011f4c:	6979      	ldr	r1, [r7, #20]
 8011f4e:	69f8      	ldr	r0, [r7, #28]
 8011f50:	f001 fa08 	bl	8013364 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8011f54:	69fb      	ldr	r3, [r7, #28]
}
 8011f56:	4618      	mov	r0, r3
 8011f58:	3720      	adds	r7, #32
 8011f5a:	46bd      	mov	sp, r7
 8011f5c:	bd80      	pop	{r7, pc}
	...

08011f60 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8011f60:	b580      	push	{r7, lr}
 8011f62:	b088      	sub	sp, #32
 8011f64:	af00      	add	r7, sp, #0
 8011f66:	60f8      	str	r0, [r7, #12]
 8011f68:	60b9      	str	r1, [r7, #8]
 8011f6a:	603b      	str	r3, [r7, #0]
 8011f6c:	4613      	mov	r3, r2
 8011f6e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8011f70:	68fb      	ldr	r3, [r7, #12]
 8011f72:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8011f74:	2300      	movs	r3, #0
 8011f76:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011f78:	f3ef 8305 	mrs	r3, IPSR
 8011f7c:	617b      	str	r3, [r7, #20]
  return(result);
 8011f7e:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8011f80:	2b00      	cmp	r3, #0
 8011f82:	d028      	beq.n	8011fd6 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8011f84:	69bb      	ldr	r3, [r7, #24]
 8011f86:	2b00      	cmp	r3, #0
 8011f88:	d005      	beq.n	8011f96 <osMessageQueuePut+0x36>
 8011f8a:	68bb      	ldr	r3, [r7, #8]
 8011f8c:	2b00      	cmp	r3, #0
 8011f8e:	d002      	beq.n	8011f96 <osMessageQueuePut+0x36>
 8011f90:	683b      	ldr	r3, [r7, #0]
 8011f92:	2b00      	cmp	r3, #0
 8011f94:	d003      	beq.n	8011f9e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8011f96:	f06f 0303 	mvn.w	r3, #3
 8011f9a:	61fb      	str	r3, [r7, #28]
 8011f9c:	e038      	b.n	8012010 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8011f9e:	2300      	movs	r3, #0
 8011fa0:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8011fa2:	f107 0210 	add.w	r2, r7, #16
 8011fa6:	2300      	movs	r3, #0
 8011fa8:	68b9      	ldr	r1, [r7, #8]
 8011faa:	69b8      	ldr	r0, [r7, #24]
 8011fac:	f000 fcec 	bl	8012988 <xQueueGenericSendFromISR>
 8011fb0:	4603      	mov	r3, r0
 8011fb2:	2b01      	cmp	r3, #1
 8011fb4:	d003      	beq.n	8011fbe <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8011fb6:	f06f 0302 	mvn.w	r3, #2
 8011fba:	61fb      	str	r3, [r7, #28]
 8011fbc:	e028      	b.n	8012010 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8011fbe:	693b      	ldr	r3, [r7, #16]
 8011fc0:	2b00      	cmp	r3, #0
 8011fc2:	d025      	beq.n	8012010 <osMessageQueuePut+0xb0>
 8011fc4:	4b15      	ldr	r3, [pc, #84]	@ (801201c <osMessageQueuePut+0xbc>)
 8011fc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011fca:	601a      	str	r2, [r3, #0]
 8011fcc:	f3bf 8f4f 	dsb	sy
 8011fd0:	f3bf 8f6f 	isb	sy
 8011fd4:	e01c      	b.n	8012010 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8011fd6:	69bb      	ldr	r3, [r7, #24]
 8011fd8:	2b00      	cmp	r3, #0
 8011fda:	d002      	beq.n	8011fe2 <osMessageQueuePut+0x82>
 8011fdc:	68bb      	ldr	r3, [r7, #8]
 8011fde:	2b00      	cmp	r3, #0
 8011fe0:	d103      	bne.n	8011fea <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8011fe2:	f06f 0303 	mvn.w	r3, #3
 8011fe6:	61fb      	str	r3, [r7, #28]
 8011fe8:	e012      	b.n	8012010 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8011fea:	2300      	movs	r3, #0
 8011fec:	683a      	ldr	r2, [r7, #0]
 8011fee:	68b9      	ldr	r1, [r7, #8]
 8011ff0:	69b8      	ldr	r0, [r7, #24]
 8011ff2:	f000 fbc7 	bl	8012784 <xQueueGenericSend>
 8011ff6:	4603      	mov	r3, r0
 8011ff8:	2b01      	cmp	r3, #1
 8011ffa:	d009      	beq.n	8012010 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8011ffc:	683b      	ldr	r3, [r7, #0]
 8011ffe:	2b00      	cmp	r3, #0
 8012000:	d003      	beq.n	801200a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8012002:	f06f 0301 	mvn.w	r3, #1
 8012006:	61fb      	str	r3, [r7, #28]
 8012008:	e002      	b.n	8012010 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 801200a:	f06f 0302 	mvn.w	r3, #2
 801200e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8012010:	69fb      	ldr	r3, [r7, #28]
}
 8012012:	4618      	mov	r0, r3
 8012014:	3720      	adds	r7, #32
 8012016:	46bd      	mov	sp, r7
 8012018:	bd80      	pop	{r7, pc}
 801201a:	bf00      	nop
 801201c:	e000ed04 	.word	0xe000ed04

08012020 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8012020:	b580      	push	{r7, lr}
 8012022:	b088      	sub	sp, #32
 8012024:	af00      	add	r7, sp, #0
 8012026:	60f8      	str	r0, [r7, #12]
 8012028:	60b9      	str	r1, [r7, #8]
 801202a:	607a      	str	r2, [r7, #4]
 801202c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 801202e:	68fb      	ldr	r3, [r7, #12]
 8012030:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8012032:	2300      	movs	r3, #0
 8012034:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012036:	f3ef 8305 	mrs	r3, IPSR
 801203a:	617b      	str	r3, [r7, #20]
  return(result);
 801203c:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 801203e:	2b00      	cmp	r3, #0
 8012040:	d028      	beq.n	8012094 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8012042:	69bb      	ldr	r3, [r7, #24]
 8012044:	2b00      	cmp	r3, #0
 8012046:	d005      	beq.n	8012054 <osMessageQueueGet+0x34>
 8012048:	68bb      	ldr	r3, [r7, #8]
 801204a:	2b00      	cmp	r3, #0
 801204c:	d002      	beq.n	8012054 <osMessageQueueGet+0x34>
 801204e:	683b      	ldr	r3, [r7, #0]
 8012050:	2b00      	cmp	r3, #0
 8012052:	d003      	beq.n	801205c <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8012054:	f06f 0303 	mvn.w	r3, #3
 8012058:	61fb      	str	r3, [r7, #28]
 801205a:	e037      	b.n	80120cc <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 801205c:	2300      	movs	r3, #0
 801205e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8012060:	f107 0310 	add.w	r3, r7, #16
 8012064:	461a      	mov	r2, r3
 8012066:	68b9      	ldr	r1, [r7, #8]
 8012068:	69b8      	ldr	r0, [r7, #24]
 801206a:	f000 ffad 	bl	8012fc8 <xQueueReceiveFromISR>
 801206e:	4603      	mov	r3, r0
 8012070:	2b01      	cmp	r3, #1
 8012072:	d003      	beq.n	801207c <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8012074:	f06f 0302 	mvn.w	r3, #2
 8012078:	61fb      	str	r3, [r7, #28]
 801207a:	e027      	b.n	80120cc <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 801207c:	693b      	ldr	r3, [r7, #16]
 801207e:	2b00      	cmp	r3, #0
 8012080:	d024      	beq.n	80120cc <osMessageQueueGet+0xac>
 8012082:	4b15      	ldr	r3, [pc, #84]	@ (80120d8 <osMessageQueueGet+0xb8>)
 8012084:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012088:	601a      	str	r2, [r3, #0]
 801208a:	f3bf 8f4f 	dsb	sy
 801208e:	f3bf 8f6f 	isb	sy
 8012092:	e01b      	b.n	80120cc <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8012094:	69bb      	ldr	r3, [r7, #24]
 8012096:	2b00      	cmp	r3, #0
 8012098:	d002      	beq.n	80120a0 <osMessageQueueGet+0x80>
 801209a:	68bb      	ldr	r3, [r7, #8]
 801209c:	2b00      	cmp	r3, #0
 801209e:	d103      	bne.n	80120a8 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80120a0:	f06f 0303 	mvn.w	r3, #3
 80120a4:	61fb      	str	r3, [r7, #28]
 80120a6:	e011      	b.n	80120cc <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80120a8:	683a      	ldr	r2, [r7, #0]
 80120aa:	68b9      	ldr	r1, [r7, #8]
 80120ac:	69b8      	ldr	r0, [r7, #24]
 80120ae:	f000 fd99 	bl	8012be4 <xQueueReceive>
 80120b2:	4603      	mov	r3, r0
 80120b4:	2b01      	cmp	r3, #1
 80120b6:	d009      	beq.n	80120cc <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 80120b8:	683b      	ldr	r3, [r7, #0]
 80120ba:	2b00      	cmp	r3, #0
 80120bc:	d003      	beq.n	80120c6 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 80120be:	f06f 0301 	mvn.w	r3, #1
 80120c2:	61fb      	str	r3, [r7, #28]
 80120c4:	e002      	b.n	80120cc <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 80120c6:	f06f 0302 	mvn.w	r3, #2
 80120ca:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80120cc:	69fb      	ldr	r3, [r7, #28]
}
 80120ce:	4618      	mov	r0, r3
 80120d0:	3720      	adds	r7, #32
 80120d2:	46bd      	mov	sp, r7
 80120d4:	bd80      	pop	{r7, pc}
 80120d6:	bf00      	nop
 80120d8:	e000ed04 	.word	0xe000ed04

080120dc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80120dc:	b480      	push	{r7}
 80120de:	b085      	sub	sp, #20
 80120e0:	af00      	add	r7, sp, #0
 80120e2:	60f8      	str	r0, [r7, #12]
 80120e4:	60b9      	str	r1, [r7, #8]
 80120e6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80120e8:	68fb      	ldr	r3, [r7, #12]
 80120ea:	4a07      	ldr	r2, [pc, #28]	@ (8012108 <vApplicationGetIdleTaskMemory+0x2c>)
 80120ec:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80120ee:	68bb      	ldr	r3, [r7, #8]
 80120f0:	4a06      	ldr	r2, [pc, #24]	@ (801210c <vApplicationGetIdleTaskMemory+0x30>)
 80120f2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80120f4:	687b      	ldr	r3, [r7, #4]
 80120f6:	2280      	movs	r2, #128	@ 0x80
 80120f8:	601a      	str	r2, [r3, #0]
}
 80120fa:	bf00      	nop
 80120fc:	3714      	adds	r7, #20
 80120fe:	46bd      	mov	sp, r7
 8012100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012104:	4770      	bx	lr
 8012106:	bf00      	nop
 8012108:	240005f4 	.word	0x240005f4
 801210c:	2400069c 	.word	0x2400069c

08012110 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8012110:	b480      	push	{r7}
 8012112:	b085      	sub	sp, #20
 8012114:	af00      	add	r7, sp, #0
 8012116:	60f8      	str	r0, [r7, #12]
 8012118:	60b9      	str	r1, [r7, #8]
 801211a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 801211c:	68fb      	ldr	r3, [r7, #12]
 801211e:	4a07      	ldr	r2, [pc, #28]	@ (801213c <vApplicationGetTimerTaskMemory+0x2c>)
 8012120:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8012122:	68bb      	ldr	r3, [r7, #8]
 8012124:	4a06      	ldr	r2, [pc, #24]	@ (8012140 <vApplicationGetTimerTaskMemory+0x30>)
 8012126:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8012128:	687b      	ldr	r3, [r7, #4]
 801212a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801212e:	601a      	str	r2, [r3, #0]
}
 8012130:	bf00      	nop
 8012132:	3714      	adds	r7, #20
 8012134:	46bd      	mov	sp, r7
 8012136:	f85d 7b04 	ldr.w	r7, [sp], #4
 801213a:	4770      	bx	lr
 801213c:	2400089c 	.word	0x2400089c
 8012140:	24000944 	.word	0x24000944

08012144 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8012144:	b480      	push	{r7}
 8012146:	b083      	sub	sp, #12
 8012148:	af00      	add	r7, sp, #0
 801214a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801214c:	687b      	ldr	r3, [r7, #4]
 801214e:	f103 0208 	add.w	r2, r3, #8
 8012152:	687b      	ldr	r3, [r7, #4]
 8012154:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8012156:	687b      	ldr	r3, [r7, #4]
 8012158:	f04f 32ff 	mov.w	r2, #4294967295
 801215c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801215e:	687b      	ldr	r3, [r7, #4]
 8012160:	f103 0208 	add.w	r2, r3, #8
 8012164:	687b      	ldr	r3, [r7, #4]
 8012166:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012168:	687b      	ldr	r3, [r7, #4]
 801216a:	f103 0208 	add.w	r2, r3, #8
 801216e:	687b      	ldr	r3, [r7, #4]
 8012170:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8012172:	687b      	ldr	r3, [r7, #4]
 8012174:	2200      	movs	r2, #0
 8012176:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8012178:	bf00      	nop
 801217a:	370c      	adds	r7, #12
 801217c:	46bd      	mov	sp, r7
 801217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012182:	4770      	bx	lr

08012184 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8012184:	b480      	push	{r7}
 8012186:	b083      	sub	sp, #12
 8012188:	af00      	add	r7, sp, #0
 801218a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 801218c:	687b      	ldr	r3, [r7, #4]
 801218e:	2200      	movs	r2, #0
 8012190:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8012192:	bf00      	nop
 8012194:	370c      	adds	r7, #12
 8012196:	46bd      	mov	sp, r7
 8012198:	f85d 7b04 	ldr.w	r7, [sp], #4
 801219c:	4770      	bx	lr

0801219e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801219e:	b480      	push	{r7}
 80121a0:	b085      	sub	sp, #20
 80121a2:	af00      	add	r7, sp, #0
 80121a4:	6078      	str	r0, [r7, #4]
 80121a6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80121a8:	687b      	ldr	r3, [r7, #4]
 80121aa:	685b      	ldr	r3, [r3, #4]
 80121ac:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80121ae:	683b      	ldr	r3, [r7, #0]
 80121b0:	68fa      	ldr	r2, [r7, #12]
 80121b2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80121b4:	68fb      	ldr	r3, [r7, #12]
 80121b6:	689a      	ldr	r2, [r3, #8]
 80121b8:	683b      	ldr	r3, [r7, #0]
 80121ba:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80121bc:	68fb      	ldr	r3, [r7, #12]
 80121be:	689b      	ldr	r3, [r3, #8]
 80121c0:	683a      	ldr	r2, [r7, #0]
 80121c2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80121c4:	68fb      	ldr	r3, [r7, #12]
 80121c6:	683a      	ldr	r2, [r7, #0]
 80121c8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80121ca:	683b      	ldr	r3, [r7, #0]
 80121cc:	687a      	ldr	r2, [r7, #4]
 80121ce:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80121d0:	687b      	ldr	r3, [r7, #4]
 80121d2:	681b      	ldr	r3, [r3, #0]
 80121d4:	1c5a      	adds	r2, r3, #1
 80121d6:	687b      	ldr	r3, [r7, #4]
 80121d8:	601a      	str	r2, [r3, #0]
}
 80121da:	bf00      	nop
 80121dc:	3714      	adds	r7, #20
 80121de:	46bd      	mov	sp, r7
 80121e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121e4:	4770      	bx	lr

080121e6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80121e6:	b480      	push	{r7}
 80121e8:	b085      	sub	sp, #20
 80121ea:	af00      	add	r7, sp, #0
 80121ec:	6078      	str	r0, [r7, #4]
 80121ee:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80121f0:	683b      	ldr	r3, [r7, #0]
 80121f2:	681b      	ldr	r3, [r3, #0]
 80121f4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80121f6:	68bb      	ldr	r3, [r7, #8]
 80121f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80121fc:	d103      	bne.n	8012206 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80121fe:	687b      	ldr	r3, [r7, #4]
 8012200:	691b      	ldr	r3, [r3, #16]
 8012202:	60fb      	str	r3, [r7, #12]
 8012204:	e00c      	b.n	8012220 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8012206:	687b      	ldr	r3, [r7, #4]
 8012208:	3308      	adds	r3, #8
 801220a:	60fb      	str	r3, [r7, #12]
 801220c:	e002      	b.n	8012214 <vListInsert+0x2e>
 801220e:	68fb      	ldr	r3, [r7, #12]
 8012210:	685b      	ldr	r3, [r3, #4]
 8012212:	60fb      	str	r3, [r7, #12]
 8012214:	68fb      	ldr	r3, [r7, #12]
 8012216:	685b      	ldr	r3, [r3, #4]
 8012218:	681b      	ldr	r3, [r3, #0]
 801221a:	68ba      	ldr	r2, [r7, #8]
 801221c:	429a      	cmp	r2, r3
 801221e:	d2f6      	bcs.n	801220e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8012220:	68fb      	ldr	r3, [r7, #12]
 8012222:	685a      	ldr	r2, [r3, #4]
 8012224:	683b      	ldr	r3, [r7, #0]
 8012226:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8012228:	683b      	ldr	r3, [r7, #0]
 801222a:	685b      	ldr	r3, [r3, #4]
 801222c:	683a      	ldr	r2, [r7, #0]
 801222e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8012230:	683b      	ldr	r3, [r7, #0]
 8012232:	68fa      	ldr	r2, [r7, #12]
 8012234:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8012236:	68fb      	ldr	r3, [r7, #12]
 8012238:	683a      	ldr	r2, [r7, #0]
 801223a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 801223c:	683b      	ldr	r3, [r7, #0]
 801223e:	687a      	ldr	r2, [r7, #4]
 8012240:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8012242:	687b      	ldr	r3, [r7, #4]
 8012244:	681b      	ldr	r3, [r3, #0]
 8012246:	1c5a      	adds	r2, r3, #1
 8012248:	687b      	ldr	r3, [r7, #4]
 801224a:	601a      	str	r2, [r3, #0]
}
 801224c:	bf00      	nop
 801224e:	3714      	adds	r7, #20
 8012250:	46bd      	mov	sp, r7
 8012252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012256:	4770      	bx	lr

08012258 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8012258:	b480      	push	{r7}
 801225a:	b085      	sub	sp, #20
 801225c:	af00      	add	r7, sp, #0
 801225e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8012260:	687b      	ldr	r3, [r7, #4]
 8012262:	691b      	ldr	r3, [r3, #16]
 8012264:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8012266:	687b      	ldr	r3, [r7, #4]
 8012268:	685b      	ldr	r3, [r3, #4]
 801226a:	687a      	ldr	r2, [r7, #4]
 801226c:	6892      	ldr	r2, [r2, #8]
 801226e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8012270:	687b      	ldr	r3, [r7, #4]
 8012272:	689b      	ldr	r3, [r3, #8]
 8012274:	687a      	ldr	r2, [r7, #4]
 8012276:	6852      	ldr	r2, [r2, #4]
 8012278:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 801227a:	68fb      	ldr	r3, [r7, #12]
 801227c:	685b      	ldr	r3, [r3, #4]
 801227e:	687a      	ldr	r2, [r7, #4]
 8012280:	429a      	cmp	r2, r3
 8012282:	d103      	bne.n	801228c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8012284:	687b      	ldr	r3, [r7, #4]
 8012286:	689a      	ldr	r2, [r3, #8]
 8012288:	68fb      	ldr	r3, [r7, #12]
 801228a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 801228c:	687b      	ldr	r3, [r7, #4]
 801228e:	2200      	movs	r2, #0
 8012290:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8012292:	68fb      	ldr	r3, [r7, #12]
 8012294:	681b      	ldr	r3, [r3, #0]
 8012296:	1e5a      	subs	r2, r3, #1
 8012298:	68fb      	ldr	r3, [r7, #12]
 801229a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 801229c:	68fb      	ldr	r3, [r7, #12]
 801229e:	681b      	ldr	r3, [r3, #0]
}
 80122a0:	4618      	mov	r0, r3
 80122a2:	3714      	adds	r7, #20
 80122a4:	46bd      	mov	sp, r7
 80122a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122aa:	4770      	bx	lr

080122ac <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80122ac:	b580      	push	{r7, lr}
 80122ae:	b084      	sub	sp, #16
 80122b0:	af00      	add	r7, sp, #0
 80122b2:	6078      	str	r0, [r7, #4]
 80122b4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80122b6:	687b      	ldr	r3, [r7, #4]
 80122b8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80122ba:	68fb      	ldr	r3, [r7, #12]
 80122bc:	2b00      	cmp	r3, #0
 80122be:	d10b      	bne.n	80122d8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80122c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80122c4:	f383 8811 	msr	BASEPRI, r3
 80122c8:	f3bf 8f6f 	isb	sy
 80122cc:	f3bf 8f4f 	dsb	sy
 80122d0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80122d2:	bf00      	nop
 80122d4:	bf00      	nop
 80122d6:	e7fd      	b.n	80122d4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80122d8:	f002 fdb6 	bl	8014e48 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80122dc:	68fb      	ldr	r3, [r7, #12]
 80122de:	681a      	ldr	r2, [r3, #0]
 80122e0:	68fb      	ldr	r3, [r7, #12]
 80122e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80122e4:	68f9      	ldr	r1, [r7, #12]
 80122e6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80122e8:	fb01 f303 	mul.w	r3, r1, r3
 80122ec:	441a      	add	r2, r3
 80122ee:	68fb      	ldr	r3, [r7, #12]
 80122f0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80122f2:	68fb      	ldr	r3, [r7, #12]
 80122f4:	2200      	movs	r2, #0
 80122f6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80122f8:	68fb      	ldr	r3, [r7, #12]
 80122fa:	681a      	ldr	r2, [r3, #0]
 80122fc:	68fb      	ldr	r3, [r7, #12]
 80122fe:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8012300:	68fb      	ldr	r3, [r7, #12]
 8012302:	681a      	ldr	r2, [r3, #0]
 8012304:	68fb      	ldr	r3, [r7, #12]
 8012306:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012308:	3b01      	subs	r3, #1
 801230a:	68f9      	ldr	r1, [r7, #12]
 801230c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 801230e:	fb01 f303 	mul.w	r3, r1, r3
 8012312:	441a      	add	r2, r3
 8012314:	68fb      	ldr	r3, [r7, #12]
 8012316:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8012318:	68fb      	ldr	r3, [r7, #12]
 801231a:	22ff      	movs	r2, #255	@ 0xff
 801231c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8012320:	68fb      	ldr	r3, [r7, #12]
 8012322:	22ff      	movs	r2, #255	@ 0xff
 8012324:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8012328:	683b      	ldr	r3, [r7, #0]
 801232a:	2b00      	cmp	r3, #0
 801232c:	d114      	bne.n	8012358 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801232e:	68fb      	ldr	r3, [r7, #12]
 8012330:	691b      	ldr	r3, [r3, #16]
 8012332:	2b00      	cmp	r3, #0
 8012334:	d01a      	beq.n	801236c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012336:	68fb      	ldr	r3, [r7, #12]
 8012338:	3310      	adds	r3, #16
 801233a:	4618      	mov	r0, r3
 801233c:	f001 fd3e 	bl	8013dbc <xTaskRemoveFromEventList>
 8012340:	4603      	mov	r3, r0
 8012342:	2b00      	cmp	r3, #0
 8012344:	d012      	beq.n	801236c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8012346:	4b0d      	ldr	r3, [pc, #52]	@ (801237c <xQueueGenericReset+0xd0>)
 8012348:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801234c:	601a      	str	r2, [r3, #0]
 801234e:	f3bf 8f4f 	dsb	sy
 8012352:	f3bf 8f6f 	isb	sy
 8012356:	e009      	b.n	801236c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8012358:	68fb      	ldr	r3, [r7, #12]
 801235a:	3310      	adds	r3, #16
 801235c:	4618      	mov	r0, r3
 801235e:	f7ff fef1 	bl	8012144 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8012362:	68fb      	ldr	r3, [r7, #12]
 8012364:	3324      	adds	r3, #36	@ 0x24
 8012366:	4618      	mov	r0, r3
 8012368:	f7ff feec 	bl	8012144 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 801236c:	f002 fd9e 	bl	8014eac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8012370:	2301      	movs	r3, #1
}
 8012372:	4618      	mov	r0, r3
 8012374:	3710      	adds	r7, #16
 8012376:	46bd      	mov	sp, r7
 8012378:	bd80      	pop	{r7, pc}
 801237a:	bf00      	nop
 801237c:	e000ed04 	.word	0xe000ed04

08012380 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8012380:	b580      	push	{r7, lr}
 8012382:	b08e      	sub	sp, #56	@ 0x38
 8012384:	af02      	add	r7, sp, #8
 8012386:	60f8      	str	r0, [r7, #12]
 8012388:	60b9      	str	r1, [r7, #8]
 801238a:	607a      	str	r2, [r7, #4]
 801238c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801238e:	68fb      	ldr	r3, [r7, #12]
 8012390:	2b00      	cmp	r3, #0
 8012392:	d10b      	bne.n	80123ac <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8012394:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012398:	f383 8811 	msr	BASEPRI, r3
 801239c:	f3bf 8f6f 	isb	sy
 80123a0:	f3bf 8f4f 	dsb	sy
 80123a4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80123a6:	bf00      	nop
 80123a8:	bf00      	nop
 80123aa:	e7fd      	b.n	80123a8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80123ac:	683b      	ldr	r3, [r7, #0]
 80123ae:	2b00      	cmp	r3, #0
 80123b0:	d10b      	bne.n	80123ca <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80123b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80123b6:	f383 8811 	msr	BASEPRI, r3
 80123ba:	f3bf 8f6f 	isb	sy
 80123be:	f3bf 8f4f 	dsb	sy
 80123c2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80123c4:	bf00      	nop
 80123c6:	bf00      	nop
 80123c8:	e7fd      	b.n	80123c6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80123ca:	687b      	ldr	r3, [r7, #4]
 80123cc:	2b00      	cmp	r3, #0
 80123ce:	d002      	beq.n	80123d6 <xQueueGenericCreateStatic+0x56>
 80123d0:	68bb      	ldr	r3, [r7, #8]
 80123d2:	2b00      	cmp	r3, #0
 80123d4:	d001      	beq.n	80123da <xQueueGenericCreateStatic+0x5a>
 80123d6:	2301      	movs	r3, #1
 80123d8:	e000      	b.n	80123dc <xQueueGenericCreateStatic+0x5c>
 80123da:	2300      	movs	r3, #0
 80123dc:	2b00      	cmp	r3, #0
 80123de:	d10b      	bne.n	80123f8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80123e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80123e4:	f383 8811 	msr	BASEPRI, r3
 80123e8:	f3bf 8f6f 	isb	sy
 80123ec:	f3bf 8f4f 	dsb	sy
 80123f0:	623b      	str	r3, [r7, #32]
}
 80123f2:	bf00      	nop
 80123f4:	bf00      	nop
 80123f6:	e7fd      	b.n	80123f4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80123f8:	687b      	ldr	r3, [r7, #4]
 80123fa:	2b00      	cmp	r3, #0
 80123fc:	d102      	bne.n	8012404 <xQueueGenericCreateStatic+0x84>
 80123fe:	68bb      	ldr	r3, [r7, #8]
 8012400:	2b00      	cmp	r3, #0
 8012402:	d101      	bne.n	8012408 <xQueueGenericCreateStatic+0x88>
 8012404:	2301      	movs	r3, #1
 8012406:	e000      	b.n	801240a <xQueueGenericCreateStatic+0x8a>
 8012408:	2300      	movs	r3, #0
 801240a:	2b00      	cmp	r3, #0
 801240c:	d10b      	bne.n	8012426 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 801240e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012412:	f383 8811 	msr	BASEPRI, r3
 8012416:	f3bf 8f6f 	isb	sy
 801241a:	f3bf 8f4f 	dsb	sy
 801241e:	61fb      	str	r3, [r7, #28]
}
 8012420:	bf00      	nop
 8012422:	bf00      	nop
 8012424:	e7fd      	b.n	8012422 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8012426:	2350      	movs	r3, #80	@ 0x50
 8012428:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 801242a:	697b      	ldr	r3, [r7, #20]
 801242c:	2b50      	cmp	r3, #80	@ 0x50
 801242e:	d00b      	beq.n	8012448 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8012430:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012434:	f383 8811 	msr	BASEPRI, r3
 8012438:	f3bf 8f6f 	isb	sy
 801243c:	f3bf 8f4f 	dsb	sy
 8012440:	61bb      	str	r3, [r7, #24]
}
 8012442:	bf00      	nop
 8012444:	bf00      	nop
 8012446:	e7fd      	b.n	8012444 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8012448:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801244a:	683b      	ldr	r3, [r7, #0]
 801244c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 801244e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012450:	2b00      	cmp	r3, #0
 8012452:	d00d      	beq.n	8012470 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8012454:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012456:	2201      	movs	r2, #1
 8012458:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801245c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8012460:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012462:	9300      	str	r3, [sp, #0]
 8012464:	4613      	mov	r3, r2
 8012466:	687a      	ldr	r2, [r7, #4]
 8012468:	68b9      	ldr	r1, [r7, #8]
 801246a:	68f8      	ldr	r0, [r7, #12]
 801246c:	f000 f840 	bl	80124f0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8012470:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8012472:	4618      	mov	r0, r3
 8012474:	3730      	adds	r7, #48	@ 0x30
 8012476:	46bd      	mov	sp, r7
 8012478:	bd80      	pop	{r7, pc}

0801247a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 801247a:	b580      	push	{r7, lr}
 801247c:	b08a      	sub	sp, #40	@ 0x28
 801247e:	af02      	add	r7, sp, #8
 8012480:	60f8      	str	r0, [r7, #12]
 8012482:	60b9      	str	r1, [r7, #8]
 8012484:	4613      	mov	r3, r2
 8012486:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8012488:	68fb      	ldr	r3, [r7, #12]
 801248a:	2b00      	cmp	r3, #0
 801248c:	d10b      	bne.n	80124a6 <xQueueGenericCreate+0x2c>
	__asm volatile
 801248e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012492:	f383 8811 	msr	BASEPRI, r3
 8012496:	f3bf 8f6f 	isb	sy
 801249a:	f3bf 8f4f 	dsb	sy
 801249e:	613b      	str	r3, [r7, #16]
}
 80124a0:	bf00      	nop
 80124a2:	bf00      	nop
 80124a4:	e7fd      	b.n	80124a2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80124a6:	68fb      	ldr	r3, [r7, #12]
 80124a8:	68ba      	ldr	r2, [r7, #8]
 80124aa:	fb02 f303 	mul.w	r3, r2, r3
 80124ae:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80124b0:	69fb      	ldr	r3, [r7, #28]
 80124b2:	3350      	adds	r3, #80	@ 0x50
 80124b4:	4618      	mov	r0, r3
 80124b6:	f002 fde9 	bl	801508c <pvPortMalloc>
 80124ba:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80124bc:	69bb      	ldr	r3, [r7, #24]
 80124be:	2b00      	cmp	r3, #0
 80124c0:	d011      	beq.n	80124e6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80124c2:	69bb      	ldr	r3, [r7, #24]
 80124c4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80124c6:	697b      	ldr	r3, [r7, #20]
 80124c8:	3350      	adds	r3, #80	@ 0x50
 80124ca:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80124cc:	69bb      	ldr	r3, [r7, #24]
 80124ce:	2200      	movs	r2, #0
 80124d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80124d4:	79fa      	ldrb	r2, [r7, #7]
 80124d6:	69bb      	ldr	r3, [r7, #24]
 80124d8:	9300      	str	r3, [sp, #0]
 80124da:	4613      	mov	r3, r2
 80124dc:	697a      	ldr	r2, [r7, #20]
 80124de:	68b9      	ldr	r1, [r7, #8]
 80124e0:	68f8      	ldr	r0, [r7, #12]
 80124e2:	f000 f805 	bl	80124f0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80124e6:	69bb      	ldr	r3, [r7, #24]
	}
 80124e8:	4618      	mov	r0, r3
 80124ea:	3720      	adds	r7, #32
 80124ec:	46bd      	mov	sp, r7
 80124ee:	bd80      	pop	{r7, pc}

080124f0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80124f0:	b580      	push	{r7, lr}
 80124f2:	b084      	sub	sp, #16
 80124f4:	af00      	add	r7, sp, #0
 80124f6:	60f8      	str	r0, [r7, #12]
 80124f8:	60b9      	str	r1, [r7, #8]
 80124fa:	607a      	str	r2, [r7, #4]
 80124fc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80124fe:	68bb      	ldr	r3, [r7, #8]
 8012500:	2b00      	cmp	r3, #0
 8012502:	d103      	bne.n	801250c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8012504:	69bb      	ldr	r3, [r7, #24]
 8012506:	69ba      	ldr	r2, [r7, #24]
 8012508:	601a      	str	r2, [r3, #0]
 801250a:	e002      	b.n	8012512 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 801250c:	69bb      	ldr	r3, [r7, #24]
 801250e:	687a      	ldr	r2, [r7, #4]
 8012510:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8012512:	69bb      	ldr	r3, [r7, #24]
 8012514:	68fa      	ldr	r2, [r7, #12]
 8012516:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8012518:	69bb      	ldr	r3, [r7, #24]
 801251a:	68ba      	ldr	r2, [r7, #8]
 801251c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 801251e:	2101      	movs	r1, #1
 8012520:	69b8      	ldr	r0, [r7, #24]
 8012522:	f7ff fec3 	bl	80122ac <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8012526:	69bb      	ldr	r3, [r7, #24]
 8012528:	78fa      	ldrb	r2, [r7, #3]
 801252a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 801252e:	bf00      	nop
 8012530:	3710      	adds	r7, #16
 8012532:	46bd      	mov	sp, r7
 8012534:	bd80      	pop	{r7, pc}

08012536 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8012536:	b580      	push	{r7, lr}
 8012538:	b082      	sub	sp, #8
 801253a:	af00      	add	r7, sp, #0
 801253c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 801253e:	687b      	ldr	r3, [r7, #4]
 8012540:	2b00      	cmp	r3, #0
 8012542:	d00e      	beq.n	8012562 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8012544:	687b      	ldr	r3, [r7, #4]
 8012546:	2200      	movs	r2, #0
 8012548:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 801254a:	687b      	ldr	r3, [r7, #4]
 801254c:	2200      	movs	r2, #0
 801254e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8012550:	687b      	ldr	r3, [r7, #4]
 8012552:	2200      	movs	r2, #0
 8012554:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8012556:	2300      	movs	r3, #0
 8012558:	2200      	movs	r2, #0
 801255a:	2100      	movs	r1, #0
 801255c:	6878      	ldr	r0, [r7, #4]
 801255e:	f000 f911 	bl	8012784 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8012562:	bf00      	nop
 8012564:	3708      	adds	r7, #8
 8012566:	46bd      	mov	sp, r7
 8012568:	bd80      	pop	{r7, pc}

0801256a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 801256a:	b580      	push	{r7, lr}
 801256c:	b086      	sub	sp, #24
 801256e:	af00      	add	r7, sp, #0
 8012570:	4603      	mov	r3, r0
 8012572:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8012574:	2301      	movs	r3, #1
 8012576:	617b      	str	r3, [r7, #20]
 8012578:	2300      	movs	r3, #0
 801257a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 801257c:	79fb      	ldrb	r3, [r7, #7]
 801257e:	461a      	mov	r2, r3
 8012580:	6939      	ldr	r1, [r7, #16]
 8012582:	6978      	ldr	r0, [r7, #20]
 8012584:	f7ff ff79 	bl	801247a <xQueueGenericCreate>
 8012588:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 801258a:	68f8      	ldr	r0, [r7, #12]
 801258c:	f7ff ffd3 	bl	8012536 <prvInitialiseMutex>

		return xNewQueue;
 8012590:	68fb      	ldr	r3, [r7, #12]
	}
 8012592:	4618      	mov	r0, r3
 8012594:	3718      	adds	r7, #24
 8012596:	46bd      	mov	sp, r7
 8012598:	bd80      	pop	{r7, pc}

0801259a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 801259a:	b580      	push	{r7, lr}
 801259c:	b088      	sub	sp, #32
 801259e:	af02      	add	r7, sp, #8
 80125a0:	4603      	mov	r3, r0
 80125a2:	6039      	str	r1, [r7, #0]
 80125a4:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80125a6:	2301      	movs	r3, #1
 80125a8:	617b      	str	r3, [r7, #20]
 80125aa:	2300      	movs	r3, #0
 80125ac:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80125ae:	79fb      	ldrb	r3, [r7, #7]
 80125b0:	9300      	str	r3, [sp, #0]
 80125b2:	683b      	ldr	r3, [r7, #0]
 80125b4:	2200      	movs	r2, #0
 80125b6:	6939      	ldr	r1, [r7, #16]
 80125b8:	6978      	ldr	r0, [r7, #20]
 80125ba:	f7ff fee1 	bl	8012380 <xQueueGenericCreateStatic>
 80125be:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80125c0:	68f8      	ldr	r0, [r7, #12]
 80125c2:	f7ff ffb8 	bl	8012536 <prvInitialiseMutex>

		return xNewQueue;
 80125c6:	68fb      	ldr	r3, [r7, #12]
	}
 80125c8:	4618      	mov	r0, r3
 80125ca:	3718      	adds	r7, #24
 80125cc:	46bd      	mov	sp, r7
 80125ce:	bd80      	pop	{r7, pc}

080125d0 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 80125d0:	b590      	push	{r4, r7, lr}
 80125d2:	b087      	sub	sp, #28
 80125d4:	af00      	add	r7, sp, #0
 80125d6:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80125d8:	687b      	ldr	r3, [r7, #4]
 80125da:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80125dc:	693b      	ldr	r3, [r7, #16]
 80125de:	2b00      	cmp	r3, #0
 80125e0:	d10b      	bne.n	80125fa <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 80125e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80125e6:	f383 8811 	msr	BASEPRI, r3
 80125ea:	f3bf 8f6f 	isb	sy
 80125ee:	f3bf 8f4f 	dsb	sy
 80125f2:	60fb      	str	r3, [r7, #12]
}
 80125f4:	bf00      	nop
 80125f6:	bf00      	nop
 80125f8:	e7fd      	b.n	80125f6 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80125fa:	693b      	ldr	r3, [r7, #16]
 80125fc:	689c      	ldr	r4, [r3, #8]
 80125fe:	f001 fda3 	bl	8014148 <xTaskGetCurrentTaskHandle>
 8012602:	4603      	mov	r3, r0
 8012604:	429c      	cmp	r4, r3
 8012606:	d111      	bne.n	801262c <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8012608:	693b      	ldr	r3, [r7, #16]
 801260a:	68db      	ldr	r3, [r3, #12]
 801260c:	1e5a      	subs	r2, r3, #1
 801260e:	693b      	ldr	r3, [r7, #16]
 8012610:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8012612:	693b      	ldr	r3, [r7, #16]
 8012614:	68db      	ldr	r3, [r3, #12]
 8012616:	2b00      	cmp	r3, #0
 8012618:	d105      	bne.n	8012626 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 801261a:	2300      	movs	r3, #0
 801261c:	2200      	movs	r2, #0
 801261e:	2100      	movs	r1, #0
 8012620:	6938      	ldr	r0, [r7, #16]
 8012622:	f000 f8af 	bl	8012784 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8012626:	2301      	movs	r3, #1
 8012628:	617b      	str	r3, [r7, #20]
 801262a:	e001      	b.n	8012630 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 801262c:	2300      	movs	r3, #0
 801262e:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8012630:	697b      	ldr	r3, [r7, #20]
	}
 8012632:	4618      	mov	r0, r3
 8012634:	371c      	adds	r7, #28
 8012636:	46bd      	mov	sp, r7
 8012638:	bd90      	pop	{r4, r7, pc}

0801263a <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 801263a:	b590      	push	{r4, r7, lr}
 801263c:	b087      	sub	sp, #28
 801263e:	af00      	add	r7, sp, #0
 8012640:	6078      	str	r0, [r7, #4]
 8012642:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8012644:	687b      	ldr	r3, [r7, #4]
 8012646:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8012648:	693b      	ldr	r3, [r7, #16]
 801264a:	2b00      	cmp	r3, #0
 801264c:	d10b      	bne.n	8012666 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 801264e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012652:	f383 8811 	msr	BASEPRI, r3
 8012656:	f3bf 8f6f 	isb	sy
 801265a:	f3bf 8f4f 	dsb	sy
 801265e:	60fb      	str	r3, [r7, #12]
}
 8012660:	bf00      	nop
 8012662:	bf00      	nop
 8012664:	e7fd      	b.n	8012662 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8012666:	693b      	ldr	r3, [r7, #16]
 8012668:	689c      	ldr	r4, [r3, #8]
 801266a:	f001 fd6d 	bl	8014148 <xTaskGetCurrentTaskHandle>
 801266e:	4603      	mov	r3, r0
 8012670:	429c      	cmp	r4, r3
 8012672:	d107      	bne.n	8012684 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8012674:	693b      	ldr	r3, [r7, #16]
 8012676:	68db      	ldr	r3, [r3, #12]
 8012678:	1c5a      	adds	r2, r3, #1
 801267a:	693b      	ldr	r3, [r7, #16]
 801267c:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 801267e:	2301      	movs	r3, #1
 8012680:	617b      	str	r3, [r7, #20]
 8012682:	e00c      	b.n	801269e <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8012684:	6839      	ldr	r1, [r7, #0]
 8012686:	6938      	ldr	r0, [r7, #16]
 8012688:	f000 fb8e 	bl	8012da8 <xQueueSemaphoreTake>
 801268c:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 801268e:	697b      	ldr	r3, [r7, #20]
 8012690:	2b00      	cmp	r3, #0
 8012692:	d004      	beq.n	801269e <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8012694:	693b      	ldr	r3, [r7, #16]
 8012696:	68db      	ldr	r3, [r3, #12]
 8012698:	1c5a      	adds	r2, r3, #1
 801269a:	693b      	ldr	r3, [r7, #16]
 801269c:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 801269e:	697b      	ldr	r3, [r7, #20]
	}
 80126a0:	4618      	mov	r0, r3
 80126a2:	371c      	adds	r7, #28
 80126a4:	46bd      	mov	sp, r7
 80126a6:	bd90      	pop	{r4, r7, pc}

080126a8 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80126a8:	b580      	push	{r7, lr}
 80126aa:	b08a      	sub	sp, #40	@ 0x28
 80126ac:	af02      	add	r7, sp, #8
 80126ae:	60f8      	str	r0, [r7, #12]
 80126b0:	60b9      	str	r1, [r7, #8]
 80126b2:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80126b4:	68fb      	ldr	r3, [r7, #12]
 80126b6:	2b00      	cmp	r3, #0
 80126b8:	d10b      	bne.n	80126d2 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 80126ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80126be:	f383 8811 	msr	BASEPRI, r3
 80126c2:	f3bf 8f6f 	isb	sy
 80126c6:	f3bf 8f4f 	dsb	sy
 80126ca:	61bb      	str	r3, [r7, #24]
}
 80126cc:	bf00      	nop
 80126ce:	bf00      	nop
 80126d0:	e7fd      	b.n	80126ce <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80126d2:	68ba      	ldr	r2, [r7, #8]
 80126d4:	68fb      	ldr	r3, [r7, #12]
 80126d6:	429a      	cmp	r2, r3
 80126d8:	d90b      	bls.n	80126f2 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 80126da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80126de:	f383 8811 	msr	BASEPRI, r3
 80126e2:	f3bf 8f6f 	isb	sy
 80126e6:	f3bf 8f4f 	dsb	sy
 80126ea:	617b      	str	r3, [r7, #20]
}
 80126ec:	bf00      	nop
 80126ee:	bf00      	nop
 80126f0:	e7fd      	b.n	80126ee <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80126f2:	2302      	movs	r3, #2
 80126f4:	9300      	str	r3, [sp, #0]
 80126f6:	687b      	ldr	r3, [r7, #4]
 80126f8:	2200      	movs	r2, #0
 80126fa:	2100      	movs	r1, #0
 80126fc:	68f8      	ldr	r0, [r7, #12]
 80126fe:	f7ff fe3f 	bl	8012380 <xQueueGenericCreateStatic>
 8012702:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8012704:	69fb      	ldr	r3, [r7, #28]
 8012706:	2b00      	cmp	r3, #0
 8012708:	d002      	beq.n	8012710 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 801270a:	69fb      	ldr	r3, [r7, #28]
 801270c:	68ba      	ldr	r2, [r7, #8]
 801270e:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8012710:	69fb      	ldr	r3, [r7, #28]
	}
 8012712:	4618      	mov	r0, r3
 8012714:	3720      	adds	r7, #32
 8012716:	46bd      	mov	sp, r7
 8012718:	bd80      	pop	{r7, pc}

0801271a <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 801271a:	b580      	push	{r7, lr}
 801271c:	b086      	sub	sp, #24
 801271e:	af00      	add	r7, sp, #0
 8012720:	6078      	str	r0, [r7, #4]
 8012722:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8012724:	687b      	ldr	r3, [r7, #4]
 8012726:	2b00      	cmp	r3, #0
 8012728:	d10b      	bne.n	8012742 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 801272a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801272e:	f383 8811 	msr	BASEPRI, r3
 8012732:	f3bf 8f6f 	isb	sy
 8012736:	f3bf 8f4f 	dsb	sy
 801273a:	613b      	str	r3, [r7, #16]
}
 801273c:	bf00      	nop
 801273e:	bf00      	nop
 8012740:	e7fd      	b.n	801273e <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8012742:	683a      	ldr	r2, [r7, #0]
 8012744:	687b      	ldr	r3, [r7, #4]
 8012746:	429a      	cmp	r2, r3
 8012748:	d90b      	bls.n	8012762 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 801274a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801274e:	f383 8811 	msr	BASEPRI, r3
 8012752:	f3bf 8f6f 	isb	sy
 8012756:	f3bf 8f4f 	dsb	sy
 801275a:	60fb      	str	r3, [r7, #12]
}
 801275c:	bf00      	nop
 801275e:	bf00      	nop
 8012760:	e7fd      	b.n	801275e <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8012762:	2202      	movs	r2, #2
 8012764:	2100      	movs	r1, #0
 8012766:	6878      	ldr	r0, [r7, #4]
 8012768:	f7ff fe87 	bl	801247a <xQueueGenericCreate>
 801276c:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 801276e:	697b      	ldr	r3, [r7, #20]
 8012770:	2b00      	cmp	r3, #0
 8012772:	d002      	beq.n	801277a <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8012774:	697b      	ldr	r3, [r7, #20]
 8012776:	683a      	ldr	r2, [r7, #0]
 8012778:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 801277a:	697b      	ldr	r3, [r7, #20]
	}
 801277c:	4618      	mov	r0, r3
 801277e:	3718      	adds	r7, #24
 8012780:	46bd      	mov	sp, r7
 8012782:	bd80      	pop	{r7, pc}

08012784 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8012784:	b580      	push	{r7, lr}
 8012786:	b08e      	sub	sp, #56	@ 0x38
 8012788:	af00      	add	r7, sp, #0
 801278a:	60f8      	str	r0, [r7, #12]
 801278c:	60b9      	str	r1, [r7, #8]
 801278e:	607a      	str	r2, [r7, #4]
 8012790:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8012792:	2300      	movs	r3, #0
 8012794:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8012796:	68fb      	ldr	r3, [r7, #12]
 8012798:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801279a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801279c:	2b00      	cmp	r3, #0
 801279e:	d10b      	bne.n	80127b8 <xQueueGenericSend+0x34>
	__asm volatile
 80127a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80127a4:	f383 8811 	msr	BASEPRI, r3
 80127a8:	f3bf 8f6f 	isb	sy
 80127ac:	f3bf 8f4f 	dsb	sy
 80127b0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80127b2:	bf00      	nop
 80127b4:	bf00      	nop
 80127b6:	e7fd      	b.n	80127b4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80127b8:	68bb      	ldr	r3, [r7, #8]
 80127ba:	2b00      	cmp	r3, #0
 80127bc:	d103      	bne.n	80127c6 <xQueueGenericSend+0x42>
 80127be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80127c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80127c2:	2b00      	cmp	r3, #0
 80127c4:	d101      	bne.n	80127ca <xQueueGenericSend+0x46>
 80127c6:	2301      	movs	r3, #1
 80127c8:	e000      	b.n	80127cc <xQueueGenericSend+0x48>
 80127ca:	2300      	movs	r3, #0
 80127cc:	2b00      	cmp	r3, #0
 80127ce:	d10b      	bne.n	80127e8 <xQueueGenericSend+0x64>
	__asm volatile
 80127d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80127d4:	f383 8811 	msr	BASEPRI, r3
 80127d8:	f3bf 8f6f 	isb	sy
 80127dc:	f3bf 8f4f 	dsb	sy
 80127e0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80127e2:	bf00      	nop
 80127e4:	bf00      	nop
 80127e6:	e7fd      	b.n	80127e4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80127e8:	683b      	ldr	r3, [r7, #0]
 80127ea:	2b02      	cmp	r3, #2
 80127ec:	d103      	bne.n	80127f6 <xQueueGenericSend+0x72>
 80127ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80127f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80127f2:	2b01      	cmp	r3, #1
 80127f4:	d101      	bne.n	80127fa <xQueueGenericSend+0x76>
 80127f6:	2301      	movs	r3, #1
 80127f8:	e000      	b.n	80127fc <xQueueGenericSend+0x78>
 80127fa:	2300      	movs	r3, #0
 80127fc:	2b00      	cmp	r3, #0
 80127fe:	d10b      	bne.n	8012818 <xQueueGenericSend+0x94>
	__asm volatile
 8012800:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012804:	f383 8811 	msr	BASEPRI, r3
 8012808:	f3bf 8f6f 	isb	sy
 801280c:	f3bf 8f4f 	dsb	sy
 8012810:	623b      	str	r3, [r7, #32]
}
 8012812:	bf00      	nop
 8012814:	bf00      	nop
 8012816:	e7fd      	b.n	8012814 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8012818:	f001 fca6 	bl	8014168 <xTaskGetSchedulerState>
 801281c:	4603      	mov	r3, r0
 801281e:	2b00      	cmp	r3, #0
 8012820:	d102      	bne.n	8012828 <xQueueGenericSend+0xa4>
 8012822:	687b      	ldr	r3, [r7, #4]
 8012824:	2b00      	cmp	r3, #0
 8012826:	d101      	bne.n	801282c <xQueueGenericSend+0xa8>
 8012828:	2301      	movs	r3, #1
 801282a:	e000      	b.n	801282e <xQueueGenericSend+0xaa>
 801282c:	2300      	movs	r3, #0
 801282e:	2b00      	cmp	r3, #0
 8012830:	d10b      	bne.n	801284a <xQueueGenericSend+0xc6>
	__asm volatile
 8012832:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012836:	f383 8811 	msr	BASEPRI, r3
 801283a:	f3bf 8f6f 	isb	sy
 801283e:	f3bf 8f4f 	dsb	sy
 8012842:	61fb      	str	r3, [r7, #28]
}
 8012844:	bf00      	nop
 8012846:	bf00      	nop
 8012848:	e7fd      	b.n	8012846 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801284a:	f002 fafd 	bl	8014e48 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801284e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012850:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8012852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012854:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012856:	429a      	cmp	r2, r3
 8012858:	d302      	bcc.n	8012860 <xQueueGenericSend+0xdc>
 801285a:	683b      	ldr	r3, [r7, #0]
 801285c:	2b02      	cmp	r3, #2
 801285e:	d129      	bne.n	80128b4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8012860:	683a      	ldr	r2, [r7, #0]
 8012862:	68b9      	ldr	r1, [r7, #8]
 8012864:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012866:	f000 fc6d 	bl	8013144 <prvCopyDataToQueue>
 801286a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801286c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801286e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012870:	2b00      	cmp	r3, #0
 8012872:	d010      	beq.n	8012896 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012876:	3324      	adds	r3, #36	@ 0x24
 8012878:	4618      	mov	r0, r3
 801287a:	f001 fa9f 	bl	8013dbc <xTaskRemoveFromEventList>
 801287e:	4603      	mov	r3, r0
 8012880:	2b00      	cmp	r3, #0
 8012882:	d013      	beq.n	80128ac <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8012884:	4b3f      	ldr	r3, [pc, #252]	@ (8012984 <xQueueGenericSend+0x200>)
 8012886:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801288a:	601a      	str	r2, [r3, #0]
 801288c:	f3bf 8f4f 	dsb	sy
 8012890:	f3bf 8f6f 	isb	sy
 8012894:	e00a      	b.n	80128ac <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8012896:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012898:	2b00      	cmp	r3, #0
 801289a:	d007      	beq.n	80128ac <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 801289c:	4b39      	ldr	r3, [pc, #228]	@ (8012984 <xQueueGenericSend+0x200>)
 801289e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80128a2:	601a      	str	r2, [r3, #0]
 80128a4:	f3bf 8f4f 	dsb	sy
 80128a8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80128ac:	f002 fafe 	bl	8014eac <vPortExitCritical>
				return pdPASS;
 80128b0:	2301      	movs	r3, #1
 80128b2:	e063      	b.n	801297c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80128b4:	687b      	ldr	r3, [r7, #4]
 80128b6:	2b00      	cmp	r3, #0
 80128b8:	d103      	bne.n	80128c2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80128ba:	f002 faf7 	bl	8014eac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80128be:	2300      	movs	r3, #0
 80128c0:	e05c      	b.n	801297c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80128c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80128c4:	2b00      	cmp	r3, #0
 80128c6:	d106      	bne.n	80128d6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80128c8:	f107 0314 	add.w	r3, r7, #20
 80128cc:	4618      	mov	r0, r3
 80128ce:	f001 fad9 	bl	8013e84 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80128d2:	2301      	movs	r3, #1
 80128d4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80128d6:	f002 fae9 	bl	8014eac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80128da:	f001 f82f 	bl	801393c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80128de:	f002 fab3 	bl	8014e48 <vPortEnterCritical>
 80128e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80128e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80128e8:	b25b      	sxtb	r3, r3
 80128ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80128ee:	d103      	bne.n	80128f8 <xQueueGenericSend+0x174>
 80128f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80128f2:	2200      	movs	r2, #0
 80128f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80128f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80128fa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80128fe:	b25b      	sxtb	r3, r3
 8012900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012904:	d103      	bne.n	801290e <xQueueGenericSend+0x18a>
 8012906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012908:	2200      	movs	r2, #0
 801290a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801290e:	f002 facd 	bl	8014eac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8012912:	1d3a      	adds	r2, r7, #4
 8012914:	f107 0314 	add.w	r3, r7, #20
 8012918:	4611      	mov	r1, r2
 801291a:	4618      	mov	r0, r3
 801291c:	f001 fac8 	bl	8013eb0 <xTaskCheckForTimeOut>
 8012920:	4603      	mov	r3, r0
 8012922:	2b00      	cmp	r3, #0
 8012924:	d124      	bne.n	8012970 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8012926:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012928:	f000 fd04 	bl	8013334 <prvIsQueueFull>
 801292c:	4603      	mov	r3, r0
 801292e:	2b00      	cmp	r3, #0
 8012930:	d018      	beq.n	8012964 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8012932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012934:	3310      	adds	r3, #16
 8012936:	687a      	ldr	r2, [r7, #4]
 8012938:	4611      	mov	r1, r2
 801293a:	4618      	mov	r0, r3
 801293c:	f001 f9ec 	bl	8013d18 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8012940:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012942:	f000 fc8f 	bl	8013264 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8012946:	f001 f807 	bl	8013958 <xTaskResumeAll>
 801294a:	4603      	mov	r3, r0
 801294c:	2b00      	cmp	r3, #0
 801294e:	f47f af7c 	bne.w	801284a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8012952:	4b0c      	ldr	r3, [pc, #48]	@ (8012984 <xQueueGenericSend+0x200>)
 8012954:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012958:	601a      	str	r2, [r3, #0]
 801295a:	f3bf 8f4f 	dsb	sy
 801295e:	f3bf 8f6f 	isb	sy
 8012962:	e772      	b.n	801284a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8012964:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012966:	f000 fc7d 	bl	8013264 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801296a:	f000 fff5 	bl	8013958 <xTaskResumeAll>
 801296e:	e76c      	b.n	801284a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8012970:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012972:	f000 fc77 	bl	8013264 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012976:	f000 ffef 	bl	8013958 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 801297a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 801297c:	4618      	mov	r0, r3
 801297e:	3738      	adds	r7, #56	@ 0x38
 8012980:	46bd      	mov	sp, r7
 8012982:	bd80      	pop	{r7, pc}
 8012984:	e000ed04 	.word	0xe000ed04

08012988 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8012988:	b580      	push	{r7, lr}
 801298a:	b090      	sub	sp, #64	@ 0x40
 801298c:	af00      	add	r7, sp, #0
 801298e:	60f8      	str	r0, [r7, #12]
 8012990:	60b9      	str	r1, [r7, #8]
 8012992:	607a      	str	r2, [r7, #4]
 8012994:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8012996:	68fb      	ldr	r3, [r7, #12]
 8012998:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 801299a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801299c:	2b00      	cmp	r3, #0
 801299e:	d10b      	bne.n	80129b8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80129a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80129a4:	f383 8811 	msr	BASEPRI, r3
 80129a8:	f3bf 8f6f 	isb	sy
 80129ac:	f3bf 8f4f 	dsb	sy
 80129b0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80129b2:	bf00      	nop
 80129b4:	bf00      	nop
 80129b6:	e7fd      	b.n	80129b4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80129b8:	68bb      	ldr	r3, [r7, #8]
 80129ba:	2b00      	cmp	r3, #0
 80129bc:	d103      	bne.n	80129c6 <xQueueGenericSendFromISR+0x3e>
 80129be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80129c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80129c2:	2b00      	cmp	r3, #0
 80129c4:	d101      	bne.n	80129ca <xQueueGenericSendFromISR+0x42>
 80129c6:	2301      	movs	r3, #1
 80129c8:	e000      	b.n	80129cc <xQueueGenericSendFromISR+0x44>
 80129ca:	2300      	movs	r3, #0
 80129cc:	2b00      	cmp	r3, #0
 80129ce:	d10b      	bne.n	80129e8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80129d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80129d4:	f383 8811 	msr	BASEPRI, r3
 80129d8:	f3bf 8f6f 	isb	sy
 80129dc:	f3bf 8f4f 	dsb	sy
 80129e0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80129e2:	bf00      	nop
 80129e4:	bf00      	nop
 80129e6:	e7fd      	b.n	80129e4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80129e8:	683b      	ldr	r3, [r7, #0]
 80129ea:	2b02      	cmp	r3, #2
 80129ec:	d103      	bne.n	80129f6 <xQueueGenericSendFromISR+0x6e>
 80129ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80129f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80129f2:	2b01      	cmp	r3, #1
 80129f4:	d101      	bne.n	80129fa <xQueueGenericSendFromISR+0x72>
 80129f6:	2301      	movs	r3, #1
 80129f8:	e000      	b.n	80129fc <xQueueGenericSendFromISR+0x74>
 80129fa:	2300      	movs	r3, #0
 80129fc:	2b00      	cmp	r3, #0
 80129fe:	d10b      	bne.n	8012a18 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8012a00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012a04:	f383 8811 	msr	BASEPRI, r3
 8012a08:	f3bf 8f6f 	isb	sy
 8012a0c:	f3bf 8f4f 	dsb	sy
 8012a10:	623b      	str	r3, [r7, #32]
}
 8012a12:	bf00      	nop
 8012a14:	bf00      	nop
 8012a16:	e7fd      	b.n	8012a14 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8012a18:	f002 faf6 	bl	8015008 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8012a1c:	f3ef 8211 	mrs	r2, BASEPRI
 8012a20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012a24:	f383 8811 	msr	BASEPRI, r3
 8012a28:	f3bf 8f6f 	isb	sy
 8012a2c:	f3bf 8f4f 	dsb	sy
 8012a30:	61fa      	str	r2, [r7, #28]
 8012a32:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8012a34:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8012a36:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8012a38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012a3a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8012a3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012a3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012a40:	429a      	cmp	r2, r3
 8012a42:	d302      	bcc.n	8012a4a <xQueueGenericSendFromISR+0xc2>
 8012a44:	683b      	ldr	r3, [r7, #0]
 8012a46:	2b02      	cmp	r3, #2
 8012a48:	d12f      	bne.n	8012aaa <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8012a4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012a4c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012a50:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012a54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012a56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012a58:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8012a5a:	683a      	ldr	r2, [r7, #0]
 8012a5c:	68b9      	ldr	r1, [r7, #8]
 8012a5e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8012a60:	f000 fb70 	bl	8013144 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8012a64:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8012a68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012a6c:	d112      	bne.n	8012a94 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012a6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012a72:	2b00      	cmp	r3, #0
 8012a74:	d016      	beq.n	8012aa4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012a76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012a78:	3324      	adds	r3, #36	@ 0x24
 8012a7a:	4618      	mov	r0, r3
 8012a7c:	f001 f99e 	bl	8013dbc <xTaskRemoveFromEventList>
 8012a80:	4603      	mov	r3, r0
 8012a82:	2b00      	cmp	r3, #0
 8012a84:	d00e      	beq.n	8012aa4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8012a86:	687b      	ldr	r3, [r7, #4]
 8012a88:	2b00      	cmp	r3, #0
 8012a8a:	d00b      	beq.n	8012aa4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8012a8c:	687b      	ldr	r3, [r7, #4]
 8012a8e:	2201      	movs	r2, #1
 8012a90:	601a      	str	r2, [r3, #0]
 8012a92:	e007      	b.n	8012aa4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8012a94:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8012a98:	3301      	adds	r3, #1
 8012a9a:	b2db      	uxtb	r3, r3
 8012a9c:	b25a      	sxtb	r2, r3
 8012a9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012aa0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8012aa4:	2301      	movs	r3, #1
 8012aa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8012aa8:	e001      	b.n	8012aae <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8012aaa:	2300      	movs	r3, #0
 8012aac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8012aae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012ab0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8012ab2:	697b      	ldr	r3, [r7, #20]
 8012ab4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8012ab8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012aba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8012abc:	4618      	mov	r0, r3
 8012abe:	3740      	adds	r7, #64	@ 0x40
 8012ac0:	46bd      	mov	sp, r7
 8012ac2:	bd80      	pop	{r7, pc}

08012ac4 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8012ac4:	b580      	push	{r7, lr}
 8012ac6:	b08e      	sub	sp, #56	@ 0x38
 8012ac8:	af00      	add	r7, sp, #0
 8012aca:	6078      	str	r0, [r7, #4]
 8012acc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8012ace:	687b      	ldr	r3, [r7, #4]
 8012ad0:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8012ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ad4:	2b00      	cmp	r3, #0
 8012ad6:	d10b      	bne.n	8012af0 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8012ad8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012adc:	f383 8811 	msr	BASEPRI, r3
 8012ae0:	f3bf 8f6f 	isb	sy
 8012ae4:	f3bf 8f4f 	dsb	sy
 8012ae8:	623b      	str	r3, [r7, #32]
}
 8012aea:	bf00      	nop
 8012aec:	bf00      	nop
 8012aee:	e7fd      	b.n	8012aec <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8012af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012af4:	2b00      	cmp	r3, #0
 8012af6:	d00b      	beq.n	8012b10 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8012af8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012afc:	f383 8811 	msr	BASEPRI, r3
 8012b00:	f3bf 8f6f 	isb	sy
 8012b04:	f3bf 8f4f 	dsb	sy
 8012b08:	61fb      	str	r3, [r7, #28]
}
 8012b0a:	bf00      	nop
 8012b0c:	bf00      	nop
 8012b0e:	e7fd      	b.n	8012b0c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8012b10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b12:	681b      	ldr	r3, [r3, #0]
 8012b14:	2b00      	cmp	r3, #0
 8012b16:	d103      	bne.n	8012b20 <xQueueGiveFromISR+0x5c>
 8012b18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b1a:	689b      	ldr	r3, [r3, #8]
 8012b1c:	2b00      	cmp	r3, #0
 8012b1e:	d101      	bne.n	8012b24 <xQueueGiveFromISR+0x60>
 8012b20:	2301      	movs	r3, #1
 8012b22:	e000      	b.n	8012b26 <xQueueGiveFromISR+0x62>
 8012b24:	2300      	movs	r3, #0
 8012b26:	2b00      	cmp	r3, #0
 8012b28:	d10b      	bne.n	8012b42 <xQueueGiveFromISR+0x7e>
	__asm volatile
 8012b2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b2e:	f383 8811 	msr	BASEPRI, r3
 8012b32:	f3bf 8f6f 	isb	sy
 8012b36:	f3bf 8f4f 	dsb	sy
 8012b3a:	61bb      	str	r3, [r7, #24]
}
 8012b3c:	bf00      	nop
 8012b3e:	bf00      	nop
 8012b40:	e7fd      	b.n	8012b3e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8012b42:	f002 fa61 	bl	8015008 <vPortValidateInterruptPriority>
	__asm volatile
 8012b46:	f3ef 8211 	mrs	r2, BASEPRI
 8012b4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b4e:	f383 8811 	msr	BASEPRI, r3
 8012b52:	f3bf 8f6f 	isb	sy
 8012b56:	f3bf 8f4f 	dsb	sy
 8012b5a:	617a      	str	r2, [r7, #20]
 8012b5c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8012b5e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8012b60:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012b66:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8012b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012b6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012b6e:	429a      	cmp	r2, r3
 8012b70:	d22b      	bcs.n	8012bca <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8012b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b74:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012b78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8012b7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b7e:	1c5a      	adds	r2, r3, #1
 8012b80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b82:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8012b84:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8012b88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012b8c:	d112      	bne.n	8012bb4 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012b92:	2b00      	cmp	r3, #0
 8012b94:	d016      	beq.n	8012bc4 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b98:	3324      	adds	r3, #36	@ 0x24
 8012b9a:	4618      	mov	r0, r3
 8012b9c:	f001 f90e 	bl	8013dbc <xTaskRemoveFromEventList>
 8012ba0:	4603      	mov	r3, r0
 8012ba2:	2b00      	cmp	r3, #0
 8012ba4:	d00e      	beq.n	8012bc4 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8012ba6:	683b      	ldr	r3, [r7, #0]
 8012ba8:	2b00      	cmp	r3, #0
 8012baa:	d00b      	beq.n	8012bc4 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8012bac:	683b      	ldr	r3, [r7, #0]
 8012bae:	2201      	movs	r2, #1
 8012bb0:	601a      	str	r2, [r3, #0]
 8012bb2:	e007      	b.n	8012bc4 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8012bb4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012bb8:	3301      	adds	r3, #1
 8012bba:	b2db      	uxtb	r3, r3
 8012bbc:	b25a      	sxtb	r2, r3
 8012bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012bc0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8012bc4:	2301      	movs	r3, #1
 8012bc6:	637b      	str	r3, [r7, #52]	@ 0x34
 8012bc8:	e001      	b.n	8012bce <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8012bca:	2300      	movs	r3, #0
 8012bcc:	637b      	str	r3, [r7, #52]	@ 0x34
 8012bce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012bd0:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8012bd2:	68fb      	ldr	r3, [r7, #12]
 8012bd4:	f383 8811 	msr	BASEPRI, r3
}
 8012bd8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012bda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8012bdc:	4618      	mov	r0, r3
 8012bde:	3738      	adds	r7, #56	@ 0x38
 8012be0:	46bd      	mov	sp, r7
 8012be2:	bd80      	pop	{r7, pc}

08012be4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8012be4:	b580      	push	{r7, lr}
 8012be6:	b08c      	sub	sp, #48	@ 0x30
 8012be8:	af00      	add	r7, sp, #0
 8012bea:	60f8      	str	r0, [r7, #12]
 8012bec:	60b9      	str	r1, [r7, #8]
 8012bee:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8012bf0:	2300      	movs	r3, #0
 8012bf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8012bf4:	68fb      	ldr	r3, [r7, #12]
 8012bf6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8012bf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012bfa:	2b00      	cmp	r3, #0
 8012bfc:	d10b      	bne.n	8012c16 <xQueueReceive+0x32>
	__asm volatile
 8012bfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c02:	f383 8811 	msr	BASEPRI, r3
 8012c06:	f3bf 8f6f 	isb	sy
 8012c0a:	f3bf 8f4f 	dsb	sy
 8012c0e:	623b      	str	r3, [r7, #32]
}
 8012c10:	bf00      	nop
 8012c12:	bf00      	nop
 8012c14:	e7fd      	b.n	8012c12 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012c16:	68bb      	ldr	r3, [r7, #8]
 8012c18:	2b00      	cmp	r3, #0
 8012c1a:	d103      	bne.n	8012c24 <xQueueReceive+0x40>
 8012c1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012c20:	2b00      	cmp	r3, #0
 8012c22:	d101      	bne.n	8012c28 <xQueueReceive+0x44>
 8012c24:	2301      	movs	r3, #1
 8012c26:	e000      	b.n	8012c2a <xQueueReceive+0x46>
 8012c28:	2300      	movs	r3, #0
 8012c2a:	2b00      	cmp	r3, #0
 8012c2c:	d10b      	bne.n	8012c46 <xQueueReceive+0x62>
	__asm volatile
 8012c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c32:	f383 8811 	msr	BASEPRI, r3
 8012c36:	f3bf 8f6f 	isb	sy
 8012c3a:	f3bf 8f4f 	dsb	sy
 8012c3e:	61fb      	str	r3, [r7, #28]
}
 8012c40:	bf00      	nop
 8012c42:	bf00      	nop
 8012c44:	e7fd      	b.n	8012c42 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8012c46:	f001 fa8f 	bl	8014168 <xTaskGetSchedulerState>
 8012c4a:	4603      	mov	r3, r0
 8012c4c:	2b00      	cmp	r3, #0
 8012c4e:	d102      	bne.n	8012c56 <xQueueReceive+0x72>
 8012c50:	687b      	ldr	r3, [r7, #4]
 8012c52:	2b00      	cmp	r3, #0
 8012c54:	d101      	bne.n	8012c5a <xQueueReceive+0x76>
 8012c56:	2301      	movs	r3, #1
 8012c58:	e000      	b.n	8012c5c <xQueueReceive+0x78>
 8012c5a:	2300      	movs	r3, #0
 8012c5c:	2b00      	cmp	r3, #0
 8012c5e:	d10b      	bne.n	8012c78 <xQueueReceive+0x94>
	__asm volatile
 8012c60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c64:	f383 8811 	msr	BASEPRI, r3
 8012c68:	f3bf 8f6f 	isb	sy
 8012c6c:	f3bf 8f4f 	dsb	sy
 8012c70:	61bb      	str	r3, [r7, #24]
}
 8012c72:	bf00      	nop
 8012c74:	bf00      	nop
 8012c76:	e7fd      	b.n	8012c74 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8012c78:	f002 f8e6 	bl	8014e48 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012c80:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8012c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012c84:	2b00      	cmp	r3, #0
 8012c86:	d01f      	beq.n	8012cc8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8012c88:	68b9      	ldr	r1, [r7, #8]
 8012c8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012c8c:	f000 fac4 	bl	8013218 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8012c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012c92:	1e5a      	subs	r2, r3, #1
 8012c94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c96:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012c98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c9a:	691b      	ldr	r3, [r3, #16]
 8012c9c:	2b00      	cmp	r3, #0
 8012c9e:	d00f      	beq.n	8012cc0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012ca0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012ca2:	3310      	adds	r3, #16
 8012ca4:	4618      	mov	r0, r3
 8012ca6:	f001 f889 	bl	8013dbc <xTaskRemoveFromEventList>
 8012caa:	4603      	mov	r3, r0
 8012cac:	2b00      	cmp	r3, #0
 8012cae:	d007      	beq.n	8012cc0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8012cb0:	4b3c      	ldr	r3, [pc, #240]	@ (8012da4 <xQueueReceive+0x1c0>)
 8012cb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012cb6:	601a      	str	r2, [r3, #0]
 8012cb8:	f3bf 8f4f 	dsb	sy
 8012cbc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8012cc0:	f002 f8f4 	bl	8014eac <vPortExitCritical>
				return pdPASS;
 8012cc4:	2301      	movs	r3, #1
 8012cc6:	e069      	b.n	8012d9c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012cc8:	687b      	ldr	r3, [r7, #4]
 8012cca:	2b00      	cmp	r3, #0
 8012ccc:	d103      	bne.n	8012cd6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8012cce:	f002 f8ed 	bl	8014eac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8012cd2:	2300      	movs	r3, #0
 8012cd4:	e062      	b.n	8012d9c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8012cd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012cd8:	2b00      	cmp	r3, #0
 8012cda:	d106      	bne.n	8012cea <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8012cdc:	f107 0310 	add.w	r3, r7, #16
 8012ce0:	4618      	mov	r0, r3
 8012ce2:	f001 f8cf 	bl	8013e84 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8012ce6:	2301      	movs	r3, #1
 8012ce8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8012cea:	f002 f8df 	bl	8014eac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8012cee:	f000 fe25 	bl	801393c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8012cf2:	f002 f8a9 	bl	8014e48 <vPortEnterCritical>
 8012cf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012cf8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012cfc:	b25b      	sxtb	r3, r3
 8012cfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012d02:	d103      	bne.n	8012d0c <xQueueReceive+0x128>
 8012d04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d06:	2200      	movs	r2, #0
 8012d08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012d0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d0e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012d12:	b25b      	sxtb	r3, r3
 8012d14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012d18:	d103      	bne.n	8012d22 <xQueueReceive+0x13e>
 8012d1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d1c:	2200      	movs	r2, #0
 8012d1e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8012d22:	f002 f8c3 	bl	8014eac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8012d26:	1d3a      	adds	r2, r7, #4
 8012d28:	f107 0310 	add.w	r3, r7, #16
 8012d2c:	4611      	mov	r1, r2
 8012d2e:	4618      	mov	r0, r3
 8012d30:	f001 f8be 	bl	8013eb0 <xTaskCheckForTimeOut>
 8012d34:	4603      	mov	r3, r0
 8012d36:	2b00      	cmp	r3, #0
 8012d38:	d123      	bne.n	8012d82 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012d3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012d3c:	f000 fae4 	bl	8013308 <prvIsQueueEmpty>
 8012d40:	4603      	mov	r3, r0
 8012d42:	2b00      	cmp	r3, #0
 8012d44:	d017      	beq.n	8012d76 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8012d46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d48:	3324      	adds	r3, #36	@ 0x24
 8012d4a:	687a      	ldr	r2, [r7, #4]
 8012d4c:	4611      	mov	r1, r2
 8012d4e:	4618      	mov	r0, r3
 8012d50:	f000 ffe2 	bl	8013d18 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8012d54:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012d56:	f000 fa85 	bl	8013264 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8012d5a:	f000 fdfd 	bl	8013958 <xTaskResumeAll>
 8012d5e:	4603      	mov	r3, r0
 8012d60:	2b00      	cmp	r3, #0
 8012d62:	d189      	bne.n	8012c78 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8012d64:	4b0f      	ldr	r3, [pc, #60]	@ (8012da4 <xQueueReceive+0x1c0>)
 8012d66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012d6a:	601a      	str	r2, [r3, #0]
 8012d6c:	f3bf 8f4f 	dsb	sy
 8012d70:	f3bf 8f6f 	isb	sy
 8012d74:	e780      	b.n	8012c78 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8012d76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012d78:	f000 fa74 	bl	8013264 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8012d7c:	f000 fdec 	bl	8013958 <xTaskResumeAll>
 8012d80:	e77a      	b.n	8012c78 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8012d82:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012d84:	f000 fa6e 	bl	8013264 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012d88:	f000 fde6 	bl	8013958 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012d8c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012d8e:	f000 fabb 	bl	8013308 <prvIsQueueEmpty>
 8012d92:	4603      	mov	r3, r0
 8012d94:	2b00      	cmp	r3, #0
 8012d96:	f43f af6f 	beq.w	8012c78 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8012d9a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8012d9c:	4618      	mov	r0, r3
 8012d9e:	3730      	adds	r7, #48	@ 0x30
 8012da0:	46bd      	mov	sp, r7
 8012da2:	bd80      	pop	{r7, pc}
 8012da4:	e000ed04 	.word	0xe000ed04

08012da8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8012da8:	b580      	push	{r7, lr}
 8012daa:	b08e      	sub	sp, #56	@ 0x38
 8012dac:	af00      	add	r7, sp, #0
 8012dae:	6078      	str	r0, [r7, #4]
 8012db0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8012db2:	2300      	movs	r3, #0
 8012db4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8012db6:	687b      	ldr	r3, [r7, #4]
 8012db8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8012dba:	2300      	movs	r3, #0
 8012dbc:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8012dbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012dc0:	2b00      	cmp	r3, #0
 8012dc2:	d10b      	bne.n	8012ddc <xQueueSemaphoreTake+0x34>
	__asm volatile
 8012dc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012dc8:	f383 8811 	msr	BASEPRI, r3
 8012dcc:	f3bf 8f6f 	isb	sy
 8012dd0:	f3bf 8f4f 	dsb	sy
 8012dd4:	623b      	str	r3, [r7, #32]
}
 8012dd6:	bf00      	nop
 8012dd8:	bf00      	nop
 8012dda:	e7fd      	b.n	8012dd8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8012ddc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012de0:	2b00      	cmp	r3, #0
 8012de2:	d00b      	beq.n	8012dfc <xQueueSemaphoreTake+0x54>
	__asm volatile
 8012de4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012de8:	f383 8811 	msr	BASEPRI, r3
 8012dec:	f3bf 8f6f 	isb	sy
 8012df0:	f3bf 8f4f 	dsb	sy
 8012df4:	61fb      	str	r3, [r7, #28]
}
 8012df6:	bf00      	nop
 8012df8:	bf00      	nop
 8012dfa:	e7fd      	b.n	8012df8 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8012dfc:	f001 f9b4 	bl	8014168 <xTaskGetSchedulerState>
 8012e00:	4603      	mov	r3, r0
 8012e02:	2b00      	cmp	r3, #0
 8012e04:	d102      	bne.n	8012e0c <xQueueSemaphoreTake+0x64>
 8012e06:	683b      	ldr	r3, [r7, #0]
 8012e08:	2b00      	cmp	r3, #0
 8012e0a:	d101      	bne.n	8012e10 <xQueueSemaphoreTake+0x68>
 8012e0c:	2301      	movs	r3, #1
 8012e0e:	e000      	b.n	8012e12 <xQueueSemaphoreTake+0x6a>
 8012e10:	2300      	movs	r3, #0
 8012e12:	2b00      	cmp	r3, #0
 8012e14:	d10b      	bne.n	8012e2e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8012e16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e1a:	f383 8811 	msr	BASEPRI, r3
 8012e1e:	f3bf 8f6f 	isb	sy
 8012e22:	f3bf 8f4f 	dsb	sy
 8012e26:	61bb      	str	r3, [r7, #24]
}
 8012e28:	bf00      	nop
 8012e2a:	bf00      	nop
 8012e2c:	e7fd      	b.n	8012e2a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8012e2e:	f002 f80b 	bl	8014e48 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8012e32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012e34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012e36:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8012e38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012e3a:	2b00      	cmp	r3, #0
 8012e3c:	d024      	beq.n	8012e88 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8012e3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012e40:	1e5a      	subs	r2, r3, #1
 8012e42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012e44:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8012e46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012e48:	681b      	ldr	r3, [r3, #0]
 8012e4a:	2b00      	cmp	r3, #0
 8012e4c:	d104      	bne.n	8012e58 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8012e4e:	f001 fb05 	bl	801445c <pvTaskIncrementMutexHeldCount>
 8012e52:	4602      	mov	r2, r0
 8012e54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012e56:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012e58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012e5a:	691b      	ldr	r3, [r3, #16]
 8012e5c:	2b00      	cmp	r3, #0
 8012e5e:	d00f      	beq.n	8012e80 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012e60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012e62:	3310      	adds	r3, #16
 8012e64:	4618      	mov	r0, r3
 8012e66:	f000 ffa9 	bl	8013dbc <xTaskRemoveFromEventList>
 8012e6a:	4603      	mov	r3, r0
 8012e6c:	2b00      	cmp	r3, #0
 8012e6e:	d007      	beq.n	8012e80 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8012e70:	4b54      	ldr	r3, [pc, #336]	@ (8012fc4 <xQueueSemaphoreTake+0x21c>)
 8012e72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012e76:	601a      	str	r2, [r3, #0]
 8012e78:	f3bf 8f4f 	dsb	sy
 8012e7c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8012e80:	f002 f814 	bl	8014eac <vPortExitCritical>
				return pdPASS;
 8012e84:	2301      	movs	r3, #1
 8012e86:	e098      	b.n	8012fba <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012e88:	683b      	ldr	r3, [r7, #0]
 8012e8a:	2b00      	cmp	r3, #0
 8012e8c:	d112      	bne.n	8012eb4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8012e8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012e90:	2b00      	cmp	r3, #0
 8012e92:	d00b      	beq.n	8012eac <xQueueSemaphoreTake+0x104>
	__asm volatile
 8012e94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e98:	f383 8811 	msr	BASEPRI, r3
 8012e9c:	f3bf 8f6f 	isb	sy
 8012ea0:	f3bf 8f4f 	dsb	sy
 8012ea4:	617b      	str	r3, [r7, #20]
}
 8012ea6:	bf00      	nop
 8012ea8:	bf00      	nop
 8012eaa:	e7fd      	b.n	8012ea8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8012eac:	f001 fffe 	bl	8014eac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8012eb0:	2300      	movs	r3, #0
 8012eb2:	e082      	b.n	8012fba <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8012eb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012eb6:	2b00      	cmp	r3, #0
 8012eb8:	d106      	bne.n	8012ec8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8012eba:	f107 030c 	add.w	r3, r7, #12
 8012ebe:	4618      	mov	r0, r3
 8012ec0:	f000 ffe0 	bl	8013e84 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8012ec4:	2301      	movs	r3, #1
 8012ec6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8012ec8:	f001 fff0 	bl	8014eac <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8012ecc:	f000 fd36 	bl	801393c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8012ed0:	f001 ffba 	bl	8014e48 <vPortEnterCritical>
 8012ed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012ed6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8012eda:	b25b      	sxtb	r3, r3
 8012edc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012ee0:	d103      	bne.n	8012eea <xQueueSemaphoreTake+0x142>
 8012ee2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012ee4:	2200      	movs	r2, #0
 8012ee6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012eea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012eec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012ef0:	b25b      	sxtb	r3, r3
 8012ef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012ef6:	d103      	bne.n	8012f00 <xQueueSemaphoreTake+0x158>
 8012ef8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012efa:	2200      	movs	r2, #0
 8012efc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8012f00:	f001 ffd4 	bl	8014eac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8012f04:	463a      	mov	r2, r7
 8012f06:	f107 030c 	add.w	r3, r7, #12
 8012f0a:	4611      	mov	r1, r2
 8012f0c:	4618      	mov	r0, r3
 8012f0e:	f000 ffcf 	bl	8013eb0 <xTaskCheckForTimeOut>
 8012f12:	4603      	mov	r3, r0
 8012f14:	2b00      	cmp	r3, #0
 8012f16:	d132      	bne.n	8012f7e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012f18:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012f1a:	f000 f9f5 	bl	8013308 <prvIsQueueEmpty>
 8012f1e:	4603      	mov	r3, r0
 8012f20:	2b00      	cmp	r3, #0
 8012f22:	d026      	beq.n	8012f72 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8012f24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012f26:	681b      	ldr	r3, [r3, #0]
 8012f28:	2b00      	cmp	r3, #0
 8012f2a:	d109      	bne.n	8012f40 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8012f2c:	f001 ff8c 	bl	8014e48 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8012f30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012f32:	689b      	ldr	r3, [r3, #8]
 8012f34:	4618      	mov	r0, r3
 8012f36:	f001 f935 	bl	80141a4 <xTaskPriorityInherit>
 8012f3a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8012f3c:	f001 ffb6 	bl	8014eac <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8012f40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012f42:	3324      	adds	r3, #36	@ 0x24
 8012f44:	683a      	ldr	r2, [r7, #0]
 8012f46:	4611      	mov	r1, r2
 8012f48:	4618      	mov	r0, r3
 8012f4a:	f000 fee5 	bl	8013d18 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8012f4e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012f50:	f000 f988 	bl	8013264 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8012f54:	f000 fd00 	bl	8013958 <xTaskResumeAll>
 8012f58:	4603      	mov	r3, r0
 8012f5a:	2b00      	cmp	r3, #0
 8012f5c:	f47f af67 	bne.w	8012e2e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8012f60:	4b18      	ldr	r3, [pc, #96]	@ (8012fc4 <xQueueSemaphoreTake+0x21c>)
 8012f62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012f66:	601a      	str	r2, [r3, #0]
 8012f68:	f3bf 8f4f 	dsb	sy
 8012f6c:	f3bf 8f6f 	isb	sy
 8012f70:	e75d      	b.n	8012e2e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8012f72:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012f74:	f000 f976 	bl	8013264 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8012f78:	f000 fcee 	bl	8013958 <xTaskResumeAll>
 8012f7c:	e757      	b.n	8012e2e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8012f7e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012f80:	f000 f970 	bl	8013264 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012f84:	f000 fce8 	bl	8013958 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012f88:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012f8a:	f000 f9bd 	bl	8013308 <prvIsQueueEmpty>
 8012f8e:	4603      	mov	r3, r0
 8012f90:	2b00      	cmp	r3, #0
 8012f92:	f43f af4c 	beq.w	8012e2e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8012f96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f98:	2b00      	cmp	r3, #0
 8012f9a:	d00d      	beq.n	8012fb8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8012f9c:	f001 ff54 	bl	8014e48 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8012fa0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012fa2:	f000 f8b7 	bl	8013114 <prvGetDisinheritPriorityAfterTimeout>
 8012fa6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8012fa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012faa:	689b      	ldr	r3, [r3, #8]
 8012fac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8012fae:	4618      	mov	r0, r3
 8012fb0:	f001 f9d0 	bl	8014354 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8012fb4:	f001 ff7a 	bl	8014eac <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8012fb8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8012fba:	4618      	mov	r0, r3
 8012fbc:	3738      	adds	r7, #56	@ 0x38
 8012fbe:	46bd      	mov	sp, r7
 8012fc0:	bd80      	pop	{r7, pc}
 8012fc2:	bf00      	nop
 8012fc4:	e000ed04 	.word	0xe000ed04

08012fc8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8012fc8:	b580      	push	{r7, lr}
 8012fca:	b08e      	sub	sp, #56	@ 0x38
 8012fcc:	af00      	add	r7, sp, #0
 8012fce:	60f8      	str	r0, [r7, #12]
 8012fd0:	60b9      	str	r1, [r7, #8]
 8012fd2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8012fd4:	68fb      	ldr	r3, [r7, #12]
 8012fd6:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8012fd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012fda:	2b00      	cmp	r3, #0
 8012fdc:	d10b      	bne.n	8012ff6 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8012fde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012fe2:	f383 8811 	msr	BASEPRI, r3
 8012fe6:	f3bf 8f6f 	isb	sy
 8012fea:	f3bf 8f4f 	dsb	sy
 8012fee:	623b      	str	r3, [r7, #32]
}
 8012ff0:	bf00      	nop
 8012ff2:	bf00      	nop
 8012ff4:	e7fd      	b.n	8012ff2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012ff6:	68bb      	ldr	r3, [r7, #8]
 8012ff8:	2b00      	cmp	r3, #0
 8012ffa:	d103      	bne.n	8013004 <xQueueReceiveFromISR+0x3c>
 8012ffc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ffe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013000:	2b00      	cmp	r3, #0
 8013002:	d101      	bne.n	8013008 <xQueueReceiveFromISR+0x40>
 8013004:	2301      	movs	r3, #1
 8013006:	e000      	b.n	801300a <xQueueReceiveFromISR+0x42>
 8013008:	2300      	movs	r3, #0
 801300a:	2b00      	cmp	r3, #0
 801300c:	d10b      	bne.n	8013026 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 801300e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013012:	f383 8811 	msr	BASEPRI, r3
 8013016:	f3bf 8f6f 	isb	sy
 801301a:	f3bf 8f4f 	dsb	sy
 801301e:	61fb      	str	r3, [r7, #28]
}
 8013020:	bf00      	nop
 8013022:	bf00      	nop
 8013024:	e7fd      	b.n	8013022 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013026:	f001 ffef 	bl	8015008 <vPortValidateInterruptPriority>
	__asm volatile
 801302a:	f3ef 8211 	mrs	r2, BASEPRI
 801302e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013032:	f383 8811 	msr	BASEPRI, r3
 8013036:	f3bf 8f6f 	isb	sy
 801303a:	f3bf 8f4f 	dsb	sy
 801303e:	61ba      	str	r2, [r7, #24]
 8013040:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8013042:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8013044:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013046:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013048:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801304a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801304c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801304e:	2b00      	cmp	r3, #0
 8013050:	d02f      	beq.n	80130b2 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8013052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013054:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8013058:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 801305c:	68b9      	ldr	r1, [r7, #8]
 801305e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8013060:	f000 f8da 	bl	8013218 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8013064:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013066:	1e5a      	subs	r2, r3, #1
 8013068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801306a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 801306c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8013070:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013074:	d112      	bne.n	801309c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013076:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013078:	691b      	ldr	r3, [r3, #16]
 801307a:	2b00      	cmp	r3, #0
 801307c:	d016      	beq.n	80130ac <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801307e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013080:	3310      	adds	r3, #16
 8013082:	4618      	mov	r0, r3
 8013084:	f000 fe9a 	bl	8013dbc <xTaskRemoveFromEventList>
 8013088:	4603      	mov	r3, r0
 801308a:	2b00      	cmp	r3, #0
 801308c:	d00e      	beq.n	80130ac <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 801308e:	687b      	ldr	r3, [r7, #4]
 8013090:	2b00      	cmp	r3, #0
 8013092:	d00b      	beq.n	80130ac <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8013094:	687b      	ldr	r3, [r7, #4]
 8013096:	2201      	movs	r2, #1
 8013098:	601a      	str	r2, [r3, #0]
 801309a:	e007      	b.n	80130ac <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 801309c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80130a0:	3301      	adds	r3, #1
 80130a2:	b2db      	uxtb	r3, r3
 80130a4:	b25a      	sxtb	r2, r3
 80130a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80130a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80130ac:	2301      	movs	r3, #1
 80130ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80130b0:	e001      	b.n	80130b6 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80130b2:	2300      	movs	r3, #0
 80130b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80130b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80130b8:	613b      	str	r3, [r7, #16]
	__asm volatile
 80130ba:	693b      	ldr	r3, [r7, #16]
 80130bc:	f383 8811 	msr	BASEPRI, r3
}
 80130c0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80130c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80130c4:	4618      	mov	r0, r3
 80130c6:	3738      	adds	r7, #56	@ 0x38
 80130c8:	46bd      	mov	sp, r7
 80130ca:	bd80      	pop	{r7, pc}

080130cc <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80130cc:	b580      	push	{r7, lr}
 80130ce:	b084      	sub	sp, #16
 80130d0:	af00      	add	r7, sp, #0
 80130d2:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80130d4:	687b      	ldr	r3, [r7, #4]
 80130d6:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80130d8:	68fb      	ldr	r3, [r7, #12]
 80130da:	2b00      	cmp	r3, #0
 80130dc:	d10b      	bne.n	80130f6 <vQueueDelete+0x2a>
	__asm volatile
 80130de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80130e2:	f383 8811 	msr	BASEPRI, r3
 80130e6:	f3bf 8f6f 	isb	sy
 80130ea:	f3bf 8f4f 	dsb	sy
 80130ee:	60bb      	str	r3, [r7, #8]
}
 80130f0:	bf00      	nop
 80130f2:	bf00      	nop
 80130f4:	e7fd      	b.n	80130f2 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80130f6:	68f8      	ldr	r0, [r7, #12]
 80130f8:	f000 f95e 	bl	80133b8 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80130fc:	68fb      	ldr	r3, [r7, #12]
 80130fe:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8013102:	2b00      	cmp	r3, #0
 8013104:	d102      	bne.n	801310c <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8013106:	68f8      	ldr	r0, [r7, #12]
 8013108:	f002 f88e 	bl	8015228 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 801310c:	bf00      	nop
 801310e:	3710      	adds	r7, #16
 8013110:	46bd      	mov	sp, r7
 8013112:	bd80      	pop	{r7, pc}

08013114 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8013114:	b480      	push	{r7}
 8013116:	b085      	sub	sp, #20
 8013118:	af00      	add	r7, sp, #0
 801311a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 801311c:	687b      	ldr	r3, [r7, #4]
 801311e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013120:	2b00      	cmp	r3, #0
 8013122:	d006      	beq.n	8013132 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8013124:	687b      	ldr	r3, [r7, #4]
 8013126:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013128:	681b      	ldr	r3, [r3, #0]
 801312a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 801312e:	60fb      	str	r3, [r7, #12]
 8013130:	e001      	b.n	8013136 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8013132:	2300      	movs	r3, #0
 8013134:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8013136:	68fb      	ldr	r3, [r7, #12]
	}
 8013138:	4618      	mov	r0, r3
 801313a:	3714      	adds	r7, #20
 801313c:	46bd      	mov	sp, r7
 801313e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013142:	4770      	bx	lr

08013144 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8013144:	b580      	push	{r7, lr}
 8013146:	b086      	sub	sp, #24
 8013148:	af00      	add	r7, sp, #0
 801314a:	60f8      	str	r0, [r7, #12]
 801314c:	60b9      	str	r1, [r7, #8]
 801314e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8013150:	2300      	movs	r3, #0
 8013152:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013154:	68fb      	ldr	r3, [r7, #12]
 8013156:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013158:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801315a:	68fb      	ldr	r3, [r7, #12]
 801315c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801315e:	2b00      	cmp	r3, #0
 8013160:	d10d      	bne.n	801317e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8013162:	68fb      	ldr	r3, [r7, #12]
 8013164:	681b      	ldr	r3, [r3, #0]
 8013166:	2b00      	cmp	r3, #0
 8013168:	d14d      	bne.n	8013206 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801316a:	68fb      	ldr	r3, [r7, #12]
 801316c:	689b      	ldr	r3, [r3, #8]
 801316e:	4618      	mov	r0, r3
 8013170:	f001 f880 	bl	8014274 <xTaskPriorityDisinherit>
 8013174:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8013176:	68fb      	ldr	r3, [r7, #12]
 8013178:	2200      	movs	r2, #0
 801317a:	609a      	str	r2, [r3, #8]
 801317c:	e043      	b.n	8013206 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801317e:	687b      	ldr	r3, [r7, #4]
 8013180:	2b00      	cmp	r3, #0
 8013182:	d119      	bne.n	80131b8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8013184:	68fb      	ldr	r3, [r7, #12]
 8013186:	6858      	ldr	r0, [r3, #4]
 8013188:	68fb      	ldr	r3, [r7, #12]
 801318a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801318c:	461a      	mov	r2, r3
 801318e:	68b9      	ldr	r1, [r7, #8]
 8013190:	f00c fce7 	bl	801fb62 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8013194:	68fb      	ldr	r3, [r7, #12]
 8013196:	685a      	ldr	r2, [r3, #4]
 8013198:	68fb      	ldr	r3, [r7, #12]
 801319a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801319c:	441a      	add	r2, r3
 801319e:	68fb      	ldr	r3, [r7, #12]
 80131a0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80131a2:	68fb      	ldr	r3, [r7, #12]
 80131a4:	685a      	ldr	r2, [r3, #4]
 80131a6:	68fb      	ldr	r3, [r7, #12]
 80131a8:	689b      	ldr	r3, [r3, #8]
 80131aa:	429a      	cmp	r2, r3
 80131ac:	d32b      	bcc.n	8013206 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80131ae:	68fb      	ldr	r3, [r7, #12]
 80131b0:	681a      	ldr	r2, [r3, #0]
 80131b2:	68fb      	ldr	r3, [r7, #12]
 80131b4:	605a      	str	r2, [r3, #4]
 80131b6:	e026      	b.n	8013206 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80131b8:	68fb      	ldr	r3, [r7, #12]
 80131ba:	68d8      	ldr	r0, [r3, #12]
 80131bc:	68fb      	ldr	r3, [r7, #12]
 80131be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80131c0:	461a      	mov	r2, r3
 80131c2:	68b9      	ldr	r1, [r7, #8]
 80131c4:	f00c fccd 	bl	801fb62 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80131c8:	68fb      	ldr	r3, [r7, #12]
 80131ca:	68da      	ldr	r2, [r3, #12]
 80131cc:	68fb      	ldr	r3, [r7, #12]
 80131ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80131d0:	425b      	negs	r3, r3
 80131d2:	441a      	add	r2, r3
 80131d4:	68fb      	ldr	r3, [r7, #12]
 80131d6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80131d8:	68fb      	ldr	r3, [r7, #12]
 80131da:	68da      	ldr	r2, [r3, #12]
 80131dc:	68fb      	ldr	r3, [r7, #12]
 80131de:	681b      	ldr	r3, [r3, #0]
 80131e0:	429a      	cmp	r2, r3
 80131e2:	d207      	bcs.n	80131f4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80131e4:	68fb      	ldr	r3, [r7, #12]
 80131e6:	689a      	ldr	r2, [r3, #8]
 80131e8:	68fb      	ldr	r3, [r7, #12]
 80131ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80131ec:	425b      	negs	r3, r3
 80131ee:	441a      	add	r2, r3
 80131f0:	68fb      	ldr	r3, [r7, #12]
 80131f2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80131f4:	687b      	ldr	r3, [r7, #4]
 80131f6:	2b02      	cmp	r3, #2
 80131f8:	d105      	bne.n	8013206 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80131fa:	693b      	ldr	r3, [r7, #16]
 80131fc:	2b00      	cmp	r3, #0
 80131fe:	d002      	beq.n	8013206 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8013200:	693b      	ldr	r3, [r7, #16]
 8013202:	3b01      	subs	r3, #1
 8013204:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8013206:	693b      	ldr	r3, [r7, #16]
 8013208:	1c5a      	adds	r2, r3, #1
 801320a:	68fb      	ldr	r3, [r7, #12]
 801320c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 801320e:	697b      	ldr	r3, [r7, #20]
}
 8013210:	4618      	mov	r0, r3
 8013212:	3718      	adds	r7, #24
 8013214:	46bd      	mov	sp, r7
 8013216:	bd80      	pop	{r7, pc}

08013218 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8013218:	b580      	push	{r7, lr}
 801321a:	b082      	sub	sp, #8
 801321c:	af00      	add	r7, sp, #0
 801321e:	6078      	str	r0, [r7, #4]
 8013220:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8013222:	687b      	ldr	r3, [r7, #4]
 8013224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013226:	2b00      	cmp	r3, #0
 8013228:	d018      	beq.n	801325c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801322a:	687b      	ldr	r3, [r7, #4]
 801322c:	68da      	ldr	r2, [r3, #12]
 801322e:	687b      	ldr	r3, [r7, #4]
 8013230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013232:	441a      	add	r2, r3
 8013234:	687b      	ldr	r3, [r7, #4]
 8013236:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8013238:	687b      	ldr	r3, [r7, #4]
 801323a:	68da      	ldr	r2, [r3, #12]
 801323c:	687b      	ldr	r3, [r7, #4]
 801323e:	689b      	ldr	r3, [r3, #8]
 8013240:	429a      	cmp	r2, r3
 8013242:	d303      	bcc.n	801324c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8013244:	687b      	ldr	r3, [r7, #4]
 8013246:	681a      	ldr	r2, [r3, #0]
 8013248:	687b      	ldr	r3, [r7, #4]
 801324a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801324c:	687b      	ldr	r3, [r7, #4]
 801324e:	68d9      	ldr	r1, [r3, #12]
 8013250:	687b      	ldr	r3, [r7, #4]
 8013252:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013254:	461a      	mov	r2, r3
 8013256:	6838      	ldr	r0, [r7, #0]
 8013258:	f00c fc83 	bl	801fb62 <memcpy>
	}
}
 801325c:	bf00      	nop
 801325e:	3708      	adds	r7, #8
 8013260:	46bd      	mov	sp, r7
 8013262:	bd80      	pop	{r7, pc}

08013264 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8013264:	b580      	push	{r7, lr}
 8013266:	b084      	sub	sp, #16
 8013268:	af00      	add	r7, sp, #0
 801326a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 801326c:	f001 fdec 	bl	8014e48 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8013270:	687b      	ldr	r3, [r7, #4]
 8013272:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8013276:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8013278:	e011      	b.n	801329e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801327a:	687b      	ldr	r3, [r7, #4]
 801327c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801327e:	2b00      	cmp	r3, #0
 8013280:	d012      	beq.n	80132a8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013282:	687b      	ldr	r3, [r7, #4]
 8013284:	3324      	adds	r3, #36	@ 0x24
 8013286:	4618      	mov	r0, r3
 8013288:	f000 fd98 	bl	8013dbc <xTaskRemoveFromEventList>
 801328c:	4603      	mov	r3, r0
 801328e:	2b00      	cmp	r3, #0
 8013290:	d001      	beq.n	8013296 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8013292:	f000 fe71 	bl	8013f78 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8013296:	7bfb      	ldrb	r3, [r7, #15]
 8013298:	3b01      	subs	r3, #1
 801329a:	b2db      	uxtb	r3, r3
 801329c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801329e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80132a2:	2b00      	cmp	r3, #0
 80132a4:	dce9      	bgt.n	801327a <prvUnlockQueue+0x16>
 80132a6:	e000      	b.n	80132aa <prvUnlockQueue+0x46>
					break;
 80132a8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80132aa:	687b      	ldr	r3, [r7, #4]
 80132ac:	22ff      	movs	r2, #255	@ 0xff
 80132ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80132b2:	f001 fdfb 	bl	8014eac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80132b6:	f001 fdc7 	bl	8014e48 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80132ba:	687b      	ldr	r3, [r7, #4]
 80132bc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80132c0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80132c2:	e011      	b.n	80132e8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80132c4:	687b      	ldr	r3, [r7, #4]
 80132c6:	691b      	ldr	r3, [r3, #16]
 80132c8:	2b00      	cmp	r3, #0
 80132ca:	d012      	beq.n	80132f2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80132cc:	687b      	ldr	r3, [r7, #4]
 80132ce:	3310      	adds	r3, #16
 80132d0:	4618      	mov	r0, r3
 80132d2:	f000 fd73 	bl	8013dbc <xTaskRemoveFromEventList>
 80132d6:	4603      	mov	r3, r0
 80132d8:	2b00      	cmp	r3, #0
 80132da:	d001      	beq.n	80132e0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80132dc:	f000 fe4c 	bl	8013f78 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80132e0:	7bbb      	ldrb	r3, [r7, #14]
 80132e2:	3b01      	subs	r3, #1
 80132e4:	b2db      	uxtb	r3, r3
 80132e6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80132e8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80132ec:	2b00      	cmp	r3, #0
 80132ee:	dce9      	bgt.n	80132c4 <prvUnlockQueue+0x60>
 80132f0:	e000      	b.n	80132f4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80132f2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80132f4:	687b      	ldr	r3, [r7, #4]
 80132f6:	22ff      	movs	r2, #255	@ 0xff
 80132f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80132fc:	f001 fdd6 	bl	8014eac <vPortExitCritical>
}
 8013300:	bf00      	nop
 8013302:	3710      	adds	r7, #16
 8013304:	46bd      	mov	sp, r7
 8013306:	bd80      	pop	{r7, pc}

08013308 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8013308:	b580      	push	{r7, lr}
 801330a:	b084      	sub	sp, #16
 801330c:	af00      	add	r7, sp, #0
 801330e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8013310:	f001 fd9a 	bl	8014e48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8013314:	687b      	ldr	r3, [r7, #4]
 8013316:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013318:	2b00      	cmp	r3, #0
 801331a:	d102      	bne.n	8013322 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 801331c:	2301      	movs	r3, #1
 801331e:	60fb      	str	r3, [r7, #12]
 8013320:	e001      	b.n	8013326 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8013322:	2300      	movs	r3, #0
 8013324:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8013326:	f001 fdc1 	bl	8014eac <vPortExitCritical>

	return xReturn;
 801332a:	68fb      	ldr	r3, [r7, #12]
}
 801332c:	4618      	mov	r0, r3
 801332e:	3710      	adds	r7, #16
 8013330:	46bd      	mov	sp, r7
 8013332:	bd80      	pop	{r7, pc}

08013334 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8013334:	b580      	push	{r7, lr}
 8013336:	b084      	sub	sp, #16
 8013338:	af00      	add	r7, sp, #0
 801333a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801333c:	f001 fd84 	bl	8014e48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8013340:	687b      	ldr	r3, [r7, #4]
 8013342:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8013344:	687b      	ldr	r3, [r7, #4]
 8013346:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013348:	429a      	cmp	r2, r3
 801334a:	d102      	bne.n	8013352 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 801334c:	2301      	movs	r3, #1
 801334e:	60fb      	str	r3, [r7, #12]
 8013350:	e001      	b.n	8013356 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8013352:	2300      	movs	r3, #0
 8013354:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8013356:	f001 fda9 	bl	8014eac <vPortExitCritical>

	return xReturn;
 801335a:	68fb      	ldr	r3, [r7, #12]
}
 801335c:	4618      	mov	r0, r3
 801335e:	3710      	adds	r7, #16
 8013360:	46bd      	mov	sp, r7
 8013362:	bd80      	pop	{r7, pc}

08013364 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8013364:	b480      	push	{r7}
 8013366:	b085      	sub	sp, #20
 8013368:	af00      	add	r7, sp, #0
 801336a:	6078      	str	r0, [r7, #4]
 801336c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801336e:	2300      	movs	r3, #0
 8013370:	60fb      	str	r3, [r7, #12]
 8013372:	e014      	b.n	801339e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8013374:	4a0f      	ldr	r2, [pc, #60]	@ (80133b4 <vQueueAddToRegistry+0x50>)
 8013376:	68fb      	ldr	r3, [r7, #12]
 8013378:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801337c:	2b00      	cmp	r3, #0
 801337e:	d10b      	bne.n	8013398 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8013380:	490c      	ldr	r1, [pc, #48]	@ (80133b4 <vQueueAddToRegistry+0x50>)
 8013382:	68fb      	ldr	r3, [r7, #12]
 8013384:	683a      	ldr	r2, [r7, #0]
 8013386:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 801338a:	4a0a      	ldr	r2, [pc, #40]	@ (80133b4 <vQueueAddToRegistry+0x50>)
 801338c:	68fb      	ldr	r3, [r7, #12]
 801338e:	00db      	lsls	r3, r3, #3
 8013390:	4413      	add	r3, r2
 8013392:	687a      	ldr	r2, [r7, #4]
 8013394:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8013396:	e006      	b.n	80133a6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8013398:	68fb      	ldr	r3, [r7, #12]
 801339a:	3301      	adds	r3, #1
 801339c:	60fb      	str	r3, [r7, #12]
 801339e:	68fb      	ldr	r3, [r7, #12]
 80133a0:	2b07      	cmp	r3, #7
 80133a2:	d9e7      	bls.n	8013374 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80133a4:	bf00      	nop
 80133a6:	bf00      	nop
 80133a8:	3714      	adds	r7, #20
 80133aa:	46bd      	mov	sp, r7
 80133ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133b0:	4770      	bx	lr
 80133b2:	bf00      	nop
 80133b4:	24000d44 	.word	0x24000d44

080133b8 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80133b8:	b480      	push	{r7}
 80133ba:	b085      	sub	sp, #20
 80133bc:	af00      	add	r7, sp, #0
 80133be:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80133c0:	2300      	movs	r3, #0
 80133c2:	60fb      	str	r3, [r7, #12]
 80133c4:	e016      	b.n	80133f4 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80133c6:	4a10      	ldr	r2, [pc, #64]	@ (8013408 <vQueueUnregisterQueue+0x50>)
 80133c8:	68fb      	ldr	r3, [r7, #12]
 80133ca:	00db      	lsls	r3, r3, #3
 80133cc:	4413      	add	r3, r2
 80133ce:	685b      	ldr	r3, [r3, #4]
 80133d0:	687a      	ldr	r2, [r7, #4]
 80133d2:	429a      	cmp	r2, r3
 80133d4:	d10b      	bne.n	80133ee <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80133d6:	4a0c      	ldr	r2, [pc, #48]	@ (8013408 <vQueueUnregisterQueue+0x50>)
 80133d8:	68fb      	ldr	r3, [r7, #12]
 80133da:	2100      	movs	r1, #0
 80133dc:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80133e0:	4a09      	ldr	r2, [pc, #36]	@ (8013408 <vQueueUnregisterQueue+0x50>)
 80133e2:	68fb      	ldr	r3, [r7, #12]
 80133e4:	00db      	lsls	r3, r3, #3
 80133e6:	4413      	add	r3, r2
 80133e8:	2200      	movs	r2, #0
 80133ea:	605a      	str	r2, [r3, #4]
				break;
 80133ec:	e006      	b.n	80133fc <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80133ee:	68fb      	ldr	r3, [r7, #12]
 80133f0:	3301      	adds	r3, #1
 80133f2:	60fb      	str	r3, [r7, #12]
 80133f4:	68fb      	ldr	r3, [r7, #12]
 80133f6:	2b07      	cmp	r3, #7
 80133f8:	d9e5      	bls.n	80133c6 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80133fa:	bf00      	nop
 80133fc:	bf00      	nop
 80133fe:	3714      	adds	r7, #20
 8013400:	46bd      	mov	sp, r7
 8013402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013406:	4770      	bx	lr
 8013408:	24000d44 	.word	0x24000d44

0801340c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 801340c:	b580      	push	{r7, lr}
 801340e:	b086      	sub	sp, #24
 8013410:	af00      	add	r7, sp, #0
 8013412:	60f8      	str	r0, [r7, #12]
 8013414:	60b9      	str	r1, [r7, #8]
 8013416:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8013418:	68fb      	ldr	r3, [r7, #12]
 801341a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 801341c:	f001 fd14 	bl	8014e48 <vPortEnterCritical>
 8013420:	697b      	ldr	r3, [r7, #20]
 8013422:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8013426:	b25b      	sxtb	r3, r3
 8013428:	f1b3 3fff 	cmp.w	r3, #4294967295
 801342c:	d103      	bne.n	8013436 <vQueueWaitForMessageRestricted+0x2a>
 801342e:	697b      	ldr	r3, [r7, #20]
 8013430:	2200      	movs	r2, #0
 8013432:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8013436:	697b      	ldr	r3, [r7, #20]
 8013438:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801343c:	b25b      	sxtb	r3, r3
 801343e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013442:	d103      	bne.n	801344c <vQueueWaitForMessageRestricted+0x40>
 8013444:	697b      	ldr	r3, [r7, #20]
 8013446:	2200      	movs	r2, #0
 8013448:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801344c:	f001 fd2e 	bl	8014eac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8013450:	697b      	ldr	r3, [r7, #20]
 8013452:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013454:	2b00      	cmp	r3, #0
 8013456:	d106      	bne.n	8013466 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8013458:	697b      	ldr	r3, [r7, #20]
 801345a:	3324      	adds	r3, #36	@ 0x24
 801345c:	687a      	ldr	r2, [r7, #4]
 801345e:	68b9      	ldr	r1, [r7, #8]
 8013460:	4618      	mov	r0, r3
 8013462:	f000 fc7f 	bl	8013d64 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8013466:	6978      	ldr	r0, [r7, #20]
 8013468:	f7ff fefc 	bl	8013264 <prvUnlockQueue>
	}
 801346c:	bf00      	nop
 801346e:	3718      	adds	r7, #24
 8013470:	46bd      	mov	sp, r7
 8013472:	bd80      	pop	{r7, pc}

08013474 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8013474:	b580      	push	{r7, lr}
 8013476:	b08e      	sub	sp, #56	@ 0x38
 8013478:	af04      	add	r7, sp, #16
 801347a:	60f8      	str	r0, [r7, #12]
 801347c:	60b9      	str	r1, [r7, #8]
 801347e:	607a      	str	r2, [r7, #4]
 8013480:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8013482:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013484:	2b00      	cmp	r3, #0
 8013486:	d10b      	bne.n	80134a0 <xTaskCreateStatic+0x2c>
	__asm volatile
 8013488:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801348c:	f383 8811 	msr	BASEPRI, r3
 8013490:	f3bf 8f6f 	isb	sy
 8013494:	f3bf 8f4f 	dsb	sy
 8013498:	623b      	str	r3, [r7, #32]
}
 801349a:	bf00      	nop
 801349c:	bf00      	nop
 801349e:	e7fd      	b.n	801349c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80134a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80134a2:	2b00      	cmp	r3, #0
 80134a4:	d10b      	bne.n	80134be <xTaskCreateStatic+0x4a>
	__asm volatile
 80134a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80134aa:	f383 8811 	msr	BASEPRI, r3
 80134ae:	f3bf 8f6f 	isb	sy
 80134b2:	f3bf 8f4f 	dsb	sy
 80134b6:	61fb      	str	r3, [r7, #28]
}
 80134b8:	bf00      	nop
 80134ba:	bf00      	nop
 80134bc:	e7fd      	b.n	80134ba <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80134be:	23a8      	movs	r3, #168	@ 0xa8
 80134c0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80134c2:	693b      	ldr	r3, [r7, #16]
 80134c4:	2ba8      	cmp	r3, #168	@ 0xa8
 80134c6:	d00b      	beq.n	80134e0 <xTaskCreateStatic+0x6c>
	__asm volatile
 80134c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80134cc:	f383 8811 	msr	BASEPRI, r3
 80134d0:	f3bf 8f6f 	isb	sy
 80134d4:	f3bf 8f4f 	dsb	sy
 80134d8:	61bb      	str	r3, [r7, #24]
}
 80134da:	bf00      	nop
 80134dc:	bf00      	nop
 80134de:	e7fd      	b.n	80134dc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80134e0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80134e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80134e4:	2b00      	cmp	r3, #0
 80134e6:	d01e      	beq.n	8013526 <xTaskCreateStatic+0xb2>
 80134e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80134ea:	2b00      	cmp	r3, #0
 80134ec:	d01b      	beq.n	8013526 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80134ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80134f0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80134f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80134f4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80134f6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80134f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80134fa:	2202      	movs	r2, #2
 80134fc:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8013500:	2300      	movs	r3, #0
 8013502:	9303      	str	r3, [sp, #12]
 8013504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013506:	9302      	str	r3, [sp, #8]
 8013508:	f107 0314 	add.w	r3, r7, #20
 801350c:	9301      	str	r3, [sp, #4]
 801350e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013510:	9300      	str	r3, [sp, #0]
 8013512:	683b      	ldr	r3, [r7, #0]
 8013514:	687a      	ldr	r2, [r7, #4]
 8013516:	68b9      	ldr	r1, [r7, #8]
 8013518:	68f8      	ldr	r0, [r7, #12]
 801351a:	f000 f851 	bl	80135c0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801351e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8013520:	f000 f8f6 	bl	8013710 <prvAddNewTaskToReadyList>
 8013524:	e001      	b.n	801352a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8013526:	2300      	movs	r3, #0
 8013528:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 801352a:	697b      	ldr	r3, [r7, #20]
	}
 801352c:	4618      	mov	r0, r3
 801352e:	3728      	adds	r7, #40	@ 0x28
 8013530:	46bd      	mov	sp, r7
 8013532:	bd80      	pop	{r7, pc}

08013534 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8013534:	b580      	push	{r7, lr}
 8013536:	b08c      	sub	sp, #48	@ 0x30
 8013538:	af04      	add	r7, sp, #16
 801353a:	60f8      	str	r0, [r7, #12]
 801353c:	60b9      	str	r1, [r7, #8]
 801353e:	603b      	str	r3, [r7, #0]
 8013540:	4613      	mov	r3, r2
 8013542:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8013544:	88fb      	ldrh	r3, [r7, #6]
 8013546:	009b      	lsls	r3, r3, #2
 8013548:	4618      	mov	r0, r3
 801354a:	f001 fd9f 	bl	801508c <pvPortMalloc>
 801354e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8013550:	697b      	ldr	r3, [r7, #20]
 8013552:	2b00      	cmp	r3, #0
 8013554:	d00e      	beq.n	8013574 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8013556:	20a8      	movs	r0, #168	@ 0xa8
 8013558:	f001 fd98 	bl	801508c <pvPortMalloc>
 801355c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 801355e:	69fb      	ldr	r3, [r7, #28]
 8013560:	2b00      	cmp	r3, #0
 8013562:	d003      	beq.n	801356c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8013564:	69fb      	ldr	r3, [r7, #28]
 8013566:	697a      	ldr	r2, [r7, #20]
 8013568:	631a      	str	r2, [r3, #48]	@ 0x30
 801356a:	e005      	b.n	8013578 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 801356c:	6978      	ldr	r0, [r7, #20]
 801356e:	f001 fe5b 	bl	8015228 <vPortFree>
 8013572:	e001      	b.n	8013578 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8013574:	2300      	movs	r3, #0
 8013576:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8013578:	69fb      	ldr	r3, [r7, #28]
 801357a:	2b00      	cmp	r3, #0
 801357c:	d017      	beq.n	80135ae <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 801357e:	69fb      	ldr	r3, [r7, #28]
 8013580:	2200      	movs	r2, #0
 8013582:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8013586:	88fa      	ldrh	r2, [r7, #6]
 8013588:	2300      	movs	r3, #0
 801358a:	9303      	str	r3, [sp, #12]
 801358c:	69fb      	ldr	r3, [r7, #28]
 801358e:	9302      	str	r3, [sp, #8]
 8013590:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013592:	9301      	str	r3, [sp, #4]
 8013594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013596:	9300      	str	r3, [sp, #0]
 8013598:	683b      	ldr	r3, [r7, #0]
 801359a:	68b9      	ldr	r1, [r7, #8]
 801359c:	68f8      	ldr	r0, [r7, #12]
 801359e:	f000 f80f 	bl	80135c0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80135a2:	69f8      	ldr	r0, [r7, #28]
 80135a4:	f000 f8b4 	bl	8013710 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80135a8:	2301      	movs	r3, #1
 80135aa:	61bb      	str	r3, [r7, #24]
 80135ac:	e002      	b.n	80135b4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80135ae:	f04f 33ff 	mov.w	r3, #4294967295
 80135b2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80135b4:	69bb      	ldr	r3, [r7, #24]
	}
 80135b6:	4618      	mov	r0, r3
 80135b8:	3720      	adds	r7, #32
 80135ba:	46bd      	mov	sp, r7
 80135bc:	bd80      	pop	{r7, pc}
	...

080135c0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80135c0:	b580      	push	{r7, lr}
 80135c2:	b088      	sub	sp, #32
 80135c4:	af00      	add	r7, sp, #0
 80135c6:	60f8      	str	r0, [r7, #12]
 80135c8:	60b9      	str	r1, [r7, #8]
 80135ca:	607a      	str	r2, [r7, #4]
 80135cc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80135ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80135d0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80135d2:	687b      	ldr	r3, [r7, #4]
 80135d4:	009b      	lsls	r3, r3, #2
 80135d6:	461a      	mov	r2, r3
 80135d8:	21a5      	movs	r1, #165	@ 0xa5
 80135da:	f00c f9df 	bl	801f99c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80135de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80135e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80135e2:	6879      	ldr	r1, [r7, #4]
 80135e4:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80135e8:	440b      	add	r3, r1
 80135ea:	009b      	lsls	r3, r3, #2
 80135ec:	4413      	add	r3, r2
 80135ee:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80135f0:	69bb      	ldr	r3, [r7, #24]
 80135f2:	f023 0307 	bic.w	r3, r3, #7
 80135f6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80135f8:	69bb      	ldr	r3, [r7, #24]
 80135fa:	f003 0307 	and.w	r3, r3, #7
 80135fe:	2b00      	cmp	r3, #0
 8013600:	d00b      	beq.n	801361a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8013602:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013606:	f383 8811 	msr	BASEPRI, r3
 801360a:	f3bf 8f6f 	isb	sy
 801360e:	f3bf 8f4f 	dsb	sy
 8013612:	617b      	str	r3, [r7, #20]
}
 8013614:	bf00      	nop
 8013616:	bf00      	nop
 8013618:	e7fd      	b.n	8013616 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 801361a:	68bb      	ldr	r3, [r7, #8]
 801361c:	2b00      	cmp	r3, #0
 801361e:	d01f      	beq.n	8013660 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8013620:	2300      	movs	r3, #0
 8013622:	61fb      	str	r3, [r7, #28]
 8013624:	e012      	b.n	801364c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8013626:	68ba      	ldr	r2, [r7, #8]
 8013628:	69fb      	ldr	r3, [r7, #28]
 801362a:	4413      	add	r3, r2
 801362c:	7819      	ldrb	r1, [r3, #0]
 801362e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013630:	69fb      	ldr	r3, [r7, #28]
 8013632:	4413      	add	r3, r2
 8013634:	3334      	adds	r3, #52	@ 0x34
 8013636:	460a      	mov	r2, r1
 8013638:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 801363a:	68ba      	ldr	r2, [r7, #8]
 801363c:	69fb      	ldr	r3, [r7, #28]
 801363e:	4413      	add	r3, r2
 8013640:	781b      	ldrb	r3, [r3, #0]
 8013642:	2b00      	cmp	r3, #0
 8013644:	d006      	beq.n	8013654 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8013646:	69fb      	ldr	r3, [r7, #28]
 8013648:	3301      	adds	r3, #1
 801364a:	61fb      	str	r3, [r7, #28]
 801364c:	69fb      	ldr	r3, [r7, #28]
 801364e:	2b0f      	cmp	r3, #15
 8013650:	d9e9      	bls.n	8013626 <prvInitialiseNewTask+0x66>
 8013652:	e000      	b.n	8013656 <prvInitialiseNewTask+0x96>
			{
				break;
 8013654:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8013656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013658:	2200      	movs	r2, #0
 801365a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 801365e:	e003      	b.n	8013668 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8013660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013662:	2200      	movs	r2, #0
 8013664:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8013668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801366a:	2b37      	cmp	r3, #55	@ 0x37
 801366c:	d901      	bls.n	8013672 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 801366e:	2337      	movs	r3, #55	@ 0x37
 8013670:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8013672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013674:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013676:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8013678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801367a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801367c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 801367e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013680:	2200      	movs	r2, #0
 8013682:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8013684:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013686:	3304      	adds	r3, #4
 8013688:	4618      	mov	r0, r3
 801368a:	f7fe fd7b 	bl	8012184 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 801368e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013690:	3318      	adds	r3, #24
 8013692:	4618      	mov	r0, r3
 8013694:	f7fe fd76 	bl	8012184 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8013698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801369a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801369c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801369e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80136a0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80136a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80136a6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80136a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80136aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80136ac:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80136ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80136b0:	2200      	movs	r2, #0
 80136b2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80136b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80136b8:	2200      	movs	r2, #0
 80136ba:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80136be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80136c0:	3354      	adds	r3, #84	@ 0x54
 80136c2:	224c      	movs	r2, #76	@ 0x4c
 80136c4:	2100      	movs	r1, #0
 80136c6:	4618      	mov	r0, r3
 80136c8:	f00c f968 	bl	801f99c <memset>
 80136cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80136ce:	4a0d      	ldr	r2, [pc, #52]	@ (8013704 <prvInitialiseNewTask+0x144>)
 80136d0:	659a      	str	r2, [r3, #88]	@ 0x58
 80136d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80136d4:	4a0c      	ldr	r2, [pc, #48]	@ (8013708 <prvInitialiseNewTask+0x148>)
 80136d6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80136d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80136da:	4a0c      	ldr	r2, [pc, #48]	@ (801370c <prvInitialiseNewTask+0x14c>)
 80136dc:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80136de:	683a      	ldr	r2, [r7, #0]
 80136e0:	68f9      	ldr	r1, [r7, #12]
 80136e2:	69b8      	ldr	r0, [r7, #24]
 80136e4:	f001 fa7c 	bl	8014be0 <pxPortInitialiseStack>
 80136e8:	4602      	mov	r2, r0
 80136ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80136ec:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80136ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80136f0:	2b00      	cmp	r3, #0
 80136f2:	d002      	beq.n	80136fa <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80136f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80136f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80136f8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80136fa:	bf00      	nop
 80136fc:	3720      	adds	r7, #32
 80136fe:	46bd      	mov	sp, r7
 8013700:	bd80      	pop	{r7, pc}
 8013702:	bf00      	nop
 8013704:	24014640 	.word	0x24014640
 8013708:	240146a8 	.word	0x240146a8
 801370c:	24014710 	.word	0x24014710

08013710 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8013710:	b580      	push	{r7, lr}
 8013712:	b082      	sub	sp, #8
 8013714:	af00      	add	r7, sp, #0
 8013716:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8013718:	f001 fb96 	bl	8014e48 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 801371c:	4b2d      	ldr	r3, [pc, #180]	@ (80137d4 <prvAddNewTaskToReadyList+0xc4>)
 801371e:	681b      	ldr	r3, [r3, #0]
 8013720:	3301      	adds	r3, #1
 8013722:	4a2c      	ldr	r2, [pc, #176]	@ (80137d4 <prvAddNewTaskToReadyList+0xc4>)
 8013724:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8013726:	4b2c      	ldr	r3, [pc, #176]	@ (80137d8 <prvAddNewTaskToReadyList+0xc8>)
 8013728:	681b      	ldr	r3, [r3, #0]
 801372a:	2b00      	cmp	r3, #0
 801372c:	d109      	bne.n	8013742 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801372e:	4a2a      	ldr	r2, [pc, #168]	@ (80137d8 <prvAddNewTaskToReadyList+0xc8>)
 8013730:	687b      	ldr	r3, [r7, #4]
 8013732:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8013734:	4b27      	ldr	r3, [pc, #156]	@ (80137d4 <prvAddNewTaskToReadyList+0xc4>)
 8013736:	681b      	ldr	r3, [r3, #0]
 8013738:	2b01      	cmp	r3, #1
 801373a:	d110      	bne.n	801375e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 801373c:	f000 fc40 	bl	8013fc0 <prvInitialiseTaskLists>
 8013740:	e00d      	b.n	801375e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8013742:	4b26      	ldr	r3, [pc, #152]	@ (80137dc <prvAddNewTaskToReadyList+0xcc>)
 8013744:	681b      	ldr	r3, [r3, #0]
 8013746:	2b00      	cmp	r3, #0
 8013748:	d109      	bne.n	801375e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 801374a:	4b23      	ldr	r3, [pc, #140]	@ (80137d8 <prvAddNewTaskToReadyList+0xc8>)
 801374c:	681b      	ldr	r3, [r3, #0]
 801374e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013750:	687b      	ldr	r3, [r7, #4]
 8013752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013754:	429a      	cmp	r2, r3
 8013756:	d802      	bhi.n	801375e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8013758:	4a1f      	ldr	r2, [pc, #124]	@ (80137d8 <prvAddNewTaskToReadyList+0xc8>)
 801375a:	687b      	ldr	r3, [r7, #4]
 801375c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801375e:	4b20      	ldr	r3, [pc, #128]	@ (80137e0 <prvAddNewTaskToReadyList+0xd0>)
 8013760:	681b      	ldr	r3, [r3, #0]
 8013762:	3301      	adds	r3, #1
 8013764:	4a1e      	ldr	r2, [pc, #120]	@ (80137e0 <prvAddNewTaskToReadyList+0xd0>)
 8013766:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8013768:	4b1d      	ldr	r3, [pc, #116]	@ (80137e0 <prvAddNewTaskToReadyList+0xd0>)
 801376a:	681a      	ldr	r2, [r3, #0]
 801376c:	687b      	ldr	r3, [r7, #4]
 801376e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8013770:	687b      	ldr	r3, [r7, #4]
 8013772:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013774:	4b1b      	ldr	r3, [pc, #108]	@ (80137e4 <prvAddNewTaskToReadyList+0xd4>)
 8013776:	681b      	ldr	r3, [r3, #0]
 8013778:	429a      	cmp	r2, r3
 801377a:	d903      	bls.n	8013784 <prvAddNewTaskToReadyList+0x74>
 801377c:	687b      	ldr	r3, [r7, #4]
 801377e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013780:	4a18      	ldr	r2, [pc, #96]	@ (80137e4 <prvAddNewTaskToReadyList+0xd4>)
 8013782:	6013      	str	r3, [r2, #0]
 8013784:	687b      	ldr	r3, [r7, #4]
 8013786:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013788:	4613      	mov	r3, r2
 801378a:	009b      	lsls	r3, r3, #2
 801378c:	4413      	add	r3, r2
 801378e:	009b      	lsls	r3, r3, #2
 8013790:	4a15      	ldr	r2, [pc, #84]	@ (80137e8 <prvAddNewTaskToReadyList+0xd8>)
 8013792:	441a      	add	r2, r3
 8013794:	687b      	ldr	r3, [r7, #4]
 8013796:	3304      	adds	r3, #4
 8013798:	4619      	mov	r1, r3
 801379a:	4610      	mov	r0, r2
 801379c:	f7fe fcff 	bl	801219e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80137a0:	f001 fb84 	bl	8014eac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80137a4:	4b0d      	ldr	r3, [pc, #52]	@ (80137dc <prvAddNewTaskToReadyList+0xcc>)
 80137a6:	681b      	ldr	r3, [r3, #0]
 80137a8:	2b00      	cmp	r3, #0
 80137aa:	d00e      	beq.n	80137ca <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80137ac:	4b0a      	ldr	r3, [pc, #40]	@ (80137d8 <prvAddNewTaskToReadyList+0xc8>)
 80137ae:	681b      	ldr	r3, [r3, #0]
 80137b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80137b2:	687b      	ldr	r3, [r7, #4]
 80137b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80137b6:	429a      	cmp	r2, r3
 80137b8:	d207      	bcs.n	80137ca <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80137ba:	4b0c      	ldr	r3, [pc, #48]	@ (80137ec <prvAddNewTaskToReadyList+0xdc>)
 80137bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80137c0:	601a      	str	r2, [r3, #0]
 80137c2:	f3bf 8f4f 	dsb	sy
 80137c6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80137ca:	bf00      	nop
 80137cc:	3708      	adds	r7, #8
 80137ce:	46bd      	mov	sp, r7
 80137d0:	bd80      	pop	{r7, pc}
 80137d2:	bf00      	nop
 80137d4:	24001258 	.word	0x24001258
 80137d8:	24000d84 	.word	0x24000d84
 80137dc:	24001264 	.word	0x24001264
 80137e0:	24001274 	.word	0x24001274
 80137e4:	24001260 	.word	0x24001260
 80137e8:	24000d88 	.word	0x24000d88
 80137ec:	e000ed04 	.word	0xe000ed04

080137f0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80137f0:	b580      	push	{r7, lr}
 80137f2:	b084      	sub	sp, #16
 80137f4:	af00      	add	r7, sp, #0
 80137f6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80137f8:	2300      	movs	r3, #0
 80137fa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80137fc:	687b      	ldr	r3, [r7, #4]
 80137fe:	2b00      	cmp	r3, #0
 8013800:	d018      	beq.n	8013834 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8013802:	4b14      	ldr	r3, [pc, #80]	@ (8013854 <vTaskDelay+0x64>)
 8013804:	681b      	ldr	r3, [r3, #0]
 8013806:	2b00      	cmp	r3, #0
 8013808:	d00b      	beq.n	8013822 <vTaskDelay+0x32>
	__asm volatile
 801380a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801380e:	f383 8811 	msr	BASEPRI, r3
 8013812:	f3bf 8f6f 	isb	sy
 8013816:	f3bf 8f4f 	dsb	sy
 801381a:	60bb      	str	r3, [r7, #8]
}
 801381c:	bf00      	nop
 801381e:	bf00      	nop
 8013820:	e7fd      	b.n	801381e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8013822:	f000 f88b 	bl	801393c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8013826:	2100      	movs	r1, #0
 8013828:	6878      	ldr	r0, [r7, #4]
 801382a:	f000 fe2b 	bl	8014484 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 801382e:	f000 f893 	bl	8013958 <xTaskResumeAll>
 8013832:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8013834:	68fb      	ldr	r3, [r7, #12]
 8013836:	2b00      	cmp	r3, #0
 8013838:	d107      	bne.n	801384a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 801383a:	4b07      	ldr	r3, [pc, #28]	@ (8013858 <vTaskDelay+0x68>)
 801383c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013840:	601a      	str	r2, [r3, #0]
 8013842:	f3bf 8f4f 	dsb	sy
 8013846:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801384a:	bf00      	nop
 801384c:	3710      	adds	r7, #16
 801384e:	46bd      	mov	sp, r7
 8013850:	bd80      	pop	{r7, pc}
 8013852:	bf00      	nop
 8013854:	24001280 	.word	0x24001280
 8013858:	e000ed04 	.word	0xe000ed04

0801385c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 801385c:	b580      	push	{r7, lr}
 801385e:	b08a      	sub	sp, #40	@ 0x28
 8013860:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8013862:	2300      	movs	r3, #0
 8013864:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8013866:	2300      	movs	r3, #0
 8013868:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 801386a:	463a      	mov	r2, r7
 801386c:	1d39      	adds	r1, r7, #4
 801386e:	f107 0308 	add.w	r3, r7, #8
 8013872:	4618      	mov	r0, r3
 8013874:	f7fe fc32 	bl	80120dc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8013878:	6839      	ldr	r1, [r7, #0]
 801387a:	687b      	ldr	r3, [r7, #4]
 801387c:	68ba      	ldr	r2, [r7, #8]
 801387e:	9202      	str	r2, [sp, #8]
 8013880:	9301      	str	r3, [sp, #4]
 8013882:	2300      	movs	r3, #0
 8013884:	9300      	str	r3, [sp, #0]
 8013886:	2300      	movs	r3, #0
 8013888:	460a      	mov	r2, r1
 801388a:	4924      	ldr	r1, [pc, #144]	@ (801391c <vTaskStartScheduler+0xc0>)
 801388c:	4824      	ldr	r0, [pc, #144]	@ (8013920 <vTaskStartScheduler+0xc4>)
 801388e:	f7ff fdf1 	bl	8013474 <xTaskCreateStatic>
 8013892:	4603      	mov	r3, r0
 8013894:	4a23      	ldr	r2, [pc, #140]	@ (8013924 <vTaskStartScheduler+0xc8>)
 8013896:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8013898:	4b22      	ldr	r3, [pc, #136]	@ (8013924 <vTaskStartScheduler+0xc8>)
 801389a:	681b      	ldr	r3, [r3, #0]
 801389c:	2b00      	cmp	r3, #0
 801389e:	d002      	beq.n	80138a6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80138a0:	2301      	movs	r3, #1
 80138a2:	617b      	str	r3, [r7, #20]
 80138a4:	e001      	b.n	80138aa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80138a6:	2300      	movs	r3, #0
 80138a8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80138aa:	697b      	ldr	r3, [r7, #20]
 80138ac:	2b01      	cmp	r3, #1
 80138ae:	d102      	bne.n	80138b6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80138b0:	f000 fe3c 	bl	801452c <xTimerCreateTimerTask>
 80138b4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80138b6:	697b      	ldr	r3, [r7, #20]
 80138b8:	2b01      	cmp	r3, #1
 80138ba:	d11b      	bne.n	80138f4 <vTaskStartScheduler+0x98>
	__asm volatile
 80138bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80138c0:	f383 8811 	msr	BASEPRI, r3
 80138c4:	f3bf 8f6f 	isb	sy
 80138c8:	f3bf 8f4f 	dsb	sy
 80138cc:	613b      	str	r3, [r7, #16]
}
 80138ce:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80138d0:	4b15      	ldr	r3, [pc, #84]	@ (8013928 <vTaskStartScheduler+0xcc>)
 80138d2:	681b      	ldr	r3, [r3, #0]
 80138d4:	3354      	adds	r3, #84	@ 0x54
 80138d6:	4a15      	ldr	r2, [pc, #84]	@ (801392c <vTaskStartScheduler+0xd0>)
 80138d8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80138da:	4b15      	ldr	r3, [pc, #84]	@ (8013930 <vTaskStartScheduler+0xd4>)
 80138dc:	f04f 32ff 	mov.w	r2, #4294967295
 80138e0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80138e2:	4b14      	ldr	r3, [pc, #80]	@ (8013934 <vTaskStartScheduler+0xd8>)
 80138e4:	2201      	movs	r2, #1
 80138e6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80138e8:	4b13      	ldr	r3, [pc, #76]	@ (8013938 <vTaskStartScheduler+0xdc>)
 80138ea:	2200      	movs	r2, #0
 80138ec:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80138ee:	f001 fa07 	bl	8014d00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80138f2:	e00f      	b.n	8013914 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80138f4:	697b      	ldr	r3, [r7, #20]
 80138f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80138fa:	d10b      	bne.n	8013914 <vTaskStartScheduler+0xb8>
	__asm volatile
 80138fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013900:	f383 8811 	msr	BASEPRI, r3
 8013904:	f3bf 8f6f 	isb	sy
 8013908:	f3bf 8f4f 	dsb	sy
 801390c:	60fb      	str	r3, [r7, #12]
}
 801390e:	bf00      	nop
 8013910:	bf00      	nop
 8013912:	e7fd      	b.n	8013910 <vTaskStartScheduler+0xb4>
}
 8013914:	bf00      	nop
 8013916:	3718      	adds	r7, #24
 8013918:	46bd      	mov	sp, r7
 801391a:	bd80      	pop	{r7, pc}
 801391c:	080209d8 	.word	0x080209d8
 8013920:	08013f91 	.word	0x08013f91
 8013924:	2400127c 	.word	0x2400127c
 8013928:	24000d84 	.word	0x24000d84
 801392c:	24000044 	.word	0x24000044
 8013930:	24001278 	.word	0x24001278
 8013934:	24001264 	.word	0x24001264
 8013938:	2400125c 	.word	0x2400125c

0801393c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 801393c:	b480      	push	{r7}
 801393e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8013940:	4b04      	ldr	r3, [pc, #16]	@ (8013954 <vTaskSuspendAll+0x18>)
 8013942:	681b      	ldr	r3, [r3, #0]
 8013944:	3301      	adds	r3, #1
 8013946:	4a03      	ldr	r2, [pc, #12]	@ (8013954 <vTaskSuspendAll+0x18>)
 8013948:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 801394a:	bf00      	nop
 801394c:	46bd      	mov	sp, r7
 801394e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013952:	4770      	bx	lr
 8013954:	24001280 	.word	0x24001280

08013958 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8013958:	b580      	push	{r7, lr}
 801395a:	b084      	sub	sp, #16
 801395c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801395e:	2300      	movs	r3, #0
 8013960:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8013962:	2300      	movs	r3, #0
 8013964:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8013966:	4b42      	ldr	r3, [pc, #264]	@ (8013a70 <xTaskResumeAll+0x118>)
 8013968:	681b      	ldr	r3, [r3, #0]
 801396a:	2b00      	cmp	r3, #0
 801396c:	d10b      	bne.n	8013986 <xTaskResumeAll+0x2e>
	__asm volatile
 801396e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013972:	f383 8811 	msr	BASEPRI, r3
 8013976:	f3bf 8f6f 	isb	sy
 801397a:	f3bf 8f4f 	dsb	sy
 801397e:	603b      	str	r3, [r7, #0]
}
 8013980:	bf00      	nop
 8013982:	bf00      	nop
 8013984:	e7fd      	b.n	8013982 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8013986:	f001 fa5f 	bl	8014e48 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 801398a:	4b39      	ldr	r3, [pc, #228]	@ (8013a70 <xTaskResumeAll+0x118>)
 801398c:	681b      	ldr	r3, [r3, #0]
 801398e:	3b01      	subs	r3, #1
 8013990:	4a37      	ldr	r2, [pc, #220]	@ (8013a70 <xTaskResumeAll+0x118>)
 8013992:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013994:	4b36      	ldr	r3, [pc, #216]	@ (8013a70 <xTaskResumeAll+0x118>)
 8013996:	681b      	ldr	r3, [r3, #0]
 8013998:	2b00      	cmp	r3, #0
 801399a:	d162      	bne.n	8013a62 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 801399c:	4b35      	ldr	r3, [pc, #212]	@ (8013a74 <xTaskResumeAll+0x11c>)
 801399e:	681b      	ldr	r3, [r3, #0]
 80139a0:	2b00      	cmp	r3, #0
 80139a2:	d05e      	beq.n	8013a62 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80139a4:	e02f      	b.n	8013a06 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80139a6:	4b34      	ldr	r3, [pc, #208]	@ (8013a78 <xTaskResumeAll+0x120>)
 80139a8:	68db      	ldr	r3, [r3, #12]
 80139aa:	68db      	ldr	r3, [r3, #12]
 80139ac:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80139ae:	68fb      	ldr	r3, [r7, #12]
 80139b0:	3318      	adds	r3, #24
 80139b2:	4618      	mov	r0, r3
 80139b4:	f7fe fc50 	bl	8012258 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80139b8:	68fb      	ldr	r3, [r7, #12]
 80139ba:	3304      	adds	r3, #4
 80139bc:	4618      	mov	r0, r3
 80139be:	f7fe fc4b 	bl	8012258 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80139c2:	68fb      	ldr	r3, [r7, #12]
 80139c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80139c6:	4b2d      	ldr	r3, [pc, #180]	@ (8013a7c <xTaskResumeAll+0x124>)
 80139c8:	681b      	ldr	r3, [r3, #0]
 80139ca:	429a      	cmp	r2, r3
 80139cc:	d903      	bls.n	80139d6 <xTaskResumeAll+0x7e>
 80139ce:	68fb      	ldr	r3, [r7, #12]
 80139d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80139d2:	4a2a      	ldr	r2, [pc, #168]	@ (8013a7c <xTaskResumeAll+0x124>)
 80139d4:	6013      	str	r3, [r2, #0]
 80139d6:	68fb      	ldr	r3, [r7, #12]
 80139d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80139da:	4613      	mov	r3, r2
 80139dc:	009b      	lsls	r3, r3, #2
 80139de:	4413      	add	r3, r2
 80139e0:	009b      	lsls	r3, r3, #2
 80139e2:	4a27      	ldr	r2, [pc, #156]	@ (8013a80 <xTaskResumeAll+0x128>)
 80139e4:	441a      	add	r2, r3
 80139e6:	68fb      	ldr	r3, [r7, #12]
 80139e8:	3304      	adds	r3, #4
 80139ea:	4619      	mov	r1, r3
 80139ec:	4610      	mov	r0, r2
 80139ee:	f7fe fbd6 	bl	801219e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80139f2:	68fb      	ldr	r3, [r7, #12]
 80139f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80139f6:	4b23      	ldr	r3, [pc, #140]	@ (8013a84 <xTaskResumeAll+0x12c>)
 80139f8:	681b      	ldr	r3, [r3, #0]
 80139fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80139fc:	429a      	cmp	r2, r3
 80139fe:	d302      	bcc.n	8013a06 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8013a00:	4b21      	ldr	r3, [pc, #132]	@ (8013a88 <xTaskResumeAll+0x130>)
 8013a02:	2201      	movs	r2, #1
 8013a04:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8013a06:	4b1c      	ldr	r3, [pc, #112]	@ (8013a78 <xTaskResumeAll+0x120>)
 8013a08:	681b      	ldr	r3, [r3, #0]
 8013a0a:	2b00      	cmp	r3, #0
 8013a0c:	d1cb      	bne.n	80139a6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8013a0e:	68fb      	ldr	r3, [r7, #12]
 8013a10:	2b00      	cmp	r3, #0
 8013a12:	d001      	beq.n	8013a18 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8013a14:	f000 fb78 	bl	8014108 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8013a18:	4b1c      	ldr	r3, [pc, #112]	@ (8013a8c <xTaskResumeAll+0x134>)
 8013a1a:	681b      	ldr	r3, [r3, #0]
 8013a1c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8013a1e:	687b      	ldr	r3, [r7, #4]
 8013a20:	2b00      	cmp	r3, #0
 8013a22:	d010      	beq.n	8013a46 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8013a24:	f000 f858 	bl	8013ad8 <xTaskIncrementTick>
 8013a28:	4603      	mov	r3, r0
 8013a2a:	2b00      	cmp	r3, #0
 8013a2c:	d002      	beq.n	8013a34 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8013a2e:	4b16      	ldr	r3, [pc, #88]	@ (8013a88 <xTaskResumeAll+0x130>)
 8013a30:	2201      	movs	r2, #1
 8013a32:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8013a34:	687b      	ldr	r3, [r7, #4]
 8013a36:	3b01      	subs	r3, #1
 8013a38:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8013a3a:	687b      	ldr	r3, [r7, #4]
 8013a3c:	2b00      	cmp	r3, #0
 8013a3e:	d1f1      	bne.n	8013a24 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8013a40:	4b12      	ldr	r3, [pc, #72]	@ (8013a8c <xTaskResumeAll+0x134>)
 8013a42:	2200      	movs	r2, #0
 8013a44:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8013a46:	4b10      	ldr	r3, [pc, #64]	@ (8013a88 <xTaskResumeAll+0x130>)
 8013a48:	681b      	ldr	r3, [r3, #0]
 8013a4a:	2b00      	cmp	r3, #0
 8013a4c:	d009      	beq.n	8013a62 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8013a4e:	2301      	movs	r3, #1
 8013a50:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8013a52:	4b0f      	ldr	r3, [pc, #60]	@ (8013a90 <xTaskResumeAll+0x138>)
 8013a54:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013a58:	601a      	str	r2, [r3, #0]
 8013a5a:	f3bf 8f4f 	dsb	sy
 8013a5e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8013a62:	f001 fa23 	bl	8014eac <vPortExitCritical>

	return xAlreadyYielded;
 8013a66:	68bb      	ldr	r3, [r7, #8]
}
 8013a68:	4618      	mov	r0, r3
 8013a6a:	3710      	adds	r7, #16
 8013a6c:	46bd      	mov	sp, r7
 8013a6e:	bd80      	pop	{r7, pc}
 8013a70:	24001280 	.word	0x24001280
 8013a74:	24001258 	.word	0x24001258
 8013a78:	24001218 	.word	0x24001218
 8013a7c:	24001260 	.word	0x24001260
 8013a80:	24000d88 	.word	0x24000d88
 8013a84:	24000d84 	.word	0x24000d84
 8013a88:	2400126c 	.word	0x2400126c
 8013a8c:	24001268 	.word	0x24001268
 8013a90:	e000ed04 	.word	0xe000ed04

08013a94 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8013a94:	b480      	push	{r7}
 8013a96:	b083      	sub	sp, #12
 8013a98:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8013a9a:	4b05      	ldr	r3, [pc, #20]	@ (8013ab0 <xTaskGetTickCount+0x1c>)
 8013a9c:	681b      	ldr	r3, [r3, #0]
 8013a9e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8013aa0:	687b      	ldr	r3, [r7, #4]
}
 8013aa2:	4618      	mov	r0, r3
 8013aa4:	370c      	adds	r7, #12
 8013aa6:	46bd      	mov	sp, r7
 8013aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013aac:	4770      	bx	lr
 8013aae:	bf00      	nop
 8013ab0:	2400125c 	.word	0x2400125c

08013ab4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8013ab4:	b580      	push	{r7, lr}
 8013ab6:	b082      	sub	sp, #8
 8013ab8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013aba:	f001 faa5 	bl	8015008 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8013abe:	2300      	movs	r3, #0
 8013ac0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8013ac2:	4b04      	ldr	r3, [pc, #16]	@ (8013ad4 <xTaskGetTickCountFromISR+0x20>)
 8013ac4:	681b      	ldr	r3, [r3, #0]
 8013ac6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8013ac8:	683b      	ldr	r3, [r7, #0]
}
 8013aca:	4618      	mov	r0, r3
 8013acc:	3708      	adds	r7, #8
 8013ace:	46bd      	mov	sp, r7
 8013ad0:	bd80      	pop	{r7, pc}
 8013ad2:	bf00      	nop
 8013ad4:	2400125c 	.word	0x2400125c

08013ad8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8013ad8:	b580      	push	{r7, lr}
 8013ada:	b086      	sub	sp, #24
 8013adc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8013ade:	2300      	movs	r3, #0
 8013ae0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013ae2:	4b4f      	ldr	r3, [pc, #316]	@ (8013c20 <xTaskIncrementTick+0x148>)
 8013ae4:	681b      	ldr	r3, [r3, #0]
 8013ae6:	2b00      	cmp	r3, #0
 8013ae8:	f040 8090 	bne.w	8013c0c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8013aec:	4b4d      	ldr	r3, [pc, #308]	@ (8013c24 <xTaskIncrementTick+0x14c>)
 8013aee:	681b      	ldr	r3, [r3, #0]
 8013af0:	3301      	adds	r3, #1
 8013af2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8013af4:	4a4b      	ldr	r2, [pc, #300]	@ (8013c24 <xTaskIncrementTick+0x14c>)
 8013af6:	693b      	ldr	r3, [r7, #16]
 8013af8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8013afa:	693b      	ldr	r3, [r7, #16]
 8013afc:	2b00      	cmp	r3, #0
 8013afe:	d121      	bne.n	8013b44 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8013b00:	4b49      	ldr	r3, [pc, #292]	@ (8013c28 <xTaskIncrementTick+0x150>)
 8013b02:	681b      	ldr	r3, [r3, #0]
 8013b04:	681b      	ldr	r3, [r3, #0]
 8013b06:	2b00      	cmp	r3, #0
 8013b08:	d00b      	beq.n	8013b22 <xTaskIncrementTick+0x4a>
	__asm volatile
 8013b0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b0e:	f383 8811 	msr	BASEPRI, r3
 8013b12:	f3bf 8f6f 	isb	sy
 8013b16:	f3bf 8f4f 	dsb	sy
 8013b1a:	603b      	str	r3, [r7, #0]
}
 8013b1c:	bf00      	nop
 8013b1e:	bf00      	nop
 8013b20:	e7fd      	b.n	8013b1e <xTaskIncrementTick+0x46>
 8013b22:	4b41      	ldr	r3, [pc, #260]	@ (8013c28 <xTaskIncrementTick+0x150>)
 8013b24:	681b      	ldr	r3, [r3, #0]
 8013b26:	60fb      	str	r3, [r7, #12]
 8013b28:	4b40      	ldr	r3, [pc, #256]	@ (8013c2c <xTaskIncrementTick+0x154>)
 8013b2a:	681b      	ldr	r3, [r3, #0]
 8013b2c:	4a3e      	ldr	r2, [pc, #248]	@ (8013c28 <xTaskIncrementTick+0x150>)
 8013b2e:	6013      	str	r3, [r2, #0]
 8013b30:	4a3e      	ldr	r2, [pc, #248]	@ (8013c2c <xTaskIncrementTick+0x154>)
 8013b32:	68fb      	ldr	r3, [r7, #12]
 8013b34:	6013      	str	r3, [r2, #0]
 8013b36:	4b3e      	ldr	r3, [pc, #248]	@ (8013c30 <xTaskIncrementTick+0x158>)
 8013b38:	681b      	ldr	r3, [r3, #0]
 8013b3a:	3301      	adds	r3, #1
 8013b3c:	4a3c      	ldr	r2, [pc, #240]	@ (8013c30 <xTaskIncrementTick+0x158>)
 8013b3e:	6013      	str	r3, [r2, #0]
 8013b40:	f000 fae2 	bl	8014108 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8013b44:	4b3b      	ldr	r3, [pc, #236]	@ (8013c34 <xTaskIncrementTick+0x15c>)
 8013b46:	681b      	ldr	r3, [r3, #0]
 8013b48:	693a      	ldr	r2, [r7, #16]
 8013b4a:	429a      	cmp	r2, r3
 8013b4c:	d349      	bcc.n	8013be2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013b4e:	4b36      	ldr	r3, [pc, #216]	@ (8013c28 <xTaskIncrementTick+0x150>)
 8013b50:	681b      	ldr	r3, [r3, #0]
 8013b52:	681b      	ldr	r3, [r3, #0]
 8013b54:	2b00      	cmp	r3, #0
 8013b56:	d104      	bne.n	8013b62 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013b58:	4b36      	ldr	r3, [pc, #216]	@ (8013c34 <xTaskIncrementTick+0x15c>)
 8013b5a:	f04f 32ff 	mov.w	r2, #4294967295
 8013b5e:	601a      	str	r2, [r3, #0]
					break;
 8013b60:	e03f      	b.n	8013be2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013b62:	4b31      	ldr	r3, [pc, #196]	@ (8013c28 <xTaskIncrementTick+0x150>)
 8013b64:	681b      	ldr	r3, [r3, #0]
 8013b66:	68db      	ldr	r3, [r3, #12]
 8013b68:	68db      	ldr	r3, [r3, #12]
 8013b6a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8013b6c:	68bb      	ldr	r3, [r7, #8]
 8013b6e:	685b      	ldr	r3, [r3, #4]
 8013b70:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8013b72:	693a      	ldr	r2, [r7, #16]
 8013b74:	687b      	ldr	r3, [r7, #4]
 8013b76:	429a      	cmp	r2, r3
 8013b78:	d203      	bcs.n	8013b82 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8013b7a:	4a2e      	ldr	r2, [pc, #184]	@ (8013c34 <xTaskIncrementTick+0x15c>)
 8013b7c:	687b      	ldr	r3, [r7, #4]
 8013b7e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8013b80:	e02f      	b.n	8013be2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013b82:	68bb      	ldr	r3, [r7, #8]
 8013b84:	3304      	adds	r3, #4
 8013b86:	4618      	mov	r0, r3
 8013b88:	f7fe fb66 	bl	8012258 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8013b8c:	68bb      	ldr	r3, [r7, #8]
 8013b8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013b90:	2b00      	cmp	r3, #0
 8013b92:	d004      	beq.n	8013b9e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8013b94:	68bb      	ldr	r3, [r7, #8]
 8013b96:	3318      	adds	r3, #24
 8013b98:	4618      	mov	r0, r3
 8013b9a:	f7fe fb5d 	bl	8012258 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8013b9e:	68bb      	ldr	r3, [r7, #8]
 8013ba0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013ba2:	4b25      	ldr	r3, [pc, #148]	@ (8013c38 <xTaskIncrementTick+0x160>)
 8013ba4:	681b      	ldr	r3, [r3, #0]
 8013ba6:	429a      	cmp	r2, r3
 8013ba8:	d903      	bls.n	8013bb2 <xTaskIncrementTick+0xda>
 8013baa:	68bb      	ldr	r3, [r7, #8]
 8013bac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013bae:	4a22      	ldr	r2, [pc, #136]	@ (8013c38 <xTaskIncrementTick+0x160>)
 8013bb0:	6013      	str	r3, [r2, #0]
 8013bb2:	68bb      	ldr	r3, [r7, #8]
 8013bb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013bb6:	4613      	mov	r3, r2
 8013bb8:	009b      	lsls	r3, r3, #2
 8013bba:	4413      	add	r3, r2
 8013bbc:	009b      	lsls	r3, r3, #2
 8013bbe:	4a1f      	ldr	r2, [pc, #124]	@ (8013c3c <xTaskIncrementTick+0x164>)
 8013bc0:	441a      	add	r2, r3
 8013bc2:	68bb      	ldr	r3, [r7, #8]
 8013bc4:	3304      	adds	r3, #4
 8013bc6:	4619      	mov	r1, r3
 8013bc8:	4610      	mov	r0, r2
 8013bca:	f7fe fae8 	bl	801219e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8013bce:	68bb      	ldr	r3, [r7, #8]
 8013bd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013bd2:	4b1b      	ldr	r3, [pc, #108]	@ (8013c40 <xTaskIncrementTick+0x168>)
 8013bd4:	681b      	ldr	r3, [r3, #0]
 8013bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013bd8:	429a      	cmp	r2, r3
 8013bda:	d3b8      	bcc.n	8013b4e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8013bdc:	2301      	movs	r3, #1
 8013bde:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013be0:	e7b5      	b.n	8013b4e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8013be2:	4b17      	ldr	r3, [pc, #92]	@ (8013c40 <xTaskIncrementTick+0x168>)
 8013be4:	681b      	ldr	r3, [r3, #0]
 8013be6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013be8:	4914      	ldr	r1, [pc, #80]	@ (8013c3c <xTaskIncrementTick+0x164>)
 8013bea:	4613      	mov	r3, r2
 8013bec:	009b      	lsls	r3, r3, #2
 8013bee:	4413      	add	r3, r2
 8013bf0:	009b      	lsls	r3, r3, #2
 8013bf2:	440b      	add	r3, r1
 8013bf4:	681b      	ldr	r3, [r3, #0]
 8013bf6:	2b01      	cmp	r3, #1
 8013bf8:	d901      	bls.n	8013bfe <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8013bfa:	2301      	movs	r3, #1
 8013bfc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8013bfe:	4b11      	ldr	r3, [pc, #68]	@ (8013c44 <xTaskIncrementTick+0x16c>)
 8013c00:	681b      	ldr	r3, [r3, #0]
 8013c02:	2b00      	cmp	r3, #0
 8013c04:	d007      	beq.n	8013c16 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8013c06:	2301      	movs	r3, #1
 8013c08:	617b      	str	r3, [r7, #20]
 8013c0a:	e004      	b.n	8013c16 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8013c0c:	4b0e      	ldr	r3, [pc, #56]	@ (8013c48 <xTaskIncrementTick+0x170>)
 8013c0e:	681b      	ldr	r3, [r3, #0]
 8013c10:	3301      	adds	r3, #1
 8013c12:	4a0d      	ldr	r2, [pc, #52]	@ (8013c48 <xTaskIncrementTick+0x170>)
 8013c14:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8013c16:	697b      	ldr	r3, [r7, #20]
}
 8013c18:	4618      	mov	r0, r3
 8013c1a:	3718      	adds	r7, #24
 8013c1c:	46bd      	mov	sp, r7
 8013c1e:	bd80      	pop	{r7, pc}
 8013c20:	24001280 	.word	0x24001280
 8013c24:	2400125c 	.word	0x2400125c
 8013c28:	24001210 	.word	0x24001210
 8013c2c:	24001214 	.word	0x24001214
 8013c30:	24001270 	.word	0x24001270
 8013c34:	24001278 	.word	0x24001278
 8013c38:	24001260 	.word	0x24001260
 8013c3c:	24000d88 	.word	0x24000d88
 8013c40:	24000d84 	.word	0x24000d84
 8013c44:	2400126c 	.word	0x2400126c
 8013c48:	24001268 	.word	0x24001268

08013c4c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8013c4c:	b480      	push	{r7}
 8013c4e:	b085      	sub	sp, #20
 8013c50:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8013c52:	4b2b      	ldr	r3, [pc, #172]	@ (8013d00 <vTaskSwitchContext+0xb4>)
 8013c54:	681b      	ldr	r3, [r3, #0]
 8013c56:	2b00      	cmp	r3, #0
 8013c58:	d003      	beq.n	8013c62 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8013c5a:	4b2a      	ldr	r3, [pc, #168]	@ (8013d04 <vTaskSwitchContext+0xb8>)
 8013c5c:	2201      	movs	r2, #1
 8013c5e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8013c60:	e047      	b.n	8013cf2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8013c62:	4b28      	ldr	r3, [pc, #160]	@ (8013d04 <vTaskSwitchContext+0xb8>)
 8013c64:	2200      	movs	r2, #0
 8013c66:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013c68:	4b27      	ldr	r3, [pc, #156]	@ (8013d08 <vTaskSwitchContext+0xbc>)
 8013c6a:	681b      	ldr	r3, [r3, #0]
 8013c6c:	60fb      	str	r3, [r7, #12]
 8013c6e:	e011      	b.n	8013c94 <vTaskSwitchContext+0x48>
 8013c70:	68fb      	ldr	r3, [r7, #12]
 8013c72:	2b00      	cmp	r3, #0
 8013c74:	d10b      	bne.n	8013c8e <vTaskSwitchContext+0x42>
	__asm volatile
 8013c76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013c7a:	f383 8811 	msr	BASEPRI, r3
 8013c7e:	f3bf 8f6f 	isb	sy
 8013c82:	f3bf 8f4f 	dsb	sy
 8013c86:	607b      	str	r3, [r7, #4]
}
 8013c88:	bf00      	nop
 8013c8a:	bf00      	nop
 8013c8c:	e7fd      	b.n	8013c8a <vTaskSwitchContext+0x3e>
 8013c8e:	68fb      	ldr	r3, [r7, #12]
 8013c90:	3b01      	subs	r3, #1
 8013c92:	60fb      	str	r3, [r7, #12]
 8013c94:	491d      	ldr	r1, [pc, #116]	@ (8013d0c <vTaskSwitchContext+0xc0>)
 8013c96:	68fa      	ldr	r2, [r7, #12]
 8013c98:	4613      	mov	r3, r2
 8013c9a:	009b      	lsls	r3, r3, #2
 8013c9c:	4413      	add	r3, r2
 8013c9e:	009b      	lsls	r3, r3, #2
 8013ca0:	440b      	add	r3, r1
 8013ca2:	681b      	ldr	r3, [r3, #0]
 8013ca4:	2b00      	cmp	r3, #0
 8013ca6:	d0e3      	beq.n	8013c70 <vTaskSwitchContext+0x24>
 8013ca8:	68fa      	ldr	r2, [r7, #12]
 8013caa:	4613      	mov	r3, r2
 8013cac:	009b      	lsls	r3, r3, #2
 8013cae:	4413      	add	r3, r2
 8013cb0:	009b      	lsls	r3, r3, #2
 8013cb2:	4a16      	ldr	r2, [pc, #88]	@ (8013d0c <vTaskSwitchContext+0xc0>)
 8013cb4:	4413      	add	r3, r2
 8013cb6:	60bb      	str	r3, [r7, #8]
 8013cb8:	68bb      	ldr	r3, [r7, #8]
 8013cba:	685b      	ldr	r3, [r3, #4]
 8013cbc:	685a      	ldr	r2, [r3, #4]
 8013cbe:	68bb      	ldr	r3, [r7, #8]
 8013cc0:	605a      	str	r2, [r3, #4]
 8013cc2:	68bb      	ldr	r3, [r7, #8]
 8013cc4:	685a      	ldr	r2, [r3, #4]
 8013cc6:	68bb      	ldr	r3, [r7, #8]
 8013cc8:	3308      	adds	r3, #8
 8013cca:	429a      	cmp	r2, r3
 8013ccc:	d104      	bne.n	8013cd8 <vTaskSwitchContext+0x8c>
 8013cce:	68bb      	ldr	r3, [r7, #8]
 8013cd0:	685b      	ldr	r3, [r3, #4]
 8013cd2:	685a      	ldr	r2, [r3, #4]
 8013cd4:	68bb      	ldr	r3, [r7, #8]
 8013cd6:	605a      	str	r2, [r3, #4]
 8013cd8:	68bb      	ldr	r3, [r7, #8]
 8013cda:	685b      	ldr	r3, [r3, #4]
 8013cdc:	68db      	ldr	r3, [r3, #12]
 8013cde:	4a0c      	ldr	r2, [pc, #48]	@ (8013d10 <vTaskSwitchContext+0xc4>)
 8013ce0:	6013      	str	r3, [r2, #0]
 8013ce2:	4a09      	ldr	r2, [pc, #36]	@ (8013d08 <vTaskSwitchContext+0xbc>)
 8013ce4:	68fb      	ldr	r3, [r7, #12]
 8013ce6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8013ce8:	4b09      	ldr	r3, [pc, #36]	@ (8013d10 <vTaskSwitchContext+0xc4>)
 8013cea:	681b      	ldr	r3, [r3, #0]
 8013cec:	3354      	adds	r3, #84	@ 0x54
 8013cee:	4a09      	ldr	r2, [pc, #36]	@ (8013d14 <vTaskSwitchContext+0xc8>)
 8013cf0:	6013      	str	r3, [r2, #0]
}
 8013cf2:	bf00      	nop
 8013cf4:	3714      	adds	r7, #20
 8013cf6:	46bd      	mov	sp, r7
 8013cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013cfc:	4770      	bx	lr
 8013cfe:	bf00      	nop
 8013d00:	24001280 	.word	0x24001280
 8013d04:	2400126c 	.word	0x2400126c
 8013d08:	24001260 	.word	0x24001260
 8013d0c:	24000d88 	.word	0x24000d88
 8013d10:	24000d84 	.word	0x24000d84
 8013d14:	24000044 	.word	0x24000044

08013d18 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8013d18:	b580      	push	{r7, lr}
 8013d1a:	b084      	sub	sp, #16
 8013d1c:	af00      	add	r7, sp, #0
 8013d1e:	6078      	str	r0, [r7, #4]
 8013d20:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8013d22:	687b      	ldr	r3, [r7, #4]
 8013d24:	2b00      	cmp	r3, #0
 8013d26:	d10b      	bne.n	8013d40 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8013d28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013d2c:	f383 8811 	msr	BASEPRI, r3
 8013d30:	f3bf 8f6f 	isb	sy
 8013d34:	f3bf 8f4f 	dsb	sy
 8013d38:	60fb      	str	r3, [r7, #12]
}
 8013d3a:	bf00      	nop
 8013d3c:	bf00      	nop
 8013d3e:	e7fd      	b.n	8013d3c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8013d40:	4b07      	ldr	r3, [pc, #28]	@ (8013d60 <vTaskPlaceOnEventList+0x48>)
 8013d42:	681b      	ldr	r3, [r3, #0]
 8013d44:	3318      	adds	r3, #24
 8013d46:	4619      	mov	r1, r3
 8013d48:	6878      	ldr	r0, [r7, #4]
 8013d4a:	f7fe fa4c 	bl	80121e6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8013d4e:	2101      	movs	r1, #1
 8013d50:	6838      	ldr	r0, [r7, #0]
 8013d52:	f000 fb97 	bl	8014484 <prvAddCurrentTaskToDelayedList>
}
 8013d56:	bf00      	nop
 8013d58:	3710      	adds	r7, #16
 8013d5a:	46bd      	mov	sp, r7
 8013d5c:	bd80      	pop	{r7, pc}
 8013d5e:	bf00      	nop
 8013d60:	24000d84 	.word	0x24000d84

08013d64 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8013d64:	b580      	push	{r7, lr}
 8013d66:	b086      	sub	sp, #24
 8013d68:	af00      	add	r7, sp, #0
 8013d6a:	60f8      	str	r0, [r7, #12]
 8013d6c:	60b9      	str	r1, [r7, #8]
 8013d6e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8013d70:	68fb      	ldr	r3, [r7, #12]
 8013d72:	2b00      	cmp	r3, #0
 8013d74:	d10b      	bne.n	8013d8e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8013d76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013d7a:	f383 8811 	msr	BASEPRI, r3
 8013d7e:	f3bf 8f6f 	isb	sy
 8013d82:	f3bf 8f4f 	dsb	sy
 8013d86:	617b      	str	r3, [r7, #20]
}
 8013d88:	bf00      	nop
 8013d8a:	bf00      	nop
 8013d8c:	e7fd      	b.n	8013d8a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8013d8e:	4b0a      	ldr	r3, [pc, #40]	@ (8013db8 <vTaskPlaceOnEventListRestricted+0x54>)
 8013d90:	681b      	ldr	r3, [r3, #0]
 8013d92:	3318      	adds	r3, #24
 8013d94:	4619      	mov	r1, r3
 8013d96:	68f8      	ldr	r0, [r7, #12]
 8013d98:	f7fe fa01 	bl	801219e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8013d9c:	687b      	ldr	r3, [r7, #4]
 8013d9e:	2b00      	cmp	r3, #0
 8013da0:	d002      	beq.n	8013da8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8013da2:	f04f 33ff 	mov.w	r3, #4294967295
 8013da6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8013da8:	6879      	ldr	r1, [r7, #4]
 8013daa:	68b8      	ldr	r0, [r7, #8]
 8013dac:	f000 fb6a 	bl	8014484 <prvAddCurrentTaskToDelayedList>
	}
 8013db0:	bf00      	nop
 8013db2:	3718      	adds	r7, #24
 8013db4:	46bd      	mov	sp, r7
 8013db6:	bd80      	pop	{r7, pc}
 8013db8:	24000d84 	.word	0x24000d84

08013dbc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8013dbc:	b580      	push	{r7, lr}
 8013dbe:	b086      	sub	sp, #24
 8013dc0:	af00      	add	r7, sp, #0
 8013dc2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013dc4:	687b      	ldr	r3, [r7, #4]
 8013dc6:	68db      	ldr	r3, [r3, #12]
 8013dc8:	68db      	ldr	r3, [r3, #12]
 8013dca:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8013dcc:	693b      	ldr	r3, [r7, #16]
 8013dce:	2b00      	cmp	r3, #0
 8013dd0:	d10b      	bne.n	8013dea <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8013dd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013dd6:	f383 8811 	msr	BASEPRI, r3
 8013dda:	f3bf 8f6f 	isb	sy
 8013dde:	f3bf 8f4f 	dsb	sy
 8013de2:	60fb      	str	r3, [r7, #12]
}
 8013de4:	bf00      	nop
 8013de6:	bf00      	nop
 8013de8:	e7fd      	b.n	8013de6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8013dea:	693b      	ldr	r3, [r7, #16]
 8013dec:	3318      	adds	r3, #24
 8013dee:	4618      	mov	r0, r3
 8013df0:	f7fe fa32 	bl	8012258 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013df4:	4b1d      	ldr	r3, [pc, #116]	@ (8013e6c <xTaskRemoveFromEventList+0xb0>)
 8013df6:	681b      	ldr	r3, [r3, #0]
 8013df8:	2b00      	cmp	r3, #0
 8013dfa:	d11d      	bne.n	8013e38 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8013dfc:	693b      	ldr	r3, [r7, #16]
 8013dfe:	3304      	adds	r3, #4
 8013e00:	4618      	mov	r0, r3
 8013e02:	f7fe fa29 	bl	8012258 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8013e06:	693b      	ldr	r3, [r7, #16]
 8013e08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013e0a:	4b19      	ldr	r3, [pc, #100]	@ (8013e70 <xTaskRemoveFromEventList+0xb4>)
 8013e0c:	681b      	ldr	r3, [r3, #0]
 8013e0e:	429a      	cmp	r2, r3
 8013e10:	d903      	bls.n	8013e1a <xTaskRemoveFromEventList+0x5e>
 8013e12:	693b      	ldr	r3, [r7, #16]
 8013e14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013e16:	4a16      	ldr	r2, [pc, #88]	@ (8013e70 <xTaskRemoveFromEventList+0xb4>)
 8013e18:	6013      	str	r3, [r2, #0]
 8013e1a:	693b      	ldr	r3, [r7, #16]
 8013e1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013e1e:	4613      	mov	r3, r2
 8013e20:	009b      	lsls	r3, r3, #2
 8013e22:	4413      	add	r3, r2
 8013e24:	009b      	lsls	r3, r3, #2
 8013e26:	4a13      	ldr	r2, [pc, #76]	@ (8013e74 <xTaskRemoveFromEventList+0xb8>)
 8013e28:	441a      	add	r2, r3
 8013e2a:	693b      	ldr	r3, [r7, #16]
 8013e2c:	3304      	adds	r3, #4
 8013e2e:	4619      	mov	r1, r3
 8013e30:	4610      	mov	r0, r2
 8013e32:	f7fe f9b4 	bl	801219e <vListInsertEnd>
 8013e36:	e005      	b.n	8013e44 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8013e38:	693b      	ldr	r3, [r7, #16]
 8013e3a:	3318      	adds	r3, #24
 8013e3c:	4619      	mov	r1, r3
 8013e3e:	480e      	ldr	r0, [pc, #56]	@ (8013e78 <xTaskRemoveFromEventList+0xbc>)
 8013e40:	f7fe f9ad 	bl	801219e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8013e44:	693b      	ldr	r3, [r7, #16]
 8013e46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013e48:	4b0c      	ldr	r3, [pc, #48]	@ (8013e7c <xTaskRemoveFromEventList+0xc0>)
 8013e4a:	681b      	ldr	r3, [r3, #0]
 8013e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013e4e:	429a      	cmp	r2, r3
 8013e50:	d905      	bls.n	8013e5e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8013e52:	2301      	movs	r3, #1
 8013e54:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8013e56:	4b0a      	ldr	r3, [pc, #40]	@ (8013e80 <xTaskRemoveFromEventList+0xc4>)
 8013e58:	2201      	movs	r2, #1
 8013e5a:	601a      	str	r2, [r3, #0]
 8013e5c:	e001      	b.n	8013e62 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8013e5e:	2300      	movs	r3, #0
 8013e60:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8013e62:	697b      	ldr	r3, [r7, #20]
}
 8013e64:	4618      	mov	r0, r3
 8013e66:	3718      	adds	r7, #24
 8013e68:	46bd      	mov	sp, r7
 8013e6a:	bd80      	pop	{r7, pc}
 8013e6c:	24001280 	.word	0x24001280
 8013e70:	24001260 	.word	0x24001260
 8013e74:	24000d88 	.word	0x24000d88
 8013e78:	24001218 	.word	0x24001218
 8013e7c:	24000d84 	.word	0x24000d84
 8013e80:	2400126c 	.word	0x2400126c

08013e84 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8013e84:	b480      	push	{r7}
 8013e86:	b083      	sub	sp, #12
 8013e88:	af00      	add	r7, sp, #0
 8013e8a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8013e8c:	4b06      	ldr	r3, [pc, #24]	@ (8013ea8 <vTaskInternalSetTimeOutState+0x24>)
 8013e8e:	681a      	ldr	r2, [r3, #0]
 8013e90:	687b      	ldr	r3, [r7, #4]
 8013e92:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8013e94:	4b05      	ldr	r3, [pc, #20]	@ (8013eac <vTaskInternalSetTimeOutState+0x28>)
 8013e96:	681a      	ldr	r2, [r3, #0]
 8013e98:	687b      	ldr	r3, [r7, #4]
 8013e9a:	605a      	str	r2, [r3, #4]
}
 8013e9c:	bf00      	nop
 8013e9e:	370c      	adds	r7, #12
 8013ea0:	46bd      	mov	sp, r7
 8013ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ea6:	4770      	bx	lr
 8013ea8:	24001270 	.word	0x24001270
 8013eac:	2400125c 	.word	0x2400125c

08013eb0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8013eb0:	b580      	push	{r7, lr}
 8013eb2:	b088      	sub	sp, #32
 8013eb4:	af00      	add	r7, sp, #0
 8013eb6:	6078      	str	r0, [r7, #4]
 8013eb8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8013eba:	687b      	ldr	r3, [r7, #4]
 8013ebc:	2b00      	cmp	r3, #0
 8013ebe:	d10b      	bne.n	8013ed8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8013ec0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ec4:	f383 8811 	msr	BASEPRI, r3
 8013ec8:	f3bf 8f6f 	isb	sy
 8013ecc:	f3bf 8f4f 	dsb	sy
 8013ed0:	613b      	str	r3, [r7, #16]
}
 8013ed2:	bf00      	nop
 8013ed4:	bf00      	nop
 8013ed6:	e7fd      	b.n	8013ed4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8013ed8:	683b      	ldr	r3, [r7, #0]
 8013eda:	2b00      	cmp	r3, #0
 8013edc:	d10b      	bne.n	8013ef6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8013ede:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ee2:	f383 8811 	msr	BASEPRI, r3
 8013ee6:	f3bf 8f6f 	isb	sy
 8013eea:	f3bf 8f4f 	dsb	sy
 8013eee:	60fb      	str	r3, [r7, #12]
}
 8013ef0:	bf00      	nop
 8013ef2:	bf00      	nop
 8013ef4:	e7fd      	b.n	8013ef2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8013ef6:	f000 ffa7 	bl	8014e48 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8013efa:	4b1d      	ldr	r3, [pc, #116]	@ (8013f70 <xTaskCheckForTimeOut+0xc0>)
 8013efc:	681b      	ldr	r3, [r3, #0]
 8013efe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8013f00:	687b      	ldr	r3, [r7, #4]
 8013f02:	685b      	ldr	r3, [r3, #4]
 8013f04:	69ba      	ldr	r2, [r7, #24]
 8013f06:	1ad3      	subs	r3, r2, r3
 8013f08:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8013f0a:	683b      	ldr	r3, [r7, #0]
 8013f0c:	681b      	ldr	r3, [r3, #0]
 8013f0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013f12:	d102      	bne.n	8013f1a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8013f14:	2300      	movs	r3, #0
 8013f16:	61fb      	str	r3, [r7, #28]
 8013f18:	e023      	b.n	8013f62 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8013f1a:	687b      	ldr	r3, [r7, #4]
 8013f1c:	681a      	ldr	r2, [r3, #0]
 8013f1e:	4b15      	ldr	r3, [pc, #84]	@ (8013f74 <xTaskCheckForTimeOut+0xc4>)
 8013f20:	681b      	ldr	r3, [r3, #0]
 8013f22:	429a      	cmp	r2, r3
 8013f24:	d007      	beq.n	8013f36 <xTaskCheckForTimeOut+0x86>
 8013f26:	687b      	ldr	r3, [r7, #4]
 8013f28:	685b      	ldr	r3, [r3, #4]
 8013f2a:	69ba      	ldr	r2, [r7, #24]
 8013f2c:	429a      	cmp	r2, r3
 8013f2e:	d302      	bcc.n	8013f36 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8013f30:	2301      	movs	r3, #1
 8013f32:	61fb      	str	r3, [r7, #28]
 8013f34:	e015      	b.n	8013f62 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8013f36:	683b      	ldr	r3, [r7, #0]
 8013f38:	681b      	ldr	r3, [r3, #0]
 8013f3a:	697a      	ldr	r2, [r7, #20]
 8013f3c:	429a      	cmp	r2, r3
 8013f3e:	d20b      	bcs.n	8013f58 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8013f40:	683b      	ldr	r3, [r7, #0]
 8013f42:	681a      	ldr	r2, [r3, #0]
 8013f44:	697b      	ldr	r3, [r7, #20]
 8013f46:	1ad2      	subs	r2, r2, r3
 8013f48:	683b      	ldr	r3, [r7, #0]
 8013f4a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8013f4c:	6878      	ldr	r0, [r7, #4]
 8013f4e:	f7ff ff99 	bl	8013e84 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8013f52:	2300      	movs	r3, #0
 8013f54:	61fb      	str	r3, [r7, #28]
 8013f56:	e004      	b.n	8013f62 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8013f58:	683b      	ldr	r3, [r7, #0]
 8013f5a:	2200      	movs	r2, #0
 8013f5c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8013f5e:	2301      	movs	r3, #1
 8013f60:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8013f62:	f000 ffa3 	bl	8014eac <vPortExitCritical>

	return xReturn;
 8013f66:	69fb      	ldr	r3, [r7, #28]
}
 8013f68:	4618      	mov	r0, r3
 8013f6a:	3720      	adds	r7, #32
 8013f6c:	46bd      	mov	sp, r7
 8013f6e:	bd80      	pop	{r7, pc}
 8013f70:	2400125c 	.word	0x2400125c
 8013f74:	24001270 	.word	0x24001270

08013f78 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8013f78:	b480      	push	{r7}
 8013f7a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8013f7c:	4b03      	ldr	r3, [pc, #12]	@ (8013f8c <vTaskMissedYield+0x14>)
 8013f7e:	2201      	movs	r2, #1
 8013f80:	601a      	str	r2, [r3, #0]
}
 8013f82:	bf00      	nop
 8013f84:	46bd      	mov	sp, r7
 8013f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f8a:	4770      	bx	lr
 8013f8c:	2400126c 	.word	0x2400126c

08013f90 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8013f90:	b580      	push	{r7, lr}
 8013f92:	b082      	sub	sp, #8
 8013f94:	af00      	add	r7, sp, #0
 8013f96:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8013f98:	f000 f852 	bl	8014040 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8013f9c:	4b06      	ldr	r3, [pc, #24]	@ (8013fb8 <prvIdleTask+0x28>)
 8013f9e:	681b      	ldr	r3, [r3, #0]
 8013fa0:	2b01      	cmp	r3, #1
 8013fa2:	d9f9      	bls.n	8013f98 <prvIdleTask+0x8>
			{
				taskYIELD();
 8013fa4:	4b05      	ldr	r3, [pc, #20]	@ (8013fbc <prvIdleTask+0x2c>)
 8013fa6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013faa:	601a      	str	r2, [r3, #0]
 8013fac:	f3bf 8f4f 	dsb	sy
 8013fb0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8013fb4:	e7f0      	b.n	8013f98 <prvIdleTask+0x8>
 8013fb6:	bf00      	nop
 8013fb8:	24000d88 	.word	0x24000d88
 8013fbc:	e000ed04 	.word	0xe000ed04

08013fc0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8013fc0:	b580      	push	{r7, lr}
 8013fc2:	b082      	sub	sp, #8
 8013fc4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8013fc6:	2300      	movs	r3, #0
 8013fc8:	607b      	str	r3, [r7, #4]
 8013fca:	e00c      	b.n	8013fe6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8013fcc:	687a      	ldr	r2, [r7, #4]
 8013fce:	4613      	mov	r3, r2
 8013fd0:	009b      	lsls	r3, r3, #2
 8013fd2:	4413      	add	r3, r2
 8013fd4:	009b      	lsls	r3, r3, #2
 8013fd6:	4a12      	ldr	r2, [pc, #72]	@ (8014020 <prvInitialiseTaskLists+0x60>)
 8013fd8:	4413      	add	r3, r2
 8013fda:	4618      	mov	r0, r3
 8013fdc:	f7fe f8b2 	bl	8012144 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8013fe0:	687b      	ldr	r3, [r7, #4]
 8013fe2:	3301      	adds	r3, #1
 8013fe4:	607b      	str	r3, [r7, #4]
 8013fe6:	687b      	ldr	r3, [r7, #4]
 8013fe8:	2b37      	cmp	r3, #55	@ 0x37
 8013fea:	d9ef      	bls.n	8013fcc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8013fec:	480d      	ldr	r0, [pc, #52]	@ (8014024 <prvInitialiseTaskLists+0x64>)
 8013fee:	f7fe f8a9 	bl	8012144 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8013ff2:	480d      	ldr	r0, [pc, #52]	@ (8014028 <prvInitialiseTaskLists+0x68>)
 8013ff4:	f7fe f8a6 	bl	8012144 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8013ff8:	480c      	ldr	r0, [pc, #48]	@ (801402c <prvInitialiseTaskLists+0x6c>)
 8013ffa:	f7fe f8a3 	bl	8012144 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8013ffe:	480c      	ldr	r0, [pc, #48]	@ (8014030 <prvInitialiseTaskLists+0x70>)
 8014000:	f7fe f8a0 	bl	8012144 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8014004:	480b      	ldr	r0, [pc, #44]	@ (8014034 <prvInitialiseTaskLists+0x74>)
 8014006:	f7fe f89d 	bl	8012144 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801400a:	4b0b      	ldr	r3, [pc, #44]	@ (8014038 <prvInitialiseTaskLists+0x78>)
 801400c:	4a05      	ldr	r2, [pc, #20]	@ (8014024 <prvInitialiseTaskLists+0x64>)
 801400e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8014010:	4b0a      	ldr	r3, [pc, #40]	@ (801403c <prvInitialiseTaskLists+0x7c>)
 8014012:	4a05      	ldr	r2, [pc, #20]	@ (8014028 <prvInitialiseTaskLists+0x68>)
 8014014:	601a      	str	r2, [r3, #0]
}
 8014016:	bf00      	nop
 8014018:	3708      	adds	r7, #8
 801401a:	46bd      	mov	sp, r7
 801401c:	bd80      	pop	{r7, pc}
 801401e:	bf00      	nop
 8014020:	24000d88 	.word	0x24000d88
 8014024:	240011e8 	.word	0x240011e8
 8014028:	240011fc 	.word	0x240011fc
 801402c:	24001218 	.word	0x24001218
 8014030:	2400122c 	.word	0x2400122c
 8014034:	24001244 	.word	0x24001244
 8014038:	24001210 	.word	0x24001210
 801403c:	24001214 	.word	0x24001214

08014040 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8014040:	b580      	push	{r7, lr}
 8014042:	b082      	sub	sp, #8
 8014044:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8014046:	e019      	b.n	801407c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8014048:	f000 fefe 	bl	8014e48 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801404c:	4b10      	ldr	r3, [pc, #64]	@ (8014090 <prvCheckTasksWaitingTermination+0x50>)
 801404e:	68db      	ldr	r3, [r3, #12]
 8014050:	68db      	ldr	r3, [r3, #12]
 8014052:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014054:	687b      	ldr	r3, [r7, #4]
 8014056:	3304      	adds	r3, #4
 8014058:	4618      	mov	r0, r3
 801405a:	f7fe f8fd 	bl	8012258 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801405e:	4b0d      	ldr	r3, [pc, #52]	@ (8014094 <prvCheckTasksWaitingTermination+0x54>)
 8014060:	681b      	ldr	r3, [r3, #0]
 8014062:	3b01      	subs	r3, #1
 8014064:	4a0b      	ldr	r2, [pc, #44]	@ (8014094 <prvCheckTasksWaitingTermination+0x54>)
 8014066:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8014068:	4b0b      	ldr	r3, [pc, #44]	@ (8014098 <prvCheckTasksWaitingTermination+0x58>)
 801406a:	681b      	ldr	r3, [r3, #0]
 801406c:	3b01      	subs	r3, #1
 801406e:	4a0a      	ldr	r2, [pc, #40]	@ (8014098 <prvCheckTasksWaitingTermination+0x58>)
 8014070:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8014072:	f000 ff1b 	bl	8014eac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8014076:	6878      	ldr	r0, [r7, #4]
 8014078:	f000 f810 	bl	801409c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801407c:	4b06      	ldr	r3, [pc, #24]	@ (8014098 <prvCheckTasksWaitingTermination+0x58>)
 801407e:	681b      	ldr	r3, [r3, #0]
 8014080:	2b00      	cmp	r3, #0
 8014082:	d1e1      	bne.n	8014048 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8014084:	bf00      	nop
 8014086:	bf00      	nop
 8014088:	3708      	adds	r7, #8
 801408a:	46bd      	mov	sp, r7
 801408c:	bd80      	pop	{r7, pc}
 801408e:	bf00      	nop
 8014090:	2400122c 	.word	0x2400122c
 8014094:	24001258 	.word	0x24001258
 8014098:	24001240 	.word	0x24001240

0801409c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 801409c:	b580      	push	{r7, lr}
 801409e:	b084      	sub	sp, #16
 80140a0:	af00      	add	r7, sp, #0
 80140a2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80140a4:	687b      	ldr	r3, [r7, #4]
 80140a6:	3354      	adds	r3, #84	@ 0x54
 80140a8:	4618      	mov	r0, r3
 80140aa:	f00b fc8f 	bl	801f9cc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80140ae:	687b      	ldr	r3, [r7, #4]
 80140b0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80140b4:	2b00      	cmp	r3, #0
 80140b6:	d108      	bne.n	80140ca <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80140b8:	687b      	ldr	r3, [r7, #4]
 80140ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80140bc:	4618      	mov	r0, r3
 80140be:	f001 f8b3 	bl	8015228 <vPortFree>
				vPortFree( pxTCB );
 80140c2:	6878      	ldr	r0, [r7, #4]
 80140c4:	f001 f8b0 	bl	8015228 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80140c8:	e019      	b.n	80140fe <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80140ca:	687b      	ldr	r3, [r7, #4]
 80140cc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80140d0:	2b01      	cmp	r3, #1
 80140d2:	d103      	bne.n	80140dc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80140d4:	6878      	ldr	r0, [r7, #4]
 80140d6:	f001 f8a7 	bl	8015228 <vPortFree>
	}
 80140da:	e010      	b.n	80140fe <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80140dc:	687b      	ldr	r3, [r7, #4]
 80140de:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80140e2:	2b02      	cmp	r3, #2
 80140e4:	d00b      	beq.n	80140fe <prvDeleteTCB+0x62>
	__asm volatile
 80140e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80140ea:	f383 8811 	msr	BASEPRI, r3
 80140ee:	f3bf 8f6f 	isb	sy
 80140f2:	f3bf 8f4f 	dsb	sy
 80140f6:	60fb      	str	r3, [r7, #12]
}
 80140f8:	bf00      	nop
 80140fa:	bf00      	nop
 80140fc:	e7fd      	b.n	80140fa <prvDeleteTCB+0x5e>
	}
 80140fe:	bf00      	nop
 8014100:	3710      	adds	r7, #16
 8014102:	46bd      	mov	sp, r7
 8014104:	bd80      	pop	{r7, pc}
	...

08014108 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8014108:	b480      	push	{r7}
 801410a:	b083      	sub	sp, #12
 801410c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801410e:	4b0c      	ldr	r3, [pc, #48]	@ (8014140 <prvResetNextTaskUnblockTime+0x38>)
 8014110:	681b      	ldr	r3, [r3, #0]
 8014112:	681b      	ldr	r3, [r3, #0]
 8014114:	2b00      	cmp	r3, #0
 8014116:	d104      	bne.n	8014122 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8014118:	4b0a      	ldr	r3, [pc, #40]	@ (8014144 <prvResetNextTaskUnblockTime+0x3c>)
 801411a:	f04f 32ff 	mov.w	r2, #4294967295
 801411e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8014120:	e008      	b.n	8014134 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014122:	4b07      	ldr	r3, [pc, #28]	@ (8014140 <prvResetNextTaskUnblockTime+0x38>)
 8014124:	681b      	ldr	r3, [r3, #0]
 8014126:	68db      	ldr	r3, [r3, #12]
 8014128:	68db      	ldr	r3, [r3, #12]
 801412a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801412c:	687b      	ldr	r3, [r7, #4]
 801412e:	685b      	ldr	r3, [r3, #4]
 8014130:	4a04      	ldr	r2, [pc, #16]	@ (8014144 <prvResetNextTaskUnblockTime+0x3c>)
 8014132:	6013      	str	r3, [r2, #0]
}
 8014134:	bf00      	nop
 8014136:	370c      	adds	r7, #12
 8014138:	46bd      	mov	sp, r7
 801413a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801413e:	4770      	bx	lr
 8014140:	24001210 	.word	0x24001210
 8014144:	24001278 	.word	0x24001278

08014148 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8014148:	b480      	push	{r7}
 801414a:	b083      	sub	sp, #12
 801414c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 801414e:	4b05      	ldr	r3, [pc, #20]	@ (8014164 <xTaskGetCurrentTaskHandle+0x1c>)
 8014150:	681b      	ldr	r3, [r3, #0]
 8014152:	607b      	str	r3, [r7, #4]

		return xReturn;
 8014154:	687b      	ldr	r3, [r7, #4]
	}
 8014156:	4618      	mov	r0, r3
 8014158:	370c      	adds	r7, #12
 801415a:	46bd      	mov	sp, r7
 801415c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014160:	4770      	bx	lr
 8014162:	bf00      	nop
 8014164:	24000d84 	.word	0x24000d84

08014168 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8014168:	b480      	push	{r7}
 801416a:	b083      	sub	sp, #12
 801416c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801416e:	4b0b      	ldr	r3, [pc, #44]	@ (801419c <xTaskGetSchedulerState+0x34>)
 8014170:	681b      	ldr	r3, [r3, #0]
 8014172:	2b00      	cmp	r3, #0
 8014174:	d102      	bne.n	801417c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8014176:	2301      	movs	r3, #1
 8014178:	607b      	str	r3, [r7, #4]
 801417a:	e008      	b.n	801418e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801417c:	4b08      	ldr	r3, [pc, #32]	@ (80141a0 <xTaskGetSchedulerState+0x38>)
 801417e:	681b      	ldr	r3, [r3, #0]
 8014180:	2b00      	cmp	r3, #0
 8014182:	d102      	bne.n	801418a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8014184:	2302      	movs	r3, #2
 8014186:	607b      	str	r3, [r7, #4]
 8014188:	e001      	b.n	801418e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801418a:	2300      	movs	r3, #0
 801418c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801418e:	687b      	ldr	r3, [r7, #4]
	}
 8014190:	4618      	mov	r0, r3
 8014192:	370c      	adds	r7, #12
 8014194:	46bd      	mov	sp, r7
 8014196:	f85d 7b04 	ldr.w	r7, [sp], #4
 801419a:	4770      	bx	lr
 801419c:	24001264 	.word	0x24001264
 80141a0:	24001280 	.word	0x24001280

080141a4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80141a4:	b580      	push	{r7, lr}
 80141a6:	b084      	sub	sp, #16
 80141a8:	af00      	add	r7, sp, #0
 80141aa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80141ac:	687b      	ldr	r3, [r7, #4]
 80141ae:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80141b0:	2300      	movs	r3, #0
 80141b2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80141b4:	687b      	ldr	r3, [r7, #4]
 80141b6:	2b00      	cmp	r3, #0
 80141b8:	d051      	beq.n	801425e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80141ba:	68bb      	ldr	r3, [r7, #8]
 80141bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80141be:	4b2a      	ldr	r3, [pc, #168]	@ (8014268 <xTaskPriorityInherit+0xc4>)
 80141c0:	681b      	ldr	r3, [r3, #0]
 80141c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80141c4:	429a      	cmp	r2, r3
 80141c6:	d241      	bcs.n	801424c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80141c8:	68bb      	ldr	r3, [r7, #8]
 80141ca:	699b      	ldr	r3, [r3, #24]
 80141cc:	2b00      	cmp	r3, #0
 80141ce:	db06      	blt.n	80141de <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80141d0:	4b25      	ldr	r3, [pc, #148]	@ (8014268 <xTaskPriorityInherit+0xc4>)
 80141d2:	681b      	ldr	r3, [r3, #0]
 80141d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80141d6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80141da:	68bb      	ldr	r3, [r7, #8]
 80141dc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80141de:	68bb      	ldr	r3, [r7, #8]
 80141e0:	6959      	ldr	r1, [r3, #20]
 80141e2:	68bb      	ldr	r3, [r7, #8]
 80141e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80141e6:	4613      	mov	r3, r2
 80141e8:	009b      	lsls	r3, r3, #2
 80141ea:	4413      	add	r3, r2
 80141ec:	009b      	lsls	r3, r3, #2
 80141ee:	4a1f      	ldr	r2, [pc, #124]	@ (801426c <xTaskPriorityInherit+0xc8>)
 80141f0:	4413      	add	r3, r2
 80141f2:	4299      	cmp	r1, r3
 80141f4:	d122      	bne.n	801423c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80141f6:	68bb      	ldr	r3, [r7, #8]
 80141f8:	3304      	adds	r3, #4
 80141fa:	4618      	mov	r0, r3
 80141fc:	f7fe f82c 	bl	8012258 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8014200:	4b19      	ldr	r3, [pc, #100]	@ (8014268 <xTaskPriorityInherit+0xc4>)
 8014202:	681b      	ldr	r3, [r3, #0]
 8014204:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014206:	68bb      	ldr	r3, [r7, #8]
 8014208:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 801420a:	68bb      	ldr	r3, [r7, #8]
 801420c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801420e:	4b18      	ldr	r3, [pc, #96]	@ (8014270 <xTaskPriorityInherit+0xcc>)
 8014210:	681b      	ldr	r3, [r3, #0]
 8014212:	429a      	cmp	r2, r3
 8014214:	d903      	bls.n	801421e <xTaskPriorityInherit+0x7a>
 8014216:	68bb      	ldr	r3, [r7, #8]
 8014218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801421a:	4a15      	ldr	r2, [pc, #84]	@ (8014270 <xTaskPriorityInherit+0xcc>)
 801421c:	6013      	str	r3, [r2, #0]
 801421e:	68bb      	ldr	r3, [r7, #8]
 8014220:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014222:	4613      	mov	r3, r2
 8014224:	009b      	lsls	r3, r3, #2
 8014226:	4413      	add	r3, r2
 8014228:	009b      	lsls	r3, r3, #2
 801422a:	4a10      	ldr	r2, [pc, #64]	@ (801426c <xTaskPriorityInherit+0xc8>)
 801422c:	441a      	add	r2, r3
 801422e:	68bb      	ldr	r3, [r7, #8]
 8014230:	3304      	adds	r3, #4
 8014232:	4619      	mov	r1, r3
 8014234:	4610      	mov	r0, r2
 8014236:	f7fd ffb2 	bl	801219e <vListInsertEnd>
 801423a:	e004      	b.n	8014246 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801423c:	4b0a      	ldr	r3, [pc, #40]	@ (8014268 <xTaskPriorityInherit+0xc4>)
 801423e:	681b      	ldr	r3, [r3, #0]
 8014240:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014242:	68bb      	ldr	r3, [r7, #8]
 8014244:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8014246:	2301      	movs	r3, #1
 8014248:	60fb      	str	r3, [r7, #12]
 801424a:	e008      	b.n	801425e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 801424c:	68bb      	ldr	r3, [r7, #8]
 801424e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8014250:	4b05      	ldr	r3, [pc, #20]	@ (8014268 <xTaskPriorityInherit+0xc4>)
 8014252:	681b      	ldr	r3, [r3, #0]
 8014254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014256:	429a      	cmp	r2, r3
 8014258:	d201      	bcs.n	801425e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 801425a:	2301      	movs	r3, #1
 801425c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801425e:	68fb      	ldr	r3, [r7, #12]
	}
 8014260:	4618      	mov	r0, r3
 8014262:	3710      	adds	r7, #16
 8014264:	46bd      	mov	sp, r7
 8014266:	bd80      	pop	{r7, pc}
 8014268:	24000d84 	.word	0x24000d84
 801426c:	24000d88 	.word	0x24000d88
 8014270:	24001260 	.word	0x24001260

08014274 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8014274:	b580      	push	{r7, lr}
 8014276:	b086      	sub	sp, #24
 8014278:	af00      	add	r7, sp, #0
 801427a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 801427c:	687b      	ldr	r3, [r7, #4]
 801427e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8014280:	2300      	movs	r3, #0
 8014282:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8014284:	687b      	ldr	r3, [r7, #4]
 8014286:	2b00      	cmp	r3, #0
 8014288:	d058      	beq.n	801433c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801428a:	4b2f      	ldr	r3, [pc, #188]	@ (8014348 <xTaskPriorityDisinherit+0xd4>)
 801428c:	681b      	ldr	r3, [r3, #0]
 801428e:	693a      	ldr	r2, [r7, #16]
 8014290:	429a      	cmp	r2, r3
 8014292:	d00b      	beq.n	80142ac <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8014294:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014298:	f383 8811 	msr	BASEPRI, r3
 801429c:	f3bf 8f6f 	isb	sy
 80142a0:	f3bf 8f4f 	dsb	sy
 80142a4:	60fb      	str	r3, [r7, #12]
}
 80142a6:	bf00      	nop
 80142a8:	bf00      	nop
 80142aa:	e7fd      	b.n	80142a8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80142ac:	693b      	ldr	r3, [r7, #16]
 80142ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80142b0:	2b00      	cmp	r3, #0
 80142b2:	d10b      	bne.n	80142cc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80142b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80142b8:	f383 8811 	msr	BASEPRI, r3
 80142bc:	f3bf 8f6f 	isb	sy
 80142c0:	f3bf 8f4f 	dsb	sy
 80142c4:	60bb      	str	r3, [r7, #8]
}
 80142c6:	bf00      	nop
 80142c8:	bf00      	nop
 80142ca:	e7fd      	b.n	80142c8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80142cc:	693b      	ldr	r3, [r7, #16]
 80142ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80142d0:	1e5a      	subs	r2, r3, #1
 80142d2:	693b      	ldr	r3, [r7, #16]
 80142d4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80142d6:	693b      	ldr	r3, [r7, #16]
 80142d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80142da:	693b      	ldr	r3, [r7, #16]
 80142dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80142de:	429a      	cmp	r2, r3
 80142e0:	d02c      	beq.n	801433c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80142e2:	693b      	ldr	r3, [r7, #16]
 80142e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80142e6:	2b00      	cmp	r3, #0
 80142e8:	d128      	bne.n	801433c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80142ea:	693b      	ldr	r3, [r7, #16]
 80142ec:	3304      	adds	r3, #4
 80142ee:	4618      	mov	r0, r3
 80142f0:	f7fd ffb2 	bl	8012258 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80142f4:	693b      	ldr	r3, [r7, #16]
 80142f6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80142f8:	693b      	ldr	r3, [r7, #16]
 80142fa:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80142fc:	693b      	ldr	r3, [r7, #16]
 80142fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014300:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8014304:	693b      	ldr	r3, [r7, #16]
 8014306:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8014308:	693b      	ldr	r3, [r7, #16]
 801430a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801430c:	4b0f      	ldr	r3, [pc, #60]	@ (801434c <xTaskPriorityDisinherit+0xd8>)
 801430e:	681b      	ldr	r3, [r3, #0]
 8014310:	429a      	cmp	r2, r3
 8014312:	d903      	bls.n	801431c <xTaskPriorityDisinherit+0xa8>
 8014314:	693b      	ldr	r3, [r7, #16]
 8014316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014318:	4a0c      	ldr	r2, [pc, #48]	@ (801434c <xTaskPriorityDisinherit+0xd8>)
 801431a:	6013      	str	r3, [r2, #0]
 801431c:	693b      	ldr	r3, [r7, #16]
 801431e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014320:	4613      	mov	r3, r2
 8014322:	009b      	lsls	r3, r3, #2
 8014324:	4413      	add	r3, r2
 8014326:	009b      	lsls	r3, r3, #2
 8014328:	4a09      	ldr	r2, [pc, #36]	@ (8014350 <xTaskPriorityDisinherit+0xdc>)
 801432a:	441a      	add	r2, r3
 801432c:	693b      	ldr	r3, [r7, #16]
 801432e:	3304      	adds	r3, #4
 8014330:	4619      	mov	r1, r3
 8014332:	4610      	mov	r0, r2
 8014334:	f7fd ff33 	bl	801219e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8014338:	2301      	movs	r3, #1
 801433a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801433c:	697b      	ldr	r3, [r7, #20]
	}
 801433e:	4618      	mov	r0, r3
 8014340:	3718      	adds	r7, #24
 8014342:	46bd      	mov	sp, r7
 8014344:	bd80      	pop	{r7, pc}
 8014346:	bf00      	nop
 8014348:	24000d84 	.word	0x24000d84
 801434c:	24001260 	.word	0x24001260
 8014350:	24000d88 	.word	0x24000d88

08014354 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8014354:	b580      	push	{r7, lr}
 8014356:	b088      	sub	sp, #32
 8014358:	af00      	add	r7, sp, #0
 801435a:	6078      	str	r0, [r7, #4]
 801435c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 801435e:	687b      	ldr	r3, [r7, #4]
 8014360:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8014362:	2301      	movs	r3, #1
 8014364:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8014366:	687b      	ldr	r3, [r7, #4]
 8014368:	2b00      	cmp	r3, #0
 801436a:	d06c      	beq.n	8014446 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 801436c:	69bb      	ldr	r3, [r7, #24]
 801436e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8014370:	2b00      	cmp	r3, #0
 8014372:	d10b      	bne.n	801438c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8014374:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014378:	f383 8811 	msr	BASEPRI, r3
 801437c:	f3bf 8f6f 	isb	sy
 8014380:	f3bf 8f4f 	dsb	sy
 8014384:	60fb      	str	r3, [r7, #12]
}
 8014386:	bf00      	nop
 8014388:	bf00      	nop
 801438a:	e7fd      	b.n	8014388 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 801438c:	69bb      	ldr	r3, [r7, #24]
 801438e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8014390:	683a      	ldr	r2, [r7, #0]
 8014392:	429a      	cmp	r2, r3
 8014394:	d902      	bls.n	801439c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8014396:	683b      	ldr	r3, [r7, #0]
 8014398:	61fb      	str	r3, [r7, #28]
 801439a:	e002      	b.n	80143a2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 801439c:	69bb      	ldr	r3, [r7, #24]
 801439e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80143a0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80143a2:	69bb      	ldr	r3, [r7, #24]
 80143a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80143a6:	69fa      	ldr	r2, [r7, #28]
 80143a8:	429a      	cmp	r2, r3
 80143aa:	d04c      	beq.n	8014446 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80143ac:	69bb      	ldr	r3, [r7, #24]
 80143ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80143b0:	697a      	ldr	r2, [r7, #20]
 80143b2:	429a      	cmp	r2, r3
 80143b4:	d147      	bne.n	8014446 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80143b6:	4b26      	ldr	r3, [pc, #152]	@ (8014450 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80143b8:	681b      	ldr	r3, [r3, #0]
 80143ba:	69ba      	ldr	r2, [r7, #24]
 80143bc:	429a      	cmp	r2, r3
 80143be:	d10b      	bne.n	80143d8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80143c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80143c4:	f383 8811 	msr	BASEPRI, r3
 80143c8:	f3bf 8f6f 	isb	sy
 80143cc:	f3bf 8f4f 	dsb	sy
 80143d0:	60bb      	str	r3, [r7, #8]
}
 80143d2:	bf00      	nop
 80143d4:	bf00      	nop
 80143d6:	e7fd      	b.n	80143d4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80143d8:	69bb      	ldr	r3, [r7, #24]
 80143da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80143dc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80143de:	69bb      	ldr	r3, [r7, #24]
 80143e0:	69fa      	ldr	r2, [r7, #28]
 80143e2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80143e4:	69bb      	ldr	r3, [r7, #24]
 80143e6:	699b      	ldr	r3, [r3, #24]
 80143e8:	2b00      	cmp	r3, #0
 80143ea:	db04      	blt.n	80143f6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80143ec:	69fb      	ldr	r3, [r7, #28]
 80143ee:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80143f2:	69bb      	ldr	r3, [r7, #24]
 80143f4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80143f6:	69bb      	ldr	r3, [r7, #24]
 80143f8:	6959      	ldr	r1, [r3, #20]
 80143fa:	693a      	ldr	r2, [r7, #16]
 80143fc:	4613      	mov	r3, r2
 80143fe:	009b      	lsls	r3, r3, #2
 8014400:	4413      	add	r3, r2
 8014402:	009b      	lsls	r3, r3, #2
 8014404:	4a13      	ldr	r2, [pc, #76]	@ (8014454 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8014406:	4413      	add	r3, r2
 8014408:	4299      	cmp	r1, r3
 801440a:	d11c      	bne.n	8014446 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801440c:	69bb      	ldr	r3, [r7, #24]
 801440e:	3304      	adds	r3, #4
 8014410:	4618      	mov	r0, r3
 8014412:	f7fd ff21 	bl	8012258 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8014416:	69bb      	ldr	r3, [r7, #24]
 8014418:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801441a:	4b0f      	ldr	r3, [pc, #60]	@ (8014458 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 801441c:	681b      	ldr	r3, [r3, #0]
 801441e:	429a      	cmp	r2, r3
 8014420:	d903      	bls.n	801442a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8014422:	69bb      	ldr	r3, [r7, #24]
 8014424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014426:	4a0c      	ldr	r2, [pc, #48]	@ (8014458 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8014428:	6013      	str	r3, [r2, #0]
 801442a:	69bb      	ldr	r3, [r7, #24]
 801442c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801442e:	4613      	mov	r3, r2
 8014430:	009b      	lsls	r3, r3, #2
 8014432:	4413      	add	r3, r2
 8014434:	009b      	lsls	r3, r3, #2
 8014436:	4a07      	ldr	r2, [pc, #28]	@ (8014454 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8014438:	441a      	add	r2, r3
 801443a:	69bb      	ldr	r3, [r7, #24]
 801443c:	3304      	adds	r3, #4
 801443e:	4619      	mov	r1, r3
 8014440:	4610      	mov	r0, r2
 8014442:	f7fd feac 	bl	801219e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8014446:	bf00      	nop
 8014448:	3720      	adds	r7, #32
 801444a:	46bd      	mov	sp, r7
 801444c:	bd80      	pop	{r7, pc}
 801444e:	bf00      	nop
 8014450:	24000d84 	.word	0x24000d84
 8014454:	24000d88 	.word	0x24000d88
 8014458:	24001260 	.word	0x24001260

0801445c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 801445c:	b480      	push	{r7}
 801445e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8014460:	4b07      	ldr	r3, [pc, #28]	@ (8014480 <pvTaskIncrementMutexHeldCount+0x24>)
 8014462:	681b      	ldr	r3, [r3, #0]
 8014464:	2b00      	cmp	r3, #0
 8014466:	d004      	beq.n	8014472 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8014468:	4b05      	ldr	r3, [pc, #20]	@ (8014480 <pvTaskIncrementMutexHeldCount+0x24>)
 801446a:	681b      	ldr	r3, [r3, #0]
 801446c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801446e:	3201      	adds	r2, #1
 8014470:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8014472:	4b03      	ldr	r3, [pc, #12]	@ (8014480 <pvTaskIncrementMutexHeldCount+0x24>)
 8014474:	681b      	ldr	r3, [r3, #0]
	}
 8014476:	4618      	mov	r0, r3
 8014478:	46bd      	mov	sp, r7
 801447a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801447e:	4770      	bx	lr
 8014480:	24000d84 	.word	0x24000d84

08014484 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8014484:	b580      	push	{r7, lr}
 8014486:	b084      	sub	sp, #16
 8014488:	af00      	add	r7, sp, #0
 801448a:	6078      	str	r0, [r7, #4]
 801448c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801448e:	4b21      	ldr	r3, [pc, #132]	@ (8014514 <prvAddCurrentTaskToDelayedList+0x90>)
 8014490:	681b      	ldr	r3, [r3, #0]
 8014492:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014494:	4b20      	ldr	r3, [pc, #128]	@ (8014518 <prvAddCurrentTaskToDelayedList+0x94>)
 8014496:	681b      	ldr	r3, [r3, #0]
 8014498:	3304      	adds	r3, #4
 801449a:	4618      	mov	r0, r3
 801449c:	f7fd fedc 	bl	8012258 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80144a0:	687b      	ldr	r3, [r7, #4]
 80144a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80144a6:	d10a      	bne.n	80144be <prvAddCurrentTaskToDelayedList+0x3a>
 80144a8:	683b      	ldr	r3, [r7, #0]
 80144aa:	2b00      	cmp	r3, #0
 80144ac:	d007      	beq.n	80144be <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80144ae:	4b1a      	ldr	r3, [pc, #104]	@ (8014518 <prvAddCurrentTaskToDelayedList+0x94>)
 80144b0:	681b      	ldr	r3, [r3, #0]
 80144b2:	3304      	adds	r3, #4
 80144b4:	4619      	mov	r1, r3
 80144b6:	4819      	ldr	r0, [pc, #100]	@ (801451c <prvAddCurrentTaskToDelayedList+0x98>)
 80144b8:	f7fd fe71 	bl	801219e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80144bc:	e026      	b.n	801450c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80144be:	68fa      	ldr	r2, [r7, #12]
 80144c0:	687b      	ldr	r3, [r7, #4]
 80144c2:	4413      	add	r3, r2
 80144c4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80144c6:	4b14      	ldr	r3, [pc, #80]	@ (8014518 <prvAddCurrentTaskToDelayedList+0x94>)
 80144c8:	681b      	ldr	r3, [r3, #0]
 80144ca:	68ba      	ldr	r2, [r7, #8]
 80144cc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80144ce:	68ba      	ldr	r2, [r7, #8]
 80144d0:	68fb      	ldr	r3, [r7, #12]
 80144d2:	429a      	cmp	r2, r3
 80144d4:	d209      	bcs.n	80144ea <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80144d6:	4b12      	ldr	r3, [pc, #72]	@ (8014520 <prvAddCurrentTaskToDelayedList+0x9c>)
 80144d8:	681a      	ldr	r2, [r3, #0]
 80144da:	4b0f      	ldr	r3, [pc, #60]	@ (8014518 <prvAddCurrentTaskToDelayedList+0x94>)
 80144dc:	681b      	ldr	r3, [r3, #0]
 80144de:	3304      	adds	r3, #4
 80144e0:	4619      	mov	r1, r3
 80144e2:	4610      	mov	r0, r2
 80144e4:	f7fd fe7f 	bl	80121e6 <vListInsert>
}
 80144e8:	e010      	b.n	801450c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80144ea:	4b0e      	ldr	r3, [pc, #56]	@ (8014524 <prvAddCurrentTaskToDelayedList+0xa0>)
 80144ec:	681a      	ldr	r2, [r3, #0]
 80144ee:	4b0a      	ldr	r3, [pc, #40]	@ (8014518 <prvAddCurrentTaskToDelayedList+0x94>)
 80144f0:	681b      	ldr	r3, [r3, #0]
 80144f2:	3304      	adds	r3, #4
 80144f4:	4619      	mov	r1, r3
 80144f6:	4610      	mov	r0, r2
 80144f8:	f7fd fe75 	bl	80121e6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80144fc:	4b0a      	ldr	r3, [pc, #40]	@ (8014528 <prvAddCurrentTaskToDelayedList+0xa4>)
 80144fe:	681b      	ldr	r3, [r3, #0]
 8014500:	68ba      	ldr	r2, [r7, #8]
 8014502:	429a      	cmp	r2, r3
 8014504:	d202      	bcs.n	801450c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8014506:	4a08      	ldr	r2, [pc, #32]	@ (8014528 <prvAddCurrentTaskToDelayedList+0xa4>)
 8014508:	68bb      	ldr	r3, [r7, #8]
 801450a:	6013      	str	r3, [r2, #0]
}
 801450c:	bf00      	nop
 801450e:	3710      	adds	r7, #16
 8014510:	46bd      	mov	sp, r7
 8014512:	bd80      	pop	{r7, pc}
 8014514:	2400125c 	.word	0x2400125c
 8014518:	24000d84 	.word	0x24000d84
 801451c:	24001244 	.word	0x24001244
 8014520:	24001214 	.word	0x24001214
 8014524:	24001210 	.word	0x24001210
 8014528:	24001278 	.word	0x24001278

0801452c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 801452c:	b580      	push	{r7, lr}
 801452e:	b08a      	sub	sp, #40	@ 0x28
 8014530:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8014532:	2300      	movs	r3, #0
 8014534:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8014536:	f000 fb13 	bl	8014b60 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801453a:	4b1d      	ldr	r3, [pc, #116]	@ (80145b0 <xTimerCreateTimerTask+0x84>)
 801453c:	681b      	ldr	r3, [r3, #0]
 801453e:	2b00      	cmp	r3, #0
 8014540:	d021      	beq.n	8014586 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8014542:	2300      	movs	r3, #0
 8014544:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8014546:	2300      	movs	r3, #0
 8014548:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801454a:	1d3a      	adds	r2, r7, #4
 801454c:	f107 0108 	add.w	r1, r7, #8
 8014550:	f107 030c 	add.w	r3, r7, #12
 8014554:	4618      	mov	r0, r3
 8014556:	f7fd fddb 	bl	8012110 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801455a:	6879      	ldr	r1, [r7, #4]
 801455c:	68bb      	ldr	r3, [r7, #8]
 801455e:	68fa      	ldr	r2, [r7, #12]
 8014560:	9202      	str	r2, [sp, #8]
 8014562:	9301      	str	r3, [sp, #4]
 8014564:	2302      	movs	r3, #2
 8014566:	9300      	str	r3, [sp, #0]
 8014568:	2300      	movs	r3, #0
 801456a:	460a      	mov	r2, r1
 801456c:	4911      	ldr	r1, [pc, #68]	@ (80145b4 <xTimerCreateTimerTask+0x88>)
 801456e:	4812      	ldr	r0, [pc, #72]	@ (80145b8 <xTimerCreateTimerTask+0x8c>)
 8014570:	f7fe ff80 	bl	8013474 <xTaskCreateStatic>
 8014574:	4603      	mov	r3, r0
 8014576:	4a11      	ldr	r2, [pc, #68]	@ (80145bc <xTimerCreateTimerTask+0x90>)
 8014578:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 801457a:	4b10      	ldr	r3, [pc, #64]	@ (80145bc <xTimerCreateTimerTask+0x90>)
 801457c:	681b      	ldr	r3, [r3, #0]
 801457e:	2b00      	cmp	r3, #0
 8014580:	d001      	beq.n	8014586 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8014582:	2301      	movs	r3, #1
 8014584:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8014586:	697b      	ldr	r3, [r7, #20]
 8014588:	2b00      	cmp	r3, #0
 801458a:	d10b      	bne.n	80145a4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 801458c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014590:	f383 8811 	msr	BASEPRI, r3
 8014594:	f3bf 8f6f 	isb	sy
 8014598:	f3bf 8f4f 	dsb	sy
 801459c:	613b      	str	r3, [r7, #16]
}
 801459e:	bf00      	nop
 80145a0:	bf00      	nop
 80145a2:	e7fd      	b.n	80145a0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80145a4:	697b      	ldr	r3, [r7, #20]
}
 80145a6:	4618      	mov	r0, r3
 80145a8:	3718      	adds	r7, #24
 80145aa:	46bd      	mov	sp, r7
 80145ac:	bd80      	pop	{r7, pc}
 80145ae:	bf00      	nop
 80145b0:	240012b4 	.word	0x240012b4
 80145b4:	080209e0 	.word	0x080209e0
 80145b8:	080146f9 	.word	0x080146f9
 80145bc:	240012b8 	.word	0x240012b8

080145c0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80145c0:	b580      	push	{r7, lr}
 80145c2:	b08a      	sub	sp, #40	@ 0x28
 80145c4:	af00      	add	r7, sp, #0
 80145c6:	60f8      	str	r0, [r7, #12]
 80145c8:	60b9      	str	r1, [r7, #8]
 80145ca:	607a      	str	r2, [r7, #4]
 80145cc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80145ce:	2300      	movs	r3, #0
 80145d0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80145d2:	68fb      	ldr	r3, [r7, #12]
 80145d4:	2b00      	cmp	r3, #0
 80145d6:	d10b      	bne.n	80145f0 <xTimerGenericCommand+0x30>
	__asm volatile
 80145d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80145dc:	f383 8811 	msr	BASEPRI, r3
 80145e0:	f3bf 8f6f 	isb	sy
 80145e4:	f3bf 8f4f 	dsb	sy
 80145e8:	623b      	str	r3, [r7, #32]
}
 80145ea:	bf00      	nop
 80145ec:	bf00      	nop
 80145ee:	e7fd      	b.n	80145ec <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80145f0:	4b19      	ldr	r3, [pc, #100]	@ (8014658 <xTimerGenericCommand+0x98>)
 80145f2:	681b      	ldr	r3, [r3, #0]
 80145f4:	2b00      	cmp	r3, #0
 80145f6:	d02a      	beq.n	801464e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80145f8:	68bb      	ldr	r3, [r7, #8]
 80145fa:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80145fc:	687b      	ldr	r3, [r7, #4]
 80145fe:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8014600:	68fb      	ldr	r3, [r7, #12]
 8014602:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8014604:	68bb      	ldr	r3, [r7, #8]
 8014606:	2b05      	cmp	r3, #5
 8014608:	dc18      	bgt.n	801463c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 801460a:	f7ff fdad 	bl	8014168 <xTaskGetSchedulerState>
 801460e:	4603      	mov	r3, r0
 8014610:	2b02      	cmp	r3, #2
 8014612:	d109      	bne.n	8014628 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8014614:	4b10      	ldr	r3, [pc, #64]	@ (8014658 <xTimerGenericCommand+0x98>)
 8014616:	6818      	ldr	r0, [r3, #0]
 8014618:	f107 0110 	add.w	r1, r7, #16
 801461c:	2300      	movs	r3, #0
 801461e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014620:	f7fe f8b0 	bl	8012784 <xQueueGenericSend>
 8014624:	6278      	str	r0, [r7, #36]	@ 0x24
 8014626:	e012      	b.n	801464e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8014628:	4b0b      	ldr	r3, [pc, #44]	@ (8014658 <xTimerGenericCommand+0x98>)
 801462a:	6818      	ldr	r0, [r3, #0]
 801462c:	f107 0110 	add.w	r1, r7, #16
 8014630:	2300      	movs	r3, #0
 8014632:	2200      	movs	r2, #0
 8014634:	f7fe f8a6 	bl	8012784 <xQueueGenericSend>
 8014638:	6278      	str	r0, [r7, #36]	@ 0x24
 801463a:	e008      	b.n	801464e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 801463c:	4b06      	ldr	r3, [pc, #24]	@ (8014658 <xTimerGenericCommand+0x98>)
 801463e:	6818      	ldr	r0, [r3, #0]
 8014640:	f107 0110 	add.w	r1, r7, #16
 8014644:	2300      	movs	r3, #0
 8014646:	683a      	ldr	r2, [r7, #0]
 8014648:	f7fe f99e 	bl	8012988 <xQueueGenericSendFromISR>
 801464c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 801464e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8014650:	4618      	mov	r0, r3
 8014652:	3728      	adds	r7, #40	@ 0x28
 8014654:	46bd      	mov	sp, r7
 8014656:	bd80      	pop	{r7, pc}
 8014658:	240012b4 	.word	0x240012b4

0801465c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 801465c:	b580      	push	{r7, lr}
 801465e:	b088      	sub	sp, #32
 8014660:	af02      	add	r7, sp, #8
 8014662:	6078      	str	r0, [r7, #4]
 8014664:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014666:	4b23      	ldr	r3, [pc, #140]	@ (80146f4 <prvProcessExpiredTimer+0x98>)
 8014668:	681b      	ldr	r3, [r3, #0]
 801466a:	68db      	ldr	r3, [r3, #12]
 801466c:	68db      	ldr	r3, [r3, #12]
 801466e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8014670:	697b      	ldr	r3, [r7, #20]
 8014672:	3304      	adds	r3, #4
 8014674:	4618      	mov	r0, r3
 8014676:	f7fd fdef 	bl	8012258 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801467a:	697b      	ldr	r3, [r7, #20]
 801467c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014680:	f003 0304 	and.w	r3, r3, #4
 8014684:	2b00      	cmp	r3, #0
 8014686:	d023      	beq.n	80146d0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8014688:	697b      	ldr	r3, [r7, #20]
 801468a:	699a      	ldr	r2, [r3, #24]
 801468c:	687b      	ldr	r3, [r7, #4]
 801468e:	18d1      	adds	r1, r2, r3
 8014690:	687b      	ldr	r3, [r7, #4]
 8014692:	683a      	ldr	r2, [r7, #0]
 8014694:	6978      	ldr	r0, [r7, #20]
 8014696:	f000 f8d5 	bl	8014844 <prvInsertTimerInActiveList>
 801469a:	4603      	mov	r3, r0
 801469c:	2b00      	cmp	r3, #0
 801469e:	d020      	beq.n	80146e2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80146a0:	2300      	movs	r3, #0
 80146a2:	9300      	str	r3, [sp, #0]
 80146a4:	2300      	movs	r3, #0
 80146a6:	687a      	ldr	r2, [r7, #4]
 80146a8:	2100      	movs	r1, #0
 80146aa:	6978      	ldr	r0, [r7, #20]
 80146ac:	f7ff ff88 	bl	80145c0 <xTimerGenericCommand>
 80146b0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80146b2:	693b      	ldr	r3, [r7, #16]
 80146b4:	2b00      	cmp	r3, #0
 80146b6:	d114      	bne.n	80146e2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80146b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80146bc:	f383 8811 	msr	BASEPRI, r3
 80146c0:	f3bf 8f6f 	isb	sy
 80146c4:	f3bf 8f4f 	dsb	sy
 80146c8:	60fb      	str	r3, [r7, #12]
}
 80146ca:	bf00      	nop
 80146cc:	bf00      	nop
 80146ce:	e7fd      	b.n	80146cc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80146d0:	697b      	ldr	r3, [r7, #20]
 80146d2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80146d6:	f023 0301 	bic.w	r3, r3, #1
 80146da:	b2da      	uxtb	r2, r3
 80146dc:	697b      	ldr	r3, [r7, #20]
 80146de:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80146e2:	697b      	ldr	r3, [r7, #20]
 80146e4:	6a1b      	ldr	r3, [r3, #32]
 80146e6:	6978      	ldr	r0, [r7, #20]
 80146e8:	4798      	blx	r3
}
 80146ea:	bf00      	nop
 80146ec:	3718      	adds	r7, #24
 80146ee:	46bd      	mov	sp, r7
 80146f0:	bd80      	pop	{r7, pc}
 80146f2:	bf00      	nop
 80146f4:	240012ac 	.word	0x240012ac

080146f8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80146f8:	b580      	push	{r7, lr}
 80146fa:	b084      	sub	sp, #16
 80146fc:	af00      	add	r7, sp, #0
 80146fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8014700:	f107 0308 	add.w	r3, r7, #8
 8014704:	4618      	mov	r0, r3
 8014706:	f000 f859 	bl	80147bc <prvGetNextExpireTime>
 801470a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 801470c:	68bb      	ldr	r3, [r7, #8]
 801470e:	4619      	mov	r1, r3
 8014710:	68f8      	ldr	r0, [r7, #12]
 8014712:	f000 f805 	bl	8014720 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8014716:	f000 f8d7 	bl	80148c8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801471a:	bf00      	nop
 801471c:	e7f0      	b.n	8014700 <prvTimerTask+0x8>
	...

08014720 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8014720:	b580      	push	{r7, lr}
 8014722:	b084      	sub	sp, #16
 8014724:	af00      	add	r7, sp, #0
 8014726:	6078      	str	r0, [r7, #4]
 8014728:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 801472a:	f7ff f907 	bl	801393c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801472e:	f107 0308 	add.w	r3, r7, #8
 8014732:	4618      	mov	r0, r3
 8014734:	f000 f866 	bl	8014804 <prvSampleTimeNow>
 8014738:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 801473a:	68bb      	ldr	r3, [r7, #8]
 801473c:	2b00      	cmp	r3, #0
 801473e:	d130      	bne.n	80147a2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8014740:	683b      	ldr	r3, [r7, #0]
 8014742:	2b00      	cmp	r3, #0
 8014744:	d10a      	bne.n	801475c <prvProcessTimerOrBlockTask+0x3c>
 8014746:	687a      	ldr	r2, [r7, #4]
 8014748:	68fb      	ldr	r3, [r7, #12]
 801474a:	429a      	cmp	r2, r3
 801474c:	d806      	bhi.n	801475c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 801474e:	f7ff f903 	bl	8013958 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8014752:	68f9      	ldr	r1, [r7, #12]
 8014754:	6878      	ldr	r0, [r7, #4]
 8014756:	f7ff ff81 	bl	801465c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 801475a:	e024      	b.n	80147a6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 801475c:	683b      	ldr	r3, [r7, #0]
 801475e:	2b00      	cmp	r3, #0
 8014760:	d008      	beq.n	8014774 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8014762:	4b13      	ldr	r3, [pc, #76]	@ (80147b0 <prvProcessTimerOrBlockTask+0x90>)
 8014764:	681b      	ldr	r3, [r3, #0]
 8014766:	681b      	ldr	r3, [r3, #0]
 8014768:	2b00      	cmp	r3, #0
 801476a:	d101      	bne.n	8014770 <prvProcessTimerOrBlockTask+0x50>
 801476c:	2301      	movs	r3, #1
 801476e:	e000      	b.n	8014772 <prvProcessTimerOrBlockTask+0x52>
 8014770:	2300      	movs	r3, #0
 8014772:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8014774:	4b0f      	ldr	r3, [pc, #60]	@ (80147b4 <prvProcessTimerOrBlockTask+0x94>)
 8014776:	6818      	ldr	r0, [r3, #0]
 8014778:	687a      	ldr	r2, [r7, #4]
 801477a:	68fb      	ldr	r3, [r7, #12]
 801477c:	1ad3      	subs	r3, r2, r3
 801477e:	683a      	ldr	r2, [r7, #0]
 8014780:	4619      	mov	r1, r3
 8014782:	f7fe fe43 	bl	801340c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8014786:	f7ff f8e7 	bl	8013958 <xTaskResumeAll>
 801478a:	4603      	mov	r3, r0
 801478c:	2b00      	cmp	r3, #0
 801478e:	d10a      	bne.n	80147a6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8014790:	4b09      	ldr	r3, [pc, #36]	@ (80147b8 <prvProcessTimerOrBlockTask+0x98>)
 8014792:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014796:	601a      	str	r2, [r3, #0]
 8014798:	f3bf 8f4f 	dsb	sy
 801479c:	f3bf 8f6f 	isb	sy
}
 80147a0:	e001      	b.n	80147a6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80147a2:	f7ff f8d9 	bl	8013958 <xTaskResumeAll>
}
 80147a6:	bf00      	nop
 80147a8:	3710      	adds	r7, #16
 80147aa:	46bd      	mov	sp, r7
 80147ac:	bd80      	pop	{r7, pc}
 80147ae:	bf00      	nop
 80147b0:	240012b0 	.word	0x240012b0
 80147b4:	240012b4 	.word	0x240012b4
 80147b8:	e000ed04 	.word	0xe000ed04

080147bc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80147bc:	b480      	push	{r7}
 80147be:	b085      	sub	sp, #20
 80147c0:	af00      	add	r7, sp, #0
 80147c2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80147c4:	4b0e      	ldr	r3, [pc, #56]	@ (8014800 <prvGetNextExpireTime+0x44>)
 80147c6:	681b      	ldr	r3, [r3, #0]
 80147c8:	681b      	ldr	r3, [r3, #0]
 80147ca:	2b00      	cmp	r3, #0
 80147cc:	d101      	bne.n	80147d2 <prvGetNextExpireTime+0x16>
 80147ce:	2201      	movs	r2, #1
 80147d0:	e000      	b.n	80147d4 <prvGetNextExpireTime+0x18>
 80147d2:	2200      	movs	r2, #0
 80147d4:	687b      	ldr	r3, [r7, #4]
 80147d6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80147d8:	687b      	ldr	r3, [r7, #4]
 80147da:	681b      	ldr	r3, [r3, #0]
 80147dc:	2b00      	cmp	r3, #0
 80147de:	d105      	bne.n	80147ec <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80147e0:	4b07      	ldr	r3, [pc, #28]	@ (8014800 <prvGetNextExpireTime+0x44>)
 80147e2:	681b      	ldr	r3, [r3, #0]
 80147e4:	68db      	ldr	r3, [r3, #12]
 80147e6:	681b      	ldr	r3, [r3, #0]
 80147e8:	60fb      	str	r3, [r7, #12]
 80147ea:	e001      	b.n	80147f0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80147ec:	2300      	movs	r3, #0
 80147ee:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80147f0:	68fb      	ldr	r3, [r7, #12]
}
 80147f2:	4618      	mov	r0, r3
 80147f4:	3714      	adds	r7, #20
 80147f6:	46bd      	mov	sp, r7
 80147f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147fc:	4770      	bx	lr
 80147fe:	bf00      	nop
 8014800:	240012ac 	.word	0x240012ac

08014804 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8014804:	b580      	push	{r7, lr}
 8014806:	b084      	sub	sp, #16
 8014808:	af00      	add	r7, sp, #0
 801480a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 801480c:	f7ff f942 	bl	8013a94 <xTaskGetTickCount>
 8014810:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8014812:	4b0b      	ldr	r3, [pc, #44]	@ (8014840 <prvSampleTimeNow+0x3c>)
 8014814:	681b      	ldr	r3, [r3, #0]
 8014816:	68fa      	ldr	r2, [r7, #12]
 8014818:	429a      	cmp	r2, r3
 801481a:	d205      	bcs.n	8014828 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 801481c:	f000 f93a 	bl	8014a94 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8014820:	687b      	ldr	r3, [r7, #4]
 8014822:	2201      	movs	r2, #1
 8014824:	601a      	str	r2, [r3, #0]
 8014826:	e002      	b.n	801482e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8014828:	687b      	ldr	r3, [r7, #4]
 801482a:	2200      	movs	r2, #0
 801482c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 801482e:	4a04      	ldr	r2, [pc, #16]	@ (8014840 <prvSampleTimeNow+0x3c>)
 8014830:	68fb      	ldr	r3, [r7, #12]
 8014832:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8014834:	68fb      	ldr	r3, [r7, #12]
}
 8014836:	4618      	mov	r0, r3
 8014838:	3710      	adds	r7, #16
 801483a:	46bd      	mov	sp, r7
 801483c:	bd80      	pop	{r7, pc}
 801483e:	bf00      	nop
 8014840:	240012bc 	.word	0x240012bc

08014844 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8014844:	b580      	push	{r7, lr}
 8014846:	b086      	sub	sp, #24
 8014848:	af00      	add	r7, sp, #0
 801484a:	60f8      	str	r0, [r7, #12]
 801484c:	60b9      	str	r1, [r7, #8]
 801484e:	607a      	str	r2, [r7, #4]
 8014850:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8014852:	2300      	movs	r3, #0
 8014854:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8014856:	68fb      	ldr	r3, [r7, #12]
 8014858:	68ba      	ldr	r2, [r7, #8]
 801485a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 801485c:	68fb      	ldr	r3, [r7, #12]
 801485e:	68fa      	ldr	r2, [r7, #12]
 8014860:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8014862:	68ba      	ldr	r2, [r7, #8]
 8014864:	687b      	ldr	r3, [r7, #4]
 8014866:	429a      	cmp	r2, r3
 8014868:	d812      	bhi.n	8014890 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801486a:	687a      	ldr	r2, [r7, #4]
 801486c:	683b      	ldr	r3, [r7, #0]
 801486e:	1ad2      	subs	r2, r2, r3
 8014870:	68fb      	ldr	r3, [r7, #12]
 8014872:	699b      	ldr	r3, [r3, #24]
 8014874:	429a      	cmp	r2, r3
 8014876:	d302      	bcc.n	801487e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8014878:	2301      	movs	r3, #1
 801487a:	617b      	str	r3, [r7, #20]
 801487c:	e01b      	b.n	80148b6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 801487e:	4b10      	ldr	r3, [pc, #64]	@ (80148c0 <prvInsertTimerInActiveList+0x7c>)
 8014880:	681a      	ldr	r2, [r3, #0]
 8014882:	68fb      	ldr	r3, [r7, #12]
 8014884:	3304      	adds	r3, #4
 8014886:	4619      	mov	r1, r3
 8014888:	4610      	mov	r0, r2
 801488a:	f7fd fcac 	bl	80121e6 <vListInsert>
 801488e:	e012      	b.n	80148b6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8014890:	687a      	ldr	r2, [r7, #4]
 8014892:	683b      	ldr	r3, [r7, #0]
 8014894:	429a      	cmp	r2, r3
 8014896:	d206      	bcs.n	80148a6 <prvInsertTimerInActiveList+0x62>
 8014898:	68ba      	ldr	r2, [r7, #8]
 801489a:	683b      	ldr	r3, [r7, #0]
 801489c:	429a      	cmp	r2, r3
 801489e:	d302      	bcc.n	80148a6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80148a0:	2301      	movs	r3, #1
 80148a2:	617b      	str	r3, [r7, #20]
 80148a4:	e007      	b.n	80148b6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80148a6:	4b07      	ldr	r3, [pc, #28]	@ (80148c4 <prvInsertTimerInActiveList+0x80>)
 80148a8:	681a      	ldr	r2, [r3, #0]
 80148aa:	68fb      	ldr	r3, [r7, #12]
 80148ac:	3304      	adds	r3, #4
 80148ae:	4619      	mov	r1, r3
 80148b0:	4610      	mov	r0, r2
 80148b2:	f7fd fc98 	bl	80121e6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80148b6:	697b      	ldr	r3, [r7, #20]
}
 80148b8:	4618      	mov	r0, r3
 80148ba:	3718      	adds	r7, #24
 80148bc:	46bd      	mov	sp, r7
 80148be:	bd80      	pop	{r7, pc}
 80148c0:	240012b0 	.word	0x240012b0
 80148c4:	240012ac 	.word	0x240012ac

080148c8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80148c8:	b580      	push	{r7, lr}
 80148ca:	b08e      	sub	sp, #56	@ 0x38
 80148cc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80148ce:	e0ce      	b.n	8014a6e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80148d0:	687b      	ldr	r3, [r7, #4]
 80148d2:	2b00      	cmp	r3, #0
 80148d4:	da19      	bge.n	801490a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80148d6:	1d3b      	adds	r3, r7, #4
 80148d8:	3304      	adds	r3, #4
 80148da:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80148dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80148de:	2b00      	cmp	r3, #0
 80148e0:	d10b      	bne.n	80148fa <prvProcessReceivedCommands+0x32>
	__asm volatile
 80148e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80148e6:	f383 8811 	msr	BASEPRI, r3
 80148ea:	f3bf 8f6f 	isb	sy
 80148ee:	f3bf 8f4f 	dsb	sy
 80148f2:	61fb      	str	r3, [r7, #28]
}
 80148f4:	bf00      	nop
 80148f6:	bf00      	nop
 80148f8:	e7fd      	b.n	80148f6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80148fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80148fc:	681b      	ldr	r3, [r3, #0]
 80148fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014900:	6850      	ldr	r0, [r2, #4]
 8014902:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014904:	6892      	ldr	r2, [r2, #8]
 8014906:	4611      	mov	r1, r2
 8014908:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 801490a:	687b      	ldr	r3, [r7, #4]
 801490c:	2b00      	cmp	r3, #0
 801490e:	f2c0 80ae 	blt.w	8014a6e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8014912:	68fb      	ldr	r3, [r7, #12]
 8014914:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8014916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014918:	695b      	ldr	r3, [r3, #20]
 801491a:	2b00      	cmp	r3, #0
 801491c:	d004      	beq.n	8014928 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801491e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014920:	3304      	adds	r3, #4
 8014922:	4618      	mov	r0, r3
 8014924:	f7fd fc98 	bl	8012258 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8014928:	463b      	mov	r3, r7
 801492a:	4618      	mov	r0, r3
 801492c:	f7ff ff6a 	bl	8014804 <prvSampleTimeNow>
 8014930:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8014932:	687b      	ldr	r3, [r7, #4]
 8014934:	2b09      	cmp	r3, #9
 8014936:	f200 8097 	bhi.w	8014a68 <prvProcessReceivedCommands+0x1a0>
 801493a:	a201      	add	r2, pc, #4	@ (adr r2, 8014940 <prvProcessReceivedCommands+0x78>)
 801493c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014940:	08014969 	.word	0x08014969
 8014944:	08014969 	.word	0x08014969
 8014948:	08014969 	.word	0x08014969
 801494c:	080149df 	.word	0x080149df
 8014950:	080149f3 	.word	0x080149f3
 8014954:	08014a3f 	.word	0x08014a3f
 8014958:	08014969 	.word	0x08014969
 801495c:	08014969 	.word	0x08014969
 8014960:	080149df 	.word	0x080149df
 8014964:	080149f3 	.word	0x080149f3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8014968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801496a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801496e:	f043 0301 	orr.w	r3, r3, #1
 8014972:	b2da      	uxtb	r2, r3
 8014974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014976:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801497a:	68ba      	ldr	r2, [r7, #8]
 801497c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801497e:	699b      	ldr	r3, [r3, #24]
 8014980:	18d1      	adds	r1, r2, r3
 8014982:	68bb      	ldr	r3, [r7, #8]
 8014984:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014986:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014988:	f7ff ff5c 	bl	8014844 <prvInsertTimerInActiveList>
 801498c:	4603      	mov	r3, r0
 801498e:	2b00      	cmp	r3, #0
 8014990:	d06c      	beq.n	8014a6c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8014992:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014994:	6a1b      	ldr	r3, [r3, #32]
 8014996:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014998:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801499a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801499c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80149a0:	f003 0304 	and.w	r3, r3, #4
 80149a4:	2b00      	cmp	r3, #0
 80149a6:	d061      	beq.n	8014a6c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80149a8:	68ba      	ldr	r2, [r7, #8]
 80149aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80149ac:	699b      	ldr	r3, [r3, #24]
 80149ae:	441a      	add	r2, r3
 80149b0:	2300      	movs	r3, #0
 80149b2:	9300      	str	r3, [sp, #0]
 80149b4:	2300      	movs	r3, #0
 80149b6:	2100      	movs	r1, #0
 80149b8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80149ba:	f7ff fe01 	bl	80145c0 <xTimerGenericCommand>
 80149be:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80149c0:	6a3b      	ldr	r3, [r7, #32]
 80149c2:	2b00      	cmp	r3, #0
 80149c4:	d152      	bne.n	8014a6c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80149c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80149ca:	f383 8811 	msr	BASEPRI, r3
 80149ce:	f3bf 8f6f 	isb	sy
 80149d2:	f3bf 8f4f 	dsb	sy
 80149d6:	61bb      	str	r3, [r7, #24]
}
 80149d8:	bf00      	nop
 80149da:	bf00      	nop
 80149dc:	e7fd      	b.n	80149da <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80149de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80149e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80149e4:	f023 0301 	bic.w	r3, r3, #1
 80149e8:	b2da      	uxtb	r2, r3
 80149ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80149ec:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80149f0:	e03d      	b.n	8014a6e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80149f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80149f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80149f8:	f043 0301 	orr.w	r3, r3, #1
 80149fc:	b2da      	uxtb	r2, r3
 80149fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a00:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8014a04:	68ba      	ldr	r2, [r7, #8]
 8014a06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a08:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8014a0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a0c:	699b      	ldr	r3, [r3, #24]
 8014a0e:	2b00      	cmp	r3, #0
 8014a10:	d10b      	bne.n	8014a2a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8014a12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014a16:	f383 8811 	msr	BASEPRI, r3
 8014a1a:	f3bf 8f6f 	isb	sy
 8014a1e:	f3bf 8f4f 	dsb	sy
 8014a22:	617b      	str	r3, [r7, #20]
}
 8014a24:	bf00      	nop
 8014a26:	bf00      	nop
 8014a28:	e7fd      	b.n	8014a26 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8014a2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a2c:	699a      	ldr	r2, [r3, #24]
 8014a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a30:	18d1      	adds	r1, r2, r3
 8014a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014a36:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014a38:	f7ff ff04 	bl	8014844 <prvInsertTimerInActiveList>
					break;
 8014a3c:	e017      	b.n	8014a6e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8014a3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a40:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014a44:	f003 0302 	and.w	r3, r3, #2
 8014a48:	2b00      	cmp	r3, #0
 8014a4a:	d103      	bne.n	8014a54 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8014a4c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014a4e:	f000 fbeb 	bl	8015228 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8014a52:	e00c      	b.n	8014a6e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8014a54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a56:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014a5a:	f023 0301 	bic.w	r3, r3, #1
 8014a5e:	b2da      	uxtb	r2, r3
 8014a60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a62:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8014a66:	e002      	b.n	8014a6e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8014a68:	bf00      	nop
 8014a6a:	e000      	b.n	8014a6e <prvProcessReceivedCommands+0x1a6>
					break;
 8014a6c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8014a6e:	4b08      	ldr	r3, [pc, #32]	@ (8014a90 <prvProcessReceivedCommands+0x1c8>)
 8014a70:	681b      	ldr	r3, [r3, #0]
 8014a72:	1d39      	adds	r1, r7, #4
 8014a74:	2200      	movs	r2, #0
 8014a76:	4618      	mov	r0, r3
 8014a78:	f7fe f8b4 	bl	8012be4 <xQueueReceive>
 8014a7c:	4603      	mov	r3, r0
 8014a7e:	2b00      	cmp	r3, #0
 8014a80:	f47f af26 	bne.w	80148d0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8014a84:	bf00      	nop
 8014a86:	bf00      	nop
 8014a88:	3730      	adds	r7, #48	@ 0x30
 8014a8a:	46bd      	mov	sp, r7
 8014a8c:	bd80      	pop	{r7, pc}
 8014a8e:	bf00      	nop
 8014a90:	240012b4 	.word	0x240012b4

08014a94 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8014a94:	b580      	push	{r7, lr}
 8014a96:	b088      	sub	sp, #32
 8014a98:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8014a9a:	e049      	b.n	8014b30 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8014a9c:	4b2e      	ldr	r3, [pc, #184]	@ (8014b58 <prvSwitchTimerLists+0xc4>)
 8014a9e:	681b      	ldr	r3, [r3, #0]
 8014aa0:	68db      	ldr	r3, [r3, #12]
 8014aa2:	681b      	ldr	r3, [r3, #0]
 8014aa4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014aa6:	4b2c      	ldr	r3, [pc, #176]	@ (8014b58 <prvSwitchTimerLists+0xc4>)
 8014aa8:	681b      	ldr	r3, [r3, #0]
 8014aaa:	68db      	ldr	r3, [r3, #12]
 8014aac:	68db      	ldr	r3, [r3, #12]
 8014aae:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8014ab0:	68fb      	ldr	r3, [r7, #12]
 8014ab2:	3304      	adds	r3, #4
 8014ab4:	4618      	mov	r0, r3
 8014ab6:	f7fd fbcf 	bl	8012258 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8014aba:	68fb      	ldr	r3, [r7, #12]
 8014abc:	6a1b      	ldr	r3, [r3, #32]
 8014abe:	68f8      	ldr	r0, [r7, #12]
 8014ac0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8014ac2:	68fb      	ldr	r3, [r7, #12]
 8014ac4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014ac8:	f003 0304 	and.w	r3, r3, #4
 8014acc:	2b00      	cmp	r3, #0
 8014ace:	d02f      	beq.n	8014b30 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8014ad0:	68fb      	ldr	r3, [r7, #12]
 8014ad2:	699b      	ldr	r3, [r3, #24]
 8014ad4:	693a      	ldr	r2, [r7, #16]
 8014ad6:	4413      	add	r3, r2
 8014ad8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8014ada:	68ba      	ldr	r2, [r7, #8]
 8014adc:	693b      	ldr	r3, [r7, #16]
 8014ade:	429a      	cmp	r2, r3
 8014ae0:	d90e      	bls.n	8014b00 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8014ae2:	68fb      	ldr	r3, [r7, #12]
 8014ae4:	68ba      	ldr	r2, [r7, #8]
 8014ae6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8014ae8:	68fb      	ldr	r3, [r7, #12]
 8014aea:	68fa      	ldr	r2, [r7, #12]
 8014aec:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8014aee:	4b1a      	ldr	r3, [pc, #104]	@ (8014b58 <prvSwitchTimerLists+0xc4>)
 8014af0:	681a      	ldr	r2, [r3, #0]
 8014af2:	68fb      	ldr	r3, [r7, #12]
 8014af4:	3304      	adds	r3, #4
 8014af6:	4619      	mov	r1, r3
 8014af8:	4610      	mov	r0, r2
 8014afa:	f7fd fb74 	bl	80121e6 <vListInsert>
 8014afe:	e017      	b.n	8014b30 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8014b00:	2300      	movs	r3, #0
 8014b02:	9300      	str	r3, [sp, #0]
 8014b04:	2300      	movs	r3, #0
 8014b06:	693a      	ldr	r2, [r7, #16]
 8014b08:	2100      	movs	r1, #0
 8014b0a:	68f8      	ldr	r0, [r7, #12]
 8014b0c:	f7ff fd58 	bl	80145c0 <xTimerGenericCommand>
 8014b10:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8014b12:	687b      	ldr	r3, [r7, #4]
 8014b14:	2b00      	cmp	r3, #0
 8014b16:	d10b      	bne.n	8014b30 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8014b18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014b1c:	f383 8811 	msr	BASEPRI, r3
 8014b20:	f3bf 8f6f 	isb	sy
 8014b24:	f3bf 8f4f 	dsb	sy
 8014b28:	603b      	str	r3, [r7, #0]
}
 8014b2a:	bf00      	nop
 8014b2c:	bf00      	nop
 8014b2e:	e7fd      	b.n	8014b2c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8014b30:	4b09      	ldr	r3, [pc, #36]	@ (8014b58 <prvSwitchTimerLists+0xc4>)
 8014b32:	681b      	ldr	r3, [r3, #0]
 8014b34:	681b      	ldr	r3, [r3, #0]
 8014b36:	2b00      	cmp	r3, #0
 8014b38:	d1b0      	bne.n	8014a9c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8014b3a:	4b07      	ldr	r3, [pc, #28]	@ (8014b58 <prvSwitchTimerLists+0xc4>)
 8014b3c:	681b      	ldr	r3, [r3, #0]
 8014b3e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8014b40:	4b06      	ldr	r3, [pc, #24]	@ (8014b5c <prvSwitchTimerLists+0xc8>)
 8014b42:	681b      	ldr	r3, [r3, #0]
 8014b44:	4a04      	ldr	r2, [pc, #16]	@ (8014b58 <prvSwitchTimerLists+0xc4>)
 8014b46:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8014b48:	4a04      	ldr	r2, [pc, #16]	@ (8014b5c <prvSwitchTimerLists+0xc8>)
 8014b4a:	697b      	ldr	r3, [r7, #20]
 8014b4c:	6013      	str	r3, [r2, #0]
}
 8014b4e:	bf00      	nop
 8014b50:	3718      	adds	r7, #24
 8014b52:	46bd      	mov	sp, r7
 8014b54:	bd80      	pop	{r7, pc}
 8014b56:	bf00      	nop
 8014b58:	240012ac 	.word	0x240012ac
 8014b5c:	240012b0 	.word	0x240012b0

08014b60 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8014b60:	b580      	push	{r7, lr}
 8014b62:	b082      	sub	sp, #8
 8014b64:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8014b66:	f000 f96f 	bl	8014e48 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8014b6a:	4b15      	ldr	r3, [pc, #84]	@ (8014bc0 <prvCheckForValidListAndQueue+0x60>)
 8014b6c:	681b      	ldr	r3, [r3, #0]
 8014b6e:	2b00      	cmp	r3, #0
 8014b70:	d120      	bne.n	8014bb4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8014b72:	4814      	ldr	r0, [pc, #80]	@ (8014bc4 <prvCheckForValidListAndQueue+0x64>)
 8014b74:	f7fd fae6 	bl	8012144 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8014b78:	4813      	ldr	r0, [pc, #76]	@ (8014bc8 <prvCheckForValidListAndQueue+0x68>)
 8014b7a:	f7fd fae3 	bl	8012144 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8014b7e:	4b13      	ldr	r3, [pc, #76]	@ (8014bcc <prvCheckForValidListAndQueue+0x6c>)
 8014b80:	4a10      	ldr	r2, [pc, #64]	@ (8014bc4 <prvCheckForValidListAndQueue+0x64>)
 8014b82:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8014b84:	4b12      	ldr	r3, [pc, #72]	@ (8014bd0 <prvCheckForValidListAndQueue+0x70>)
 8014b86:	4a10      	ldr	r2, [pc, #64]	@ (8014bc8 <prvCheckForValidListAndQueue+0x68>)
 8014b88:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8014b8a:	2300      	movs	r3, #0
 8014b8c:	9300      	str	r3, [sp, #0]
 8014b8e:	4b11      	ldr	r3, [pc, #68]	@ (8014bd4 <prvCheckForValidListAndQueue+0x74>)
 8014b90:	4a11      	ldr	r2, [pc, #68]	@ (8014bd8 <prvCheckForValidListAndQueue+0x78>)
 8014b92:	2110      	movs	r1, #16
 8014b94:	200a      	movs	r0, #10
 8014b96:	f7fd fbf3 	bl	8012380 <xQueueGenericCreateStatic>
 8014b9a:	4603      	mov	r3, r0
 8014b9c:	4a08      	ldr	r2, [pc, #32]	@ (8014bc0 <prvCheckForValidListAndQueue+0x60>)
 8014b9e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8014ba0:	4b07      	ldr	r3, [pc, #28]	@ (8014bc0 <prvCheckForValidListAndQueue+0x60>)
 8014ba2:	681b      	ldr	r3, [r3, #0]
 8014ba4:	2b00      	cmp	r3, #0
 8014ba6:	d005      	beq.n	8014bb4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8014ba8:	4b05      	ldr	r3, [pc, #20]	@ (8014bc0 <prvCheckForValidListAndQueue+0x60>)
 8014baa:	681b      	ldr	r3, [r3, #0]
 8014bac:	490b      	ldr	r1, [pc, #44]	@ (8014bdc <prvCheckForValidListAndQueue+0x7c>)
 8014bae:	4618      	mov	r0, r3
 8014bb0:	f7fe fbd8 	bl	8013364 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8014bb4:	f000 f97a 	bl	8014eac <vPortExitCritical>
}
 8014bb8:	bf00      	nop
 8014bba:	46bd      	mov	sp, r7
 8014bbc:	bd80      	pop	{r7, pc}
 8014bbe:	bf00      	nop
 8014bc0:	240012b4 	.word	0x240012b4
 8014bc4:	24001284 	.word	0x24001284
 8014bc8:	24001298 	.word	0x24001298
 8014bcc:	240012ac 	.word	0x240012ac
 8014bd0:	240012b0 	.word	0x240012b0
 8014bd4:	24001360 	.word	0x24001360
 8014bd8:	240012c0 	.word	0x240012c0
 8014bdc:	080209e8 	.word	0x080209e8

08014be0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8014be0:	b480      	push	{r7}
 8014be2:	b085      	sub	sp, #20
 8014be4:	af00      	add	r7, sp, #0
 8014be6:	60f8      	str	r0, [r7, #12]
 8014be8:	60b9      	str	r1, [r7, #8]
 8014bea:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8014bec:	68fb      	ldr	r3, [r7, #12]
 8014bee:	3b04      	subs	r3, #4
 8014bf0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8014bf2:	68fb      	ldr	r3, [r7, #12]
 8014bf4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8014bf8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8014bfa:	68fb      	ldr	r3, [r7, #12]
 8014bfc:	3b04      	subs	r3, #4
 8014bfe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8014c00:	68bb      	ldr	r3, [r7, #8]
 8014c02:	f023 0201 	bic.w	r2, r3, #1
 8014c06:	68fb      	ldr	r3, [r7, #12]
 8014c08:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8014c0a:	68fb      	ldr	r3, [r7, #12]
 8014c0c:	3b04      	subs	r3, #4
 8014c0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8014c10:	4a0c      	ldr	r2, [pc, #48]	@ (8014c44 <pxPortInitialiseStack+0x64>)
 8014c12:	68fb      	ldr	r3, [r7, #12]
 8014c14:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8014c16:	68fb      	ldr	r3, [r7, #12]
 8014c18:	3b14      	subs	r3, #20
 8014c1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8014c1c:	687a      	ldr	r2, [r7, #4]
 8014c1e:	68fb      	ldr	r3, [r7, #12]
 8014c20:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8014c22:	68fb      	ldr	r3, [r7, #12]
 8014c24:	3b04      	subs	r3, #4
 8014c26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8014c28:	68fb      	ldr	r3, [r7, #12]
 8014c2a:	f06f 0202 	mvn.w	r2, #2
 8014c2e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8014c30:	68fb      	ldr	r3, [r7, #12]
 8014c32:	3b20      	subs	r3, #32
 8014c34:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8014c36:	68fb      	ldr	r3, [r7, #12]
}
 8014c38:	4618      	mov	r0, r3
 8014c3a:	3714      	adds	r7, #20
 8014c3c:	46bd      	mov	sp, r7
 8014c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c42:	4770      	bx	lr
 8014c44:	08014c49 	.word	0x08014c49

08014c48 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8014c48:	b480      	push	{r7}
 8014c4a:	b085      	sub	sp, #20
 8014c4c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8014c4e:	2300      	movs	r3, #0
 8014c50:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8014c52:	4b13      	ldr	r3, [pc, #76]	@ (8014ca0 <prvTaskExitError+0x58>)
 8014c54:	681b      	ldr	r3, [r3, #0]
 8014c56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014c5a:	d00b      	beq.n	8014c74 <prvTaskExitError+0x2c>
	__asm volatile
 8014c5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014c60:	f383 8811 	msr	BASEPRI, r3
 8014c64:	f3bf 8f6f 	isb	sy
 8014c68:	f3bf 8f4f 	dsb	sy
 8014c6c:	60fb      	str	r3, [r7, #12]
}
 8014c6e:	bf00      	nop
 8014c70:	bf00      	nop
 8014c72:	e7fd      	b.n	8014c70 <prvTaskExitError+0x28>
	__asm volatile
 8014c74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014c78:	f383 8811 	msr	BASEPRI, r3
 8014c7c:	f3bf 8f6f 	isb	sy
 8014c80:	f3bf 8f4f 	dsb	sy
 8014c84:	60bb      	str	r3, [r7, #8]
}
 8014c86:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8014c88:	bf00      	nop
 8014c8a:	687b      	ldr	r3, [r7, #4]
 8014c8c:	2b00      	cmp	r3, #0
 8014c8e:	d0fc      	beq.n	8014c8a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8014c90:	bf00      	nop
 8014c92:	bf00      	nop
 8014c94:	3714      	adds	r7, #20
 8014c96:	46bd      	mov	sp, r7
 8014c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c9c:	4770      	bx	lr
 8014c9e:	bf00      	nop
 8014ca0:	24000028 	.word	0x24000028
	...

08014cb0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8014cb0:	4b07      	ldr	r3, [pc, #28]	@ (8014cd0 <pxCurrentTCBConst2>)
 8014cb2:	6819      	ldr	r1, [r3, #0]
 8014cb4:	6808      	ldr	r0, [r1, #0]
 8014cb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014cba:	f380 8809 	msr	PSP, r0
 8014cbe:	f3bf 8f6f 	isb	sy
 8014cc2:	f04f 0000 	mov.w	r0, #0
 8014cc6:	f380 8811 	msr	BASEPRI, r0
 8014cca:	4770      	bx	lr
 8014ccc:	f3af 8000 	nop.w

08014cd0 <pxCurrentTCBConst2>:
 8014cd0:	24000d84 	.word	0x24000d84
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8014cd4:	bf00      	nop
 8014cd6:	bf00      	nop

08014cd8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8014cd8:	4808      	ldr	r0, [pc, #32]	@ (8014cfc <prvPortStartFirstTask+0x24>)
 8014cda:	6800      	ldr	r0, [r0, #0]
 8014cdc:	6800      	ldr	r0, [r0, #0]
 8014cde:	f380 8808 	msr	MSP, r0
 8014ce2:	f04f 0000 	mov.w	r0, #0
 8014ce6:	f380 8814 	msr	CONTROL, r0
 8014cea:	b662      	cpsie	i
 8014cec:	b661      	cpsie	f
 8014cee:	f3bf 8f4f 	dsb	sy
 8014cf2:	f3bf 8f6f 	isb	sy
 8014cf6:	df00      	svc	0
 8014cf8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8014cfa:	bf00      	nop
 8014cfc:	e000ed08 	.word	0xe000ed08

08014d00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8014d00:	b580      	push	{r7, lr}
 8014d02:	b086      	sub	sp, #24
 8014d04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8014d06:	4b47      	ldr	r3, [pc, #284]	@ (8014e24 <xPortStartScheduler+0x124>)
 8014d08:	681b      	ldr	r3, [r3, #0]
 8014d0a:	4a47      	ldr	r2, [pc, #284]	@ (8014e28 <xPortStartScheduler+0x128>)
 8014d0c:	4293      	cmp	r3, r2
 8014d0e:	d10b      	bne.n	8014d28 <xPortStartScheduler+0x28>
	__asm volatile
 8014d10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014d14:	f383 8811 	msr	BASEPRI, r3
 8014d18:	f3bf 8f6f 	isb	sy
 8014d1c:	f3bf 8f4f 	dsb	sy
 8014d20:	60fb      	str	r3, [r7, #12]
}
 8014d22:	bf00      	nop
 8014d24:	bf00      	nop
 8014d26:	e7fd      	b.n	8014d24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8014d28:	4b3e      	ldr	r3, [pc, #248]	@ (8014e24 <xPortStartScheduler+0x124>)
 8014d2a:	681b      	ldr	r3, [r3, #0]
 8014d2c:	4a3f      	ldr	r2, [pc, #252]	@ (8014e2c <xPortStartScheduler+0x12c>)
 8014d2e:	4293      	cmp	r3, r2
 8014d30:	d10b      	bne.n	8014d4a <xPortStartScheduler+0x4a>
	__asm volatile
 8014d32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014d36:	f383 8811 	msr	BASEPRI, r3
 8014d3a:	f3bf 8f6f 	isb	sy
 8014d3e:	f3bf 8f4f 	dsb	sy
 8014d42:	613b      	str	r3, [r7, #16]
}
 8014d44:	bf00      	nop
 8014d46:	bf00      	nop
 8014d48:	e7fd      	b.n	8014d46 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8014d4a:	4b39      	ldr	r3, [pc, #228]	@ (8014e30 <xPortStartScheduler+0x130>)
 8014d4c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8014d4e:	697b      	ldr	r3, [r7, #20]
 8014d50:	781b      	ldrb	r3, [r3, #0]
 8014d52:	b2db      	uxtb	r3, r3
 8014d54:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8014d56:	697b      	ldr	r3, [r7, #20]
 8014d58:	22ff      	movs	r2, #255	@ 0xff
 8014d5a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8014d5c:	697b      	ldr	r3, [r7, #20]
 8014d5e:	781b      	ldrb	r3, [r3, #0]
 8014d60:	b2db      	uxtb	r3, r3
 8014d62:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8014d64:	78fb      	ldrb	r3, [r7, #3]
 8014d66:	b2db      	uxtb	r3, r3
 8014d68:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8014d6c:	b2da      	uxtb	r2, r3
 8014d6e:	4b31      	ldr	r3, [pc, #196]	@ (8014e34 <xPortStartScheduler+0x134>)
 8014d70:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8014d72:	4b31      	ldr	r3, [pc, #196]	@ (8014e38 <xPortStartScheduler+0x138>)
 8014d74:	2207      	movs	r2, #7
 8014d76:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8014d78:	e009      	b.n	8014d8e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8014d7a:	4b2f      	ldr	r3, [pc, #188]	@ (8014e38 <xPortStartScheduler+0x138>)
 8014d7c:	681b      	ldr	r3, [r3, #0]
 8014d7e:	3b01      	subs	r3, #1
 8014d80:	4a2d      	ldr	r2, [pc, #180]	@ (8014e38 <xPortStartScheduler+0x138>)
 8014d82:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8014d84:	78fb      	ldrb	r3, [r7, #3]
 8014d86:	b2db      	uxtb	r3, r3
 8014d88:	005b      	lsls	r3, r3, #1
 8014d8a:	b2db      	uxtb	r3, r3
 8014d8c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8014d8e:	78fb      	ldrb	r3, [r7, #3]
 8014d90:	b2db      	uxtb	r3, r3
 8014d92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014d96:	2b80      	cmp	r3, #128	@ 0x80
 8014d98:	d0ef      	beq.n	8014d7a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8014d9a:	4b27      	ldr	r3, [pc, #156]	@ (8014e38 <xPortStartScheduler+0x138>)
 8014d9c:	681b      	ldr	r3, [r3, #0]
 8014d9e:	f1c3 0307 	rsb	r3, r3, #7
 8014da2:	2b04      	cmp	r3, #4
 8014da4:	d00b      	beq.n	8014dbe <xPortStartScheduler+0xbe>
	__asm volatile
 8014da6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014daa:	f383 8811 	msr	BASEPRI, r3
 8014dae:	f3bf 8f6f 	isb	sy
 8014db2:	f3bf 8f4f 	dsb	sy
 8014db6:	60bb      	str	r3, [r7, #8]
}
 8014db8:	bf00      	nop
 8014dba:	bf00      	nop
 8014dbc:	e7fd      	b.n	8014dba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8014dbe:	4b1e      	ldr	r3, [pc, #120]	@ (8014e38 <xPortStartScheduler+0x138>)
 8014dc0:	681b      	ldr	r3, [r3, #0]
 8014dc2:	021b      	lsls	r3, r3, #8
 8014dc4:	4a1c      	ldr	r2, [pc, #112]	@ (8014e38 <xPortStartScheduler+0x138>)
 8014dc6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8014dc8:	4b1b      	ldr	r3, [pc, #108]	@ (8014e38 <xPortStartScheduler+0x138>)
 8014dca:	681b      	ldr	r3, [r3, #0]
 8014dcc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8014dd0:	4a19      	ldr	r2, [pc, #100]	@ (8014e38 <xPortStartScheduler+0x138>)
 8014dd2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8014dd4:	687b      	ldr	r3, [r7, #4]
 8014dd6:	b2da      	uxtb	r2, r3
 8014dd8:	697b      	ldr	r3, [r7, #20]
 8014dda:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8014ddc:	4b17      	ldr	r3, [pc, #92]	@ (8014e3c <xPortStartScheduler+0x13c>)
 8014dde:	681b      	ldr	r3, [r3, #0]
 8014de0:	4a16      	ldr	r2, [pc, #88]	@ (8014e3c <xPortStartScheduler+0x13c>)
 8014de2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8014de6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8014de8:	4b14      	ldr	r3, [pc, #80]	@ (8014e3c <xPortStartScheduler+0x13c>)
 8014dea:	681b      	ldr	r3, [r3, #0]
 8014dec:	4a13      	ldr	r2, [pc, #76]	@ (8014e3c <xPortStartScheduler+0x13c>)
 8014dee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8014df2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8014df4:	f000 f8da 	bl	8014fac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8014df8:	4b11      	ldr	r3, [pc, #68]	@ (8014e40 <xPortStartScheduler+0x140>)
 8014dfa:	2200      	movs	r2, #0
 8014dfc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8014dfe:	f000 f8f9 	bl	8014ff4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8014e02:	4b10      	ldr	r3, [pc, #64]	@ (8014e44 <xPortStartScheduler+0x144>)
 8014e04:	681b      	ldr	r3, [r3, #0]
 8014e06:	4a0f      	ldr	r2, [pc, #60]	@ (8014e44 <xPortStartScheduler+0x144>)
 8014e08:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8014e0c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8014e0e:	f7ff ff63 	bl	8014cd8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8014e12:	f7fe ff1b 	bl	8013c4c <vTaskSwitchContext>
	prvTaskExitError();
 8014e16:	f7ff ff17 	bl	8014c48 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8014e1a:	2300      	movs	r3, #0
}
 8014e1c:	4618      	mov	r0, r3
 8014e1e:	3718      	adds	r7, #24
 8014e20:	46bd      	mov	sp, r7
 8014e22:	bd80      	pop	{r7, pc}
 8014e24:	e000ed00 	.word	0xe000ed00
 8014e28:	410fc271 	.word	0x410fc271
 8014e2c:	410fc270 	.word	0x410fc270
 8014e30:	e000e400 	.word	0xe000e400
 8014e34:	240013b0 	.word	0x240013b0
 8014e38:	240013b4 	.word	0x240013b4
 8014e3c:	e000ed20 	.word	0xe000ed20
 8014e40:	24000028 	.word	0x24000028
 8014e44:	e000ef34 	.word	0xe000ef34

08014e48 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8014e48:	b480      	push	{r7}
 8014e4a:	b083      	sub	sp, #12
 8014e4c:	af00      	add	r7, sp, #0
	__asm volatile
 8014e4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014e52:	f383 8811 	msr	BASEPRI, r3
 8014e56:	f3bf 8f6f 	isb	sy
 8014e5a:	f3bf 8f4f 	dsb	sy
 8014e5e:	607b      	str	r3, [r7, #4]
}
 8014e60:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8014e62:	4b10      	ldr	r3, [pc, #64]	@ (8014ea4 <vPortEnterCritical+0x5c>)
 8014e64:	681b      	ldr	r3, [r3, #0]
 8014e66:	3301      	adds	r3, #1
 8014e68:	4a0e      	ldr	r2, [pc, #56]	@ (8014ea4 <vPortEnterCritical+0x5c>)
 8014e6a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8014e6c:	4b0d      	ldr	r3, [pc, #52]	@ (8014ea4 <vPortEnterCritical+0x5c>)
 8014e6e:	681b      	ldr	r3, [r3, #0]
 8014e70:	2b01      	cmp	r3, #1
 8014e72:	d110      	bne.n	8014e96 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8014e74:	4b0c      	ldr	r3, [pc, #48]	@ (8014ea8 <vPortEnterCritical+0x60>)
 8014e76:	681b      	ldr	r3, [r3, #0]
 8014e78:	b2db      	uxtb	r3, r3
 8014e7a:	2b00      	cmp	r3, #0
 8014e7c:	d00b      	beq.n	8014e96 <vPortEnterCritical+0x4e>
	__asm volatile
 8014e7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014e82:	f383 8811 	msr	BASEPRI, r3
 8014e86:	f3bf 8f6f 	isb	sy
 8014e8a:	f3bf 8f4f 	dsb	sy
 8014e8e:	603b      	str	r3, [r7, #0]
}
 8014e90:	bf00      	nop
 8014e92:	bf00      	nop
 8014e94:	e7fd      	b.n	8014e92 <vPortEnterCritical+0x4a>
	}
}
 8014e96:	bf00      	nop
 8014e98:	370c      	adds	r7, #12
 8014e9a:	46bd      	mov	sp, r7
 8014e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ea0:	4770      	bx	lr
 8014ea2:	bf00      	nop
 8014ea4:	24000028 	.word	0x24000028
 8014ea8:	e000ed04 	.word	0xe000ed04

08014eac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8014eac:	b480      	push	{r7}
 8014eae:	b083      	sub	sp, #12
 8014eb0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8014eb2:	4b12      	ldr	r3, [pc, #72]	@ (8014efc <vPortExitCritical+0x50>)
 8014eb4:	681b      	ldr	r3, [r3, #0]
 8014eb6:	2b00      	cmp	r3, #0
 8014eb8:	d10b      	bne.n	8014ed2 <vPortExitCritical+0x26>
	__asm volatile
 8014eba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014ebe:	f383 8811 	msr	BASEPRI, r3
 8014ec2:	f3bf 8f6f 	isb	sy
 8014ec6:	f3bf 8f4f 	dsb	sy
 8014eca:	607b      	str	r3, [r7, #4]
}
 8014ecc:	bf00      	nop
 8014ece:	bf00      	nop
 8014ed0:	e7fd      	b.n	8014ece <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8014ed2:	4b0a      	ldr	r3, [pc, #40]	@ (8014efc <vPortExitCritical+0x50>)
 8014ed4:	681b      	ldr	r3, [r3, #0]
 8014ed6:	3b01      	subs	r3, #1
 8014ed8:	4a08      	ldr	r2, [pc, #32]	@ (8014efc <vPortExitCritical+0x50>)
 8014eda:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8014edc:	4b07      	ldr	r3, [pc, #28]	@ (8014efc <vPortExitCritical+0x50>)
 8014ede:	681b      	ldr	r3, [r3, #0]
 8014ee0:	2b00      	cmp	r3, #0
 8014ee2:	d105      	bne.n	8014ef0 <vPortExitCritical+0x44>
 8014ee4:	2300      	movs	r3, #0
 8014ee6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8014ee8:	683b      	ldr	r3, [r7, #0]
 8014eea:	f383 8811 	msr	BASEPRI, r3
}
 8014eee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8014ef0:	bf00      	nop
 8014ef2:	370c      	adds	r7, #12
 8014ef4:	46bd      	mov	sp, r7
 8014ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014efa:	4770      	bx	lr
 8014efc:	24000028 	.word	0x24000028

08014f00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8014f00:	f3ef 8009 	mrs	r0, PSP
 8014f04:	f3bf 8f6f 	isb	sy
 8014f08:	4b15      	ldr	r3, [pc, #84]	@ (8014f60 <pxCurrentTCBConst>)
 8014f0a:	681a      	ldr	r2, [r3, #0]
 8014f0c:	f01e 0f10 	tst.w	lr, #16
 8014f10:	bf08      	it	eq
 8014f12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8014f16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014f1a:	6010      	str	r0, [r2, #0]
 8014f1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8014f20:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8014f24:	f380 8811 	msr	BASEPRI, r0
 8014f28:	f3bf 8f4f 	dsb	sy
 8014f2c:	f3bf 8f6f 	isb	sy
 8014f30:	f7fe fe8c 	bl	8013c4c <vTaskSwitchContext>
 8014f34:	f04f 0000 	mov.w	r0, #0
 8014f38:	f380 8811 	msr	BASEPRI, r0
 8014f3c:	bc09      	pop	{r0, r3}
 8014f3e:	6819      	ldr	r1, [r3, #0]
 8014f40:	6808      	ldr	r0, [r1, #0]
 8014f42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014f46:	f01e 0f10 	tst.w	lr, #16
 8014f4a:	bf08      	it	eq
 8014f4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8014f50:	f380 8809 	msr	PSP, r0
 8014f54:	f3bf 8f6f 	isb	sy
 8014f58:	4770      	bx	lr
 8014f5a:	bf00      	nop
 8014f5c:	f3af 8000 	nop.w

08014f60 <pxCurrentTCBConst>:
 8014f60:	24000d84 	.word	0x24000d84
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8014f64:	bf00      	nop
 8014f66:	bf00      	nop

08014f68 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8014f68:	b580      	push	{r7, lr}
 8014f6a:	b082      	sub	sp, #8
 8014f6c:	af00      	add	r7, sp, #0
	__asm volatile
 8014f6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014f72:	f383 8811 	msr	BASEPRI, r3
 8014f76:	f3bf 8f6f 	isb	sy
 8014f7a:	f3bf 8f4f 	dsb	sy
 8014f7e:	607b      	str	r3, [r7, #4]
}
 8014f80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8014f82:	f7fe fda9 	bl	8013ad8 <xTaskIncrementTick>
 8014f86:	4603      	mov	r3, r0
 8014f88:	2b00      	cmp	r3, #0
 8014f8a:	d003      	beq.n	8014f94 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8014f8c:	4b06      	ldr	r3, [pc, #24]	@ (8014fa8 <xPortSysTickHandler+0x40>)
 8014f8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014f92:	601a      	str	r2, [r3, #0]
 8014f94:	2300      	movs	r3, #0
 8014f96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8014f98:	683b      	ldr	r3, [r7, #0]
 8014f9a:	f383 8811 	msr	BASEPRI, r3
}
 8014f9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8014fa0:	bf00      	nop
 8014fa2:	3708      	adds	r7, #8
 8014fa4:	46bd      	mov	sp, r7
 8014fa6:	bd80      	pop	{r7, pc}
 8014fa8:	e000ed04 	.word	0xe000ed04

08014fac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8014fac:	b480      	push	{r7}
 8014fae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8014fb0:	4b0b      	ldr	r3, [pc, #44]	@ (8014fe0 <vPortSetupTimerInterrupt+0x34>)
 8014fb2:	2200      	movs	r2, #0
 8014fb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8014fb6:	4b0b      	ldr	r3, [pc, #44]	@ (8014fe4 <vPortSetupTimerInterrupt+0x38>)
 8014fb8:	2200      	movs	r2, #0
 8014fba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8014fbc:	4b0a      	ldr	r3, [pc, #40]	@ (8014fe8 <vPortSetupTimerInterrupt+0x3c>)
 8014fbe:	681b      	ldr	r3, [r3, #0]
 8014fc0:	4a0a      	ldr	r2, [pc, #40]	@ (8014fec <vPortSetupTimerInterrupt+0x40>)
 8014fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8014fc6:	099b      	lsrs	r3, r3, #6
 8014fc8:	4a09      	ldr	r2, [pc, #36]	@ (8014ff0 <vPortSetupTimerInterrupt+0x44>)
 8014fca:	3b01      	subs	r3, #1
 8014fcc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8014fce:	4b04      	ldr	r3, [pc, #16]	@ (8014fe0 <vPortSetupTimerInterrupt+0x34>)
 8014fd0:	2207      	movs	r2, #7
 8014fd2:	601a      	str	r2, [r3, #0]
}
 8014fd4:	bf00      	nop
 8014fd6:	46bd      	mov	sp, r7
 8014fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fdc:	4770      	bx	lr
 8014fde:	bf00      	nop
 8014fe0:	e000e010 	.word	0xe000e010
 8014fe4:	e000e018 	.word	0xe000e018
 8014fe8:	24000000 	.word	0x24000000
 8014fec:	10624dd3 	.word	0x10624dd3
 8014ff0:	e000e014 	.word	0xe000e014

08014ff4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8014ff4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8015004 <vPortEnableVFP+0x10>
 8014ff8:	6801      	ldr	r1, [r0, #0]
 8014ffa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8014ffe:	6001      	str	r1, [r0, #0]
 8015000:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8015002:	bf00      	nop
 8015004:	e000ed88 	.word	0xe000ed88

08015008 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8015008:	b480      	push	{r7}
 801500a:	b085      	sub	sp, #20
 801500c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801500e:	f3ef 8305 	mrs	r3, IPSR
 8015012:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8015014:	68fb      	ldr	r3, [r7, #12]
 8015016:	2b0f      	cmp	r3, #15
 8015018:	d915      	bls.n	8015046 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801501a:	4a18      	ldr	r2, [pc, #96]	@ (801507c <vPortValidateInterruptPriority+0x74>)
 801501c:	68fb      	ldr	r3, [r7, #12]
 801501e:	4413      	add	r3, r2
 8015020:	781b      	ldrb	r3, [r3, #0]
 8015022:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8015024:	4b16      	ldr	r3, [pc, #88]	@ (8015080 <vPortValidateInterruptPriority+0x78>)
 8015026:	781b      	ldrb	r3, [r3, #0]
 8015028:	7afa      	ldrb	r2, [r7, #11]
 801502a:	429a      	cmp	r2, r3
 801502c:	d20b      	bcs.n	8015046 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801502e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015032:	f383 8811 	msr	BASEPRI, r3
 8015036:	f3bf 8f6f 	isb	sy
 801503a:	f3bf 8f4f 	dsb	sy
 801503e:	607b      	str	r3, [r7, #4]
}
 8015040:	bf00      	nop
 8015042:	bf00      	nop
 8015044:	e7fd      	b.n	8015042 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8015046:	4b0f      	ldr	r3, [pc, #60]	@ (8015084 <vPortValidateInterruptPriority+0x7c>)
 8015048:	681b      	ldr	r3, [r3, #0]
 801504a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801504e:	4b0e      	ldr	r3, [pc, #56]	@ (8015088 <vPortValidateInterruptPriority+0x80>)
 8015050:	681b      	ldr	r3, [r3, #0]
 8015052:	429a      	cmp	r2, r3
 8015054:	d90b      	bls.n	801506e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8015056:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801505a:	f383 8811 	msr	BASEPRI, r3
 801505e:	f3bf 8f6f 	isb	sy
 8015062:	f3bf 8f4f 	dsb	sy
 8015066:	603b      	str	r3, [r7, #0]
}
 8015068:	bf00      	nop
 801506a:	bf00      	nop
 801506c:	e7fd      	b.n	801506a <vPortValidateInterruptPriority+0x62>
	}
 801506e:	bf00      	nop
 8015070:	3714      	adds	r7, #20
 8015072:	46bd      	mov	sp, r7
 8015074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015078:	4770      	bx	lr
 801507a:	bf00      	nop
 801507c:	e000e3f0 	.word	0xe000e3f0
 8015080:	240013b0 	.word	0x240013b0
 8015084:	e000ed0c 	.word	0xe000ed0c
 8015088:	240013b4 	.word	0x240013b4

0801508c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801508c:	b580      	push	{r7, lr}
 801508e:	b08a      	sub	sp, #40	@ 0x28
 8015090:	af00      	add	r7, sp, #0
 8015092:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8015094:	2300      	movs	r3, #0
 8015096:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8015098:	f7fe fc50 	bl	801393c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801509c:	4b5c      	ldr	r3, [pc, #368]	@ (8015210 <pvPortMalloc+0x184>)
 801509e:	681b      	ldr	r3, [r3, #0]
 80150a0:	2b00      	cmp	r3, #0
 80150a2:	d101      	bne.n	80150a8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80150a4:	f000 f924 	bl	80152f0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80150a8:	4b5a      	ldr	r3, [pc, #360]	@ (8015214 <pvPortMalloc+0x188>)
 80150aa:	681a      	ldr	r2, [r3, #0]
 80150ac:	687b      	ldr	r3, [r7, #4]
 80150ae:	4013      	ands	r3, r2
 80150b0:	2b00      	cmp	r3, #0
 80150b2:	f040 8095 	bne.w	80151e0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80150b6:	687b      	ldr	r3, [r7, #4]
 80150b8:	2b00      	cmp	r3, #0
 80150ba:	d01e      	beq.n	80150fa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80150bc:	2208      	movs	r2, #8
 80150be:	687b      	ldr	r3, [r7, #4]
 80150c0:	4413      	add	r3, r2
 80150c2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80150c4:	687b      	ldr	r3, [r7, #4]
 80150c6:	f003 0307 	and.w	r3, r3, #7
 80150ca:	2b00      	cmp	r3, #0
 80150cc:	d015      	beq.n	80150fa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80150ce:	687b      	ldr	r3, [r7, #4]
 80150d0:	f023 0307 	bic.w	r3, r3, #7
 80150d4:	3308      	adds	r3, #8
 80150d6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80150d8:	687b      	ldr	r3, [r7, #4]
 80150da:	f003 0307 	and.w	r3, r3, #7
 80150de:	2b00      	cmp	r3, #0
 80150e0:	d00b      	beq.n	80150fa <pvPortMalloc+0x6e>
	__asm volatile
 80150e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80150e6:	f383 8811 	msr	BASEPRI, r3
 80150ea:	f3bf 8f6f 	isb	sy
 80150ee:	f3bf 8f4f 	dsb	sy
 80150f2:	617b      	str	r3, [r7, #20]
}
 80150f4:	bf00      	nop
 80150f6:	bf00      	nop
 80150f8:	e7fd      	b.n	80150f6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80150fa:	687b      	ldr	r3, [r7, #4]
 80150fc:	2b00      	cmp	r3, #0
 80150fe:	d06f      	beq.n	80151e0 <pvPortMalloc+0x154>
 8015100:	4b45      	ldr	r3, [pc, #276]	@ (8015218 <pvPortMalloc+0x18c>)
 8015102:	681b      	ldr	r3, [r3, #0]
 8015104:	687a      	ldr	r2, [r7, #4]
 8015106:	429a      	cmp	r2, r3
 8015108:	d86a      	bhi.n	80151e0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801510a:	4b44      	ldr	r3, [pc, #272]	@ (801521c <pvPortMalloc+0x190>)
 801510c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801510e:	4b43      	ldr	r3, [pc, #268]	@ (801521c <pvPortMalloc+0x190>)
 8015110:	681b      	ldr	r3, [r3, #0]
 8015112:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8015114:	e004      	b.n	8015120 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8015116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015118:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801511a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801511c:	681b      	ldr	r3, [r3, #0]
 801511e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8015120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015122:	685b      	ldr	r3, [r3, #4]
 8015124:	687a      	ldr	r2, [r7, #4]
 8015126:	429a      	cmp	r2, r3
 8015128:	d903      	bls.n	8015132 <pvPortMalloc+0xa6>
 801512a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801512c:	681b      	ldr	r3, [r3, #0]
 801512e:	2b00      	cmp	r3, #0
 8015130:	d1f1      	bne.n	8015116 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8015132:	4b37      	ldr	r3, [pc, #220]	@ (8015210 <pvPortMalloc+0x184>)
 8015134:	681b      	ldr	r3, [r3, #0]
 8015136:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015138:	429a      	cmp	r2, r3
 801513a:	d051      	beq.n	80151e0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801513c:	6a3b      	ldr	r3, [r7, #32]
 801513e:	681b      	ldr	r3, [r3, #0]
 8015140:	2208      	movs	r2, #8
 8015142:	4413      	add	r3, r2
 8015144:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8015146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015148:	681a      	ldr	r2, [r3, #0]
 801514a:	6a3b      	ldr	r3, [r7, #32]
 801514c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801514e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015150:	685a      	ldr	r2, [r3, #4]
 8015152:	687b      	ldr	r3, [r7, #4]
 8015154:	1ad2      	subs	r2, r2, r3
 8015156:	2308      	movs	r3, #8
 8015158:	005b      	lsls	r3, r3, #1
 801515a:	429a      	cmp	r2, r3
 801515c:	d920      	bls.n	80151a0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801515e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015160:	687b      	ldr	r3, [r7, #4]
 8015162:	4413      	add	r3, r2
 8015164:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8015166:	69bb      	ldr	r3, [r7, #24]
 8015168:	f003 0307 	and.w	r3, r3, #7
 801516c:	2b00      	cmp	r3, #0
 801516e:	d00b      	beq.n	8015188 <pvPortMalloc+0xfc>
	__asm volatile
 8015170:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015174:	f383 8811 	msr	BASEPRI, r3
 8015178:	f3bf 8f6f 	isb	sy
 801517c:	f3bf 8f4f 	dsb	sy
 8015180:	613b      	str	r3, [r7, #16]
}
 8015182:	bf00      	nop
 8015184:	bf00      	nop
 8015186:	e7fd      	b.n	8015184 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8015188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801518a:	685a      	ldr	r2, [r3, #4]
 801518c:	687b      	ldr	r3, [r7, #4]
 801518e:	1ad2      	subs	r2, r2, r3
 8015190:	69bb      	ldr	r3, [r7, #24]
 8015192:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8015194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015196:	687a      	ldr	r2, [r7, #4]
 8015198:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801519a:	69b8      	ldr	r0, [r7, #24]
 801519c:	f000 f90a 	bl	80153b4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80151a0:	4b1d      	ldr	r3, [pc, #116]	@ (8015218 <pvPortMalloc+0x18c>)
 80151a2:	681a      	ldr	r2, [r3, #0]
 80151a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80151a6:	685b      	ldr	r3, [r3, #4]
 80151a8:	1ad3      	subs	r3, r2, r3
 80151aa:	4a1b      	ldr	r2, [pc, #108]	@ (8015218 <pvPortMalloc+0x18c>)
 80151ac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80151ae:	4b1a      	ldr	r3, [pc, #104]	@ (8015218 <pvPortMalloc+0x18c>)
 80151b0:	681a      	ldr	r2, [r3, #0]
 80151b2:	4b1b      	ldr	r3, [pc, #108]	@ (8015220 <pvPortMalloc+0x194>)
 80151b4:	681b      	ldr	r3, [r3, #0]
 80151b6:	429a      	cmp	r2, r3
 80151b8:	d203      	bcs.n	80151c2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80151ba:	4b17      	ldr	r3, [pc, #92]	@ (8015218 <pvPortMalloc+0x18c>)
 80151bc:	681b      	ldr	r3, [r3, #0]
 80151be:	4a18      	ldr	r2, [pc, #96]	@ (8015220 <pvPortMalloc+0x194>)
 80151c0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80151c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80151c4:	685a      	ldr	r2, [r3, #4]
 80151c6:	4b13      	ldr	r3, [pc, #76]	@ (8015214 <pvPortMalloc+0x188>)
 80151c8:	681b      	ldr	r3, [r3, #0]
 80151ca:	431a      	orrs	r2, r3
 80151cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80151ce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80151d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80151d2:	2200      	movs	r2, #0
 80151d4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80151d6:	4b13      	ldr	r3, [pc, #76]	@ (8015224 <pvPortMalloc+0x198>)
 80151d8:	681b      	ldr	r3, [r3, #0]
 80151da:	3301      	adds	r3, #1
 80151dc:	4a11      	ldr	r2, [pc, #68]	@ (8015224 <pvPortMalloc+0x198>)
 80151de:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80151e0:	f7fe fbba 	bl	8013958 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80151e4:	69fb      	ldr	r3, [r7, #28]
 80151e6:	f003 0307 	and.w	r3, r3, #7
 80151ea:	2b00      	cmp	r3, #0
 80151ec:	d00b      	beq.n	8015206 <pvPortMalloc+0x17a>
	__asm volatile
 80151ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80151f2:	f383 8811 	msr	BASEPRI, r3
 80151f6:	f3bf 8f6f 	isb	sy
 80151fa:	f3bf 8f4f 	dsb	sy
 80151fe:	60fb      	str	r3, [r7, #12]
}
 8015200:	bf00      	nop
 8015202:	bf00      	nop
 8015204:	e7fd      	b.n	8015202 <pvPortMalloc+0x176>
	return pvReturn;
 8015206:	69fb      	ldr	r3, [r7, #28]
}
 8015208:	4618      	mov	r0, r3
 801520a:	3728      	adds	r7, #40	@ 0x28
 801520c:	46bd      	mov	sp, r7
 801520e:	bd80      	pop	{r7, pc}
 8015210:	240113c0 	.word	0x240113c0
 8015214:	240113d4 	.word	0x240113d4
 8015218:	240113c4 	.word	0x240113c4
 801521c:	240113b8 	.word	0x240113b8
 8015220:	240113c8 	.word	0x240113c8
 8015224:	240113cc 	.word	0x240113cc

08015228 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8015228:	b580      	push	{r7, lr}
 801522a:	b086      	sub	sp, #24
 801522c:	af00      	add	r7, sp, #0
 801522e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8015230:	687b      	ldr	r3, [r7, #4]
 8015232:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8015234:	687b      	ldr	r3, [r7, #4]
 8015236:	2b00      	cmp	r3, #0
 8015238:	d04f      	beq.n	80152da <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801523a:	2308      	movs	r3, #8
 801523c:	425b      	negs	r3, r3
 801523e:	697a      	ldr	r2, [r7, #20]
 8015240:	4413      	add	r3, r2
 8015242:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8015244:	697b      	ldr	r3, [r7, #20]
 8015246:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8015248:	693b      	ldr	r3, [r7, #16]
 801524a:	685a      	ldr	r2, [r3, #4]
 801524c:	4b25      	ldr	r3, [pc, #148]	@ (80152e4 <vPortFree+0xbc>)
 801524e:	681b      	ldr	r3, [r3, #0]
 8015250:	4013      	ands	r3, r2
 8015252:	2b00      	cmp	r3, #0
 8015254:	d10b      	bne.n	801526e <vPortFree+0x46>
	__asm volatile
 8015256:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801525a:	f383 8811 	msr	BASEPRI, r3
 801525e:	f3bf 8f6f 	isb	sy
 8015262:	f3bf 8f4f 	dsb	sy
 8015266:	60fb      	str	r3, [r7, #12]
}
 8015268:	bf00      	nop
 801526a:	bf00      	nop
 801526c:	e7fd      	b.n	801526a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801526e:	693b      	ldr	r3, [r7, #16]
 8015270:	681b      	ldr	r3, [r3, #0]
 8015272:	2b00      	cmp	r3, #0
 8015274:	d00b      	beq.n	801528e <vPortFree+0x66>
	__asm volatile
 8015276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801527a:	f383 8811 	msr	BASEPRI, r3
 801527e:	f3bf 8f6f 	isb	sy
 8015282:	f3bf 8f4f 	dsb	sy
 8015286:	60bb      	str	r3, [r7, #8]
}
 8015288:	bf00      	nop
 801528a:	bf00      	nop
 801528c:	e7fd      	b.n	801528a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801528e:	693b      	ldr	r3, [r7, #16]
 8015290:	685a      	ldr	r2, [r3, #4]
 8015292:	4b14      	ldr	r3, [pc, #80]	@ (80152e4 <vPortFree+0xbc>)
 8015294:	681b      	ldr	r3, [r3, #0]
 8015296:	4013      	ands	r3, r2
 8015298:	2b00      	cmp	r3, #0
 801529a:	d01e      	beq.n	80152da <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801529c:	693b      	ldr	r3, [r7, #16]
 801529e:	681b      	ldr	r3, [r3, #0]
 80152a0:	2b00      	cmp	r3, #0
 80152a2:	d11a      	bne.n	80152da <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80152a4:	693b      	ldr	r3, [r7, #16]
 80152a6:	685a      	ldr	r2, [r3, #4]
 80152a8:	4b0e      	ldr	r3, [pc, #56]	@ (80152e4 <vPortFree+0xbc>)
 80152aa:	681b      	ldr	r3, [r3, #0]
 80152ac:	43db      	mvns	r3, r3
 80152ae:	401a      	ands	r2, r3
 80152b0:	693b      	ldr	r3, [r7, #16]
 80152b2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80152b4:	f7fe fb42 	bl	801393c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80152b8:	693b      	ldr	r3, [r7, #16]
 80152ba:	685a      	ldr	r2, [r3, #4]
 80152bc:	4b0a      	ldr	r3, [pc, #40]	@ (80152e8 <vPortFree+0xc0>)
 80152be:	681b      	ldr	r3, [r3, #0]
 80152c0:	4413      	add	r3, r2
 80152c2:	4a09      	ldr	r2, [pc, #36]	@ (80152e8 <vPortFree+0xc0>)
 80152c4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80152c6:	6938      	ldr	r0, [r7, #16]
 80152c8:	f000 f874 	bl	80153b4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80152cc:	4b07      	ldr	r3, [pc, #28]	@ (80152ec <vPortFree+0xc4>)
 80152ce:	681b      	ldr	r3, [r3, #0]
 80152d0:	3301      	adds	r3, #1
 80152d2:	4a06      	ldr	r2, [pc, #24]	@ (80152ec <vPortFree+0xc4>)
 80152d4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80152d6:	f7fe fb3f 	bl	8013958 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80152da:	bf00      	nop
 80152dc:	3718      	adds	r7, #24
 80152de:	46bd      	mov	sp, r7
 80152e0:	bd80      	pop	{r7, pc}
 80152e2:	bf00      	nop
 80152e4:	240113d4 	.word	0x240113d4
 80152e8:	240113c4 	.word	0x240113c4
 80152ec:	240113d0 	.word	0x240113d0

080152f0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80152f0:	b480      	push	{r7}
 80152f2:	b085      	sub	sp, #20
 80152f4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80152f6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80152fa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80152fc:	4b27      	ldr	r3, [pc, #156]	@ (801539c <prvHeapInit+0xac>)
 80152fe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8015300:	68fb      	ldr	r3, [r7, #12]
 8015302:	f003 0307 	and.w	r3, r3, #7
 8015306:	2b00      	cmp	r3, #0
 8015308:	d00c      	beq.n	8015324 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801530a:	68fb      	ldr	r3, [r7, #12]
 801530c:	3307      	adds	r3, #7
 801530e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8015310:	68fb      	ldr	r3, [r7, #12]
 8015312:	f023 0307 	bic.w	r3, r3, #7
 8015316:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8015318:	68ba      	ldr	r2, [r7, #8]
 801531a:	68fb      	ldr	r3, [r7, #12]
 801531c:	1ad3      	subs	r3, r2, r3
 801531e:	4a1f      	ldr	r2, [pc, #124]	@ (801539c <prvHeapInit+0xac>)
 8015320:	4413      	add	r3, r2
 8015322:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8015324:	68fb      	ldr	r3, [r7, #12]
 8015326:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8015328:	4a1d      	ldr	r2, [pc, #116]	@ (80153a0 <prvHeapInit+0xb0>)
 801532a:	687b      	ldr	r3, [r7, #4]
 801532c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801532e:	4b1c      	ldr	r3, [pc, #112]	@ (80153a0 <prvHeapInit+0xb0>)
 8015330:	2200      	movs	r2, #0
 8015332:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8015334:	687b      	ldr	r3, [r7, #4]
 8015336:	68ba      	ldr	r2, [r7, #8]
 8015338:	4413      	add	r3, r2
 801533a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801533c:	2208      	movs	r2, #8
 801533e:	68fb      	ldr	r3, [r7, #12]
 8015340:	1a9b      	subs	r3, r3, r2
 8015342:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8015344:	68fb      	ldr	r3, [r7, #12]
 8015346:	f023 0307 	bic.w	r3, r3, #7
 801534a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801534c:	68fb      	ldr	r3, [r7, #12]
 801534e:	4a15      	ldr	r2, [pc, #84]	@ (80153a4 <prvHeapInit+0xb4>)
 8015350:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8015352:	4b14      	ldr	r3, [pc, #80]	@ (80153a4 <prvHeapInit+0xb4>)
 8015354:	681b      	ldr	r3, [r3, #0]
 8015356:	2200      	movs	r2, #0
 8015358:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801535a:	4b12      	ldr	r3, [pc, #72]	@ (80153a4 <prvHeapInit+0xb4>)
 801535c:	681b      	ldr	r3, [r3, #0]
 801535e:	2200      	movs	r2, #0
 8015360:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8015362:	687b      	ldr	r3, [r7, #4]
 8015364:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8015366:	683b      	ldr	r3, [r7, #0]
 8015368:	68fa      	ldr	r2, [r7, #12]
 801536a:	1ad2      	subs	r2, r2, r3
 801536c:	683b      	ldr	r3, [r7, #0]
 801536e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8015370:	4b0c      	ldr	r3, [pc, #48]	@ (80153a4 <prvHeapInit+0xb4>)
 8015372:	681a      	ldr	r2, [r3, #0]
 8015374:	683b      	ldr	r3, [r7, #0]
 8015376:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8015378:	683b      	ldr	r3, [r7, #0]
 801537a:	685b      	ldr	r3, [r3, #4]
 801537c:	4a0a      	ldr	r2, [pc, #40]	@ (80153a8 <prvHeapInit+0xb8>)
 801537e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8015380:	683b      	ldr	r3, [r7, #0]
 8015382:	685b      	ldr	r3, [r3, #4]
 8015384:	4a09      	ldr	r2, [pc, #36]	@ (80153ac <prvHeapInit+0xbc>)
 8015386:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8015388:	4b09      	ldr	r3, [pc, #36]	@ (80153b0 <prvHeapInit+0xc0>)
 801538a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801538e:	601a      	str	r2, [r3, #0]
}
 8015390:	bf00      	nop
 8015392:	3714      	adds	r7, #20
 8015394:	46bd      	mov	sp, r7
 8015396:	f85d 7b04 	ldr.w	r7, [sp], #4
 801539a:	4770      	bx	lr
 801539c:	240013b8 	.word	0x240013b8
 80153a0:	240113b8 	.word	0x240113b8
 80153a4:	240113c0 	.word	0x240113c0
 80153a8:	240113c8 	.word	0x240113c8
 80153ac:	240113c4 	.word	0x240113c4
 80153b0:	240113d4 	.word	0x240113d4

080153b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80153b4:	b480      	push	{r7}
 80153b6:	b085      	sub	sp, #20
 80153b8:	af00      	add	r7, sp, #0
 80153ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80153bc:	4b28      	ldr	r3, [pc, #160]	@ (8015460 <prvInsertBlockIntoFreeList+0xac>)
 80153be:	60fb      	str	r3, [r7, #12]
 80153c0:	e002      	b.n	80153c8 <prvInsertBlockIntoFreeList+0x14>
 80153c2:	68fb      	ldr	r3, [r7, #12]
 80153c4:	681b      	ldr	r3, [r3, #0]
 80153c6:	60fb      	str	r3, [r7, #12]
 80153c8:	68fb      	ldr	r3, [r7, #12]
 80153ca:	681b      	ldr	r3, [r3, #0]
 80153cc:	687a      	ldr	r2, [r7, #4]
 80153ce:	429a      	cmp	r2, r3
 80153d0:	d8f7      	bhi.n	80153c2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80153d2:	68fb      	ldr	r3, [r7, #12]
 80153d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80153d6:	68fb      	ldr	r3, [r7, #12]
 80153d8:	685b      	ldr	r3, [r3, #4]
 80153da:	68ba      	ldr	r2, [r7, #8]
 80153dc:	4413      	add	r3, r2
 80153de:	687a      	ldr	r2, [r7, #4]
 80153e0:	429a      	cmp	r2, r3
 80153e2:	d108      	bne.n	80153f6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80153e4:	68fb      	ldr	r3, [r7, #12]
 80153e6:	685a      	ldr	r2, [r3, #4]
 80153e8:	687b      	ldr	r3, [r7, #4]
 80153ea:	685b      	ldr	r3, [r3, #4]
 80153ec:	441a      	add	r2, r3
 80153ee:	68fb      	ldr	r3, [r7, #12]
 80153f0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80153f2:	68fb      	ldr	r3, [r7, #12]
 80153f4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80153f6:	687b      	ldr	r3, [r7, #4]
 80153f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80153fa:	687b      	ldr	r3, [r7, #4]
 80153fc:	685b      	ldr	r3, [r3, #4]
 80153fe:	68ba      	ldr	r2, [r7, #8]
 8015400:	441a      	add	r2, r3
 8015402:	68fb      	ldr	r3, [r7, #12]
 8015404:	681b      	ldr	r3, [r3, #0]
 8015406:	429a      	cmp	r2, r3
 8015408:	d118      	bne.n	801543c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801540a:	68fb      	ldr	r3, [r7, #12]
 801540c:	681a      	ldr	r2, [r3, #0]
 801540e:	4b15      	ldr	r3, [pc, #84]	@ (8015464 <prvInsertBlockIntoFreeList+0xb0>)
 8015410:	681b      	ldr	r3, [r3, #0]
 8015412:	429a      	cmp	r2, r3
 8015414:	d00d      	beq.n	8015432 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8015416:	687b      	ldr	r3, [r7, #4]
 8015418:	685a      	ldr	r2, [r3, #4]
 801541a:	68fb      	ldr	r3, [r7, #12]
 801541c:	681b      	ldr	r3, [r3, #0]
 801541e:	685b      	ldr	r3, [r3, #4]
 8015420:	441a      	add	r2, r3
 8015422:	687b      	ldr	r3, [r7, #4]
 8015424:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8015426:	68fb      	ldr	r3, [r7, #12]
 8015428:	681b      	ldr	r3, [r3, #0]
 801542a:	681a      	ldr	r2, [r3, #0]
 801542c:	687b      	ldr	r3, [r7, #4]
 801542e:	601a      	str	r2, [r3, #0]
 8015430:	e008      	b.n	8015444 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8015432:	4b0c      	ldr	r3, [pc, #48]	@ (8015464 <prvInsertBlockIntoFreeList+0xb0>)
 8015434:	681a      	ldr	r2, [r3, #0]
 8015436:	687b      	ldr	r3, [r7, #4]
 8015438:	601a      	str	r2, [r3, #0]
 801543a:	e003      	b.n	8015444 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801543c:	68fb      	ldr	r3, [r7, #12]
 801543e:	681a      	ldr	r2, [r3, #0]
 8015440:	687b      	ldr	r3, [r7, #4]
 8015442:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8015444:	68fa      	ldr	r2, [r7, #12]
 8015446:	687b      	ldr	r3, [r7, #4]
 8015448:	429a      	cmp	r2, r3
 801544a:	d002      	beq.n	8015452 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801544c:	68fb      	ldr	r3, [r7, #12]
 801544e:	687a      	ldr	r2, [r7, #4]
 8015450:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8015452:	bf00      	nop
 8015454:	3714      	adds	r7, #20
 8015456:	46bd      	mov	sp, r7
 8015458:	f85d 7b04 	ldr.w	r7, [sp], #4
 801545c:	4770      	bx	lr
 801545e:	bf00      	nop
 8015460:	240113b8 	.word	0x240113b8
 8015464:	240113c0 	.word	0x240113c0

08015468 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 8015468:	b580      	push	{r7, lr}
 801546a:	b084      	sub	sp, #16
 801546c:	af00      	add	r7, sp, #0
 801546e:	6078      	str	r0, [r7, #4]
 8015470:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 8015472:	f006 ff45 	bl	801c300 <sys_timeouts_sleeptime>
 8015476:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8015478:	68fb      	ldr	r3, [r7, #12]
 801547a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801547e:	d10b      	bne.n	8015498 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 8015480:	4813      	ldr	r0, [pc, #76]	@ (80154d0 <tcpip_timeouts_mbox_fetch+0x68>)
 8015482:	f009 ff2a 	bl	801f2da <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 8015486:	2200      	movs	r2, #0
 8015488:	6839      	ldr	r1, [r7, #0]
 801548a:	6878      	ldr	r0, [r7, #4]
 801548c:	f009 feb2 	bl	801f1f4 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8015490:	480f      	ldr	r0, [pc, #60]	@ (80154d0 <tcpip_timeouts_mbox_fetch+0x68>)
 8015492:	f009 ff13 	bl	801f2bc <sys_mutex_lock>
    return;
 8015496:	e018      	b.n	80154ca <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 8015498:	68fb      	ldr	r3, [r7, #12]
 801549a:	2b00      	cmp	r3, #0
 801549c:	d102      	bne.n	80154a4 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 801549e:	f006 fef5 	bl	801c28c <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 80154a2:	e7e6      	b.n	8015472 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 80154a4:	480a      	ldr	r0, [pc, #40]	@ (80154d0 <tcpip_timeouts_mbox_fetch+0x68>)
 80154a6:	f009 ff18 	bl	801f2da <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 80154aa:	68fa      	ldr	r2, [r7, #12]
 80154ac:	6839      	ldr	r1, [r7, #0]
 80154ae:	6878      	ldr	r0, [r7, #4]
 80154b0:	f009 fea0 	bl	801f1f4 <sys_arch_mbox_fetch>
 80154b4:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 80154b6:	4806      	ldr	r0, [pc, #24]	@ (80154d0 <tcpip_timeouts_mbox_fetch+0x68>)
 80154b8:	f009 ff00 	bl	801f2bc <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 80154bc:	68bb      	ldr	r3, [r7, #8]
 80154be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80154c2:	d102      	bne.n	80154ca <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 80154c4:	f006 fee2 	bl	801c28c <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 80154c8:	e7d3      	b.n	8015472 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 80154ca:	3710      	adds	r7, #16
 80154cc:	46bd      	mov	sp, r7
 80154ce:	bd80      	pop	{r7, pc}
 80154d0:	240113e4 	.word	0x240113e4

080154d4 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 80154d4:	b580      	push	{r7, lr}
 80154d6:	b084      	sub	sp, #16
 80154d8:	af00      	add	r7, sp, #0
 80154da:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 80154dc:	4810      	ldr	r0, [pc, #64]	@ (8015520 <tcpip_thread+0x4c>)
 80154de:	f009 feed 	bl	801f2bc <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 80154e2:	4b10      	ldr	r3, [pc, #64]	@ (8015524 <tcpip_thread+0x50>)
 80154e4:	681b      	ldr	r3, [r3, #0]
 80154e6:	2b00      	cmp	r3, #0
 80154e8:	d005      	beq.n	80154f6 <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 80154ea:	4b0e      	ldr	r3, [pc, #56]	@ (8015524 <tcpip_thread+0x50>)
 80154ec:	681b      	ldr	r3, [r3, #0]
 80154ee:	4a0e      	ldr	r2, [pc, #56]	@ (8015528 <tcpip_thread+0x54>)
 80154f0:	6812      	ldr	r2, [r2, #0]
 80154f2:	4610      	mov	r0, r2
 80154f4:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 80154f6:	f107 030c 	add.w	r3, r7, #12
 80154fa:	4619      	mov	r1, r3
 80154fc:	480b      	ldr	r0, [pc, #44]	@ (801552c <tcpip_thread+0x58>)
 80154fe:	f7ff ffb3 	bl	8015468 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 8015502:	68fb      	ldr	r3, [r7, #12]
 8015504:	2b00      	cmp	r3, #0
 8015506:	d106      	bne.n	8015516 <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8015508:	4b09      	ldr	r3, [pc, #36]	@ (8015530 <tcpip_thread+0x5c>)
 801550a:	2291      	movs	r2, #145	@ 0x91
 801550c:	4909      	ldr	r1, [pc, #36]	@ (8015534 <tcpip_thread+0x60>)
 801550e:	480a      	ldr	r0, [pc, #40]	@ (8015538 <tcpip_thread+0x64>)
 8015510:	f00a f8ec 	bl	801f6ec <iprintf>
      continue;
 8015514:	e003      	b.n	801551e <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 8015516:	68fb      	ldr	r3, [r7, #12]
 8015518:	4618      	mov	r0, r3
 801551a:	f000 f80f 	bl	801553c <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 801551e:	e7ea      	b.n	80154f6 <tcpip_thread+0x22>
 8015520:	240113e4 	.word	0x240113e4
 8015524:	240113d8 	.word	0x240113d8
 8015528:	240113dc 	.word	0x240113dc
 801552c:	240113e0 	.word	0x240113e0
 8015530:	080209f0 	.word	0x080209f0
 8015534:	08020a20 	.word	0x08020a20
 8015538:	08020a40 	.word	0x08020a40

0801553c <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 801553c:	b580      	push	{r7, lr}
 801553e:	b082      	sub	sp, #8
 8015540:	af00      	add	r7, sp, #0
 8015542:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 8015544:	687b      	ldr	r3, [r7, #4]
 8015546:	781b      	ldrb	r3, [r3, #0]
 8015548:	2b02      	cmp	r3, #2
 801554a:	d026      	beq.n	801559a <tcpip_thread_handle_msg+0x5e>
 801554c:	2b02      	cmp	r3, #2
 801554e:	dc2b      	bgt.n	80155a8 <tcpip_thread_handle_msg+0x6c>
 8015550:	2b00      	cmp	r3, #0
 8015552:	d002      	beq.n	801555a <tcpip_thread_handle_msg+0x1e>
 8015554:	2b01      	cmp	r3, #1
 8015556:	d015      	beq.n	8015584 <tcpip_thread_handle_msg+0x48>
 8015558:	e026      	b.n	80155a8 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 801555a:	687b      	ldr	r3, [r7, #4]
 801555c:	68db      	ldr	r3, [r3, #12]
 801555e:	687a      	ldr	r2, [r7, #4]
 8015560:	6850      	ldr	r0, [r2, #4]
 8015562:	687a      	ldr	r2, [r7, #4]
 8015564:	6892      	ldr	r2, [r2, #8]
 8015566:	4611      	mov	r1, r2
 8015568:	4798      	blx	r3
 801556a:	4603      	mov	r3, r0
 801556c:	2b00      	cmp	r3, #0
 801556e:	d004      	beq.n	801557a <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 8015570:	687b      	ldr	r3, [r7, #4]
 8015572:	685b      	ldr	r3, [r3, #4]
 8015574:	4618      	mov	r0, r3
 8015576:	f001 f97f 	bl	8016878 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 801557a:	6879      	ldr	r1, [r7, #4]
 801557c:	2009      	movs	r0, #9
 801557e:	f000 fad9 	bl	8015b34 <memp_free>
      break;
 8015582:	e018      	b.n	80155b6 <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8015584:	687b      	ldr	r3, [r7, #4]
 8015586:	685b      	ldr	r3, [r3, #4]
 8015588:	687a      	ldr	r2, [r7, #4]
 801558a:	6892      	ldr	r2, [r2, #8]
 801558c:	4610      	mov	r0, r2
 801558e:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8015590:	6879      	ldr	r1, [r7, #4]
 8015592:	2008      	movs	r0, #8
 8015594:	f000 face 	bl	8015b34 <memp_free>
      break;
 8015598:	e00d      	b.n	80155b6 <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 801559a:	687b      	ldr	r3, [r7, #4]
 801559c:	685b      	ldr	r3, [r3, #4]
 801559e:	687a      	ldr	r2, [r7, #4]
 80155a0:	6892      	ldr	r2, [r2, #8]
 80155a2:	4610      	mov	r0, r2
 80155a4:	4798      	blx	r3
      break;
 80155a6:	e006      	b.n	80155b6 <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 80155a8:	4b05      	ldr	r3, [pc, #20]	@ (80155c0 <tcpip_thread_handle_msg+0x84>)
 80155aa:	22cf      	movs	r2, #207	@ 0xcf
 80155ac:	4905      	ldr	r1, [pc, #20]	@ (80155c4 <tcpip_thread_handle_msg+0x88>)
 80155ae:	4806      	ldr	r0, [pc, #24]	@ (80155c8 <tcpip_thread_handle_msg+0x8c>)
 80155b0:	f00a f89c 	bl	801f6ec <iprintf>
      break;
 80155b4:	bf00      	nop
  }
}
 80155b6:	bf00      	nop
 80155b8:	3708      	adds	r7, #8
 80155ba:	46bd      	mov	sp, r7
 80155bc:	bd80      	pop	{r7, pc}
 80155be:	bf00      	nop
 80155c0:	080209f0 	.word	0x080209f0
 80155c4:	08020a20 	.word	0x08020a20
 80155c8:	08020a40 	.word	0x08020a40

080155cc <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 80155cc:	b580      	push	{r7, lr}
 80155ce:	b086      	sub	sp, #24
 80155d0:	af00      	add	r7, sp, #0
 80155d2:	60f8      	str	r0, [r7, #12]
 80155d4:	60b9      	str	r1, [r7, #8]
 80155d6:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 80155d8:	481a      	ldr	r0, [pc, #104]	@ (8015644 <tcpip_inpkt+0x78>)
 80155da:	f009 fe3c 	bl	801f256 <sys_mbox_valid>
 80155de:	4603      	mov	r3, r0
 80155e0:	2b00      	cmp	r3, #0
 80155e2:	d105      	bne.n	80155f0 <tcpip_inpkt+0x24>
 80155e4:	4b18      	ldr	r3, [pc, #96]	@ (8015648 <tcpip_inpkt+0x7c>)
 80155e6:	22fc      	movs	r2, #252	@ 0xfc
 80155e8:	4918      	ldr	r1, [pc, #96]	@ (801564c <tcpip_inpkt+0x80>)
 80155ea:	4819      	ldr	r0, [pc, #100]	@ (8015650 <tcpip_inpkt+0x84>)
 80155ec:	f00a f87e 	bl	801f6ec <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 80155f0:	2009      	movs	r0, #9
 80155f2:	f000 fa29 	bl	8015a48 <memp_malloc>
 80155f6:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 80155f8:	697b      	ldr	r3, [r7, #20]
 80155fa:	2b00      	cmp	r3, #0
 80155fc:	d102      	bne.n	8015604 <tcpip_inpkt+0x38>
    return ERR_MEM;
 80155fe:	f04f 33ff 	mov.w	r3, #4294967295
 8015602:	e01a      	b.n	801563a <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 8015604:	697b      	ldr	r3, [r7, #20]
 8015606:	2200      	movs	r2, #0
 8015608:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 801560a:	697b      	ldr	r3, [r7, #20]
 801560c:	68fa      	ldr	r2, [r7, #12]
 801560e:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 8015610:	697b      	ldr	r3, [r7, #20]
 8015612:	68ba      	ldr	r2, [r7, #8]
 8015614:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 8015616:	697b      	ldr	r3, [r7, #20]
 8015618:	687a      	ldr	r2, [r7, #4]
 801561a:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 801561c:	6979      	ldr	r1, [r7, #20]
 801561e:	4809      	ldr	r0, [pc, #36]	@ (8015644 <tcpip_inpkt+0x78>)
 8015620:	f009 fdce 	bl	801f1c0 <sys_mbox_trypost>
 8015624:	4603      	mov	r3, r0
 8015626:	2b00      	cmp	r3, #0
 8015628:	d006      	beq.n	8015638 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 801562a:	6979      	ldr	r1, [r7, #20]
 801562c:	2009      	movs	r0, #9
 801562e:	f000 fa81 	bl	8015b34 <memp_free>
    return ERR_MEM;
 8015632:	f04f 33ff 	mov.w	r3, #4294967295
 8015636:	e000      	b.n	801563a <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 8015638:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 801563a:	4618      	mov	r0, r3
 801563c:	3718      	adds	r7, #24
 801563e:	46bd      	mov	sp, r7
 8015640:	bd80      	pop	{r7, pc}
 8015642:	bf00      	nop
 8015644:	240113e0 	.word	0x240113e0
 8015648:	080209f0 	.word	0x080209f0
 801564c:	08020a68 	.word	0x08020a68
 8015650:	08020a40 	.word	0x08020a40

08015654 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 8015654:	b580      	push	{r7, lr}
 8015656:	b082      	sub	sp, #8
 8015658:	af00      	add	r7, sp, #0
 801565a:	6078      	str	r0, [r7, #4]
 801565c:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 801565e:	683b      	ldr	r3, [r7, #0]
 8015660:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8015664:	f003 0318 	and.w	r3, r3, #24
 8015668:	2b00      	cmp	r3, #0
 801566a:	d006      	beq.n	801567a <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 801566c:	4a08      	ldr	r2, [pc, #32]	@ (8015690 <tcpip_input+0x3c>)
 801566e:	6839      	ldr	r1, [r7, #0]
 8015670:	6878      	ldr	r0, [r7, #4]
 8015672:	f7ff ffab 	bl	80155cc <tcpip_inpkt>
 8015676:	4603      	mov	r3, r0
 8015678:	e005      	b.n	8015686 <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 801567a:	4a06      	ldr	r2, [pc, #24]	@ (8015694 <tcpip_input+0x40>)
 801567c:	6839      	ldr	r1, [r7, #0]
 801567e:	6878      	ldr	r0, [r7, #4]
 8015680:	f7ff ffa4 	bl	80155cc <tcpip_inpkt>
 8015684:	4603      	mov	r3, r0
}
 8015686:	4618      	mov	r0, r3
 8015688:	3708      	adds	r7, #8
 801568a:	46bd      	mov	sp, r7
 801568c:	bd80      	pop	{r7, pc}
 801568e:	bf00      	nop
 8015690:	0801efe1 	.word	0x0801efe1
 8015694:	0801dee9 	.word	0x0801dee9

08015698 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 8015698:	b580      	push	{r7, lr}
 801569a:	b084      	sub	sp, #16
 801569c:	af00      	add	r7, sp, #0
 801569e:	6078      	str	r0, [r7, #4]
 80156a0:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 80156a2:	4819      	ldr	r0, [pc, #100]	@ (8015708 <tcpip_try_callback+0x70>)
 80156a4:	f009 fdd7 	bl	801f256 <sys_mbox_valid>
 80156a8:	4603      	mov	r3, r0
 80156aa:	2b00      	cmp	r3, #0
 80156ac:	d106      	bne.n	80156bc <tcpip_try_callback+0x24>
 80156ae:	4b17      	ldr	r3, [pc, #92]	@ (801570c <tcpip_try_callback+0x74>)
 80156b0:	f240 125d 	movw	r2, #349	@ 0x15d
 80156b4:	4916      	ldr	r1, [pc, #88]	@ (8015710 <tcpip_try_callback+0x78>)
 80156b6:	4817      	ldr	r0, [pc, #92]	@ (8015714 <tcpip_try_callback+0x7c>)
 80156b8:	f00a f818 	bl	801f6ec <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 80156bc:	2008      	movs	r0, #8
 80156be:	f000 f9c3 	bl	8015a48 <memp_malloc>
 80156c2:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 80156c4:	68fb      	ldr	r3, [r7, #12]
 80156c6:	2b00      	cmp	r3, #0
 80156c8:	d102      	bne.n	80156d0 <tcpip_try_callback+0x38>
    return ERR_MEM;
 80156ca:	f04f 33ff 	mov.w	r3, #4294967295
 80156ce:	e017      	b.n	8015700 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 80156d0:	68fb      	ldr	r3, [r7, #12]
 80156d2:	2201      	movs	r2, #1
 80156d4:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 80156d6:	68fb      	ldr	r3, [r7, #12]
 80156d8:	687a      	ldr	r2, [r7, #4]
 80156da:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 80156dc:	68fb      	ldr	r3, [r7, #12]
 80156de:	683a      	ldr	r2, [r7, #0]
 80156e0:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 80156e2:	68f9      	ldr	r1, [r7, #12]
 80156e4:	4808      	ldr	r0, [pc, #32]	@ (8015708 <tcpip_try_callback+0x70>)
 80156e6:	f009 fd6b 	bl	801f1c0 <sys_mbox_trypost>
 80156ea:	4603      	mov	r3, r0
 80156ec:	2b00      	cmp	r3, #0
 80156ee:	d006      	beq.n	80156fe <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 80156f0:	68f9      	ldr	r1, [r7, #12]
 80156f2:	2008      	movs	r0, #8
 80156f4:	f000 fa1e 	bl	8015b34 <memp_free>
    return ERR_MEM;
 80156f8:	f04f 33ff 	mov.w	r3, #4294967295
 80156fc:	e000      	b.n	8015700 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 80156fe:	2300      	movs	r3, #0
}
 8015700:	4618      	mov	r0, r3
 8015702:	3710      	adds	r7, #16
 8015704:	46bd      	mov	sp, r7
 8015706:	bd80      	pop	{r7, pc}
 8015708:	240113e0 	.word	0x240113e0
 801570c:	080209f0 	.word	0x080209f0
 8015710:	08020a68 	.word	0x08020a68
 8015714:	08020a40 	.word	0x08020a40

08015718 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 8015718:	b580      	push	{r7, lr}
 801571a:	b084      	sub	sp, #16
 801571c:	af02      	add	r7, sp, #8
 801571e:	6078      	str	r0, [r7, #4]
 8015720:	6039      	str	r1, [r7, #0]
  lwip_init();
 8015722:	f000 f872 	bl	801580a <lwip_init>

  tcpip_init_done = initfunc;
 8015726:	4a17      	ldr	r2, [pc, #92]	@ (8015784 <tcpip_init+0x6c>)
 8015728:	687b      	ldr	r3, [r7, #4]
 801572a:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 801572c:	4a16      	ldr	r2, [pc, #88]	@ (8015788 <tcpip_init+0x70>)
 801572e:	683b      	ldr	r3, [r7, #0]
 8015730:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8015732:	2106      	movs	r1, #6
 8015734:	4815      	ldr	r0, [pc, #84]	@ (801578c <tcpip_init+0x74>)
 8015736:	f009 fd29 	bl	801f18c <sys_mbox_new>
 801573a:	4603      	mov	r3, r0
 801573c:	2b00      	cmp	r3, #0
 801573e:	d006      	beq.n	801574e <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 8015740:	4b13      	ldr	r3, [pc, #76]	@ (8015790 <tcpip_init+0x78>)
 8015742:	f240 2261 	movw	r2, #609	@ 0x261
 8015746:	4913      	ldr	r1, [pc, #76]	@ (8015794 <tcpip_init+0x7c>)
 8015748:	4813      	ldr	r0, [pc, #76]	@ (8015798 <tcpip_init+0x80>)
 801574a:	f009 ffcf 	bl	801f6ec <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 801574e:	4813      	ldr	r0, [pc, #76]	@ (801579c <tcpip_init+0x84>)
 8015750:	f009 fd9e 	bl	801f290 <sys_mutex_new>
 8015754:	4603      	mov	r3, r0
 8015756:	2b00      	cmp	r3, #0
 8015758:	d006      	beq.n	8015768 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 801575a:	4b0d      	ldr	r3, [pc, #52]	@ (8015790 <tcpip_init+0x78>)
 801575c:	f240 2265 	movw	r2, #613	@ 0x265
 8015760:	490f      	ldr	r1, [pc, #60]	@ (80157a0 <tcpip_init+0x88>)
 8015762:	480d      	ldr	r0, [pc, #52]	@ (8015798 <tcpip_init+0x80>)
 8015764:	f009 ffc2 	bl	801f6ec <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 8015768:	2318      	movs	r3, #24
 801576a:	9300      	str	r3, [sp, #0]
 801576c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8015770:	2200      	movs	r2, #0
 8015772:	490c      	ldr	r1, [pc, #48]	@ (80157a4 <tcpip_init+0x8c>)
 8015774:	480c      	ldr	r0, [pc, #48]	@ (80157a8 <tcpip_init+0x90>)
 8015776:	f009 fdbd 	bl	801f2f4 <sys_thread_new>
}
 801577a:	bf00      	nop
 801577c:	3708      	adds	r7, #8
 801577e:	46bd      	mov	sp, r7
 8015780:	bd80      	pop	{r7, pc}
 8015782:	bf00      	nop
 8015784:	240113d8 	.word	0x240113d8
 8015788:	240113dc 	.word	0x240113dc
 801578c:	240113e0 	.word	0x240113e0
 8015790:	080209f0 	.word	0x080209f0
 8015794:	08020a78 	.word	0x08020a78
 8015798:	08020a40 	.word	0x08020a40
 801579c:	240113e4 	.word	0x240113e4
 80157a0:	08020a9c 	.word	0x08020a9c
 80157a4:	080154d5 	.word	0x080154d5
 80157a8:	08020ac0 	.word	0x08020ac0

080157ac <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 80157ac:	b480      	push	{r7}
 80157ae:	b083      	sub	sp, #12
 80157b0:	af00      	add	r7, sp, #0
 80157b2:	4603      	mov	r3, r0
 80157b4:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 80157b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80157ba:	021b      	lsls	r3, r3, #8
 80157bc:	b21a      	sxth	r2, r3
 80157be:	88fb      	ldrh	r3, [r7, #6]
 80157c0:	0a1b      	lsrs	r3, r3, #8
 80157c2:	b29b      	uxth	r3, r3
 80157c4:	b21b      	sxth	r3, r3
 80157c6:	4313      	orrs	r3, r2
 80157c8:	b21b      	sxth	r3, r3
 80157ca:	b29b      	uxth	r3, r3
}
 80157cc:	4618      	mov	r0, r3
 80157ce:	370c      	adds	r7, #12
 80157d0:	46bd      	mov	sp, r7
 80157d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157d6:	4770      	bx	lr

080157d8 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 80157d8:	b480      	push	{r7}
 80157da:	b083      	sub	sp, #12
 80157dc:	af00      	add	r7, sp, #0
 80157de:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 80157e0:	687b      	ldr	r3, [r7, #4]
 80157e2:	061a      	lsls	r2, r3, #24
 80157e4:	687b      	ldr	r3, [r7, #4]
 80157e6:	021b      	lsls	r3, r3, #8
 80157e8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80157ec:	431a      	orrs	r2, r3
 80157ee:	687b      	ldr	r3, [r7, #4]
 80157f0:	0a1b      	lsrs	r3, r3, #8
 80157f2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80157f6:	431a      	orrs	r2, r3
 80157f8:	687b      	ldr	r3, [r7, #4]
 80157fa:	0e1b      	lsrs	r3, r3, #24
 80157fc:	4313      	orrs	r3, r2
}
 80157fe:	4618      	mov	r0, r3
 8015800:	370c      	adds	r7, #12
 8015802:	46bd      	mov	sp, r7
 8015804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015808:	4770      	bx	lr

0801580a <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 801580a:	b580      	push	{r7, lr}
 801580c:	b082      	sub	sp, #8
 801580e:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 8015810:	2300      	movs	r3, #0
 8015812:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 8015814:	f009 fd30 	bl	801f278 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 8015818:	f000 f80e 	bl	8015838 <mem_init>
  memp_init();
 801581c:	f000 f8a6 	bl	801596c <memp_init>
  pbuf_init();
  netif_init();
 8015820:	f000 f9b2 	bl	8015b88 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8015824:	f006 fda4 	bl	801c370 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 8015828:	f001 fad0 	bl	8016dcc <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 801582c:	f006 fce6 	bl	801c1fc <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8015830:	bf00      	nop
 8015832:	3708      	adds	r7, #8
 8015834:	46bd      	mov	sp, r7
 8015836:	bd80      	pop	{r7, pc}

08015838 <mem_init>:
/** mem_init is not used when using pools instead of a heap or using
 * C library malloc().
 */
void
mem_init(void)
{
 8015838:	b480      	push	{r7}
 801583a:	af00      	add	r7, sp, #0
}
 801583c:	bf00      	nop
 801583e:	46bd      	mov	sp, r7
 8015840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015844:	4770      	bx	lr

08015846 <mem_trim>:
 * C library malloc(): we can't free part of a pool element and the stack
 * support mem_trim() to return a different pointer
 */
void *
mem_trim(void *mem, mem_size_t size)
{
 8015846:	b480      	push	{r7}
 8015848:	b083      	sub	sp, #12
 801584a:	af00      	add	r7, sp, #0
 801584c:	6078      	str	r0, [r7, #4]
 801584e:	6039      	str	r1, [r7, #0]
  LWIP_UNUSED_ARG(size);
  return mem;
 8015850:	687b      	ldr	r3, [r7, #4]
}
 8015852:	4618      	mov	r0, r3
 8015854:	370c      	adds	r7, #12
 8015856:	46bd      	mov	sp, r7
 8015858:	f85d 7b04 	ldr.w	r7, [sp], #4
 801585c:	4770      	bx	lr
	...

08015860 <mem_malloc>:
 *
 * Note that the returned value must always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size)
{
 8015860:	b580      	push	{r7, lr}
 8015862:	b084      	sub	sp, #16
 8015864:	af00      	add	r7, sp, #0
 8015866:	6078      	str	r0, [r7, #4]
  void *ret = mem_clib_malloc(size + MEM_LIBC_STATSHELPER_SIZE);
 8015868:	6878      	ldr	r0, [r7, #4]
 801586a:	f009 fd81 	bl	801f370 <malloc>
 801586e:	4603      	mov	r3, r0
 8015870:	60fb      	str	r3, [r7, #12]
  if (ret == NULL) {
 8015872:	68fb      	ldr	r3, [r7, #12]
 8015874:	2b00      	cmp	r3, #0
 8015876:	d106      	bne.n	8015886 <mem_malloc+0x26>
    MEM_STATS_INC_LOCKED(err);
 8015878:	f009 fd5c 	bl	801f334 <sys_arch_protect>
 801587c:	60b8      	str	r0, [r7, #8]
 801587e:	68b8      	ldr	r0, [r7, #8]
 8015880:	f009 fd66 	bl	801f350 <sys_arch_unprotect>
 8015884:	e00d      	b.n	80158a2 <mem_malloc+0x42>
  } else {
    LWIP_ASSERT("malloc() must return aligned memory", LWIP_MEM_ALIGN(ret) == ret);
 8015886:	68fb      	ldr	r3, [r7, #12]
 8015888:	3303      	adds	r3, #3
 801588a:	f023 0303 	bic.w	r3, r3, #3
 801588e:	461a      	mov	r2, r3
 8015890:	68fb      	ldr	r3, [r7, #12]
 8015892:	4293      	cmp	r3, r2
 8015894:	d005      	beq.n	80158a2 <mem_malloc+0x42>
 8015896:	4b05      	ldr	r3, [pc, #20]	@ (80158ac <mem_malloc+0x4c>)
 8015898:	22d5      	movs	r2, #213	@ 0xd5
 801589a:	4905      	ldr	r1, [pc, #20]	@ (80158b0 <mem_malloc+0x50>)
 801589c:	4805      	ldr	r0, [pc, #20]	@ (80158b4 <mem_malloc+0x54>)
 801589e:	f009 ff25 	bl	801f6ec <iprintf>
    *(mem_size_t *)ret = size;
    ret = (u8_t *)ret + MEM_LIBC_STATSHELPER_SIZE;
    MEM_STATS_INC_USED_LOCKED(used, size);
#endif
  }
  return ret;
 80158a2:	68fb      	ldr	r3, [r7, #12]
}
 80158a4:	4618      	mov	r0, r3
 80158a6:	3710      	adds	r7, #16
 80158a8:	46bd      	mov	sp, r7
 80158aa:	bd80      	pop	{r7, pc}
 80158ac:	08020ad0 	.word	0x08020ad0
 80158b0:	08020b00 	.word	0x08020b00
 80158b4:	08020b24 	.word	0x08020b24

080158b8 <mem_free>:
 *
 * @param rmem is the pointer as returned by a previous call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 80158b8:	b580      	push	{r7, lr}
 80158ba:	b082      	sub	sp, #8
 80158bc:	af00      	add	r7, sp, #0
 80158be:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("rmem != NULL", (rmem != NULL));
 80158c0:	687b      	ldr	r3, [r7, #4]
 80158c2:	2b00      	cmp	r3, #0
 80158c4:	d105      	bne.n	80158d2 <mem_free+0x1a>
 80158c6:	4b0d      	ldr	r3, [pc, #52]	@ (80158fc <mem_free+0x44>)
 80158c8:	22e6      	movs	r2, #230	@ 0xe6
 80158ca:	490d      	ldr	r1, [pc, #52]	@ (8015900 <mem_free+0x48>)
 80158cc:	480d      	ldr	r0, [pc, #52]	@ (8015904 <mem_free+0x4c>)
 80158ce:	f009 ff0d 	bl	801f6ec <iprintf>
  LWIP_ASSERT("rmem == MEM_ALIGN(rmem)", (rmem == LWIP_MEM_ALIGN(rmem)));
 80158d2:	687b      	ldr	r3, [r7, #4]
 80158d4:	3303      	adds	r3, #3
 80158d6:	f023 0303 	bic.w	r3, r3, #3
 80158da:	461a      	mov	r2, r3
 80158dc:	687b      	ldr	r3, [r7, #4]
 80158de:	4293      	cmp	r3, r2
 80158e0:	d005      	beq.n	80158ee <mem_free+0x36>
 80158e2:	4b06      	ldr	r3, [pc, #24]	@ (80158fc <mem_free+0x44>)
 80158e4:	22e7      	movs	r2, #231	@ 0xe7
 80158e6:	4908      	ldr	r1, [pc, #32]	@ (8015908 <mem_free+0x50>)
 80158e8:	4806      	ldr	r0, [pc, #24]	@ (8015904 <mem_free+0x4c>)
 80158ea:	f009 feff 	bl	801f6ec <iprintf>
#if LWIP_STATS && MEM_STATS
  rmem = (u8_t *)rmem - MEM_LIBC_STATSHELPER_SIZE;
  MEM_STATS_DEC_USED_LOCKED(used, *(mem_size_t *)rmem);
#endif
  mem_clib_free(rmem);
 80158ee:	6878      	ldr	r0, [r7, #4]
 80158f0:	f009 fd46 	bl	801f380 <free>
}
 80158f4:	bf00      	nop
 80158f6:	3708      	adds	r7, #8
 80158f8:	46bd      	mov	sp, r7
 80158fa:	bd80      	pop	{r7, pc}
 80158fc:	08020ad0 	.word	0x08020ad0
 8015900:	08020b4c 	.word	0x08020b4c
 8015904:	08020b24 	.word	0x08020b24
 8015908:	08020b5c 	.word	0x08020b5c

0801590c <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 801590c:	b480      	push	{r7}
 801590e:	b085      	sub	sp, #20
 8015910:	af00      	add	r7, sp, #0
 8015912:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8015914:	687b      	ldr	r3, [r7, #4]
 8015916:	689b      	ldr	r3, [r3, #8]
 8015918:	2200      	movs	r2, #0
 801591a:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 801591c:	687b      	ldr	r3, [r7, #4]
 801591e:	685b      	ldr	r3, [r3, #4]
 8015920:	3303      	adds	r3, #3
 8015922:	f023 0303 	bic.w	r3, r3, #3
 8015926:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8015928:	2300      	movs	r3, #0
 801592a:	60fb      	str	r3, [r7, #12]
 801592c:	e011      	b.n	8015952 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 801592e:	687b      	ldr	r3, [r7, #4]
 8015930:	689b      	ldr	r3, [r3, #8]
 8015932:	681a      	ldr	r2, [r3, #0]
 8015934:	68bb      	ldr	r3, [r7, #8]
 8015936:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8015938:	687b      	ldr	r3, [r7, #4]
 801593a:	689b      	ldr	r3, [r3, #8]
 801593c:	68ba      	ldr	r2, [r7, #8]
 801593e:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8015940:	687b      	ldr	r3, [r7, #4]
 8015942:	881b      	ldrh	r3, [r3, #0]
 8015944:	461a      	mov	r2, r3
 8015946:	68bb      	ldr	r3, [r7, #8]
 8015948:	4413      	add	r3, r2
 801594a:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 801594c:	68fb      	ldr	r3, [r7, #12]
 801594e:	3301      	adds	r3, #1
 8015950:	60fb      	str	r3, [r7, #12]
 8015952:	687b      	ldr	r3, [r7, #4]
 8015954:	885b      	ldrh	r3, [r3, #2]
 8015956:	461a      	mov	r2, r3
 8015958:	68fb      	ldr	r3, [r7, #12]
 801595a:	4293      	cmp	r3, r2
 801595c:	dbe7      	blt.n	801592e <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 801595e:	bf00      	nop
 8015960:	bf00      	nop
 8015962:	3714      	adds	r7, #20
 8015964:	46bd      	mov	sp, r7
 8015966:	f85d 7b04 	ldr.w	r7, [sp], #4
 801596a:	4770      	bx	lr

0801596c <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 801596c:	b580      	push	{r7, lr}
 801596e:	b082      	sub	sp, #8
 8015970:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8015972:	2300      	movs	r3, #0
 8015974:	80fb      	strh	r3, [r7, #6]
 8015976:	e009      	b.n	801598c <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8015978:	88fb      	ldrh	r3, [r7, #6]
 801597a:	4a08      	ldr	r2, [pc, #32]	@ (801599c <memp_init+0x30>)
 801597c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015980:	4618      	mov	r0, r3
 8015982:	f7ff ffc3 	bl	801590c <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8015986:	88fb      	ldrh	r3, [r7, #6]
 8015988:	3301      	adds	r3, #1
 801598a:	80fb      	strh	r3, [r7, #6]
 801598c:	88fb      	ldrh	r3, [r7, #6]
 801598e:	2b0c      	cmp	r3, #12
 8015990:	d9f2      	bls.n	8015978 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 8015992:	bf00      	nop
 8015994:	bf00      	nop
 8015996:	3708      	adds	r7, #8
 8015998:	46bd      	mov	sp, r7
 801599a:	bd80      	pop	{r7, pc}
 801599c:	08023aec 	.word	0x08023aec

080159a0 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 80159a0:	b580      	push	{r7, lr}
 80159a2:	b084      	sub	sp, #16
 80159a4:	af00      	add	r7, sp, #0
 80159a6:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 80159a8:	f009 fcc4 	bl	801f334 <sys_arch_protect>
 80159ac:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 80159ae:	687b      	ldr	r3, [r7, #4]
 80159b0:	689b      	ldr	r3, [r3, #8]
 80159b2:	681b      	ldr	r3, [r3, #0]
 80159b4:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 80159b6:	68bb      	ldr	r3, [r7, #8]
 80159b8:	2b00      	cmp	r3, #0
 80159ba:	d015      	beq.n	80159e8 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 80159bc:	687b      	ldr	r3, [r7, #4]
 80159be:	689b      	ldr	r3, [r3, #8]
 80159c0:	68ba      	ldr	r2, [r7, #8]
 80159c2:	6812      	ldr	r2, [r2, #0]
 80159c4:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 80159c6:	68bb      	ldr	r3, [r7, #8]
 80159c8:	f003 0303 	and.w	r3, r3, #3
 80159cc:	2b00      	cmp	r3, #0
 80159ce:	d006      	beq.n	80159de <do_memp_malloc_pool+0x3e>
 80159d0:	4b09      	ldr	r3, [pc, #36]	@ (80159f8 <do_memp_malloc_pool+0x58>)
 80159d2:	f44f 728c 	mov.w	r2, #280	@ 0x118
 80159d6:	4909      	ldr	r1, [pc, #36]	@ (80159fc <do_memp_malloc_pool+0x5c>)
 80159d8:	4809      	ldr	r0, [pc, #36]	@ (8015a00 <do_memp_malloc_pool+0x60>)
 80159da:	f009 fe87 	bl	801f6ec <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 80159de:	68f8      	ldr	r0, [r7, #12]
 80159e0:	f009 fcb6 	bl	801f350 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 80159e4:	68bb      	ldr	r3, [r7, #8]
 80159e6:	e003      	b.n	80159f0 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 80159e8:	68f8      	ldr	r0, [r7, #12]
 80159ea:	f009 fcb1 	bl	801f350 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 80159ee:	2300      	movs	r3, #0
}
 80159f0:	4618      	mov	r0, r3
 80159f2:	3710      	adds	r7, #16
 80159f4:	46bd      	mov	sp, r7
 80159f6:	bd80      	pop	{r7, pc}
 80159f8:	08020b74 	.word	0x08020b74
 80159fc:	08020ba4 	.word	0x08020ba4
 8015a00:	08020bc8 	.word	0x08020bc8

08015a04 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8015a04:	b580      	push	{r7, lr}
 8015a06:	b082      	sub	sp, #8
 8015a08:	af00      	add	r7, sp, #0
 8015a0a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8015a0c:	687b      	ldr	r3, [r7, #4]
 8015a0e:	2b00      	cmp	r3, #0
 8015a10:	d106      	bne.n	8015a20 <memp_malloc_pool+0x1c>
 8015a12:	4b0a      	ldr	r3, [pc, #40]	@ (8015a3c <memp_malloc_pool+0x38>)
 8015a14:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 8015a18:	4909      	ldr	r1, [pc, #36]	@ (8015a40 <memp_malloc_pool+0x3c>)
 8015a1a:	480a      	ldr	r0, [pc, #40]	@ (8015a44 <memp_malloc_pool+0x40>)
 8015a1c:	f009 fe66 	bl	801f6ec <iprintf>
  if (desc == NULL) {
 8015a20:	687b      	ldr	r3, [r7, #4]
 8015a22:	2b00      	cmp	r3, #0
 8015a24:	d101      	bne.n	8015a2a <memp_malloc_pool+0x26>
    return NULL;
 8015a26:	2300      	movs	r3, #0
 8015a28:	e003      	b.n	8015a32 <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 8015a2a:	6878      	ldr	r0, [r7, #4]
 8015a2c:	f7ff ffb8 	bl	80159a0 <do_memp_malloc_pool>
 8015a30:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 8015a32:	4618      	mov	r0, r3
 8015a34:	3708      	adds	r7, #8
 8015a36:	46bd      	mov	sp, r7
 8015a38:	bd80      	pop	{r7, pc}
 8015a3a:	bf00      	nop
 8015a3c:	08020b74 	.word	0x08020b74
 8015a40:	08020bf0 	.word	0x08020bf0
 8015a44:	08020bc8 	.word	0x08020bc8

08015a48 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 8015a48:	b580      	push	{r7, lr}
 8015a4a:	b084      	sub	sp, #16
 8015a4c:	af00      	add	r7, sp, #0
 8015a4e:	4603      	mov	r3, r0
 8015a50:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8015a52:	79fb      	ldrb	r3, [r7, #7]
 8015a54:	2b0c      	cmp	r3, #12
 8015a56:	d908      	bls.n	8015a6a <memp_malloc+0x22>
 8015a58:	4b0a      	ldr	r3, [pc, #40]	@ (8015a84 <memp_malloc+0x3c>)
 8015a5a:	f240 1257 	movw	r2, #343	@ 0x157
 8015a5e:	490a      	ldr	r1, [pc, #40]	@ (8015a88 <memp_malloc+0x40>)
 8015a60:	480a      	ldr	r0, [pc, #40]	@ (8015a8c <memp_malloc+0x44>)
 8015a62:	f009 fe43 	bl	801f6ec <iprintf>
 8015a66:	2300      	movs	r3, #0
 8015a68:	e008      	b.n	8015a7c <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 8015a6a:	79fb      	ldrb	r3, [r7, #7]
 8015a6c:	4a08      	ldr	r2, [pc, #32]	@ (8015a90 <memp_malloc+0x48>)
 8015a6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015a72:	4618      	mov	r0, r3
 8015a74:	f7ff ff94 	bl	80159a0 <do_memp_malloc_pool>
 8015a78:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 8015a7a:	68fb      	ldr	r3, [r7, #12]
}
 8015a7c:	4618      	mov	r0, r3
 8015a7e:	3710      	adds	r7, #16
 8015a80:	46bd      	mov	sp, r7
 8015a82:	bd80      	pop	{r7, pc}
 8015a84:	08020b74 	.word	0x08020b74
 8015a88:	08020c04 	.word	0x08020c04
 8015a8c:	08020bc8 	.word	0x08020bc8
 8015a90:	08023aec 	.word	0x08023aec

08015a94 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8015a94:	b580      	push	{r7, lr}
 8015a96:	b084      	sub	sp, #16
 8015a98:	af00      	add	r7, sp, #0
 8015a9a:	6078      	str	r0, [r7, #4]
 8015a9c:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8015a9e:	683b      	ldr	r3, [r7, #0]
 8015aa0:	f003 0303 	and.w	r3, r3, #3
 8015aa4:	2b00      	cmp	r3, #0
 8015aa6:	d006      	beq.n	8015ab6 <do_memp_free_pool+0x22>
 8015aa8:	4b0d      	ldr	r3, [pc, #52]	@ (8015ae0 <do_memp_free_pool+0x4c>)
 8015aaa:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 8015aae:	490d      	ldr	r1, [pc, #52]	@ (8015ae4 <do_memp_free_pool+0x50>)
 8015ab0:	480d      	ldr	r0, [pc, #52]	@ (8015ae8 <do_memp_free_pool+0x54>)
 8015ab2:	f009 fe1b 	bl	801f6ec <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 8015ab6:	683b      	ldr	r3, [r7, #0]
 8015ab8:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 8015aba:	f009 fc3b 	bl	801f334 <sys_arch_protect>
 8015abe:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8015ac0:	687b      	ldr	r3, [r7, #4]
 8015ac2:	689b      	ldr	r3, [r3, #8]
 8015ac4:	681a      	ldr	r2, [r3, #0]
 8015ac6:	68fb      	ldr	r3, [r7, #12]
 8015ac8:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8015aca:	687b      	ldr	r3, [r7, #4]
 8015acc:	689b      	ldr	r3, [r3, #8]
 8015ace:	68fa      	ldr	r2, [r7, #12]
 8015ad0:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 8015ad2:	68b8      	ldr	r0, [r7, #8]
 8015ad4:	f009 fc3c 	bl	801f350 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 8015ad8:	bf00      	nop
 8015ada:	3710      	adds	r7, #16
 8015adc:	46bd      	mov	sp, r7
 8015ade:	bd80      	pop	{r7, pc}
 8015ae0:	08020b74 	.word	0x08020b74
 8015ae4:	08020c24 	.word	0x08020c24
 8015ae8:	08020bc8 	.word	0x08020bc8

08015aec <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8015aec:	b580      	push	{r7, lr}
 8015aee:	b082      	sub	sp, #8
 8015af0:	af00      	add	r7, sp, #0
 8015af2:	6078      	str	r0, [r7, #4]
 8015af4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8015af6:	687b      	ldr	r3, [r7, #4]
 8015af8:	2b00      	cmp	r3, #0
 8015afa:	d106      	bne.n	8015b0a <memp_free_pool+0x1e>
 8015afc:	4b0a      	ldr	r3, [pc, #40]	@ (8015b28 <memp_free_pool+0x3c>)
 8015afe:	f240 1295 	movw	r2, #405	@ 0x195
 8015b02:	490a      	ldr	r1, [pc, #40]	@ (8015b2c <memp_free_pool+0x40>)
 8015b04:	480a      	ldr	r0, [pc, #40]	@ (8015b30 <memp_free_pool+0x44>)
 8015b06:	f009 fdf1 	bl	801f6ec <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 8015b0a:	687b      	ldr	r3, [r7, #4]
 8015b0c:	2b00      	cmp	r3, #0
 8015b0e:	d007      	beq.n	8015b20 <memp_free_pool+0x34>
 8015b10:	683b      	ldr	r3, [r7, #0]
 8015b12:	2b00      	cmp	r3, #0
 8015b14:	d004      	beq.n	8015b20 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 8015b16:	6839      	ldr	r1, [r7, #0]
 8015b18:	6878      	ldr	r0, [r7, #4]
 8015b1a:	f7ff ffbb 	bl	8015a94 <do_memp_free_pool>
 8015b1e:	e000      	b.n	8015b22 <memp_free_pool+0x36>
    return;
 8015b20:	bf00      	nop
}
 8015b22:	3708      	adds	r7, #8
 8015b24:	46bd      	mov	sp, r7
 8015b26:	bd80      	pop	{r7, pc}
 8015b28:	08020b74 	.word	0x08020b74
 8015b2c:	08020bf0 	.word	0x08020bf0
 8015b30:	08020bc8 	.word	0x08020bc8

08015b34 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8015b34:	b580      	push	{r7, lr}
 8015b36:	b082      	sub	sp, #8
 8015b38:	af00      	add	r7, sp, #0
 8015b3a:	4603      	mov	r3, r0
 8015b3c:	6039      	str	r1, [r7, #0]
 8015b3e:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8015b40:	79fb      	ldrb	r3, [r7, #7]
 8015b42:	2b0c      	cmp	r3, #12
 8015b44:	d907      	bls.n	8015b56 <memp_free+0x22>
 8015b46:	4b0c      	ldr	r3, [pc, #48]	@ (8015b78 <memp_free+0x44>)
 8015b48:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 8015b4c:	490b      	ldr	r1, [pc, #44]	@ (8015b7c <memp_free+0x48>)
 8015b4e:	480c      	ldr	r0, [pc, #48]	@ (8015b80 <memp_free+0x4c>)
 8015b50:	f009 fdcc 	bl	801f6ec <iprintf>
 8015b54:	e00c      	b.n	8015b70 <memp_free+0x3c>

  if (mem == NULL) {
 8015b56:	683b      	ldr	r3, [r7, #0]
 8015b58:	2b00      	cmp	r3, #0
 8015b5a:	d008      	beq.n	8015b6e <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8015b5c:	79fb      	ldrb	r3, [r7, #7]
 8015b5e:	4a09      	ldr	r2, [pc, #36]	@ (8015b84 <memp_free+0x50>)
 8015b60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015b64:	6839      	ldr	r1, [r7, #0]
 8015b66:	4618      	mov	r0, r3
 8015b68:	f7ff ff94 	bl	8015a94 <do_memp_free_pool>
 8015b6c:	e000      	b.n	8015b70 <memp_free+0x3c>
    return;
 8015b6e:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8015b70:	3708      	adds	r7, #8
 8015b72:	46bd      	mov	sp, r7
 8015b74:	bd80      	pop	{r7, pc}
 8015b76:	bf00      	nop
 8015b78:	08020b74 	.word	0x08020b74
 8015b7c:	08020c44 	.word	0x08020c44
 8015b80:	08020bc8 	.word	0x08020bc8
 8015b84:	08023aec 	.word	0x08023aec

08015b88 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8015b88:	b480      	push	{r7}
 8015b8a:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8015b8c:	bf00      	nop
 8015b8e:	46bd      	mov	sp, r7
 8015b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b94:	4770      	bx	lr
	...

08015b98 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8015b98:	b580      	push	{r7, lr}
 8015b9a:	b086      	sub	sp, #24
 8015b9c:	af00      	add	r7, sp, #0
 8015b9e:	60f8      	str	r0, [r7, #12]
 8015ba0:	60b9      	str	r1, [r7, #8]
 8015ba2:	607a      	str	r2, [r7, #4]
 8015ba4:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8015ba6:	68fb      	ldr	r3, [r7, #12]
 8015ba8:	2b00      	cmp	r3, #0
 8015baa:	d108      	bne.n	8015bbe <netif_add+0x26>
 8015bac:	4b57      	ldr	r3, [pc, #348]	@ (8015d0c <netif_add+0x174>)
 8015bae:	f240 1227 	movw	r2, #295	@ 0x127
 8015bb2:	4957      	ldr	r1, [pc, #348]	@ (8015d10 <netif_add+0x178>)
 8015bb4:	4857      	ldr	r0, [pc, #348]	@ (8015d14 <netif_add+0x17c>)
 8015bb6:	f009 fd99 	bl	801f6ec <iprintf>
 8015bba:	2300      	movs	r3, #0
 8015bbc:	e0a2      	b.n	8015d04 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 8015bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015bc0:	2b00      	cmp	r3, #0
 8015bc2:	d108      	bne.n	8015bd6 <netif_add+0x3e>
 8015bc4:	4b51      	ldr	r3, [pc, #324]	@ (8015d0c <netif_add+0x174>)
 8015bc6:	f44f 7294 	mov.w	r2, #296	@ 0x128
 8015bca:	4953      	ldr	r1, [pc, #332]	@ (8015d18 <netif_add+0x180>)
 8015bcc:	4851      	ldr	r0, [pc, #324]	@ (8015d14 <netif_add+0x17c>)
 8015bce:	f009 fd8d 	bl	801f6ec <iprintf>
 8015bd2:	2300      	movs	r3, #0
 8015bd4:	e096      	b.n	8015d04 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 8015bd6:	68bb      	ldr	r3, [r7, #8]
 8015bd8:	2b00      	cmp	r3, #0
 8015bda:	d101      	bne.n	8015be0 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8015bdc:	4b4f      	ldr	r3, [pc, #316]	@ (8015d1c <netif_add+0x184>)
 8015bde:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8015be0:	687b      	ldr	r3, [r7, #4]
 8015be2:	2b00      	cmp	r3, #0
 8015be4:	d101      	bne.n	8015bea <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 8015be6:	4b4d      	ldr	r3, [pc, #308]	@ (8015d1c <netif_add+0x184>)
 8015be8:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8015bea:	683b      	ldr	r3, [r7, #0]
 8015bec:	2b00      	cmp	r3, #0
 8015bee:	d101      	bne.n	8015bf4 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8015bf0:	4b4a      	ldr	r3, [pc, #296]	@ (8015d1c <netif_add+0x184>)
 8015bf2:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8015bf4:	68fb      	ldr	r3, [r7, #12]
 8015bf6:	2200      	movs	r2, #0
 8015bf8:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8015bfa:	68fb      	ldr	r3, [r7, #12]
 8015bfc:	2200      	movs	r2, #0
 8015bfe:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8015c00:	68fb      	ldr	r3, [r7, #12]
 8015c02:	2200      	movs	r2, #0
 8015c04:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 8015c06:	68fb      	ldr	r3, [r7, #12]
 8015c08:	4a45      	ldr	r2, [pc, #276]	@ (8015d20 <netif_add+0x188>)
 8015c0a:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8015c0c:	68fb      	ldr	r3, [r7, #12]
 8015c0e:	2200      	movs	r2, #0
 8015c10:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 8015c12:	68fb      	ldr	r3, [r7, #12]
 8015c14:	2200      	movs	r2, #0
 8015c16:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8015c1a:	68fb      	ldr	r3, [r7, #12]
 8015c1c:	2200      	movs	r2, #0
 8015c1e:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8015c20:	68fb      	ldr	r3, [r7, #12]
 8015c22:	6a3a      	ldr	r2, [r7, #32]
 8015c24:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 8015c26:	4b3f      	ldr	r3, [pc, #252]	@ (8015d24 <netif_add+0x18c>)
 8015c28:	781a      	ldrb	r2, [r3, #0]
 8015c2a:	68fb      	ldr	r3, [r7, #12]
 8015c2c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 8015c30:	68fb      	ldr	r3, [r7, #12]
 8015c32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015c34:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 8015c36:	683b      	ldr	r3, [r7, #0]
 8015c38:	687a      	ldr	r2, [r7, #4]
 8015c3a:	68b9      	ldr	r1, [r7, #8]
 8015c3c:	68f8      	ldr	r0, [r7, #12]
 8015c3e:	f000 f913 	bl	8015e68 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 8015c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015c44:	68f8      	ldr	r0, [r7, #12]
 8015c46:	4798      	blx	r3
 8015c48:	4603      	mov	r3, r0
 8015c4a:	2b00      	cmp	r3, #0
 8015c4c:	d001      	beq.n	8015c52 <netif_add+0xba>
    return NULL;
 8015c4e:	2300      	movs	r3, #0
 8015c50:	e058      	b.n	8015d04 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 8015c52:	68fb      	ldr	r3, [r7, #12]
 8015c54:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8015c58:	2bff      	cmp	r3, #255	@ 0xff
 8015c5a:	d103      	bne.n	8015c64 <netif_add+0xcc>
        netif->num = 0;
 8015c5c:	68fb      	ldr	r3, [r7, #12]
 8015c5e:	2200      	movs	r2, #0
 8015c60:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 8015c64:	2300      	movs	r3, #0
 8015c66:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8015c68:	4b2f      	ldr	r3, [pc, #188]	@ (8015d28 <netif_add+0x190>)
 8015c6a:	681b      	ldr	r3, [r3, #0]
 8015c6c:	617b      	str	r3, [r7, #20]
 8015c6e:	e02b      	b.n	8015cc8 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8015c70:	697a      	ldr	r2, [r7, #20]
 8015c72:	68fb      	ldr	r3, [r7, #12]
 8015c74:	429a      	cmp	r2, r3
 8015c76:	d106      	bne.n	8015c86 <netif_add+0xee>
 8015c78:	4b24      	ldr	r3, [pc, #144]	@ (8015d0c <netif_add+0x174>)
 8015c7a:	f240 128b 	movw	r2, #395	@ 0x18b
 8015c7e:	492b      	ldr	r1, [pc, #172]	@ (8015d2c <netif_add+0x194>)
 8015c80:	4824      	ldr	r0, [pc, #144]	@ (8015d14 <netif_add+0x17c>)
 8015c82:	f009 fd33 	bl	801f6ec <iprintf>
        num_netifs++;
 8015c86:	693b      	ldr	r3, [r7, #16]
 8015c88:	3301      	adds	r3, #1
 8015c8a:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8015c8c:	693b      	ldr	r3, [r7, #16]
 8015c8e:	2bff      	cmp	r3, #255	@ 0xff
 8015c90:	dd06      	ble.n	8015ca0 <netif_add+0x108>
 8015c92:	4b1e      	ldr	r3, [pc, #120]	@ (8015d0c <netif_add+0x174>)
 8015c94:	f240 128d 	movw	r2, #397	@ 0x18d
 8015c98:	4925      	ldr	r1, [pc, #148]	@ (8015d30 <netif_add+0x198>)
 8015c9a:	481e      	ldr	r0, [pc, #120]	@ (8015d14 <netif_add+0x17c>)
 8015c9c:	f009 fd26 	bl	801f6ec <iprintf>
        if (netif2->num == netif->num) {
 8015ca0:	697b      	ldr	r3, [r7, #20]
 8015ca2:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 8015ca6:	68fb      	ldr	r3, [r7, #12]
 8015ca8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8015cac:	429a      	cmp	r2, r3
 8015cae:	d108      	bne.n	8015cc2 <netif_add+0x12a>
          netif->num++;
 8015cb0:	68fb      	ldr	r3, [r7, #12]
 8015cb2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8015cb6:	3301      	adds	r3, #1
 8015cb8:	b2da      	uxtb	r2, r3
 8015cba:	68fb      	ldr	r3, [r7, #12]
 8015cbc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 8015cc0:	e005      	b.n	8015cce <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8015cc2:	697b      	ldr	r3, [r7, #20]
 8015cc4:	681b      	ldr	r3, [r3, #0]
 8015cc6:	617b      	str	r3, [r7, #20]
 8015cc8:	697b      	ldr	r3, [r7, #20]
 8015cca:	2b00      	cmp	r3, #0
 8015ccc:	d1d0      	bne.n	8015c70 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 8015cce:	697b      	ldr	r3, [r7, #20]
 8015cd0:	2b00      	cmp	r3, #0
 8015cd2:	d1be      	bne.n	8015c52 <netif_add+0xba>
  }
  if (netif->num == 254) {
 8015cd4:	68fb      	ldr	r3, [r7, #12]
 8015cd6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8015cda:	2bfe      	cmp	r3, #254	@ 0xfe
 8015cdc:	d103      	bne.n	8015ce6 <netif_add+0x14e>
    netif_num = 0;
 8015cde:	4b11      	ldr	r3, [pc, #68]	@ (8015d24 <netif_add+0x18c>)
 8015ce0:	2200      	movs	r2, #0
 8015ce2:	701a      	strb	r2, [r3, #0]
 8015ce4:	e006      	b.n	8015cf4 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 8015ce6:	68fb      	ldr	r3, [r7, #12]
 8015ce8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8015cec:	3301      	adds	r3, #1
 8015cee:	b2da      	uxtb	r2, r3
 8015cf0:	4b0c      	ldr	r3, [pc, #48]	@ (8015d24 <netif_add+0x18c>)
 8015cf2:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8015cf4:	4b0c      	ldr	r3, [pc, #48]	@ (8015d28 <netif_add+0x190>)
 8015cf6:	681a      	ldr	r2, [r3, #0]
 8015cf8:	68fb      	ldr	r3, [r7, #12]
 8015cfa:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8015cfc:	4a0a      	ldr	r2, [pc, #40]	@ (8015d28 <netif_add+0x190>)
 8015cfe:	68fb      	ldr	r3, [r7, #12]
 8015d00:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 8015d02:	68fb      	ldr	r3, [r7, #12]
}
 8015d04:	4618      	mov	r0, r3
 8015d06:	3718      	adds	r7, #24
 8015d08:	46bd      	mov	sp, r7
 8015d0a:	bd80      	pop	{r7, pc}
 8015d0c:	08020c60 	.word	0x08020c60
 8015d10:	08020cf4 	.word	0x08020cf4
 8015d14:	08020cb0 	.word	0x08020cb0
 8015d18:	08020d10 	.word	0x08020d10
 8015d1c:	08023b60 	.word	0x08023b60
 8015d20:	08016143 	.word	0x08016143
 8015d24:	240144d4 	.word	0x240144d4
 8015d28:	240144cc 	.word	0x240144cc
 8015d2c:	08020d34 	.word	0x08020d34
 8015d30:	08020d48 	.word	0x08020d48

08015d34 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8015d34:	b580      	push	{r7, lr}
 8015d36:	b082      	sub	sp, #8
 8015d38:	af00      	add	r7, sp, #0
 8015d3a:	6078      	str	r0, [r7, #4]
 8015d3c:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8015d3e:	6839      	ldr	r1, [r7, #0]
 8015d40:	6878      	ldr	r0, [r7, #4]
 8015d42:	f002 fb8d 	bl	8018460 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 8015d46:	6839      	ldr	r1, [r7, #0]
 8015d48:	6878      	ldr	r0, [r7, #4]
 8015d4a:	f006 ff29 	bl	801cba0 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 8015d4e:	bf00      	nop
 8015d50:	3708      	adds	r7, #8
 8015d52:	46bd      	mov	sp, r7
 8015d54:	bd80      	pop	{r7, pc}
	...

08015d58 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 8015d58:	b580      	push	{r7, lr}
 8015d5a:	b086      	sub	sp, #24
 8015d5c:	af00      	add	r7, sp, #0
 8015d5e:	60f8      	str	r0, [r7, #12]
 8015d60:	60b9      	str	r1, [r7, #8]
 8015d62:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8015d64:	68bb      	ldr	r3, [r7, #8]
 8015d66:	2b00      	cmp	r3, #0
 8015d68:	d106      	bne.n	8015d78 <netif_do_set_ipaddr+0x20>
 8015d6a:	4b1d      	ldr	r3, [pc, #116]	@ (8015de0 <netif_do_set_ipaddr+0x88>)
 8015d6c:	f240 12cb 	movw	r2, #459	@ 0x1cb
 8015d70:	491c      	ldr	r1, [pc, #112]	@ (8015de4 <netif_do_set_ipaddr+0x8c>)
 8015d72:	481d      	ldr	r0, [pc, #116]	@ (8015de8 <netif_do_set_ipaddr+0x90>)
 8015d74:	f009 fcba 	bl	801f6ec <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 8015d78:	687b      	ldr	r3, [r7, #4]
 8015d7a:	2b00      	cmp	r3, #0
 8015d7c:	d106      	bne.n	8015d8c <netif_do_set_ipaddr+0x34>
 8015d7e:	4b18      	ldr	r3, [pc, #96]	@ (8015de0 <netif_do_set_ipaddr+0x88>)
 8015d80:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 8015d84:	4917      	ldr	r1, [pc, #92]	@ (8015de4 <netif_do_set_ipaddr+0x8c>)
 8015d86:	4818      	ldr	r0, [pc, #96]	@ (8015de8 <netif_do_set_ipaddr+0x90>)
 8015d88:	f009 fcb0 	bl	801f6ec <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 8015d8c:	68bb      	ldr	r3, [r7, #8]
 8015d8e:	681a      	ldr	r2, [r3, #0]
 8015d90:	68fb      	ldr	r3, [r7, #12]
 8015d92:	3304      	adds	r3, #4
 8015d94:	681b      	ldr	r3, [r3, #0]
 8015d96:	429a      	cmp	r2, r3
 8015d98:	d01c      	beq.n	8015dd4 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 8015d9a:	68bb      	ldr	r3, [r7, #8]
 8015d9c:	681b      	ldr	r3, [r3, #0]
 8015d9e:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8015da0:	68fb      	ldr	r3, [r7, #12]
 8015da2:	3304      	adds	r3, #4
 8015da4:	681a      	ldr	r2, [r3, #0]
 8015da6:	687b      	ldr	r3, [r7, #4]
 8015da8:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 8015daa:	f107 0314 	add.w	r3, r7, #20
 8015dae:	4619      	mov	r1, r3
 8015db0:	6878      	ldr	r0, [r7, #4]
 8015db2:	f7ff ffbf 	bl	8015d34 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8015db6:	68bb      	ldr	r3, [r7, #8]
 8015db8:	2b00      	cmp	r3, #0
 8015dba:	d002      	beq.n	8015dc2 <netif_do_set_ipaddr+0x6a>
 8015dbc:	68bb      	ldr	r3, [r7, #8]
 8015dbe:	681b      	ldr	r3, [r3, #0]
 8015dc0:	e000      	b.n	8015dc4 <netif_do_set_ipaddr+0x6c>
 8015dc2:	2300      	movs	r3, #0
 8015dc4:	68fa      	ldr	r2, [r7, #12]
 8015dc6:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8015dc8:	2101      	movs	r1, #1
 8015dca:	68f8      	ldr	r0, [r7, #12]
 8015dcc:	f000 f8d2 	bl	8015f74 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 8015dd0:	2301      	movs	r3, #1
 8015dd2:	e000      	b.n	8015dd6 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8015dd4:	2300      	movs	r3, #0
}
 8015dd6:	4618      	mov	r0, r3
 8015dd8:	3718      	adds	r7, #24
 8015dda:	46bd      	mov	sp, r7
 8015ddc:	bd80      	pop	{r7, pc}
 8015dde:	bf00      	nop
 8015de0:	08020c60 	.word	0x08020c60
 8015de4:	08020d78 	.word	0x08020d78
 8015de8:	08020cb0 	.word	0x08020cb0

08015dec <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8015dec:	b480      	push	{r7}
 8015dee:	b085      	sub	sp, #20
 8015df0:	af00      	add	r7, sp, #0
 8015df2:	60f8      	str	r0, [r7, #12]
 8015df4:	60b9      	str	r1, [r7, #8]
 8015df6:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8015df8:	68bb      	ldr	r3, [r7, #8]
 8015dfa:	681a      	ldr	r2, [r3, #0]
 8015dfc:	68fb      	ldr	r3, [r7, #12]
 8015dfe:	3308      	adds	r3, #8
 8015e00:	681b      	ldr	r3, [r3, #0]
 8015e02:	429a      	cmp	r2, r3
 8015e04:	d00a      	beq.n	8015e1c <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8015e06:	68bb      	ldr	r3, [r7, #8]
 8015e08:	2b00      	cmp	r3, #0
 8015e0a:	d002      	beq.n	8015e12 <netif_do_set_netmask+0x26>
 8015e0c:	68bb      	ldr	r3, [r7, #8]
 8015e0e:	681b      	ldr	r3, [r3, #0]
 8015e10:	e000      	b.n	8015e14 <netif_do_set_netmask+0x28>
 8015e12:	2300      	movs	r3, #0
 8015e14:	68fa      	ldr	r2, [r7, #12]
 8015e16:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8015e18:	2301      	movs	r3, #1
 8015e1a:	e000      	b.n	8015e1e <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8015e1c:	2300      	movs	r3, #0
}
 8015e1e:	4618      	mov	r0, r3
 8015e20:	3714      	adds	r7, #20
 8015e22:	46bd      	mov	sp, r7
 8015e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e28:	4770      	bx	lr

08015e2a <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 8015e2a:	b480      	push	{r7}
 8015e2c:	b085      	sub	sp, #20
 8015e2e:	af00      	add	r7, sp, #0
 8015e30:	60f8      	str	r0, [r7, #12]
 8015e32:	60b9      	str	r1, [r7, #8]
 8015e34:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 8015e36:	68bb      	ldr	r3, [r7, #8]
 8015e38:	681a      	ldr	r2, [r3, #0]
 8015e3a:	68fb      	ldr	r3, [r7, #12]
 8015e3c:	330c      	adds	r3, #12
 8015e3e:	681b      	ldr	r3, [r3, #0]
 8015e40:	429a      	cmp	r2, r3
 8015e42:	d00a      	beq.n	8015e5a <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8015e44:	68bb      	ldr	r3, [r7, #8]
 8015e46:	2b00      	cmp	r3, #0
 8015e48:	d002      	beq.n	8015e50 <netif_do_set_gw+0x26>
 8015e4a:	68bb      	ldr	r3, [r7, #8]
 8015e4c:	681b      	ldr	r3, [r3, #0]
 8015e4e:	e000      	b.n	8015e52 <netif_do_set_gw+0x28>
 8015e50:	2300      	movs	r3, #0
 8015e52:	68fa      	ldr	r2, [r7, #12]
 8015e54:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 8015e56:	2301      	movs	r3, #1
 8015e58:	e000      	b.n	8015e5c <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 8015e5a:	2300      	movs	r3, #0
}
 8015e5c:	4618      	mov	r0, r3
 8015e5e:	3714      	adds	r7, #20
 8015e60:	46bd      	mov	sp, r7
 8015e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e66:	4770      	bx	lr

08015e68 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 8015e68:	b580      	push	{r7, lr}
 8015e6a:	b088      	sub	sp, #32
 8015e6c:	af00      	add	r7, sp, #0
 8015e6e:	60f8      	str	r0, [r7, #12]
 8015e70:	60b9      	str	r1, [r7, #8]
 8015e72:	607a      	str	r2, [r7, #4]
 8015e74:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 8015e76:	2300      	movs	r3, #0
 8015e78:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 8015e7a:	2300      	movs	r3, #0
 8015e7c:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8015e7e:	68bb      	ldr	r3, [r7, #8]
 8015e80:	2b00      	cmp	r3, #0
 8015e82:	d101      	bne.n	8015e88 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 8015e84:	4b1c      	ldr	r3, [pc, #112]	@ (8015ef8 <netif_set_addr+0x90>)
 8015e86:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8015e88:	687b      	ldr	r3, [r7, #4]
 8015e8a:	2b00      	cmp	r3, #0
 8015e8c:	d101      	bne.n	8015e92 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 8015e8e:	4b1a      	ldr	r3, [pc, #104]	@ (8015ef8 <netif_set_addr+0x90>)
 8015e90:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8015e92:	683b      	ldr	r3, [r7, #0]
 8015e94:	2b00      	cmp	r3, #0
 8015e96:	d101      	bne.n	8015e9c <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8015e98:	4b17      	ldr	r3, [pc, #92]	@ (8015ef8 <netif_set_addr+0x90>)
 8015e9a:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8015e9c:	68bb      	ldr	r3, [r7, #8]
 8015e9e:	2b00      	cmp	r3, #0
 8015ea0:	d003      	beq.n	8015eaa <netif_set_addr+0x42>
 8015ea2:	68bb      	ldr	r3, [r7, #8]
 8015ea4:	681b      	ldr	r3, [r3, #0]
 8015ea6:	2b00      	cmp	r3, #0
 8015ea8:	d101      	bne.n	8015eae <netif_set_addr+0x46>
 8015eaa:	2301      	movs	r3, #1
 8015eac:	e000      	b.n	8015eb0 <netif_set_addr+0x48>
 8015eae:	2300      	movs	r3, #0
 8015eb0:	617b      	str	r3, [r7, #20]
  if (remove) {
 8015eb2:	697b      	ldr	r3, [r7, #20]
 8015eb4:	2b00      	cmp	r3, #0
 8015eb6:	d006      	beq.n	8015ec6 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8015eb8:	f107 0310 	add.w	r3, r7, #16
 8015ebc:	461a      	mov	r2, r3
 8015ebe:	68b9      	ldr	r1, [r7, #8]
 8015ec0:	68f8      	ldr	r0, [r7, #12]
 8015ec2:	f7ff ff49 	bl	8015d58 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 8015ec6:	69fa      	ldr	r2, [r7, #28]
 8015ec8:	6879      	ldr	r1, [r7, #4]
 8015eca:	68f8      	ldr	r0, [r7, #12]
 8015ecc:	f7ff ff8e 	bl	8015dec <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8015ed0:	69ba      	ldr	r2, [r7, #24]
 8015ed2:	6839      	ldr	r1, [r7, #0]
 8015ed4:	68f8      	ldr	r0, [r7, #12]
 8015ed6:	f7ff ffa8 	bl	8015e2a <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8015eda:	697b      	ldr	r3, [r7, #20]
 8015edc:	2b00      	cmp	r3, #0
 8015ede:	d106      	bne.n	8015eee <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8015ee0:	f107 0310 	add.w	r3, r7, #16
 8015ee4:	461a      	mov	r2, r3
 8015ee6:	68b9      	ldr	r1, [r7, #8]
 8015ee8:	68f8      	ldr	r0, [r7, #12]
 8015eea:	f7ff ff35 	bl	8015d58 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 8015eee:	bf00      	nop
 8015ef0:	3720      	adds	r7, #32
 8015ef2:	46bd      	mov	sp, r7
 8015ef4:	bd80      	pop	{r7, pc}
 8015ef6:	bf00      	nop
 8015ef8:	08023b60 	.word	0x08023b60

08015efc <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8015efc:	b480      	push	{r7}
 8015efe:	b083      	sub	sp, #12
 8015f00:	af00      	add	r7, sp, #0
 8015f02:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8015f04:	4a04      	ldr	r2, [pc, #16]	@ (8015f18 <netif_set_default+0x1c>)
 8015f06:	687b      	ldr	r3, [r7, #4]
 8015f08:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8015f0a:	bf00      	nop
 8015f0c:	370c      	adds	r7, #12
 8015f0e:	46bd      	mov	sp, r7
 8015f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f14:	4770      	bx	lr
 8015f16:	bf00      	nop
 8015f18:	240144d0 	.word	0x240144d0

08015f1c <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8015f1c:	b580      	push	{r7, lr}
 8015f1e:	b082      	sub	sp, #8
 8015f20:	af00      	add	r7, sp, #0
 8015f22:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8015f24:	687b      	ldr	r3, [r7, #4]
 8015f26:	2b00      	cmp	r3, #0
 8015f28:	d107      	bne.n	8015f3a <netif_set_up+0x1e>
 8015f2a:	4b0f      	ldr	r3, [pc, #60]	@ (8015f68 <netif_set_up+0x4c>)
 8015f2c:	f44f 7254 	mov.w	r2, #848	@ 0x350
 8015f30:	490e      	ldr	r1, [pc, #56]	@ (8015f6c <netif_set_up+0x50>)
 8015f32:	480f      	ldr	r0, [pc, #60]	@ (8015f70 <netif_set_up+0x54>)
 8015f34:	f009 fbda 	bl	801f6ec <iprintf>
 8015f38:	e013      	b.n	8015f62 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 8015f3a:	687b      	ldr	r3, [r7, #4]
 8015f3c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8015f40:	f003 0301 	and.w	r3, r3, #1
 8015f44:	2b00      	cmp	r3, #0
 8015f46:	d10c      	bne.n	8015f62 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 8015f48:	687b      	ldr	r3, [r7, #4]
 8015f4a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8015f4e:	f043 0301 	orr.w	r3, r3, #1
 8015f52:	b2da      	uxtb	r2, r3
 8015f54:	687b      	ldr	r3, [r7, #4]
 8015f56:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8015f5a:	2103      	movs	r1, #3
 8015f5c:	6878      	ldr	r0, [r7, #4]
 8015f5e:	f000 f809 	bl	8015f74 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 8015f62:	3708      	adds	r7, #8
 8015f64:	46bd      	mov	sp, r7
 8015f66:	bd80      	pop	{r7, pc}
 8015f68:	08020c60 	.word	0x08020c60
 8015f6c:	08020de8 	.word	0x08020de8
 8015f70:	08020cb0 	.word	0x08020cb0

08015f74 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 8015f74:	b580      	push	{r7, lr}
 8015f76:	b082      	sub	sp, #8
 8015f78:	af00      	add	r7, sp, #0
 8015f7a:	6078      	str	r0, [r7, #4]
 8015f7c:	460b      	mov	r3, r1
 8015f7e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8015f80:	687b      	ldr	r3, [r7, #4]
 8015f82:	2b00      	cmp	r3, #0
 8015f84:	d106      	bne.n	8015f94 <netif_issue_reports+0x20>
 8015f86:	4b18      	ldr	r3, [pc, #96]	@ (8015fe8 <netif_issue_reports+0x74>)
 8015f88:	f240 326d 	movw	r2, #877	@ 0x36d
 8015f8c:	4917      	ldr	r1, [pc, #92]	@ (8015fec <netif_issue_reports+0x78>)
 8015f8e:	4818      	ldr	r0, [pc, #96]	@ (8015ff0 <netif_issue_reports+0x7c>)
 8015f90:	f009 fbac 	bl	801f6ec <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8015f94:	687b      	ldr	r3, [r7, #4]
 8015f96:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8015f9a:	f003 0304 	and.w	r3, r3, #4
 8015f9e:	2b00      	cmp	r3, #0
 8015fa0:	d01e      	beq.n	8015fe0 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 8015fa2:	687b      	ldr	r3, [r7, #4]
 8015fa4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8015fa8:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8015fac:	2b00      	cmp	r3, #0
 8015fae:	d017      	beq.n	8015fe0 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8015fb0:	78fb      	ldrb	r3, [r7, #3]
 8015fb2:	f003 0301 	and.w	r3, r3, #1
 8015fb6:	2b00      	cmp	r3, #0
 8015fb8:	d013      	beq.n	8015fe2 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8015fba:	687b      	ldr	r3, [r7, #4]
 8015fbc:	3304      	adds	r3, #4
 8015fbe:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8015fc0:	2b00      	cmp	r3, #0
 8015fc2:	d00e      	beq.n	8015fe2 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8015fc4:	687b      	ldr	r3, [r7, #4]
 8015fc6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8015fca:	f003 0308 	and.w	r3, r3, #8
 8015fce:	2b00      	cmp	r3, #0
 8015fd0:	d007      	beq.n	8015fe2 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 8015fd2:	687b      	ldr	r3, [r7, #4]
 8015fd4:	3304      	adds	r3, #4
 8015fd6:	4619      	mov	r1, r3
 8015fd8:	6878      	ldr	r0, [r7, #4]
 8015fda:	f007 fd4b 	bl	801da74 <etharp_request>
 8015fde:	e000      	b.n	8015fe2 <netif_issue_reports+0x6e>
    return;
 8015fe0:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 8015fe2:	3708      	adds	r7, #8
 8015fe4:	46bd      	mov	sp, r7
 8015fe6:	bd80      	pop	{r7, pc}
 8015fe8:	08020c60 	.word	0x08020c60
 8015fec:	08020e04 	.word	0x08020e04
 8015ff0:	08020cb0 	.word	0x08020cb0

08015ff4 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8015ff4:	b580      	push	{r7, lr}
 8015ff6:	b082      	sub	sp, #8
 8015ff8:	af00      	add	r7, sp, #0
 8015ffa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8015ffc:	687b      	ldr	r3, [r7, #4]
 8015ffe:	2b00      	cmp	r3, #0
 8016000:	d107      	bne.n	8016012 <netif_set_down+0x1e>
 8016002:	4b12      	ldr	r3, [pc, #72]	@ (801604c <netif_set_down+0x58>)
 8016004:	f240 329b 	movw	r2, #923	@ 0x39b
 8016008:	4911      	ldr	r1, [pc, #68]	@ (8016050 <netif_set_down+0x5c>)
 801600a:	4812      	ldr	r0, [pc, #72]	@ (8016054 <netif_set_down+0x60>)
 801600c:	f009 fb6e 	bl	801f6ec <iprintf>
 8016010:	e019      	b.n	8016046 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 8016012:	687b      	ldr	r3, [r7, #4]
 8016014:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8016018:	f003 0301 	and.w	r3, r3, #1
 801601c:	2b00      	cmp	r3, #0
 801601e:	d012      	beq.n	8016046 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8016020:	687b      	ldr	r3, [r7, #4]
 8016022:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8016026:	f023 0301 	bic.w	r3, r3, #1
 801602a:	b2da      	uxtb	r2, r3
 801602c:	687b      	ldr	r3, [r7, #4]
 801602e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8016032:	687b      	ldr	r3, [r7, #4]
 8016034:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8016038:	f003 0308 	and.w	r3, r3, #8
 801603c:	2b00      	cmp	r3, #0
 801603e:	d002      	beq.n	8016046 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8016040:	6878      	ldr	r0, [r7, #4]
 8016042:	f007 f8d5 	bl	801d1f0 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 8016046:	3708      	adds	r7, #8
 8016048:	46bd      	mov	sp, r7
 801604a:	bd80      	pop	{r7, pc}
 801604c:	08020c60 	.word	0x08020c60
 8016050:	08020e28 	.word	0x08020e28
 8016054:	08020cb0 	.word	0x08020cb0

08016058 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 8016058:	b580      	push	{r7, lr}
 801605a:	b082      	sub	sp, #8
 801605c:	af00      	add	r7, sp, #0
 801605e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8016060:	687b      	ldr	r3, [r7, #4]
 8016062:	2b00      	cmp	r3, #0
 8016064:	d107      	bne.n	8016076 <netif_set_link_up+0x1e>
 8016066:	4b13      	ldr	r3, [pc, #76]	@ (80160b4 <netif_set_link_up+0x5c>)
 8016068:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 801606c:	4912      	ldr	r1, [pc, #72]	@ (80160b8 <netif_set_link_up+0x60>)
 801606e:	4813      	ldr	r0, [pc, #76]	@ (80160bc <netif_set_link_up+0x64>)
 8016070:	f009 fb3c 	bl	801f6ec <iprintf>
 8016074:	e01b      	b.n	80160ae <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 8016076:	687b      	ldr	r3, [r7, #4]
 8016078:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801607c:	f003 0304 	and.w	r3, r3, #4
 8016080:	2b00      	cmp	r3, #0
 8016082:	d114      	bne.n	80160ae <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 8016084:	687b      	ldr	r3, [r7, #4]
 8016086:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801608a:	f043 0304 	orr.w	r3, r3, #4
 801608e:	b2da      	uxtb	r2, r3
 8016090:	687b      	ldr	r3, [r7, #4]
 8016092:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8016096:	2103      	movs	r1, #3
 8016098:	6878      	ldr	r0, [r7, #4]
 801609a:	f7ff ff6b 	bl	8015f74 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 801609e:	687b      	ldr	r3, [r7, #4]
 80160a0:	69db      	ldr	r3, [r3, #28]
 80160a2:	2b00      	cmp	r3, #0
 80160a4:	d003      	beq.n	80160ae <netif_set_link_up+0x56>
 80160a6:	687b      	ldr	r3, [r7, #4]
 80160a8:	69db      	ldr	r3, [r3, #28]
 80160aa:	6878      	ldr	r0, [r7, #4]
 80160ac:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 80160ae:	3708      	adds	r7, #8
 80160b0:	46bd      	mov	sp, r7
 80160b2:	bd80      	pop	{r7, pc}
 80160b4:	08020c60 	.word	0x08020c60
 80160b8:	08020e48 	.word	0x08020e48
 80160bc:	08020cb0 	.word	0x08020cb0

080160c0 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 80160c0:	b580      	push	{r7, lr}
 80160c2:	b082      	sub	sp, #8
 80160c4:	af00      	add	r7, sp, #0
 80160c6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 80160c8:	687b      	ldr	r3, [r7, #4]
 80160ca:	2b00      	cmp	r3, #0
 80160cc:	d107      	bne.n	80160de <netif_set_link_down+0x1e>
 80160ce:	4b11      	ldr	r3, [pc, #68]	@ (8016114 <netif_set_link_down+0x54>)
 80160d0:	f240 4206 	movw	r2, #1030	@ 0x406
 80160d4:	4910      	ldr	r1, [pc, #64]	@ (8016118 <netif_set_link_down+0x58>)
 80160d6:	4811      	ldr	r0, [pc, #68]	@ (801611c <netif_set_link_down+0x5c>)
 80160d8:	f009 fb08 	bl	801f6ec <iprintf>
 80160dc:	e017      	b.n	801610e <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 80160de:	687b      	ldr	r3, [r7, #4]
 80160e0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80160e4:	f003 0304 	and.w	r3, r3, #4
 80160e8:	2b00      	cmp	r3, #0
 80160ea:	d010      	beq.n	801610e <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 80160ec:	687b      	ldr	r3, [r7, #4]
 80160ee:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80160f2:	f023 0304 	bic.w	r3, r3, #4
 80160f6:	b2da      	uxtb	r2, r3
 80160f8:	687b      	ldr	r3, [r7, #4]
 80160fa:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 80160fe:	687b      	ldr	r3, [r7, #4]
 8016100:	69db      	ldr	r3, [r3, #28]
 8016102:	2b00      	cmp	r3, #0
 8016104:	d003      	beq.n	801610e <netif_set_link_down+0x4e>
 8016106:	687b      	ldr	r3, [r7, #4]
 8016108:	69db      	ldr	r3, [r3, #28]
 801610a:	6878      	ldr	r0, [r7, #4]
 801610c:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 801610e:	3708      	adds	r7, #8
 8016110:	46bd      	mov	sp, r7
 8016112:	bd80      	pop	{r7, pc}
 8016114:	08020c60 	.word	0x08020c60
 8016118:	08020e6c 	.word	0x08020e6c
 801611c:	08020cb0 	.word	0x08020cb0

08016120 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8016120:	b480      	push	{r7}
 8016122:	b083      	sub	sp, #12
 8016124:	af00      	add	r7, sp, #0
 8016126:	6078      	str	r0, [r7, #4]
 8016128:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 801612a:	687b      	ldr	r3, [r7, #4]
 801612c:	2b00      	cmp	r3, #0
 801612e:	d002      	beq.n	8016136 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8016130:	687b      	ldr	r3, [r7, #4]
 8016132:	683a      	ldr	r2, [r7, #0]
 8016134:	61da      	str	r2, [r3, #28]
  }
}
 8016136:	bf00      	nop
 8016138:	370c      	adds	r7, #12
 801613a:	46bd      	mov	sp, r7
 801613c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016140:	4770      	bx	lr

08016142 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8016142:	b480      	push	{r7}
 8016144:	b085      	sub	sp, #20
 8016146:	af00      	add	r7, sp, #0
 8016148:	60f8      	str	r0, [r7, #12]
 801614a:	60b9      	str	r1, [r7, #8]
 801614c:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 801614e:	f06f 030b 	mvn.w	r3, #11
}
 8016152:	4618      	mov	r0, r3
 8016154:	3714      	adds	r7, #20
 8016156:	46bd      	mov	sp, r7
 8016158:	f85d 7b04 	ldr.w	r7, [sp], #4
 801615c:	4770      	bx	lr
	...

08016160 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 8016160:	b480      	push	{r7}
 8016162:	b085      	sub	sp, #20
 8016164:	af00      	add	r7, sp, #0
 8016166:	4603      	mov	r3, r0
 8016168:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 801616a:	79fb      	ldrb	r3, [r7, #7]
 801616c:	2b00      	cmp	r3, #0
 801616e:	d013      	beq.n	8016198 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8016170:	4b0d      	ldr	r3, [pc, #52]	@ (80161a8 <netif_get_by_index+0x48>)
 8016172:	681b      	ldr	r3, [r3, #0]
 8016174:	60fb      	str	r3, [r7, #12]
 8016176:	e00c      	b.n	8016192 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 8016178:	68fb      	ldr	r3, [r7, #12]
 801617a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801617e:	3301      	adds	r3, #1
 8016180:	b2db      	uxtb	r3, r3
 8016182:	79fa      	ldrb	r2, [r7, #7]
 8016184:	429a      	cmp	r2, r3
 8016186:	d101      	bne.n	801618c <netif_get_by_index+0x2c>
        return netif; /* found! */
 8016188:	68fb      	ldr	r3, [r7, #12]
 801618a:	e006      	b.n	801619a <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 801618c:	68fb      	ldr	r3, [r7, #12]
 801618e:	681b      	ldr	r3, [r3, #0]
 8016190:	60fb      	str	r3, [r7, #12]
 8016192:	68fb      	ldr	r3, [r7, #12]
 8016194:	2b00      	cmp	r3, #0
 8016196:	d1ef      	bne.n	8016178 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8016198:	2300      	movs	r3, #0
}
 801619a:	4618      	mov	r0, r3
 801619c:	3714      	adds	r7, #20
 801619e:	46bd      	mov	sp, r7
 80161a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161a4:	4770      	bx	lr
 80161a6:	bf00      	nop
 80161a8:	240144cc 	.word	0x240144cc

080161ac <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 80161ac:	b580      	push	{r7, lr}
 80161ae:	b082      	sub	sp, #8
 80161b0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 80161b2:	f009 f8bf 	bl	801f334 <sys_arch_protect>
 80161b6:	6038      	str	r0, [r7, #0]
 80161b8:	4b0d      	ldr	r3, [pc, #52]	@ (80161f0 <pbuf_free_ooseq+0x44>)
 80161ba:	2200      	movs	r2, #0
 80161bc:	701a      	strb	r2, [r3, #0]
 80161be:	6838      	ldr	r0, [r7, #0]
 80161c0:	f009 f8c6 	bl	801f350 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 80161c4:	4b0b      	ldr	r3, [pc, #44]	@ (80161f4 <pbuf_free_ooseq+0x48>)
 80161c6:	681b      	ldr	r3, [r3, #0]
 80161c8:	607b      	str	r3, [r7, #4]
 80161ca:	e00a      	b.n	80161e2 <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 80161cc:	687b      	ldr	r3, [r7, #4]
 80161ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80161d0:	2b00      	cmp	r3, #0
 80161d2:	d003      	beq.n	80161dc <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 80161d4:	6878      	ldr	r0, [r7, #4]
 80161d6:	f002 f981 	bl	80184dc <tcp_free_ooseq>
      return;
 80161da:	e005      	b.n	80161e8 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 80161dc:	687b      	ldr	r3, [r7, #4]
 80161de:	68db      	ldr	r3, [r3, #12]
 80161e0:	607b      	str	r3, [r7, #4]
 80161e2:	687b      	ldr	r3, [r7, #4]
 80161e4:	2b00      	cmp	r3, #0
 80161e6:	d1f1      	bne.n	80161cc <pbuf_free_ooseq+0x20>
    }
  }
}
 80161e8:	3708      	adds	r7, #8
 80161ea:	46bd      	mov	sp, r7
 80161ec:	bd80      	pop	{r7, pc}
 80161ee:	bf00      	nop
 80161f0:	240144d5 	.word	0x240144d5
 80161f4:	240144e4 	.word	0x240144e4

080161f8 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 80161f8:	b580      	push	{r7, lr}
 80161fa:	b082      	sub	sp, #8
 80161fc:	af00      	add	r7, sp, #0
 80161fe:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 8016200:	f7ff ffd4 	bl	80161ac <pbuf_free_ooseq>
}
 8016204:	bf00      	nop
 8016206:	3708      	adds	r7, #8
 8016208:	46bd      	mov	sp, r7
 801620a:	bd80      	pop	{r7, pc}

0801620c <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 801620c:	b580      	push	{r7, lr}
 801620e:	b082      	sub	sp, #8
 8016210:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 8016212:	f009 f88f 	bl	801f334 <sys_arch_protect>
 8016216:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 8016218:	4b0f      	ldr	r3, [pc, #60]	@ (8016258 <pbuf_pool_is_empty+0x4c>)
 801621a:	781b      	ldrb	r3, [r3, #0]
 801621c:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 801621e:	4b0e      	ldr	r3, [pc, #56]	@ (8016258 <pbuf_pool_is_empty+0x4c>)
 8016220:	2201      	movs	r2, #1
 8016222:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 8016224:	6878      	ldr	r0, [r7, #4]
 8016226:	f009 f893 	bl	801f350 <sys_arch_unprotect>

  if (!queued) {
 801622a:	78fb      	ldrb	r3, [r7, #3]
 801622c:	2b00      	cmp	r3, #0
 801622e:	d10f      	bne.n	8016250 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 8016230:	2100      	movs	r1, #0
 8016232:	480a      	ldr	r0, [pc, #40]	@ (801625c <pbuf_pool_is_empty+0x50>)
 8016234:	f7ff fa30 	bl	8015698 <tcpip_try_callback>
 8016238:	4603      	mov	r3, r0
 801623a:	2b00      	cmp	r3, #0
 801623c:	d008      	beq.n	8016250 <pbuf_pool_is_empty+0x44>
 801623e:	f009 f879 	bl	801f334 <sys_arch_protect>
 8016242:	6078      	str	r0, [r7, #4]
 8016244:	4b04      	ldr	r3, [pc, #16]	@ (8016258 <pbuf_pool_is_empty+0x4c>)
 8016246:	2200      	movs	r2, #0
 8016248:	701a      	strb	r2, [r3, #0]
 801624a:	6878      	ldr	r0, [r7, #4]
 801624c:	f009 f880 	bl	801f350 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8016250:	bf00      	nop
 8016252:	3708      	adds	r7, #8
 8016254:	46bd      	mov	sp, r7
 8016256:	bd80      	pop	{r7, pc}
 8016258:	240144d5 	.word	0x240144d5
 801625c:	080161f9 	.word	0x080161f9

08016260 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8016260:	b480      	push	{r7}
 8016262:	b085      	sub	sp, #20
 8016264:	af00      	add	r7, sp, #0
 8016266:	60f8      	str	r0, [r7, #12]
 8016268:	60b9      	str	r1, [r7, #8]
 801626a:	4611      	mov	r1, r2
 801626c:	461a      	mov	r2, r3
 801626e:	460b      	mov	r3, r1
 8016270:	80fb      	strh	r3, [r7, #6]
 8016272:	4613      	mov	r3, r2
 8016274:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 8016276:	68fb      	ldr	r3, [r7, #12]
 8016278:	2200      	movs	r2, #0
 801627a:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 801627c:	68fb      	ldr	r3, [r7, #12]
 801627e:	68ba      	ldr	r2, [r7, #8]
 8016280:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 8016282:	68fb      	ldr	r3, [r7, #12]
 8016284:	88fa      	ldrh	r2, [r7, #6]
 8016286:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8016288:	68fb      	ldr	r3, [r7, #12]
 801628a:	88ba      	ldrh	r2, [r7, #4]
 801628c:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 801628e:	8b3b      	ldrh	r3, [r7, #24]
 8016290:	b2da      	uxtb	r2, r3
 8016292:	68fb      	ldr	r3, [r7, #12]
 8016294:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 8016296:	68fb      	ldr	r3, [r7, #12]
 8016298:	7f3a      	ldrb	r2, [r7, #28]
 801629a:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 801629c:	68fb      	ldr	r3, [r7, #12]
 801629e:	2201      	movs	r2, #1
 80162a0:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 80162a2:	68fb      	ldr	r3, [r7, #12]
 80162a4:	2200      	movs	r2, #0
 80162a6:	73da      	strb	r2, [r3, #15]
}
 80162a8:	bf00      	nop
 80162aa:	3714      	adds	r7, #20
 80162ac:	46bd      	mov	sp, r7
 80162ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162b2:	4770      	bx	lr

080162b4 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 80162b4:	b580      	push	{r7, lr}
 80162b6:	b08c      	sub	sp, #48	@ 0x30
 80162b8:	af02      	add	r7, sp, #8
 80162ba:	4603      	mov	r3, r0
 80162bc:	71fb      	strb	r3, [r7, #7]
 80162be:	460b      	mov	r3, r1
 80162c0:	80bb      	strh	r3, [r7, #4]
 80162c2:	4613      	mov	r3, r2
 80162c4:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 80162c6:	79fb      	ldrb	r3, [r7, #7]
 80162c8:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 80162ca:	887b      	ldrh	r3, [r7, #2]
 80162cc:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 80162d0:	d07f      	beq.n	80163d2 <pbuf_alloc+0x11e>
 80162d2:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 80162d6:	f300 80c7 	bgt.w	8016468 <pbuf_alloc+0x1b4>
 80162da:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 80162de:	d010      	beq.n	8016302 <pbuf_alloc+0x4e>
 80162e0:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 80162e4:	f300 80c0 	bgt.w	8016468 <pbuf_alloc+0x1b4>
 80162e8:	2b01      	cmp	r3, #1
 80162ea:	d002      	beq.n	80162f2 <pbuf_alloc+0x3e>
 80162ec:	2b41      	cmp	r3, #65	@ 0x41
 80162ee:	f040 80bb 	bne.w	8016468 <pbuf_alloc+0x1b4>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 80162f2:	887a      	ldrh	r2, [r7, #2]
 80162f4:	88bb      	ldrh	r3, [r7, #4]
 80162f6:	4619      	mov	r1, r3
 80162f8:	2000      	movs	r0, #0
 80162fa:	f000 f8d1 	bl	80164a0 <pbuf_alloc_reference>
 80162fe:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 8016300:	e0bc      	b.n	801647c <pbuf_alloc+0x1c8>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 8016302:	2300      	movs	r3, #0
 8016304:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 8016306:	2300      	movs	r3, #0
 8016308:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 801630a:	88bb      	ldrh	r3, [r7, #4]
 801630c:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 801630e:	200c      	movs	r0, #12
 8016310:	f7ff fb9a 	bl	8015a48 <memp_malloc>
 8016314:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8016316:	693b      	ldr	r3, [r7, #16]
 8016318:	2b00      	cmp	r3, #0
 801631a:	d109      	bne.n	8016330 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 801631c:	f7ff ff76 	bl	801620c <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 8016320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016322:	2b00      	cmp	r3, #0
 8016324:	d002      	beq.n	801632c <pbuf_alloc+0x78>
            pbuf_free(p);
 8016326:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8016328:	f000 faa6 	bl	8016878 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 801632c:	2300      	movs	r3, #0
 801632e:	e0a6      	b.n	801647e <pbuf_alloc+0x1ca>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8016330:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8016332:	3303      	adds	r3, #3
 8016334:	b29b      	uxth	r3, r3
 8016336:	f023 0303 	bic.w	r3, r3, #3
 801633a:	b29b      	uxth	r3, r3
 801633c:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 8016340:	b29b      	uxth	r3, r3
 8016342:	8b7a      	ldrh	r2, [r7, #26]
 8016344:	4293      	cmp	r3, r2
 8016346:	bf28      	it	cs
 8016348:	4613      	movcs	r3, r2
 801634a:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 801634c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801634e:	3310      	adds	r3, #16
 8016350:	693a      	ldr	r2, [r7, #16]
 8016352:	4413      	add	r3, r2
 8016354:	3303      	adds	r3, #3
 8016356:	f023 0303 	bic.w	r3, r3, #3
 801635a:	4618      	mov	r0, r3
 801635c:	89f9      	ldrh	r1, [r7, #14]
 801635e:	8b7a      	ldrh	r2, [r7, #26]
 8016360:	2300      	movs	r3, #0
 8016362:	9301      	str	r3, [sp, #4]
 8016364:	887b      	ldrh	r3, [r7, #2]
 8016366:	9300      	str	r3, [sp, #0]
 8016368:	460b      	mov	r3, r1
 801636a:	4601      	mov	r1, r0
 801636c:	6938      	ldr	r0, [r7, #16]
 801636e:	f7ff ff77 	bl	8016260 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8016372:	693b      	ldr	r3, [r7, #16]
 8016374:	685b      	ldr	r3, [r3, #4]
 8016376:	f003 0303 	and.w	r3, r3, #3
 801637a:	2b00      	cmp	r3, #0
 801637c:	d006      	beq.n	801638c <pbuf_alloc+0xd8>
 801637e:	4b42      	ldr	r3, [pc, #264]	@ (8016488 <pbuf_alloc+0x1d4>)
 8016380:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8016384:	4941      	ldr	r1, [pc, #260]	@ (801648c <pbuf_alloc+0x1d8>)
 8016386:	4842      	ldr	r0, [pc, #264]	@ (8016490 <pbuf_alloc+0x1dc>)
 8016388:	f009 f9b0 	bl	801f6ec <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 801638c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801638e:	3303      	adds	r3, #3
 8016390:	f023 0303 	bic.w	r3, r3, #3
 8016394:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 8016398:	d106      	bne.n	80163a8 <pbuf_alloc+0xf4>
 801639a:	4b3b      	ldr	r3, [pc, #236]	@ (8016488 <pbuf_alloc+0x1d4>)
 801639c:	f44f 7281 	mov.w	r2, #258	@ 0x102
 80163a0:	493c      	ldr	r1, [pc, #240]	@ (8016494 <pbuf_alloc+0x1e0>)
 80163a2:	483b      	ldr	r0, [pc, #236]	@ (8016490 <pbuf_alloc+0x1dc>)
 80163a4:	f009 f9a2 	bl	801f6ec <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 80163a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80163aa:	2b00      	cmp	r3, #0
 80163ac:	d102      	bne.n	80163b4 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 80163ae:	693b      	ldr	r3, [r7, #16]
 80163b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80163b2:	e002      	b.n	80163ba <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 80163b4:	69fb      	ldr	r3, [r7, #28]
 80163b6:	693a      	ldr	r2, [r7, #16]
 80163b8:	601a      	str	r2, [r3, #0]
        }
        last = q;
 80163ba:	693b      	ldr	r3, [r7, #16]
 80163bc:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 80163be:	8b7a      	ldrh	r2, [r7, #26]
 80163c0:	89fb      	ldrh	r3, [r7, #14]
 80163c2:	1ad3      	subs	r3, r2, r3
 80163c4:	837b      	strh	r3, [r7, #26]
        offset = 0;
 80163c6:	2300      	movs	r3, #0
 80163c8:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 80163ca:	8b7b      	ldrh	r3, [r7, #26]
 80163cc:	2b00      	cmp	r3, #0
 80163ce:	d19e      	bne.n	801630e <pbuf_alloc+0x5a>
      break;
 80163d0:	e054      	b.n	801647c <pbuf_alloc+0x1c8>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 80163d2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80163d4:	3303      	adds	r3, #3
 80163d6:	b29b      	uxth	r3, r3
 80163d8:	f023 0303 	bic.w	r3, r3, #3
 80163dc:	b29a      	uxth	r2, r3
 80163de:	88bb      	ldrh	r3, [r7, #4]
 80163e0:	3303      	adds	r3, #3
 80163e2:	b29b      	uxth	r3, r3
 80163e4:	f023 0303 	bic.w	r3, r3, #3
 80163e8:	b29b      	uxth	r3, r3
 80163ea:	4413      	add	r3, r2
 80163ec:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 80163ee:	8b3b      	ldrh	r3, [r7, #24]
 80163f0:	3310      	adds	r3, #16
 80163f2:	617b      	str	r3, [r7, #20]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 80163f4:	8b3a      	ldrh	r2, [r7, #24]
 80163f6:	88bb      	ldrh	r3, [r7, #4]
 80163f8:	3303      	adds	r3, #3
 80163fa:	f023 0303 	bic.w	r3, r3, #3
 80163fe:	429a      	cmp	r2, r3
 8016400:	d306      	bcc.n	8016410 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8016402:	88bb      	ldrh	r3, [r7, #4]
 8016404:	3303      	adds	r3, #3
 8016406:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 801640a:	697a      	ldr	r2, [r7, #20]
 801640c:	429a      	cmp	r2, r3
 801640e:	d201      	bcs.n	8016414 <pbuf_alloc+0x160>
        return NULL;
 8016410:	2300      	movs	r3, #0
 8016412:	e034      	b.n	801647e <pbuf_alloc+0x1ca>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8016414:	6978      	ldr	r0, [r7, #20]
 8016416:	f7ff fa23 	bl	8015860 <mem_malloc>
 801641a:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 801641c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801641e:	2b00      	cmp	r3, #0
 8016420:	d101      	bne.n	8016426 <pbuf_alloc+0x172>
        return NULL;
 8016422:	2300      	movs	r3, #0
 8016424:	e02b      	b.n	801647e <pbuf_alloc+0x1ca>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8016426:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8016428:	3310      	adds	r3, #16
 801642a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801642c:	4413      	add	r3, r2
 801642e:	3303      	adds	r3, #3
 8016430:	f023 0303 	bic.w	r3, r3, #3
 8016434:	4618      	mov	r0, r3
 8016436:	88b9      	ldrh	r1, [r7, #4]
 8016438:	88ba      	ldrh	r2, [r7, #4]
 801643a:	2300      	movs	r3, #0
 801643c:	9301      	str	r3, [sp, #4]
 801643e:	887b      	ldrh	r3, [r7, #2]
 8016440:	9300      	str	r3, [sp, #0]
 8016442:	460b      	mov	r3, r1
 8016444:	4601      	mov	r1, r0
 8016446:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8016448:	f7ff ff0a 	bl	8016260 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 801644c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801644e:	685b      	ldr	r3, [r3, #4]
 8016450:	f003 0303 	and.w	r3, r3, #3
 8016454:	2b00      	cmp	r3, #0
 8016456:	d010      	beq.n	801647a <pbuf_alloc+0x1c6>
 8016458:	4b0b      	ldr	r3, [pc, #44]	@ (8016488 <pbuf_alloc+0x1d4>)
 801645a:	f44f 7291 	mov.w	r2, #290	@ 0x122
 801645e:	490e      	ldr	r1, [pc, #56]	@ (8016498 <pbuf_alloc+0x1e4>)
 8016460:	480b      	ldr	r0, [pc, #44]	@ (8016490 <pbuf_alloc+0x1dc>)
 8016462:	f009 f943 	bl	801f6ec <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8016466:	e008      	b.n	801647a <pbuf_alloc+0x1c6>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8016468:	4b07      	ldr	r3, [pc, #28]	@ (8016488 <pbuf_alloc+0x1d4>)
 801646a:	f240 1227 	movw	r2, #295	@ 0x127
 801646e:	490b      	ldr	r1, [pc, #44]	@ (801649c <pbuf_alloc+0x1e8>)
 8016470:	4807      	ldr	r0, [pc, #28]	@ (8016490 <pbuf_alloc+0x1dc>)
 8016472:	f009 f93b 	bl	801f6ec <iprintf>
      return NULL;
 8016476:	2300      	movs	r3, #0
 8016478:	e001      	b.n	801647e <pbuf_alloc+0x1ca>
      break;
 801647a:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 801647c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801647e:	4618      	mov	r0, r3
 8016480:	3728      	adds	r7, #40	@ 0x28
 8016482:	46bd      	mov	sp, r7
 8016484:	bd80      	pop	{r7, pc}
 8016486:	bf00      	nop
 8016488:	08020e90 	.word	0x08020e90
 801648c:	08020ec0 	.word	0x08020ec0
 8016490:	08020ef0 	.word	0x08020ef0
 8016494:	08020f18 	.word	0x08020f18
 8016498:	08020f4c 	.word	0x08020f4c
 801649c:	08020f78 	.word	0x08020f78

080164a0 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 80164a0:	b580      	push	{r7, lr}
 80164a2:	b086      	sub	sp, #24
 80164a4:	af02      	add	r7, sp, #8
 80164a6:	6078      	str	r0, [r7, #4]
 80164a8:	460b      	mov	r3, r1
 80164aa:	807b      	strh	r3, [r7, #2]
 80164ac:	4613      	mov	r3, r2
 80164ae:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 80164b0:	883b      	ldrh	r3, [r7, #0]
 80164b2:	2b41      	cmp	r3, #65	@ 0x41
 80164b4:	d009      	beq.n	80164ca <pbuf_alloc_reference+0x2a>
 80164b6:	883b      	ldrh	r3, [r7, #0]
 80164b8:	2b01      	cmp	r3, #1
 80164ba:	d006      	beq.n	80164ca <pbuf_alloc_reference+0x2a>
 80164bc:	4b0f      	ldr	r3, [pc, #60]	@ (80164fc <pbuf_alloc_reference+0x5c>)
 80164be:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 80164c2:	490f      	ldr	r1, [pc, #60]	@ (8016500 <pbuf_alloc_reference+0x60>)
 80164c4:	480f      	ldr	r0, [pc, #60]	@ (8016504 <pbuf_alloc_reference+0x64>)
 80164c6:	f009 f911 	bl	801f6ec <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 80164ca:	200b      	movs	r0, #11
 80164cc:	f7ff fabc 	bl	8015a48 <memp_malloc>
 80164d0:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 80164d2:	68fb      	ldr	r3, [r7, #12]
 80164d4:	2b00      	cmp	r3, #0
 80164d6:	d101      	bne.n	80164dc <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 80164d8:	2300      	movs	r3, #0
 80164da:	e00b      	b.n	80164f4 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 80164dc:	8879      	ldrh	r1, [r7, #2]
 80164de:	887a      	ldrh	r2, [r7, #2]
 80164e0:	2300      	movs	r3, #0
 80164e2:	9301      	str	r3, [sp, #4]
 80164e4:	883b      	ldrh	r3, [r7, #0]
 80164e6:	9300      	str	r3, [sp, #0]
 80164e8:	460b      	mov	r3, r1
 80164ea:	6879      	ldr	r1, [r7, #4]
 80164ec:	68f8      	ldr	r0, [r7, #12]
 80164ee:	f7ff feb7 	bl	8016260 <pbuf_init_alloced_pbuf>
  return p;
 80164f2:	68fb      	ldr	r3, [r7, #12]
}
 80164f4:	4618      	mov	r0, r3
 80164f6:	3710      	adds	r7, #16
 80164f8:	46bd      	mov	sp, r7
 80164fa:	bd80      	pop	{r7, pc}
 80164fc:	08020e90 	.word	0x08020e90
 8016500:	08020f94 	.word	0x08020f94
 8016504:	08020ef0 	.word	0x08020ef0

08016508 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8016508:	b580      	push	{r7, lr}
 801650a:	b088      	sub	sp, #32
 801650c:	af02      	add	r7, sp, #8
 801650e:	607b      	str	r3, [r7, #4]
 8016510:	4603      	mov	r3, r0
 8016512:	73fb      	strb	r3, [r7, #15]
 8016514:	460b      	mov	r3, r1
 8016516:	81bb      	strh	r3, [r7, #12]
 8016518:	4613      	mov	r3, r2
 801651a:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 801651c:	7bfb      	ldrb	r3, [r7, #15]
 801651e:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8016520:	8a7b      	ldrh	r3, [r7, #18]
 8016522:	3303      	adds	r3, #3
 8016524:	f023 0203 	bic.w	r2, r3, #3
 8016528:	89bb      	ldrh	r3, [r7, #12]
 801652a:	441a      	add	r2, r3
 801652c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801652e:	429a      	cmp	r2, r3
 8016530:	d901      	bls.n	8016536 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8016532:	2300      	movs	r3, #0
 8016534:	e018      	b.n	8016568 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 8016536:	6a3b      	ldr	r3, [r7, #32]
 8016538:	2b00      	cmp	r3, #0
 801653a:	d007      	beq.n	801654c <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 801653c:	8a7b      	ldrh	r3, [r7, #18]
 801653e:	3303      	adds	r3, #3
 8016540:	f023 0303 	bic.w	r3, r3, #3
 8016544:	6a3a      	ldr	r2, [r7, #32]
 8016546:	4413      	add	r3, r2
 8016548:	617b      	str	r3, [r7, #20]
 801654a:	e001      	b.n	8016550 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 801654c:	2300      	movs	r3, #0
 801654e:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8016550:	6878      	ldr	r0, [r7, #4]
 8016552:	89b9      	ldrh	r1, [r7, #12]
 8016554:	89ba      	ldrh	r2, [r7, #12]
 8016556:	2302      	movs	r3, #2
 8016558:	9301      	str	r3, [sp, #4]
 801655a:	897b      	ldrh	r3, [r7, #10]
 801655c:	9300      	str	r3, [sp, #0]
 801655e:	460b      	mov	r3, r1
 8016560:	6979      	ldr	r1, [r7, #20]
 8016562:	f7ff fe7d 	bl	8016260 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 8016566:	687b      	ldr	r3, [r7, #4]
}
 8016568:	4618      	mov	r0, r3
 801656a:	3718      	adds	r7, #24
 801656c:	46bd      	mov	sp, r7
 801656e:	bd80      	pop	{r7, pc}

08016570 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8016570:	b580      	push	{r7, lr}
 8016572:	b084      	sub	sp, #16
 8016574:	af00      	add	r7, sp, #0
 8016576:	6078      	str	r0, [r7, #4]
 8016578:	460b      	mov	r3, r1
 801657a:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 801657c:	687b      	ldr	r3, [r7, #4]
 801657e:	2b00      	cmp	r3, #0
 8016580:	d106      	bne.n	8016590 <pbuf_realloc+0x20>
 8016582:	4b39      	ldr	r3, [pc, #228]	@ (8016668 <pbuf_realloc+0xf8>)
 8016584:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 8016588:	4938      	ldr	r1, [pc, #224]	@ (801666c <pbuf_realloc+0xfc>)
 801658a:	4839      	ldr	r0, [pc, #228]	@ (8016670 <pbuf_realloc+0x100>)
 801658c:	f009 f8ae 	bl	801f6ec <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8016590:	687b      	ldr	r3, [r7, #4]
 8016592:	891b      	ldrh	r3, [r3, #8]
 8016594:	887a      	ldrh	r2, [r7, #2]
 8016596:	429a      	cmp	r2, r3
 8016598:	d261      	bcs.n	801665e <pbuf_realloc+0xee>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 801659a:	687b      	ldr	r3, [r7, #4]
 801659c:	891a      	ldrh	r2, [r3, #8]
 801659e:	887b      	ldrh	r3, [r7, #2]
 80165a0:	1ad3      	subs	r3, r2, r3
 80165a2:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 80165a4:	887b      	ldrh	r3, [r7, #2]
 80165a6:	817b      	strh	r3, [r7, #10]
  q = p;
 80165a8:	687b      	ldr	r3, [r7, #4]
 80165aa:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 80165ac:	e018      	b.n	80165e0 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 80165ae:	68fb      	ldr	r3, [r7, #12]
 80165b0:	895b      	ldrh	r3, [r3, #10]
 80165b2:	897a      	ldrh	r2, [r7, #10]
 80165b4:	1ad3      	subs	r3, r2, r3
 80165b6:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 80165b8:	68fb      	ldr	r3, [r7, #12]
 80165ba:	891a      	ldrh	r2, [r3, #8]
 80165bc:	893b      	ldrh	r3, [r7, #8]
 80165be:	1ad3      	subs	r3, r2, r3
 80165c0:	b29a      	uxth	r2, r3
 80165c2:	68fb      	ldr	r3, [r7, #12]
 80165c4:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 80165c6:	68fb      	ldr	r3, [r7, #12]
 80165c8:	681b      	ldr	r3, [r3, #0]
 80165ca:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 80165cc:	68fb      	ldr	r3, [r7, #12]
 80165ce:	2b00      	cmp	r3, #0
 80165d0:	d106      	bne.n	80165e0 <pbuf_realloc+0x70>
 80165d2:	4b25      	ldr	r3, [pc, #148]	@ (8016668 <pbuf_realloc+0xf8>)
 80165d4:	f240 12af 	movw	r2, #431	@ 0x1af
 80165d8:	4926      	ldr	r1, [pc, #152]	@ (8016674 <pbuf_realloc+0x104>)
 80165da:	4825      	ldr	r0, [pc, #148]	@ (8016670 <pbuf_realloc+0x100>)
 80165dc:	f009 f886 	bl	801f6ec <iprintf>
  while (rem_len > q->len) {
 80165e0:	68fb      	ldr	r3, [r7, #12]
 80165e2:	895b      	ldrh	r3, [r3, #10]
 80165e4:	897a      	ldrh	r2, [r7, #10]
 80165e6:	429a      	cmp	r2, r3
 80165e8:	d8e1      	bhi.n	80165ae <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 80165ea:	68fb      	ldr	r3, [r7, #12]
 80165ec:	7b1b      	ldrb	r3, [r3, #12]
 80165ee:	f003 030f 	and.w	r3, r3, #15
 80165f2:	2b00      	cmp	r3, #0
 80165f4:	d11f      	bne.n	8016636 <pbuf_realloc+0xc6>
 80165f6:	68fb      	ldr	r3, [r7, #12]
 80165f8:	895b      	ldrh	r3, [r3, #10]
 80165fa:	897a      	ldrh	r2, [r7, #10]
 80165fc:	429a      	cmp	r2, r3
 80165fe:	d01a      	beq.n	8016636 <pbuf_realloc+0xc6>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8016600:	68fb      	ldr	r3, [r7, #12]
 8016602:	7b5b      	ldrb	r3, [r3, #13]
 8016604:	f003 0302 	and.w	r3, r3, #2
 8016608:	2b00      	cmp	r3, #0
 801660a:	d114      	bne.n	8016636 <pbuf_realloc+0xc6>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 801660c:	68fb      	ldr	r3, [r7, #12]
 801660e:	685a      	ldr	r2, [r3, #4]
 8016610:	68fb      	ldr	r3, [r7, #12]
 8016612:	1ad2      	subs	r2, r2, r3
 8016614:	897b      	ldrh	r3, [r7, #10]
 8016616:	4413      	add	r3, r2
 8016618:	4619      	mov	r1, r3
 801661a:	68f8      	ldr	r0, [r7, #12]
 801661c:	f7ff f913 	bl	8015846 <mem_trim>
 8016620:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8016622:	68fb      	ldr	r3, [r7, #12]
 8016624:	2b00      	cmp	r3, #0
 8016626:	d106      	bne.n	8016636 <pbuf_realloc+0xc6>
 8016628:	4b0f      	ldr	r3, [pc, #60]	@ (8016668 <pbuf_realloc+0xf8>)
 801662a:	f240 12bd 	movw	r2, #445	@ 0x1bd
 801662e:	4912      	ldr	r1, [pc, #72]	@ (8016678 <pbuf_realloc+0x108>)
 8016630:	480f      	ldr	r0, [pc, #60]	@ (8016670 <pbuf_realloc+0x100>)
 8016632:	f009 f85b 	bl	801f6ec <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8016636:	68fb      	ldr	r3, [r7, #12]
 8016638:	897a      	ldrh	r2, [r7, #10]
 801663a:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 801663c:	68fb      	ldr	r3, [r7, #12]
 801663e:	895a      	ldrh	r2, [r3, #10]
 8016640:	68fb      	ldr	r3, [r7, #12]
 8016642:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8016644:	68fb      	ldr	r3, [r7, #12]
 8016646:	681b      	ldr	r3, [r3, #0]
 8016648:	2b00      	cmp	r3, #0
 801664a:	d004      	beq.n	8016656 <pbuf_realloc+0xe6>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 801664c:	68fb      	ldr	r3, [r7, #12]
 801664e:	681b      	ldr	r3, [r3, #0]
 8016650:	4618      	mov	r0, r3
 8016652:	f000 f911 	bl	8016878 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8016656:	68fb      	ldr	r3, [r7, #12]
 8016658:	2200      	movs	r2, #0
 801665a:	601a      	str	r2, [r3, #0]
 801665c:	e000      	b.n	8016660 <pbuf_realloc+0xf0>
    return;
 801665e:	bf00      	nop

}
 8016660:	3710      	adds	r7, #16
 8016662:	46bd      	mov	sp, r7
 8016664:	bd80      	pop	{r7, pc}
 8016666:	bf00      	nop
 8016668:	08020e90 	.word	0x08020e90
 801666c:	08020fa8 	.word	0x08020fa8
 8016670:	08020ef0 	.word	0x08020ef0
 8016674:	08020fc0 	.word	0x08020fc0
 8016678:	08020fd8 	.word	0x08020fd8

0801667c <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 801667c:	b580      	push	{r7, lr}
 801667e:	b086      	sub	sp, #24
 8016680:	af00      	add	r7, sp, #0
 8016682:	60f8      	str	r0, [r7, #12]
 8016684:	60b9      	str	r1, [r7, #8]
 8016686:	4613      	mov	r3, r2
 8016688:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 801668a:	68fb      	ldr	r3, [r7, #12]
 801668c:	2b00      	cmp	r3, #0
 801668e:	d106      	bne.n	801669e <pbuf_add_header_impl+0x22>
 8016690:	4b2b      	ldr	r3, [pc, #172]	@ (8016740 <pbuf_add_header_impl+0xc4>)
 8016692:	f240 12df 	movw	r2, #479	@ 0x1df
 8016696:	492b      	ldr	r1, [pc, #172]	@ (8016744 <pbuf_add_header_impl+0xc8>)
 8016698:	482b      	ldr	r0, [pc, #172]	@ (8016748 <pbuf_add_header_impl+0xcc>)
 801669a:	f009 f827 	bl	801f6ec <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 801669e:	68fb      	ldr	r3, [r7, #12]
 80166a0:	2b00      	cmp	r3, #0
 80166a2:	d003      	beq.n	80166ac <pbuf_add_header_impl+0x30>
 80166a4:	68bb      	ldr	r3, [r7, #8]
 80166a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80166aa:	d301      	bcc.n	80166b0 <pbuf_add_header_impl+0x34>
    return 1;
 80166ac:	2301      	movs	r3, #1
 80166ae:	e043      	b.n	8016738 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 80166b0:	68bb      	ldr	r3, [r7, #8]
 80166b2:	2b00      	cmp	r3, #0
 80166b4:	d101      	bne.n	80166ba <pbuf_add_header_impl+0x3e>
    return 0;
 80166b6:	2300      	movs	r3, #0
 80166b8:	e03e      	b.n	8016738 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 80166ba:	68bb      	ldr	r3, [r7, #8]
 80166bc:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 80166be:	68fb      	ldr	r3, [r7, #12]
 80166c0:	891a      	ldrh	r2, [r3, #8]
 80166c2:	8a7b      	ldrh	r3, [r7, #18]
 80166c4:	4413      	add	r3, r2
 80166c6:	b29b      	uxth	r3, r3
 80166c8:	8a7a      	ldrh	r2, [r7, #18]
 80166ca:	429a      	cmp	r2, r3
 80166cc:	d901      	bls.n	80166d2 <pbuf_add_header_impl+0x56>
    return 1;
 80166ce:	2301      	movs	r3, #1
 80166d0:	e032      	b.n	8016738 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 80166d2:	68fb      	ldr	r3, [r7, #12]
 80166d4:	7b1b      	ldrb	r3, [r3, #12]
 80166d6:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 80166d8:	8a3b      	ldrh	r3, [r7, #16]
 80166da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80166de:	2b00      	cmp	r3, #0
 80166e0:	d00c      	beq.n	80166fc <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 80166e2:	68fb      	ldr	r3, [r7, #12]
 80166e4:	685a      	ldr	r2, [r3, #4]
 80166e6:	68bb      	ldr	r3, [r7, #8]
 80166e8:	425b      	negs	r3, r3
 80166ea:	4413      	add	r3, r2
 80166ec:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 80166ee:	68fb      	ldr	r3, [r7, #12]
 80166f0:	3310      	adds	r3, #16
 80166f2:	697a      	ldr	r2, [r7, #20]
 80166f4:	429a      	cmp	r2, r3
 80166f6:	d20d      	bcs.n	8016714 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 80166f8:	2301      	movs	r3, #1
 80166fa:	e01d      	b.n	8016738 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 80166fc:	79fb      	ldrb	r3, [r7, #7]
 80166fe:	2b00      	cmp	r3, #0
 8016700:	d006      	beq.n	8016710 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8016702:	68fb      	ldr	r3, [r7, #12]
 8016704:	685a      	ldr	r2, [r3, #4]
 8016706:	68bb      	ldr	r3, [r7, #8]
 8016708:	425b      	negs	r3, r3
 801670a:	4413      	add	r3, r2
 801670c:	617b      	str	r3, [r7, #20]
 801670e:	e001      	b.n	8016714 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8016710:	2301      	movs	r3, #1
 8016712:	e011      	b.n	8016738 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8016714:	68fb      	ldr	r3, [r7, #12]
 8016716:	697a      	ldr	r2, [r7, #20]
 8016718:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 801671a:	68fb      	ldr	r3, [r7, #12]
 801671c:	895a      	ldrh	r2, [r3, #10]
 801671e:	8a7b      	ldrh	r3, [r7, #18]
 8016720:	4413      	add	r3, r2
 8016722:	b29a      	uxth	r2, r3
 8016724:	68fb      	ldr	r3, [r7, #12]
 8016726:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8016728:	68fb      	ldr	r3, [r7, #12]
 801672a:	891a      	ldrh	r2, [r3, #8]
 801672c:	8a7b      	ldrh	r3, [r7, #18]
 801672e:	4413      	add	r3, r2
 8016730:	b29a      	uxth	r2, r3
 8016732:	68fb      	ldr	r3, [r7, #12]
 8016734:	811a      	strh	r2, [r3, #8]


  return 0;
 8016736:	2300      	movs	r3, #0
}
 8016738:	4618      	mov	r0, r3
 801673a:	3718      	adds	r7, #24
 801673c:	46bd      	mov	sp, r7
 801673e:	bd80      	pop	{r7, pc}
 8016740:	08020e90 	.word	0x08020e90
 8016744:	08020ff4 	.word	0x08020ff4
 8016748:	08020ef0 	.word	0x08020ef0

0801674c <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 801674c:	b580      	push	{r7, lr}
 801674e:	b082      	sub	sp, #8
 8016750:	af00      	add	r7, sp, #0
 8016752:	6078      	str	r0, [r7, #4]
 8016754:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 8016756:	2200      	movs	r2, #0
 8016758:	6839      	ldr	r1, [r7, #0]
 801675a:	6878      	ldr	r0, [r7, #4]
 801675c:	f7ff ff8e 	bl	801667c <pbuf_add_header_impl>
 8016760:	4603      	mov	r3, r0
}
 8016762:	4618      	mov	r0, r3
 8016764:	3708      	adds	r7, #8
 8016766:	46bd      	mov	sp, r7
 8016768:	bd80      	pop	{r7, pc}
	...

0801676c <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 801676c:	b580      	push	{r7, lr}
 801676e:	b084      	sub	sp, #16
 8016770:	af00      	add	r7, sp, #0
 8016772:	6078      	str	r0, [r7, #4]
 8016774:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8016776:	687b      	ldr	r3, [r7, #4]
 8016778:	2b00      	cmp	r3, #0
 801677a:	d106      	bne.n	801678a <pbuf_remove_header+0x1e>
 801677c:	4b20      	ldr	r3, [pc, #128]	@ (8016800 <pbuf_remove_header+0x94>)
 801677e:	f240 224b 	movw	r2, #587	@ 0x24b
 8016782:	4920      	ldr	r1, [pc, #128]	@ (8016804 <pbuf_remove_header+0x98>)
 8016784:	4820      	ldr	r0, [pc, #128]	@ (8016808 <pbuf_remove_header+0x9c>)
 8016786:	f008 ffb1 	bl	801f6ec <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 801678a:	687b      	ldr	r3, [r7, #4]
 801678c:	2b00      	cmp	r3, #0
 801678e:	d003      	beq.n	8016798 <pbuf_remove_header+0x2c>
 8016790:	683b      	ldr	r3, [r7, #0]
 8016792:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8016796:	d301      	bcc.n	801679c <pbuf_remove_header+0x30>
    return 1;
 8016798:	2301      	movs	r3, #1
 801679a:	e02c      	b.n	80167f6 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 801679c:	683b      	ldr	r3, [r7, #0]
 801679e:	2b00      	cmp	r3, #0
 80167a0:	d101      	bne.n	80167a6 <pbuf_remove_header+0x3a>
    return 0;
 80167a2:	2300      	movs	r3, #0
 80167a4:	e027      	b.n	80167f6 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 80167a6:	683b      	ldr	r3, [r7, #0]
 80167a8:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 80167aa:	687b      	ldr	r3, [r7, #4]
 80167ac:	895b      	ldrh	r3, [r3, #10]
 80167ae:	89fa      	ldrh	r2, [r7, #14]
 80167b0:	429a      	cmp	r2, r3
 80167b2:	d908      	bls.n	80167c6 <pbuf_remove_header+0x5a>
 80167b4:	4b12      	ldr	r3, [pc, #72]	@ (8016800 <pbuf_remove_header+0x94>)
 80167b6:	f240 2255 	movw	r2, #597	@ 0x255
 80167ba:	4914      	ldr	r1, [pc, #80]	@ (801680c <pbuf_remove_header+0xa0>)
 80167bc:	4812      	ldr	r0, [pc, #72]	@ (8016808 <pbuf_remove_header+0x9c>)
 80167be:	f008 ff95 	bl	801f6ec <iprintf>
 80167c2:	2301      	movs	r3, #1
 80167c4:	e017      	b.n	80167f6 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 80167c6:	687b      	ldr	r3, [r7, #4]
 80167c8:	685b      	ldr	r3, [r3, #4]
 80167ca:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 80167cc:	687b      	ldr	r3, [r7, #4]
 80167ce:	685a      	ldr	r2, [r3, #4]
 80167d0:	683b      	ldr	r3, [r7, #0]
 80167d2:	441a      	add	r2, r3
 80167d4:	687b      	ldr	r3, [r7, #4]
 80167d6:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 80167d8:	687b      	ldr	r3, [r7, #4]
 80167da:	895a      	ldrh	r2, [r3, #10]
 80167dc:	89fb      	ldrh	r3, [r7, #14]
 80167de:	1ad3      	subs	r3, r2, r3
 80167e0:	b29a      	uxth	r2, r3
 80167e2:	687b      	ldr	r3, [r7, #4]
 80167e4:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 80167e6:	687b      	ldr	r3, [r7, #4]
 80167e8:	891a      	ldrh	r2, [r3, #8]
 80167ea:	89fb      	ldrh	r3, [r7, #14]
 80167ec:	1ad3      	subs	r3, r2, r3
 80167ee:	b29a      	uxth	r2, r3
 80167f0:	687b      	ldr	r3, [r7, #4]
 80167f2:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 80167f4:	2300      	movs	r3, #0
}
 80167f6:	4618      	mov	r0, r3
 80167f8:	3710      	adds	r7, #16
 80167fa:	46bd      	mov	sp, r7
 80167fc:	bd80      	pop	{r7, pc}
 80167fe:	bf00      	nop
 8016800:	08020e90 	.word	0x08020e90
 8016804:	08020ff4 	.word	0x08020ff4
 8016808:	08020ef0 	.word	0x08020ef0
 801680c:	08021000 	.word	0x08021000

08016810 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8016810:	b580      	push	{r7, lr}
 8016812:	b082      	sub	sp, #8
 8016814:	af00      	add	r7, sp, #0
 8016816:	6078      	str	r0, [r7, #4]
 8016818:	460b      	mov	r3, r1
 801681a:	807b      	strh	r3, [r7, #2]
 801681c:	4613      	mov	r3, r2
 801681e:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8016820:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8016824:	2b00      	cmp	r3, #0
 8016826:	da08      	bge.n	801683a <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8016828:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801682c:	425b      	negs	r3, r3
 801682e:	4619      	mov	r1, r3
 8016830:	6878      	ldr	r0, [r7, #4]
 8016832:	f7ff ff9b 	bl	801676c <pbuf_remove_header>
 8016836:	4603      	mov	r3, r0
 8016838:	e007      	b.n	801684a <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 801683a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801683e:	787a      	ldrb	r2, [r7, #1]
 8016840:	4619      	mov	r1, r3
 8016842:	6878      	ldr	r0, [r7, #4]
 8016844:	f7ff ff1a 	bl	801667c <pbuf_add_header_impl>
 8016848:	4603      	mov	r3, r0
  }
}
 801684a:	4618      	mov	r0, r3
 801684c:	3708      	adds	r7, #8
 801684e:	46bd      	mov	sp, r7
 8016850:	bd80      	pop	{r7, pc}

08016852 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8016852:	b580      	push	{r7, lr}
 8016854:	b082      	sub	sp, #8
 8016856:	af00      	add	r7, sp, #0
 8016858:	6078      	str	r0, [r7, #4]
 801685a:	460b      	mov	r3, r1
 801685c:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 801685e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8016862:	2201      	movs	r2, #1
 8016864:	4619      	mov	r1, r3
 8016866:	6878      	ldr	r0, [r7, #4]
 8016868:	f7ff ffd2 	bl	8016810 <pbuf_header_impl>
 801686c:	4603      	mov	r3, r0
}
 801686e:	4618      	mov	r0, r3
 8016870:	3708      	adds	r7, #8
 8016872:	46bd      	mov	sp, r7
 8016874:	bd80      	pop	{r7, pc}
	...

08016878 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8016878:	b580      	push	{r7, lr}
 801687a:	b088      	sub	sp, #32
 801687c:	af00      	add	r7, sp, #0
 801687e:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8016880:	687b      	ldr	r3, [r7, #4]
 8016882:	2b00      	cmp	r3, #0
 8016884:	d10b      	bne.n	801689e <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 8016886:	687b      	ldr	r3, [r7, #4]
 8016888:	2b00      	cmp	r3, #0
 801688a:	d106      	bne.n	801689a <pbuf_free+0x22>
 801688c:	4b3b      	ldr	r3, [pc, #236]	@ (801697c <pbuf_free+0x104>)
 801688e:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 8016892:	493b      	ldr	r1, [pc, #236]	@ (8016980 <pbuf_free+0x108>)
 8016894:	483b      	ldr	r0, [pc, #236]	@ (8016984 <pbuf_free+0x10c>)
 8016896:	f008 ff29 	bl	801f6ec <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 801689a:	2300      	movs	r3, #0
 801689c:	e069      	b.n	8016972 <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 801689e:	2300      	movs	r3, #0
 80168a0:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 80168a2:	e062      	b.n	801696a <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 80168a4:	f008 fd46 	bl	801f334 <sys_arch_protect>
 80168a8:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 80168aa:	687b      	ldr	r3, [r7, #4]
 80168ac:	7b9b      	ldrb	r3, [r3, #14]
 80168ae:	2b00      	cmp	r3, #0
 80168b0:	d106      	bne.n	80168c0 <pbuf_free+0x48>
 80168b2:	4b32      	ldr	r3, [pc, #200]	@ (801697c <pbuf_free+0x104>)
 80168b4:	f240 22f1 	movw	r2, #753	@ 0x2f1
 80168b8:	4933      	ldr	r1, [pc, #204]	@ (8016988 <pbuf_free+0x110>)
 80168ba:	4832      	ldr	r0, [pc, #200]	@ (8016984 <pbuf_free+0x10c>)
 80168bc:	f008 ff16 	bl	801f6ec <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 80168c0:	687b      	ldr	r3, [r7, #4]
 80168c2:	7b9b      	ldrb	r3, [r3, #14]
 80168c4:	3b01      	subs	r3, #1
 80168c6:	b2da      	uxtb	r2, r3
 80168c8:	687b      	ldr	r3, [r7, #4]
 80168ca:	739a      	strb	r2, [r3, #14]
 80168cc:	687b      	ldr	r3, [r7, #4]
 80168ce:	7b9b      	ldrb	r3, [r3, #14]
 80168d0:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 80168d2:	69b8      	ldr	r0, [r7, #24]
 80168d4:	f008 fd3c 	bl	801f350 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 80168d8:	7dfb      	ldrb	r3, [r7, #23]
 80168da:	2b00      	cmp	r3, #0
 80168dc:	d143      	bne.n	8016966 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 80168de:	687b      	ldr	r3, [r7, #4]
 80168e0:	681b      	ldr	r3, [r3, #0]
 80168e2:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 80168e4:	687b      	ldr	r3, [r7, #4]
 80168e6:	7b1b      	ldrb	r3, [r3, #12]
 80168e8:	f003 030f 	and.w	r3, r3, #15
 80168ec:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 80168ee:	687b      	ldr	r3, [r7, #4]
 80168f0:	7b5b      	ldrb	r3, [r3, #13]
 80168f2:	f003 0302 	and.w	r3, r3, #2
 80168f6:	2b00      	cmp	r3, #0
 80168f8:	d011      	beq.n	801691e <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 80168fa:	687b      	ldr	r3, [r7, #4]
 80168fc:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 80168fe:	68bb      	ldr	r3, [r7, #8]
 8016900:	691b      	ldr	r3, [r3, #16]
 8016902:	2b00      	cmp	r3, #0
 8016904:	d106      	bne.n	8016914 <pbuf_free+0x9c>
 8016906:	4b1d      	ldr	r3, [pc, #116]	@ (801697c <pbuf_free+0x104>)
 8016908:	f240 22ff 	movw	r2, #767	@ 0x2ff
 801690c:	491f      	ldr	r1, [pc, #124]	@ (801698c <pbuf_free+0x114>)
 801690e:	481d      	ldr	r0, [pc, #116]	@ (8016984 <pbuf_free+0x10c>)
 8016910:	f008 feec 	bl	801f6ec <iprintf>
        pc->custom_free_function(p);
 8016914:	68bb      	ldr	r3, [r7, #8]
 8016916:	691b      	ldr	r3, [r3, #16]
 8016918:	6878      	ldr	r0, [r7, #4]
 801691a:	4798      	blx	r3
 801691c:	e01d      	b.n	801695a <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 801691e:	7bfb      	ldrb	r3, [r7, #15]
 8016920:	2b02      	cmp	r3, #2
 8016922:	d104      	bne.n	801692e <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 8016924:	6879      	ldr	r1, [r7, #4]
 8016926:	200c      	movs	r0, #12
 8016928:	f7ff f904 	bl	8015b34 <memp_free>
 801692c:	e015      	b.n	801695a <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 801692e:	7bfb      	ldrb	r3, [r7, #15]
 8016930:	2b01      	cmp	r3, #1
 8016932:	d104      	bne.n	801693e <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 8016934:	6879      	ldr	r1, [r7, #4]
 8016936:	200b      	movs	r0, #11
 8016938:	f7ff f8fc 	bl	8015b34 <memp_free>
 801693c:	e00d      	b.n	801695a <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 801693e:	7bfb      	ldrb	r3, [r7, #15]
 8016940:	2b00      	cmp	r3, #0
 8016942:	d103      	bne.n	801694c <pbuf_free+0xd4>
          mem_free(p);
 8016944:	6878      	ldr	r0, [r7, #4]
 8016946:	f7fe ffb7 	bl	80158b8 <mem_free>
 801694a:	e006      	b.n	801695a <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 801694c:	4b0b      	ldr	r3, [pc, #44]	@ (801697c <pbuf_free+0x104>)
 801694e:	f240 320f 	movw	r2, #783	@ 0x30f
 8016952:	490f      	ldr	r1, [pc, #60]	@ (8016990 <pbuf_free+0x118>)
 8016954:	480b      	ldr	r0, [pc, #44]	@ (8016984 <pbuf_free+0x10c>)
 8016956:	f008 fec9 	bl	801f6ec <iprintf>
        }
      }
      count++;
 801695a:	7ffb      	ldrb	r3, [r7, #31]
 801695c:	3301      	adds	r3, #1
 801695e:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 8016960:	693b      	ldr	r3, [r7, #16]
 8016962:	607b      	str	r3, [r7, #4]
 8016964:	e001      	b.n	801696a <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 8016966:	2300      	movs	r3, #0
 8016968:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 801696a:	687b      	ldr	r3, [r7, #4]
 801696c:	2b00      	cmp	r3, #0
 801696e:	d199      	bne.n	80168a4 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8016970:	7ffb      	ldrb	r3, [r7, #31]
}
 8016972:	4618      	mov	r0, r3
 8016974:	3720      	adds	r7, #32
 8016976:	46bd      	mov	sp, r7
 8016978:	bd80      	pop	{r7, pc}
 801697a:	bf00      	nop
 801697c:	08020e90 	.word	0x08020e90
 8016980:	08020ff4 	.word	0x08020ff4
 8016984:	08020ef0 	.word	0x08020ef0
 8016988:	08021020 	.word	0x08021020
 801698c:	08021038 	.word	0x08021038
 8016990:	0802105c 	.word	0x0802105c

08016994 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8016994:	b480      	push	{r7}
 8016996:	b085      	sub	sp, #20
 8016998:	af00      	add	r7, sp, #0
 801699a:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 801699c:	2300      	movs	r3, #0
 801699e:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 80169a0:	e005      	b.n	80169ae <pbuf_clen+0x1a>
    ++len;
 80169a2:	89fb      	ldrh	r3, [r7, #14]
 80169a4:	3301      	adds	r3, #1
 80169a6:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 80169a8:	687b      	ldr	r3, [r7, #4]
 80169aa:	681b      	ldr	r3, [r3, #0]
 80169ac:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80169ae:	687b      	ldr	r3, [r7, #4]
 80169b0:	2b00      	cmp	r3, #0
 80169b2:	d1f6      	bne.n	80169a2 <pbuf_clen+0xe>
  }
  return len;
 80169b4:	89fb      	ldrh	r3, [r7, #14]
}
 80169b6:	4618      	mov	r0, r3
 80169b8:	3714      	adds	r7, #20
 80169ba:	46bd      	mov	sp, r7
 80169bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80169c0:	4770      	bx	lr
	...

080169c4 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 80169c4:	b580      	push	{r7, lr}
 80169c6:	b084      	sub	sp, #16
 80169c8:	af00      	add	r7, sp, #0
 80169ca:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 80169cc:	687b      	ldr	r3, [r7, #4]
 80169ce:	2b00      	cmp	r3, #0
 80169d0:	d016      	beq.n	8016a00 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 80169d2:	f008 fcaf 	bl	801f334 <sys_arch_protect>
 80169d6:	60f8      	str	r0, [r7, #12]
 80169d8:	687b      	ldr	r3, [r7, #4]
 80169da:	7b9b      	ldrb	r3, [r3, #14]
 80169dc:	3301      	adds	r3, #1
 80169de:	b2da      	uxtb	r2, r3
 80169e0:	687b      	ldr	r3, [r7, #4]
 80169e2:	739a      	strb	r2, [r3, #14]
 80169e4:	68f8      	ldr	r0, [r7, #12]
 80169e6:	f008 fcb3 	bl	801f350 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 80169ea:	687b      	ldr	r3, [r7, #4]
 80169ec:	7b9b      	ldrb	r3, [r3, #14]
 80169ee:	2b00      	cmp	r3, #0
 80169f0:	d106      	bne.n	8016a00 <pbuf_ref+0x3c>
 80169f2:	4b05      	ldr	r3, [pc, #20]	@ (8016a08 <pbuf_ref+0x44>)
 80169f4:	f240 3242 	movw	r2, #834	@ 0x342
 80169f8:	4904      	ldr	r1, [pc, #16]	@ (8016a0c <pbuf_ref+0x48>)
 80169fa:	4805      	ldr	r0, [pc, #20]	@ (8016a10 <pbuf_ref+0x4c>)
 80169fc:	f008 fe76 	bl	801f6ec <iprintf>
  }
}
 8016a00:	bf00      	nop
 8016a02:	3710      	adds	r7, #16
 8016a04:	46bd      	mov	sp, r7
 8016a06:	bd80      	pop	{r7, pc}
 8016a08:	08020e90 	.word	0x08020e90
 8016a0c:	08021070 	.word	0x08021070
 8016a10:	08020ef0 	.word	0x08020ef0

08016a14 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8016a14:	b580      	push	{r7, lr}
 8016a16:	b084      	sub	sp, #16
 8016a18:	af00      	add	r7, sp, #0
 8016a1a:	6078      	str	r0, [r7, #4]
 8016a1c:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8016a1e:	687b      	ldr	r3, [r7, #4]
 8016a20:	2b00      	cmp	r3, #0
 8016a22:	d002      	beq.n	8016a2a <pbuf_cat+0x16>
 8016a24:	683b      	ldr	r3, [r7, #0]
 8016a26:	2b00      	cmp	r3, #0
 8016a28:	d107      	bne.n	8016a3a <pbuf_cat+0x26>
 8016a2a:	4b20      	ldr	r3, [pc, #128]	@ (8016aac <pbuf_cat+0x98>)
 8016a2c:	f240 3259 	movw	r2, #857	@ 0x359
 8016a30:	491f      	ldr	r1, [pc, #124]	@ (8016ab0 <pbuf_cat+0x9c>)
 8016a32:	4820      	ldr	r0, [pc, #128]	@ (8016ab4 <pbuf_cat+0xa0>)
 8016a34:	f008 fe5a 	bl	801f6ec <iprintf>
 8016a38:	e034      	b.n	8016aa4 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8016a3a:	687b      	ldr	r3, [r7, #4]
 8016a3c:	60fb      	str	r3, [r7, #12]
 8016a3e:	e00a      	b.n	8016a56 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8016a40:	68fb      	ldr	r3, [r7, #12]
 8016a42:	891a      	ldrh	r2, [r3, #8]
 8016a44:	683b      	ldr	r3, [r7, #0]
 8016a46:	891b      	ldrh	r3, [r3, #8]
 8016a48:	4413      	add	r3, r2
 8016a4a:	b29a      	uxth	r2, r3
 8016a4c:	68fb      	ldr	r3, [r7, #12]
 8016a4e:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8016a50:	68fb      	ldr	r3, [r7, #12]
 8016a52:	681b      	ldr	r3, [r3, #0]
 8016a54:	60fb      	str	r3, [r7, #12]
 8016a56:	68fb      	ldr	r3, [r7, #12]
 8016a58:	681b      	ldr	r3, [r3, #0]
 8016a5a:	2b00      	cmp	r3, #0
 8016a5c:	d1f0      	bne.n	8016a40 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8016a5e:	68fb      	ldr	r3, [r7, #12]
 8016a60:	891a      	ldrh	r2, [r3, #8]
 8016a62:	68fb      	ldr	r3, [r7, #12]
 8016a64:	895b      	ldrh	r3, [r3, #10]
 8016a66:	429a      	cmp	r2, r3
 8016a68:	d006      	beq.n	8016a78 <pbuf_cat+0x64>
 8016a6a:	4b10      	ldr	r3, [pc, #64]	@ (8016aac <pbuf_cat+0x98>)
 8016a6c:	f240 3262 	movw	r2, #866	@ 0x362
 8016a70:	4911      	ldr	r1, [pc, #68]	@ (8016ab8 <pbuf_cat+0xa4>)
 8016a72:	4810      	ldr	r0, [pc, #64]	@ (8016ab4 <pbuf_cat+0xa0>)
 8016a74:	f008 fe3a 	bl	801f6ec <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8016a78:	68fb      	ldr	r3, [r7, #12]
 8016a7a:	681b      	ldr	r3, [r3, #0]
 8016a7c:	2b00      	cmp	r3, #0
 8016a7e:	d006      	beq.n	8016a8e <pbuf_cat+0x7a>
 8016a80:	4b0a      	ldr	r3, [pc, #40]	@ (8016aac <pbuf_cat+0x98>)
 8016a82:	f240 3263 	movw	r2, #867	@ 0x363
 8016a86:	490d      	ldr	r1, [pc, #52]	@ (8016abc <pbuf_cat+0xa8>)
 8016a88:	480a      	ldr	r0, [pc, #40]	@ (8016ab4 <pbuf_cat+0xa0>)
 8016a8a:	f008 fe2f 	bl	801f6ec <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8016a8e:	68fb      	ldr	r3, [r7, #12]
 8016a90:	891a      	ldrh	r2, [r3, #8]
 8016a92:	683b      	ldr	r3, [r7, #0]
 8016a94:	891b      	ldrh	r3, [r3, #8]
 8016a96:	4413      	add	r3, r2
 8016a98:	b29a      	uxth	r2, r3
 8016a9a:	68fb      	ldr	r3, [r7, #12]
 8016a9c:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8016a9e:	68fb      	ldr	r3, [r7, #12]
 8016aa0:	683a      	ldr	r2, [r7, #0]
 8016aa2:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8016aa4:	3710      	adds	r7, #16
 8016aa6:	46bd      	mov	sp, r7
 8016aa8:	bd80      	pop	{r7, pc}
 8016aaa:	bf00      	nop
 8016aac:	08020e90 	.word	0x08020e90
 8016ab0:	08021084 	.word	0x08021084
 8016ab4:	08020ef0 	.word	0x08020ef0
 8016ab8:	080210bc 	.word	0x080210bc
 8016abc:	080210ec 	.word	0x080210ec

08016ac0 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8016ac0:	b580      	push	{r7, lr}
 8016ac2:	b082      	sub	sp, #8
 8016ac4:	af00      	add	r7, sp, #0
 8016ac6:	6078      	str	r0, [r7, #4]
 8016ac8:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 8016aca:	6839      	ldr	r1, [r7, #0]
 8016acc:	6878      	ldr	r0, [r7, #4]
 8016ace:	f7ff ffa1 	bl	8016a14 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 8016ad2:	6838      	ldr	r0, [r7, #0]
 8016ad4:	f7ff ff76 	bl	80169c4 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 8016ad8:	bf00      	nop
 8016ada:	3708      	adds	r7, #8
 8016adc:	46bd      	mov	sp, r7
 8016ade:	bd80      	pop	{r7, pc}

08016ae0 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8016ae0:	b580      	push	{r7, lr}
 8016ae2:	b086      	sub	sp, #24
 8016ae4:	af00      	add	r7, sp, #0
 8016ae6:	6078      	str	r0, [r7, #4]
 8016ae8:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8016aea:	2300      	movs	r3, #0
 8016aec:	617b      	str	r3, [r7, #20]
 8016aee:	2300      	movs	r3, #0
 8016af0:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8016af2:	687b      	ldr	r3, [r7, #4]
 8016af4:	2b00      	cmp	r3, #0
 8016af6:	d008      	beq.n	8016b0a <pbuf_copy+0x2a>
 8016af8:	683b      	ldr	r3, [r7, #0]
 8016afa:	2b00      	cmp	r3, #0
 8016afc:	d005      	beq.n	8016b0a <pbuf_copy+0x2a>
 8016afe:	687b      	ldr	r3, [r7, #4]
 8016b00:	891a      	ldrh	r2, [r3, #8]
 8016b02:	683b      	ldr	r3, [r7, #0]
 8016b04:	891b      	ldrh	r3, [r3, #8]
 8016b06:	429a      	cmp	r2, r3
 8016b08:	d209      	bcs.n	8016b1e <pbuf_copy+0x3e>
 8016b0a:	4b57      	ldr	r3, [pc, #348]	@ (8016c68 <pbuf_copy+0x188>)
 8016b0c:	f240 32c9 	movw	r2, #969	@ 0x3c9
 8016b10:	4956      	ldr	r1, [pc, #344]	@ (8016c6c <pbuf_copy+0x18c>)
 8016b12:	4857      	ldr	r0, [pc, #348]	@ (8016c70 <pbuf_copy+0x190>)
 8016b14:	f008 fdea 	bl	801f6ec <iprintf>
 8016b18:	f06f 030f 	mvn.w	r3, #15
 8016b1c:	e09f      	b.n	8016c5e <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8016b1e:	687b      	ldr	r3, [r7, #4]
 8016b20:	895b      	ldrh	r3, [r3, #10]
 8016b22:	461a      	mov	r2, r3
 8016b24:	697b      	ldr	r3, [r7, #20]
 8016b26:	1ad2      	subs	r2, r2, r3
 8016b28:	683b      	ldr	r3, [r7, #0]
 8016b2a:	895b      	ldrh	r3, [r3, #10]
 8016b2c:	4619      	mov	r1, r3
 8016b2e:	693b      	ldr	r3, [r7, #16]
 8016b30:	1acb      	subs	r3, r1, r3
 8016b32:	429a      	cmp	r2, r3
 8016b34:	d306      	bcc.n	8016b44 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8016b36:	683b      	ldr	r3, [r7, #0]
 8016b38:	895b      	ldrh	r3, [r3, #10]
 8016b3a:	461a      	mov	r2, r3
 8016b3c:	693b      	ldr	r3, [r7, #16]
 8016b3e:	1ad3      	subs	r3, r2, r3
 8016b40:	60fb      	str	r3, [r7, #12]
 8016b42:	e005      	b.n	8016b50 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8016b44:	687b      	ldr	r3, [r7, #4]
 8016b46:	895b      	ldrh	r3, [r3, #10]
 8016b48:	461a      	mov	r2, r3
 8016b4a:	697b      	ldr	r3, [r7, #20]
 8016b4c:	1ad3      	subs	r3, r2, r3
 8016b4e:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8016b50:	687b      	ldr	r3, [r7, #4]
 8016b52:	685a      	ldr	r2, [r3, #4]
 8016b54:	697b      	ldr	r3, [r7, #20]
 8016b56:	18d0      	adds	r0, r2, r3
 8016b58:	683b      	ldr	r3, [r7, #0]
 8016b5a:	685a      	ldr	r2, [r3, #4]
 8016b5c:	693b      	ldr	r3, [r7, #16]
 8016b5e:	4413      	add	r3, r2
 8016b60:	68fa      	ldr	r2, [r7, #12]
 8016b62:	4619      	mov	r1, r3
 8016b64:	f008 fffd 	bl	801fb62 <memcpy>
    offset_to += len;
 8016b68:	697a      	ldr	r2, [r7, #20]
 8016b6a:	68fb      	ldr	r3, [r7, #12]
 8016b6c:	4413      	add	r3, r2
 8016b6e:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8016b70:	693a      	ldr	r2, [r7, #16]
 8016b72:	68fb      	ldr	r3, [r7, #12]
 8016b74:	4413      	add	r3, r2
 8016b76:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8016b78:	687b      	ldr	r3, [r7, #4]
 8016b7a:	895b      	ldrh	r3, [r3, #10]
 8016b7c:	461a      	mov	r2, r3
 8016b7e:	697b      	ldr	r3, [r7, #20]
 8016b80:	4293      	cmp	r3, r2
 8016b82:	d906      	bls.n	8016b92 <pbuf_copy+0xb2>
 8016b84:	4b38      	ldr	r3, [pc, #224]	@ (8016c68 <pbuf_copy+0x188>)
 8016b86:	f240 32d9 	movw	r2, #985	@ 0x3d9
 8016b8a:	493a      	ldr	r1, [pc, #232]	@ (8016c74 <pbuf_copy+0x194>)
 8016b8c:	4838      	ldr	r0, [pc, #224]	@ (8016c70 <pbuf_copy+0x190>)
 8016b8e:	f008 fdad 	bl	801f6ec <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8016b92:	683b      	ldr	r3, [r7, #0]
 8016b94:	895b      	ldrh	r3, [r3, #10]
 8016b96:	461a      	mov	r2, r3
 8016b98:	693b      	ldr	r3, [r7, #16]
 8016b9a:	4293      	cmp	r3, r2
 8016b9c:	d906      	bls.n	8016bac <pbuf_copy+0xcc>
 8016b9e:	4b32      	ldr	r3, [pc, #200]	@ (8016c68 <pbuf_copy+0x188>)
 8016ba0:	f240 32da 	movw	r2, #986	@ 0x3da
 8016ba4:	4934      	ldr	r1, [pc, #208]	@ (8016c78 <pbuf_copy+0x198>)
 8016ba6:	4832      	ldr	r0, [pc, #200]	@ (8016c70 <pbuf_copy+0x190>)
 8016ba8:	f008 fda0 	bl	801f6ec <iprintf>
    if (offset_from >= p_from->len) {
 8016bac:	683b      	ldr	r3, [r7, #0]
 8016bae:	895b      	ldrh	r3, [r3, #10]
 8016bb0:	461a      	mov	r2, r3
 8016bb2:	693b      	ldr	r3, [r7, #16]
 8016bb4:	4293      	cmp	r3, r2
 8016bb6:	d304      	bcc.n	8016bc2 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8016bb8:	2300      	movs	r3, #0
 8016bba:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8016bbc:	683b      	ldr	r3, [r7, #0]
 8016bbe:	681b      	ldr	r3, [r3, #0]
 8016bc0:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8016bc2:	687b      	ldr	r3, [r7, #4]
 8016bc4:	895b      	ldrh	r3, [r3, #10]
 8016bc6:	461a      	mov	r2, r3
 8016bc8:	697b      	ldr	r3, [r7, #20]
 8016bca:	4293      	cmp	r3, r2
 8016bcc:	d114      	bne.n	8016bf8 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8016bce:	2300      	movs	r3, #0
 8016bd0:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 8016bd2:	687b      	ldr	r3, [r7, #4]
 8016bd4:	681b      	ldr	r3, [r3, #0]
 8016bd6:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8016bd8:	687b      	ldr	r3, [r7, #4]
 8016bda:	2b00      	cmp	r3, #0
 8016bdc:	d10c      	bne.n	8016bf8 <pbuf_copy+0x118>
 8016bde:	683b      	ldr	r3, [r7, #0]
 8016be0:	2b00      	cmp	r3, #0
 8016be2:	d009      	beq.n	8016bf8 <pbuf_copy+0x118>
 8016be4:	4b20      	ldr	r3, [pc, #128]	@ (8016c68 <pbuf_copy+0x188>)
 8016be6:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 8016bea:	4924      	ldr	r1, [pc, #144]	@ (8016c7c <pbuf_copy+0x19c>)
 8016bec:	4820      	ldr	r0, [pc, #128]	@ (8016c70 <pbuf_copy+0x190>)
 8016bee:	f008 fd7d 	bl	801f6ec <iprintf>
 8016bf2:	f06f 030f 	mvn.w	r3, #15
 8016bf6:	e032      	b.n	8016c5e <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8016bf8:	683b      	ldr	r3, [r7, #0]
 8016bfa:	2b00      	cmp	r3, #0
 8016bfc:	d013      	beq.n	8016c26 <pbuf_copy+0x146>
 8016bfe:	683b      	ldr	r3, [r7, #0]
 8016c00:	895a      	ldrh	r2, [r3, #10]
 8016c02:	683b      	ldr	r3, [r7, #0]
 8016c04:	891b      	ldrh	r3, [r3, #8]
 8016c06:	429a      	cmp	r2, r3
 8016c08:	d10d      	bne.n	8016c26 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8016c0a:	683b      	ldr	r3, [r7, #0]
 8016c0c:	681b      	ldr	r3, [r3, #0]
 8016c0e:	2b00      	cmp	r3, #0
 8016c10:	d009      	beq.n	8016c26 <pbuf_copy+0x146>
 8016c12:	4b15      	ldr	r3, [pc, #84]	@ (8016c68 <pbuf_copy+0x188>)
 8016c14:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 8016c18:	4919      	ldr	r1, [pc, #100]	@ (8016c80 <pbuf_copy+0x1a0>)
 8016c1a:	4815      	ldr	r0, [pc, #84]	@ (8016c70 <pbuf_copy+0x190>)
 8016c1c:	f008 fd66 	bl	801f6ec <iprintf>
 8016c20:	f06f 0305 	mvn.w	r3, #5
 8016c24:	e01b      	b.n	8016c5e <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8016c26:	687b      	ldr	r3, [r7, #4]
 8016c28:	2b00      	cmp	r3, #0
 8016c2a:	d013      	beq.n	8016c54 <pbuf_copy+0x174>
 8016c2c:	687b      	ldr	r3, [r7, #4]
 8016c2e:	895a      	ldrh	r2, [r3, #10]
 8016c30:	687b      	ldr	r3, [r7, #4]
 8016c32:	891b      	ldrh	r3, [r3, #8]
 8016c34:	429a      	cmp	r2, r3
 8016c36:	d10d      	bne.n	8016c54 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8016c38:	687b      	ldr	r3, [r7, #4]
 8016c3a:	681b      	ldr	r3, [r3, #0]
 8016c3c:	2b00      	cmp	r3, #0
 8016c3e:	d009      	beq.n	8016c54 <pbuf_copy+0x174>
 8016c40:	4b09      	ldr	r3, [pc, #36]	@ (8016c68 <pbuf_copy+0x188>)
 8016c42:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 8016c46:	490e      	ldr	r1, [pc, #56]	@ (8016c80 <pbuf_copy+0x1a0>)
 8016c48:	4809      	ldr	r0, [pc, #36]	@ (8016c70 <pbuf_copy+0x190>)
 8016c4a:	f008 fd4f 	bl	801f6ec <iprintf>
 8016c4e:	f06f 0305 	mvn.w	r3, #5
 8016c52:	e004      	b.n	8016c5e <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8016c54:	683b      	ldr	r3, [r7, #0]
 8016c56:	2b00      	cmp	r3, #0
 8016c58:	f47f af61 	bne.w	8016b1e <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8016c5c:	2300      	movs	r3, #0
}
 8016c5e:	4618      	mov	r0, r3
 8016c60:	3718      	adds	r7, #24
 8016c62:	46bd      	mov	sp, r7
 8016c64:	bd80      	pop	{r7, pc}
 8016c66:	bf00      	nop
 8016c68:	08020e90 	.word	0x08020e90
 8016c6c:	08021138 	.word	0x08021138
 8016c70:	08020ef0 	.word	0x08020ef0
 8016c74:	08021168 	.word	0x08021168
 8016c78:	08021180 	.word	0x08021180
 8016c7c:	0802119c 	.word	0x0802119c
 8016c80:	080211ac 	.word	0x080211ac

08016c84 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8016c84:	b580      	push	{r7, lr}
 8016c86:	b088      	sub	sp, #32
 8016c88:	af00      	add	r7, sp, #0
 8016c8a:	60f8      	str	r0, [r7, #12]
 8016c8c:	60b9      	str	r1, [r7, #8]
 8016c8e:	4611      	mov	r1, r2
 8016c90:	461a      	mov	r2, r3
 8016c92:	460b      	mov	r3, r1
 8016c94:	80fb      	strh	r3, [r7, #6]
 8016c96:	4613      	mov	r3, r2
 8016c98:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 8016c9a:	2300      	movs	r3, #0
 8016c9c:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8016c9e:	2300      	movs	r3, #0
 8016ca0:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8016ca2:	68fb      	ldr	r3, [r7, #12]
 8016ca4:	2b00      	cmp	r3, #0
 8016ca6:	d108      	bne.n	8016cba <pbuf_copy_partial+0x36>
 8016ca8:	4b2b      	ldr	r3, [pc, #172]	@ (8016d58 <pbuf_copy_partial+0xd4>)
 8016caa:	f240 420a 	movw	r2, #1034	@ 0x40a
 8016cae:	492b      	ldr	r1, [pc, #172]	@ (8016d5c <pbuf_copy_partial+0xd8>)
 8016cb0:	482b      	ldr	r0, [pc, #172]	@ (8016d60 <pbuf_copy_partial+0xdc>)
 8016cb2:	f008 fd1b 	bl	801f6ec <iprintf>
 8016cb6:	2300      	movs	r3, #0
 8016cb8:	e04a      	b.n	8016d50 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8016cba:	68bb      	ldr	r3, [r7, #8]
 8016cbc:	2b00      	cmp	r3, #0
 8016cbe:	d108      	bne.n	8016cd2 <pbuf_copy_partial+0x4e>
 8016cc0:	4b25      	ldr	r3, [pc, #148]	@ (8016d58 <pbuf_copy_partial+0xd4>)
 8016cc2:	f240 420b 	movw	r2, #1035	@ 0x40b
 8016cc6:	4927      	ldr	r1, [pc, #156]	@ (8016d64 <pbuf_copy_partial+0xe0>)
 8016cc8:	4825      	ldr	r0, [pc, #148]	@ (8016d60 <pbuf_copy_partial+0xdc>)
 8016cca:	f008 fd0f 	bl	801f6ec <iprintf>
 8016cce:	2300      	movs	r3, #0
 8016cd0:	e03e      	b.n	8016d50 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8016cd2:	68fb      	ldr	r3, [r7, #12]
 8016cd4:	61fb      	str	r3, [r7, #28]
 8016cd6:	e034      	b.n	8016d42 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8016cd8:	88bb      	ldrh	r3, [r7, #4]
 8016cda:	2b00      	cmp	r3, #0
 8016cdc:	d00a      	beq.n	8016cf4 <pbuf_copy_partial+0x70>
 8016cde:	69fb      	ldr	r3, [r7, #28]
 8016ce0:	895b      	ldrh	r3, [r3, #10]
 8016ce2:	88ba      	ldrh	r2, [r7, #4]
 8016ce4:	429a      	cmp	r2, r3
 8016ce6:	d305      	bcc.n	8016cf4 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8016ce8:	69fb      	ldr	r3, [r7, #28]
 8016cea:	895b      	ldrh	r3, [r3, #10]
 8016cec:	88ba      	ldrh	r2, [r7, #4]
 8016cee:	1ad3      	subs	r3, r2, r3
 8016cf0:	80bb      	strh	r3, [r7, #4]
 8016cf2:	e023      	b.n	8016d3c <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8016cf4:	69fb      	ldr	r3, [r7, #28]
 8016cf6:	895a      	ldrh	r2, [r3, #10]
 8016cf8:	88bb      	ldrh	r3, [r7, #4]
 8016cfa:	1ad3      	subs	r3, r2, r3
 8016cfc:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8016cfe:	8b3a      	ldrh	r2, [r7, #24]
 8016d00:	88fb      	ldrh	r3, [r7, #6]
 8016d02:	429a      	cmp	r2, r3
 8016d04:	d901      	bls.n	8016d0a <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8016d06:	88fb      	ldrh	r3, [r7, #6]
 8016d08:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8016d0a:	8b7b      	ldrh	r3, [r7, #26]
 8016d0c:	68ba      	ldr	r2, [r7, #8]
 8016d0e:	18d0      	adds	r0, r2, r3
 8016d10:	69fb      	ldr	r3, [r7, #28]
 8016d12:	685a      	ldr	r2, [r3, #4]
 8016d14:	88bb      	ldrh	r3, [r7, #4]
 8016d16:	4413      	add	r3, r2
 8016d18:	8b3a      	ldrh	r2, [r7, #24]
 8016d1a:	4619      	mov	r1, r3
 8016d1c:	f008 ff21 	bl	801fb62 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8016d20:	8afa      	ldrh	r2, [r7, #22]
 8016d22:	8b3b      	ldrh	r3, [r7, #24]
 8016d24:	4413      	add	r3, r2
 8016d26:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8016d28:	8b7a      	ldrh	r2, [r7, #26]
 8016d2a:	8b3b      	ldrh	r3, [r7, #24]
 8016d2c:	4413      	add	r3, r2
 8016d2e:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8016d30:	88fa      	ldrh	r2, [r7, #6]
 8016d32:	8b3b      	ldrh	r3, [r7, #24]
 8016d34:	1ad3      	subs	r3, r2, r3
 8016d36:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8016d38:	2300      	movs	r3, #0
 8016d3a:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8016d3c:	69fb      	ldr	r3, [r7, #28]
 8016d3e:	681b      	ldr	r3, [r3, #0]
 8016d40:	61fb      	str	r3, [r7, #28]
 8016d42:	88fb      	ldrh	r3, [r7, #6]
 8016d44:	2b00      	cmp	r3, #0
 8016d46:	d002      	beq.n	8016d4e <pbuf_copy_partial+0xca>
 8016d48:	69fb      	ldr	r3, [r7, #28]
 8016d4a:	2b00      	cmp	r3, #0
 8016d4c:	d1c4      	bne.n	8016cd8 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 8016d4e:	8afb      	ldrh	r3, [r7, #22]
}
 8016d50:	4618      	mov	r0, r3
 8016d52:	3720      	adds	r7, #32
 8016d54:	46bd      	mov	sp, r7
 8016d56:	bd80      	pop	{r7, pc}
 8016d58:	08020e90 	.word	0x08020e90
 8016d5c:	080211d8 	.word	0x080211d8
 8016d60:	08020ef0 	.word	0x08020ef0
 8016d64:	080211f8 	.word	0x080211f8

08016d68 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8016d68:	b580      	push	{r7, lr}
 8016d6a:	b084      	sub	sp, #16
 8016d6c:	af00      	add	r7, sp, #0
 8016d6e:	4603      	mov	r3, r0
 8016d70:	603a      	str	r2, [r7, #0]
 8016d72:	71fb      	strb	r3, [r7, #7]
 8016d74:	460b      	mov	r3, r1
 8016d76:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8016d78:	683b      	ldr	r3, [r7, #0]
 8016d7a:	8919      	ldrh	r1, [r3, #8]
 8016d7c:	88ba      	ldrh	r2, [r7, #4]
 8016d7e:	79fb      	ldrb	r3, [r7, #7]
 8016d80:	4618      	mov	r0, r3
 8016d82:	f7ff fa97 	bl	80162b4 <pbuf_alloc>
 8016d86:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8016d88:	68fb      	ldr	r3, [r7, #12]
 8016d8a:	2b00      	cmp	r3, #0
 8016d8c:	d101      	bne.n	8016d92 <pbuf_clone+0x2a>
    return NULL;
 8016d8e:	2300      	movs	r3, #0
 8016d90:	e011      	b.n	8016db6 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8016d92:	6839      	ldr	r1, [r7, #0]
 8016d94:	68f8      	ldr	r0, [r7, #12]
 8016d96:	f7ff fea3 	bl	8016ae0 <pbuf_copy>
 8016d9a:	4603      	mov	r3, r0
 8016d9c:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8016d9e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8016da2:	2b00      	cmp	r3, #0
 8016da4:	d006      	beq.n	8016db4 <pbuf_clone+0x4c>
 8016da6:	4b06      	ldr	r3, [pc, #24]	@ (8016dc0 <pbuf_clone+0x58>)
 8016da8:	f240 5224 	movw	r2, #1316	@ 0x524
 8016dac:	4905      	ldr	r1, [pc, #20]	@ (8016dc4 <pbuf_clone+0x5c>)
 8016dae:	4806      	ldr	r0, [pc, #24]	@ (8016dc8 <pbuf_clone+0x60>)
 8016db0:	f008 fc9c 	bl	801f6ec <iprintf>
  return q;
 8016db4:	68fb      	ldr	r3, [r7, #12]
}
 8016db6:	4618      	mov	r0, r3
 8016db8:	3710      	adds	r7, #16
 8016dba:	46bd      	mov	sp, r7
 8016dbc:	bd80      	pop	{r7, pc}
 8016dbe:	bf00      	nop
 8016dc0:	08020e90 	.word	0x08020e90
 8016dc4:	08021304 	.word	0x08021304
 8016dc8:	08020ef0 	.word	0x08020ef0

08016dcc <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8016dcc:	b580      	push	{r7, lr}
 8016dce:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8016dd0:	f008 fb8c 	bl	801f4ec <rand>
 8016dd4:	4603      	mov	r3, r0
 8016dd6:	b29b      	uxth	r3, r3
 8016dd8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8016ddc:	b29b      	uxth	r3, r3
 8016dde:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8016de2:	b29a      	uxth	r2, r3
 8016de4:	4b01      	ldr	r3, [pc, #4]	@ (8016dec <tcp_init+0x20>)
 8016de6:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8016de8:	bf00      	nop
 8016dea:	bd80      	pop	{r7, pc}
 8016dec:	2400002c 	.word	0x2400002c

08016df0 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8016df0:	b580      	push	{r7, lr}
 8016df2:	b082      	sub	sp, #8
 8016df4:	af00      	add	r7, sp, #0
 8016df6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8016df8:	687b      	ldr	r3, [r7, #4]
 8016dfa:	7d1b      	ldrb	r3, [r3, #20]
 8016dfc:	2b01      	cmp	r3, #1
 8016dfe:	d105      	bne.n	8016e0c <tcp_free+0x1c>
 8016e00:	4b06      	ldr	r3, [pc, #24]	@ (8016e1c <tcp_free+0x2c>)
 8016e02:	22d4      	movs	r2, #212	@ 0xd4
 8016e04:	4906      	ldr	r1, [pc, #24]	@ (8016e20 <tcp_free+0x30>)
 8016e06:	4807      	ldr	r0, [pc, #28]	@ (8016e24 <tcp_free+0x34>)
 8016e08:	f008 fc70 	bl	801f6ec <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8016e0c:	6879      	ldr	r1, [r7, #4]
 8016e0e:	2001      	movs	r0, #1
 8016e10:	f7fe fe90 	bl	8015b34 <memp_free>
}
 8016e14:	bf00      	nop
 8016e16:	3708      	adds	r7, #8
 8016e18:	46bd      	mov	sp, r7
 8016e1a:	bd80      	pop	{r7, pc}
 8016e1c:	08021390 	.word	0x08021390
 8016e20:	080213c0 	.word	0x080213c0
 8016e24:	080213d4 	.word	0x080213d4

08016e28 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8016e28:	b580      	push	{r7, lr}
 8016e2a:	b082      	sub	sp, #8
 8016e2c:	af00      	add	r7, sp, #0
 8016e2e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8016e30:	687b      	ldr	r3, [r7, #4]
 8016e32:	7d1b      	ldrb	r3, [r3, #20]
 8016e34:	2b01      	cmp	r3, #1
 8016e36:	d105      	bne.n	8016e44 <tcp_free_listen+0x1c>
 8016e38:	4b06      	ldr	r3, [pc, #24]	@ (8016e54 <tcp_free_listen+0x2c>)
 8016e3a:	22df      	movs	r2, #223	@ 0xdf
 8016e3c:	4906      	ldr	r1, [pc, #24]	@ (8016e58 <tcp_free_listen+0x30>)
 8016e3e:	4807      	ldr	r0, [pc, #28]	@ (8016e5c <tcp_free_listen+0x34>)
 8016e40:	f008 fc54 	bl	801f6ec <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8016e44:	6879      	ldr	r1, [r7, #4]
 8016e46:	2002      	movs	r0, #2
 8016e48:	f7fe fe74 	bl	8015b34 <memp_free>
}
 8016e4c:	bf00      	nop
 8016e4e:	3708      	adds	r7, #8
 8016e50:	46bd      	mov	sp, r7
 8016e52:	bd80      	pop	{r7, pc}
 8016e54:	08021390 	.word	0x08021390
 8016e58:	080213fc 	.word	0x080213fc
 8016e5c:	080213d4 	.word	0x080213d4

08016e60 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8016e60:	b580      	push	{r7, lr}
 8016e62:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8016e64:	f000 fea4 	bl	8017bb0 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8016e68:	4b07      	ldr	r3, [pc, #28]	@ (8016e88 <tcp_tmr+0x28>)
 8016e6a:	781b      	ldrb	r3, [r3, #0]
 8016e6c:	3301      	adds	r3, #1
 8016e6e:	b2da      	uxtb	r2, r3
 8016e70:	4b05      	ldr	r3, [pc, #20]	@ (8016e88 <tcp_tmr+0x28>)
 8016e72:	701a      	strb	r2, [r3, #0]
 8016e74:	4b04      	ldr	r3, [pc, #16]	@ (8016e88 <tcp_tmr+0x28>)
 8016e76:	781b      	ldrb	r3, [r3, #0]
 8016e78:	f003 0301 	and.w	r3, r3, #1
 8016e7c:	2b00      	cmp	r3, #0
 8016e7e:	d001      	beq.n	8016e84 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8016e80:	f000 fb54 	bl	801752c <tcp_slowtmr>
  }
}
 8016e84:	bf00      	nop
 8016e86:	bd80      	pop	{r7, pc}
 8016e88:	240144ed 	.word	0x240144ed

08016e8c <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8016e8c:	b580      	push	{r7, lr}
 8016e8e:	b084      	sub	sp, #16
 8016e90:	af00      	add	r7, sp, #0
 8016e92:	6078      	str	r0, [r7, #4]
 8016e94:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8016e96:	683b      	ldr	r3, [r7, #0]
 8016e98:	2b00      	cmp	r3, #0
 8016e9a:	d105      	bne.n	8016ea8 <tcp_remove_listener+0x1c>
 8016e9c:	4b0d      	ldr	r3, [pc, #52]	@ (8016ed4 <tcp_remove_listener+0x48>)
 8016e9e:	22ff      	movs	r2, #255	@ 0xff
 8016ea0:	490d      	ldr	r1, [pc, #52]	@ (8016ed8 <tcp_remove_listener+0x4c>)
 8016ea2:	480e      	ldr	r0, [pc, #56]	@ (8016edc <tcp_remove_listener+0x50>)
 8016ea4:	f008 fc22 	bl	801f6ec <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8016ea8:	687b      	ldr	r3, [r7, #4]
 8016eaa:	60fb      	str	r3, [r7, #12]
 8016eac:	e00a      	b.n	8016ec4 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 8016eae:	68fb      	ldr	r3, [r7, #12]
 8016eb0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8016eb2:	683a      	ldr	r2, [r7, #0]
 8016eb4:	429a      	cmp	r2, r3
 8016eb6:	d102      	bne.n	8016ebe <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8016eb8:	68fb      	ldr	r3, [r7, #12]
 8016eba:	2200      	movs	r2, #0
 8016ebc:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8016ebe:	68fb      	ldr	r3, [r7, #12]
 8016ec0:	68db      	ldr	r3, [r3, #12]
 8016ec2:	60fb      	str	r3, [r7, #12]
 8016ec4:	68fb      	ldr	r3, [r7, #12]
 8016ec6:	2b00      	cmp	r3, #0
 8016ec8:	d1f1      	bne.n	8016eae <tcp_remove_listener+0x22>
    }
  }
}
 8016eca:	bf00      	nop
 8016ecc:	bf00      	nop
 8016ece:	3710      	adds	r7, #16
 8016ed0:	46bd      	mov	sp, r7
 8016ed2:	bd80      	pop	{r7, pc}
 8016ed4:	08021390 	.word	0x08021390
 8016ed8:	08021418 	.word	0x08021418
 8016edc:	080213d4 	.word	0x080213d4

08016ee0 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8016ee0:	b580      	push	{r7, lr}
 8016ee2:	b084      	sub	sp, #16
 8016ee4:	af00      	add	r7, sp, #0
 8016ee6:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8016ee8:	687b      	ldr	r3, [r7, #4]
 8016eea:	2b00      	cmp	r3, #0
 8016eec:	d106      	bne.n	8016efc <tcp_listen_closed+0x1c>
 8016eee:	4b14      	ldr	r3, [pc, #80]	@ (8016f40 <tcp_listen_closed+0x60>)
 8016ef0:	f240 1211 	movw	r2, #273	@ 0x111
 8016ef4:	4913      	ldr	r1, [pc, #76]	@ (8016f44 <tcp_listen_closed+0x64>)
 8016ef6:	4814      	ldr	r0, [pc, #80]	@ (8016f48 <tcp_listen_closed+0x68>)
 8016ef8:	f008 fbf8 	bl	801f6ec <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8016efc:	687b      	ldr	r3, [r7, #4]
 8016efe:	7d1b      	ldrb	r3, [r3, #20]
 8016f00:	2b01      	cmp	r3, #1
 8016f02:	d006      	beq.n	8016f12 <tcp_listen_closed+0x32>
 8016f04:	4b0e      	ldr	r3, [pc, #56]	@ (8016f40 <tcp_listen_closed+0x60>)
 8016f06:	f44f 7289 	mov.w	r2, #274	@ 0x112
 8016f0a:	4910      	ldr	r1, [pc, #64]	@ (8016f4c <tcp_listen_closed+0x6c>)
 8016f0c:	480e      	ldr	r0, [pc, #56]	@ (8016f48 <tcp_listen_closed+0x68>)
 8016f0e:	f008 fbed 	bl	801f6ec <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8016f12:	2301      	movs	r3, #1
 8016f14:	60fb      	str	r3, [r7, #12]
 8016f16:	e00b      	b.n	8016f30 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8016f18:	4a0d      	ldr	r2, [pc, #52]	@ (8016f50 <tcp_listen_closed+0x70>)
 8016f1a:	68fb      	ldr	r3, [r7, #12]
 8016f1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016f20:	681b      	ldr	r3, [r3, #0]
 8016f22:	6879      	ldr	r1, [r7, #4]
 8016f24:	4618      	mov	r0, r3
 8016f26:	f7ff ffb1 	bl	8016e8c <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8016f2a:	68fb      	ldr	r3, [r7, #12]
 8016f2c:	3301      	adds	r3, #1
 8016f2e:	60fb      	str	r3, [r7, #12]
 8016f30:	68fb      	ldr	r3, [r7, #12]
 8016f32:	2b03      	cmp	r3, #3
 8016f34:	d9f0      	bls.n	8016f18 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8016f36:	bf00      	nop
 8016f38:	bf00      	nop
 8016f3a:	3710      	adds	r7, #16
 8016f3c:	46bd      	mov	sp, r7
 8016f3e:	bd80      	pop	{r7, pc}
 8016f40:	08021390 	.word	0x08021390
 8016f44:	08021440 	.word	0x08021440
 8016f48:	080213d4 	.word	0x080213d4
 8016f4c:	0802144c 	.word	0x0802144c
 8016f50:	08023b38 	.word	0x08023b38

08016f54 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8016f54:	b5b0      	push	{r4, r5, r7, lr}
 8016f56:	b088      	sub	sp, #32
 8016f58:	af04      	add	r7, sp, #16
 8016f5a:	6078      	str	r0, [r7, #4]
 8016f5c:	460b      	mov	r3, r1
 8016f5e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8016f60:	687b      	ldr	r3, [r7, #4]
 8016f62:	2b00      	cmp	r3, #0
 8016f64:	d106      	bne.n	8016f74 <tcp_close_shutdown+0x20>
 8016f66:	4b63      	ldr	r3, [pc, #396]	@ (80170f4 <tcp_close_shutdown+0x1a0>)
 8016f68:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 8016f6c:	4962      	ldr	r1, [pc, #392]	@ (80170f8 <tcp_close_shutdown+0x1a4>)
 8016f6e:	4863      	ldr	r0, [pc, #396]	@ (80170fc <tcp_close_shutdown+0x1a8>)
 8016f70:	f008 fbbc 	bl	801f6ec <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8016f74:	78fb      	ldrb	r3, [r7, #3]
 8016f76:	2b00      	cmp	r3, #0
 8016f78:	d066      	beq.n	8017048 <tcp_close_shutdown+0xf4>
 8016f7a:	687b      	ldr	r3, [r7, #4]
 8016f7c:	7d1b      	ldrb	r3, [r3, #20]
 8016f7e:	2b04      	cmp	r3, #4
 8016f80:	d003      	beq.n	8016f8a <tcp_close_shutdown+0x36>
 8016f82:	687b      	ldr	r3, [r7, #4]
 8016f84:	7d1b      	ldrb	r3, [r3, #20]
 8016f86:	2b07      	cmp	r3, #7
 8016f88:	d15e      	bne.n	8017048 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8016f8a:	687b      	ldr	r3, [r7, #4]
 8016f8c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8016f8e:	2b00      	cmp	r3, #0
 8016f90:	d104      	bne.n	8016f9c <tcp_close_shutdown+0x48>
 8016f92:	687b      	ldr	r3, [r7, #4]
 8016f94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8016f96:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8016f9a:	d055      	beq.n	8017048 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8016f9c:	687b      	ldr	r3, [r7, #4]
 8016f9e:	8b5b      	ldrh	r3, [r3, #26]
 8016fa0:	f003 0310 	and.w	r3, r3, #16
 8016fa4:	2b00      	cmp	r3, #0
 8016fa6:	d106      	bne.n	8016fb6 <tcp_close_shutdown+0x62>
 8016fa8:	4b52      	ldr	r3, [pc, #328]	@ (80170f4 <tcp_close_shutdown+0x1a0>)
 8016faa:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 8016fae:	4954      	ldr	r1, [pc, #336]	@ (8017100 <tcp_close_shutdown+0x1ac>)
 8016fb0:	4852      	ldr	r0, [pc, #328]	@ (80170fc <tcp_close_shutdown+0x1a8>)
 8016fb2:	f008 fb9b 	bl	801f6ec <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8016fb6:	687b      	ldr	r3, [r7, #4]
 8016fb8:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8016fba:	687b      	ldr	r3, [r7, #4]
 8016fbc:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8016fbe:	687d      	ldr	r5, [r7, #4]
 8016fc0:	687b      	ldr	r3, [r7, #4]
 8016fc2:	3304      	adds	r3, #4
 8016fc4:	687a      	ldr	r2, [r7, #4]
 8016fc6:	8ad2      	ldrh	r2, [r2, #22]
 8016fc8:	6879      	ldr	r1, [r7, #4]
 8016fca:	8b09      	ldrh	r1, [r1, #24]
 8016fcc:	9102      	str	r1, [sp, #8]
 8016fce:	9201      	str	r2, [sp, #4]
 8016fd0:	9300      	str	r3, [sp, #0]
 8016fd2:	462b      	mov	r3, r5
 8016fd4:	4622      	mov	r2, r4
 8016fd6:	4601      	mov	r1, r0
 8016fd8:	6878      	ldr	r0, [r7, #4]
 8016fda:	f004 fe8d 	bl	801bcf8 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8016fde:	6878      	ldr	r0, [r7, #4]
 8016fe0:	f001 f8c8 	bl	8018174 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8016fe4:	4b47      	ldr	r3, [pc, #284]	@ (8017104 <tcp_close_shutdown+0x1b0>)
 8016fe6:	681b      	ldr	r3, [r3, #0]
 8016fe8:	687a      	ldr	r2, [r7, #4]
 8016fea:	429a      	cmp	r2, r3
 8016fec:	d105      	bne.n	8016ffa <tcp_close_shutdown+0xa6>
 8016fee:	4b45      	ldr	r3, [pc, #276]	@ (8017104 <tcp_close_shutdown+0x1b0>)
 8016ff0:	681b      	ldr	r3, [r3, #0]
 8016ff2:	68db      	ldr	r3, [r3, #12]
 8016ff4:	4a43      	ldr	r2, [pc, #268]	@ (8017104 <tcp_close_shutdown+0x1b0>)
 8016ff6:	6013      	str	r3, [r2, #0]
 8016ff8:	e013      	b.n	8017022 <tcp_close_shutdown+0xce>
 8016ffa:	4b42      	ldr	r3, [pc, #264]	@ (8017104 <tcp_close_shutdown+0x1b0>)
 8016ffc:	681b      	ldr	r3, [r3, #0]
 8016ffe:	60fb      	str	r3, [r7, #12]
 8017000:	e00c      	b.n	801701c <tcp_close_shutdown+0xc8>
 8017002:	68fb      	ldr	r3, [r7, #12]
 8017004:	68db      	ldr	r3, [r3, #12]
 8017006:	687a      	ldr	r2, [r7, #4]
 8017008:	429a      	cmp	r2, r3
 801700a:	d104      	bne.n	8017016 <tcp_close_shutdown+0xc2>
 801700c:	687b      	ldr	r3, [r7, #4]
 801700e:	68da      	ldr	r2, [r3, #12]
 8017010:	68fb      	ldr	r3, [r7, #12]
 8017012:	60da      	str	r2, [r3, #12]
 8017014:	e005      	b.n	8017022 <tcp_close_shutdown+0xce>
 8017016:	68fb      	ldr	r3, [r7, #12]
 8017018:	68db      	ldr	r3, [r3, #12]
 801701a:	60fb      	str	r3, [r7, #12]
 801701c:	68fb      	ldr	r3, [r7, #12]
 801701e:	2b00      	cmp	r3, #0
 8017020:	d1ef      	bne.n	8017002 <tcp_close_shutdown+0xae>
 8017022:	687b      	ldr	r3, [r7, #4]
 8017024:	2200      	movs	r2, #0
 8017026:	60da      	str	r2, [r3, #12]
 8017028:	4b37      	ldr	r3, [pc, #220]	@ (8017108 <tcp_close_shutdown+0x1b4>)
 801702a:	2201      	movs	r2, #1
 801702c:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 801702e:	4b37      	ldr	r3, [pc, #220]	@ (801710c <tcp_close_shutdown+0x1b8>)
 8017030:	681b      	ldr	r3, [r3, #0]
 8017032:	687a      	ldr	r2, [r7, #4]
 8017034:	429a      	cmp	r2, r3
 8017036:	d102      	bne.n	801703e <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 8017038:	f003 fd5c 	bl	801aaf4 <tcp_trigger_input_pcb_close>
 801703c:	e002      	b.n	8017044 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 801703e:	6878      	ldr	r0, [r7, #4]
 8017040:	f7ff fed6 	bl	8016df0 <tcp_free>
      }
      return ERR_OK;
 8017044:	2300      	movs	r3, #0
 8017046:	e050      	b.n	80170ea <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8017048:	687b      	ldr	r3, [r7, #4]
 801704a:	7d1b      	ldrb	r3, [r3, #20]
 801704c:	2b02      	cmp	r3, #2
 801704e:	d03b      	beq.n	80170c8 <tcp_close_shutdown+0x174>
 8017050:	2b02      	cmp	r3, #2
 8017052:	dc44      	bgt.n	80170de <tcp_close_shutdown+0x18a>
 8017054:	2b00      	cmp	r3, #0
 8017056:	d002      	beq.n	801705e <tcp_close_shutdown+0x10a>
 8017058:	2b01      	cmp	r3, #1
 801705a:	d02a      	beq.n	80170b2 <tcp_close_shutdown+0x15e>
 801705c:	e03f      	b.n	80170de <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 801705e:	687b      	ldr	r3, [r7, #4]
 8017060:	8adb      	ldrh	r3, [r3, #22]
 8017062:	2b00      	cmp	r3, #0
 8017064:	d021      	beq.n	80170aa <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8017066:	4b2a      	ldr	r3, [pc, #168]	@ (8017110 <tcp_close_shutdown+0x1bc>)
 8017068:	681b      	ldr	r3, [r3, #0]
 801706a:	687a      	ldr	r2, [r7, #4]
 801706c:	429a      	cmp	r2, r3
 801706e:	d105      	bne.n	801707c <tcp_close_shutdown+0x128>
 8017070:	4b27      	ldr	r3, [pc, #156]	@ (8017110 <tcp_close_shutdown+0x1bc>)
 8017072:	681b      	ldr	r3, [r3, #0]
 8017074:	68db      	ldr	r3, [r3, #12]
 8017076:	4a26      	ldr	r2, [pc, #152]	@ (8017110 <tcp_close_shutdown+0x1bc>)
 8017078:	6013      	str	r3, [r2, #0]
 801707a:	e013      	b.n	80170a4 <tcp_close_shutdown+0x150>
 801707c:	4b24      	ldr	r3, [pc, #144]	@ (8017110 <tcp_close_shutdown+0x1bc>)
 801707e:	681b      	ldr	r3, [r3, #0]
 8017080:	60bb      	str	r3, [r7, #8]
 8017082:	e00c      	b.n	801709e <tcp_close_shutdown+0x14a>
 8017084:	68bb      	ldr	r3, [r7, #8]
 8017086:	68db      	ldr	r3, [r3, #12]
 8017088:	687a      	ldr	r2, [r7, #4]
 801708a:	429a      	cmp	r2, r3
 801708c:	d104      	bne.n	8017098 <tcp_close_shutdown+0x144>
 801708e:	687b      	ldr	r3, [r7, #4]
 8017090:	68da      	ldr	r2, [r3, #12]
 8017092:	68bb      	ldr	r3, [r7, #8]
 8017094:	60da      	str	r2, [r3, #12]
 8017096:	e005      	b.n	80170a4 <tcp_close_shutdown+0x150>
 8017098:	68bb      	ldr	r3, [r7, #8]
 801709a:	68db      	ldr	r3, [r3, #12]
 801709c:	60bb      	str	r3, [r7, #8]
 801709e:	68bb      	ldr	r3, [r7, #8]
 80170a0:	2b00      	cmp	r3, #0
 80170a2:	d1ef      	bne.n	8017084 <tcp_close_shutdown+0x130>
 80170a4:	687b      	ldr	r3, [r7, #4]
 80170a6:	2200      	movs	r2, #0
 80170a8:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 80170aa:	6878      	ldr	r0, [r7, #4]
 80170ac:	f7ff fea0 	bl	8016df0 <tcp_free>
      break;
 80170b0:	e01a      	b.n	80170e8 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 80170b2:	6878      	ldr	r0, [r7, #4]
 80170b4:	f7ff ff14 	bl	8016ee0 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 80170b8:	6879      	ldr	r1, [r7, #4]
 80170ba:	4816      	ldr	r0, [pc, #88]	@ (8017114 <tcp_close_shutdown+0x1c0>)
 80170bc:	f001 f8aa 	bl	8018214 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 80170c0:	6878      	ldr	r0, [r7, #4]
 80170c2:	f7ff feb1 	bl	8016e28 <tcp_free_listen>
      break;
 80170c6:	e00f      	b.n	80170e8 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 80170c8:	6879      	ldr	r1, [r7, #4]
 80170ca:	480e      	ldr	r0, [pc, #56]	@ (8017104 <tcp_close_shutdown+0x1b0>)
 80170cc:	f001 f8a2 	bl	8018214 <tcp_pcb_remove>
 80170d0:	4b0d      	ldr	r3, [pc, #52]	@ (8017108 <tcp_close_shutdown+0x1b4>)
 80170d2:	2201      	movs	r2, #1
 80170d4:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 80170d6:	6878      	ldr	r0, [r7, #4]
 80170d8:	f7ff fe8a 	bl	8016df0 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 80170dc:	e004      	b.n	80170e8 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 80170de:	6878      	ldr	r0, [r7, #4]
 80170e0:	f000 f81a 	bl	8017118 <tcp_close_shutdown_fin>
 80170e4:	4603      	mov	r3, r0
 80170e6:	e000      	b.n	80170ea <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 80170e8:	2300      	movs	r3, #0
}
 80170ea:	4618      	mov	r0, r3
 80170ec:	3710      	adds	r7, #16
 80170ee:	46bd      	mov	sp, r7
 80170f0:	bdb0      	pop	{r4, r5, r7, pc}
 80170f2:	bf00      	nop
 80170f4:	08021390 	.word	0x08021390
 80170f8:	08021464 	.word	0x08021464
 80170fc:	080213d4 	.word	0x080213d4
 8017100:	08021484 	.word	0x08021484
 8017104:	240144e4 	.word	0x240144e4
 8017108:	240144ec 	.word	0x240144ec
 801710c:	24014524 	.word	0x24014524
 8017110:	240144dc 	.word	0x240144dc
 8017114:	240144e0 	.word	0x240144e0

08017118 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8017118:	b580      	push	{r7, lr}
 801711a:	b084      	sub	sp, #16
 801711c:	af00      	add	r7, sp, #0
 801711e:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8017120:	687b      	ldr	r3, [r7, #4]
 8017122:	2b00      	cmp	r3, #0
 8017124:	d106      	bne.n	8017134 <tcp_close_shutdown_fin+0x1c>
 8017126:	4b2e      	ldr	r3, [pc, #184]	@ (80171e0 <tcp_close_shutdown_fin+0xc8>)
 8017128:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 801712c:	492d      	ldr	r1, [pc, #180]	@ (80171e4 <tcp_close_shutdown_fin+0xcc>)
 801712e:	482e      	ldr	r0, [pc, #184]	@ (80171e8 <tcp_close_shutdown_fin+0xd0>)
 8017130:	f008 fadc 	bl	801f6ec <iprintf>

  switch (pcb->state) {
 8017134:	687b      	ldr	r3, [r7, #4]
 8017136:	7d1b      	ldrb	r3, [r3, #20]
 8017138:	2b07      	cmp	r3, #7
 801713a:	d020      	beq.n	801717e <tcp_close_shutdown_fin+0x66>
 801713c:	2b07      	cmp	r3, #7
 801713e:	dc2b      	bgt.n	8017198 <tcp_close_shutdown_fin+0x80>
 8017140:	2b03      	cmp	r3, #3
 8017142:	d002      	beq.n	801714a <tcp_close_shutdown_fin+0x32>
 8017144:	2b04      	cmp	r3, #4
 8017146:	d00d      	beq.n	8017164 <tcp_close_shutdown_fin+0x4c>
 8017148:	e026      	b.n	8017198 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 801714a:	6878      	ldr	r0, [r7, #4]
 801714c:	f003 fee2 	bl	801af14 <tcp_send_fin>
 8017150:	4603      	mov	r3, r0
 8017152:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8017154:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017158:	2b00      	cmp	r3, #0
 801715a:	d11f      	bne.n	801719c <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 801715c:	687b      	ldr	r3, [r7, #4]
 801715e:	2205      	movs	r2, #5
 8017160:	751a      	strb	r2, [r3, #20]
      }
      break;
 8017162:	e01b      	b.n	801719c <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8017164:	6878      	ldr	r0, [r7, #4]
 8017166:	f003 fed5 	bl	801af14 <tcp_send_fin>
 801716a:	4603      	mov	r3, r0
 801716c:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 801716e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017172:	2b00      	cmp	r3, #0
 8017174:	d114      	bne.n	80171a0 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 8017176:	687b      	ldr	r3, [r7, #4]
 8017178:	2205      	movs	r2, #5
 801717a:	751a      	strb	r2, [r3, #20]
      }
      break;
 801717c:	e010      	b.n	80171a0 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 801717e:	6878      	ldr	r0, [r7, #4]
 8017180:	f003 fec8 	bl	801af14 <tcp_send_fin>
 8017184:	4603      	mov	r3, r0
 8017186:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8017188:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801718c:	2b00      	cmp	r3, #0
 801718e:	d109      	bne.n	80171a4 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8017190:	687b      	ldr	r3, [r7, #4]
 8017192:	2209      	movs	r2, #9
 8017194:	751a      	strb	r2, [r3, #20]
      }
      break;
 8017196:	e005      	b.n	80171a4 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 8017198:	2300      	movs	r3, #0
 801719a:	e01c      	b.n	80171d6 <tcp_close_shutdown_fin+0xbe>
      break;
 801719c:	bf00      	nop
 801719e:	e002      	b.n	80171a6 <tcp_close_shutdown_fin+0x8e>
      break;
 80171a0:	bf00      	nop
 80171a2:	e000      	b.n	80171a6 <tcp_close_shutdown_fin+0x8e>
      break;
 80171a4:	bf00      	nop
  }

  if (err == ERR_OK) {
 80171a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80171aa:	2b00      	cmp	r3, #0
 80171ac:	d103      	bne.n	80171b6 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 80171ae:	6878      	ldr	r0, [r7, #4]
 80171b0:	f003 ffee 	bl	801b190 <tcp_output>
 80171b4:	e00d      	b.n	80171d2 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 80171b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80171ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80171be:	d108      	bne.n	80171d2 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 80171c0:	687b      	ldr	r3, [r7, #4]
 80171c2:	8b5b      	ldrh	r3, [r3, #26]
 80171c4:	f043 0308 	orr.w	r3, r3, #8
 80171c8:	b29a      	uxth	r2, r3
 80171ca:	687b      	ldr	r3, [r7, #4]
 80171cc:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 80171ce:	2300      	movs	r3, #0
 80171d0:	e001      	b.n	80171d6 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 80171d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80171d6:	4618      	mov	r0, r3
 80171d8:	3710      	adds	r7, #16
 80171da:	46bd      	mov	sp, r7
 80171dc:	bd80      	pop	{r7, pc}
 80171de:	bf00      	nop
 80171e0:	08021390 	.word	0x08021390
 80171e4:	08021440 	.word	0x08021440
 80171e8:	080213d4 	.word	0x080213d4

080171ec <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 80171ec:	b580      	push	{r7, lr}
 80171ee:	b082      	sub	sp, #8
 80171f0:	af00      	add	r7, sp, #0
 80171f2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 80171f4:	687b      	ldr	r3, [r7, #4]
 80171f6:	2b00      	cmp	r3, #0
 80171f8:	d109      	bne.n	801720e <tcp_close+0x22>
 80171fa:	4b0f      	ldr	r3, [pc, #60]	@ (8017238 <tcp_close+0x4c>)
 80171fc:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 8017200:	490e      	ldr	r1, [pc, #56]	@ (801723c <tcp_close+0x50>)
 8017202:	480f      	ldr	r0, [pc, #60]	@ (8017240 <tcp_close+0x54>)
 8017204:	f008 fa72 	bl	801f6ec <iprintf>
 8017208:	f06f 030f 	mvn.w	r3, #15
 801720c:	e00f      	b.n	801722e <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 801720e:	687b      	ldr	r3, [r7, #4]
 8017210:	7d1b      	ldrb	r3, [r3, #20]
 8017212:	2b01      	cmp	r3, #1
 8017214:	d006      	beq.n	8017224 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8017216:	687b      	ldr	r3, [r7, #4]
 8017218:	8b5b      	ldrh	r3, [r3, #26]
 801721a:	f043 0310 	orr.w	r3, r3, #16
 801721e:	b29a      	uxth	r2, r3
 8017220:	687b      	ldr	r3, [r7, #4]
 8017222:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8017224:	2101      	movs	r1, #1
 8017226:	6878      	ldr	r0, [r7, #4]
 8017228:	f7ff fe94 	bl	8016f54 <tcp_close_shutdown>
 801722c:	4603      	mov	r3, r0
}
 801722e:	4618      	mov	r0, r3
 8017230:	3708      	adds	r7, #8
 8017232:	46bd      	mov	sp, r7
 8017234:	bd80      	pop	{r7, pc}
 8017236:	bf00      	nop
 8017238:	08021390 	.word	0x08021390
 801723c:	080214a0 	.word	0x080214a0
 8017240:	080213d4 	.word	0x080213d4

08017244 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8017244:	b580      	push	{r7, lr}
 8017246:	b08e      	sub	sp, #56	@ 0x38
 8017248:	af04      	add	r7, sp, #16
 801724a:	6078      	str	r0, [r7, #4]
 801724c:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 801724e:	687b      	ldr	r3, [r7, #4]
 8017250:	2b00      	cmp	r3, #0
 8017252:	d107      	bne.n	8017264 <tcp_abandon+0x20>
 8017254:	4b52      	ldr	r3, [pc, #328]	@ (80173a0 <tcp_abandon+0x15c>)
 8017256:	f240 223d 	movw	r2, #573	@ 0x23d
 801725a:	4952      	ldr	r1, [pc, #328]	@ (80173a4 <tcp_abandon+0x160>)
 801725c:	4852      	ldr	r0, [pc, #328]	@ (80173a8 <tcp_abandon+0x164>)
 801725e:	f008 fa45 	bl	801f6ec <iprintf>
 8017262:	e099      	b.n	8017398 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8017264:	687b      	ldr	r3, [r7, #4]
 8017266:	7d1b      	ldrb	r3, [r3, #20]
 8017268:	2b01      	cmp	r3, #1
 801726a:	d106      	bne.n	801727a <tcp_abandon+0x36>
 801726c:	4b4c      	ldr	r3, [pc, #304]	@ (80173a0 <tcp_abandon+0x15c>)
 801726e:	f44f 7210 	mov.w	r2, #576	@ 0x240
 8017272:	494e      	ldr	r1, [pc, #312]	@ (80173ac <tcp_abandon+0x168>)
 8017274:	484c      	ldr	r0, [pc, #304]	@ (80173a8 <tcp_abandon+0x164>)
 8017276:	f008 fa39 	bl	801f6ec <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 801727a:	687b      	ldr	r3, [r7, #4]
 801727c:	7d1b      	ldrb	r3, [r3, #20]
 801727e:	2b0a      	cmp	r3, #10
 8017280:	d107      	bne.n	8017292 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8017282:	6879      	ldr	r1, [r7, #4]
 8017284:	484a      	ldr	r0, [pc, #296]	@ (80173b0 <tcp_abandon+0x16c>)
 8017286:	f000 ffc5 	bl	8018214 <tcp_pcb_remove>
    tcp_free(pcb);
 801728a:	6878      	ldr	r0, [r7, #4]
 801728c:	f7ff fdb0 	bl	8016df0 <tcp_free>
 8017290:	e082      	b.n	8017398 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 8017292:	2300      	movs	r3, #0
 8017294:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 8017296:	2300      	movs	r3, #0
 8017298:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 801729a:	687b      	ldr	r3, [r7, #4]
 801729c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801729e:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 80172a0:	687b      	ldr	r3, [r7, #4]
 80172a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80172a4:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 80172a6:	687b      	ldr	r3, [r7, #4]
 80172a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80172ac:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 80172ae:	687b      	ldr	r3, [r7, #4]
 80172b0:	691b      	ldr	r3, [r3, #16]
 80172b2:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 80172b4:	687b      	ldr	r3, [r7, #4]
 80172b6:	7d1b      	ldrb	r3, [r3, #20]
 80172b8:	2b00      	cmp	r3, #0
 80172ba:	d126      	bne.n	801730a <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 80172bc:	687b      	ldr	r3, [r7, #4]
 80172be:	8adb      	ldrh	r3, [r3, #22]
 80172c0:	2b00      	cmp	r3, #0
 80172c2:	d02e      	beq.n	8017322 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80172c4:	4b3b      	ldr	r3, [pc, #236]	@ (80173b4 <tcp_abandon+0x170>)
 80172c6:	681b      	ldr	r3, [r3, #0]
 80172c8:	687a      	ldr	r2, [r7, #4]
 80172ca:	429a      	cmp	r2, r3
 80172cc:	d105      	bne.n	80172da <tcp_abandon+0x96>
 80172ce:	4b39      	ldr	r3, [pc, #228]	@ (80173b4 <tcp_abandon+0x170>)
 80172d0:	681b      	ldr	r3, [r3, #0]
 80172d2:	68db      	ldr	r3, [r3, #12]
 80172d4:	4a37      	ldr	r2, [pc, #220]	@ (80173b4 <tcp_abandon+0x170>)
 80172d6:	6013      	str	r3, [r2, #0]
 80172d8:	e013      	b.n	8017302 <tcp_abandon+0xbe>
 80172da:	4b36      	ldr	r3, [pc, #216]	@ (80173b4 <tcp_abandon+0x170>)
 80172dc:	681b      	ldr	r3, [r3, #0]
 80172de:	61fb      	str	r3, [r7, #28]
 80172e0:	e00c      	b.n	80172fc <tcp_abandon+0xb8>
 80172e2:	69fb      	ldr	r3, [r7, #28]
 80172e4:	68db      	ldr	r3, [r3, #12]
 80172e6:	687a      	ldr	r2, [r7, #4]
 80172e8:	429a      	cmp	r2, r3
 80172ea:	d104      	bne.n	80172f6 <tcp_abandon+0xb2>
 80172ec:	687b      	ldr	r3, [r7, #4]
 80172ee:	68da      	ldr	r2, [r3, #12]
 80172f0:	69fb      	ldr	r3, [r7, #28]
 80172f2:	60da      	str	r2, [r3, #12]
 80172f4:	e005      	b.n	8017302 <tcp_abandon+0xbe>
 80172f6:	69fb      	ldr	r3, [r7, #28]
 80172f8:	68db      	ldr	r3, [r3, #12]
 80172fa:	61fb      	str	r3, [r7, #28]
 80172fc:	69fb      	ldr	r3, [r7, #28]
 80172fe:	2b00      	cmp	r3, #0
 8017300:	d1ef      	bne.n	80172e2 <tcp_abandon+0x9e>
 8017302:	687b      	ldr	r3, [r7, #4]
 8017304:	2200      	movs	r2, #0
 8017306:	60da      	str	r2, [r3, #12]
 8017308:	e00b      	b.n	8017322 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 801730a:	683b      	ldr	r3, [r7, #0]
 801730c:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 801730e:	687b      	ldr	r3, [r7, #4]
 8017310:	8adb      	ldrh	r3, [r3, #22]
 8017312:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8017314:	6879      	ldr	r1, [r7, #4]
 8017316:	4828      	ldr	r0, [pc, #160]	@ (80173b8 <tcp_abandon+0x174>)
 8017318:	f000 ff7c 	bl	8018214 <tcp_pcb_remove>
 801731c:	4b27      	ldr	r3, [pc, #156]	@ (80173bc <tcp_abandon+0x178>)
 801731e:	2201      	movs	r2, #1
 8017320:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 8017322:	687b      	ldr	r3, [r7, #4]
 8017324:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017326:	2b00      	cmp	r3, #0
 8017328:	d004      	beq.n	8017334 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 801732a:	687b      	ldr	r3, [r7, #4]
 801732c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801732e:	4618      	mov	r0, r3
 8017330:	f000 fd1e 	bl	8017d70 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8017334:	687b      	ldr	r3, [r7, #4]
 8017336:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017338:	2b00      	cmp	r3, #0
 801733a:	d004      	beq.n	8017346 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 801733c:	687b      	ldr	r3, [r7, #4]
 801733e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017340:	4618      	mov	r0, r3
 8017342:	f000 fd15 	bl	8017d70 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8017346:	687b      	ldr	r3, [r7, #4]
 8017348:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801734a:	2b00      	cmp	r3, #0
 801734c:	d004      	beq.n	8017358 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 801734e:	687b      	ldr	r3, [r7, #4]
 8017350:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017352:	4618      	mov	r0, r3
 8017354:	f000 fd0c 	bl	8017d70 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8017358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801735a:	2b00      	cmp	r3, #0
 801735c:	d00e      	beq.n	801737c <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 801735e:	6879      	ldr	r1, [r7, #4]
 8017360:	687b      	ldr	r3, [r7, #4]
 8017362:	3304      	adds	r3, #4
 8017364:	687a      	ldr	r2, [r7, #4]
 8017366:	8b12      	ldrh	r2, [r2, #24]
 8017368:	9202      	str	r2, [sp, #8]
 801736a:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 801736c:	9201      	str	r2, [sp, #4]
 801736e:	9300      	str	r3, [sp, #0]
 8017370:	460b      	mov	r3, r1
 8017372:	697a      	ldr	r2, [r7, #20]
 8017374:	69b9      	ldr	r1, [r7, #24]
 8017376:	6878      	ldr	r0, [r7, #4]
 8017378:	f004 fcbe 	bl	801bcf8 <tcp_rst>
    }
    last_state = pcb->state;
 801737c:	687b      	ldr	r3, [r7, #4]
 801737e:	7d1b      	ldrb	r3, [r3, #20]
 8017380:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 8017382:	6878      	ldr	r0, [r7, #4]
 8017384:	f7ff fd34 	bl	8016df0 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8017388:	693b      	ldr	r3, [r7, #16]
 801738a:	2b00      	cmp	r3, #0
 801738c:	d004      	beq.n	8017398 <tcp_abandon+0x154>
 801738e:	693b      	ldr	r3, [r7, #16]
 8017390:	f06f 010c 	mvn.w	r1, #12
 8017394:	68f8      	ldr	r0, [r7, #12]
 8017396:	4798      	blx	r3
  }
}
 8017398:	3728      	adds	r7, #40	@ 0x28
 801739a:	46bd      	mov	sp, r7
 801739c:	bd80      	pop	{r7, pc}
 801739e:	bf00      	nop
 80173a0:	08021390 	.word	0x08021390
 80173a4:	080214d4 	.word	0x080214d4
 80173a8:	080213d4 	.word	0x080213d4
 80173ac:	080214f0 	.word	0x080214f0
 80173b0:	240144e8 	.word	0x240144e8
 80173b4:	240144dc 	.word	0x240144dc
 80173b8:	240144e4 	.word	0x240144e4
 80173bc:	240144ec 	.word	0x240144ec

080173c0 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 80173c0:	b580      	push	{r7, lr}
 80173c2:	b082      	sub	sp, #8
 80173c4:	af00      	add	r7, sp, #0
 80173c6:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 80173c8:	2101      	movs	r1, #1
 80173ca:	6878      	ldr	r0, [r7, #4]
 80173cc:	f7ff ff3a 	bl	8017244 <tcp_abandon>
}
 80173d0:	bf00      	nop
 80173d2:	3708      	adds	r7, #8
 80173d4:	46bd      	mov	sp, r7
 80173d6:	bd80      	pop	{r7, pc}

080173d8 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 80173d8:	b580      	push	{r7, lr}
 80173da:	b084      	sub	sp, #16
 80173dc:	af00      	add	r7, sp, #0
 80173de:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 80173e0:	687b      	ldr	r3, [r7, #4]
 80173e2:	2b00      	cmp	r3, #0
 80173e4:	d106      	bne.n	80173f4 <tcp_update_rcv_ann_wnd+0x1c>
 80173e6:	4b25      	ldr	r3, [pc, #148]	@ (801747c <tcp_update_rcv_ann_wnd+0xa4>)
 80173e8:	f240 32a6 	movw	r2, #934	@ 0x3a6
 80173ec:	4924      	ldr	r1, [pc, #144]	@ (8017480 <tcp_update_rcv_ann_wnd+0xa8>)
 80173ee:	4825      	ldr	r0, [pc, #148]	@ (8017484 <tcp_update_rcv_ann_wnd+0xac>)
 80173f0:	f008 f97c 	bl	801f6ec <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 80173f4:	687b      	ldr	r3, [r7, #4]
 80173f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80173f8:	687a      	ldr	r2, [r7, #4]
 80173fa:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 80173fc:	4413      	add	r3, r2
 80173fe:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8017400:	687b      	ldr	r3, [r7, #4]
 8017402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017404:	687a      	ldr	r2, [r7, #4]
 8017406:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 8017408:	f5b2 6f86 	cmp.w	r2, #1072	@ 0x430
 801740c:	bf28      	it	cs
 801740e:	f44f 6286 	movcs.w	r2, #1072	@ 0x430
 8017412:	b292      	uxth	r2, r2
 8017414:	4413      	add	r3, r2
 8017416:	68fa      	ldr	r2, [r7, #12]
 8017418:	1ad3      	subs	r3, r2, r3
 801741a:	2b00      	cmp	r3, #0
 801741c:	db08      	blt.n	8017430 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 801741e:	687b      	ldr	r3, [r7, #4]
 8017420:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8017422:	687b      	ldr	r3, [r7, #4]
 8017424:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8017426:	687b      	ldr	r3, [r7, #4]
 8017428:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801742a:	68fa      	ldr	r2, [r7, #12]
 801742c:	1ad3      	subs	r3, r2, r3
 801742e:	e020      	b.n	8017472 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8017430:	687b      	ldr	r3, [r7, #4]
 8017432:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017434:	687b      	ldr	r3, [r7, #4]
 8017436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017438:	1ad3      	subs	r3, r2, r3
 801743a:	2b00      	cmp	r3, #0
 801743c:	dd03      	ble.n	8017446 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 801743e:	687b      	ldr	r3, [r7, #4]
 8017440:	2200      	movs	r2, #0
 8017442:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8017444:	e014      	b.n	8017470 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8017446:	687b      	ldr	r3, [r7, #4]
 8017448:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801744a:	687b      	ldr	r3, [r7, #4]
 801744c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801744e:	1ad3      	subs	r3, r2, r3
 8017450:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8017452:	68bb      	ldr	r3, [r7, #8]
 8017454:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8017458:	d306      	bcc.n	8017468 <tcp_update_rcv_ann_wnd+0x90>
 801745a:	4b08      	ldr	r3, [pc, #32]	@ (801747c <tcp_update_rcv_ann_wnd+0xa4>)
 801745c:	f240 32b6 	movw	r2, #950	@ 0x3b6
 8017460:	4909      	ldr	r1, [pc, #36]	@ (8017488 <tcp_update_rcv_ann_wnd+0xb0>)
 8017462:	4808      	ldr	r0, [pc, #32]	@ (8017484 <tcp_update_rcv_ann_wnd+0xac>)
 8017464:	f008 f942 	bl	801f6ec <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8017468:	68bb      	ldr	r3, [r7, #8]
 801746a:	b29a      	uxth	r2, r3
 801746c:	687b      	ldr	r3, [r7, #4]
 801746e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 8017470:	2300      	movs	r3, #0
  }
}
 8017472:	4618      	mov	r0, r3
 8017474:	3710      	adds	r7, #16
 8017476:	46bd      	mov	sp, r7
 8017478:	bd80      	pop	{r7, pc}
 801747a:	bf00      	nop
 801747c:	08021390 	.word	0x08021390
 8017480:	080215ec 	.word	0x080215ec
 8017484:	080213d4 	.word	0x080213d4
 8017488:	08021610 	.word	0x08021610

0801748c <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 801748c:	b580      	push	{r7, lr}
 801748e:	b084      	sub	sp, #16
 8017490:	af00      	add	r7, sp, #0
 8017492:	6078      	str	r0, [r7, #4]
 8017494:	460b      	mov	r3, r1
 8017496:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8017498:	687b      	ldr	r3, [r7, #4]
 801749a:	2b00      	cmp	r3, #0
 801749c:	d107      	bne.n	80174ae <tcp_recved+0x22>
 801749e:	4b1f      	ldr	r3, [pc, #124]	@ (801751c <tcp_recved+0x90>)
 80174a0:	f240 32cf 	movw	r2, #975	@ 0x3cf
 80174a4:	491e      	ldr	r1, [pc, #120]	@ (8017520 <tcp_recved+0x94>)
 80174a6:	481f      	ldr	r0, [pc, #124]	@ (8017524 <tcp_recved+0x98>)
 80174a8:	f008 f920 	bl	801f6ec <iprintf>
 80174ac:	e032      	b.n	8017514 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 80174ae:	687b      	ldr	r3, [r7, #4]
 80174b0:	7d1b      	ldrb	r3, [r3, #20]
 80174b2:	2b01      	cmp	r3, #1
 80174b4:	d106      	bne.n	80174c4 <tcp_recved+0x38>
 80174b6:	4b19      	ldr	r3, [pc, #100]	@ (801751c <tcp_recved+0x90>)
 80174b8:	f240 32d2 	movw	r2, #978	@ 0x3d2
 80174bc:	491a      	ldr	r1, [pc, #104]	@ (8017528 <tcp_recved+0x9c>)
 80174be:	4819      	ldr	r0, [pc, #100]	@ (8017524 <tcp_recved+0x98>)
 80174c0:	f008 f914 	bl	801f6ec <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 80174c4:	687b      	ldr	r3, [r7, #4]
 80174c6:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80174c8:	887b      	ldrh	r3, [r7, #2]
 80174ca:	4413      	add	r3, r2
 80174cc:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 80174ce:	89fb      	ldrh	r3, [r7, #14]
 80174d0:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 80174d4:	d804      	bhi.n	80174e0 <tcp_recved+0x54>
 80174d6:	687b      	ldr	r3, [r7, #4]
 80174d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80174da:	89fa      	ldrh	r2, [r7, #14]
 80174dc:	429a      	cmp	r2, r3
 80174de:	d204      	bcs.n	80174ea <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 80174e0:	687b      	ldr	r3, [r7, #4]
 80174e2:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 80174e6:	851a      	strh	r2, [r3, #40]	@ 0x28
 80174e8:	e002      	b.n	80174f0 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 80174ea:	687b      	ldr	r3, [r7, #4]
 80174ec:	89fa      	ldrh	r2, [r7, #14]
 80174ee:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 80174f0:	6878      	ldr	r0, [r7, #4]
 80174f2:	f7ff ff71 	bl	80173d8 <tcp_update_rcv_ann_wnd>
 80174f6:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 80174f8:	68bb      	ldr	r3, [r7, #8]
 80174fa:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 80174fe:	d309      	bcc.n	8017514 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 8017500:	687b      	ldr	r3, [r7, #4]
 8017502:	8b5b      	ldrh	r3, [r3, #26]
 8017504:	f043 0302 	orr.w	r3, r3, #2
 8017508:	b29a      	uxth	r2, r3
 801750a:	687b      	ldr	r3, [r7, #4]
 801750c:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 801750e:	6878      	ldr	r0, [r7, #4]
 8017510:	f003 fe3e 	bl	801b190 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8017514:	3710      	adds	r7, #16
 8017516:	46bd      	mov	sp, r7
 8017518:	bd80      	pop	{r7, pc}
 801751a:	bf00      	nop
 801751c:	08021390 	.word	0x08021390
 8017520:	0802162c 	.word	0x0802162c
 8017524:	080213d4 	.word	0x080213d4
 8017528:	08021644 	.word	0x08021644

0801752c <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 801752c:	b5b0      	push	{r4, r5, r7, lr}
 801752e:	b090      	sub	sp, #64	@ 0x40
 8017530:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 8017532:	2300      	movs	r3, #0
 8017534:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 8017538:	4b95      	ldr	r3, [pc, #596]	@ (8017790 <tcp_slowtmr+0x264>)
 801753a:	681b      	ldr	r3, [r3, #0]
 801753c:	3301      	adds	r3, #1
 801753e:	4a94      	ldr	r2, [pc, #592]	@ (8017790 <tcp_slowtmr+0x264>)
 8017540:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 8017542:	4b94      	ldr	r3, [pc, #592]	@ (8017794 <tcp_slowtmr+0x268>)
 8017544:	781b      	ldrb	r3, [r3, #0]
 8017546:	3301      	adds	r3, #1
 8017548:	b2da      	uxtb	r2, r3
 801754a:	4b92      	ldr	r3, [pc, #584]	@ (8017794 <tcp_slowtmr+0x268>)
 801754c:	701a      	strb	r2, [r3, #0]
 801754e:	e000      	b.n	8017552 <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 8017550:	bf00      	nop
  prev = NULL;
 8017552:	2300      	movs	r3, #0
 8017554:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 8017556:	4b90      	ldr	r3, [pc, #576]	@ (8017798 <tcp_slowtmr+0x26c>)
 8017558:	681b      	ldr	r3, [r3, #0]
 801755a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 801755c:	e29d      	b.n	8017a9a <tcp_slowtmr+0x56e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 801755e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017560:	7d1b      	ldrb	r3, [r3, #20]
 8017562:	2b00      	cmp	r3, #0
 8017564:	d106      	bne.n	8017574 <tcp_slowtmr+0x48>
 8017566:	4b8d      	ldr	r3, [pc, #564]	@ (801779c <tcp_slowtmr+0x270>)
 8017568:	f240 42be 	movw	r2, #1214	@ 0x4be
 801756c:	498c      	ldr	r1, [pc, #560]	@ (80177a0 <tcp_slowtmr+0x274>)
 801756e:	488d      	ldr	r0, [pc, #564]	@ (80177a4 <tcp_slowtmr+0x278>)
 8017570:	f008 f8bc 	bl	801f6ec <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8017574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017576:	7d1b      	ldrb	r3, [r3, #20]
 8017578:	2b01      	cmp	r3, #1
 801757a:	d106      	bne.n	801758a <tcp_slowtmr+0x5e>
 801757c:	4b87      	ldr	r3, [pc, #540]	@ (801779c <tcp_slowtmr+0x270>)
 801757e:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 8017582:	4989      	ldr	r1, [pc, #548]	@ (80177a8 <tcp_slowtmr+0x27c>)
 8017584:	4887      	ldr	r0, [pc, #540]	@ (80177a4 <tcp_slowtmr+0x278>)
 8017586:	f008 f8b1 	bl	801f6ec <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 801758a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801758c:	7d1b      	ldrb	r3, [r3, #20]
 801758e:	2b0a      	cmp	r3, #10
 8017590:	d106      	bne.n	80175a0 <tcp_slowtmr+0x74>
 8017592:	4b82      	ldr	r3, [pc, #520]	@ (801779c <tcp_slowtmr+0x270>)
 8017594:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 8017598:	4984      	ldr	r1, [pc, #528]	@ (80177ac <tcp_slowtmr+0x280>)
 801759a:	4882      	ldr	r0, [pc, #520]	@ (80177a4 <tcp_slowtmr+0x278>)
 801759c:	f008 f8a6 	bl	801f6ec <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 80175a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80175a2:	7f9a      	ldrb	r2, [r3, #30]
 80175a4:	4b7b      	ldr	r3, [pc, #492]	@ (8017794 <tcp_slowtmr+0x268>)
 80175a6:	781b      	ldrb	r3, [r3, #0]
 80175a8:	429a      	cmp	r2, r3
 80175aa:	d105      	bne.n	80175b8 <tcp_slowtmr+0x8c>
      prev = pcb;
 80175ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80175ae:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 80175b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80175b2:	68db      	ldr	r3, [r3, #12]
 80175b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 80175b6:	e270      	b.n	8017a9a <tcp_slowtmr+0x56e>
    pcb->last_timer = tcp_timer_ctr;
 80175b8:	4b76      	ldr	r3, [pc, #472]	@ (8017794 <tcp_slowtmr+0x268>)
 80175ba:	781a      	ldrb	r2, [r3, #0]
 80175bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80175be:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 80175c0:	2300      	movs	r3, #0
 80175c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 80175c6:	2300      	movs	r3, #0
 80175c8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 80175cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80175ce:	7d1b      	ldrb	r3, [r3, #20]
 80175d0:	2b02      	cmp	r3, #2
 80175d2:	d10a      	bne.n	80175ea <tcp_slowtmr+0xbe>
 80175d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80175d6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80175da:	2b05      	cmp	r3, #5
 80175dc:	d905      	bls.n	80175ea <tcp_slowtmr+0xbe>
      ++pcb_remove;
 80175de:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80175e2:	3301      	adds	r3, #1
 80175e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80175e8:	e11e      	b.n	8017828 <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 80175ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80175ec:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80175f0:	2b0b      	cmp	r3, #11
 80175f2:	d905      	bls.n	8017600 <tcp_slowtmr+0xd4>
      ++pcb_remove;
 80175f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80175f8:	3301      	adds	r3, #1
 80175fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80175fe:	e113      	b.n	8017828 <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 8017600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017602:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8017606:	2b00      	cmp	r3, #0
 8017608:	d075      	beq.n	80176f6 <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 801760a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801760c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801760e:	2b00      	cmp	r3, #0
 8017610:	d006      	beq.n	8017620 <tcp_slowtmr+0xf4>
 8017612:	4b62      	ldr	r3, [pc, #392]	@ (801779c <tcp_slowtmr+0x270>)
 8017614:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 8017618:	4965      	ldr	r1, [pc, #404]	@ (80177b0 <tcp_slowtmr+0x284>)
 801761a:	4862      	ldr	r0, [pc, #392]	@ (80177a4 <tcp_slowtmr+0x278>)
 801761c:	f008 f866 	bl	801f6ec <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8017620:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017622:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017624:	2b00      	cmp	r3, #0
 8017626:	d106      	bne.n	8017636 <tcp_slowtmr+0x10a>
 8017628:	4b5c      	ldr	r3, [pc, #368]	@ (801779c <tcp_slowtmr+0x270>)
 801762a:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 801762e:	4961      	ldr	r1, [pc, #388]	@ (80177b4 <tcp_slowtmr+0x288>)
 8017630:	485c      	ldr	r0, [pc, #368]	@ (80177a4 <tcp_slowtmr+0x278>)
 8017632:	f008 f85b 	bl	801f6ec <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 8017636:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017638:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 801763c:	2b0b      	cmp	r3, #11
 801763e:	d905      	bls.n	801764c <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 8017640:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017644:	3301      	adds	r3, #1
 8017646:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801764a:	e0ed      	b.n	8017828 <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 801764c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801764e:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8017652:	3b01      	subs	r3, #1
 8017654:	4a58      	ldr	r2, [pc, #352]	@ (80177b8 <tcp_slowtmr+0x28c>)
 8017656:	5cd3      	ldrb	r3, [r2, r3]
 8017658:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 801765a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801765c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8017660:	7c7a      	ldrb	r2, [r7, #17]
 8017662:	429a      	cmp	r2, r3
 8017664:	d907      	bls.n	8017676 <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 8017666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017668:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 801766c:	3301      	adds	r3, #1
 801766e:	b2da      	uxtb	r2, r3
 8017670:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017672:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 8017676:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017678:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 801767c:	7c7a      	ldrb	r2, [r7, #17]
 801767e:	429a      	cmp	r2, r3
 8017680:	f200 80d2 	bhi.w	8017828 <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 8017684:	2301      	movs	r3, #1
 8017686:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 8017688:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801768a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801768e:	2b00      	cmp	r3, #0
 8017690:	d108      	bne.n	80176a4 <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8017692:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017694:	f004 fc24 	bl	801bee0 <tcp_zero_window_probe>
 8017698:	4603      	mov	r3, r0
 801769a:	2b00      	cmp	r3, #0
 801769c:	d014      	beq.n	80176c8 <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 801769e:	2300      	movs	r3, #0
 80176a0:	623b      	str	r3, [r7, #32]
 80176a2:	e011      	b.n	80176c8 <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 80176a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80176a6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80176aa:	4619      	mov	r1, r3
 80176ac:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80176ae:	f003 fae9 	bl	801ac84 <tcp_split_unsent_seg>
 80176b2:	4603      	mov	r3, r0
 80176b4:	2b00      	cmp	r3, #0
 80176b6:	d107      	bne.n	80176c8 <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 80176b8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80176ba:	f003 fd69 	bl	801b190 <tcp_output>
 80176be:	4603      	mov	r3, r0
 80176c0:	2b00      	cmp	r3, #0
 80176c2:	d101      	bne.n	80176c8 <tcp_slowtmr+0x19c>
                  next_slot = 0;
 80176c4:	2300      	movs	r3, #0
 80176c6:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 80176c8:	6a3b      	ldr	r3, [r7, #32]
 80176ca:	2b00      	cmp	r3, #0
 80176cc:	f000 80ac 	beq.w	8017828 <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 80176d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80176d2:	2200      	movs	r2, #0
 80176d4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 80176d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80176da:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 80176de:	2b06      	cmp	r3, #6
 80176e0:	f200 80a2 	bhi.w	8017828 <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 80176e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80176e6:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 80176ea:	3301      	adds	r3, #1
 80176ec:	b2da      	uxtb	r2, r3
 80176ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80176f0:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 80176f4:	e098      	b.n	8017828 <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 80176f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80176f8:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80176fc:	2b00      	cmp	r3, #0
 80176fe:	db0f      	blt.n	8017720 <tcp_slowtmr+0x1f4>
 8017700:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017702:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8017706:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 801770a:	4293      	cmp	r3, r2
 801770c:	d008      	beq.n	8017720 <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 801770e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017710:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8017714:	b29b      	uxth	r3, r3
 8017716:	3301      	adds	r3, #1
 8017718:	b29b      	uxth	r3, r3
 801771a:	b21a      	sxth	r2, r3
 801771c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801771e:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 8017720:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017722:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 8017726:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017728:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 801772c:	429a      	cmp	r2, r3
 801772e:	db7b      	blt.n	8017828 <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8017730:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017732:	f004 f821 	bl	801b778 <tcp_rexmit_rto_prepare>
 8017736:	4603      	mov	r3, r0
 8017738:	2b00      	cmp	r3, #0
 801773a:	d007      	beq.n	801774c <tcp_slowtmr+0x220>
 801773c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801773e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017740:	2b00      	cmp	r3, #0
 8017742:	d171      	bne.n	8017828 <tcp_slowtmr+0x2fc>
 8017744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017746:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017748:	2b00      	cmp	r3, #0
 801774a:	d06d      	beq.n	8017828 <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 801774c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801774e:	7d1b      	ldrb	r3, [r3, #20]
 8017750:	2b02      	cmp	r3, #2
 8017752:	d03a      	beq.n	80177ca <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8017754:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017756:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801775a:	2b0c      	cmp	r3, #12
 801775c:	bf28      	it	cs
 801775e:	230c      	movcs	r3, #12
 8017760:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8017762:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017764:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8017768:	10db      	asrs	r3, r3, #3
 801776a:	b21b      	sxth	r3, r3
 801776c:	461a      	mov	r2, r3
 801776e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017770:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8017774:	4413      	add	r3, r2
 8017776:	7efa      	ldrb	r2, [r7, #27]
 8017778:	4910      	ldr	r1, [pc, #64]	@ (80177bc <tcp_slowtmr+0x290>)
 801777a:	5c8a      	ldrb	r2, [r1, r2]
 801777c:	4093      	lsls	r3, r2
 801777e:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8017780:	697b      	ldr	r3, [r7, #20]
 8017782:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 8017786:	4293      	cmp	r3, r2
 8017788:	dc1a      	bgt.n	80177c0 <tcp_slowtmr+0x294>
 801778a:	697b      	ldr	r3, [r7, #20]
 801778c:	b21a      	sxth	r2, r3
 801778e:	e019      	b.n	80177c4 <tcp_slowtmr+0x298>
 8017790:	240144d8 	.word	0x240144d8
 8017794:	240144ee 	.word	0x240144ee
 8017798:	240144e4 	.word	0x240144e4
 801779c:	08021390 	.word	0x08021390
 80177a0:	080216d4 	.word	0x080216d4
 80177a4:	080213d4 	.word	0x080213d4
 80177a8:	08021700 	.word	0x08021700
 80177ac:	0802172c 	.word	0x0802172c
 80177b0:	0802175c 	.word	0x0802175c
 80177b4:	08021790 	.word	0x08021790
 80177b8:	08023b30 	.word	0x08023b30
 80177bc:	08023b20 	.word	0x08023b20
 80177c0:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80177c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80177c6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 80177ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80177cc:	2200      	movs	r2, #0
 80177ce:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 80177d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80177d2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 80177d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80177d8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80177dc:	4293      	cmp	r3, r2
 80177de:	bf28      	it	cs
 80177e0:	4613      	movcs	r3, r2
 80177e2:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 80177e4:	8a7b      	ldrh	r3, [r7, #18]
 80177e6:	085b      	lsrs	r3, r3, #1
 80177e8:	b29a      	uxth	r2, r3
 80177ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80177ec:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 80177f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80177f2:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 80177f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80177f8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80177fa:	005b      	lsls	r3, r3, #1
 80177fc:	b29b      	uxth	r3, r3
 80177fe:	429a      	cmp	r2, r3
 8017800:	d206      	bcs.n	8017810 <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8017802:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017804:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017806:	005b      	lsls	r3, r3, #1
 8017808:	b29a      	uxth	r2, r3
 801780a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801780c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 8017810:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017812:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8017814:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017816:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 801781a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801781c:	2200      	movs	r2, #0
 801781e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 8017822:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017824:	f004 f818 	bl	801b858 <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 8017828:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801782a:	7d1b      	ldrb	r3, [r3, #20]
 801782c:	2b06      	cmp	r3, #6
 801782e:	d111      	bne.n	8017854 <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 8017830:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017832:	8b5b      	ldrh	r3, [r3, #26]
 8017834:	f003 0310 	and.w	r3, r3, #16
 8017838:	2b00      	cmp	r3, #0
 801783a:	d00b      	beq.n	8017854 <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 801783c:	4b9c      	ldr	r3, [pc, #624]	@ (8017ab0 <tcp_slowtmr+0x584>)
 801783e:	681a      	ldr	r2, [r3, #0]
 8017840:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017842:	6a1b      	ldr	r3, [r3, #32]
 8017844:	1ad3      	subs	r3, r2, r3
 8017846:	2b28      	cmp	r3, #40	@ 0x28
 8017848:	d904      	bls.n	8017854 <tcp_slowtmr+0x328>
          ++pcb_remove;
 801784a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801784e:	3301      	adds	r3, #1
 8017850:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8017854:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017856:	7a5b      	ldrb	r3, [r3, #9]
 8017858:	f003 0308 	and.w	r3, r3, #8
 801785c:	2b00      	cmp	r3, #0
 801785e:	d04a      	beq.n	80178f6 <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 8017860:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017862:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8017864:	2b04      	cmp	r3, #4
 8017866:	d003      	beq.n	8017870 <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 8017868:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801786a:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 801786c:	2b07      	cmp	r3, #7
 801786e:	d142      	bne.n	80178f6 <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8017870:	4b8f      	ldr	r3, [pc, #572]	@ (8017ab0 <tcp_slowtmr+0x584>)
 8017872:	681a      	ldr	r2, [r3, #0]
 8017874:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017876:	6a1b      	ldr	r3, [r3, #32]
 8017878:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 801787a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801787c:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 8017880:	4b8c      	ldr	r3, [pc, #560]	@ (8017ab4 <tcp_slowtmr+0x588>)
 8017882:	440b      	add	r3, r1
 8017884:	498c      	ldr	r1, [pc, #560]	@ (8017ab8 <tcp_slowtmr+0x58c>)
 8017886:	fba1 1303 	umull	r1, r3, r1, r3
 801788a:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801788c:	429a      	cmp	r2, r3
 801788e:	d90a      	bls.n	80178a6 <tcp_slowtmr+0x37a>
        ++pcb_remove;
 8017890:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017894:	3301      	adds	r3, #1
 8017896:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 801789a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801789e:	3301      	adds	r3, #1
 80178a0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80178a4:	e027      	b.n	80178f6 <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80178a6:	4b82      	ldr	r3, [pc, #520]	@ (8017ab0 <tcp_slowtmr+0x584>)
 80178a8:	681a      	ldr	r2, [r3, #0]
 80178aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80178ac:	6a1b      	ldr	r3, [r3, #32]
 80178ae:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 80178b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80178b2:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 80178b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80178b8:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 80178bc:	4618      	mov	r0, r3
 80178be:	4b7f      	ldr	r3, [pc, #508]	@ (8017abc <tcp_slowtmr+0x590>)
 80178c0:	fb00 f303 	mul.w	r3, r0, r3
 80178c4:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 80178c6:	497c      	ldr	r1, [pc, #496]	@ (8017ab8 <tcp_slowtmr+0x58c>)
 80178c8:	fba1 1303 	umull	r1, r3, r1, r3
 80178cc:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80178ce:	429a      	cmp	r2, r3
 80178d0:	d911      	bls.n	80178f6 <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 80178d2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80178d4:	f004 fac4 	bl	801be60 <tcp_keepalive>
 80178d8:	4603      	mov	r3, r0
 80178da:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 80178de:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 80178e2:	2b00      	cmp	r3, #0
 80178e4:	d107      	bne.n	80178f6 <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 80178e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80178e8:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 80178ec:	3301      	adds	r3, #1
 80178ee:	b2da      	uxtb	r2, r3
 80178f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80178f2:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 80178f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80178f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80178fa:	2b00      	cmp	r3, #0
 80178fc:	d011      	beq.n	8017922 <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 80178fe:	4b6c      	ldr	r3, [pc, #432]	@ (8017ab0 <tcp_slowtmr+0x584>)
 8017900:	681a      	ldr	r2, [r3, #0]
 8017902:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017904:	6a1b      	ldr	r3, [r3, #32]
 8017906:	1ad2      	subs	r2, r2, r3
 8017908:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801790a:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 801790e:	4619      	mov	r1, r3
 8017910:	460b      	mov	r3, r1
 8017912:	005b      	lsls	r3, r3, #1
 8017914:	440b      	add	r3, r1
 8017916:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8017918:	429a      	cmp	r2, r3
 801791a:	d302      	bcc.n	8017922 <tcp_slowtmr+0x3f6>
      tcp_free_ooseq(pcb);
 801791c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801791e:	f000 fddd 	bl	80184dc <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 8017922:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017924:	7d1b      	ldrb	r3, [r3, #20]
 8017926:	2b03      	cmp	r3, #3
 8017928:	d10b      	bne.n	8017942 <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801792a:	4b61      	ldr	r3, [pc, #388]	@ (8017ab0 <tcp_slowtmr+0x584>)
 801792c:	681a      	ldr	r2, [r3, #0]
 801792e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017930:	6a1b      	ldr	r3, [r3, #32]
 8017932:	1ad3      	subs	r3, r2, r3
 8017934:	2b28      	cmp	r3, #40	@ 0x28
 8017936:	d904      	bls.n	8017942 <tcp_slowtmr+0x416>
        ++pcb_remove;
 8017938:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801793c:	3301      	adds	r3, #1
 801793e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 8017942:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017944:	7d1b      	ldrb	r3, [r3, #20]
 8017946:	2b09      	cmp	r3, #9
 8017948:	d10b      	bne.n	8017962 <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 801794a:	4b59      	ldr	r3, [pc, #356]	@ (8017ab0 <tcp_slowtmr+0x584>)
 801794c:	681a      	ldr	r2, [r3, #0]
 801794e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017950:	6a1b      	ldr	r3, [r3, #32]
 8017952:	1ad3      	subs	r3, r2, r3
 8017954:	2bf0      	cmp	r3, #240	@ 0xf0
 8017956:	d904      	bls.n	8017962 <tcp_slowtmr+0x436>
        ++pcb_remove;
 8017958:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801795c:	3301      	adds	r3, #1
 801795e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 8017962:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017966:	2b00      	cmp	r3, #0
 8017968:	d060      	beq.n	8017a2c <tcp_slowtmr+0x500>
      tcp_err_fn err_fn = pcb->errf;
 801796a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801796c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8017970:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 8017972:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017974:	f000 fbfe 	bl	8018174 <tcp_pcb_purge>
      if (prev != NULL) {
 8017978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801797a:	2b00      	cmp	r3, #0
 801797c:	d010      	beq.n	80179a0 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 801797e:	4b50      	ldr	r3, [pc, #320]	@ (8017ac0 <tcp_slowtmr+0x594>)
 8017980:	681b      	ldr	r3, [r3, #0]
 8017982:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017984:	429a      	cmp	r2, r3
 8017986:	d106      	bne.n	8017996 <tcp_slowtmr+0x46a>
 8017988:	4b4e      	ldr	r3, [pc, #312]	@ (8017ac4 <tcp_slowtmr+0x598>)
 801798a:	f240 526d 	movw	r2, #1389	@ 0x56d
 801798e:	494e      	ldr	r1, [pc, #312]	@ (8017ac8 <tcp_slowtmr+0x59c>)
 8017990:	484e      	ldr	r0, [pc, #312]	@ (8017acc <tcp_slowtmr+0x5a0>)
 8017992:	f007 feab 	bl	801f6ec <iprintf>
        prev->next = pcb->next;
 8017996:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017998:	68da      	ldr	r2, [r3, #12]
 801799a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801799c:	60da      	str	r2, [r3, #12]
 801799e:	e00f      	b.n	80179c0 <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 80179a0:	4b47      	ldr	r3, [pc, #284]	@ (8017ac0 <tcp_slowtmr+0x594>)
 80179a2:	681b      	ldr	r3, [r3, #0]
 80179a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80179a6:	429a      	cmp	r2, r3
 80179a8:	d006      	beq.n	80179b8 <tcp_slowtmr+0x48c>
 80179aa:	4b46      	ldr	r3, [pc, #280]	@ (8017ac4 <tcp_slowtmr+0x598>)
 80179ac:	f240 5271 	movw	r2, #1393	@ 0x571
 80179b0:	4947      	ldr	r1, [pc, #284]	@ (8017ad0 <tcp_slowtmr+0x5a4>)
 80179b2:	4846      	ldr	r0, [pc, #280]	@ (8017acc <tcp_slowtmr+0x5a0>)
 80179b4:	f007 fe9a 	bl	801f6ec <iprintf>
        tcp_active_pcbs = pcb->next;
 80179b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80179ba:	68db      	ldr	r3, [r3, #12]
 80179bc:	4a40      	ldr	r2, [pc, #256]	@ (8017ac0 <tcp_slowtmr+0x594>)
 80179be:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 80179c0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80179c4:	2b00      	cmp	r3, #0
 80179c6:	d013      	beq.n	80179f0 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 80179c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80179ca:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 80179cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80179ce:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80179d0:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 80179d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80179d4:	3304      	adds	r3, #4
 80179d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80179d8:	8ad2      	ldrh	r2, [r2, #22]
 80179da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80179dc:	8b09      	ldrh	r1, [r1, #24]
 80179de:	9102      	str	r1, [sp, #8]
 80179e0:	9201      	str	r2, [sp, #4]
 80179e2:	9300      	str	r3, [sp, #0]
 80179e4:	462b      	mov	r3, r5
 80179e6:	4622      	mov	r2, r4
 80179e8:	4601      	mov	r1, r0
 80179ea:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80179ec:	f004 f984 	bl	801bcf8 <tcp_rst>
      err_arg = pcb->callback_arg;
 80179f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80179f2:	691b      	ldr	r3, [r3, #16]
 80179f4:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 80179f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80179f8:	7d1b      	ldrb	r3, [r3, #20]
 80179fa:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 80179fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80179fe:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8017a00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017a02:	68db      	ldr	r3, [r3, #12]
 8017a04:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 8017a06:	6838      	ldr	r0, [r7, #0]
 8017a08:	f7ff f9f2 	bl	8016df0 <tcp_free>
      tcp_active_pcbs_changed = 0;
 8017a0c:	4b31      	ldr	r3, [pc, #196]	@ (8017ad4 <tcp_slowtmr+0x5a8>)
 8017a0e:	2200      	movs	r2, #0
 8017a10:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8017a12:	68fb      	ldr	r3, [r7, #12]
 8017a14:	2b00      	cmp	r3, #0
 8017a16:	d004      	beq.n	8017a22 <tcp_slowtmr+0x4f6>
 8017a18:	68fb      	ldr	r3, [r7, #12]
 8017a1a:	f06f 010c 	mvn.w	r1, #12
 8017a1e:	68b8      	ldr	r0, [r7, #8]
 8017a20:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8017a22:	4b2c      	ldr	r3, [pc, #176]	@ (8017ad4 <tcp_slowtmr+0x5a8>)
 8017a24:	781b      	ldrb	r3, [r3, #0]
 8017a26:	2b00      	cmp	r3, #0
 8017a28:	d037      	beq.n	8017a9a <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 8017a2a:	e592      	b.n	8017552 <tcp_slowtmr+0x26>
      prev = pcb;
 8017a2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017a2e:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8017a30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017a32:	68db      	ldr	r3, [r3, #12]
 8017a34:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 8017a36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a38:	7f1b      	ldrb	r3, [r3, #28]
 8017a3a:	3301      	adds	r3, #1
 8017a3c:	b2da      	uxtb	r2, r3
 8017a3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a40:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8017a42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a44:	7f1a      	ldrb	r2, [r3, #28]
 8017a46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a48:	7f5b      	ldrb	r3, [r3, #29]
 8017a4a:	429a      	cmp	r2, r3
 8017a4c:	d325      	bcc.n	8017a9a <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 8017a4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a50:	2200      	movs	r2, #0
 8017a52:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 8017a54:	4b1f      	ldr	r3, [pc, #124]	@ (8017ad4 <tcp_slowtmr+0x5a8>)
 8017a56:	2200      	movs	r2, #0
 8017a58:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 8017a5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8017a60:	2b00      	cmp	r3, #0
 8017a62:	d00b      	beq.n	8017a7c <tcp_slowtmr+0x550>
 8017a64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a66:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8017a6a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017a6c:	6912      	ldr	r2, [r2, #16]
 8017a6e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8017a70:	4610      	mov	r0, r2
 8017a72:	4798      	blx	r3
 8017a74:	4603      	mov	r3, r0
 8017a76:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8017a7a:	e002      	b.n	8017a82 <tcp_slowtmr+0x556>
 8017a7c:	2300      	movs	r3, #0
 8017a7e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 8017a82:	4b14      	ldr	r3, [pc, #80]	@ (8017ad4 <tcp_slowtmr+0x5a8>)
 8017a84:	781b      	ldrb	r3, [r3, #0]
 8017a86:	2b00      	cmp	r3, #0
 8017a88:	f47f ad62 	bne.w	8017550 <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8017a8c:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8017a90:	2b00      	cmp	r3, #0
 8017a92:	d102      	bne.n	8017a9a <tcp_slowtmr+0x56e>
          tcp_output(prev);
 8017a94:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017a96:	f003 fb7b 	bl	801b190 <tcp_output>
  while (pcb != NULL) {
 8017a9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017a9c:	2b00      	cmp	r3, #0
 8017a9e:	f47f ad5e 	bne.w	801755e <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8017aa2:	2300      	movs	r3, #0
 8017aa4:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 8017aa6:	4b0c      	ldr	r3, [pc, #48]	@ (8017ad8 <tcp_slowtmr+0x5ac>)
 8017aa8:	681b      	ldr	r3, [r3, #0]
 8017aaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8017aac:	e069      	b.n	8017b82 <tcp_slowtmr+0x656>
 8017aae:	bf00      	nop
 8017ab0:	240144d8 	.word	0x240144d8
 8017ab4:	000a4cb8 	.word	0x000a4cb8
 8017ab8:	10624dd3 	.word	0x10624dd3
 8017abc:	000124f8 	.word	0x000124f8
 8017ac0:	240144e4 	.word	0x240144e4
 8017ac4:	08021390 	.word	0x08021390
 8017ac8:	080217c8 	.word	0x080217c8
 8017acc:	080213d4 	.word	0x080213d4
 8017ad0:	080217f4 	.word	0x080217f4
 8017ad4:	240144ec 	.word	0x240144ec
 8017ad8:	240144e8 	.word	0x240144e8
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8017adc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017ade:	7d1b      	ldrb	r3, [r3, #20]
 8017ae0:	2b0a      	cmp	r3, #10
 8017ae2:	d006      	beq.n	8017af2 <tcp_slowtmr+0x5c6>
 8017ae4:	4b2b      	ldr	r3, [pc, #172]	@ (8017b94 <tcp_slowtmr+0x668>)
 8017ae6:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 8017aea:	492b      	ldr	r1, [pc, #172]	@ (8017b98 <tcp_slowtmr+0x66c>)
 8017aec:	482b      	ldr	r0, [pc, #172]	@ (8017b9c <tcp_slowtmr+0x670>)
 8017aee:	f007 fdfd 	bl	801f6ec <iprintf>
    pcb_remove = 0;
 8017af2:	2300      	movs	r3, #0
 8017af4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8017af8:	4b29      	ldr	r3, [pc, #164]	@ (8017ba0 <tcp_slowtmr+0x674>)
 8017afa:	681a      	ldr	r2, [r3, #0]
 8017afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017afe:	6a1b      	ldr	r3, [r3, #32]
 8017b00:	1ad3      	subs	r3, r2, r3
 8017b02:	2bf0      	cmp	r3, #240	@ 0xf0
 8017b04:	d904      	bls.n	8017b10 <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 8017b06:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017b0a:	3301      	adds	r3, #1
 8017b0c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8017b10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017b14:	2b00      	cmp	r3, #0
 8017b16:	d02f      	beq.n	8017b78 <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8017b18:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017b1a:	f000 fb2b 	bl	8018174 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8017b1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017b20:	2b00      	cmp	r3, #0
 8017b22:	d010      	beq.n	8017b46 <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8017b24:	4b1f      	ldr	r3, [pc, #124]	@ (8017ba4 <tcp_slowtmr+0x678>)
 8017b26:	681b      	ldr	r3, [r3, #0]
 8017b28:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017b2a:	429a      	cmp	r2, r3
 8017b2c:	d106      	bne.n	8017b3c <tcp_slowtmr+0x610>
 8017b2e:	4b19      	ldr	r3, [pc, #100]	@ (8017b94 <tcp_slowtmr+0x668>)
 8017b30:	f240 52af 	movw	r2, #1455	@ 0x5af
 8017b34:	491c      	ldr	r1, [pc, #112]	@ (8017ba8 <tcp_slowtmr+0x67c>)
 8017b36:	4819      	ldr	r0, [pc, #100]	@ (8017b9c <tcp_slowtmr+0x670>)
 8017b38:	f007 fdd8 	bl	801f6ec <iprintf>
        prev->next = pcb->next;
 8017b3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b3e:	68da      	ldr	r2, [r3, #12]
 8017b40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017b42:	60da      	str	r2, [r3, #12]
 8017b44:	e00f      	b.n	8017b66 <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8017b46:	4b17      	ldr	r3, [pc, #92]	@ (8017ba4 <tcp_slowtmr+0x678>)
 8017b48:	681b      	ldr	r3, [r3, #0]
 8017b4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017b4c:	429a      	cmp	r2, r3
 8017b4e:	d006      	beq.n	8017b5e <tcp_slowtmr+0x632>
 8017b50:	4b10      	ldr	r3, [pc, #64]	@ (8017b94 <tcp_slowtmr+0x668>)
 8017b52:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 8017b56:	4915      	ldr	r1, [pc, #84]	@ (8017bac <tcp_slowtmr+0x680>)
 8017b58:	4810      	ldr	r0, [pc, #64]	@ (8017b9c <tcp_slowtmr+0x670>)
 8017b5a:	f007 fdc7 	bl	801f6ec <iprintf>
        tcp_tw_pcbs = pcb->next;
 8017b5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b60:	68db      	ldr	r3, [r3, #12]
 8017b62:	4a10      	ldr	r2, [pc, #64]	@ (8017ba4 <tcp_slowtmr+0x678>)
 8017b64:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8017b66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b68:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 8017b6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b6c:	68db      	ldr	r3, [r3, #12]
 8017b6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 8017b70:	69f8      	ldr	r0, [r7, #28]
 8017b72:	f7ff f93d 	bl	8016df0 <tcp_free>
 8017b76:	e004      	b.n	8017b82 <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 8017b78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b7a:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8017b7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b7e:	68db      	ldr	r3, [r3, #12]
 8017b80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8017b82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b84:	2b00      	cmp	r3, #0
 8017b86:	d1a9      	bne.n	8017adc <tcp_slowtmr+0x5b0>
    }
  }
}
 8017b88:	bf00      	nop
 8017b8a:	bf00      	nop
 8017b8c:	3730      	adds	r7, #48	@ 0x30
 8017b8e:	46bd      	mov	sp, r7
 8017b90:	bdb0      	pop	{r4, r5, r7, pc}
 8017b92:	bf00      	nop
 8017b94:	08021390 	.word	0x08021390
 8017b98:	08021820 	.word	0x08021820
 8017b9c:	080213d4 	.word	0x080213d4
 8017ba0:	240144d8 	.word	0x240144d8
 8017ba4:	240144e8 	.word	0x240144e8
 8017ba8:	08021850 	.word	0x08021850
 8017bac:	08021878 	.word	0x08021878

08017bb0 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8017bb0:	b580      	push	{r7, lr}
 8017bb2:	b082      	sub	sp, #8
 8017bb4:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8017bb6:	4b2d      	ldr	r3, [pc, #180]	@ (8017c6c <tcp_fasttmr+0xbc>)
 8017bb8:	781b      	ldrb	r3, [r3, #0]
 8017bba:	3301      	adds	r3, #1
 8017bbc:	b2da      	uxtb	r2, r3
 8017bbe:	4b2b      	ldr	r3, [pc, #172]	@ (8017c6c <tcp_fasttmr+0xbc>)
 8017bc0:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8017bc2:	4b2b      	ldr	r3, [pc, #172]	@ (8017c70 <tcp_fasttmr+0xc0>)
 8017bc4:	681b      	ldr	r3, [r3, #0]
 8017bc6:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8017bc8:	e048      	b.n	8017c5c <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8017bca:	687b      	ldr	r3, [r7, #4]
 8017bcc:	7f9a      	ldrb	r2, [r3, #30]
 8017bce:	4b27      	ldr	r3, [pc, #156]	@ (8017c6c <tcp_fasttmr+0xbc>)
 8017bd0:	781b      	ldrb	r3, [r3, #0]
 8017bd2:	429a      	cmp	r2, r3
 8017bd4:	d03f      	beq.n	8017c56 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8017bd6:	4b25      	ldr	r3, [pc, #148]	@ (8017c6c <tcp_fasttmr+0xbc>)
 8017bd8:	781a      	ldrb	r2, [r3, #0]
 8017bda:	687b      	ldr	r3, [r7, #4]
 8017bdc:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 8017bde:	687b      	ldr	r3, [r7, #4]
 8017be0:	8b5b      	ldrh	r3, [r3, #26]
 8017be2:	f003 0301 	and.w	r3, r3, #1
 8017be6:	2b00      	cmp	r3, #0
 8017be8:	d010      	beq.n	8017c0c <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8017bea:	687b      	ldr	r3, [r7, #4]
 8017bec:	8b5b      	ldrh	r3, [r3, #26]
 8017bee:	f043 0302 	orr.w	r3, r3, #2
 8017bf2:	b29a      	uxth	r2, r3
 8017bf4:	687b      	ldr	r3, [r7, #4]
 8017bf6:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8017bf8:	6878      	ldr	r0, [r7, #4]
 8017bfa:	f003 fac9 	bl	801b190 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8017bfe:	687b      	ldr	r3, [r7, #4]
 8017c00:	8b5b      	ldrh	r3, [r3, #26]
 8017c02:	f023 0303 	bic.w	r3, r3, #3
 8017c06:	b29a      	uxth	r2, r3
 8017c08:	687b      	ldr	r3, [r7, #4]
 8017c0a:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8017c0c:	687b      	ldr	r3, [r7, #4]
 8017c0e:	8b5b      	ldrh	r3, [r3, #26]
 8017c10:	f003 0308 	and.w	r3, r3, #8
 8017c14:	2b00      	cmp	r3, #0
 8017c16:	d009      	beq.n	8017c2c <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8017c18:	687b      	ldr	r3, [r7, #4]
 8017c1a:	8b5b      	ldrh	r3, [r3, #26]
 8017c1c:	f023 0308 	bic.w	r3, r3, #8
 8017c20:	b29a      	uxth	r2, r3
 8017c22:	687b      	ldr	r3, [r7, #4]
 8017c24:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8017c26:	6878      	ldr	r0, [r7, #4]
 8017c28:	f7ff fa76 	bl	8017118 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8017c2c:	687b      	ldr	r3, [r7, #4]
 8017c2e:	68db      	ldr	r3, [r3, #12]
 8017c30:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8017c32:	687b      	ldr	r3, [r7, #4]
 8017c34:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8017c36:	2b00      	cmp	r3, #0
 8017c38:	d00a      	beq.n	8017c50 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8017c3a:	4b0e      	ldr	r3, [pc, #56]	@ (8017c74 <tcp_fasttmr+0xc4>)
 8017c3c:	2200      	movs	r2, #0
 8017c3e:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8017c40:	6878      	ldr	r0, [r7, #4]
 8017c42:	f000 f819 	bl	8017c78 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8017c46:	4b0b      	ldr	r3, [pc, #44]	@ (8017c74 <tcp_fasttmr+0xc4>)
 8017c48:	781b      	ldrb	r3, [r3, #0]
 8017c4a:	2b00      	cmp	r3, #0
 8017c4c:	d000      	beq.n	8017c50 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 8017c4e:	e7b8      	b.n	8017bc2 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8017c50:	683b      	ldr	r3, [r7, #0]
 8017c52:	607b      	str	r3, [r7, #4]
 8017c54:	e002      	b.n	8017c5c <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8017c56:	687b      	ldr	r3, [r7, #4]
 8017c58:	68db      	ldr	r3, [r3, #12]
 8017c5a:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8017c5c:	687b      	ldr	r3, [r7, #4]
 8017c5e:	2b00      	cmp	r3, #0
 8017c60:	d1b3      	bne.n	8017bca <tcp_fasttmr+0x1a>
    }
  }
}
 8017c62:	bf00      	nop
 8017c64:	bf00      	nop
 8017c66:	3708      	adds	r7, #8
 8017c68:	46bd      	mov	sp, r7
 8017c6a:	bd80      	pop	{r7, pc}
 8017c6c:	240144ee 	.word	0x240144ee
 8017c70:	240144e4 	.word	0x240144e4
 8017c74:	240144ec 	.word	0x240144ec

08017c78 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8017c78:	b590      	push	{r4, r7, lr}
 8017c7a:	b085      	sub	sp, #20
 8017c7c:	af00      	add	r7, sp, #0
 8017c7e:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8017c80:	687b      	ldr	r3, [r7, #4]
 8017c82:	2b00      	cmp	r3, #0
 8017c84:	d109      	bne.n	8017c9a <tcp_process_refused_data+0x22>
 8017c86:	4b37      	ldr	r3, [pc, #220]	@ (8017d64 <tcp_process_refused_data+0xec>)
 8017c88:	f240 6209 	movw	r2, #1545	@ 0x609
 8017c8c:	4936      	ldr	r1, [pc, #216]	@ (8017d68 <tcp_process_refused_data+0xf0>)
 8017c8e:	4837      	ldr	r0, [pc, #220]	@ (8017d6c <tcp_process_refused_data+0xf4>)
 8017c90:	f007 fd2c 	bl	801f6ec <iprintf>
 8017c94:	f06f 030f 	mvn.w	r3, #15
 8017c98:	e060      	b.n	8017d5c <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8017c9a:	687b      	ldr	r3, [r7, #4]
 8017c9c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8017c9e:	7b5b      	ldrb	r3, [r3, #13]
 8017ca0:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8017ca2:	687b      	ldr	r3, [r7, #4]
 8017ca4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8017ca6:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8017ca8:	687b      	ldr	r3, [r7, #4]
 8017caa:	2200      	movs	r2, #0
 8017cac:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8017cae:	687b      	ldr	r3, [r7, #4]
 8017cb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8017cb4:	2b00      	cmp	r3, #0
 8017cb6:	d00b      	beq.n	8017cd0 <tcp_process_refused_data+0x58>
 8017cb8:	687b      	ldr	r3, [r7, #4]
 8017cba:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8017cbe:	687b      	ldr	r3, [r7, #4]
 8017cc0:	6918      	ldr	r0, [r3, #16]
 8017cc2:	2300      	movs	r3, #0
 8017cc4:	68ba      	ldr	r2, [r7, #8]
 8017cc6:	6879      	ldr	r1, [r7, #4]
 8017cc8:	47a0      	blx	r4
 8017cca:	4603      	mov	r3, r0
 8017ccc:	73fb      	strb	r3, [r7, #15]
 8017cce:	e007      	b.n	8017ce0 <tcp_process_refused_data+0x68>
 8017cd0:	2300      	movs	r3, #0
 8017cd2:	68ba      	ldr	r2, [r7, #8]
 8017cd4:	6879      	ldr	r1, [r7, #4]
 8017cd6:	2000      	movs	r0, #0
 8017cd8:	f000 f8a4 	bl	8017e24 <tcp_recv_null>
 8017cdc:	4603      	mov	r3, r0
 8017cde:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8017ce0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017ce4:	2b00      	cmp	r3, #0
 8017ce6:	d12a      	bne.n	8017d3e <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8017ce8:	7bbb      	ldrb	r3, [r7, #14]
 8017cea:	f003 0320 	and.w	r3, r3, #32
 8017cee:	2b00      	cmp	r3, #0
 8017cf0:	d033      	beq.n	8017d5a <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8017cf2:	687b      	ldr	r3, [r7, #4]
 8017cf4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8017cf6:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8017cfa:	d005      	beq.n	8017d08 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8017cfc:	687b      	ldr	r3, [r7, #4]
 8017cfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8017d00:	3301      	adds	r3, #1
 8017d02:	b29a      	uxth	r2, r3
 8017d04:	687b      	ldr	r3, [r7, #4]
 8017d06:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8017d08:	687b      	ldr	r3, [r7, #4]
 8017d0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8017d0e:	2b00      	cmp	r3, #0
 8017d10:	d00b      	beq.n	8017d2a <tcp_process_refused_data+0xb2>
 8017d12:	687b      	ldr	r3, [r7, #4]
 8017d14:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8017d18:	687b      	ldr	r3, [r7, #4]
 8017d1a:	6918      	ldr	r0, [r3, #16]
 8017d1c:	2300      	movs	r3, #0
 8017d1e:	2200      	movs	r2, #0
 8017d20:	6879      	ldr	r1, [r7, #4]
 8017d22:	47a0      	blx	r4
 8017d24:	4603      	mov	r3, r0
 8017d26:	73fb      	strb	r3, [r7, #15]
 8017d28:	e001      	b.n	8017d2e <tcp_process_refused_data+0xb6>
 8017d2a:	2300      	movs	r3, #0
 8017d2c:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8017d2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017d32:	f113 0f0d 	cmn.w	r3, #13
 8017d36:	d110      	bne.n	8017d5a <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 8017d38:	f06f 030c 	mvn.w	r3, #12
 8017d3c:	e00e      	b.n	8017d5c <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 8017d3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017d42:	f113 0f0d 	cmn.w	r3, #13
 8017d46:	d102      	bne.n	8017d4e <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8017d48:	f06f 030c 	mvn.w	r3, #12
 8017d4c:	e006      	b.n	8017d5c <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 8017d4e:	687b      	ldr	r3, [r7, #4]
 8017d50:	68ba      	ldr	r2, [r7, #8]
 8017d52:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 8017d54:	f06f 0304 	mvn.w	r3, #4
 8017d58:	e000      	b.n	8017d5c <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 8017d5a:	2300      	movs	r3, #0
}
 8017d5c:	4618      	mov	r0, r3
 8017d5e:	3714      	adds	r7, #20
 8017d60:	46bd      	mov	sp, r7
 8017d62:	bd90      	pop	{r4, r7, pc}
 8017d64:	08021390 	.word	0x08021390
 8017d68:	080218a0 	.word	0x080218a0
 8017d6c:	080213d4 	.word	0x080213d4

08017d70 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 8017d70:	b580      	push	{r7, lr}
 8017d72:	b084      	sub	sp, #16
 8017d74:	af00      	add	r7, sp, #0
 8017d76:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8017d78:	e007      	b.n	8017d8a <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8017d7a:	687b      	ldr	r3, [r7, #4]
 8017d7c:	681b      	ldr	r3, [r3, #0]
 8017d7e:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8017d80:	6878      	ldr	r0, [r7, #4]
 8017d82:	f000 f80a 	bl	8017d9a <tcp_seg_free>
    seg = next;
 8017d86:	68fb      	ldr	r3, [r7, #12]
 8017d88:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8017d8a:	687b      	ldr	r3, [r7, #4]
 8017d8c:	2b00      	cmp	r3, #0
 8017d8e:	d1f4      	bne.n	8017d7a <tcp_segs_free+0xa>
  }
}
 8017d90:	bf00      	nop
 8017d92:	bf00      	nop
 8017d94:	3710      	adds	r7, #16
 8017d96:	46bd      	mov	sp, r7
 8017d98:	bd80      	pop	{r7, pc}

08017d9a <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8017d9a:	b580      	push	{r7, lr}
 8017d9c:	b082      	sub	sp, #8
 8017d9e:	af00      	add	r7, sp, #0
 8017da0:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8017da2:	687b      	ldr	r3, [r7, #4]
 8017da4:	2b00      	cmp	r3, #0
 8017da6:	d00c      	beq.n	8017dc2 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8017da8:	687b      	ldr	r3, [r7, #4]
 8017daa:	685b      	ldr	r3, [r3, #4]
 8017dac:	2b00      	cmp	r3, #0
 8017dae:	d004      	beq.n	8017dba <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8017db0:	687b      	ldr	r3, [r7, #4]
 8017db2:	685b      	ldr	r3, [r3, #4]
 8017db4:	4618      	mov	r0, r3
 8017db6:	f7fe fd5f 	bl	8016878 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8017dba:	6879      	ldr	r1, [r7, #4]
 8017dbc:	2003      	movs	r0, #3
 8017dbe:	f7fd feb9 	bl	8015b34 <memp_free>
  }
}
 8017dc2:	bf00      	nop
 8017dc4:	3708      	adds	r7, #8
 8017dc6:	46bd      	mov	sp, r7
 8017dc8:	bd80      	pop	{r7, pc}
	...

08017dcc <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8017dcc:	b580      	push	{r7, lr}
 8017dce:	b084      	sub	sp, #16
 8017dd0:	af00      	add	r7, sp, #0
 8017dd2:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8017dd4:	687b      	ldr	r3, [r7, #4]
 8017dd6:	2b00      	cmp	r3, #0
 8017dd8:	d106      	bne.n	8017de8 <tcp_seg_copy+0x1c>
 8017dda:	4b0f      	ldr	r3, [pc, #60]	@ (8017e18 <tcp_seg_copy+0x4c>)
 8017ddc:	f240 6282 	movw	r2, #1666	@ 0x682
 8017de0:	490e      	ldr	r1, [pc, #56]	@ (8017e1c <tcp_seg_copy+0x50>)
 8017de2:	480f      	ldr	r0, [pc, #60]	@ (8017e20 <tcp_seg_copy+0x54>)
 8017de4:	f007 fc82 	bl	801f6ec <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8017de8:	2003      	movs	r0, #3
 8017dea:	f7fd fe2d 	bl	8015a48 <memp_malloc>
 8017dee:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8017df0:	68fb      	ldr	r3, [r7, #12]
 8017df2:	2b00      	cmp	r3, #0
 8017df4:	d101      	bne.n	8017dfa <tcp_seg_copy+0x2e>
    return NULL;
 8017df6:	2300      	movs	r3, #0
 8017df8:	e00a      	b.n	8017e10 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8017dfa:	2210      	movs	r2, #16
 8017dfc:	6879      	ldr	r1, [r7, #4]
 8017dfe:	68f8      	ldr	r0, [r7, #12]
 8017e00:	f007 feaf 	bl	801fb62 <memcpy>
  pbuf_ref(cseg->p);
 8017e04:	68fb      	ldr	r3, [r7, #12]
 8017e06:	685b      	ldr	r3, [r3, #4]
 8017e08:	4618      	mov	r0, r3
 8017e0a:	f7fe fddb 	bl	80169c4 <pbuf_ref>
  return cseg;
 8017e0e:	68fb      	ldr	r3, [r7, #12]
}
 8017e10:	4618      	mov	r0, r3
 8017e12:	3710      	adds	r7, #16
 8017e14:	46bd      	mov	sp, r7
 8017e16:	bd80      	pop	{r7, pc}
 8017e18:	08021390 	.word	0x08021390
 8017e1c:	080218e4 	.word	0x080218e4
 8017e20:	080213d4 	.word	0x080213d4

08017e24 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8017e24:	b580      	push	{r7, lr}
 8017e26:	b084      	sub	sp, #16
 8017e28:	af00      	add	r7, sp, #0
 8017e2a:	60f8      	str	r0, [r7, #12]
 8017e2c:	60b9      	str	r1, [r7, #8]
 8017e2e:	607a      	str	r2, [r7, #4]
 8017e30:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8017e32:	68bb      	ldr	r3, [r7, #8]
 8017e34:	2b00      	cmp	r3, #0
 8017e36:	d109      	bne.n	8017e4c <tcp_recv_null+0x28>
 8017e38:	4b12      	ldr	r3, [pc, #72]	@ (8017e84 <tcp_recv_null+0x60>)
 8017e3a:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 8017e3e:	4912      	ldr	r1, [pc, #72]	@ (8017e88 <tcp_recv_null+0x64>)
 8017e40:	4812      	ldr	r0, [pc, #72]	@ (8017e8c <tcp_recv_null+0x68>)
 8017e42:	f007 fc53 	bl	801f6ec <iprintf>
 8017e46:	f06f 030f 	mvn.w	r3, #15
 8017e4a:	e016      	b.n	8017e7a <tcp_recv_null+0x56>

  if (p != NULL) {
 8017e4c:	687b      	ldr	r3, [r7, #4]
 8017e4e:	2b00      	cmp	r3, #0
 8017e50:	d009      	beq.n	8017e66 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 8017e52:	687b      	ldr	r3, [r7, #4]
 8017e54:	891b      	ldrh	r3, [r3, #8]
 8017e56:	4619      	mov	r1, r3
 8017e58:	68b8      	ldr	r0, [r7, #8]
 8017e5a:	f7ff fb17 	bl	801748c <tcp_recved>
    pbuf_free(p);
 8017e5e:	6878      	ldr	r0, [r7, #4]
 8017e60:	f7fe fd0a 	bl	8016878 <pbuf_free>
 8017e64:	e008      	b.n	8017e78 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 8017e66:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8017e6a:	2b00      	cmp	r3, #0
 8017e6c:	d104      	bne.n	8017e78 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 8017e6e:	68b8      	ldr	r0, [r7, #8]
 8017e70:	f7ff f9bc 	bl	80171ec <tcp_close>
 8017e74:	4603      	mov	r3, r0
 8017e76:	e000      	b.n	8017e7a <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8017e78:	2300      	movs	r3, #0
}
 8017e7a:	4618      	mov	r0, r3
 8017e7c:	3710      	adds	r7, #16
 8017e7e:	46bd      	mov	sp, r7
 8017e80:	bd80      	pop	{r7, pc}
 8017e82:	bf00      	nop
 8017e84:	08021390 	.word	0x08021390
 8017e88:	08021900 	.word	0x08021900
 8017e8c:	080213d4 	.word	0x080213d4

08017e90 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8017e90:	b580      	push	{r7, lr}
 8017e92:	b086      	sub	sp, #24
 8017e94:	af00      	add	r7, sp, #0
 8017e96:	4603      	mov	r3, r0
 8017e98:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8017e9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8017e9e:	2b00      	cmp	r3, #0
 8017ea0:	db01      	blt.n	8017ea6 <tcp_kill_prio+0x16>
 8017ea2:	79fb      	ldrb	r3, [r7, #7]
 8017ea4:	e000      	b.n	8017ea8 <tcp_kill_prio+0x18>
 8017ea6:	237f      	movs	r3, #127	@ 0x7f
 8017ea8:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8017eaa:	7afb      	ldrb	r3, [r7, #11]
 8017eac:	2b00      	cmp	r3, #0
 8017eae:	d034      	beq.n	8017f1a <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8017eb0:	7afb      	ldrb	r3, [r7, #11]
 8017eb2:	3b01      	subs	r3, #1
 8017eb4:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8017eb6:	2300      	movs	r3, #0
 8017eb8:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8017eba:	2300      	movs	r3, #0
 8017ebc:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8017ebe:	4b19      	ldr	r3, [pc, #100]	@ (8017f24 <tcp_kill_prio+0x94>)
 8017ec0:	681b      	ldr	r3, [r3, #0]
 8017ec2:	617b      	str	r3, [r7, #20]
 8017ec4:	e01f      	b.n	8017f06 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8017ec6:	697b      	ldr	r3, [r7, #20]
 8017ec8:	7d5b      	ldrb	r3, [r3, #21]
 8017eca:	7afa      	ldrb	r2, [r7, #11]
 8017ecc:	429a      	cmp	r2, r3
 8017ece:	d80c      	bhi.n	8017eea <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8017ed0:	697b      	ldr	r3, [r7, #20]
 8017ed2:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8017ed4:	7afa      	ldrb	r2, [r7, #11]
 8017ed6:	429a      	cmp	r2, r3
 8017ed8:	d112      	bne.n	8017f00 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8017eda:	4b13      	ldr	r3, [pc, #76]	@ (8017f28 <tcp_kill_prio+0x98>)
 8017edc:	681a      	ldr	r2, [r3, #0]
 8017ede:	697b      	ldr	r3, [r7, #20]
 8017ee0:	6a1b      	ldr	r3, [r3, #32]
 8017ee2:	1ad3      	subs	r3, r2, r3
 8017ee4:	68fa      	ldr	r2, [r7, #12]
 8017ee6:	429a      	cmp	r2, r3
 8017ee8:	d80a      	bhi.n	8017f00 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8017eea:	4b0f      	ldr	r3, [pc, #60]	@ (8017f28 <tcp_kill_prio+0x98>)
 8017eec:	681a      	ldr	r2, [r3, #0]
 8017eee:	697b      	ldr	r3, [r7, #20]
 8017ef0:	6a1b      	ldr	r3, [r3, #32]
 8017ef2:	1ad3      	subs	r3, r2, r3
 8017ef4:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8017ef6:	697b      	ldr	r3, [r7, #20]
 8017ef8:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8017efa:	697b      	ldr	r3, [r7, #20]
 8017efc:	7d5b      	ldrb	r3, [r3, #21]
 8017efe:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8017f00:	697b      	ldr	r3, [r7, #20]
 8017f02:	68db      	ldr	r3, [r3, #12]
 8017f04:	617b      	str	r3, [r7, #20]
 8017f06:	697b      	ldr	r3, [r7, #20]
 8017f08:	2b00      	cmp	r3, #0
 8017f0a:	d1dc      	bne.n	8017ec6 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8017f0c:	693b      	ldr	r3, [r7, #16]
 8017f0e:	2b00      	cmp	r3, #0
 8017f10:	d004      	beq.n	8017f1c <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8017f12:	6938      	ldr	r0, [r7, #16]
 8017f14:	f7ff fa54 	bl	80173c0 <tcp_abort>
 8017f18:	e000      	b.n	8017f1c <tcp_kill_prio+0x8c>
    return;
 8017f1a:	bf00      	nop
  }
}
 8017f1c:	3718      	adds	r7, #24
 8017f1e:	46bd      	mov	sp, r7
 8017f20:	bd80      	pop	{r7, pc}
 8017f22:	bf00      	nop
 8017f24:	240144e4 	.word	0x240144e4
 8017f28:	240144d8 	.word	0x240144d8

08017f2c <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8017f2c:	b580      	push	{r7, lr}
 8017f2e:	b086      	sub	sp, #24
 8017f30:	af00      	add	r7, sp, #0
 8017f32:	4603      	mov	r3, r0
 8017f34:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8017f36:	79fb      	ldrb	r3, [r7, #7]
 8017f38:	2b08      	cmp	r3, #8
 8017f3a:	d009      	beq.n	8017f50 <tcp_kill_state+0x24>
 8017f3c:	79fb      	ldrb	r3, [r7, #7]
 8017f3e:	2b09      	cmp	r3, #9
 8017f40:	d006      	beq.n	8017f50 <tcp_kill_state+0x24>
 8017f42:	4b1a      	ldr	r3, [pc, #104]	@ (8017fac <tcp_kill_state+0x80>)
 8017f44:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 8017f48:	4919      	ldr	r1, [pc, #100]	@ (8017fb0 <tcp_kill_state+0x84>)
 8017f4a:	481a      	ldr	r0, [pc, #104]	@ (8017fb4 <tcp_kill_state+0x88>)
 8017f4c:	f007 fbce 	bl	801f6ec <iprintf>

  inactivity = 0;
 8017f50:	2300      	movs	r3, #0
 8017f52:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8017f54:	2300      	movs	r3, #0
 8017f56:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8017f58:	4b17      	ldr	r3, [pc, #92]	@ (8017fb8 <tcp_kill_state+0x8c>)
 8017f5a:	681b      	ldr	r3, [r3, #0]
 8017f5c:	617b      	str	r3, [r7, #20]
 8017f5e:	e017      	b.n	8017f90 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8017f60:	697b      	ldr	r3, [r7, #20]
 8017f62:	7d1b      	ldrb	r3, [r3, #20]
 8017f64:	79fa      	ldrb	r2, [r7, #7]
 8017f66:	429a      	cmp	r2, r3
 8017f68:	d10f      	bne.n	8017f8a <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8017f6a:	4b14      	ldr	r3, [pc, #80]	@ (8017fbc <tcp_kill_state+0x90>)
 8017f6c:	681a      	ldr	r2, [r3, #0]
 8017f6e:	697b      	ldr	r3, [r7, #20]
 8017f70:	6a1b      	ldr	r3, [r3, #32]
 8017f72:	1ad3      	subs	r3, r2, r3
 8017f74:	68fa      	ldr	r2, [r7, #12]
 8017f76:	429a      	cmp	r2, r3
 8017f78:	d807      	bhi.n	8017f8a <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8017f7a:	4b10      	ldr	r3, [pc, #64]	@ (8017fbc <tcp_kill_state+0x90>)
 8017f7c:	681a      	ldr	r2, [r3, #0]
 8017f7e:	697b      	ldr	r3, [r7, #20]
 8017f80:	6a1b      	ldr	r3, [r3, #32]
 8017f82:	1ad3      	subs	r3, r2, r3
 8017f84:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8017f86:	697b      	ldr	r3, [r7, #20]
 8017f88:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8017f8a:	697b      	ldr	r3, [r7, #20]
 8017f8c:	68db      	ldr	r3, [r3, #12]
 8017f8e:	617b      	str	r3, [r7, #20]
 8017f90:	697b      	ldr	r3, [r7, #20]
 8017f92:	2b00      	cmp	r3, #0
 8017f94:	d1e4      	bne.n	8017f60 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8017f96:	693b      	ldr	r3, [r7, #16]
 8017f98:	2b00      	cmp	r3, #0
 8017f9a:	d003      	beq.n	8017fa4 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8017f9c:	2100      	movs	r1, #0
 8017f9e:	6938      	ldr	r0, [r7, #16]
 8017fa0:	f7ff f950 	bl	8017244 <tcp_abandon>
  }
}
 8017fa4:	bf00      	nop
 8017fa6:	3718      	adds	r7, #24
 8017fa8:	46bd      	mov	sp, r7
 8017faa:	bd80      	pop	{r7, pc}
 8017fac:	08021390 	.word	0x08021390
 8017fb0:	0802191c 	.word	0x0802191c
 8017fb4:	080213d4 	.word	0x080213d4
 8017fb8:	240144e4 	.word	0x240144e4
 8017fbc:	240144d8 	.word	0x240144d8

08017fc0 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8017fc0:	b580      	push	{r7, lr}
 8017fc2:	b084      	sub	sp, #16
 8017fc4:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8017fc6:	2300      	movs	r3, #0
 8017fc8:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8017fca:	2300      	movs	r3, #0
 8017fcc:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8017fce:	4b12      	ldr	r3, [pc, #72]	@ (8018018 <tcp_kill_timewait+0x58>)
 8017fd0:	681b      	ldr	r3, [r3, #0]
 8017fd2:	60fb      	str	r3, [r7, #12]
 8017fd4:	e012      	b.n	8017ffc <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8017fd6:	4b11      	ldr	r3, [pc, #68]	@ (801801c <tcp_kill_timewait+0x5c>)
 8017fd8:	681a      	ldr	r2, [r3, #0]
 8017fda:	68fb      	ldr	r3, [r7, #12]
 8017fdc:	6a1b      	ldr	r3, [r3, #32]
 8017fde:	1ad3      	subs	r3, r2, r3
 8017fe0:	687a      	ldr	r2, [r7, #4]
 8017fe2:	429a      	cmp	r2, r3
 8017fe4:	d807      	bhi.n	8017ff6 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8017fe6:	4b0d      	ldr	r3, [pc, #52]	@ (801801c <tcp_kill_timewait+0x5c>)
 8017fe8:	681a      	ldr	r2, [r3, #0]
 8017fea:	68fb      	ldr	r3, [r7, #12]
 8017fec:	6a1b      	ldr	r3, [r3, #32]
 8017fee:	1ad3      	subs	r3, r2, r3
 8017ff0:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8017ff2:	68fb      	ldr	r3, [r7, #12]
 8017ff4:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8017ff6:	68fb      	ldr	r3, [r7, #12]
 8017ff8:	68db      	ldr	r3, [r3, #12]
 8017ffa:	60fb      	str	r3, [r7, #12]
 8017ffc:	68fb      	ldr	r3, [r7, #12]
 8017ffe:	2b00      	cmp	r3, #0
 8018000:	d1e9      	bne.n	8017fd6 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8018002:	68bb      	ldr	r3, [r7, #8]
 8018004:	2b00      	cmp	r3, #0
 8018006:	d002      	beq.n	801800e <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8018008:	68b8      	ldr	r0, [r7, #8]
 801800a:	f7ff f9d9 	bl	80173c0 <tcp_abort>
  }
}
 801800e:	bf00      	nop
 8018010:	3710      	adds	r7, #16
 8018012:	46bd      	mov	sp, r7
 8018014:	bd80      	pop	{r7, pc}
 8018016:	bf00      	nop
 8018018:	240144e8 	.word	0x240144e8
 801801c:	240144d8 	.word	0x240144d8

08018020 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8018020:	b580      	push	{r7, lr}
 8018022:	b082      	sub	sp, #8
 8018024:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8018026:	4b10      	ldr	r3, [pc, #64]	@ (8018068 <tcp_handle_closepend+0x48>)
 8018028:	681b      	ldr	r3, [r3, #0]
 801802a:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 801802c:	e014      	b.n	8018058 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 801802e:	687b      	ldr	r3, [r7, #4]
 8018030:	68db      	ldr	r3, [r3, #12]
 8018032:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8018034:	687b      	ldr	r3, [r7, #4]
 8018036:	8b5b      	ldrh	r3, [r3, #26]
 8018038:	f003 0308 	and.w	r3, r3, #8
 801803c:	2b00      	cmp	r3, #0
 801803e:	d009      	beq.n	8018054 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8018040:	687b      	ldr	r3, [r7, #4]
 8018042:	8b5b      	ldrh	r3, [r3, #26]
 8018044:	f023 0308 	bic.w	r3, r3, #8
 8018048:	b29a      	uxth	r2, r3
 801804a:	687b      	ldr	r3, [r7, #4]
 801804c:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 801804e:	6878      	ldr	r0, [r7, #4]
 8018050:	f7ff f862 	bl	8017118 <tcp_close_shutdown_fin>
    }
    pcb = next;
 8018054:	683b      	ldr	r3, [r7, #0]
 8018056:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8018058:	687b      	ldr	r3, [r7, #4]
 801805a:	2b00      	cmp	r3, #0
 801805c:	d1e7      	bne.n	801802e <tcp_handle_closepend+0xe>
  }
}
 801805e:	bf00      	nop
 8018060:	bf00      	nop
 8018062:	3708      	adds	r7, #8
 8018064:	46bd      	mov	sp, r7
 8018066:	bd80      	pop	{r7, pc}
 8018068:	240144e4 	.word	0x240144e4

0801806c <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 801806c:	b580      	push	{r7, lr}
 801806e:	b084      	sub	sp, #16
 8018070:	af00      	add	r7, sp, #0
 8018072:	4603      	mov	r3, r0
 8018074:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8018076:	2001      	movs	r0, #1
 8018078:	f7fd fce6 	bl	8015a48 <memp_malloc>
 801807c:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 801807e:	68fb      	ldr	r3, [r7, #12]
 8018080:	2b00      	cmp	r3, #0
 8018082:	d126      	bne.n	80180d2 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8018084:	f7ff ffcc 	bl	8018020 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8018088:	f7ff ff9a 	bl	8017fc0 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801808c:	2001      	movs	r0, #1
 801808e:	f7fd fcdb 	bl	8015a48 <memp_malloc>
 8018092:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8018094:	68fb      	ldr	r3, [r7, #12]
 8018096:	2b00      	cmp	r3, #0
 8018098:	d11b      	bne.n	80180d2 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 801809a:	2009      	movs	r0, #9
 801809c:	f7ff ff46 	bl	8017f2c <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80180a0:	2001      	movs	r0, #1
 80180a2:	f7fd fcd1 	bl	8015a48 <memp_malloc>
 80180a6:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 80180a8:	68fb      	ldr	r3, [r7, #12]
 80180aa:	2b00      	cmp	r3, #0
 80180ac:	d111      	bne.n	80180d2 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 80180ae:	2008      	movs	r0, #8
 80180b0:	f7ff ff3c 	bl	8017f2c <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80180b4:	2001      	movs	r0, #1
 80180b6:	f7fd fcc7 	bl	8015a48 <memp_malloc>
 80180ba:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 80180bc:	68fb      	ldr	r3, [r7, #12]
 80180be:	2b00      	cmp	r3, #0
 80180c0:	d107      	bne.n	80180d2 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 80180c2:	79fb      	ldrb	r3, [r7, #7]
 80180c4:	4618      	mov	r0, r3
 80180c6:	f7ff fee3 	bl	8017e90 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80180ca:	2001      	movs	r0, #1
 80180cc:	f7fd fcbc 	bl	8015a48 <memp_malloc>
 80180d0:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 80180d2:	68fb      	ldr	r3, [r7, #12]
 80180d4:	2b00      	cmp	r3, #0
 80180d6:	d03f      	beq.n	8018158 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 80180d8:	229c      	movs	r2, #156	@ 0x9c
 80180da:	2100      	movs	r1, #0
 80180dc:	68f8      	ldr	r0, [r7, #12]
 80180de:	f007 fc5d 	bl	801f99c <memset>
    pcb->prio = prio;
 80180e2:	68fb      	ldr	r3, [r7, #12]
 80180e4:	79fa      	ldrb	r2, [r7, #7]
 80180e6:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 80180e8:	68fb      	ldr	r3, [r7, #12]
 80180ea:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 80180ee:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 80180f2:	68fb      	ldr	r3, [r7, #12]
 80180f4:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 80180f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80180fa:	68fb      	ldr	r3, [r7, #12]
 80180fc:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 80180fe:	68fb      	ldr	r3, [r7, #12]
 8018100:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 8018102:	68fb      	ldr	r3, [r7, #12]
 8018104:	22ff      	movs	r2, #255	@ 0xff
 8018106:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8018108:	68fb      	ldr	r3, [r7, #12]
 801810a:	f44f 7206 	mov.w	r2, #536	@ 0x218
 801810e:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8018110:	68fb      	ldr	r3, [r7, #12]
 8018112:	2206      	movs	r2, #6
 8018114:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8018118:	68fb      	ldr	r3, [r7, #12]
 801811a:	2206      	movs	r2, #6
 801811c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 801811e:	68fb      	ldr	r3, [r7, #12]
 8018120:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8018124:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 8018126:	68fb      	ldr	r3, [r7, #12]
 8018128:	2201      	movs	r2, #1
 801812a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 801812e:	4b0d      	ldr	r3, [pc, #52]	@ (8018164 <tcp_alloc+0xf8>)
 8018130:	681a      	ldr	r2, [r3, #0]
 8018132:	68fb      	ldr	r3, [r7, #12]
 8018134:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8018136:	4b0c      	ldr	r3, [pc, #48]	@ (8018168 <tcp_alloc+0xfc>)
 8018138:	781a      	ldrb	r2, [r3, #0]
 801813a:	68fb      	ldr	r3, [r7, #12]
 801813c:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 801813e:	68fb      	ldr	r3, [r7, #12]
 8018140:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 8018144:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8018148:	68fb      	ldr	r3, [r7, #12]
 801814a:	4a08      	ldr	r2, [pc, #32]	@ (801816c <tcp_alloc+0x100>)
 801814c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8018150:	68fb      	ldr	r3, [r7, #12]
 8018152:	4a07      	ldr	r2, [pc, #28]	@ (8018170 <tcp_alloc+0x104>)
 8018154:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8018158:	68fb      	ldr	r3, [r7, #12]
}
 801815a:	4618      	mov	r0, r3
 801815c:	3710      	adds	r7, #16
 801815e:	46bd      	mov	sp, r7
 8018160:	bd80      	pop	{r7, pc}
 8018162:	bf00      	nop
 8018164:	240144d8 	.word	0x240144d8
 8018168:	240144ee 	.word	0x240144ee
 801816c:	08017e25 	.word	0x08017e25
 8018170:	006ddd00 	.word	0x006ddd00

08018174 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8018174:	b580      	push	{r7, lr}
 8018176:	b082      	sub	sp, #8
 8018178:	af00      	add	r7, sp, #0
 801817a:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 801817c:	687b      	ldr	r3, [r7, #4]
 801817e:	2b00      	cmp	r3, #0
 8018180:	d107      	bne.n	8018192 <tcp_pcb_purge+0x1e>
 8018182:	4b21      	ldr	r3, [pc, #132]	@ (8018208 <tcp_pcb_purge+0x94>)
 8018184:	f640 0251 	movw	r2, #2129	@ 0x851
 8018188:	4920      	ldr	r1, [pc, #128]	@ (801820c <tcp_pcb_purge+0x98>)
 801818a:	4821      	ldr	r0, [pc, #132]	@ (8018210 <tcp_pcb_purge+0x9c>)
 801818c:	f007 faae 	bl	801f6ec <iprintf>
 8018190:	e037      	b.n	8018202 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 8018192:	687b      	ldr	r3, [r7, #4]
 8018194:	7d1b      	ldrb	r3, [r3, #20]
 8018196:	2b00      	cmp	r3, #0
 8018198:	d033      	beq.n	8018202 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 801819a:	687b      	ldr	r3, [r7, #4]
 801819c:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 801819e:	2b0a      	cmp	r3, #10
 80181a0:	d02f      	beq.n	8018202 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 80181a2:	687b      	ldr	r3, [r7, #4]
 80181a4:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 80181a6:	2b01      	cmp	r3, #1
 80181a8:	d02b      	beq.n	8018202 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 80181aa:	687b      	ldr	r3, [r7, #4]
 80181ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80181ae:	2b00      	cmp	r3, #0
 80181b0:	d007      	beq.n	80181c2 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 80181b2:	687b      	ldr	r3, [r7, #4]
 80181b4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80181b6:	4618      	mov	r0, r3
 80181b8:	f7fe fb5e 	bl	8016878 <pbuf_free>
      pcb->refused_data = NULL;
 80181bc:	687b      	ldr	r3, [r7, #4]
 80181be:	2200      	movs	r2, #0
 80181c0:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 80181c2:	687b      	ldr	r3, [r7, #4]
 80181c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80181c6:	2b00      	cmp	r3, #0
 80181c8:	d002      	beq.n	80181d0 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 80181ca:	6878      	ldr	r0, [r7, #4]
 80181cc:	f000 f986 	bl	80184dc <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 80181d0:	687b      	ldr	r3, [r7, #4]
 80181d2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80181d6:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 80181d8:	687b      	ldr	r3, [r7, #4]
 80181da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80181dc:	4618      	mov	r0, r3
 80181de:	f7ff fdc7 	bl	8017d70 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 80181e2:	687b      	ldr	r3, [r7, #4]
 80181e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80181e6:	4618      	mov	r0, r3
 80181e8:	f7ff fdc2 	bl	8017d70 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 80181ec:	687b      	ldr	r3, [r7, #4]
 80181ee:	2200      	movs	r2, #0
 80181f0:	66da      	str	r2, [r3, #108]	@ 0x6c
 80181f2:	687b      	ldr	r3, [r7, #4]
 80181f4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80181f6:	687b      	ldr	r3, [r7, #4]
 80181f8:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 80181fa:	687b      	ldr	r3, [r7, #4]
 80181fc:	2200      	movs	r2, #0
 80181fe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8018202:	3708      	adds	r7, #8
 8018204:	46bd      	mov	sp, r7
 8018206:	bd80      	pop	{r7, pc}
 8018208:	08021390 	.word	0x08021390
 801820c:	080219dc 	.word	0x080219dc
 8018210:	080213d4 	.word	0x080213d4

08018214 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8018214:	b580      	push	{r7, lr}
 8018216:	b084      	sub	sp, #16
 8018218:	af00      	add	r7, sp, #0
 801821a:	6078      	str	r0, [r7, #4]
 801821c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 801821e:	683b      	ldr	r3, [r7, #0]
 8018220:	2b00      	cmp	r3, #0
 8018222:	d106      	bne.n	8018232 <tcp_pcb_remove+0x1e>
 8018224:	4b3e      	ldr	r3, [pc, #248]	@ (8018320 <tcp_pcb_remove+0x10c>)
 8018226:	f640 0283 	movw	r2, #2179	@ 0x883
 801822a:	493e      	ldr	r1, [pc, #248]	@ (8018324 <tcp_pcb_remove+0x110>)
 801822c:	483e      	ldr	r0, [pc, #248]	@ (8018328 <tcp_pcb_remove+0x114>)
 801822e:	f007 fa5d 	bl	801f6ec <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8018232:	687b      	ldr	r3, [r7, #4]
 8018234:	2b00      	cmp	r3, #0
 8018236:	d106      	bne.n	8018246 <tcp_pcb_remove+0x32>
 8018238:	4b39      	ldr	r3, [pc, #228]	@ (8018320 <tcp_pcb_remove+0x10c>)
 801823a:	f640 0284 	movw	r2, #2180	@ 0x884
 801823e:	493b      	ldr	r1, [pc, #236]	@ (801832c <tcp_pcb_remove+0x118>)
 8018240:	4839      	ldr	r0, [pc, #228]	@ (8018328 <tcp_pcb_remove+0x114>)
 8018242:	f007 fa53 	bl	801f6ec <iprintf>

  TCP_RMV(pcblist, pcb);
 8018246:	687b      	ldr	r3, [r7, #4]
 8018248:	681b      	ldr	r3, [r3, #0]
 801824a:	683a      	ldr	r2, [r7, #0]
 801824c:	429a      	cmp	r2, r3
 801824e:	d105      	bne.n	801825c <tcp_pcb_remove+0x48>
 8018250:	687b      	ldr	r3, [r7, #4]
 8018252:	681b      	ldr	r3, [r3, #0]
 8018254:	68da      	ldr	r2, [r3, #12]
 8018256:	687b      	ldr	r3, [r7, #4]
 8018258:	601a      	str	r2, [r3, #0]
 801825a:	e013      	b.n	8018284 <tcp_pcb_remove+0x70>
 801825c:	687b      	ldr	r3, [r7, #4]
 801825e:	681b      	ldr	r3, [r3, #0]
 8018260:	60fb      	str	r3, [r7, #12]
 8018262:	e00c      	b.n	801827e <tcp_pcb_remove+0x6a>
 8018264:	68fb      	ldr	r3, [r7, #12]
 8018266:	68db      	ldr	r3, [r3, #12]
 8018268:	683a      	ldr	r2, [r7, #0]
 801826a:	429a      	cmp	r2, r3
 801826c:	d104      	bne.n	8018278 <tcp_pcb_remove+0x64>
 801826e:	683b      	ldr	r3, [r7, #0]
 8018270:	68da      	ldr	r2, [r3, #12]
 8018272:	68fb      	ldr	r3, [r7, #12]
 8018274:	60da      	str	r2, [r3, #12]
 8018276:	e005      	b.n	8018284 <tcp_pcb_remove+0x70>
 8018278:	68fb      	ldr	r3, [r7, #12]
 801827a:	68db      	ldr	r3, [r3, #12]
 801827c:	60fb      	str	r3, [r7, #12]
 801827e:	68fb      	ldr	r3, [r7, #12]
 8018280:	2b00      	cmp	r3, #0
 8018282:	d1ef      	bne.n	8018264 <tcp_pcb_remove+0x50>
 8018284:	683b      	ldr	r3, [r7, #0]
 8018286:	2200      	movs	r2, #0
 8018288:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 801828a:	6838      	ldr	r0, [r7, #0]
 801828c:	f7ff ff72 	bl	8018174 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8018290:	683b      	ldr	r3, [r7, #0]
 8018292:	7d1b      	ldrb	r3, [r3, #20]
 8018294:	2b0a      	cmp	r3, #10
 8018296:	d013      	beq.n	80182c0 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8018298:	683b      	ldr	r3, [r7, #0]
 801829a:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 801829c:	2b01      	cmp	r3, #1
 801829e:	d00f      	beq.n	80182c0 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 80182a0:	683b      	ldr	r3, [r7, #0]
 80182a2:	8b5b      	ldrh	r3, [r3, #26]
 80182a4:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 80182a8:	2b00      	cmp	r3, #0
 80182aa:	d009      	beq.n	80182c0 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 80182ac:	683b      	ldr	r3, [r7, #0]
 80182ae:	8b5b      	ldrh	r3, [r3, #26]
 80182b0:	f043 0302 	orr.w	r3, r3, #2
 80182b4:	b29a      	uxth	r2, r3
 80182b6:	683b      	ldr	r3, [r7, #0]
 80182b8:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80182ba:	6838      	ldr	r0, [r7, #0]
 80182bc:	f002 ff68 	bl	801b190 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 80182c0:	683b      	ldr	r3, [r7, #0]
 80182c2:	7d1b      	ldrb	r3, [r3, #20]
 80182c4:	2b01      	cmp	r3, #1
 80182c6:	d020      	beq.n	801830a <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 80182c8:	683b      	ldr	r3, [r7, #0]
 80182ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80182cc:	2b00      	cmp	r3, #0
 80182ce:	d006      	beq.n	80182de <tcp_pcb_remove+0xca>
 80182d0:	4b13      	ldr	r3, [pc, #76]	@ (8018320 <tcp_pcb_remove+0x10c>)
 80182d2:	f640 0293 	movw	r2, #2195	@ 0x893
 80182d6:	4916      	ldr	r1, [pc, #88]	@ (8018330 <tcp_pcb_remove+0x11c>)
 80182d8:	4813      	ldr	r0, [pc, #76]	@ (8018328 <tcp_pcb_remove+0x114>)
 80182da:	f007 fa07 	bl	801f6ec <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 80182de:	683b      	ldr	r3, [r7, #0]
 80182e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80182e2:	2b00      	cmp	r3, #0
 80182e4:	d006      	beq.n	80182f4 <tcp_pcb_remove+0xe0>
 80182e6:	4b0e      	ldr	r3, [pc, #56]	@ (8018320 <tcp_pcb_remove+0x10c>)
 80182e8:	f640 0294 	movw	r2, #2196	@ 0x894
 80182ec:	4911      	ldr	r1, [pc, #68]	@ (8018334 <tcp_pcb_remove+0x120>)
 80182ee:	480e      	ldr	r0, [pc, #56]	@ (8018328 <tcp_pcb_remove+0x114>)
 80182f0:	f007 f9fc 	bl	801f6ec <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 80182f4:	683b      	ldr	r3, [r7, #0]
 80182f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80182f8:	2b00      	cmp	r3, #0
 80182fa:	d006      	beq.n	801830a <tcp_pcb_remove+0xf6>
 80182fc:	4b08      	ldr	r3, [pc, #32]	@ (8018320 <tcp_pcb_remove+0x10c>)
 80182fe:	f640 0296 	movw	r2, #2198	@ 0x896
 8018302:	490d      	ldr	r1, [pc, #52]	@ (8018338 <tcp_pcb_remove+0x124>)
 8018304:	4808      	ldr	r0, [pc, #32]	@ (8018328 <tcp_pcb_remove+0x114>)
 8018306:	f007 f9f1 	bl	801f6ec <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 801830a:	683b      	ldr	r3, [r7, #0]
 801830c:	2200      	movs	r2, #0
 801830e:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8018310:	683b      	ldr	r3, [r7, #0]
 8018312:	2200      	movs	r2, #0
 8018314:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8018316:	bf00      	nop
 8018318:	3710      	adds	r7, #16
 801831a:	46bd      	mov	sp, r7
 801831c:	bd80      	pop	{r7, pc}
 801831e:	bf00      	nop
 8018320:	08021390 	.word	0x08021390
 8018324:	080219f8 	.word	0x080219f8
 8018328:	080213d4 	.word	0x080213d4
 801832c:	08021a14 	.word	0x08021a14
 8018330:	08021a34 	.word	0x08021a34
 8018334:	08021a4c 	.word	0x08021a4c
 8018338:	08021a68 	.word	0x08021a68

0801833c <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 801833c:	b580      	push	{r7, lr}
 801833e:	b082      	sub	sp, #8
 8018340:	af00      	add	r7, sp, #0
 8018342:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8018344:	687b      	ldr	r3, [r7, #4]
 8018346:	2b00      	cmp	r3, #0
 8018348:	d106      	bne.n	8018358 <tcp_next_iss+0x1c>
 801834a:	4b0a      	ldr	r3, [pc, #40]	@ (8018374 <tcp_next_iss+0x38>)
 801834c:	f640 02af 	movw	r2, #2223	@ 0x8af
 8018350:	4909      	ldr	r1, [pc, #36]	@ (8018378 <tcp_next_iss+0x3c>)
 8018352:	480a      	ldr	r0, [pc, #40]	@ (801837c <tcp_next_iss+0x40>)
 8018354:	f007 f9ca 	bl	801f6ec <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8018358:	4b09      	ldr	r3, [pc, #36]	@ (8018380 <tcp_next_iss+0x44>)
 801835a:	681a      	ldr	r2, [r3, #0]
 801835c:	4b09      	ldr	r3, [pc, #36]	@ (8018384 <tcp_next_iss+0x48>)
 801835e:	681b      	ldr	r3, [r3, #0]
 8018360:	4413      	add	r3, r2
 8018362:	4a07      	ldr	r2, [pc, #28]	@ (8018380 <tcp_next_iss+0x44>)
 8018364:	6013      	str	r3, [r2, #0]
  return iss;
 8018366:	4b06      	ldr	r3, [pc, #24]	@ (8018380 <tcp_next_iss+0x44>)
 8018368:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 801836a:	4618      	mov	r0, r3
 801836c:	3708      	adds	r7, #8
 801836e:	46bd      	mov	sp, r7
 8018370:	bd80      	pop	{r7, pc}
 8018372:	bf00      	nop
 8018374:	08021390 	.word	0x08021390
 8018378:	08021a80 	.word	0x08021a80
 801837c:	080213d4 	.word	0x080213d4
 8018380:	24000030 	.word	0x24000030
 8018384:	240144d8 	.word	0x240144d8

08018388 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 8018388:	b580      	push	{r7, lr}
 801838a:	b086      	sub	sp, #24
 801838c:	af00      	add	r7, sp, #0
 801838e:	4603      	mov	r3, r0
 8018390:	60b9      	str	r1, [r7, #8]
 8018392:	607a      	str	r2, [r7, #4]
 8018394:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8018396:	687b      	ldr	r3, [r7, #4]
 8018398:	2b00      	cmp	r3, #0
 801839a:	d106      	bne.n	80183aa <tcp_eff_send_mss_netif+0x22>
 801839c:	4b14      	ldr	r3, [pc, #80]	@ (80183f0 <tcp_eff_send_mss_netif+0x68>)
 801839e:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 80183a2:	4914      	ldr	r1, [pc, #80]	@ (80183f4 <tcp_eff_send_mss_netif+0x6c>)
 80183a4:	4814      	ldr	r0, [pc, #80]	@ (80183f8 <tcp_eff_send_mss_netif+0x70>)
 80183a6:	f007 f9a1 	bl	801f6ec <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 80183aa:	68bb      	ldr	r3, [r7, #8]
 80183ac:	2b00      	cmp	r3, #0
 80183ae:	d101      	bne.n	80183b4 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 80183b0:	89fb      	ldrh	r3, [r7, #14]
 80183b2:	e019      	b.n	80183e8 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 80183b4:	68bb      	ldr	r3, [r7, #8]
 80183b6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80183b8:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 80183ba:	8afb      	ldrh	r3, [r7, #22]
 80183bc:	2b00      	cmp	r3, #0
 80183be:	d012      	beq.n	80183e6 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 80183c0:	2328      	movs	r3, #40	@ 0x28
 80183c2:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 80183c4:	8afa      	ldrh	r2, [r7, #22]
 80183c6:	8abb      	ldrh	r3, [r7, #20]
 80183c8:	429a      	cmp	r2, r3
 80183ca:	d904      	bls.n	80183d6 <tcp_eff_send_mss_netif+0x4e>
 80183cc:	8afa      	ldrh	r2, [r7, #22]
 80183ce:	8abb      	ldrh	r3, [r7, #20]
 80183d0:	1ad3      	subs	r3, r2, r3
 80183d2:	b29b      	uxth	r3, r3
 80183d4:	e000      	b.n	80183d8 <tcp_eff_send_mss_netif+0x50>
 80183d6:	2300      	movs	r3, #0
 80183d8:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 80183da:	8a7a      	ldrh	r2, [r7, #18]
 80183dc:	89fb      	ldrh	r3, [r7, #14]
 80183de:	4293      	cmp	r3, r2
 80183e0:	bf28      	it	cs
 80183e2:	4613      	movcs	r3, r2
 80183e4:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 80183e6:	89fb      	ldrh	r3, [r7, #14]
}
 80183e8:	4618      	mov	r0, r3
 80183ea:	3718      	adds	r7, #24
 80183ec:	46bd      	mov	sp, r7
 80183ee:	bd80      	pop	{r7, pc}
 80183f0:	08021390 	.word	0x08021390
 80183f4:	08021a9c 	.word	0x08021a9c
 80183f8:	080213d4 	.word	0x080213d4

080183fc <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 80183fc:	b580      	push	{r7, lr}
 80183fe:	b084      	sub	sp, #16
 8018400:	af00      	add	r7, sp, #0
 8018402:	6078      	str	r0, [r7, #4]
 8018404:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 8018406:	683b      	ldr	r3, [r7, #0]
 8018408:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 801840a:	687b      	ldr	r3, [r7, #4]
 801840c:	2b00      	cmp	r3, #0
 801840e:	d119      	bne.n	8018444 <tcp_netif_ip_addr_changed_pcblist+0x48>
 8018410:	4b10      	ldr	r3, [pc, #64]	@ (8018454 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 8018412:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 8018416:	4910      	ldr	r1, [pc, #64]	@ (8018458 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8018418:	4810      	ldr	r0, [pc, #64]	@ (801845c <tcp_netif_ip_addr_changed_pcblist+0x60>)
 801841a:	f007 f967 	bl	801f6ec <iprintf>

  while (pcb != NULL) {
 801841e:	e011      	b.n	8018444 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8018420:	68fb      	ldr	r3, [r7, #12]
 8018422:	681a      	ldr	r2, [r3, #0]
 8018424:	687b      	ldr	r3, [r7, #4]
 8018426:	681b      	ldr	r3, [r3, #0]
 8018428:	429a      	cmp	r2, r3
 801842a:	d108      	bne.n	801843e <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 801842c:	68fb      	ldr	r3, [r7, #12]
 801842e:	68db      	ldr	r3, [r3, #12]
 8018430:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8018432:	68f8      	ldr	r0, [r7, #12]
 8018434:	f7fe ffc4 	bl	80173c0 <tcp_abort>
      pcb = next;
 8018438:	68bb      	ldr	r3, [r7, #8]
 801843a:	60fb      	str	r3, [r7, #12]
 801843c:	e002      	b.n	8018444 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 801843e:	68fb      	ldr	r3, [r7, #12]
 8018440:	68db      	ldr	r3, [r3, #12]
 8018442:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8018444:	68fb      	ldr	r3, [r7, #12]
 8018446:	2b00      	cmp	r3, #0
 8018448:	d1ea      	bne.n	8018420 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 801844a:	bf00      	nop
 801844c:	bf00      	nop
 801844e:	3710      	adds	r7, #16
 8018450:	46bd      	mov	sp, r7
 8018452:	bd80      	pop	{r7, pc}
 8018454:	08021390 	.word	0x08021390
 8018458:	08021ac4 	.word	0x08021ac4
 801845c:	080213d4 	.word	0x080213d4

08018460 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8018460:	b580      	push	{r7, lr}
 8018462:	b084      	sub	sp, #16
 8018464:	af00      	add	r7, sp, #0
 8018466:	6078      	str	r0, [r7, #4]
 8018468:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 801846a:	687b      	ldr	r3, [r7, #4]
 801846c:	2b00      	cmp	r3, #0
 801846e:	d02a      	beq.n	80184c6 <tcp_netif_ip_addr_changed+0x66>
 8018470:	687b      	ldr	r3, [r7, #4]
 8018472:	681b      	ldr	r3, [r3, #0]
 8018474:	2b00      	cmp	r3, #0
 8018476:	d026      	beq.n	80184c6 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8018478:	4b15      	ldr	r3, [pc, #84]	@ (80184d0 <tcp_netif_ip_addr_changed+0x70>)
 801847a:	681b      	ldr	r3, [r3, #0]
 801847c:	4619      	mov	r1, r3
 801847e:	6878      	ldr	r0, [r7, #4]
 8018480:	f7ff ffbc 	bl	80183fc <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8018484:	4b13      	ldr	r3, [pc, #76]	@ (80184d4 <tcp_netif_ip_addr_changed+0x74>)
 8018486:	681b      	ldr	r3, [r3, #0]
 8018488:	4619      	mov	r1, r3
 801848a:	6878      	ldr	r0, [r7, #4]
 801848c:	f7ff ffb6 	bl	80183fc <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8018490:	683b      	ldr	r3, [r7, #0]
 8018492:	2b00      	cmp	r3, #0
 8018494:	d017      	beq.n	80184c6 <tcp_netif_ip_addr_changed+0x66>
 8018496:	683b      	ldr	r3, [r7, #0]
 8018498:	681b      	ldr	r3, [r3, #0]
 801849a:	2b00      	cmp	r3, #0
 801849c:	d013      	beq.n	80184c6 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801849e:	4b0e      	ldr	r3, [pc, #56]	@ (80184d8 <tcp_netif_ip_addr_changed+0x78>)
 80184a0:	681b      	ldr	r3, [r3, #0]
 80184a2:	60fb      	str	r3, [r7, #12]
 80184a4:	e00c      	b.n	80184c0 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 80184a6:	68fb      	ldr	r3, [r7, #12]
 80184a8:	681a      	ldr	r2, [r3, #0]
 80184aa:	687b      	ldr	r3, [r7, #4]
 80184ac:	681b      	ldr	r3, [r3, #0]
 80184ae:	429a      	cmp	r2, r3
 80184b0:	d103      	bne.n	80184ba <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 80184b2:	683b      	ldr	r3, [r7, #0]
 80184b4:	681a      	ldr	r2, [r3, #0]
 80184b6:	68fb      	ldr	r3, [r7, #12]
 80184b8:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80184ba:	68fb      	ldr	r3, [r7, #12]
 80184bc:	68db      	ldr	r3, [r3, #12]
 80184be:	60fb      	str	r3, [r7, #12]
 80184c0:	68fb      	ldr	r3, [r7, #12]
 80184c2:	2b00      	cmp	r3, #0
 80184c4:	d1ef      	bne.n	80184a6 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 80184c6:	bf00      	nop
 80184c8:	3710      	adds	r7, #16
 80184ca:	46bd      	mov	sp, r7
 80184cc:	bd80      	pop	{r7, pc}
 80184ce:	bf00      	nop
 80184d0:	240144e4 	.word	0x240144e4
 80184d4:	240144dc 	.word	0x240144dc
 80184d8:	240144e0 	.word	0x240144e0

080184dc <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 80184dc:	b580      	push	{r7, lr}
 80184de:	b082      	sub	sp, #8
 80184e0:	af00      	add	r7, sp, #0
 80184e2:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 80184e4:	687b      	ldr	r3, [r7, #4]
 80184e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80184e8:	2b00      	cmp	r3, #0
 80184ea:	d007      	beq.n	80184fc <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 80184ec:	687b      	ldr	r3, [r7, #4]
 80184ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80184f0:	4618      	mov	r0, r3
 80184f2:	f7ff fc3d 	bl	8017d70 <tcp_segs_free>
    pcb->ooseq = NULL;
 80184f6:	687b      	ldr	r3, [r7, #4]
 80184f8:	2200      	movs	r2, #0
 80184fa:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 80184fc:	bf00      	nop
 80184fe:	3708      	adds	r7, #8
 8018500:	46bd      	mov	sp, r7
 8018502:	bd80      	pop	{r7, pc}

08018504 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8018504:	b590      	push	{r4, r7, lr}
 8018506:	b08d      	sub	sp, #52	@ 0x34
 8018508:	af04      	add	r7, sp, #16
 801850a:	6078      	str	r0, [r7, #4]
 801850c:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 801850e:	687b      	ldr	r3, [r7, #4]
 8018510:	2b00      	cmp	r3, #0
 8018512:	d105      	bne.n	8018520 <tcp_input+0x1c>
 8018514:	4b9b      	ldr	r3, [pc, #620]	@ (8018784 <tcp_input+0x280>)
 8018516:	2283      	movs	r2, #131	@ 0x83
 8018518:	499b      	ldr	r1, [pc, #620]	@ (8018788 <tcp_input+0x284>)
 801851a:	489c      	ldr	r0, [pc, #624]	@ (801878c <tcp_input+0x288>)
 801851c:	f007 f8e6 	bl	801f6ec <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8018520:	687b      	ldr	r3, [r7, #4]
 8018522:	685b      	ldr	r3, [r3, #4]
 8018524:	4a9a      	ldr	r2, [pc, #616]	@ (8018790 <tcp_input+0x28c>)
 8018526:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8018528:	687b      	ldr	r3, [r7, #4]
 801852a:	895b      	ldrh	r3, [r3, #10]
 801852c:	2b13      	cmp	r3, #19
 801852e:	f240 83d1 	bls.w	8018cd4 <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8018532:	4b98      	ldr	r3, [pc, #608]	@ (8018794 <tcp_input+0x290>)
 8018534:	695b      	ldr	r3, [r3, #20]
 8018536:	4a97      	ldr	r2, [pc, #604]	@ (8018794 <tcp_input+0x290>)
 8018538:	6812      	ldr	r2, [r2, #0]
 801853a:	4611      	mov	r1, r2
 801853c:	4618      	mov	r0, r3
 801853e:	f005 fecf 	bl	801e2e0 <ip4_addr_isbroadcast_u32>
 8018542:	4603      	mov	r3, r0
 8018544:	2b00      	cmp	r3, #0
 8018546:	f040 83c7 	bne.w	8018cd8 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 801854a:	4b92      	ldr	r3, [pc, #584]	@ (8018794 <tcp_input+0x290>)
 801854c:	695b      	ldr	r3, [r3, #20]
 801854e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8018552:	2be0      	cmp	r3, #224	@ 0xe0
 8018554:	f000 83c0 	beq.w	8018cd8 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 8018558:	4b8d      	ldr	r3, [pc, #564]	@ (8018790 <tcp_input+0x28c>)
 801855a:	681b      	ldr	r3, [r3, #0]
 801855c:	899b      	ldrh	r3, [r3, #12]
 801855e:	b29b      	uxth	r3, r3
 8018560:	4618      	mov	r0, r3
 8018562:	f7fd f923 	bl	80157ac <lwip_htons>
 8018566:	4603      	mov	r3, r0
 8018568:	0b1b      	lsrs	r3, r3, #12
 801856a:	b29b      	uxth	r3, r3
 801856c:	b2db      	uxtb	r3, r3
 801856e:	009b      	lsls	r3, r3, #2
 8018570:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8018572:	7cbb      	ldrb	r3, [r7, #18]
 8018574:	2b13      	cmp	r3, #19
 8018576:	f240 83b1 	bls.w	8018cdc <tcp_input+0x7d8>
 801857a:	7cbb      	ldrb	r3, [r7, #18]
 801857c:	b29a      	uxth	r2, r3
 801857e:	687b      	ldr	r3, [r7, #4]
 8018580:	891b      	ldrh	r3, [r3, #8]
 8018582:	429a      	cmp	r2, r3
 8018584:	f200 83aa 	bhi.w	8018cdc <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8018588:	7cbb      	ldrb	r3, [r7, #18]
 801858a:	b29b      	uxth	r3, r3
 801858c:	3b14      	subs	r3, #20
 801858e:	b29a      	uxth	r2, r3
 8018590:	4b81      	ldr	r3, [pc, #516]	@ (8018798 <tcp_input+0x294>)
 8018592:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8018594:	4b81      	ldr	r3, [pc, #516]	@ (801879c <tcp_input+0x298>)
 8018596:	2200      	movs	r2, #0
 8018598:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 801859a:	687b      	ldr	r3, [r7, #4]
 801859c:	895a      	ldrh	r2, [r3, #10]
 801859e:	7cbb      	ldrb	r3, [r7, #18]
 80185a0:	b29b      	uxth	r3, r3
 80185a2:	429a      	cmp	r2, r3
 80185a4:	d309      	bcc.n	80185ba <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 80185a6:	4b7c      	ldr	r3, [pc, #496]	@ (8018798 <tcp_input+0x294>)
 80185a8:	881a      	ldrh	r2, [r3, #0]
 80185aa:	4b7d      	ldr	r3, [pc, #500]	@ (80187a0 <tcp_input+0x29c>)
 80185ac:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 80185ae:	7cbb      	ldrb	r3, [r7, #18]
 80185b0:	4619      	mov	r1, r3
 80185b2:	6878      	ldr	r0, [r7, #4]
 80185b4:	f7fe f8da 	bl	801676c <pbuf_remove_header>
 80185b8:	e04e      	b.n	8018658 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 80185ba:	687b      	ldr	r3, [r7, #4]
 80185bc:	681b      	ldr	r3, [r3, #0]
 80185be:	2b00      	cmp	r3, #0
 80185c0:	d105      	bne.n	80185ce <tcp_input+0xca>
 80185c2:	4b70      	ldr	r3, [pc, #448]	@ (8018784 <tcp_input+0x280>)
 80185c4:	22c2      	movs	r2, #194	@ 0xc2
 80185c6:	4977      	ldr	r1, [pc, #476]	@ (80187a4 <tcp_input+0x2a0>)
 80185c8:	4870      	ldr	r0, [pc, #448]	@ (801878c <tcp_input+0x288>)
 80185ca:	f007 f88f 	bl	801f6ec <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 80185ce:	2114      	movs	r1, #20
 80185d0:	6878      	ldr	r0, [r7, #4]
 80185d2:	f7fe f8cb 	bl	801676c <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 80185d6:	687b      	ldr	r3, [r7, #4]
 80185d8:	895a      	ldrh	r2, [r3, #10]
 80185da:	4b71      	ldr	r3, [pc, #452]	@ (80187a0 <tcp_input+0x29c>)
 80185dc:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 80185de:	4b6e      	ldr	r3, [pc, #440]	@ (8018798 <tcp_input+0x294>)
 80185e0:	881a      	ldrh	r2, [r3, #0]
 80185e2:	4b6f      	ldr	r3, [pc, #444]	@ (80187a0 <tcp_input+0x29c>)
 80185e4:	881b      	ldrh	r3, [r3, #0]
 80185e6:	1ad3      	subs	r3, r2, r3
 80185e8:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 80185ea:	4b6d      	ldr	r3, [pc, #436]	@ (80187a0 <tcp_input+0x29c>)
 80185ec:	881b      	ldrh	r3, [r3, #0]
 80185ee:	4619      	mov	r1, r3
 80185f0:	6878      	ldr	r0, [r7, #4]
 80185f2:	f7fe f8bb 	bl	801676c <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 80185f6:	687b      	ldr	r3, [r7, #4]
 80185f8:	681b      	ldr	r3, [r3, #0]
 80185fa:	895b      	ldrh	r3, [r3, #10]
 80185fc:	8a3a      	ldrh	r2, [r7, #16]
 80185fe:	429a      	cmp	r2, r3
 8018600:	f200 836e 	bhi.w	8018ce0 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8018604:	687b      	ldr	r3, [r7, #4]
 8018606:	681b      	ldr	r3, [r3, #0]
 8018608:	685b      	ldr	r3, [r3, #4]
 801860a:	4a64      	ldr	r2, [pc, #400]	@ (801879c <tcp_input+0x298>)
 801860c:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 801860e:	687b      	ldr	r3, [r7, #4]
 8018610:	681b      	ldr	r3, [r3, #0]
 8018612:	8a3a      	ldrh	r2, [r7, #16]
 8018614:	4611      	mov	r1, r2
 8018616:	4618      	mov	r0, r3
 8018618:	f7fe f8a8 	bl	801676c <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 801861c:	687b      	ldr	r3, [r7, #4]
 801861e:	891a      	ldrh	r2, [r3, #8]
 8018620:	8a3b      	ldrh	r3, [r7, #16]
 8018622:	1ad3      	subs	r3, r2, r3
 8018624:	b29a      	uxth	r2, r3
 8018626:	687b      	ldr	r3, [r7, #4]
 8018628:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 801862a:	687b      	ldr	r3, [r7, #4]
 801862c:	895b      	ldrh	r3, [r3, #10]
 801862e:	2b00      	cmp	r3, #0
 8018630:	d005      	beq.n	801863e <tcp_input+0x13a>
 8018632:	4b54      	ldr	r3, [pc, #336]	@ (8018784 <tcp_input+0x280>)
 8018634:	22df      	movs	r2, #223	@ 0xdf
 8018636:	495c      	ldr	r1, [pc, #368]	@ (80187a8 <tcp_input+0x2a4>)
 8018638:	4854      	ldr	r0, [pc, #336]	@ (801878c <tcp_input+0x288>)
 801863a:	f007 f857 	bl	801f6ec <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 801863e:	687b      	ldr	r3, [r7, #4]
 8018640:	891a      	ldrh	r2, [r3, #8]
 8018642:	687b      	ldr	r3, [r7, #4]
 8018644:	681b      	ldr	r3, [r3, #0]
 8018646:	891b      	ldrh	r3, [r3, #8]
 8018648:	429a      	cmp	r2, r3
 801864a:	d005      	beq.n	8018658 <tcp_input+0x154>
 801864c:	4b4d      	ldr	r3, [pc, #308]	@ (8018784 <tcp_input+0x280>)
 801864e:	22e0      	movs	r2, #224	@ 0xe0
 8018650:	4956      	ldr	r1, [pc, #344]	@ (80187ac <tcp_input+0x2a8>)
 8018652:	484e      	ldr	r0, [pc, #312]	@ (801878c <tcp_input+0x288>)
 8018654:	f007 f84a 	bl	801f6ec <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8018658:	4b4d      	ldr	r3, [pc, #308]	@ (8018790 <tcp_input+0x28c>)
 801865a:	681b      	ldr	r3, [r3, #0]
 801865c:	881b      	ldrh	r3, [r3, #0]
 801865e:	b29b      	uxth	r3, r3
 8018660:	4a4b      	ldr	r2, [pc, #300]	@ (8018790 <tcp_input+0x28c>)
 8018662:	6814      	ldr	r4, [r2, #0]
 8018664:	4618      	mov	r0, r3
 8018666:	f7fd f8a1 	bl	80157ac <lwip_htons>
 801866a:	4603      	mov	r3, r0
 801866c:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 801866e:	4b48      	ldr	r3, [pc, #288]	@ (8018790 <tcp_input+0x28c>)
 8018670:	681b      	ldr	r3, [r3, #0]
 8018672:	885b      	ldrh	r3, [r3, #2]
 8018674:	b29b      	uxth	r3, r3
 8018676:	4a46      	ldr	r2, [pc, #280]	@ (8018790 <tcp_input+0x28c>)
 8018678:	6814      	ldr	r4, [r2, #0]
 801867a:	4618      	mov	r0, r3
 801867c:	f7fd f896 	bl	80157ac <lwip_htons>
 8018680:	4603      	mov	r3, r0
 8018682:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8018684:	4b42      	ldr	r3, [pc, #264]	@ (8018790 <tcp_input+0x28c>)
 8018686:	681b      	ldr	r3, [r3, #0]
 8018688:	685b      	ldr	r3, [r3, #4]
 801868a:	4a41      	ldr	r2, [pc, #260]	@ (8018790 <tcp_input+0x28c>)
 801868c:	6814      	ldr	r4, [r2, #0]
 801868e:	4618      	mov	r0, r3
 8018690:	f7fd f8a2 	bl	80157d8 <lwip_htonl>
 8018694:	4603      	mov	r3, r0
 8018696:	6063      	str	r3, [r4, #4]
 8018698:	6863      	ldr	r3, [r4, #4]
 801869a:	4a45      	ldr	r2, [pc, #276]	@ (80187b0 <tcp_input+0x2ac>)
 801869c:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 801869e:	4b3c      	ldr	r3, [pc, #240]	@ (8018790 <tcp_input+0x28c>)
 80186a0:	681b      	ldr	r3, [r3, #0]
 80186a2:	689b      	ldr	r3, [r3, #8]
 80186a4:	4a3a      	ldr	r2, [pc, #232]	@ (8018790 <tcp_input+0x28c>)
 80186a6:	6814      	ldr	r4, [r2, #0]
 80186a8:	4618      	mov	r0, r3
 80186aa:	f7fd f895 	bl	80157d8 <lwip_htonl>
 80186ae:	4603      	mov	r3, r0
 80186b0:	60a3      	str	r3, [r4, #8]
 80186b2:	68a3      	ldr	r3, [r4, #8]
 80186b4:	4a3f      	ldr	r2, [pc, #252]	@ (80187b4 <tcp_input+0x2b0>)
 80186b6:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 80186b8:	4b35      	ldr	r3, [pc, #212]	@ (8018790 <tcp_input+0x28c>)
 80186ba:	681b      	ldr	r3, [r3, #0]
 80186bc:	89db      	ldrh	r3, [r3, #14]
 80186be:	b29b      	uxth	r3, r3
 80186c0:	4a33      	ldr	r2, [pc, #204]	@ (8018790 <tcp_input+0x28c>)
 80186c2:	6814      	ldr	r4, [r2, #0]
 80186c4:	4618      	mov	r0, r3
 80186c6:	f7fd f871 	bl	80157ac <lwip_htons>
 80186ca:	4603      	mov	r3, r0
 80186cc:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 80186ce:	4b30      	ldr	r3, [pc, #192]	@ (8018790 <tcp_input+0x28c>)
 80186d0:	681b      	ldr	r3, [r3, #0]
 80186d2:	899b      	ldrh	r3, [r3, #12]
 80186d4:	b29b      	uxth	r3, r3
 80186d6:	4618      	mov	r0, r3
 80186d8:	f7fd f868 	bl	80157ac <lwip_htons>
 80186dc:	4603      	mov	r3, r0
 80186de:	b2db      	uxtb	r3, r3
 80186e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80186e4:	b2da      	uxtb	r2, r3
 80186e6:	4b34      	ldr	r3, [pc, #208]	@ (80187b8 <tcp_input+0x2b4>)
 80186e8:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 80186ea:	687b      	ldr	r3, [r7, #4]
 80186ec:	891a      	ldrh	r2, [r3, #8]
 80186ee:	4b33      	ldr	r3, [pc, #204]	@ (80187bc <tcp_input+0x2b8>)
 80186f0:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 80186f2:	4b31      	ldr	r3, [pc, #196]	@ (80187b8 <tcp_input+0x2b4>)
 80186f4:	781b      	ldrb	r3, [r3, #0]
 80186f6:	f003 0303 	and.w	r3, r3, #3
 80186fa:	2b00      	cmp	r3, #0
 80186fc:	d00c      	beq.n	8018718 <tcp_input+0x214>
    tcplen++;
 80186fe:	4b2f      	ldr	r3, [pc, #188]	@ (80187bc <tcp_input+0x2b8>)
 8018700:	881b      	ldrh	r3, [r3, #0]
 8018702:	3301      	adds	r3, #1
 8018704:	b29a      	uxth	r2, r3
 8018706:	4b2d      	ldr	r3, [pc, #180]	@ (80187bc <tcp_input+0x2b8>)
 8018708:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 801870a:	687b      	ldr	r3, [r7, #4]
 801870c:	891a      	ldrh	r2, [r3, #8]
 801870e:	4b2b      	ldr	r3, [pc, #172]	@ (80187bc <tcp_input+0x2b8>)
 8018710:	881b      	ldrh	r3, [r3, #0]
 8018712:	429a      	cmp	r2, r3
 8018714:	f200 82e6 	bhi.w	8018ce4 <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8018718:	2300      	movs	r3, #0
 801871a:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801871c:	4b28      	ldr	r3, [pc, #160]	@ (80187c0 <tcp_input+0x2bc>)
 801871e:	681b      	ldr	r3, [r3, #0]
 8018720:	61fb      	str	r3, [r7, #28]
 8018722:	e09d      	b.n	8018860 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8018724:	69fb      	ldr	r3, [r7, #28]
 8018726:	7d1b      	ldrb	r3, [r3, #20]
 8018728:	2b00      	cmp	r3, #0
 801872a:	d105      	bne.n	8018738 <tcp_input+0x234>
 801872c:	4b15      	ldr	r3, [pc, #84]	@ (8018784 <tcp_input+0x280>)
 801872e:	22fb      	movs	r2, #251	@ 0xfb
 8018730:	4924      	ldr	r1, [pc, #144]	@ (80187c4 <tcp_input+0x2c0>)
 8018732:	4816      	ldr	r0, [pc, #88]	@ (801878c <tcp_input+0x288>)
 8018734:	f006 ffda 	bl	801f6ec <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8018738:	69fb      	ldr	r3, [r7, #28]
 801873a:	7d1b      	ldrb	r3, [r3, #20]
 801873c:	2b0a      	cmp	r3, #10
 801873e:	d105      	bne.n	801874c <tcp_input+0x248>
 8018740:	4b10      	ldr	r3, [pc, #64]	@ (8018784 <tcp_input+0x280>)
 8018742:	22fc      	movs	r2, #252	@ 0xfc
 8018744:	4920      	ldr	r1, [pc, #128]	@ (80187c8 <tcp_input+0x2c4>)
 8018746:	4811      	ldr	r0, [pc, #68]	@ (801878c <tcp_input+0x288>)
 8018748:	f006 ffd0 	bl	801f6ec <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 801874c:	69fb      	ldr	r3, [r7, #28]
 801874e:	7d1b      	ldrb	r3, [r3, #20]
 8018750:	2b01      	cmp	r3, #1
 8018752:	d105      	bne.n	8018760 <tcp_input+0x25c>
 8018754:	4b0b      	ldr	r3, [pc, #44]	@ (8018784 <tcp_input+0x280>)
 8018756:	22fd      	movs	r2, #253	@ 0xfd
 8018758:	491c      	ldr	r1, [pc, #112]	@ (80187cc <tcp_input+0x2c8>)
 801875a:	480c      	ldr	r0, [pc, #48]	@ (801878c <tcp_input+0x288>)
 801875c:	f006 ffc6 	bl	801f6ec <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8018760:	69fb      	ldr	r3, [r7, #28]
 8018762:	7a1b      	ldrb	r3, [r3, #8]
 8018764:	2b00      	cmp	r3, #0
 8018766:	d033      	beq.n	80187d0 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8018768:	69fb      	ldr	r3, [r7, #28]
 801876a:	7a1a      	ldrb	r2, [r3, #8]
 801876c:	4b09      	ldr	r3, [pc, #36]	@ (8018794 <tcp_input+0x290>)
 801876e:	685b      	ldr	r3, [r3, #4]
 8018770:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8018774:	3301      	adds	r3, #1
 8018776:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8018778:	429a      	cmp	r2, r3
 801877a:	d029      	beq.n	80187d0 <tcp_input+0x2cc>
      prev = pcb;
 801877c:	69fb      	ldr	r3, [r7, #28]
 801877e:	61bb      	str	r3, [r7, #24]
      continue;
 8018780:	e06b      	b.n	801885a <tcp_input+0x356>
 8018782:	bf00      	nop
 8018784:	08021af8 	.word	0x08021af8
 8018788:	08021b2c 	.word	0x08021b2c
 801878c:	08021b44 	.word	0x08021b44
 8018790:	24014500 	.word	0x24014500
 8018794:	240113e8 	.word	0x240113e8
 8018798:	24014504 	.word	0x24014504
 801879c:	24014508 	.word	0x24014508
 80187a0:	24014506 	.word	0x24014506
 80187a4:	08021b6c 	.word	0x08021b6c
 80187a8:	08021b7c 	.word	0x08021b7c
 80187ac:	08021b88 	.word	0x08021b88
 80187b0:	24014510 	.word	0x24014510
 80187b4:	24014514 	.word	0x24014514
 80187b8:	2401451c 	.word	0x2401451c
 80187bc:	2401451a 	.word	0x2401451a
 80187c0:	240144e4 	.word	0x240144e4
 80187c4:	08021ba8 	.word	0x08021ba8
 80187c8:	08021bd0 	.word	0x08021bd0
 80187cc:	08021bfc 	.word	0x08021bfc
    }

    if (pcb->remote_port == tcphdr->src &&
 80187d0:	69fb      	ldr	r3, [r7, #28]
 80187d2:	8b1a      	ldrh	r2, [r3, #24]
 80187d4:	4b72      	ldr	r3, [pc, #456]	@ (80189a0 <tcp_input+0x49c>)
 80187d6:	681b      	ldr	r3, [r3, #0]
 80187d8:	881b      	ldrh	r3, [r3, #0]
 80187da:	b29b      	uxth	r3, r3
 80187dc:	429a      	cmp	r2, r3
 80187de:	d13a      	bne.n	8018856 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 80187e0:	69fb      	ldr	r3, [r7, #28]
 80187e2:	8ada      	ldrh	r2, [r3, #22]
 80187e4:	4b6e      	ldr	r3, [pc, #440]	@ (80189a0 <tcp_input+0x49c>)
 80187e6:	681b      	ldr	r3, [r3, #0]
 80187e8:	885b      	ldrh	r3, [r3, #2]
 80187ea:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 80187ec:	429a      	cmp	r2, r3
 80187ee:	d132      	bne.n	8018856 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80187f0:	69fb      	ldr	r3, [r7, #28]
 80187f2:	685a      	ldr	r2, [r3, #4]
 80187f4:	4b6b      	ldr	r3, [pc, #428]	@ (80189a4 <tcp_input+0x4a0>)
 80187f6:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 80187f8:	429a      	cmp	r2, r3
 80187fa:	d12c      	bne.n	8018856 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80187fc:	69fb      	ldr	r3, [r7, #28]
 80187fe:	681a      	ldr	r2, [r3, #0]
 8018800:	4b68      	ldr	r3, [pc, #416]	@ (80189a4 <tcp_input+0x4a0>)
 8018802:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8018804:	429a      	cmp	r2, r3
 8018806:	d126      	bne.n	8018856 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8018808:	69fb      	ldr	r3, [r7, #28]
 801880a:	68db      	ldr	r3, [r3, #12]
 801880c:	69fa      	ldr	r2, [r7, #28]
 801880e:	429a      	cmp	r2, r3
 8018810:	d106      	bne.n	8018820 <tcp_input+0x31c>
 8018812:	4b65      	ldr	r3, [pc, #404]	@ (80189a8 <tcp_input+0x4a4>)
 8018814:	f240 120d 	movw	r2, #269	@ 0x10d
 8018818:	4964      	ldr	r1, [pc, #400]	@ (80189ac <tcp_input+0x4a8>)
 801881a:	4865      	ldr	r0, [pc, #404]	@ (80189b0 <tcp_input+0x4ac>)
 801881c:	f006 ff66 	bl	801f6ec <iprintf>
      if (prev != NULL) {
 8018820:	69bb      	ldr	r3, [r7, #24]
 8018822:	2b00      	cmp	r3, #0
 8018824:	d00a      	beq.n	801883c <tcp_input+0x338>
        prev->next = pcb->next;
 8018826:	69fb      	ldr	r3, [r7, #28]
 8018828:	68da      	ldr	r2, [r3, #12]
 801882a:	69bb      	ldr	r3, [r7, #24]
 801882c:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 801882e:	4b61      	ldr	r3, [pc, #388]	@ (80189b4 <tcp_input+0x4b0>)
 8018830:	681a      	ldr	r2, [r3, #0]
 8018832:	69fb      	ldr	r3, [r7, #28]
 8018834:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 8018836:	4a5f      	ldr	r2, [pc, #380]	@ (80189b4 <tcp_input+0x4b0>)
 8018838:	69fb      	ldr	r3, [r7, #28]
 801883a:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 801883c:	69fb      	ldr	r3, [r7, #28]
 801883e:	68db      	ldr	r3, [r3, #12]
 8018840:	69fa      	ldr	r2, [r7, #28]
 8018842:	429a      	cmp	r2, r3
 8018844:	d111      	bne.n	801886a <tcp_input+0x366>
 8018846:	4b58      	ldr	r3, [pc, #352]	@ (80189a8 <tcp_input+0x4a4>)
 8018848:	f240 1215 	movw	r2, #277	@ 0x115
 801884c:	495a      	ldr	r1, [pc, #360]	@ (80189b8 <tcp_input+0x4b4>)
 801884e:	4858      	ldr	r0, [pc, #352]	@ (80189b0 <tcp_input+0x4ac>)
 8018850:	f006 ff4c 	bl	801f6ec <iprintf>
      break;
 8018854:	e009      	b.n	801886a <tcp_input+0x366>
    }
    prev = pcb;
 8018856:	69fb      	ldr	r3, [r7, #28]
 8018858:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801885a:	69fb      	ldr	r3, [r7, #28]
 801885c:	68db      	ldr	r3, [r3, #12]
 801885e:	61fb      	str	r3, [r7, #28]
 8018860:	69fb      	ldr	r3, [r7, #28]
 8018862:	2b00      	cmp	r3, #0
 8018864:	f47f af5e 	bne.w	8018724 <tcp_input+0x220>
 8018868:	e000      	b.n	801886c <tcp_input+0x368>
      break;
 801886a:	bf00      	nop
  }

  if (pcb == NULL) {
 801886c:	69fb      	ldr	r3, [r7, #28]
 801886e:	2b00      	cmp	r3, #0
 8018870:	f040 80aa 	bne.w	80189c8 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8018874:	4b51      	ldr	r3, [pc, #324]	@ (80189bc <tcp_input+0x4b8>)
 8018876:	681b      	ldr	r3, [r3, #0]
 8018878:	61fb      	str	r3, [r7, #28]
 801887a:	e03f      	b.n	80188fc <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 801887c:	69fb      	ldr	r3, [r7, #28]
 801887e:	7d1b      	ldrb	r3, [r3, #20]
 8018880:	2b0a      	cmp	r3, #10
 8018882:	d006      	beq.n	8018892 <tcp_input+0x38e>
 8018884:	4b48      	ldr	r3, [pc, #288]	@ (80189a8 <tcp_input+0x4a4>)
 8018886:	f240 121f 	movw	r2, #287	@ 0x11f
 801888a:	494d      	ldr	r1, [pc, #308]	@ (80189c0 <tcp_input+0x4bc>)
 801888c:	4848      	ldr	r0, [pc, #288]	@ (80189b0 <tcp_input+0x4ac>)
 801888e:	f006 ff2d 	bl	801f6ec <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8018892:	69fb      	ldr	r3, [r7, #28]
 8018894:	7a1b      	ldrb	r3, [r3, #8]
 8018896:	2b00      	cmp	r3, #0
 8018898:	d009      	beq.n	80188ae <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801889a:	69fb      	ldr	r3, [r7, #28]
 801889c:	7a1a      	ldrb	r2, [r3, #8]
 801889e:	4b41      	ldr	r3, [pc, #260]	@ (80189a4 <tcp_input+0x4a0>)
 80188a0:	685b      	ldr	r3, [r3, #4]
 80188a2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80188a6:	3301      	adds	r3, #1
 80188a8:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80188aa:	429a      	cmp	r2, r3
 80188ac:	d122      	bne.n	80188f4 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 80188ae:	69fb      	ldr	r3, [r7, #28]
 80188b0:	8b1a      	ldrh	r2, [r3, #24]
 80188b2:	4b3b      	ldr	r3, [pc, #236]	@ (80189a0 <tcp_input+0x49c>)
 80188b4:	681b      	ldr	r3, [r3, #0]
 80188b6:	881b      	ldrh	r3, [r3, #0]
 80188b8:	b29b      	uxth	r3, r3
 80188ba:	429a      	cmp	r2, r3
 80188bc:	d11b      	bne.n	80188f6 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 80188be:	69fb      	ldr	r3, [r7, #28]
 80188c0:	8ada      	ldrh	r2, [r3, #22]
 80188c2:	4b37      	ldr	r3, [pc, #220]	@ (80189a0 <tcp_input+0x49c>)
 80188c4:	681b      	ldr	r3, [r3, #0]
 80188c6:	885b      	ldrh	r3, [r3, #2]
 80188c8:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 80188ca:	429a      	cmp	r2, r3
 80188cc:	d113      	bne.n	80188f6 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80188ce:	69fb      	ldr	r3, [r7, #28]
 80188d0:	685a      	ldr	r2, [r3, #4]
 80188d2:	4b34      	ldr	r3, [pc, #208]	@ (80189a4 <tcp_input+0x4a0>)
 80188d4:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 80188d6:	429a      	cmp	r2, r3
 80188d8:	d10d      	bne.n	80188f6 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80188da:	69fb      	ldr	r3, [r7, #28]
 80188dc:	681a      	ldr	r2, [r3, #0]
 80188de:	4b31      	ldr	r3, [pc, #196]	@ (80189a4 <tcp_input+0x4a0>)
 80188e0:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80188e2:	429a      	cmp	r2, r3
 80188e4:	d107      	bne.n	80188f6 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 80188e6:	69f8      	ldr	r0, [r7, #28]
 80188e8:	f000 fb56 	bl	8018f98 <tcp_timewait_input>
        }
        pbuf_free(p);
 80188ec:	6878      	ldr	r0, [r7, #4]
 80188ee:	f7fd ffc3 	bl	8016878 <pbuf_free>
        return;
 80188f2:	e1fd      	b.n	8018cf0 <tcp_input+0x7ec>
        continue;
 80188f4:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80188f6:	69fb      	ldr	r3, [r7, #28]
 80188f8:	68db      	ldr	r3, [r3, #12]
 80188fa:	61fb      	str	r3, [r7, #28]
 80188fc:	69fb      	ldr	r3, [r7, #28]
 80188fe:	2b00      	cmp	r3, #0
 8018900:	d1bc      	bne.n	801887c <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8018902:	2300      	movs	r3, #0
 8018904:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8018906:	4b2f      	ldr	r3, [pc, #188]	@ (80189c4 <tcp_input+0x4c0>)
 8018908:	681b      	ldr	r3, [r3, #0]
 801890a:	617b      	str	r3, [r7, #20]
 801890c:	e02a      	b.n	8018964 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801890e:	697b      	ldr	r3, [r7, #20]
 8018910:	7a1b      	ldrb	r3, [r3, #8]
 8018912:	2b00      	cmp	r3, #0
 8018914:	d00c      	beq.n	8018930 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8018916:	697b      	ldr	r3, [r7, #20]
 8018918:	7a1a      	ldrb	r2, [r3, #8]
 801891a:	4b22      	ldr	r3, [pc, #136]	@ (80189a4 <tcp_input+0x4a0>)
 801891c:	685b      	ldr	r3, [r3, #4]
 801891e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8018922:	3301      	adds	r3, #1
 8018924:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8018926:	429a      	cmp	r2, r3
 8018928:	d002      	beq.n	8018930 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 801892a:	697b      	ldr	r3, [r7, #20]
 801892c:	61bb      	str	r3, [r7, #24]
        continue;
 801892e:	e016      	b.n	801895e <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8018930:	697b      	ldr	r3, [r7, #20]
 8018932:	8ada      	ldrh	r2, [r3, #22]
 8018934:	4b1a      	ldr	r3, [pc, #104]	@ (80189a0 <tcp_input+0x49c>)
 8018936:	681b      	ldr	r3, [r3, #0]
 8018938:	885b      	ldrh	r3, [r3, #2]
 801893a:	b29b      	uxth	r3, r3
 801893c:	429a      	cmp	r2, r3
 801893e:	d10c      	bne.n	801895a <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8018940:	697b      	ldr	r3, [r7, #20]
 8018942:	681a      	ldr	r2, [r3, #0]
 8018944:	4b17      	ldr	r3, [pc, #92]	@ (80189a4 <tcp_input+0x4a0>)
 8018946:	695b      	ldr	r3, [r3, #20]
 8018948:	429a      	cmp	r2, r3
 801894a:	d00f      	beq.n	801896c <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 801894c:	697b      	ldr	r3, [r7, #20]
 801894e:	2b00      	cmp	r3, #0
 8018950:	d00d      	beq.n	801896e <tcp_input+0x46a>
 8018952:	697b      	ldr	r3, [r7, #20]
 8018954:	681b      	ldr	r3, [r3, #0]
 8018956:	2b00      	cmp	r3, #0
 8018958:	d009      	beq.n	801896e <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 801895a:	697b      	ldr	r3, [r7, #20]
 801895c:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801895e:	697b      	ldr	r3, [r7, #20]
 8018960:	68db      	ldr	r3, [r3, #12]
 8018962:	617b      	str	r3, [r7, #20]
 8018964:	697b      	ldr	r3, [r7, #20]
 8018966:	2b00      	cmp	r3, #0
 8018968:	d1d1      	bne.n	801890e <tcp_input+0x40a>
 801896a:	e000      	b.n	801896e <tcp_input+0x46a>
            break;
 801896c:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 801896e:	697b      	ldr	r3, [r7, #20]
 8018970:	2b00      	cmp	r3, #0
 8018972:	d029      	beq.n	80189c8 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8018974:	69bb      	ldr	r3, [r7, #24]
 8018976:	2b00      	cmp	r3, #0
 8018978:	d00a      	beq.n	8018990 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 801897a:	697b      	ldr	r3, [r7, #20]
 801897c:	68da      	ldr	r2, [r3, #12]
 801897e:	69bb      	ldr	r3, [r7, #24]
 8018980:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8018982:	4b10      	ldr	r3, [pc, #64]	@ (80189c4 <tcp_input+0x4c0>)
 8018984:	681a      	ldr	r2, [r3, #0]
 8018986:	697b      	ldr	r3, [r7, #20]
 8018988:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 801898a:	4a0e      	ldr	r2, [pc, #56]	@ (80189c4 <tcp_input+0x4c0>)
 801898c:	697b      	ldr	r3, [r7, #20]
 801898e:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8018990:	6978      	ldr	r0, [r7, #20]
 8018992:	f000 fa03 	bl	8018d9c <tcp_listen_input>
      }
      pbuf_free(p);
 8018996:	6878      	ldr	r0, [r7, #4]
 8018998:	f7fd ff6e 	bl	8016878 <pbuf_free>
      return;
 801899c:	e1a8      	b.n	8018cf0 <tcp_input+0x7ec>
 801899e:	bf00      	nop
 80189a0:	24014500 	.word	0x24014500
 80189a4:	240113e8 	.word	0x240113e8
 80189a8:	08021af8 	.word	0x08021af8
 80189ac:	08021c24 	.word	0x08021c24
 80189b0:	08021b44 	.word	0x08021b44
 80189b4:	240144e4 	.word	0x240144e4
 80189b8:	08021c50 	.word	0x08021c50
 80189bc:	240144e8 	.word	0x240144e8
 80189c0:	08021c7c 	.word	0x08021c7c
 80189c4:	240144e0 	.word	0x240144e0
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 80189c8:	69fb      	ldr	r3, [r7, #28]
 80189ca:	2b00      	cmp	r3, #0
 80189cc:	f000 8158 	beq.w	8018c80 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 80189d0:	4b95      	ldr	r3, [pc, #596]	@ (8018c28 <tcp_input+0x724>)
 80189d2:	2200      	movs	r2, #0
 80189d4:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 80189d6:	687b      	ldr	r3, [r7, #4]
 80189d8:	891a      	ldrh	r2, [r3, #8]
 80189da:	4b93      	ldr	r3, [pc, #588]	@ (8018c28 <tcp_input+0x724>)
 80189dc:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 80189de:	4a92      	ldr	r2, [pc, #584]	@ (8018c28 <tcp_input+0x724>)
 80189e0:	687b      	ldr	r3, [r7, #4]
 80189e2:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 80189e4:	4b91      	ldr	r3, [pc, #580]	@ (8018c2c <tcp_input+0x728>)
 80189e6:	681b      	ldr	r3, [r3, #0]
 80189e8:	4a8f      	ldr	r2, [pc, #572]	@ (8018c28 <tcp_input+0x724>)
 80189ea:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 80189ec:	4b90      	ldr	r3, [pc, #576]	@ (8018c30 <tcp_input+0x72c>)
 80189ee:	2200      	movs	r2, #0
 80189f0:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 80189f2:	4b90      	ldr	r3, [pc, #576]	@ (8018c34 <tcp_input+0x730>)
 80189f4:	2200      	movs	r2, #0
 80189f6:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 80189f8:	4b8f      	ldr	r3, [pc, #572]	@ (8018c38 <tcp_input+0x734>)
 80189fa:	2200      	movs	r2, #0
 80189fc:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 80189fe:	4b8f      	ldr	r3, [pc, #572]	@ (8018c3c <tcp_input+0x738>)
 8018a00:	781b      	ldrb	r3, [r3, #0]
 8018a02:	f003 0308 	and.w	r3, r3, #8
 8018a06:	2b00      	cmp	r3, #0
 8018a08:	d006      	beq.n	8018a18 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 8018a0a:	687b      	ldr	r3, [r7, #4]
 8018a0c:	7b5b      	ldrb	r3, [r3, #13]
 8018a0e:	f043 0301 	orr.w	r3, r3, #1
 8018a12:	b2da      	uxtb	r2, r3
 8018a14:	687b      	ldr	r3, [r7, #4]
 8018a16:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8018a18:	69fb      	ldr	r3, [r7, #28]
 8018a1a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8018a1c:	2b00      	cmp	r3, #0
 8018a1e:	d017      	beq.n	8018a50 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8018a20:	69f8      	ldr	r0, [r7, #28]
 8018a22:	f7ff f929 	bl	8017c78 <tcp_process_refused_data>
 8018a26:	4603      	mov	r3, r0
 8018a28:	f113 0f0d 	cmn.w	r3, #13
 8018a2c:	d007      	beq.n	8018a3e <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8018a2e:	69fb      	ldr	r3, [r7, #28]
 8018a30:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8018a32:	2b00      	cmp	r3, #0
 8018a34:	d00c      	beq.n	8018a50 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8018a36:	4b82      	ldr	r3, [pc, #520]	@ (8018c40 <tcp_input+0x73c>)
 8018a38:	881b      	ldrh	r3, [r3, #0]
 8018a3a:	2b00      	cmp	r3, #0
 8018a3c:	d008      	beq.n	8018a50 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8018a3e:	69fb      	ldr	r3, [r7, #28]
 8018a40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8018a42:	2b00      	cmp	r3, #0
 8018a44:	f040 80e3 	bne.w	8018c0e <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8018a48:	69f8      	ldr	r0, [r7, #28]
 8018a4a:	f003 f9a7 	bl	801bd9c <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8018a4e:	e0de      	b.n	8018c0e <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 8018a50:	4a7c      	ldr	r2, [pc, #496]	@ (8018c44 <tcp_input+0x740>)
 8018a52:	69fb      	ldr	r3, [r7, #28]
 8018a54:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 8018a56:	69f8      	ldr	r0, [r7, #28]
 8018a58:	f000 fb18 	bl	801908c <tcp_process>
 8018a5c:	4603      	mov	r3, r0
 8018a5e:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8018a60:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8018a64:	f113 0f0d 	cmn.w	r3, #13
 8018a68:	f000 80d3 	beq.w	8018c12 <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 8018a6c:	4b71      	ldr	r3, [pc, #452]	@ (8018c34 <tcp_input+0x730>)
 8018a6e:	781b      	ldrb	r3, [r3, #0]
 8018a70:	f003 0308 	and.w	r3, r3, #8
 8018a74:	2b00      	cmp	r3, #0
 8018a76:	d015      	beq.n	8018aa4 <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8018a78:	69fb      	ldr	r3, [r7, #28]
 8018a7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8018a7e:	2b00      	cmp	r3, #0
 8018a80:	d008      	beq.n	8018a94 <tcp_input+0x590>
 8018a82:	69fb      	ldr	r3, [r7, #28]
 8018a84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8018a88:	69fa      	ldr	r2, [r7, #28]
 8018a8a:	6912      	ldr	r2, [r2, #16]
 8018a8c:	f06f 010d 	mvn.w	r1, #13
 8018a90:	4610      	mov	r0, r2
 8018a92:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8018a94:	69f9      	ldr	r1, [r7, #28]
 8018a96:	486c      	ldr	r0, [pc, #432]	@ (8018c48 <tcp_input+0x744>)
 8018a98:	f7ff fbbc 	bl	8018214 <tcp_pcb_remove>
        tcp_free(pcb);
 8018a9c:	69f8      	ldr	r0, [r7, #28]
 8018a9e:	f7fe f9a7 	bl	8016df0 <tcp_free>
 8018aa2:	e0da      	b.n	8018c5a <tcp_input+0x756>
      } else {
        err = ERR_OK;
 8018aa4:	2300      	movs	r3, #0
 8018aa6:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8018aa8:	4b63      	ldr	r3, [pc, #396]	@ (8018c38 <tcp_input+0x734>)
 8018aaa:	881b      	ldrh	r3, [r3, #0]
 8018aac:	2b00      	cmp	r3, #0
 8018aae:	d01d      	beq.n	8018aec <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8018ab0:	4b61      	ldr	r3, [pc, #388]	@ (8018c38 <tcp_input+0x734>)
 8018ab2:	881b      	ldrh	r3, [r3, #0]
 8018ab4:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8018ab6:	69fb      	ldr	r3, [r7, #28]
 8018ab8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8018abc:	2b00      	cmp	r3, #0
 8018abe:	d00a      	beq.n	8018ad6 <tcp_input+0x5d2>
 8018ac0:	69fb      	ldr	r3, [r7, #28]
 8018ac2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8018ac6:	69fa      	ldr	r2, [r7, #28]
 8018ac8:	6910      	ldr	r0, [r2, #16]
 8018aca:	89fa      	ldrh	r2, [r7, #14]
 8018acc:	69f9      	ldr	r1, [r7, #28]
 8018ace:	4798      	blx	r3
 8018ad0:	4603      	mov	r3, r0
 8018ad2:	74fb      	strb	r3, [r7, #19]
 8018ad4:	e001      	b.n	8018ada <tcp_input+0x5d6>
 8018ad6:	2300      	movs	r3, #0
 8018ad8:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8018ada:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8018ade:	f113 0f0d 	cmn.w	r3, #13
 8018ae2:	f000 8098 	beq.w	8018c16 <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 8018ae6:	4b54      	ldr	r3, [pc, #336]	@ (8018c38 <tcp_input+0x734>)
 8018ae8:	2200      	movs	r2, #0
 8018aea:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8018aec:	69f8      	ldr	r0, [r7, #28]
 8018aee:	f000 f915 	bl	8018d1c <tcp_input_delayed_close>
 8018af2:	4603      	mov	r3, r0
 8018af4:	2b00      	cmp	r3, #0
 8018af6:	f040 8090 	bne.w	8018c1a <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8018afa:	4b4d      	ldr	r3, [pc, #308]	@ (8018c30 <tcp_input+0x72c>)
 8018afc:	681b      	ldr	r3, [r3, #0]
 8018afe:	2b00      	cmp	r3, #0
 8018b00:	d041      	beq.n	8018b86 <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8018b02:	69fb      	ldr	r3, [r7, #28]
 8018b04:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8018b06:	2b00      	cmp	r3, #0
 8018b08:	d006      	beq.n	8018b18 <tcp_input+0x614>
 8018b0a:	4b50      	ldr	r3, [pc, #320]	@ (8018c4c <tcp_input+0x748>)
 8018b0c:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 8018b10:	494f      	ldr	r1, [pc, #316]	@ (8018c50 <tcp_input+0x74c>)
 8018b12:	4850      	ldr	r0, [pc, #320]	@ (8018c54 <tcp_input+0x750>)
 8018b14:	f006 fdea 	bl	801f6ec <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8018b18:	69fb      	ldr	r3, [r7, #28]
 8018b1a:	8b5b      	ldrh	r3, [r3, #26]
 8018b1c:	f003 0310 	and.w	r3, r3, #16
 8018b20:	2b00      	cmp	r3, #0
 8018b22:	d008      	beq.n	8018b36 <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8018b24:	4b42      	ldr	r3, [pc, #264]	@ (8018c30 <tcp_input+0x72c>)
 8018b26:	681b      	ldr	r3, [r3, #0]
 8018b28:	4618      	mov	r0, r3
 8018b2a:	f7fd fea5 	bl	8016878 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8018b2e:	69f8      	ldr	r0, [r7, #28]
 8018b30:	f7fe fc46 	bl	80173c0 <tcp_abort>
            goto aborted;
 8018b34:	e091      	b.n	8018c5a <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8018b36:	69fb      	ldr	r3, [r7, #28]
 8018b38:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8018b3c:	2b00      	cmp	r3, #0
 8018b3e:	d00c      	beq.n	8018b5a <tcp_input+0x656>
 8018b40:	69fb      	ldr	r3, [r7, #28]
 8018b42:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8018b46:	69fb      	ldr	r3, [r7, #28]
 8018b48:	6918      	ldr	r0, [r3, #16]
 8018b4a:	4b39      	ldr	r3, [pc, #228]	@ (8018c30 <tcp_input+0x72c>)
 8018b4c:	681a      	ldr	r2, [r3, #0]
 8018b4e:	2300      	movs	r3, #0
 8018b50:	69f9      	ldr	r1, [r7, #28]
 8018b52:	47a0      	blx	r4
 8018b54:	4603      	mov	r3, r0
 8018b56:	74fb      	strb	r3, [r7, #19]
 8018b58:	e008      	b.n	8018b6c <tcp_input+0x668>
 8018b5a:	4b35      	ldr	r3, [pc, #212]	@ (8018c30 <tcp_input+0x72c>)
 8018b5c:	681a      	ldr	r2, [r3, #0]
 8018b5e:	2300      	movs	r3, #0
 8018b60:	69f9      	ldr	r1, [r7, #28]
 8018b62:	2000      	movs	r0, #0
 8018b64:	f7ff f95e 	bl	8017e24 <tcp_recv_null>
 8018b68:	4603      	mov	r3, r0
 8018b6a:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8018b6c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8018b70:	f113 0f0d 	cmn.w	r3, #13
 8018b74:	d053      	beq.n	8018c1e <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8018b76:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8018b7a:	2b00      	cmp	r3, #0
 8018b7c:	d003      	beq.n	8018b86 <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8018b7e:	4b2c      	ldr	r3, [pc, #176]	@ (8018c30 <tcp_input+0x72c>)
 8018b80:	681a      	ldr	r2, [r3, #0]
 8018b82:	69fb      	ldr	r3, [r7, #28]
 8018b84:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8018b86:	4b2b      	ldr	r3, [pc, #172]	@ (8018c34 <tcp_input+0x730>)
 8018b88:	781b      	ldrb	r3, [r3, #0]
 8018b8a:	f003 0320 	and.w	r3, r3, #32
 8018b8e:	2b00      	cmp	r3, #0
 8018b90:	d030      	beq.n	8018bf4 <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 8018b92:	69fb      	ldr	r3, [r7, #28]
 8018b94:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8018b96:	2b00      	cmp	r3, #0
 8018b98:	d009      	beq.n	8018bae <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8018b9a:	69fb      	ldr	r3, [r7, #28]
 8018b9c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8018b9e:	7b5a      	ldrb	r2, [r3, #13]
 8018ba0:	69fb      	ldr	r3, [r7, #28]
 8018ba2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8018ba4:	f042 0220 	orr.w	r2, r2, #32
 8018ba8:	b2d2      	uxtb	r2, r2
 8018baa:	735a      	strb	r2, [r3, #13]
 8018bac:	e022      	b.n	8018bf4 <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8018bae:	69fb      	ldr	r3, [r7, #28]
 8018bb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8018bb2:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8018bb6:	d005      	beq.n	8018bc4 <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 8018bb8:	69fb      	ldr	r3, [r7, #28]
 8018bba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8018bbc:	3301      	adds	r3, #1
 8018bbe:	b29a      	uxth	r2, r3
 8018bc0:	69fb      	ldr	r3, [r7, #28]
 8018bc2:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8018bc4:	69fb      	ldr	r3, [r7, #28]
 8018bc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8018bca:	2b00      	cmp	r3, #0
 8018bcc:	d00b      	beq.n	8018be6 <tcp_input+0x6e2>
 8018bce:	69fb      	ldr	r3, [r7, #28]
 8018bd0:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8018bd4:	69fb      	ldr	r3, [r7, #28]
 8018bd6:	6918      	ldr	r0, [r3, #16]
 8018bd8:	2300      	movs	r3, #0
 8018bda:	2200      	movs	r2, #0
 8018bdc:	69f9      	ldr	r1, [r7, #28]
 8018bde:	47a0      	blx	r4
 8018be0:	4603      	mov	r3, r0
 8018be2:	74fb      	strb	r3, [r7, #19]
 8018be4:	e001      	b.n	8018bea <tcp_input+0x6e6>
 8018be6:	2300      	movs	r3, #0
 8018be8:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8018bea:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8018bee:	f113 0f0d 	cmn.w	r3, #13
 8018bf2:	d016      	beq.n	8018c22 <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8018bf4:	4b13      	ldr	r3, [pc, #76]	@ (8018c44 <tcp_input+0x740>)
 8018bf6:	2200      	movs	r2, #0
 8018bf8:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8018bfa:	69f8      	ldr	r0, [r7, #28]
 8018bfc:	f000 f88e 	bl	8018d1c <tcp_input_delayed_close>
 8018c00:	4603      	mov	r3, r0
 8018c02:	2b00      	cmp	r3, #0
 8018c04:	d128      	bne.n	8018c58 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8018c06:	69f8      	ldr	r0, [r7, #28]
 8018c08:	f002 fac2 	bl	801b190 <tcp_output>
 8018c0c:	e025      	b.n	8018c5a <tcp_input+0x756>
        goto aborted;
 8018c0e:	bf00      	nop
 8018c10:	e023      	b.n	8018c5a <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8018c12:	bf00      	nop
 8018c14:	e021      	b.n	8018c5a <tcp_input+0x756>
              goto aborted;
 8018c16:	bf00      	nop
 8018c18:	e01f      	b.n	8018c5a <tcp_input+0x756>
          goto aborted;
 8018c1a:	bf00      	nop
 8018c1c:	e01d      	b.n	8018c5a <tcp_input+0x756>
            goto aborted;
 8018c1e:	bf00      	nop
 8018c20:	e01b      	b.n	8018c5a <tcp_input+0x756>
              goto aborted;
 8018c22:	bf00      	nop
 8018c24:	e019      	b.n	8018c5a <tcp_input+0x756>
 8018c26:	bf00      	nop
 8018c28:	240144f0 	.word	0x240144f0
 8018c2c:	24014500 	.word	0x24014500
 8018c30:	24014520 	.word	0x24014520
 8018c34:	2401451d 	.word	0x2401451d
 8018c38:	24014518 	.word	0x24014518
 8018c3c:	2401451c 	.word	0x2401451c
 8018c40:	2401451a 	.word	0x2401451a
 8018c44:	24014524 	.word	0x24014524
 8018c48:	240144e4 	.word	0x240144e4
 8018c4c:	08021af8 	.word	0x08021af8
 8018c50:	08021cac 	.word	0x08021cac
 8018c54:	08021b44 	.word	0x08021b44
          goto aborted;
 8018c58:	bf00      	nop
    tcp_input_pcb = NULL;
 8018c5a:	4b27      	ldr	r3, [pc, #156]	@ (8018cf8 <tcp_input+0x7f4>)
 8018c5c:	2200      	movs	r2, #0
 8018c5e:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8018c60:	4b26      	ldr	r3, [pc, #152]	@ (8018cfc <tcp_input+0x7f8>)
 8018c62:	2200      	movs	r2, #0
 8018c64:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 8018c66:	4b26      	ldr	r3, [pc, #152]	@ (8018d00 <tcp_input+0x7fc>)
 8018c68:	685b      	ldr	r3, [r3, #4]
 8018c6a:	2b00      	cmp	r3, #0
 8018c6c:	d03f      	beq.n	8018cee <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 8018c6e:	4b24      	ldr	r3, [pc, #144]	@ (8018d00 <tcp_input+0x7fc>)
 8018c70:	685b      	ldr	r3, [r3, #4]
 8018c72:	4618      	mov	r0, r3
 8018c74:	f7fd fe00 	bl	8016878 <pbuf_free>
      inseg.p = NULL;
 8018c78:	4b21      	ldr	r3, [pc, #132]	@ (8018d00 <tcp_input+0x7fc>)
 8018c7a:	2200      	movs	r2, #0
 8018c7c:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8018c7e:	e036      	b.n	8018cee <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8018c80:	4b20      	ldr	r3, [pc, #128]	@ (8018d04 <tcp_input+0x800>)
 8018c82:	681b      	ldr	r3, [r3, #0]
 8018c84:	899b      	ldrh	r3, [r3, #12]
 8018c86:	b29b      	uxth	r3, r3
 8018c88:	4618      	mov	r0, r3
 8018c8a:	f7fc fd8f 	bl	80157ac <lwip_htons>
 8018c8e:	4603      	mov	r3, r0
 8018c90:	b2db      	uxtb	r3, r3
 8018c92:	f003 0304 	and.w	r3, r3, #4
 8018c96:	2b00      	cmp	r3, #0
 8018c98:	d118      	bne.n	8018ccc <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018c9a:	4b1b      	ldr	r3, [pc, #108]	@ (8018d08 <tcp_input+0x804>)
 8018c9c:	6819      	ldr	r1, [r3, #0]
 8018c9e:	4b1b      	ldr	r3, [pc, #108]	@ (8018d0c <tcp_input+0x808>)
 8018ca0:	881b      	ldrh	r3, [r3, #0]
 8018ca2:	461a      	mov	r2, r3
 8018ca4:	4b1a      	ldr	r3, [pc, #104]	@ (8018d10 <tcp_input+0x80c>)
 8018ca6:	681b      	ldr	r3, [r3, #0]
 8018ca8:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8018caa:	4b16      	ldr	r3, [pc, #88]	@ (8018d04 <tcp_input+0x800>)
 8018cac:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018cae:	885b      	ldrh	r3, [r3, #2]
 8018cb0:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8018cb2:	4a14      	ldr	r2, [pc, #80]	@ (8018d04 <tcp_input+0x800>)
 8018cb4:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018cb6:	8812      	ldrh	r2, [r2, #0]
 8018cb8:	b292      	uxth	r2, r2
 8018cba:	9202      	str	r2, [sp, #8]
 8018cbc:	9301      	str	r3, [sp, #4]
 8018cbe:	4b15      	ldr	r3, [pc, #84]	@ (8018d14 <tcp_input+0x810>)
 8018cc0:	9300      	str	r3, [sp, #0]
 8018cc2:	4b15      	ldr	r3, [pc, #84]	@ (8018d18 <tcp_input+0x814>)
 8018cc4:	4602      	mov	r2, r0
 8018cc6:	2000      	movs	r0, #0
 8018cc8:	f003 f816 	bl	801bcf8 <tcp_rst>
    pbuf_free(p);
 8018ccc:	6878      	ldr	r0, [r7, #4]
 8018cce:	f7fd fdd3 	bl	8016878 <pbuf_free>
  return;
 8018cd2:	e00c      	b.n	8018cee <tcp_input+0x7ea>
    goto dropped;
 8018cd4:	bf00      	nop
 8018cd6:	e006      	b.n	8018ce6 <tcp_input+0x7e2>
    goto dropped;
 8018cd8:	bf00      	nop
 8018cda:	e004      	b.n	8018ce6 <tcp_input+0x7e2>
    goto dropped;
 8018cdc:	bf00      	nop
 8018cde:	e002      	b.n	8018ce6 <tcp_input+0x7e2>
      goto dropped;
 8018ce0:	bf00      	nop
 8018ce2:	e000      	b.n	8018ce6 <tcp_input+0x7e2>
      goto dropped;
 8018ce4:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8018ce6:	6878      	ldr	r0, [r7, #4]
 8018ce8:	f7fd fdc6 	bl	8016878 <pbuf_free>
 8018cec:	e000      	b.n	8018cf0 <tcp_input+0x7ec>
  return;
 8018cee:	bf00      	nop
}
 8018cf0:	3724      	adds	r7, #36	@ 0x24
 8018cf2:	46bd      	mov	sp, r7
 8018cf4:	bd90      	pop	{r4, r7, pc}
 8018cf6:	bf00      	nop
 8018cf8:	24014524 	.word	0x24014524
 8018cfc:	24014520 	.word	0x24014520
 8018d00:	240144f0 	.word	0x240144f0
 8018d04:	24014500 	.word	0x24014500
 8018d08:	24014514 	.word	0x24014514
 8018d0c:	2401451a 	.word	0x2401451a
 8018d10:	24014510 	.word	0x24014510
 8018d14:	240113f8 	.word	0x240113f8
 8018d18:	240113fc 	.word	0x240113fc

08018d1c <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8018d1c:	b580      	push	{r7, lr}
 8018d1e:	b082      	sub	sp, #8
 8018d20:	af00      	add	r7, sp, #0
 8018d22:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8018d24:	687b      	ldr	r3, [r7, #4]
 8018d26:	2b00      	cmp	r3, #0
 8018d28:	d106      	bne.n	8018d38 <tcp_input_delayed_close+0x1c>
 8018d2a:	4b17      	ldr	r3, [pc, #92]	@ (8018d88 <tcp_input_delayed_close+0x6c>)
 8018d2c:	f240 225a 	movw	r2, #602	@ 0x25a
 8018d30:	4916      	ldr	r1, [pc, #88]	@ (8018d8c <tcp_input_delayed_close+0x70>)
 8018d32:	4817      	ldr	r0, [pc, #92]	@ (8018d90 <tcp_input_delayed_close+0x74>)
 8018d34:	f006 fcda 	bl	801f6ec <iprintf>

  if (recv_flags & TF_CLOSED) {
 8018d38:	4b16      	ldr	r3, [pc, #88]	@ (8018d94 <tcp_input_delayed_close+0x78>)
 8018d3a:	781b      	ldrb	r3, [r3, #0]
 8018d3c:	f003 0310 	and.w	r3, r3, #16
 8018d40:	2b00      	cmp	r3, #0
 8018d42:	d01c      	beq.n	8018d7e <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8018d44:	687b      	ldr	r3, [r7, #4]
 8018d46:	8b5b      	ldrh	r3, [r3, #26]
 8018d48:	f003 0310 	and.w	r3, r3, #16
 8018d4c:	2b00      	cmp	r3, #0
 8018d4e:	d10d      	bne.n	8018d6c <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8018d50:	687b      	ldr	r3, [r7, #4]
 8018d52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8018d56:	2b00      	cmp	r3, #0
 8018d58:	d008      	beq.n	8018d6c <tcp_input_delayed_close+0x50>
 8018d5a:	687b      	ldr	r3, [r7, #4]
 8018d5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8018d60:	687a      	ldr	r2, [r7, #4]
 8018d62:	6912      	ldr	r2, [r2, #16]
 8018d64:	f06f 010e 	mvn.w	r1, #14
 8018d68:	4610      	mov	r0, r2
 8018d6a:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8018d6c:	6879      	ldr	r1, [r7, #4]
 8018d6e:	480a      	ldr	r0, [pc, #40]	@ (8018d98 <tcp_input_delayed_close+0x7c>)
 8018d70:	f7ff fa50 	bl	8018214 <tcp_pcb_remove>
    tcp_free(pcb);
 8018d74:	6878      	ldr	r0, [r7, #4]
 8018d76:	f7fe f83b 	bl	8016df0 <tcp_free>
    return 1;
 8018d7a:	2301      	movs	r3, #1
 8018d7c:	e000      	b.n	8018d80 <tcp_input_delayed_close+0x64>
  }
  return 0;
 8018d7e:	2300      	movs	r3, #0
}
 8018d80:	4618      	mov	r0, r3
 8018d82:	3708      	adds	r7, #8
 8018d84:	46bd      	mov	sp, r7
 8018d86:	bd80      	pop	{r7, pc}
 8018d88:	08021af8 	.word	0x08021af8
 8018d8c:	08021cc8 	.word	0x08021cc8
 8018d90:	08021b44 	.word	0x08021b44
 8018d94:	2401451d 	.word	0x2401451d
 8018d98:	240144e4 	.word	0x240144e4

08018d9c <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8018d9c:	b590      	push	{r4, r7, lr}
 8018d9e:	b08b      	sub	sp, #44	@ 0x2c
 8018da0:	af04      	add	r7, sp, #16
 8018da2:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8018da4:	4b6f      	ldr	r3, [pc, #444]	@ (8018f64 <tcp_listen_input+0x1c8>)
 8018da6:	781b      	ldrb	r3, [r3, #0]
 8018da8:	f003 0304 	and.w	r3, r3, #4
 8018dac:	2b00      	cmp	r3, #0
 8018dae:	f040 80d2 	bne.w	8018f56 <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8018db2:	687b      	ldr	r3, [r7, #4]
 8018db4:	2b00      	cmp	r3, #0
 8018db6:	d106      	bne.n	8018dc6 <tcp_listen_input+0x2a>
 8018db8:	4b6b      	ldr	r3, [pc, #428]	@ (8018f68 <tcp_listen_input+0x1cc>)
 8018dba:	f240 2281 	movw	r2, #641	@ 0x281
 8018dbe:	496b      	ldr	r1, [pc, #428]	@ (8018f6c <tcp_listen_input+0x1d0>)
 8018dc0:	486b      	ldr	r0, [pc, #428]	@ (8018f70 <tcp_listen_input+0x1d4>)
 8018dc2:	f006 fc93 	bl	801f6ec <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8018dc6:	4b67      	ldr	r3, [pc, #412]	@ (8018f64 <tcp_listen_input+0x1c8>)
 8018dc8:	781b      	ldrb	r3, [r3, #0]
 8018dca:	f003 0310 	and.w	r3, r3, #16
 8018dce:	2b00      	cmp	r3, #0
 8018dd0:	d019      	beq.n	8018e06 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018dd2:	4b68      	ldr	r3, [pc, #416]	@ (8018f74 <tcp_listen_input+0x1d8>)
 8018dd4:	6819      	ldr	r1, [r3, #0]
 8018dd6:	4b68      	ldr	r3, [pc, #416]	@ (8018f78 <tcp_listen_input+0x1dc>)
 8018dd8:	881b      	ldrh	r3, [r3, #0]
 8018dda:	461a      	mov	r2, r3
 8018ddc:	4b67      	ldr	r3, [pc, #412]	@ (8018f7c <tcp_listen_input+0x1e0>)
 8018dde:	681b      	ldr	r3, [r3, #0]
 8018de0:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8018de2:	4b67      	ldr	r3, [pc, #412]	@ (8018f80 <tcp_listen_input+0x1e4>)
 8018de4:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018de6:	885b      	ldrh	r3, [r3, #2]
 8018de8:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8018dea:	4a65      	ldr	r2, [pc, #404]	@ (8018f80 <tcp_listen_input+0x1e4>)
 8018dec:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018dee:	8812      	ldrh	r2, [r2, #0]
 8018df0:	b292      	uxth	r2, r2
 8018df2:	9202      	str	r2, [sp, #8]
 8018df4:	9301      	str	r3, [sp, #4]
 8018df6:	4b63      	ldr	r3, [pc, #396]	@ (8018f84 <tcp_listen_input+0x1e8>)
 8018df8:	9300      	str	r3, [sp, #0]
 8018dfa:	4b63      	ldr	r3, [pc, #396]	@ (8018f88 <tcp_listen_input+0x1ec>)
 8018dfc:	4602      	mov	r2, r0
 8018dfe:	6878      	ldr	r0, [r7, #4]
 8018e00:	f002 ff7a 	bl	801bcf8 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8018e04:	e0a9      	b.n	8018f5a <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 8018e06:	4b57      	ldr	r3, [pc, #348]	@ (8018f64 <tcp_listen_input+0x1c8>)
 8018e08:	781b      	ldrb	r3, [r3, #0]
 8018e0a:	f003 0302 	and.w	r3, r3, #2
 8018e0e:	2b00      	cmp	r3, #0
 8018e10:	f000 80a3 	beq.w	8018f5a <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8018e14:	687b      	ldr	r3, [r7, #4]
 8018e16:	7d5b      	ldrb	r3, [r3, #21]
 8018e18:	4618      	mov	r0, r3
 8018e1a:	f7ff f927 	bl	801806c <tcp_alloc>
 8018e1e:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8018e20:	697b      	ldr	r3, [r7, #20]
 8018e22:	2b00      	cmp	r3, #0
 8018e24:	d111      	bne.n	8018e4a <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8018e26:	687b      	ldr	r3, [r7, #4]
 8018e28:	699b      	ldr	r3, [r3, #24]
 8018e2a:	2b00      	cmp	r3, #0
 8018e2c:	d00a      	beq.n	8018e44 <tcp_listen_input+0xa8>
 8018e2e:	687b      	ldr	r3, [r7, #4]
 8018e30:	699b      	ldr	r3, [r3, #24]
 8018e32:	687a      	ldr	r2, [r7, #4]
 8018e34:	6910      	ldr	r0, [r2, #16]
 8018e36:	f04f 32ff 	mov.w	r2, #4294967295
 8018e3a:	2100      	movs	r1, #0
 8018e3c:	4798      	blx	r3
 8018e3e:	4603      	mov	r3, r0
 8018e40:	73bb      	strb	r3, [r7, #14]
      return;
 8018e42:	e08b      	b.n	8018f5c <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8018e44:	23f0      	movs	r3, #240	@ 0xf0
 8018e46:	73bb      	strb	r3, [r7, #14]
      return;
 8018e48:	e088      	b.n	8018f5c <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8018e4a:	4b50      	ldr	r3, [pc, #320]	@ (8018f8c <tcp_listen_input+0x1f0>)
 8018e4c:	695a      	ldr	r2, [r3, #20]
 8018e4e:	697b      	ldr	r3, [r7, #20]
 8018e50:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8018e52:	4b4e      	ldr	r3, [pc, #312]	@ (8018f8c <tcp_listen_input+0x1f0>)
 8018e54:	691a      	ldr	r2, [r3, #16]
 8018e56:	697b      	ldr	r3, [r7, #20]
 8018e58:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8018e5a:	687b      	ldr	r3, [r7, #4]
 8018e5c:	8ada      	ldrh	r2, [r3, #22]
 8018e5e:	697b      	ldr	r3, [r7, #20]
 8018e60:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8018e62:	4b47      	ldr	r3, [pc, #284]	@ (8018f80 <tcp_listen_input+0x1e4>)
 8018e64:	681b      	ldr	r3, [r3, #0]
 8018e66:	881b      	ldrh	r3, [r3, #0]
 8018e68:	b29a      	uxth	r2, r3
 8018e6a:	697b      	ldr	r3, [r7, #20]
 8018e6c:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8018e6e:	697b      	ldr	r3, [r7, #20]
 8018e70:	2203      	movs	r2, #3
 8018e72:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8018e74:	4b41      	ldr	r3, [pc, #260]	@ (8018f7c <tcp_listen_input+0x1e0>)
 8018e76:	681b      	ldr	r3, [r3, #0]
 8018e78:	1c5a      	adds	r2, r3, #1
 8018e7a:	697b      	ldr	r3, [r7, #20]
 8018e7c:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8018e7e:	697b      	ldr	r3, [r7, #20]
 8018e80:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8018e82:	697b      	ldr	r3, [r7, #20]
 8018e84:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 8018e86:	6978      	ldr	r0, [r7, #20]
 8018e88:	f7ff fa58 	bl	801833c <tcp_next_iss>
 8018e8c:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8018e8e:	697b      	ldr	r3, [r7, #20]
 8018e90:	693a      	ldr	r2, [r7, #16]
 8018e92:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 8018e94:	697b      	ldr	r3, [r7, #20]
 8018e96:	693a      	ldr	r2, [r7, #16]
 8018e98:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 8018e9a:	697b      	ldr	r3, [r7, #20]
 8018e9c:	693a      	ldr	r2, [r7, #16]
 8018e9e:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 8018ea0:	697b      	ldr	r3, [r7, #20]
 8018ea2:	693a      	ldr	r2, [r7, #16]
 8018ea4:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8018ea6:	4b35      	ldr	r3, [pc, #212]	@ (8018f7c <tcp_listen_input+0x1e0>)
 8018ea8:	681b      	ldr	r3, [r3, #0]
 8018eaa:	1e5a      	subs	r2, r3, #1
 8018eac:	697b      	ldr	r3, [r7, #20]
 8018eae:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 8018eb0:	687b      	ldr	r3, [r7, #4]
 8018eb2:	691a      	ldr	r2, [r3, #16]
 8018eb4:	697b      	ldr	r3, [r7, #20]
 8018eb6:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8018eb8:	697b      	ldr	r3, [r7, #20]
 8018eba:	687a      	ldr	r2, [r7, #4]
 8018ebc:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8018ebe:	687b      	ldr	r3, [r7, #4]
 8018ec0:	7a5b      	ldrb	r3, [r3, #9]
 8018ec2:	f003 030c 	and.w	r3, r3, #12
 8018ec6:	b2da      	uxtb	r2, r3
 8018ec8:	697b      	ldr	r3, [r7, #20]
 8018eca:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8018ecc:	687b      	ldr	r3, [r7, #4]
 8018ece:	7a1a      	ldrb	r2, [r3, #8]
 8018ed0:	697b      	ldr	r3, [r7, #20]
 8018ed2:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8018ed4:	4b2e      	ldr	r3, [pc, #184]	@ (8018f90 <tcp_listen_input+0x1f4>)
 8018ed6:	681a      	ldr	r2, [r3, #0]
 8018ed8:	697b      	ldr	r3, [r7, #20]
 8018eda:	60da      	str	r2, [r3, #12]
 8018edc:	4a2c      	ldr	r2, [pc, #176]	@ (8018f90 <tcp_listen_input+0x1f4>)
 8018ede:	697b      	ldr	r3, [r7, #20]
 8018ee0:	6013      	str	r3, [r2, #0]
 8018ee2:	f003 f8cb 	bl	801c07c <tcp_timer_needed>
 8018ee6:	4b2b      	ldr	r3, [pc, #172]	@ (8018f94 <tcp_listen_input+0x1f8>)
 8018ee8:	2201      	movs	r2, #1
 8018eea:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8018eec:	6978      	ldr	r0, [r7, #20]
 8018eee:	f001 fd8b 	bl	801aa08 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8018ef2:	4b23      	ldr	r3, [pc, #140]	@ (8018f80 <tcp_listen_input+0x1e4>)
 8018ef4:	681b      	ldr	r3, [r3, #0]
 8018ef6:	89db      	ldrh	r3, [r3, #14]
 8018ef8:	b29a      	uxth	r2, r3
 8018efa:	697b      	ldr	r3, [r7, #20]
 8018efc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8018f00:	697b      	ldr	r3, [r7, #20]
 8018f02:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8018f06:	697b      	ldr	r3, [r7, #20]
 8018f08:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8018f0c:	697b      	ldr	r3, [r7, #20]
 8018f0e:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8018f10:	697b      	ldr	r3, [r7, #20]
 8018f12:	3304      	adds	r3, #4
 8018f14:	4618      	mov	r0, r3
 8018f16:	f004 ff4d 	bl	801ddb4 <ip4_route>
 8018f1a:	4601      	mov	r1, r0
 8018f1c:	697b      	ldr	r3, [r7, #20]
 8018f1e:	3304      	adds	r3, #4
 8018f20:	461a      	mov	r2, r3
 8018f22:	4620      	mov	r0, r4
 8018f24:	f7ff fa30 	bl	8018388 <tcp_eff_send_mss_netif>
 8018f28:	4603      	mov	r3, r0
 8018f2a:	461a      	mov	r2, r3
 8018f2c:	697b      	ldr	r3, [r7, #20]
 8018f2e:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8018f30:	2112      	movs	r1, #18
 8018f32:	6978      	ldr	r0, [r7, #20]
 8018f34:	f002 f83e 	bl	801afb4 <tcp_enqueue_flags>
 8018f38:	4603      	mov	r3, r0
 8018f3a:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8018f3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018f40:	2b00      	cmp	r3, #0
 8018f42:	d004      	beq.n	8018f4e <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8018f44:	2100      	movs	r1, #0
 8018f46:	6978      	ldr	r0, [r7, #20]
 8018f48:	f7fe f97c 	bl	8017244 <tcp_abandon>
      return;
 8018f4c:	e006      	b.n	8018f5c <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 8018f4e:	6978      	ldr	r0, [r7, #20]
 8018f50:	f002 f91e 	bl	801b190 <tcp_output>
  return;
 8018f54:	e001      	b.n	8018f5a <tcp_listen_input+0x1be>
    return;
 8018f56:	bf00      	nop
 8018f58:	e000      	b.n	8018f5c <tcp_listen_input+0x1c0>
  return;
 8018f5a:	bf00      	nop
}
 8018f5c:	371c      	adds	r7, #28
 8018f5e:	46bd      	mov	sp, r7
 8018f60:	bd90      	pop	{r4, r7, pc}
 8018f62:	bf00      	nop
 8018f64:	2401451c 	.word	0x2401451c
 8018f68:	08021af8 	.word	0x08021af8
 8018f6c:	08021cf0 	.word	0x08021cf0
 8018f70:	08021b44 	.word	0x08021b44
 8018f74:	24014514 	.word	0x24014514
 8018f78:	2401451a 	.word	0x2401451a
 8018f7c:	24014510 	.word	0x24014510
 8018f80:	24014500 	.word	0x24014500
 8018f84:	240113f8 	.word	0x240113f8
 8018f88:	240113fc 	.word	0x240113fc
 8018f8c:	240113e8 	.word	0x240113e8
 8018f90:	240144e4 	.word	0x240144e4
 8018f94:	240144ec 	.word	0x240144ec

08018f98 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8018f98:	b580      	push	{r7, lr}
 8018f9a:	b086      	sub	sp, #24
 8018f9c:	af04      	add	r7, sp, #16
 8018f9e:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8018fa0:	4b2f      	ldr	r3, [pc, #188]	@ (8019060 <tcp_timewait_input+0xc8>)
 8018fa2:	781b      	ldrb	r3, [r3, #0]
 8018fa4:	f003 0304 	and.w	r3, r3, #4
 8018fa8:	2b00      	cmp	r3, #0
 8018faa:	d153      	bne.n	8019054 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8018fac:	687b      	ldr	r3, [r7, #4]
 8018fae:	2b00      	cmp	r3, #0
 8018fb0:	d106      	bne.n	8018fc0 <tcp_timewait_input+0x28>
 8018fb2:	4b2c      	ldr	r3, [pc, #176]	@ (8019064 <tcp_timewait_input+0xcc>)
 8018fb4:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8018fb8:	492b      	ldr	r1, [pc, #172]	@ (8019068 <tcp_timewait_input+0xd0>)
 8018fba:	482c      	ldr	r0, [pc, #176]	@ (801906c <tcp_timewait_input+0xd4>)
 8018fbc:	f006 fb96 	bl	801f6ec <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8018fc0:	4b27      	ldr	r3, [pc, #156]	@ (8019060 <tcp_timewait_input+0xc8>)
 8018fc2:	781b      	ldrb	r3, [r3, #0]
 8018fc4:	f003 0302 	and.w	r3, r3, #2
 8018fc8:	2b00      	cmp	r3, #0
 8018fca:	d02a      	beq.n	8019022 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8018fcc:	4b28      	ldr	r3, [pc, #160]	@ (8019070 <tcp_timewait_input+0xd8>)
 8018fce:	681a      	ldr	r2, [r3, #0]
 8018fd0:	687b      	ldr	r3, [r7, #4]
 8018fd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018fd4:	1ad3      	subs	r3, r2, r3
 8018fd6:	2b00      	cmp	r3, #0
 8018fd8:	db2d      	blt.n	8019036 <tcp_timewait_input+0x9e>
 8018fda:	4b25      	ldr	r3, [pc, #148]	@ (8019070 <tcp_timewait_input+0xd8>)
 8018fdc:	681a      	ldr	r2, [r3, #0]
 8018fde:	687b      	ldr	r3, [r7, #4]
 8018fe0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018fe2:	6879      	ldr	r1, [r7, #4]
 8018fe4:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8018fe6:	440b      	add	r3, r1
 8018fe8:	1ad3      	subs	r3, r2, r3
 8018fea:	2b00      	cmp	r3, #0
 8018fec:	dc23      	bgt.n	8019036 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018fee:	4b21      	ldr	r3, [pc, #132]	@ (8019074 <tcp_timewait_input+0xdc>)
 8018ff0:	6819      	ldr	r1, [r3, #0]
 8018ff2:	4b21      	ldr	r3, [pc, #132]	@ (8019078 <tcp_timewait_input+0xe0>)
 8018ff4:	881b      	ldrh	r3, [r3, #0]
 8018ff6:	461a      	mov	r2, r3
 8018ff8:	4b1d      	ldr	r3, [pc, #116]	@ (8019070 <tcp_timewait_input+0xd8>)
 8018ffa:	681b      	ldr	r3, [r3, #0]
 8018ffc:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8018ffe:	4b1f      	ldr	r3, [pc, #124]	@ (801907c <tcp_timewait_input+0xe4>)
 8019000:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019002:	885b      	ldrh	r3, [r3, #2]
 8019004:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8019006:	4a1d      	ldr	r2, [pc, #116]	@ (801907c <tcp_timewait_input+0xe4>)
 8019008:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801900a:	8812      	ldrh	r2, [r2, #0]
 801900c:	b292      	uxth	r2, r2
 801900e:	9202      	str	r2, [sp, #8]
 8019010:	9301      	str	r3, [sp, #4]
 8019012:	4b1b      	ldr	r3, [pc, #108]	@ (8019080 <tcp_timewait_input+0xe8>)
 8019014:	9300      	str	r3, [sp, #0]
 8019016:	4b1b      	ldr	r3, [pc, #108]	@ (8019084 <tcp_timewait_input+0xec>)
 8019018:	4602      	mov	r2, r0
 801901a:	6878      	ldr	r0, [r7, #4]
 801901c:	f002 fe6c 	bl	801bcf8 <tcp_rst>
      return;
 8019020:	e01b      	b.n	801905a <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 8019022:	4b0f      	ldr	r3, [pc, #60]	@ (8019060 <tcp_timewait_input+0xc8>)
 8019024:	781b      	ldrb	r3, [r3, #0]
 8019026:	f003 0301 	and.w	r3, r3, #1
 801902a:	2b00      	cmp	r3, #0
 801902c:	d003      	beq.n	8019036 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 801902e:	4b16      	ldr	r3, [pc, #88]	@ (8019088 <tcp_timewait_input+0xf0>)
 8019030:	681a      	ldr	r2, [r3, #0]
 8019032:	687b      	ldr	r3, [r7, #4]
 8019034:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8019036:	4b10      	ldr	r3, [pc, #64]	@ (8019078 <tcp_timewait_input+0xe0>)
 8019038:	881b      	ldrh	r3, [r3, #0]
 801903a:	2b00      	cmp	r3, #0
 801903c:	d00c      	beq.n	8019058 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 801903e:	687b      	ldr	r3, [r7, #4]
 8019040:	8b5b      	ldrh	r3, [r3, #26]
 8019042:	f043 0302 	orr.w	r3, r3, #2
 8019046:	b29a      	uxth	r2, r3
 8019048:	687b      	ldr	r3, [r7, #4]
 801904a:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 801904c:	6878      	ldr	r0, [r7, #4]
 801904e:	f002 f89f 	bl	801b190 <tcp_output>
  }
  return;
 8019052:	e001      	b.n	8019058 <tcp_timewait_input+0xc0>
    return;
 8019054:	bf00      	nop
 8019056:	e000      	b.n	801905a <tcp_timewait_input+0xc2>
  return;
 8019058:	bf00      	nop
}
 801905a:	3708      	adds	r7, #8
 801905c:	46bd      	mov	sp, r7
 801905e:	bd80      	pop	{r7, pc}
 8019060:	2401451c 	.word	0x2401451c
 8019064:	08021af8 	.word	0x08021af8
 8019068:	08021d10 	.word	0x08021d10
 801906c:	08021b44 	.word	0x08021b44
 8019070:	24014510 	.word	0x24014510
 8019074:	24014514 	.word	0x24014514
 8019078:	2401451a 	.word	0x2401451a
 801907c:	24014500 	.word	0x24014500
 8019080:	240113f8 	.word	0x240113f8
 8019084:	240113fc 	.word	0x240113fc
 8019088:	240144d8 	.word	0x240144d8

0801908c <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 801908c:	b590      	push	{r4, r7, lr}
 801908e:	b08d      	sub	sp, #52	@ 0x34
 8019090:	af04      	add	r7, sp, #16
 8019092:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8019094:	2300      	movs	r3, #0
 8019096:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8019098:	2300      	movs	r3, #0
 801909a:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 801909c:	687b      	ldr	r3, [r7, #4]
 801909e:	2b00      	cmp	r3, #0
 80190a0:	d106      	bne.n	80190b0 <tcp_process+0x24>
 80190a2:	4b9d      	ldr	r3, [pc, #628]	@ (8019318 <tcp_process+0x28c>)
 80190a4:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 80190a8:	499c      	ldr	r1, [pc, #624]	@ (801931c <tcp_process+0x290>)
 80190aa:	489d      	ldr	r0, [pc, #628]	@ (8019320 <tcp_process+0x294>)
 80190ac:	f006 fb1e 	bl	801f6ec <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 80190b0:	4b9c      	ldr	r3, [pc, #624]	@ (8019324 <tcp_process+0x298>)
 80190b2:	781b      	ldrb	r3, [r3, #0]
 80190b4:	f003 0304 	and.w	r3, r3, #4
 80190b8:	2b00      	cmp	r3, #0
 80190ba:	d04e      	beq.n	801915a <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 80190bc:	687b      	ldr	r3, [r7, #4]
 80190be:	7d1b      	ldrb	r3, [r3, #20]
 80190c0:	2b02      	cmp	r3, #2
 80190c2:	d108      	bne.n	80190d6 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 80190c4:	687b      	ldr	r3, [r7, #4]
 80190c6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80190c8:	4b97      	ldr	r3, [pc, #604]	@ (8019328 <tcp_process+0x29c>)
 80190ca:	681b      	ldr	r3, [r3, #0]
 80190cc:	429a      	cmp	r2, r3
 80190ce:	d123      	bne.n	8019118 <tcp_process+0x8c>
        acceptable = 1;
 80190d0:	2301      	movs	r3, #1
 80190d2:	76fb      	strb	r3, [r7, #27]
 80190d4:	e020      	b.n	8019118 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 80190d6:	687b      	ldr	r3, [r7, #4]
 80190d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80190da:	4b94      	ldr	r3, [pc, #592]	@ (801932c <tcp_process+0x2a0>)
 80190dc:	681b      	ldr	r3, [r3, #0]
 80190de:	429a      	cmp	r2, r3
 80190e0:	d102      	bne.n	80190e8 <tcp_process+0x5c>
        acceptable = 1;
 80190e2:	2301      	movs	r3, #1
 80190e4:	76fb      	strb	r3, [r7, #27]
 80190e6:	e017      	b.n	8019118 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80190e8:	4b90      	ldr	r3, [pc, #576]	@ (801932c <tcp_process+0x2a0>)
 80190ea:	681a      	ldr	r2, [r3, #0]
 80190ec:	687b      	ldr	r3, [r7, #4]
 80190ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80190f0:	1ad3      	subs	r3, r2, r3
 80190f2:	2b00      	cmp	r3, #0
 80190f4:	db10      	blt.n	8019118 <tcp_process+0x8c>
 80190f6:	4b8d      	ldr	r3, [pc, #564]	@ (801932c <tcp_process+0x2a0>)
 80190f8:	681a      	ldr	r2, [r3, #0]
 80190fa:	687b      	ldr	r3, [r7, #4]
 80190fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80190fe:	6879      	ldr	r1, [r7, #4]
 8019100:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8019102:	440b      	add	r3, r1
 8019104:	1ad3      	subs	r3, r2, r3
 8019106:	2b00      	cmp	r3, #0
 8019108:	dc06      	bgt.n	8019118 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 801910a:	687b      	ldr	r3, [r7, #4]
 801910c:	8b5b      	ldrh	r3, [r3, #26]
 801910e:	f043 0302 	orr.w	r3, r3, #2
 8019112:	b29a      	uxth	r2, r3
 8019114:	687b      	ldr	r3, [r7, #4]
 8019116:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8019118:	7efb      	ldrb	r3, [r7, #27]
 801911a:	2b00      	cmp	r3, #0
 801911c:	d01b      	beq.n	8019156 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 801911e:	687b      	ldr	r3, [r7, #4]
 8019120:	7d1b      	ldrb	r3, [r3, #20]
 8019122:	2b00      	cmp	r3, #0
 8019124:	d106      	bne.n	8019134 <tcp_process+0xa8>
 8019126:	4b7c      	ldr	r3, [pc, #496]	@ (8019318 <tcp_process+0x28c>)
 8019128:	f44f 724e 	mov.w	r2, #824	@ 0x338
 801912c:	4980      	ldr	r1, [pc, #512]	@ (8019330 <tcp_process+0x2a4>)
 801912e:	487c      	ldr	r0, [pc, #496]	@ (8019320 <tcp_process+0x294>)
 8019130:	f006 fadc 	bl	801f6ec <iprintf>
      recv_flags |= TF_RESET;
 8019134:	4b7f      	ldr	r3, [pc, #508]	@ (8019334 <tcp_process+0x2a8>)
 8019136:	781b      	ldrb	r3, [r3, #0]
 8019138:	f043 0308 	orr.w	r3, r3, #8
 801913c:	b2da      	uxtb	r2, r3
 801913e:	4b7d      	ldr	r3, [pc, #500]	@ (8019334 <tcp_process+0x2a8>)
 8019140:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8019142:	687b      	ldr	r3, [r7, #4]
 8019144:	8b5b      	ldrh	r3, [r3, #26]
 8019146:	f023 0301 	bic.w	r3, r3, #1
 801914a:	b29a      	uxth	r2, r3
 801914c:	687b      	ldr	r3, [r7, #4]
 801914e:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8019150:	f06f 030d 	mvn.w	r3, #13
 8019154:	e37a      	b.n	801984c <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8019156:	2300      	movs	r3, #0
 8019158:	e378      	b.n	801984c <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 801915a:	4b72      	ldr	r3, [pc, #456]	@ (8019324 <tcp_process+0x298>)
 801915c:	781b      	ldrb	r3, [r3, #0]
 801915e:	f003 0302 	and.w	r3, r3, #2
 8019162:	2b00      	cmp	r3, #0
 8019164:	d010      	beq.n	8019188 <tcp_process+0xfc>
 8019166:	687b      	ldr	r3, [r7, #4]
 8019168:	7d1b      	ldrb	r3, [r3, #20]
 801916a:	2b02      	cmp	r3, #2
 801916c:	d00c      	beq.n	8019188 <tcp_process+0xfc>
 801916e:	687b      	ldr	r3, [r7, #4]
 8019170:	7d1b      	ldrb	r3, [r3, #20]
 8019172:	2b03      	cmp	r3, #3
 8019174:	d008      	beq.n	8019188 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8019176:	687b      	ldr	r3, [r7, #4]
 8019178:	8b5b      	ldrh	r3, [r3, #26]
 801917a:	f043 0302 	orr.w	r3, r3, #2
 801917e:	b29a      	uxth	r2, r3
 8019180:	687b      	ldr	r3, [r7, #4]
 8019182:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8019184:	2300      	movs	r3, #0
 8019186:	e361      	b.n	801984c <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8019188:	687b      	ldr	r3, [r7, #4]
 801918a:	8b5b      	ldrh	r3, [r3, #26]
 801918c:	f003 0310 	and.w	r3, r3, #16
 8019190:	2b00      	cmp	r3, #0
 8019192:	d103      	bne.n	801919c <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8019194:	4b68      	ldr	r3, [pc, #416]	@ (8019338 <tcp_process+0x2ac>)
 8019196:	681a      	ldr	r2, [r3, #0]
 8019198:	687b      	ldr	r3, [r7, #4]
 801919a:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 801919c:	687b      	ldr	r3, [r7, #4]
 801919e:	2200      	movs	r2, #0
 80191a0:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 80191a4:	687b      	ldr	r3, [r7, #4]
 80191a6:	2200      	movs	r2, #0
 80191a8:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 80191ac:	6878      	ldr	r0, [r7, #4]
 80191ae:	f001 fc2b 	bl	801aa08 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 80191b2:	687b      	ldr	r3, [r7, #4]
 80191b4:	7d1b      	ldrb	r3, [r3, #20]
 80191b6:	3b02      	subs	r3, #2
 80191b8:	2b07      	cmp	r3, #7
 80191ba:	f200 8337 	bhi.w	801982c <tcp_process+0x7a0>
 80191be:	a201      	add	r2, pc, #4	@ (adr r2, 80191c4 <tcp_process+0x138>)
 80191c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80191c4:	080191e5 	.word	0x080191e5
 80191c8:	08019415 	.word	0x08019415
 80191cc:	0801958d 	.word	0x0801958d
 80191d0:	080195b7 	.word	0x080195b7
 80191d4:	080196db 	.word	0x080196db
 80191d8:	0801958d 	.word	0x0801958d
 80191dc:	08019767 	.word	0x08019767
 80191e0:	080197f7 	.word	0x080197f7
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 80191e4:	4b4f      	ldr	r3, [pc, #316]	@ (8019324 <tcp_process+0x298>)
 80191e6:	781b      	ldrb	r3, [r3, #0]
 80191e8:	f003 0310 	and.w	r3, r3, #16
 80191ec:	2b00      	cmp	r3, #0
 80191ee:	f000 80e4 	beq.w	80193ba <tcp_process+0x32e>
 80191f2:	4b4c      	ldr	r3, [pc, #304]	@ (8019324 <tcp_process+0x298>)
 80191f4:	781b      	ldrb	r3, [r3, #0]
 80191f6:	f003 0302 	and.w	r3, r3, #2
 80191fa:	2b00      	cmp	r3, #0
 80191fc:	f000 80dd 	beq.w	80193ba <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8019200:	687b      	ldr	r3, [r7, #4]
 8019202:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8019204:	1c5a      	adds	r2, r3, #1
 8019206:	4b48      	ldr	r3, [pc, #288]	@ (8019328 <tcp_process+0x29c>)
 8019208:	681b      	ldr	r3, [r3, #0]
 801920a:	429a      	cmp	r2, r3
 801920c:	f040 80d5 	bne.w	80193ba <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8019210:	4b46      	ldr	r3, [pc, #280]	@ (801932c <tcp_process+0x2a0>)
 8019212:	681b      	ldr	r3, [r3, #0]
 8019214:	1c5a      	adds	r2, r3, #1
 8019216:	687b      	ldr	r3, [r7, #4]
 8019218:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 801921a:	687b      	ldr	r3, [r7, #4]
 801921c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801921e:	687b      	ldr	r3, [r7, #4]
 8019220:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 8019222:	4b41      	ldr	r3, [pc, #260]	@ (8019328 <tcp_process+0x29c>)
 8019224:	681a      	ldr	r2, [r3, #0]
 8019226:	687b      	ldr	r3, [r7, #4]
 8019228:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 801922a:	4b44      	ldr	r3, [pc, #272]	@ (801933c <tcp_process+0x2b0>)
 801922c:	681b      	ldr	r3, [r3, #0]
 801922e:	89db      	ldrh	r3, [r3, #14]
 8019230:	b29a      	uxth	r2, r3
 8019232:	687b      	ldr	r3, [r7, #4]
 8019234:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8019238:	687b      	ldr	r3, [r7, #4]
 801923a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 801923e:	687b      	ldr	r3, [r7, #4]
 8019240:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8019244:	4b39      	ldr	r3, [pc, #228]	@ (801932c <tcp_process+0x2a0>)
 8019246:	681b      	ldr	r3, [r3, #0]
 8019248:	1e5a      	subs	r2, r3, #1
 801924a:	687b      	ldr	r3, [r7, #4]
 801924c:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 801924e:	687b      	ldr	r3, [r7, #4]
 8019250:	2204      	movs	r2, #4
 8019252:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8019254:	687b      	ldr	r3, [r7, #4]
 8019256:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8019258:	687b      	ldr	r3, [r7, #4]
 801925a:	3304      	adds	r3, #4
 801925c:	4618      	mov	r0, r3
 801925e:	f004 fda9 	bl	801ddb4 <ip4_route>
 8019262:	4601      	mov	r1, r0
 8019264:	687b      	ldr	r3, [r7, #4]
 8019266:	3304      	adds	r3, #4
 8019268:	461a      	mov	r2, r3
 801926a:	4620      	mov	r0, r4
 801926c:	f7ff f88c 	bl	8018388 <tcp_eff_send_mss_netif>
 8019270:	4603      	mov	r3, r0
 8019272:	461a      	mov	r2, r3
 8019274:	687b      	ldr	r3, [r7, #4]
 8019276:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8019278:	687b      	ldr	r3, [r7, #4]
 801927a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801927c:	009a      	lsls	r2, r3, #2
 801927e:	687b      	ldr	r3, [r7, #4]
 8019280:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019282:	005b      	lsls	r3, r3, #1
 8019284:	f241 111c 	movw	r1, #4380	@ 0x111c
 8019288:	428b      	cmp	r3, r1
 801928a:	bf38      	it	cc
 801928c:	460b      	movcc	r3, r1
 801928e:	429a      	cmp	r2, r3
 8019290:	d204      	bcs.n	801929c <tcp_process+0x210>
 8019292:	687b      	ldr	r3, [r7, #4]
 8019294:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019296:	009b      	lsls	r3, r3, #2
 8019298:	b29b      	uxth	r3, r3
 801929a:	e00d      	b.n	80192b8 <tcp_process+0x22c>
 801929c:	687b      	ldr	r3, [r7, #4]
 801929e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80192a0:	005b      	lsls	r3, r3, #1
 80192a2:	f241 121c 	movw	r2, #4380	@ 0x111c
 80192a6:	4293      	cmp	r3, r2
 80192a8:	d904      	bls.n	80192b4 <tcp_process+0x228>
 80192aa:	687b      	ldr	r3, [r7, #4]
 80192ac:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80192ae:	005b      	lsls	r3, r3, #1
 80192b0:	b29b      	uxth	r3, r3
 80192b2:	e001      	b.n	80192b8 <tcp_process+0x22c>
 80192b4:	f241 131c 	movw	r3, #4380	@ 0x111c
 80192b8:	687a      	ldr	r2, [r7, #4]
 80192ba:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 80192be:	687b      	ldr	r3, [r7, #4]
 80192c0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80192c4:	2b00      	cmp	r3, #0
 80192c6:	d106      	bne.n	80192d6 <tcp_process+0x24a>
 80192c8:	4b13      	ldr	r3, [pc, #76]	@ (8019318 <tcp_process+0x28c>)
 80192ca:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 80192ce:	491c      	ldr	r1, [pc, #112]	@ (8019340 <tcp_process+0x2b4>)
 80192d0:	4813      	ldr	r0, [pc, #76]	@ (8019320 <tcp_process+0x294>)
 80192d2:	f006 fa0b 	bl	801f6ec <iprintf>
        --pcb->snd_queuelen;
 80192d6:	687b      	ldr	r3, [r7, #4]
 80192d8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80192dc:	3b01      	subs	r3, #1
 80192de:	b29a      	uxth	r2, r3
 80192e0:	687b      	ldr	r3, [r7, #4]
 80192e2:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 80192e6:	687b      	ldr	r3, [r7, #4]
 80192e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80192ea:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 80192ec:	69fb      	ldr	r3, [r7, #28]
 80192ee:	2b00      	cmp	r3, #0
 80192f0:	d12a      	bne.n	8019348 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 80192f2:	687b      	ldr	r3, [r7, #4]
 80192f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80192f6:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 80192f8:	69fb      	ldr	r3, [r7, #28]
 80192fa:	2b00      	cmp	r3, #0
 80192fc:	d106      	bne.n	801930c <tcp_process+0x280>
 80192fe:	4b06      	ldr	r3, [pc, #24]	@ (8019318 <tcp_process+0x28c>)
 8019300:	f44f 725d 	mov.w	r2, #884	@ 0x374
 8019304:	490f      	ldr	r1, [pc, #60]	@ (8019344 <tcp_process+0x2b8>)
 8019306:	4806      	ldr	r0, [pc, #24]	@ (8019320 <tcp_process+0x294>)
 8019308:	f006 f9f0 	bl	801f6ec <iprintf>
          pcb->unsent = rseg->next;
 801930c:	69fb      	ldr	r3, [r7, #28]
 801930e:	681a      	ldr	r2, [r3, #0]
 8019310:	687b      	ldr	r3, [r7, #4]
 8019312:	66da      	str	r2, [r3, #108]	@ 0x6c
 8019314:	e01c      	b.n	8019350 <tcp_process+0x2c4>
 8019316:	bf00      	nop
 8019318:	08021af8 	.word	0x08021af8
 801931c:	08021d30 	.word	0x08021d30
 8019320:	08021b44 	.word	0x08021b44
 8019324:	2401451c 	.word	0x2401451c
 8019328:	24014514 	.word	0x24014514
 801932c:	24014510 	.word	0x24014510
 8019330:	08021d4c 	.word	0x08021d4c
 8019334:	2401451d 	.word	0x2401451d
 8019338:	240144d8 	.word	0x240144d8
 801933c:	24014500 	.word	0x24014500
 8019340:	08021d6c 	.word	0x08021d6c
 8019344:	08021d84 	.word	0x08021d84
        } else {
          pcb->unacked = rseg->next;
 8019348:	69fb      	ldr	r3, [r7, #28]
 801934a:	681a      	ldr	r2, [r3, #0]
 801934c:	687b      	ldr	r3, [r7, #4]
 801934e:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 8019350:	69f8      	ldr	r0, [r7, #28]
 8019352:	f7fe fd22 	bl	8017d9a <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8019356:	687b      	ldr	r3, [r7, #4]
 8019358:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801935a:	2b00      	cmp	r3, #0
 801935c:	d104      	bne.n	8019368 <tcp_process+0x2dc>
          pcb->rtime = -1;
 801935e:	687b      	ldr	r3, [r7, #4]
 8019360:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8019364:	861a      	strh	r2, [r3, #48]	@ 0x30
 8019366:	e006      	b.n	8019376 <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 8019368:	687b      	ldr	r3, [r7, #4]
 801936a:	2200      	movs	r2, #0
 801936c:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 801936e:	687b      	ldr	r3, [r7, #4]
 8019370:	2200      	movs	r2, #0
 8019372:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8019376:	687b      	ldr	r3, [r7, #4]
 8019378:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801937c:	2b00      	cmp	r3, #0
 801937e:	d00a      	beq.n	8019396 <tcp_process+0x30a>
 8019380:	687b      	ldr	r3, [r7, #4]
 8019382:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8019386:	687a      	ldr	r2, [r7, #4]
 8019388:	6910      	ldr	r0, [r2, #16]
 801938a:	2200      	movs	r2, #0
 801938c:	6879      	ldr	r1, [r7, #4]
 801938e:	4798      	blx	r3
 8019390:	4603      	mov	r3, r0
 8019392:	76bb      	strb	r3, [r7, #26]
 8019394:	e001      	b.n	801939a <tcp_process+0x30e>
 8019396:	2300      	movs	r3, #0
 8019398:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 801939a:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801939e:	f113 0f0d 	cmn.w	r3, #13
 80193a2:	d102      	bne.n	80193aa <tcp_process+0x31e>
          return ERR_ABRT;
 80193a4:	f06f 030c 	mvn.w	r3, #12
 80193a8:	e250      	b.n	801984c <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 80193aa:	687b      	ldr	r3, [r7, #4]
 80193ac:	8b5b      	ldrh	r3, [r3, #26]
 80193ae:	f043 0302 	orr.w	r3, r3, #2
 80193b2:	b29a      	uxth	r2, r3
 80193b4:	687b      	ldr	r3, [r7, #4]
 80193b6:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 80193b8:	e23a      	b.n	8019830 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 80193ba:	4b98      	ldr	r3, [pc, #608]	@ (801961c <tcp_process+0x590>)
 80193bc:	781b      	ldrb	r3, [r3, #0]
 80193be:	f003 0310 	and.w	r3, r3, #16
 80193c2:	2b00      	cmp	r3, #0
 80193c4:	f000 8234 	beq.w	8019830 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80193c8:	4b95      	ldr	r3, [pc, #596]	@ (8019620 <tcp_process+0x594>)
 80193ca:	6819      	ldr	r1, [r3, #0]
 80193cc:	4b95      	ldr	r3, [pc, #596]	@ (8019624 <tcp_process+0x598>)
 80193ce:	881b      	ldrh	r3, [r3, #0]
 80193d0:	461a      	mov	r2, r3
 80193d2:	4b95      	ldr	r3, [pc, #596]	@ (8019628 <tcp_process+0x59c>)
 80193d4:	681b      	ldr	r3, [r3, #0]
 80193d6:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80193d8:	4b94      	ldr	r3, [pc, #592]	@ (801962c <tcp_process+0x5a0>)
 80193da:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80193dc:	885b      	ldrh	r3, [r3, #2]
 80193de:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80193e0:	4a92      	ldr	r2, [pc, #584]	@ (801962c <tcp_process+0x5a0>)
 80193e2:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80193e4:	8812      	ldrh	r2, [r2, #0]
 80193e6:	b292      	uxth	r2, r2
 80193e8:	9202      	str	r2, [sp, #8]
 80193ea:	9301      	str	r3, [sp, #4]
 80193ec:	4b90      	ldr	r3, [pc, #576]	@ (8019630 <tcp_process+0x5a4>)
 80193ee:	9300      	str	r3, [sp, #0]
 80193f0:	4b90      	ldr	r3, [pc, #576]	@ (8019634 <tcp_process+0x5a8>)
 80193f2:	4602      	mov	r2, r0
 80193f4:	6878      	ldr	r0, [r7, #4]
 80193f6:	f002 fc7f 	bl	801bcf8 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 80193fa:	687b      	ldr	r3, [r7, #4]
 80193fc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8019400:	2b05      	cmp	r3, #5
 8019402:	f200 8215 	bhi.w	8019830 <tcp_process+0x7a4>
          pcb->rtime = 0;
 8019406:	687b      	ldr	r3, [r7, #4]
 8019408:	2200      	movs	r2, #0
 801940a:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 801940c:	6878      	ldr	r0, [r7, #4]
 801940e:	f002 fa4b 	bl	801b8a8 <tcp_rexmit_rto>
      break;
 8019412:	e20d      	b.n	8019830 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8019414:	4b81      	ldr	r3, [pc, #516]	@ (801961c <tcp_process+0x590>)
 8019416:	781b      	ldrb	r3, [r3, #0]
 8019418:	f003 0310 	and.w	r3, r3, #16
 801941c:	2b00      	cmp	r3, #0
 801941e:	f000 80a1 	beq.w	8019564 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8019422:	4b7f      	ldr	r3, [pc, #508]	@ (8019620 <tcp_process+0x594>)
 8019424:	681a      	ldr	r2, [r3, #0]
 8019426:	687b      	ldr	r3, [r7, #4]
 8019428:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801942a:	1ad3      	subs	r3, r2, r3
 801942c:	3b01      	subs	r3, #1
 801942e:	2b00      	cmp	r3, #0
 8019430:	db7e      	blt.n	8019530 <tcp_process+0x4a4>
 8019432:	4b7b      	ldr	r3, [pc, #492]	@ (8019620 <tcp_process+0x594>)
 8019434:	681a      	ldr	r2, [r3, #0]
 8019436:	687b      	ldr	r3, [r7, #4]
 8019438:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801943a:	1ad3      	subs	r3, r2, r3
 801943c:	2b00      	cmp	r3, #0
 801943e:	dc77      	bgt.n	8019530 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8019440:	687b      	ldr	r3, [r7, #4]
 8019442:	2204      	movs	r2, #4
 8019444:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 8019446:	687b      	ldr	r3, [r7, #4]
 8019448:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801944a:	2b00      	cmp	r3, #0
 801944c:	d102      	bne.n	8019454 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 801944e:	23fa      	movs	r3, #250	@ 0xfa
 8019450:	76bb      	strb	r3, [r7, #26]
 8019452:	e01d      	b.n	8019490 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8019454:	687b      	ldr	r3, [r7, #4]
 8019456:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8019458:	699b      	ldr	r3, [r3, #24]
 801945a:	2b00      	cmp	r3, #0
 801945c:	d106      	bne.n	801946c <tcp_process+0x3e0>
 801945e:	4b76      	ldr	r3, [pc, #472]	@ (8019638 <tcp_process+0x5ac>)
 8019460:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 8019464:	4975      	ldr	r1, [pc, #468]	@ (801963c <tcp_process+0x5b0>)
 8019466:	4876      	ldr	r0, [pc, #472]	@ (8019640 <tcp_process+0x5b4>)
 8019468:	f006 f940 	bl	801f6ec <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 801946c:	687b      	ldr	r3, [r7, #4]
 801946e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8019470:	699b      	ldr	r3, [r3, #24]
 8019472:	2b00      	cmp	r3, #0
 8019474:	d00a      	beq.n	801948c <tcp_process+0x400>
 8019476:	687b      	ldr	r3, [r7, #4]
 8019478:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801947a:	699b      	ldr	r3, [r3, #24]
 801947c:	687a      	ldr	r2, [r7, #4]
 801947e:	6910      	ldr	r0, [r2, #16]
 8019480:	2200      	movs	r2, #0
 8019482:	6879      	ldr	r1, [r7, #4]
 8019484:	4798      	blx	r3
 8019486:	4603      	mov	r3, r0
 8019488:	76bb      	strb	r3, [r7, #26]
 801948a:	e001      	b.n	8019490 <tcp_process+0x404>
 801948c:	23f0      	movs	r3, #240	@ 0xf0
 801948e:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8019490:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8019494:	2b00      	cmp	r3, #0
 8019496:	d00a      	beq.n	80194ae <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8019498:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801949c:	f113 0f0d 	cmn.w	r3, #13
 80194a0:	d002      	beq.n	80194a8 <tcp_process+0x41c>
              tcp_abort(pcb);
 80194a2:	6878      	ldr	r0, [r7, #4]
 80194a4:	f7fd ff8c 	bl	80173c0 <tcp_abort>
            }
            return ERR_ABRT;
 80194a8:	f06f 030c 	mvn.w	r3, #12
 80194ac:	e1ce      	b.n	801984c <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 80194ae:	6878      	ldr	r0, [r7, #4]
 80194b0:	f000 fae0 	bl	8019a74 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 80194b4:	4b63      	ldr	r3, [pc, #396]	@ (8019644 <tcp_process+0x5b8>)
 80194b6:	881b      	ldrh	r3, [r3, #0]
 80194b8:	2b00      	cmp	r3, #0
 80194ba:	d005      	beq.n	80194c8 <tcp_process+0x43c>
            recv_acked--;
 80194bc:	4b61      	ldr	r3, [pc, #388]	@ (8019644 <tcp_process+0x5b8>)
 80194be:	881b      	ldrh	r3, [r3, #0]
 80194c0:	3b01      	subs	r3, #1
 80194c2:	b29a      	uxth	r2, r3
 80194c4:	4b5f      	ldr	r3, [pc, #380]	@ (8019644 <tcp_process+0x5b8>)
 80194c6:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80194c8:	687b      	ldr	r3, [r7, #4]
 80194ca:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80194cc:	009a      	lsls	r2, r3, #2
 80194ce:	687b      	ldr	r3, [r7, #4]
 80194d0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80194d2:	005b      	lsls	r3, r3, #1
 80194d4:	f241 111c 	movw	r1, #4380	@ 0x111c
 80194d8:	428b      	cmp	r3, r1
 80194da:	bf38      	it	cc
 80194dc:	460b      	movcc	r3, r1
 80194de:	429a      	cmp	r2, r3
 80194e0:	d204      	bcs.n	80194ec <tcp_process+0x460>
 80194e2:	687b      	ldr	r3, [r7, #4]
 80194e4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80194e6:	009b      	lsls	r3, r3, #2
 80194e8:	b29b      	uxth	r3, r3
 80194ea:	e00d      	b.n	8019508 <tcp_process+0x47c>
 80194ec:	687b      	ldr	r3, [r7, #4]
 80194ee:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80194f0:	005b      	lsls	r3, r3, #1
 80194f2:	f241 121c 	movw	r2, #4380	@ 0x111c
 80194f6:	4293      	cmp	r3, r2
 80194f8:	d904      	bls.n	8019504 <tcp_process+0x478>
 80194fa:	687b      	ldr	r3, [r7, #4]
 80194fc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80194fe:	005b      	lsls	r3, r3, #1
 8019500:	b29b      	uxth	r3, r3
 8019502:	e001      	b.n	8019508 <tcp_process+0x47c>
 8019504:	f241 131c 	movw	r3, #4380	@ 0x111c
 8019508:	687a      	ldr	r2, [r7, #4]
 801950a:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 801950e:	4b4e      	ldr	r3, [pc, #312]	@ (8019648 <tcp_process+0x5bc>)
 8019510:	781b      	ldrb	r3, [r3, #0]
 8019512:	f003 0320 	and.w	r3, r3, #32
 8019516:	2b00      	cmp	r3, #0
 8019518:	d037      	beq.n	801958a <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 801951a:	687b      	ldr	r3, [r7, #4]
 801951c:	8b5b      	ldrh	r3, [r3, #26]
 801951e:	f043 0302 	orr.w	r3, r3, #2
 8019522:	b29a      	uxth	r2, r3
 8019524:	687b      	ldr	r3, [r7, #4]
 8019526:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8019528:	687b      	ldr	r3, [r7, #4]
 801952a:	2207      	movs	r2, #7
 801952c:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 801952e:	e02c      	b.n	801958a <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019530:	4b3b      	ldr	r3, [pc, #236]	@ (8019620 <tcp_process+0x594>)
 8019532:	6819      	ldr	r1, [r3, #0]
 8019534:	4b3b      	ldr	r3, [pc, #236]	@ (8019624 <tcp_process+0x598>)
 8019536:	881b      	ldrh	r3, [r3, #0]
 8019538:	461a      	mov	r2, r3
 801953a:	4b3b      	ldr	r3, [pc, #236]	@ (8019628 <tcp_process+0x59c>)
 801953c:	681b      	ldr	r3, [r3, #0]
 801953e:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8019540:	4b3a      	ldr	r3, [pc, #232]	@ (801962c <tcp_process+0x5a0>)
 8019542:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019544:	885b      	ldrh	r3, [r3, #2]
 8019546:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8019548:	4a38      	ldr	r2, [pc, #224]	@ (801962c <tcp_process+0x5a0>)
 801954a:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801954c:	8812      	ldrh	r2, [r2, #0]
 801954e:	b292      	uxth	r2, r2
 8019550:	9202      	str	r2, [sp, #8]
 8019552:	9301      	str	r3, [sp, #4]
 8019554:	4b36      	ldr	r3, [pc, #216]	@ (8019630 <tcp_process+0x5a4>)
 8019556:	9300      	str	r3, [sp, #0]
 8019558:	4b36      	ldr	r3, [pc, #216]	@ (8019634 <tcp_process+0x5a8>)
 801955a:	4602      	mov	r2, r0
 801955c:	6878      	ldr	r0, [r7, #4]
 801955e:	f002 fbcb 	bl	801bcf8 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 8019562:	e167      	b.n	8019834 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8019564:	4b2d      	ldr	r3, [pc, #180]	@ (801961c <tcp_process+0x590>)
 8019566:	781b      	ldrb	r3, [r3, #0]
 8019568:	f003 0302 	and.w	r3, r3, #2
 801956c:	2b00      	cmp	r3, #0
 801956e:	f000 8161 	beq.w	8019834 <tcp_process+0x7a8>
 8019572:	687b      	ldr	r3, [r7, #4]
 8019574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019576:	1e5a      	subs	r2, r3, #1
 8019578:	4b2b      	ldr	r3, [pc, #172]	@ (8019628 <tcp_process+0x59c>)
 801957a:	681b      	ldr	r3, [r3, #0]
 801957c:	429a      	cmp	r2, r3
 801957e:	f040 8159 	bne.w	8019834 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 8019582:	6878      	ldr	r0, [r7, #4]
 8019584:	f002 f9b2 	bl	801b8ec <tcp_rexmit>
      break;
 8019588:	e154      	b.n	8019834 <tcp_process+0x7a8>
 801958a:	e153      	b.n	8019834 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 801958c:	6878      	ldr	r0, [r7, #4]
 801958e:	f000 fa71 	bl	8019a74 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8019592:	4b2d      	ldr	r3, [pc, #180]	@ (8019648 <tcp_process+0x5bc>)
 8019594:	781b      	ldrb	r3, [r3, #0]
 8019596:	f003 0320 	and.w	r3, r3, #32
 801959a:	2b00      	cmp	r3, #0
 801959c:	f000 814c 	beq.w	8019838 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 80195a0:	687b      	ldr	r3, [r7, #4]
 80195a2:	8b5b      	ldrh	r3, [r3, #26]
 80195a4:	f043 0302 	orr.w	r3, r3, #2
 80195a8:	b29a      	uxth	r2, r3
 80195aa:	687b      	ldr	r3, [r7, #4]
 80195ac:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 80195ae:	687b      	ldr	r3, [r7, #4]
 80195b0:	2207      	movs	r2, #7
 80195b2:	751a      	strb	r2, [r3, #20]
      }
      break;
 80195b4:	e140      	b.n	8019838 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 80195b6:	6878      	ldr	r0, [r7, #4]
 80195b8:	f000 fa5c 	bl	8019a74 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 80195bc:	4b22      	ldr	r3, [pc, #136]	@ (8019648 <tcp_process+0x5bc>)
 80195be:	781b      	ldrb	r3, [r3, #0]
 80195c0:	f003 0320 	and.w	r3, r3, #32
 80195c4:	2b00      	cmp	r3, #0
 80195c6:	d071      	beq.n	80196ac <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80195c8:	4b14      	ldr	r3, [pc, #80]	@ (801961c <tcp_process+0x590>)
 80195ca:	781b      	ldrb	r3, [r3, #0]
 80195cc:	f003 0310 	and.w	r3, r3, #16
 80195d0:	2b00      	cmp	r3, #0
 80195d2:	d060      	beq.n	8019696 <tcp_process+0x60a>
 80195d4:	687b      	ldr	r3, [r7, #4]
 80195d6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80195d8:	4b11      	ldr	r3, [pc, #68]	@ (8019620 <tcp_process+0x594>)
 80195da:	681b      	ldr	r3, [r3, #0]
 80195dc:	429a      	cmp	r2, r3
 80195de:	d15a      	bne.n	8019696 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 80195e0:	687b      	ldr	r3, [r7, #4]
 80195e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80195e4:	2b00      	cmp	r3, #0
 80195e6:	d156      	bne.n	8019696 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 80195e8:	687b      	ldr	r3, [r7, #4]
 80195ea:	8b5b      	ldrh	r3, [r3, #26]
 80195ec:	f043 0302 	orr.w	r3, r3, #2
 80195f0:	b29a      	uxth	r2, r3
 80195f2:	687b      	ldr	r3, [r7, #4]
 80195f4:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 80195f6:	6878      	ldr	r0, [r7, #4]
 80195f8:	f7fe fdbc 	bl	8018174 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 80195fc:	4b13      	ldr	r3, [pc, #76]	@ (801964c <tcp_process+0x5c0>)
 80195fe:	681b      	ldr	r3, [r3, #0]
 8019600:	687a      	ldr	r2, [r7, #4]
 8019602:	429a      	cmp	r2, r3
 8019604:	d105      	bne.n	8019612 <tcp_process+0x586>
 8019606:	4b11      	ldr	r3, [pc, #68]	@ (801964c <tcp_process+0x5c0>)
 8019608:	681b      	ldr	r3, [r3, #0]
 801960a:	68db      	ldr	r3, [r3, #12]
 801960c:	4a0f      	ldr	r2, [pc, #60]	@ (801964c <tcp_process+0x5c0>)
 801960e:	6013      	str	r3, [r2, #0]
 8019610:	e02e      	b.n	8019670 <tcp_process+0x5e4>
 8019612:	4b0e      	ldr	r3, [pc, #56]	@ (801964c <tcp_process+0x5c0>)
 8019614:	681b      	ldr	r3, [r3, #0]
 8019616:	617b      	str	r3, [r7, #20]
 8019618:	e027      	b.n	801966a <tcp_process+0x5de>
 801961a:	bf00      	nop
 801961c:	2401451c 	.word	0x2401451c
 8019620:	24014514 	.word	0x24014514
 8019624:	2401451a 	.word	0x2401451a
 8019628:	24014510 	.word	0x24014510
 801962c:	24014500 	.word	0x24014500
 8019630:	240113f8 	.word	0x240113f8
 8019634:	240113fc 	.word	0x240113fc
 8019638:	08021af8 	.word	0x08021af8
 801963c:	08021d98 	.word	0x08021d98
 8019640:	08021b44 	.word	0x08021b44
 8019644:	24014518 	.word	0x24014518
 8019648:	2401451d 	.word	0x2401451d
 801964c:	240144e4 	.word	0x240144e4
 8019650:	697b      	ldr	r3, [r7, #20]
 8019652:	68db      	ldr	r3, [r3, #12]
 8019654:	687a      	ldr	r2, [r7, #4]
 8019656:	429a      	cmp	r2, r3
 8019658:	d104      	bne.n	8019664 <tcp_process+0x5d8>
 801965a:	687b      	ldr	r3, [r7, #4]
 801965c:	68da      	ldr	r2, [r3, #12]
 801965e:	697b      	ldr	r3, [r7, #20]
 8019660:	60da      	str	r2, [r3, #12]
 8019662:	e005      	b.n	8019670 <tcp_process+0x5e4>
 8019664:	697b      	ldr	r3, [r7, #20]
 8019666:	68db      	ldr	r3, [r3, #12]
 8019668:	617b      	str	r3, [r7, #20]
 801966a:	697b      	ldr	r3, [r7, #20]
 801966c:	2b00      	cmp	r3, #0
 801966e:	d1ef      	bne.n	8019650 <tcp_process+0x5c4>
 8019670:	687b      	ldr	r3, [r7, #4]
 8019672:	2200      	movs	r2, #0
 8019674:	60da      	str	r2, [r3, #12]
 8019676:	4b77      	ldr	r3, [pc, #476]	@ (8019854 <tcp_process+0x7c8>)
 8019678:	2201      	movs	r2, #1
 801967a:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 801967c:	687b      	ldr	r3, [r7, #4]
 801967e:	220a      	movs	r2, #10
 8019680:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8019682:	4b75      	ldr	r3, [pc, #468]	@ (8019858 <tcp_process+0x7cc>)
 8019684:	681a      	ldr	r2, [r3, #0]
 8019686:	687b      	ldr	r3, [r7, #4]
 8019688:	60da      	str	r2, [r3, #12]
 801968a:	4a73      	ldr	r2, [pc, #460]	@ (8019858 <tcp_process+0x7cc>)
 801968c:	687b      	ldr	r3, [r7, #4]
 801968e:	6013      	str	r3, [r2, #0]
 8019690:	f002 fcf4 	bl	801c07c <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8019694:	e0d2      	b.n	801983c <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8019696:	687b      	ldr	r3, [r7, #4]
 8019698:	8b5b      	ldrh	r3, [r3, #26]
 801969a:	f043 0302 	orr.w	r3, r3, #2
 801969e:	b29a      	uxth	r2, r3
 80196a0:	687b      	ldr	r3, [r7, #4]
 80196a2:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 80196a4:	687b      	ldr	r3, [r7, #4]
 80196a6:	2208      	movs	r2, #8
 80196a8:	751a      	strb	r2, [r3, #20]
      break;
 80196aa:	e0c7      	b.n	801983c <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80196ac:	4b6b      	ldr	r3, [pc, #428]	@ (801985c <tcp_process+0x7d0>)
 80196ae:	781b      	ldrb	r3, [r3, #0]
 80196b0:	f003 0310 	and.w	r3, r3, #16
 80196b4:	2b00      	cmp	r3, #0
 80196b6:	f000 80c1 	beq.w	801983c <tcp_process+0x7b0>
 80196ba:	687b      	ldr	r3, [r7, #4]
 80196bc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80196be:	4b68      	ldr	r3, [pc, #416]	@ (8019860 <tcp_process+0x7d4>)
 80196c0:	681b      	ldr	r3, [r3, #0]
 80196c2:	429a      	cmp	r2, r3
 80196c4:	f040 80ba 	bne.w	801983c <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 80196c8:	687b      	ldr	r3, [r7, #4]
 80196ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80196cc:	2b00      	cmp	r3, #0
 80196ce:	f040 80b5 	bne.w	801983c <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 80196d2:	687b      	ldr	r3, [r7, #4]
 80196d4:	2206      	movs	r2, #6
 80196d6:	751a      	strb	r2, [r3, #20]
      break;
 80196d8:	e0b0      	b.n	801983c <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 80196da:	6878      	ldr	r0, [r7, #4]
 80196dc:	f000 f9ca 	bl	8019a74 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 80196e0:	4b60      	ldr	r3, [pc, #384]	@ (8019864 <tcp_process+0x7d8>)
 80196e2:	781b      	ldrb	r3, [r3, #0]
 80196e4:	f003 0320 	and.w	r3, r3, #32
 80196e8:	2b00      	cmp	r3, #0
 80196ea:	f000 80a9 	beq.w	8019840 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 80196ee:	687b      	ldr	r3, [r7, #4]
 80196f0:	8b5b      	ldrh	r3, [r3, #26]
 80196f2:	f043 0302 	orr.w	r3, r3, #2
 80196f6:	b29a      	uxth	r2, r3
 80196f8:	687b      	ldr	r3, [r7, #4]
 80196fa:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 80196fc:	6878      	ldr	r0, [r7, #4]
 80196fe:	f7fe fd39 	bl	8018174 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8019702:	4b59      	ldr	r3, [pc, #356]	@ (8019868 <tcp_process+0x7dc>)
 8019704:	681b      	ldr	r3, [r3, #0]
 8019706:	687a      	ldr	r2, [r7, #4]
 8019708:	429a      	cmp	r2, r3
 801970a:	d105      	bne.n	8019718 <tcp_process+0x68c>
 801970c:	4b56      	ldr	r3, [pc, #344]	@ (8019868 <tcp_process+0x7dc>)
 801970e:	681b      	ldr	r3, [r3, #0]
 8019710:	68db      	ldr	r3, [r3, #12]
 8019712:	4a55      	ldr	r2, [pc, #340]	@ (8019868 <tcp_process+0x7dc>)
 8019714:	6013      	str	r3, [r2, #0]
 8019716:	e013      	b.n	8019740 <tcp_process+0x6b4>
 8019718:	4b53      	ldr	r3, [pc, #332]	@ (8019868 <tcp_process+0x7dc>)
 801971a:	681b      	ldr	r3, [r3, #0]
 801971c:	613b      	str	r3, [r7, #16]
 801971e:	e00c      	b.n	801973a <tcp_process+0x6ae>
 8019720:	693b      	ldr	r3, [r7, #16]
 8019722:	68db      	ldr	r3, [r3, #12]
 8019724:	687a      	ldr	r2, [r7, #4]
 8019726:	429a      	cmp	r2, r3
 8019728:	d104      	bne.n	8019734 <tcp_process+0x6a8>
 801972a:	687b      	ldr	r3, [r7, #4]
 801972c:	68da      	ldr	r2, [r3, #12]
 801972e:	693b      	ldr	r3, [r7, #16]
 8019730:	60da      	str	r2, [r3, #12]
 8019732:	e005      	b.n	8019740 <tcp_process+0x6b4>
 8019734:	693b      	ldr	r3, [r7, #16]
 8019736:	68db      	ldr	r3, [r3, #12]
 8019738:	613b      	str	r3, [r7, #16]
 801973a:	693b      	ldr	r3, [r7, #16]
 801973c:	2b00      	cmp	r3, #0
 801973e:	d1ef      	bne.n	8019720 <tcp_process+0x694>
 8019740:	687b      	ldr	r3, [r7, #4]
 8019742:	2200      	movs	r2, #0
 8019744:	60da      	str	r2, [r3, #12]
 8019746:	4b43      	ldr	r3, [pc, #268]	@ (8019854 <tcp_process+0x7c8>)
 8019748:	2201      	movs	r2, #1
 801974a:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 801974c:	687b      	ldr	r3, [r7, #4]
 801974e:	220a      	movs	r2, #10
 8019750:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8019752:	4b41      	ldr	r3, [pc, #260]	@ (8019858 <tcp_process+0x7cc>)
 8019754:	681a      	ldr	r2, [r3, #0]
 8019756:	687b      	ldr	r3, [r7, #4]
 8019758:	60da      	str	r2, [r3, #12]
 801975a:	4a3f      	ldr	r2, [pc, #252]	@ (8019858 <tcp_process+0x7cc>)
 801975c:	687b      	ldr	r3, [r7, #4]
 801975e:	6013      	str	r3, [r2, #0]
 8019760:	f002 fc8c 	bl	801c07c <tcp_timer_needed>
      }
      break;
 8019764:	e06c      	b.n	8019840 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 8019766:	6878      	ldr	r0, [r7, #4]
 8019768:	f000 f984 	bl	8019a74 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801976c:	4b3b      	ldr	r3, [pc, #236]	@ (801985c <tcp_process+0x7d0>)
 801976e:	781b      	ldrb	r3, [r3, #0]
 8019770:	f003 0310 	and.w	r3, r3, #16
 8019774:	2b00      	cmp	r3, #0
 8019776:	d065      	beq.n	8019844 <tcp_process+0x7b8>
 8019778:	687b      	ldr	r3, [r7, #4]
 801977a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801977c:	4b38      	ldr	r3, [pc, #224]	@ (8019860 <tcp_process+0x7d4>)
 801977e:	681b      	ldr	r3, [r3, #0]
 8019780:	429a      	cmp	r2, r3
 8019782:	d15f      	bne.n	8019844 <tcp_process+0x7b8>
 8019784:	687b      	ldr	r3, [r7, #4]
 8019786:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019788:	2b00      	cmp	r3, #0
 801978a:	d15b      	bne.n	8019844 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 801978c:	6878      	ldr	r0, [r7, #4]
 801978e:	f7fe fcf1 	bl	8018174 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8019792:	4b35      	ldr	r3, [pc, #212]	@ (8019868 <tcp_process+0x7dc>)
 8019794:	681b      	ldr	r3, [r3, #0]
 8019796:	687a      	ldr	r2, [r7, #4]
 8019798:	429a      	cmp	r2, r3
 801979a:	d105      	bne.n	80197a8 <tcp_process+0x71c>
 801979c:	4b32      	ldr	r3, [pc, #200]	@ (8019868 <tcp_process+0x7dc>)
 801979e:	681b      	ldr	r3, [r3, #0]
 80197a0:	68db      	ldr	r3, [r3, #12]
 80197a2:	4a31      	ldr	r2, [pc, #196]	@ (8019868 <tcp_process+0x7dc>)
 80197a4:	6013      	str	r3, [r2, #0]
 80197a6:	e013      	b.n	80197d0 <tcp_process+0x744>
 80197a8:	4b2f      	ldr	r3, [pc, #188]	@ (8019868 <tcp_process+0x7dc>)
 80197aa:	681b      	ldr	r3, [r3, #0]
 80197ac:	60fb      	str	r3, [r7, #12]
 80197ae:	e00c      	b.n	80197ca <tcp_process+0x73e>
 80197b0:	68fb      	ldr	r3, [r7, #12]
 80197b2:	68db      	ldr	r3, [r3, #12]
 80197b4:	687a      	ldr	r2, [r7, #4]
 80197b6:	429a      	cmp	r2, r3
 80197b8:	d104      	bne.n	80197c4 <tcp_process+0x738>
 80197ba:	687b      	ldr	r3, [r7, #4]
 80197bc:	68da      	ldr	r2, [r3, #12]
 80197be:	68fb      	ldr	r3, [r7, #12]
 80197c0:	60da      	str	r2, [r3, #12]
 80197c2:	e005      	b.n	80197d0 <tcp_process+0x744>
 80197c4:	68fb      	ldr	r3, [r7, #12]
 80197c6:	68db      	ldr	r3, [r3, #12]
 80197c8:	60fb      	str	r3, [r7, #12]
 80197ca:	68fb      	ldr	r3, [r7, #12]
 80197cc:	2b00      	cmp	r3, #0
 80197ce:	d1ef      	bne.n	80197b0 <tcp_process+0x724>
 80197d0:	687b      	ldr	r3, [r7, #4]
 80197d2:	2200      	movs	r2, #0
 80197d4:	60da      	str	r2, [r3, #12]
 80197d6:	4b1f      	ldr	r3, [pc, #124]	@ (8019854 <tcp_process+0x7c8>)
 80197d8:	2201      	movs	r2, #1
 80197da:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80197dc:	687b      	ldr	r3, [r7, #4]
 80197de:	220a      	movs	r2, #10
 80197e0:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80197e2:	4b1d      	ldr	r3, [pc, #116]	@ (8019858 <tcp_process+0x7cc>)
 80197e4:	681a      	ldr	r2, [r3, #0]
 80197e6:	687b      	ldr	r3, [r7, #4]
 80197e8:	60da      	str	r2, [r3, #12]
 80197ea:	4a1b      	ldr	r2, [pc, #108]	@ (8019858 <tcp_process+0x7cc>)
 80197ec:	687b      	ldr	r3, [r7, #4]
 80197ee:	6013      	str	r3, [r2, #0]
 80197f0:	f002 fc44 	bl	801c07c <tcp_timer_needed>
      }
      break;
 80197f4:	e026      	b.n	8019844 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 80197f6:	6878      	ldr	r0, [r7, #4]
 80197f8:	f000 f93c 	bl	8019a74 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80197fc:	4b17      	ldr	r3, [pc, #92]	@ (801985c <tcp_process+0x7d0>)
 80197fe:	781b      	ldrb	r3, [r3, #0]
 8019800:	f003 0310 	and.w	r3, r3, #16
 8019804:	2b00      	cmp	r3, #0
 8019806:	d01f      	beq.n	8019848 <tcp_process+0x7bc>
 8019808:	687b      	ldr	r3, [r7, #4]
 801980a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801980c:	4b14      	ldr	r3, [pc, #80]	@ (8019860 <tcp_process+0x7d4>)
 801980e:	681b      	ldr	r3, [r3, #0]
 8019810:	429a      	cmp	r2, r3
 8019812:	d119      	bne.n	8019848 <tcp_process+0x7bc>
 8019814:	687b      	ldr	r3, [r7, #4]
 8019816:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019818:	2b00      	cmp	r3, #0
 801981a:	d115      	bne.n	8019848 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 801981c:	4b11      	ldr	r3, [pc, #68]	@ (8019864 <tcp_process+0x7d8>)
 801981e:	781b      	ldrb	r3, [r3, #0]
 8019820:	f043 0310 	orr.w	r3, r3, #16
 8019824:	b2da      	uxtb	r2, r3
 8019826:	4b0f      	ldr	r3, [pc, #60]	@ (8019864 <tcp_process+0x7d8>)
 8019828:	701a      	strb	r2, [r3, #0]
      }
      break;
 801982a:	e00d      	b.n	8019848 <tcp_process+0x7bc>
    default:
      break;
 801982c:	bf00      	nop
 801982e:	e00c      	b.n	801984a <tcp_process+0x7be>
      break;
 8019830:	bf00      	nop
 8019832:	e00a      	b.n	801984a <tcp_process+0x7be>
      break;
 8019834:	bf00      	nop
 8019836:	e008      	b.n	801984a <tcp_process+0x7be>
      break;
 8019838:	bf00      	nop
 801983a:	e006      	b.n	801984a <tcp_process+0x7be>
      break;
 801983c:	bf00      	nop
 801983e:	e004      	b.n	801984a <tcp_process+0x7be>
      break;
 8019840:	bf00      	nop
 8019842:	e002      	b.n	801984a <tcp_process+0x7be>
      break;
 8019844:	bf00      	nop
 8019846:	e000      	b.n	801984a <tcp_process+0x7be>
      break;
 8019848:	bf00      	nop
  }
  return ERR_OK;
 801984a:	2300      	movs	r3, #0
}
 801984c:	4618      	mov	r0, r3
 801984e:	3724      	adds	r7, #36	@ 0x24
 8019850:	46bd      	mov	sp, r7
 8019852:	bd90      	pop	{r4, r7, pc}
 8019854:	240144ec 	.word	0x240144ec
 8019858:	240144e8 	.word	0x240144e8
 801985c:	2401451c 	.word	0x2401451c
 8019860:	24014514 	.word	0x24014514
 8019864:	2401451d 	.word	0x2401451d
 8019868:	240144e4 	.word	0x240144e4

0801986c <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 801986c:	b590      	push	{r4, r7, lr}
 801986e:	b085      	sub	sp, #20
 8019870:	af00      	add	r7, sp, #0
 8019872:	6078      	str	r0, [r7, #4]
 8019874:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8019876:	687b      	ldr	r3, [r7, #4]
 8019878:	2b00      	cmp	r3, #0
 801987a:	d106      	bne.n	801988a <tcp_oos_insert_segment+0x1e>
 801987c:	4b3b      	ldr	r3, [pc, #236]	@ (801996c <tcp_oos_insert_segment+0x100>)
 801987e:	f240 421f 	movw	r2, #1055	@ 0x41f
 8019882:	493b      	ldr	r1, [pc, #236]	@ (8019970 <tcp_oos_insert_segment+0x104>)
 8019884:	483b      	ldr	r0, [pc, #236]	@ (8019974 <tcp_oos_insert_segment+0x108>)
 8019886:	f005 ff31 	bl	801f6ec <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801988a:	687b      	ldr	r3, [r7, #4]
 801988c:	68db      	ldr	r3, [r3, #12]
 801988e:	899b      	ldrh	r3, [r3, #12]
 8019890:	b29b      	uxth	r3, r3
 8019892:	4618      	mov	r0, r3
 8019894:	f7fb ff8a 	bl	80157ac <lwip_htons>
 8019898:	4603      	mov	r3, r0
 801989a:	b2db      	uxtb	r3, r3
 801989c:	f003 0301 	and.w	r3, r3, #1
 80198a0:	2b00      	cmp	r3, #0
 80198a2:	d028      	beq.n	80198f6 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 80198a4:	6838      	ldr	r0, [r7, #0]
 80198a6:	f7fe fa63 	bl	8017d70 <tcp_segs_free>
    next = NULL;
 80198aa:	2300      	movs	r3, #0
 80198ac:	603b      	str	r3, [r7, #0]
 80198ae:	e056      	b.n	801995e <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80198b0:	683b      	ldr	r3, [r7, #0]
 80198b2:	68db      	ldr	r3, [r3, #12]
 80198b4:	899b      	ldrh	r3, [r3, #12]
 80198b6:	b29b      	uxth	r3, r3
 80198b8:	4618      	mov	r0, r3
 80198ba:	f7fb ff77 	bl	80157ac <lwip_htons>
 80198be:	4603      	mov	r3, r0
 80198c0:	b2db      	uxtb	r3, r3
 80198c2:	f003 0301 	and.w	r3, r3, #1
 80198c6:	2b00      	cmp	r3, #0
 80198c8:	d00d      	beq.n	80198e6 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 80198ca:	687b      	ldr	r3, [r7, #4]
 80198cc:	68db      	ldr	r3, [r3, #12]
 80198ce:	899b      	ldrh	r3, [r3, #12]
 80198d0:	b29c      	uxth	r4, r3
 80198d2:	2001      	movs	r0, #1
 80198d4:	f7fb ff6a 	bl	80157ac <lwip_htons>
 80198d8:	4603      	mov	r3, r0
 80198da:	461a      	mov	r2, r3
 80198dc:	687b      	ldr	r3, [r7, #4]
 80198de:	68db      	ldr	r3, [r3, #12]
 80198e0:	4322      	orrs	r2, r4
 80198e2:	b292      	uxth	r2, r2
 80198e4:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 80198e6:	683b      	ldr	r3, [r7, #0]
 80198e8:	60fb      	str	r3, [r7, #12]
      next = next->next;
 80198ea:	683b      	ldr	r3, [r7, #0]
 80198ec:	681b      	ldr	r3, [r3, #0]
 80198ee:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 80198f0:	68f8      	ldr	r0, [r7, #12]
 80198f2:	f7fe fa52 	bl	8017d9a <tcp_seg_free>
    while (next &&
 80198f6:	683b      	ldr	r3, [r7, #0]
 80198f8:	2b00      	cmp	r3, #0
 80198fa:	d00e      	beq.n	801991a <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 80198fc:	687b      	ldr	r3, [r7, #4]
 80198fe:	891b      	ldrh	r3, [r3, #8]
 8019900:	461a      	mov	r2, r3
 8019902:	4b1d      	ldr	r3, [pc, #116]	@ (8019978 <tcp_oos_insert_segment+0x10c>)
 8019904:	681b      	ldr	r3, [r3, #0]
 8019906:	441a      	add	r2, r3
 8019908:	683b      	ldr	r3, [r7, #0]
 801990a:	68db      	ldr	r3, [r3, #12]
 801990c:	685b      	ldr	r3, [r3, #4]
 801990e:	6839      	ldr	r1, [r7, #0]
 8019910:	8909      	ldrh	r1, [r1, #8]
 8019912:	440b      	add	r3, r1
 8019914:	1ad3      	subs	r3, r2, r3
    while (next &&
 8019916:	2b00      	cmp	r3, #0
 8019918:	daca      	bge.n	80198b0 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 801991a:	683b      	ldr	r3, [r7, #0]
 801991c:	2b00      	cmp	r3, #0
 801991e:	d01e      	beq.n	801995e <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8019920:	687b      	ldr	r3, [r7, #4]
 8019922:	891b      	ldrh	r3, [r3, #8]
 8019924:	461a      	mov	r2, r3
 8019926:	4b14      	ldr	r3, [pc, #80]	@ (8019978 <tcp_oos_insert_segment+0x10c>)
 8019928:	681b      	ldr	r3, [r3, #0]
 801992a:	441a      	add	r2, r3
 801992c:	683b      	ldr	r3, [r7, #0]
 801992e:	68db      	ldr	r3, [r3, #12]
 8019930:	685b      	ldr	r3, [r3, #4]
 8019932:	1ad3      	subs	r3, r2, r3
    if (next &&
 8019934:	2b00      	cmp	r3, #0
 8019936:	dd12      	ble.n	801995e <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8019938:	683b      	ldr	r3, [r7, #0]
 801993a:	68db      	ldr	r3, [r3, #12]
 801993c:	685b      	ldr	r3, [r3, #4]
 801993e:	b29a      	uxth	r2, r3
 8019940:	4b0d      	ldr	r3, [pc, #52]	@ (8019978 <tcp_oos_insert_segment+0x10c>)
 8019942:	681b      	ldr	r3, [r3, #0]
 8019944:	b29b      	uxth	r3, r3
 8019946:	1ad3      	subs	r3, r2, r3
 8019948:	b29a      	uxth	r2, r3
 801994a:	687b      	ldr	r3, [r7, #4]
 801994c:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 801994e:	687b      	ldr	r3, [r7, #4]
 8019950:	685a      	ldr	r2, [r3, #4]
 8019952:	687b      	ldr	r3, [r7, #4]
 8019954:	891b      	ldrh	r3, [r3, #8]
 8019956:	4619      	mov	r1, r3
 8019958:	4610      	mov	r0, r2
 801995a:	f7fc fe09 	bl	8016570 <pbuf_realloc>
    }
  }
  cseg->next = next;
 801995e:	687b      	ldr	r3, [r7, #4]
 8019960:	683a      	ldr	r2, [r7, #0]
 8019962:	601a      	str	r2, [r3, #0]
}
 8019964:	bf00      	nop
 8019966:	3714      	adds	r7, #20
 8019968:	46bd      	mov	sp, r7
 801996a:	bd90      	pop	{r4, r7, pc}
 801996c:	08021af8 	.word	0x08021af8
 8019970:	08021db8 	.word	0x08021db8
 8019974:	08021b44 	.word	0x08021b44
 8019978:	24014510 	.word	0x24014510

0801997c <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 801997c:	b5b0      	push	{r4, r5, r7, lr}
 801997e:	b086      	sub	sp, #24
 8019980:	af00      	add	r7, sp, #0
 8019982:	60f8      	str	r0, [r7, #12]
 8019984:	60b9      	str	r1, [r7, #8]
 8019986:	607a      	str	r2, [r7, #4]
 8019988:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 801998a:	e03e      	b.n	8019a0a <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 801998c:	68bb      	ldr	r3, [r7, #8]
 801998e:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8019990:	68bb      	ldr	r3, [r7, #8]
 8019992:	681b      	ldr	r3, [r3, #0]
 8019994:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8019996:	697b      	ldr	r3, [r7, #20]
 8019998:	685b      	ldr	r3, [r3, #4]
 801999a:	4618      	mov	r0, r3
 801999c:	f7fc fffa 	bl	8016994 <pbuf_clen>
 80199a0:	4603      	mov	r3, r0
 80199a2:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 80199a4:	68fb      	ldr	r3, [r7, #12]
 80199a6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80199aa:	8a7a      	ldrh	r2, [r7, #18]
 80199ac:	429a      	cmp	r2, r3
 80199ae:	d906      	bls.n	80199be <tcp_free_acked_segments+0x42>
 80199b0:	4b2a      	ldr	r3, [pc, #168]	@ (8019a5c <tcp_free_acked_segments+0xe0>)
 80199b2:	f240 4257 	movw	r2, #1111	@ 0x457
 80199b6:	492a      	ldr	r1, [pc, #168]	@ (8019a60 <tcp_free_acked_segments+0xe4>)
 80199b8:	482a      	ldr	r0, [pc, #168]	@ (8019a64 <tcp_free_acked_segments+0xe8>)
 80199ba:	f005 fe97 	bl	801f6ec <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 80199be:	68fb      	ldr	r3, [r7, #12]
 80199c0:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 80199c4:	8a7b      	ldrh	r3, [r7, #18]
 80199c6:	1ad3      	subs	r3, r2, r3
 80199c8:	b29a      	uxth	r2, r3
 80199ca:	68fb      	ldr	r3, [r7, #12]
 80199cc:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 80199d0:	697b      	ldr	r3, [r7, #20]
 80199d2:	891a      	ldrh	r2, [r3, #8]
 80199d4:	4b24      	ldr	r3, [pc, #144]	@ (8019a68 <tcp_free_acked_segments+0xec>)
 80199d6:	881b      	ldrh	r3, [r3, #0]
 80199d8:	4413      	add	r3, r2
 80199da:	b29a      	uxth	r2, r3
 80199dc:	4b22      	ldr	r3, [pc, #136]	@ (8019a68 <tcp_free_acked_segments+0xec>)
 80199de:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 80199e0:	6978      	ldr	r0, [r7, #20]
 80199e2:	f7fe f9da 	bl	8017d9a <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 80199e6:	68fb      	ldr	r3, [r7, #12]
 80199e8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80199ec:	2b00      	cmp	r3, #0
 80199ee:	d00c      	beq.n	8019a0a <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 80199f0:	68bb      	ldr	r3, [r7, #8]
 80199f2:	2b00      	cmp	r3, #0
 80199f4:	d109      	bne.n	8019a0a <tcp_free_acked_segments+0x8e>
 80199f6:	683b      	ldr	r3, [r7, #0]
 80199f8:	2b00      	cmp	r3, #0
 80199fa:	d106      	bne.n	8019a0a <tcp_free_acked_segments+0x8e>
 80199fc:	4b17      	ldr	r3, [pc, #92]	@ (8019a5c <tcp_free_acked_segments+0xe0>)
 80199fe:	f240 4261 	movw	r2, #1121	@ 0x461
 8019a02:	491a      	ldr	r1, [pc, #104]	@ (8019a6c <tcp_free_acked_segments+0xf0>)
 8019a04:	4817      	ldr	r0, [pc, #92]	@ (8019a64 <tcp_free_acked_segments+0xe8>)
 8019a06:	f005 fe71 	bl	801f6ec <iprintf>
  while (seg_list != NULL &&
 8019a0a:	68bb      	ldr	r3, [r7, #8]
 8019a0c:	2b00      	cmp	r3, #0
 8019a0e:	d020      	beq.n	8019a52 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8019a10:	68bb      	ldr	r3, [r7, #8]
 8019a12:	68db      	ldr	r3, [r3, #12]
 8019a14:	685b      	ldr	r3, [r3, #4]
 8019a16:	4618      	mov	r0, r3
 8019a18:	f7fb fede 	bl	80157d8 <lwip_htonl>
 8019a1c:	4604      	mov	r4, r0
 8019a1e:	68bb      	ldr	r3, [r7, #8]
 8019a20:	891b      	ldrh	r3, [r3, #8]
 8019a22:	461d      	mov	r5, r3
 8019a24:	68bb      	ldr	r3, [r7, #8]
 8019a26:	68db      	ldr	r3, [r3, #12]
 8019a28:	899b      	ldrh	r3, [r3, #12]
 8019a2a:	b29b      	uxth	r3, r3
 8019a2c:	4618      	mov	r0, r3
 8019a2e:	f7fb febd 	bl	80157ac <lwip_htons>
 8019a32:	4603      	mov	r3, r0
 8019a34:	b2db      	uxtb	r3, r3
 8019a36:	f003 0303 	and.w	r3, r3, #3
 8019a3a:	2b00      	cmp	r3, #0
 8019a3c:	d001      	beq.n	8019a42 <tcp_free_acked_segments+0xc6>
 8019a3e:	2301      	movs	r3, #1
 8019a40:	e000      	b.n	8019a44 <tcp_free_acked_segments+0xc8>
 8019a42:	2300      	movs	r3, #0
 8019a44:	442b      	add	r3, r5
 8019a46:	18e2      	adds	r2, r4, r3
 8019a48:	4b09      	ldr	r3, [pc, #36]	@ (8019a70 <tcp_free_acked_segments+0xf4>)
 8019a4a:	681b      	ldr	r3, [r3, #0]
 8019a4c:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 8019a4e:	2b00      	cmp	r3, #0
 8019a50:	dd9c      	ble.n	801998c <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 8019a52:	68bb      	ldr	r3, [r7, #8]
}
 8019a54:	4618      	mov	r0, r3
 8019a56:	3718      	adds	r7, #24
 8019a58:	46bd      	mov	sp, r7
 8019a5a:	bdb0      	pop	{r4, r5, r7, pc}
 8019a5c:	08021af8 	.word	0x08021af8
 8019a60:	08021de0 	.word	0x08021de0
 8019a64:	08021b44 	.word	0x08021b44
 8019a68:	24014518 	.word	0x24014518
 8019a6c:	08021e08 	.word	0x08021e08
 8019a70:	24014514 	.word	0x24014514

08019a74 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8019a74:	b5b0      	push	{r4, r5, r7, lr}
 8019a76:	b094      	sub	sp, #80	@ 0x50
 8019a78:	af00      	add	r7, sp, #0
 8019a7a:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8019a7c:	2300      	movs	r3, #0
 8019a7e:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8019a80:	687b      	ldr	r3, [r7, #4]
 8019a82:	2b00      	cmp	r3, #0
 8019a84:	d106      	bne.n	8019a94 <tcp_receive+0x20>
 8019a86:	4b91      	ldr	r3, [pc, #580]	@ (8019ccc <tcp_receive+0x258>)
 8019a88:	f240 427b 	movw	r2, #1147	@ 0x47b
 8019a8c:	4990      	ldr	r1, [pc, #576]	@ (8019cd0 <tcp_receive+0x25c>)
 8019a8e:	4891      	ldr	r0, [pc, #580]	@ (8019cd4 <tcp_receive+0x260>)
 8019a90:	f005 fe2c 	bl	801f6ec <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8019a94:	687b      	ldr	r3, [r7, #4]
 8019a96:	7d1b      	ldrb	r3, [r3, #20]
 8019a98:	2b03      	cmp	r3, #3
 8019a9a:	d806      	bhi.n	8019aaa <tcp_receive+0x36>
 8019a9c:	4b8b      	ldr	r3, [pc, #556]	@ (8019ccc <tcp_receive+0x258>)
 8019a9e:	f240 427c 	movw	r2, #1148	@ 0x47c
 8019aa2:	498d      	ldr	r1, [pc, #564]	@ (8019cd8 <tcp_receive+0x264>)
 8019aa4:	488b      	ldr	r0, [pc, #556]	@ (8019cd4 <tcp_receive+0x260>)
 8019aa6:	f005 fe21 	bl	801f6ec <iprintf>

  if (flags & TCP_ACK) {
 8019aaa:	4b8c      	ldr	r3, [pc, #560]	@ (8019cdc <tcp_receive+0x268>)
 8019aac:	781b      	ldrb	r3, [r3, #0]
 8019aae:	f003 0310 	and.w	r3, r3, #16
 8019ab2:	2b00      	cmp	r3, #0
 8019ab4:	f000 8264 	beq.w	8019f80 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8019ab8:	687b      	ldr	r3, [r7, #4]
 8019aba:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8019abe:	461a      	mov	r2, r3
 8019ac0:	687b      	ldr	r3, [r7, #4]
 8019ac2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8019ac4:	4413      	add	r3, r2
 8019ac6:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8019ac8:	687b      	ldr	r3, [r7, #4]
 8019aca:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8019acc:	4b84      	ldr	r3, [pc, #528]	@ (8019ce0 <tcp_receive+0x26c>)
 8019ace:	681b      	ldr	r3, [r3, #0]
 8019ad0:	1ad3      	subs	r3, r2, r3
 8019ad2:	2b00      	cmp	r3, #0
 8019ad4:	db1b      	blt.n	8019b0e <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8019ad6:	687b      	ldr	r3, [r7, #4]
 8019ad8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8019ada:	4b81      	ldr	r3, [pc, #516]	@ (8019ce0 <tcp_receive+0x26c>)
 8019adc:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8019ade:	429a      	cmp	r2, r3
 8019ae0:	d106      	bne.n	8019af0 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8019ae2:	687b      	ldr	r3, [r7, #4]
 8019ae4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8019ae6:	4b7f      	ldr	r3, [pc, #508]	@ (8019ce4 <tcp_receive+0x270>)
 8019ae8:	681b      	ldr	r3, [r3, #0]
 8019aea:	1ad3      	subs	r3, r2, r3
 8019aec:	2b00      	cmp	r3, #0
 8019aee:	db0e      	blt.n	8019b0e <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8019af0:	687b      	ldr	r3, [r7, #4]
 8019af2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8019af4:	4b7b      	ldr	r3, [pc, #492]	@ (8019ce4 <tcp_receive+0x270>)
 8019af6:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8019af8:	429a      	cmp	r2, r3
 8019afa:	d125      	bne.n	8019b48 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8019afc:	4b7a      	ldr	r3, [pc, #488]	@ (8019ce8 <tcp_receive+0x274>)
 8019afe:	681b      	ldr	r3, [r3, #0]
 8019b00:	89db      	ldrh	r3, [r3, #14]
 8019b02:	b29a      	uxth	r2, r3
 8019b04:	687b      	ldr	r3, [r7, #4]
 8019b06:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8019b0a:	429a      	cmp	r2, r3
 8019b0c:	d91c      	bls.n	8019b48 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8019b0e:	4b76      	ldr	r3, [pc, #472]	@ (8019ce8 <tcp_receive+0x274>)
 8019b10:	681b      	ldr	r3, [r3, #0]
 8019b12:	89db      	ldrh	r3, [r3, #14]
 8019b14:	b29a      	uxth	r2, r3
 8019b16:	687b      	ldr	r3, [r7, #4]
 8019b18:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8019b1c:	687b      	ldr	r3, [r7, #4]
 8019b1e:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 8019b22:	687b      	ldr	r3, [r7, #4]
 8019b24:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8019b28:	429a      	cmp	r2, r3
 8019b2a:	d205      	bcs.n	8019b38 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8019b2c:	687b      	ldr	r3, [r7, #4]
 8019b2e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8019b32:	687b      	ldr	r3, [r7, #4]
 8019b34:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 8019b38:	4b69      	ldr	r3, [pc, #420]	@ (8019ce0 <tcp_receive+0x26c>)
 8019b3a:	681a      	ldr	r2, [r3, #0]
 8019b3c:	687b      	ldr	r3, [r7, #4]
 8019b3e:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 8019b40:	4b68      	ldr	r3, [pc, #416]	@ (8019ce4 <tcp_receive+0x270>)
 8019b42:	681a      	ldr	r2, [r3, #0]
 8019b44:	687b      	ldr	r3, [r7, #4]
 8019b46:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8019b48:	4b66      	ldr	r3, [pc, #408]	@ (8019ce4 <tcp_receive+0x270>)
 8019b4a:	681a      	ldr	r2, [r3, #0]
 8019b4c:	687b      	ldr	r3, [r7, #4]
 8019b4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8019b50:	1ad3      	subs	r3, r2, r3
 8019b52:	2b00      	cmp	r3, #0
 8019b54:	dc58      	bgt.n	8019c08 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8019b56:	4b65      	ldr	r3, [pc, #404]	@ (8019cec <tcp_receive+0x278>)
 8019b58:	881b      	ldrh	r3, [r3, #0]
 8019b5a:	2b00      	cmp	r3, #0
 8019b5c:	d14b      	bne.n	8019bf6 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8019b5e:	687b      	ldr	r3, [r7, #4]
 8019b60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8019b62:	687a      	ldr	r2, [r7, #4]
 8019b64:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 8019b68:	4413      	add	r3, r2
 8019b6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8019b6c:	429a      	cmp	r2, r3
 8019b6e:	d142      	bne.n	8019bf6 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8019b70:	687b      	ldr	r3, [r7, #4]
 8019b72:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8019b76:	2b00      	cmp	r3, #0
 8019b78:	db3d      	blt.n	8019bf6 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8019b7a:	687b      	ldr	r3, [r7, #4]
 8019b7c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8019b7e:	4b59      	ldr	r3, [pc, #356]	@ (8019ce4 <tcp_receive+0x270>)
 8019b80:	681b      	ldr	r3, [r3, #0]
 8019b82:	429a      	cmp	r2, r3
 8019b84:	d137      	bne.n	8019bf6 <tcp_receive+0x182>
              found_dupack = 1;
 8019b86:	2301      	movs	r3, #1
 8019b88:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8019b8a:	687b      	ldr	r3, [r7, #4]
 8019b8c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8019b90:	2bff      	cmp	r3, #255	@ 0xff
 8019b92:	d007      	beq.n	8019ba4 <tcp_receive+0x130>
                ++pcb->dupacks;
 8019b94:	687b      	ldr	r3, [r7, #4]
 8019b96:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8019b9a:	3301      	adds	r3, #1
 8019b9c:	b2da      	uxtb	r2, r3
 8019b9e:	687b      	ldr	r3, [r7, #4]
 8019ba0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 8019ba4:	687b      	ldr	r3, [r7, #4]
 8019ba6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8019baa:	2b03      	cmp	r3, #3
 8019bac:	d91b      	bls.n	8019be6 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8019bae:	687b      	ldr	r3, [r7, #4]
 8019bb0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8019bb4:	687b      	ldr	r3, [r7, #4]
 8019bb6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019bb8:	4413      	add	r3, r2
 8019bba:	b29a      	uxth	r2, r3
 8019bbc:	687b      	ldr	r3, [r7, #4]
 8019bbe:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8019bc2:	429a      	cmp	r2, r3
 8019bc4:	d30a      	bcc.n	8019bdc <tcp_receive+0x168>
 8019bc6:	687b      	ldr	r3, [r7, #4]
 8019bc8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8019bcc:	687b      	ldr	r3, [r7, #4]
 8019bce:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019bd0:	4413      	add	r3, r2
 8019bd2:	b29a      	uxth	r2, r3
 8019bd4:	687b      	ldr	r3, [r7, #4]
 8019bd6:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8019bda:	e004      	b.n	8019be6 <tcp_receive+0x172>
 8019bdc:	687b      	ldr	r3, [r7, #4]
 8019bde:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8019be2:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 8019be6:	687b      	ldr	r3, [r7, #4]
 8019be8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8019bec:	2b02      	cmp	r3, #2
 8019bee:	d902      	bls.n	8019bf6 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8019bf0:	6878      	ldr	r0, [r7, #4]
 8019bf2:	f001 fee7 	bl	801b9c4 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8019bf6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019bf8:	2b00      	cmp	r3, #0
 8019bfa:	f040 8161 	bne.w	8019ec0 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 8019bfe:	687b      	ldr	r3, [r7, #4]
 8019c00:	2200      	movs	r2, #0
 8019c02:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8019c06:	e15b      	b.n	8019ec0 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8019c08:	4b36      	ldr	r3, [pc, #216]	@ (8019ce4 <tcp_receive+0x270>)
 8019c0a:	681a      	ldr	r2, [r3, #0]
 8019c0c:	687b      	ldr	r3, [r7, #4]
 8019c0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8019c10:	1ad3      	subs	r3, r2, r3
 8019c12:	3b01      	subs	r3, #1
 8019c14:	2b00      	cmp	r3, #0
 8019c16:	f2c0 814e 	blt.w	8019eb6 <tcp_receive+0x442>
 8019c1a:	4b32      	ldr	r3, [pc, #200]	@ (8019ce4 <tcp_receive+0x270>)
 8019c1c:	681a      	ldr	r2, [r3, #0]
 8019c1e:	687b      	ldr	r3, [r7, #4]
 8019c20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019c22:	1ad3      	subs	r3, r2, r3
 8019c24:	2b00      	cmp	r3, #0
 8019c26:	f300 8146 	bgt.w	8019eb6 <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8019c2a:	687b      	ldr	r3, [r7, #4]
 8019c2c:	8b5b      	ldrh	r3, [r3, #26]
 8019c2e:	f003 0304 	and.w	r3, r3, #4
 8019c32:	2b00      	cmp	r3, #0
 8019c34:	d010      	beq.n	8019c58 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8019c36:	687b      	ldr	r3, [r7, #4]
 8019c38:	8b5b      	ldrh	r3, [r3, #26]
 8019c3a:	f023 0304 	bic.w	r3, r3, #4
 8019c3e:	b29a      	uxth	r2, r3
 8019c40:	687b      	ldr	r3, [r7, #4]
 8019c42:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8019c44:	687b      	ldr	r3, [r7, #4]
 8019c46:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8019c4a:	687b      	ldr	r3, [r7, #4]
 8019c4c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 8019c50:	687b      	ldr	r3, [r7, #4]
 8019c52:	2200      	movs	r2, #0
 8019c54:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8019c58:	687b      	ldr	r3, [r7, #4]
 8019c5a:	2200      	movs	r2, #0
 8019c5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8019c60:	687b      	ldr	r3, [r7, #4]
 8019c62:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8019c66:	10db      	asrs	r3, r3, #3
 8019c68:	b21b      	sxth	r3, r3
 8019c6a:	b29a      	uxth	r2, r3
 8019c6c:	687b      	ldr	r3, [r7, #4]
 8019c6e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8019c72:	b29b      	uxth	r3, r3
 8019c74:	4413      	add	r3, r2
 8019c76:	b29b      	uxth	r3, r3
 8019c78:	b21a      	sxth	r2, r3
 8019c7a:	687b      	ldr	r3, [r7, #4]
 8019c7c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8019c80:	4b18      	ldr	r3, [pc, #96]	@ (8019ce4 <tcp_receive+0x270>)
 8019c82:	681b      	ldr	r3, [r3, #0]
 8019c84:	b29a      	uxth	r2, r3
 8019c86:	687b      	ldr	r3, [r7, #4]
 8019c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8019c8a:	b29b      	uxth	r3, r3
 8019c8c:	1ad3      	subs	r3, r2, r3
 8019c8e:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8019c90:	687b      	ldr	r3, [r7, #4]
 8019c92:	2200      	movs	r2, #0
 8019c94:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 8019c98:	4b12      	ldr	r3, [pc, #72]	@ (8019ce4 <tcp_receive+0x270>)
 8019c9a:	681a      	ldr	r2, [r3, #0]
 8019c9c:	687b      	ldr	r3, [r7, #4]
 8019c9e:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8019ca0:	687b      	ldr	r3, [r7, #4]
 8019ca2:	7d1b      	ldrb	r3, [r3, #20]
 8019ca4:	2b03      	cmp	r3, #3
 8019ca6:	f240 8097 	bls.w	8019dd8 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 8019caa:	687b      	ldr	r3, [r7, #4]
 8019cac:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8019cb0:	687b      	ldr	r3, [r7, #4]
 8019cb2:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8019cb6:	429a      	cmp	r2, r3
 8019cb8:	d245      	bcs.n	8019d46 <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8019cba:	687b      	ldr	r3, [r7, #4]
 8019cbc:	8b5b      	ldrh	r3, [r3, #26]
 8019cbe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8019cc2:	2b00      	cmp	r3, #0
 8019cc4:	d014      	beq.n	8019cf0 <tcp_receive+0x27c>
 8019cc6:	2301      	movs	r3, #1
 8019cc8:	e013      	b.n	8019cf2 <tcp_receive+0x27e>
 8019cca:	bf00      	nop
 8019ccc:	08021af8 	.word	0x08021af8
 8019cd0:	08021e28 	.word	0x08021e28
 8019cd4:	08021b44 	.word	0x08021b44
 8019cd8:	08021e44 	.word	0x08021e44
 8019cdc:	2401451c 	.word	0x2401451c
 8019ce0:	24014510 	.word	0x24014510
 8019ce4:	24014514 	.word	0x24014514
 8019ce8:	24014500 	.word	0x24014500
 8019cec:	2401451a 	.word	0x2401451a
 8019cf0:	2302      	movs	r3, #2
 8019cf2:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8019cf6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8019cfa:	b29a      	uxth	r2, r3
 8019cfc:	687b      	ldr	r3, [r7, #4]
 8019cfe:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019d00:	fb12 f303 	smulbb	r3, r2, r3
 8019d04:	b29b      	uxth	r3, r3
 8019d06:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8019d08:	4293      	cmp	r3, r2
 8019d0a:	bf28      	it	cs
 8019d0c:	4613      	movcs	r3, r2
 8019d0e:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8019d10:	687b      	ldr	r3, [r7, #4]
 8019d12:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8019d16:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8019d18:	4413      	add	r3, r2
 8019d1a:	b29a      	uxth	r2, r3
 8019d1c:	687b      	ldr	r3, [r7, #4]
 8019d1e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8019d22:	429a      	cmp	r2, r3
 8019d24:	d309      	bcc.n	8019d3a <tcp_receive+0x2c6>
 8019d26:	687b      	ldr	r3, [r7, #4]
 8019d28:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8019d2c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8019d2e:	4413      	add	r3, r2
 8019d30:	b29a      	uxth	r2, r3
 8019d32:	687b      	ldr	r3, [r7, #4]
 8019d34:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8019d38:	e04e      	b.n	8019dd8 <tcp_receive+0x364>
 8019d3a:	687b      	ldr	r3, [r7, #4]
 8019d3c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8019d40:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8019d44:	e048      	b.n	8019dd8 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8019d46:	687b      	ldr	r3, [r7, #4]
 8019d48:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8019d4c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8019d4e:	4413      	add	r3, r2
 8019d50:	b29a      	uxth	r2, r3
 8019d52:	687b      	ldr	r3, [r7, #4]
 8019d54:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8019d58:	429a      	cmp	r2, r3
 8019d5a:	d309      	bcc.n	8019d70 <tcp_receive+0x2fc>
 8019d5c:	687b      	ldr	r3, [r7, #4]
 8019d5e:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8019d62:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8019d64:	4413      	add	r3, r2
 8019d66:	b29a      	uxth	r2, r3
 8019d68:	687b      	ldr	r3, [r7, #4]
 8019d6a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8019d6e:	e004      	b.n	8019d7a <tcp_receive+0x306>
 8019d70:	687b      	ldr	r3, [r7, #4]
 8019d72:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8019d76:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8019d7a:	687b      	ldr	r3, [r7, #4]
 8019d7c:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8019d80:	687b      	ldr	r3, [r7, #4]
 8019d82:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8019d86:	429a      	cmp	r2, r3
 8019d88:	d326      	bcc.n	8019dd8 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8019d8a:	687b      	ldr	r3, [r7, #4]
 8019d8c:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8019d90:	687b      	ldr	r3, [r7, #4]
 8019d92:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8019d96:	1ad3      	subs	r3, r2, r3
 8019d98:	b29a      	uxth	r2, r3
 8019d9a:	687b      	ldr	r3, [r7, #4]
 8019d9c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8019da0:	687b      	ldr	r3, [r7, #4]
 8019da2:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8019da6:	687b      	ldr	r3, [r7, #4]
 8019da8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019daa:	4413      	add	r3, r2
 8019dac:	b29a      	uxth	r2, r3
 8019dae:	687b      	ldr	r3, [r7, #4]
 8019db0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8019db4:	429a      	cmp	r2, r3
 8019db6:	d30a      	bcc.n	8019dce <tcp_receive+0x35a>
 8019db8:	687b      	ldr	r3, [r7, #4]
 8019dba:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8019dbe:	687b      	ldr	r3, [r7, #4]
 8019dc0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019dc2:	4413      	add	r3, r2
 8019dc4:	b29a      	uxth	r2, r3
 8019dc6:	687b      	ldr	r3, [r7, #4]
 8019dc8:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8019dcc:	e004      	b.n	8019dd8 <tcp_receive+0x364>
 8019dce:	687b      	ldr	r3, [r7, #4]
 8019dd0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8019dd4:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8019dd8:	687b      	ldr	r3, [r7, #4]
 8019dda:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8019ddc:	687b      	ldr	r3, [r7, #4]
 8019dde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019de0:	4a98      	ldr	r2, [pc, #608]	@ (801a044 <tcp_receive+0x5d0>)
 8019de2:	6878      	ldr	r0, [r7, #4]
 8019de4:	f7ff fdca 	bl	801997c <tcp_free_acked_segments>
 8019de8:	4602      	mov	r2, r0
 8019dea:	687b      	ldr	r3, [r7, #4]
 8019dec:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8019dee:	687b      	ldr	r3, [r7, #4]
 8019df0:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8019df2:	687b      	ldr	r3, [r7, #4]
 8019df4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019df6:	4a94      	ldr	r2, [pc, #592]	@ (801a048 <tcp_receive+0x5d4>)
 8019df8:	6878      	ldr	r0, [r7, #4]
 8019dfa:	f7ff fdbf 	bl	801997c <tcp_free_acked_segments>
 8019dfe:	4602      	mov	r2, r0
 8019e00:	687b      	ldr	r3, [r7, #4]
 8019e02:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8019e04:	687b      	ldr	r3, [r7, #4]
 8019e06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019e08:	2b00      	cmp	r3, #0
 8019e0a:	d104      	bne.n	8019e16 <tcp_receive+0x3a2>
        pcb->rtime = -1;
 8019e0c:	687b      	ldr	r3, [r7, #4]
 8019e0e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8019e12:	861a      	strh	r2, [r3, #48]	@ 0x30
 8019e14:	e002      	b.n	8019e1c <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 8019e16:	687b      	ldr	r3, [r7, #4]
 8019e18:	2200      	movs	r2, #0
 8019e1a:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 8019e1c:	687b      	ldr	r3, [r7, #4]
 8019e1e:	2200      	movs	r2, #0
 8019e20:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8019e22:	687b      	ldr	r3, [r7, #4]
 8019e24:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019e26:	2b00      	cmp	r3, #0
 8019e28:	d103      	bne.n	8019e32 <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 8019e2a:	687b      	ldr	r3, [r7, #4]
 8019e2c:	2200      	movs	r2, #0
 8019e2e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8019e32:	687b      	ldr	r3, [r7, #4]
 8019e34:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8019e38:	4b84      	ldr	r3, [pc, #528]	@ (801a04c <tcp_receive+0x5d8>)
 8019e3a:	881b      	ldrh	r3, [r3, #0]
 8019e3c:	4413      	add	r3, r2
 8019e3e:	b29a      	uxth	r2, r3
 8019e40:	687b      	ldr	r3, [r7, #4]
 8019e42:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8019e46:	687b      	ldr	r3, [r7, #4]
 8019e48:	8b5b      	ldrh	r3, [r3, #26]
 8019e4a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8019e4e:	2b00      	cmp	r3, #0
 8019e50:	d035      	beq.n	8019ebe <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8019e52:	687b      	ldr	r3, [r7, #4]
 8019e54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019e56:	2b00      	cmp	r3, #0
 8019e58:	d118      	bne.n	8019e8c <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 8019e5a:	687b      	ldr	r3, [r7, #4]
 8019e5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019e5e:	2b00      	cmp	r3, #0
 8019e60:	d00c      	beq.n	8019e7c <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8019e62:	687b      	ldr	r3, [r7, #4]
 8019e64:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8019e66:	687b      	ldr	r3, [r7, #4]
 8019e68:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019e6a:	68db      	ldr	r3, [r3, #12]
 8019e6c:	685b      	ldr	r3, [r3, #4]
 8019e6e:	4618      	mov	r0, r3
 8019e70:	f7fb fcb2 	bl	80157d8 <lwip_htonl>
 8019e74:	4603      	mov	r3, r0
 8019e76:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8019e78:	2b00      	cmp	r3, #0
 8019e7a:	dc20      	bgt.n	8019ebe <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 8019e7c:	687b      	ldr	r3, [r7, #4]
 8019e7e:	8b5b      	ldrh	r3, [r3, #26]
 8019e80:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8019e84:	b29a      	uxth	r2, r3
 8019e86:	687b      	ldr	r3, [r7, #4]
 8019e88:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8019e8a:	e018      	b.n	8019ebe <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8019e8c:	687b      	ldr	r3, [r7, #4]
 8019e8e:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8019e90:	687b      	ldr	r3, [r7, #4]
 8019e92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019e94:	68db      	ldr	r3, [r3, #12]
 8019e96:	685b      	ldr	r3, [r3, #4]
 8019e98:	4618      	mov	r0, r3
 8019e9a:	f7fb fc9d 	bl	80157d8 <lwip_htonl>
 8019e9e:	4603      	mov	r3, r0
 8019ea0:	1ae3      	subs	r3, r4, r3
 8019ea2:	2b00      	cmp	r3, #0
 8019ea4:	dc0b      	bgt.n	8019ebe <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 8019ea6:	687b      	ldr	r3, [r7, #4]
 8019ea8:	8b5b      	ldrh	r3, [r3, #26]
 8019eaa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8019eae:	b29a      	uxth	r2, r3
 8019eb0:	687b      	ldr	r3, [r7, #4]
 8019eb2:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8019eb4:	e003      	b.n	8019ebe <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8019eb6:	6878      	ldr	r0, [r7, #4]
 8019eb8:	f001 ff70 	bl	801bd9c <tcp_send_empty_ack>
 8019ebc:	e000      	b.n	8019ec0 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8019ebe:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8019ec0:	687b      	ldr	r3, [r7, #4]
 8019ec2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8019ec4:	2b00      	cmp	r3, #0
 8019ec6:	d05b      	beq.n	8019f80 <tcp_receive+0x50c>
 8019ec8:	687b      	ldr	r3, [r7, #4]
 8019eca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8019ecc:	4b60      	ldr	r3, [pc, #384]	@ (801a050 <tcp_receive+0x5dc>)
 8019ece:	681b      	ldr	r3, [r3, #0]
 8019ed0:	1ad3      	subs	r3, r2, r3
 8019ed2:	2b00      	cmp	r3, #0
 8019ed4:	da54      	bge.n	8019f80 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8019ed6:	4b5f      	ldr	r3, [pc, #380]	@ (801a054 <tcp_receive+0x5e0>)
 8019ed8:	681b      	ldr	r3, [r3, #0]
 8019eda:	b29a      	uxth	r2, r3
 8019edc:	687b      	ldr	r3, [r7, #4]
 8019ede:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8019ee0:	b29b      	uxth	r3, r3
 8019ee2:	1ad3      	subs	r3, r2, r3
 8019ee4:	b29b      	uxth	r3, r3
 8019ee6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8019eea:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8019eee:	687b      	ldr	r3, [r7, #4]
 8019ef0:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8019ef4:	10db      	asrs	r3, r3, #3
 8019ef6:	b21b      	sxth	r3, r3
 8019ef8:	b29b      	uxth	r3, r3
 8019efa:	1ad3      	subs	r3, r2, r3
 8019efc:	b29b      	uxth	r3, r3
 8019efe:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8019f02:	687b      	ldr	r3, [r7, #4]
 8019f04:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8019f08:	b29a      	uxth	r2, r3
 8019f0a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8019f0e:	4413      	add	r3, r2
 8019f10:	b29b      	uxth	r3, r3
 8019f12:	b21a      	sxth	r2, r3
 8019f14:	687b      	ldr	r3, [r7, #4]
 8019f16:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 8019f18:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8019f1c:	2b00      	cmp	r3, #0
 8019f1e:	da05      	bge.n	8019f2c <tcp_receive+0x4b8>
        m = (s16_t) - m;
 8019f20:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8019f24:	425b      	negs	r3, r3
 8019f26:	b29b      	uxth	r3, r3
 8019f28:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8019f2c:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8019f30:	687b      	ldr	r3, [r7, #4]
 8019f32:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8019f36:	109b      	asrs	r3, r3, #2
 8019f38:	b21b      	sxth	r3, r3
 8019f3a:	b29b      	uxth	r3, r3
 8019f3c:	1ad3      	subs	r3, r2, r3
 8019f3e:	b29b      	uxth	r3, r3
 8019f40:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8019f44:	687b      	ldr	r3, [r7, #4]
 8019f46:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8019f4a:	b29a      	uxth	r2, r3
 8019f4c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8019f50:	4413      	add	r3, r2
 8019f52:	b29b      	uxth	r3, r3
 8019f54:	b21a      	sxth	r2, r3
 8019f56:	687b      	ldr	r3, [r7, #4]
 8019f58:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8019f5a:	687b      	ldr	r3, [r7, #4]
 8019f5c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8019f60:	10db      	asrs	r3, r3, #3
 8019f62:	b21b      	sxth	r3, r3
 8019f64:	b29a      	uxth	r2, r3
 8019f66:	687b      	ldr	r3, [r7, #4]
 8019f68:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8019f6c:	b29b      	uxth	r3, r3
 8019f6e:	4413      	add	r3, r2
 8019f70:	b29b      	uxth	r3, r3
 8019f72:	b21a      	sxth	r2, r3
 8019f74:	687b      	ldr	r3, [r7, #4]
 8019f76:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8019f7a:	687b      	ldr	r3, [r7, #4]
 8019f7c:	2200      	movs	r2, #0
 8019f7e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8019f80:	4b35      	ldr	r3, [pc, #212]	@ (801a058 <tcp_receive+0x5e4>)
 8019f82:	881b      	ldrh	r3, [r3, #0]
 8019f84:	2b00      	cmp	r3, #0
 8019f86:	f000 84df 	beq.w	801a948 <tcp_receive+0xed4>
 8019f8a:	687b      	ldr	r3, [r7, #4]
 8019f8c:	7d1b      	ldrb	r3, [r3, #20]
 8019f8e:	2b06      	cmp	r3, #6
 8019f90:	f200 84da 	bhi.w	801a948 <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8019f94:	687b      	ldr	r3, [r7, #4]
 8019f96:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8019f98:	4b30      	ldr	r3, [pc, #192]	@ (801a05c <tcp_receive+0x5e8>)
 8019f9a:	681b      	ldr	r3, [r3, #0]
 8019f9c:	1ad3      	subs	r3, r2, r3
 8019f9e:	3b01      	subs	r3, #1
 8019fa0:	2b00      	cmp	r3, #0
 8019fa2:	f2c0 808f 	blt.w	801a0c4 <tcp_receive+0x650>
 8019fa6:	687b      	ldr	r3, [r7, #4]
 8019fa8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8019faa:	4b2b      	ldr	r3, [pc, #172]	@ (801a058 <tcp_receive+0x5e4>)
 8019fac:	881b      	ldrh	r3, [r3, #0]
 8019fae:	4619      	mov	r1, r3
 8019fb0:	4b2a      	ldr	r3, [pc, #168]	@ (801a05c <tcp_receive+0x5e8>)
 8019fb2:	681b      	ldr	r3, [r3, #0]
 8019fb4:	440b      	add	r3, r1
 8019fb6:	1ad3      	subs	r3, r2, r3
 8019fb8:	3301      	adds	r3, #1
 8019fba:	2b00      	cmp	r3, #0
 8019fbc:	f300 8082 	bgt.w	801a0c4 <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8019fc0:	4b27      	ldr	r3, [pc, #156]	@ (801a060 <tcp_receive+0x5ec>)
 8019fc2:	685b      	ldr	r3, [r3, #4]
 8019fc4:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8019fc6:	687b      	ldr	r3, [r7, #4]
 8019fc8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8019fca:	4b24      	ldr	r3, [pc, #144]	@ (801a05c <tcp_receive+0x5e8>)
 8019fcc:	681b      	ldr	r3, [r3, #0]
 8019fce:	1ad3      	subs	r3, r2, r3
 8019fd0:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8019fd2:	4b23      	ldr	r3, [pc, #140]	@ (801a060 <tcp_receive+0x5ec>)
 8019fd4:	685b      	ldr	r3, [r3, #4]
 8019fd6:	2b00      	cmp	r3, #0
 8019fd8:	d106      	bne.n	8019fe8 <tcp_receive+0x574>
 8019fda:	4b22      	ldr	r3, [pc, #136]	@ (801a064 <tcp_receive+0x5f0>)
 8019fdc:	f240 5294 	movw	r2, #1428	@ 0x594
 8019fe0:	4921      	ldr	r1, [pc, #132]	@ (801a068 <tcp_receive+0x5f4>)
 8019fe2:	4822      	ldr	r0, [pc, #136]	@ (801a06c <tcp_receive+0x5f8>)
 8019fe4:	f005 fb82 	bl	801f6ec <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8019fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019fea:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8019fee:	4293      	cmp	r3, r2
 8019ff0:	d906      	bls.n	801a000 <tcp_receive+0x58c>
 8019ff2:	4b1c      	ldr	r3, [pc, #112]	@ (801a064 <tcp_receive+0x5f0>)
 8019ff4:	f240 5295 	movw	r2, #1429	@ 0x595
 8019ff8:	491d      	ldr	r1, [pc, #116]	@ (801a070 <tcp_receive+0x5fc>)
 8019ffa:	481c      	ldr	r0, [pc, #112]	@ (801a06c <tcp_receive+0x5f8>)
 8019ffc:	f005 fb76 	bl	801f6ec <iprintf>
      off = (u16_t)off32;
 801a000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a002:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 801a006:	4b16      	ldr	r3, [pc, #88]	@ (801a060 <tcp_receive+0x5ec>)
 801a008:	685b      	ldr	r3, [r3, #4]
 801a00a:	891b      	ldrh	r3, [r3, #8]
 801a00c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801a010:	429a      	cmp	r2, r3
 801a012:	d906      	bls.n	801a022 <tcp_receive+0x5ae>
 801a014:	4b13      	ldr	r3, [pc, #76]	@ (801a064 <tcp_receive+0x5f0>)
 801a016:	f240 5297 	movw	r2, #1431	@ 0x597
 801a01a:	4916      	ldr	r1, [pc, #88]	@ (801a074 <tcp_receive+0x600>)
 801a01c:	4813      	ldr	r0, [pc, #76]	@ (801a06c <tcp_receive+0x5f8>)
 801a01e:	f005 fb65 	bl	801f6ec <iprintf>
      inseg.len -= off;
 801a022:	4b0f      	ldr	r3, [pc, #60]	@ (801a060 <tcp_receive+0x5ec>)
 801a024:	891a      	ldrh	r2, [r3, #8]
 801a026:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801a02a:	1ad3      	subs	r3, r2, r3
 801a02c:	b29a      	uxth	r2, r3
 801a02e:	4b0c      	ldr	r3, [pc, #48]	@ (801a060 <tcp_receive+0x5ec>)
 801a030:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 801a032:	4b0b      	ldr	r3, [pc, #44]	@ (801a060 <tcp_receive+0x5ec>)
 801a034:	685b      	ldr	r3, [r3, #4]
 801a036:	891a      	ldrh	r2, [r3, #8]
 801a038:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801a03c:	1ad3      	subs	r3, r2, r3
 801a03e:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 801a040:	e02a      	b.n	801a098 <tcp_receive+0x624>
 801a042:	bf00      	nop
 801a044:	08021e60 	.word	0x08021e60
 801a048:	08021e68 	.word	0x08021e68
 801a04c:	24014518 	.word	0x24014518
 801a050:	24014514 	.word	0x24014514
 801a054:	240144d8 	.word	0x240144d8
 801a058:	2401451a 	.word	0x2401451a
 801a05c:	24014510 	.word	0x24014510
 801a060:	240144f0 	.word	0x240144f0
 801a064:	08021af8 	.word	0x08021af8
 801a068:	08021e70 	.word	0x08021e70
 801a06c:	08021b44 	.word	0x08021b44
 801a070:	08021e80 	.word	0x08021e80
 801a074:	08021e90 	.word	0x08021e90
        off -= p->len;
 801a078:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a07a:	895b      	ldrh	r3, [r3, #10]
 801a07c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801a080:	1ad3      	subs	r3, r2, r3
 801a082:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 801a086:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a088:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 801a08a:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 801a08c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a08e:	2200      	movs	r2, #0
 801a090:	815a      	strh	r2, [r3, #10]
        p = p->next;
 801a092:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a094:	681b      	ldr	r3, [r3, #0]
 801a096:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 801a098:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a09a:	895b      	ldrh	r3, [r3, #10]
 801a09c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801a0a0:	429a      	cmp	r2, r3
 801a0a2:	d8e9      	bhi.n	801a078 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 801a0a4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801a0a8:	4619      	mov	r1, r3
 801a0aa:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 801a0ac:	f7fc fb5e 	bl	801676c <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 801a0b0:	687b      	ldr	r3, [r7, #4]
 801a0b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a0b4:	4a90      	ldr	r2, [pc, #576]	@ (801a2f8 <tcp_receive+0x884>)
 801a0b6:	6013      	str	r3, [r2, #0]
 801a0b8:	4b90      	ldr	r3, [pc, #576]	@ (801a2fc <tcp_receive+0x888>)
 801a0ba:	68db      	ldr	r3, [r3, #12]
 801a0bc:	4a8e      	ldr	r2, [pc, #568]	@ (801a2f8 <tcp_receive+0x884>)
 801a0be:	6812      	ldr	r2, [r2, #0]
 801a0c0:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801a0c2:	e00d      	b.n	801a0e0 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 801a0c4:	4b8c      	ldr	r3, [pc, #560]	@ (801a2f8 <tcp_receive+0x884>)
 801a0c6:	681a      	ldr	r2, [r3, #0]
 801a0c8:	687b      	ldr	r3, [r7, #4]
 801a0ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a0cc:	1ad3      	subs	r3, r2, r3
 801a0ce:	2b00      	cmp	r3, #0
 801a0d0:	da06      	bge.n	801a0e0 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 801a0d2:	687b      	ldr	r3, [r7, #4]
 801a0d4:	8b5b      	ldrh	r3, [r3, #26]
 801a0d6:	f043 0302 	orr.w	r3, r3, #2
 801a0da:	b29a      	uxth	r2, r3
 801a0dc:	687b      	ldr	r3, [r7, #4]
 801a0de:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801a0e0:	4b85      	ldr	r3, [pc, #532]	@ (801a2f8 <tcp_receive+0x884>)
 801a0e2:	681a      	ldr	r2, [r3, #0]
 801a0e4:	687b      	ldr	r3, [r7, #4]
 801a0e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a0e8:	1ad3      	subs	r3, r2, r3
 801a0ea:	2b00      	cmp	r3, #0
 801a0ec:	f2c0 8427 	blt.w	801a93e <tcp_receive+0xeca>
 801a0f0:	4b81      	ldr	r3, [pc, #516]	@ (801a2f8 <tcp_receive+0x884>)
 801a0f2:	681a      	ldr	r2, [r3, #0]
 801a0f4:	687b      	ldr	r3, [r7, #4]
 801a0f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a0f8:	6879      	ldr	r1, [r7, #4]
 801a0fa:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801a0fc:	440b      	add	r3, r1
 801a0fe:	1ad3      	subs	r3, r2, r3
 801a100:	3301      	adds	r3, #1
 801a102:	2b00      	cmp	r3, #0
 801a104:	f300 841b 	bgt.w	801a93e <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 801a108:	687b      	ldr	r3, [r7, #4]
 801a10a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801a10c:	4b7a      	ldr	r3, [pc, #488]	@ (801a2f8 <tcp_receive+0x884>)
 801a10e:	681b      	ldr	r3, [r3, #0]
 801a110:	429a      	cmp	r2, r3
 801a112:	f040 8298 	bne.w	801a646 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 801a116:	4b79      	ldr	r3, [pc, #484]	@ (801a2fc <tcp_receive+0x888>)
 801a118:	891c      	ldrh	r4, [r3, #8]
 801a11a:	4b78      	ldr	r3, [pc, #480]	@ (801a2fc <tcp_receive+0x888>)
 801a11c:	68db      	ldr	r3, [r3, #12]
 801a11e:	899b      	ldrh	r3, [r3, #12]
 801a120:	b29b      	uxth	r3, r3
 801a122:	4618      	mov	r0, r3
 801a124:	f7fb fb42 	bl	80157ac <lwip_htons>
 801a128:	4603      	mov	r3, r0
 801a12a:	b2db      	uxtb	r3, r3
 801a12c:	f003 0303 	and.w	r3, r3, #3
 801a130:	2b00      	cmp	r3, #0
 801a132:	d001      	beq.n	801a138 <tcp_receive+0x6c4>
 801a134:	2301      	movs	r3, #1
 801a136:	e000      	b.n	801a13a <tcp_receive+0x6c6>
 801a138:	2300      	movs	r3, #0
 801a13a:	4423      	add	r3, r4
 801a13c:	b29a      	uxth	r2, r3
 801a13e:	4b70      	ldr	r3, [pc, #448]	@ (801a300 <tcp_receive+0x88c>)
 801a140:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 801a142:	687b      	ldr	r3, [r7, #4]
 801a144:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801a146:	4b6e      	ldr	r3, [pc, #440]	@ (801a300 <tcp_receive+0x88c>)
 801a148:	881b      	ldrh	r3, [r3, #0]
 801a14a:	429a      	cmp	r2, r3
 801a14c:	d274      	bcs.n	801a238 <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801a14e:	4b6b      	ldr	r3, [pc, #428]	@ (801a2fc <tcp_receive+0x888>)
 801a150:	68db      	ldr	r3, [r3, #12]
 801a152:	899b      	ldrh	r3, [r3, #12]
 801a154:	b29b      	uxth	r3, r3
 801a156:	4618      	mov	r0, r3
 801a158:	f7fb fb28 	bl	80157ac <lwip_htons>
 801a15c:	4603      	mov	r3, r0
 801a15e:	b2db      	uxtb	r3, r3
 801a160:	f003 0301 	and.w	r3, r3, #1
 801a164:	2b00      	cmp	r3, #0
 801a166:	d01e      	beq.n	801a1a6 <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 801a168:	4b64      	ldr	r3, [pc, #400]	@ (801a2fc <tcp_receive+0x888>)
 801a16a:	68db      	ldr	r3, [r3, #12]
 801a16c:	899b      	ldrh	r3, [r3, #12]
 801a16e:	b29b      	uxth	r3, r3
 801a170:	b21b      	sxth	r3, r3
 801a172:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801a176:	b21c      	sxth	r4, r3
 801a178:	4b60      	ldr	r3, [pc, #384]	@ (801a2fc <tcp_receive+0x888>)
 801a17a:	68db      	ldr	r3, [r3, #12]
 801a17c:	899b      	ldrh	r3, [r3, #12]
 801a17e:	b29b      	uxth	r3, r3
 801a180:	4618      	mov	r0, r3
 801a182:	f7fb fb13 	bl	80157ac <lwip_htons>
 801a186:	4603      	mov	r3, r0
 801a188:	b2db      	uxtb	r3, r3
 801a18a:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 801a18e:	b29b      	uxth	r3, r3
 801a190:	4618      	mov	r0, r3
 801a192:	f7fb fb0b 	bl	80157ac <lwip_htons>
 801a196:	4603      	mov	r3, r0
 801a198:	b21b      	sxth	r3, r3
 801a19a:	4323      	orrs	r3, r4
 801a19c:	b21a      	sxth	r2, r3
 801a19e:	4b57      	ldr	r3, [pc, #348]	@ (801a2fc <tcp_receive+0x888>)
 801a1a0:	68db      	ldr	r3, [r3, #12]
 801a1a2:	b292      	uxth	r2, r2
 801a1a4:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 801a1a6:	687b      	ldr	r3, [r7, #4]
 801a1a8:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801a1aa:	4b54      	ldr	r3, [pc, #336]	@ (801a2fc <tcp_receive+0x888>)
 801a1ac:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801a1ae:	4b53      	ldr	r3, [pc, #332]	@ (801a2fc <tcp_receive+0x888>)
 801a1b0:	68db      	ldr	r3, [r3, #12]
 801a1b2:	899b      	ldrh	r3, [r3, #12]
 801a1b4:	b29b      	uxth	r3, r3
 801a1b6:	4618      	mov	r0, r3
 801a1b8:	f7fb faf8 	bl	80157ac <lwip_htons>
 801a1bc:	4603      	mov	r3, r0
 801a1be:	b2db      	uxtb	r3, r3
 801a1c0:	f003 0302 	and.w	r3, r3, #2
 801a1c4:	2b00      	cmp	r3, #0
 801a1c6:	d005      	beq.n	801a1d4 <tcp_receive+0x760>
            inseg.len -= 1;
 801a1c8:	4b4c      	ldr	r3, [pc, #304]	@ (801a2fc <tcp_receive+0x888>)
 801a1ca:	891b      	ldrh	r3, [r3, #8]
 801a1cc:	3b01      	subs	r3, #1
 801a1ce:	b29a      	uxth	r2, r3
 801a1d0:	4b4a      	ldr	r3, [pc, #296]	@ (801a2fc <tcp_receive+0x888>)
 801a1d2:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 801a1d4:	4b49      	ldr	r3, [pc, #292]	@ (801a2fc <tcp_receive+0x888>)
 801a1d6:	685b      	ldr	r3, [r3, #4]
 801a1d8:	4a48      	ldr	r2, [pc, #288]	@ (801a2fc <tcp_receive+0x888>)
 801a1da:	8912      	ldrh	r2, [r2, #8]
 801a1dc:	4611      	mov	r1, r2
 801a1de:	4618      	mov	r0, r3
 801a1e0:	f7fc f9c6 	bl	8016570 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 801a1e4:	4b45      	ldr	r3, [pc, #276]	@ (801a2fc <tcp_receive+0x888>)
 801a1e6:	891c      	ldrh	r4, [r3, #8]
 801a1e8:	4b44      	ldr	r3, [pc, #272]	@ (801a2fc <tcp_receive+0x888>)
 801a1ea:	68db      	ldr	r3, [r3, #12]
 801a1ec:	899b      	ldrh	r3, [r3, #12]
 801a1ee:	b29b      	uxth	r3, r3
 801a1f0:	4618      	mov	r0, r3
 801a1f2:	f7fb fadb 	bl	80157ac <lwip_htons>
 801a1f6:	4603      	mov	r3, r0
 801a1f8:	b2db      	uxtb	r3, r3
 801a1fa:	f003 0303 	and.w	r3, r3, #3
 801a1fe:	2b00      	cmp	r3, #0
 801a200:	d001      	beq.n	801a206 <tcp_receive+0x792>
 801a202:	2301      	movs	r3, #1
 801a204:	e000      	b.n	801a208 <tcp_receive+0x794>
 801a206:	2300      	movs	r3, #0
 801a208:	4423      	add	r3, r4
 801a20a:	b29a      	uxth	r2, r3
 801a20c:	4b3c      	ldr	r3, [pc, #240]	@ (801a300 <tcp_receive+0x88c>)
 801a20e:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801a210:	4b3b      	ldr	r3, [pc, #236]	@ (801a300 <tcp_receive+0x88c>)
 801a212:	881b      	ldrh	r3, [r3, #0]
 801a214:	461a      	mov	r2, r3
 801a216:	4b38      	ldr	r3, [pc, #224]	@ (801a2f8 <tcp_receive+0x884>)
 801a218:	681b      	ldr	r3, [r3, #0]
 801a21a:	441a      	add	r2, r3
 801a21c:	687b      	ldr	r3, [r7, #4]
 801a21e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a220:	6879      	ldr	r1, [r7, #4]
 801a222:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801a224:	440b      	add	r3, r1
 801a226:	429a      	cmp	r2, r3
 801a228:	d006      	beq.n	801a238 <tcp_receive+0x7c4>
 801a22a:	4b36      	ldr	r3, [pc, #216]	@ (801a304 <tcp_receive+0x890>)
 801a22c:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 801a230:	4935      	ldr	r1, [pc, #212]	@ (801a308 <tcp_receive+0x894>)
 801a232:	4836      	ldr	r0, [pc, #216]	@ (801a30c <tcp_receive+0x898>)
 801a234:	f005 fa5a 	bl	801f6ec <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 801a238:	687b      	ldr	r3, [r7, #4]
 801a23a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801a23c:	2b00      	cmp	r3, #0
 801a23e:	f000 80e6 	beq.w	801a40e <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801a242:	4b2e      	ldr	r3, [pc, #184]	@ (801a2fc <tcp_receive+0x888>)
 801a244:	68db      	ldr	r3, [r3, #12]
 801a246:	899b      	ldrh	r3, [r3, #12]
 801a248:	b29b      	uxth	r3, r3
 801a24a:	4618      	mov	r0, r3
 801a24c:	f7fb faae 	bl	80157ac <lwip_htons>
 801a250:	4603      	mov	r3, r0
 801a252:	b2db      	uxtb	r3, r3
 801a254:	f003 0301 	and.w	r3, r3, #1
 801a258:	2b00      	cmp	r3, #0
 801a25a:	d010      	beq.n	801a27e <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 801a25c:	e00a      	b.n	801a274 <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 801a25e:	687b      	ldr	r3, [r7, #4]
 801a260:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801a262:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 801a264:	687b      	ldr	r3, [r7, #4]
 801a266:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801a268:	681a      	ldr	r2, [r3, #0]
 801a26a:	687b      	ldr	r3, [r7, #4]
 801a26c:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 801a26e:	68f8      	ldr	r0, [r7, #12]
 801a270:	f7fd fd93 	bl	8017d9a <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 801a274:	687b      	ldr	r3, [r7, #4]
 801a276:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801a278:	2b00      	cmp	r3, #0
 801a27a:	d1f0      	bne.n	801a25e <tcp_receive+0x7ea>
 801a27c:	e0c7      	b.n	801a40e <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 801a27e:	687b      	ldr	r3, [r7, #4]
 801a280:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801a282:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 801a284:	e051      	b.n	801a32a <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801a286:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a288:	68db      	ldr	r3, [r3, #12]
 801a28a:	899b      	ldrh	r3, [r3, #12]
 801a28c:	b29b      	uxth	r3, r3
 801a28e:	4618      	mov	r0, r3
 801a290:	f7fb fa8c 	bl	80157ac <lwip_htons>
 801a294:	4603      	mov	r3, r0
 801a296:	b2db      	uxtb	r3, r3
 801a298:	f003 0301 	and.w	r3, r3, #1
 801a29c:	2b00      	cmp	r3, #0
 801a29e:	d03c      	beq.n	801a31a <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 801a2a0:	4b16      	ldr	r3, [pc, #88]	@ (801a2fc <tcp_receive+0x888>)
 801a2a2:	68db      	ldr	r3, [r3, #12]
 801a2a4:	899b      	ldrh	r3, [r3, #12]
 801a2a6:	b29b      	uxth	r3, r3
 801a2a8:	4618      	mov	r0, r3
 801a2aa:	f7fb fa7f 	bl	80157ac <lwip_htons>
 801a2ae:	4603      	mov	r3, r0
 801a2b0:	b2db      	uxtb	r3, r3
 801a2b2:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801a2b6:	2b00      	cmp	r3, #0
 801a2b8:	d12f      	bne.n	801a31a <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 801a2ba:	4b10      	ldr	r3, [pc, #64]	@ (801a2fc <tcp_receive+0x888>)
 801a2bc:	68db      	ldr	r3, [r3, #12]
 801a2be:	899b      	ldrh	r3, [r3, #12]
 801a2c0:	b29c      	uxth	r4, r3
 801a2c2:	2001      	movs	r0, #1
 801a2c4:	f7fb fa72 	bl	80157ac <lwip_htons>
 801a2c8:	4603      	mov	r3, r0
 801a2ca:	461a      	mov	r2, r3
 801a2cc:	4b0b      	ldr	r3, [pc, #44]	@ (801a2fc <tcp_receive+0x888>)
 801a2ce:	68db      	ldr	r3, [r3, #12]
 801a2d0:	4322      	orrs	r2, r4
 801a2d2:	b292      	uxth	r2, r2
 801a2d4:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 801a2d6:	4b09      	ldr	r3, [pc, #36]	@ (801a2fc <tcp_receive+0x888>)
 801a2d8:	891c      	ldrh	r4, [r3, #8]
 801a2da:	4b08      	ldr	r3, [pc, #32]	@ (801a2fc <tcp_receive+0x888>)
 801a2dc:	68db      	ldr	r3, [r3, #12]
 801a2de:	899b      	ldrh	r3, [r3, #12]
 801a2e0:	b29b      	uxth	r3, r3
 801a2e2:	4618      	mov	r0, r3
 801a2e4:	f7fb fa62 	bl	80157ac <lwip_htons>
 801a2e8:	4603      	mov	r3, r0
 801a2ea:	b2db      	uxtb	r3, r3
 801a2ec:	f003 0303 	and.w	r3, r3, #3
 801a2f0:	2b00      	cmp	r3, #0
 801a2f2:	d00d      	beq.n	801a310 <tcp_receive+0x89c>
 801a2f4:	2301      	movs	r3, #1
 801a2f6:	e00c      	b.n	801a312 <tcp_receive+0x89e>
 801a2f8:	24014510 	.word	0x24014510
 801a2fc:	240144f0 	.word	0x240144f0
 801a300:	2401451a 	.word	0x2401451a
 801a304:	08021af8 	.word	0x08021af8
 801a308:	08021ea0 	.word	0x08021ea0
 801a30c:	08021b44 	.word	0x08021b44
 801a310:	2300      	movs	r3, #0
 801a312:	4423      	add	r3, r4
 801a314:	b29a      	uxth	r2, r3
 801a316:	4b98      	ldr	r3, [pc, #608]	@ (801a578 <tcp_receive+0xb04>)
 801a318:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 801a31a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a31c:	613b      	str	r3, [r7, #16]
              next = next->next;
 801a31e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a320:	681b      	ldr	r3, [r3, #0]
 801a322:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 801a324:	6938      	ldr	r0, [r7, #16]
 801a326:	f7fd fd38 	bl	8017d9a <tcp_seg_free>
            while (next &&
 801a32a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a32c:	2b00      	cmp	r3, #0
 801a32e:	d00e      	beq.n	801a34e <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 801a330:	4b91      	ldr	r3, [pc, #580]	@ (801a578 <tcp_receive+0xb04>)
 801a332:	881b      	ldrh	r3, [r3, #0]
 801a334:	461a      	mov	r2, r3
 801a336:	4b91      	ldr	r3, [pc, #580]	@ (801a57c <tcp_receive+0xb08>)
 801a338:	681b      	ldr	r3, [r3, #0]
 801a33a:	441a      	add	r2, r3
 801a33c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a33e:	68db      	ldr	r3, [r3, #12]
 801a340:	685b      	ldr	r3, [r3, #4]
 801a342:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801a344:	8909      	ldrh	r1, [r1, #8]
 801a346:	440b      	add	r3, r1
 801a348:	1ad3      	subs	r3, r2, r3
            while (next &&
 801a34a:	2b00      	cmp	r3, #0
 801a34c:	da9b      	bge.n	801a286 <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 801a34e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a350:	2b00      	cmp	r3, #0
 801a352:	d059      	beq.n	801a408 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 801a354:	4b88      	ldr	r3, [pc, #544]	@ (801a578 <tcp_receive+0xb04>)
 801a356:	881b      	ldrh	r3, [r3, #0]
 801a358:	461a      	mov	r2, r3
 801a35a:	4b88      	ldr	r3, [pc, #544]	@ (801a57c <tcp_receive+0xb08>)
 801a35c:	681b      	ldr	r3, [r3, #0]
 801a35e:	441a      	add	r2, r3
 801a360:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a362:	68db      	ldr	r3, [r3, #12]
 801a364:	685b      	ldr	r3, [r3, #4]
 801a366:	1ad3      	subs	r3, r2, r3
            if (next &&
 801a368:	2b00      	cmp	r3, #0
 801a36a:	dd4d      	ble.n	801a408 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 801a36c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a36e:	68db      	ldr	r3, [r3, #12]
 801a370:	685b      	ldr	r3, [r3, #4]
 801a372:	b29a      	uxth	r2, r3
 801a374:	4b81      	ldr	r3, [pc, #516]	@ (801a57c <tcp_receive+0xb08>)
 801a376:	681b      	ldr	r3, [r3, #0]
 801a378:	b29b      	uxth	r3, r3
 801a37a:	1ad3      	subs	r3, r2, r3
 801a37c:	b29a      	uxth	r2, r3
 801a37e:	4b80      	ldr	r3, [pc, #512]	@ (801a580 <tcp_receive+0xb0c>)
 801a380:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801a382:	4b7f      	ldr	r3, [pc, #508]	@ (801a580 <tcp_receive+0xb0c>)
 801a384:	68db      	ldr	r3, [r3, #12]
 801a386:	899b      	ldrh	r3, [r3, #12]
 801a388:	b29b      	uxth	r3, r3
 801a38a:	4618      	mov	r0, r3
 801a38c:	f7fb fa0e 	bl	80157ac <lwip_htons>
 801a390:	4603      	mov	r3, r0
 801a392:	b2db      	uxtb	r3, r3
 801a394:	f003 0302 	and.w	r3, r3, #2
 801a398:	2b00      	cmp	r3, #0
 801a39a:	d005      	beq.n	801a3a8 <tcp_receive+0x934>
                inseg.len -= 1;
 801a39c:	4b78      	ldr	r3, [pc, #480]	@ (801a580 <tcp_receive+0xb0c>)
 801a39e:	891b      	ldrh	r3, [r3, #8]
 801a3a0:	3b01      	subs	r3, #1
 801a3a2:	b29a      	uxth	r2, r3
 801a3a4:	4b76      	ldr	r3, [pc, #472]	@ (801a580 <tcp_receive+0xb0c>)
 801a3a6:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 801a3a8:	4b75      	ldr	r3, [pc, #468]	@ (801a580 <tcp_receive+0xb0c>)
 801a3aa:	685b      	ldr	r3, [r3, #4]
 801a3ac:	4a74      	ldr	r2, [pc, #464]	@ (801a580 <tcp_receive+0xb0c>)
 801a3ae:	8912      	ldrh	r2, [r2, #8]
 801a3b0:	4611      	mov	r1, r2
 801a3b2:	4618      	mov	r0, r3
 801a3b4:	f7fc f8dc 	bl	8016570 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 801a3b8:	4b71      	ldr	r3, [pc, #452]	@ (801a580 <tcp_receive+0xb0c>)
 801a3ba:	891c      	ldrh	r4, [r3, #8]
 801a3bc:	4b70      	ldr	r3, [pc, #448]	@ (801a580 <tcp_receive+0xb0c>)
 801a3be:	68db      	ldr	r3, [r3, #12]
 801a3c0:	899b      	ldrh	r3, [r3, #12]
 801a3c2:	b29b      	uxth	r3, r3
 801a3c4:	4618      	mov	r0, r3
 801a3c6:	f7fb f9f1 	bl	80157ac <lwip_htons>
 801a3ca:	4603      	mov	r3, r0
 801a3cc:	b2db      	uxtb	r3, r3
 801a3ce:	f003 0303 	and.w	r3, r3, #3
 801a3d2:	2b00      	cmp	r3, #0
 801a3d4:	d001      	beq.n	801a3da <tcp_receive+0x966>
 801a3d6:	2301      	movs	r3, #1
 801a3d8:	e000      	b.n	801a3dc <tcp_receive+0x968>
 801a3da:	2300      	movs	r3, #0
 801a3dc:	4423      	add	r3, r4
 801a3de:	b29a      	uxth	r2, r3
 801a3e0:	4b65      	ldr	r3, [pc, #404]	@ (801a578 <tcp_receive+0xb04>)
 801a3e2:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 801a3e4:	4b64      	ldr	r3, [pc, #400]	@ (801a578 <tcp_receive+0xb04>)
 801a3e6:	881b      	ldrh	r3, [r3, #0]
 801a3e8:	461a      	mov	r2, r3
 801a3ea:	4b64      	ldr	r3, [pc, #400]	@ (801a57c <tcp_receive+0xb08>)
 801a3ec:	681b      	ldr	r3, [r3, #0]
 801a3ee:	441a      	add	r2, r3
 801a3f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a3f2:	68db      	ldr	r3, [r3, #12]
 801a3f4:	685b      	ldr	r3, [r3, #4]
 801a3f6:	429a      	cmp	r2, r3
 801a3f8:	d006      	beq.n	801a408 <tcp_receive+0x994>
 801a3fa:	4b62      	ldr	r3, [pc, #392]	@ (801a584 <tcp_receive+0xb10>)
 801a3fc:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 801a400:	4961      	ldr	r1, [pc, #388]	@ (801a588 <tcp_receive+0xb14>)
 801a402:	4862      	ldr	r0, [pc, #392]	@ (801a58c <tcp_receive+0xb18>)
 801a404:	f005 f972 	bl	801f6ec <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 801a408:	687b      	ldr	r3, [r7, #4]
 801a40a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a40c:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 801a40e:	4b5a      	ldr	r3, [pc, #360]	@ (801a578 <tcp_receive+0xb04>)
 801a410:	881b      	ldrh	r3, [r3, #0]
 801a412:	461a      	mov	r2, r3
 801a414:	4b59      	ldr	r3, [pc, #356]	@ (801a57c <tcp_receive+0xb08>)
 801a416:	681b      	ldr	r3, [r3, #0]
 801a418:	441a      	add	r2, r3
 801a41a:	687b      	ldr	r3, [r7, #4]
 801a41c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 801a41e:	687b      	ldr	r3, [r7, #4]
 801a420:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801a422:	4b55      	ldr	r3, [pc, #340]	@ (801a578 <tcp_receive+0xb04>)
 801a424:	881b      	ldrh	r3, [r3, #0]
 801a426:	429a      	cmp	r2, r3
 801a428:	d206      	bcs.n	801a438 <tcp_receive+0x9c4>
 801a42a:	4b56      	ldr	r3, [pc, #344]	@ (801a584 <tcp_receive+0xb10>)
 801a42c:	f240 6207 	movw	r2, #1543	@ 0x607
 801a430:	4957      	ldr	r1, [pc, #348]	@ (801a590 <tcp_receive+0xb1c>)
 801a432:	4856      	ldr	r0, [pc, #344]	@ (801a58c <tcp_receive+0xb18>)
 801a434:	f005 f95a 	bl	801f6ec <iprintf>
        pcb->rcv_wnd -= tcplen;
 801a438:	687b      	ldr	r3, [r7, #4]
 801a43a:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801a43c:	4b4e      	ldr	r3, [pc, #312]	@ (801a578 <tcp_receive+0xb04>)
 801a43e:	881b      	ldrh	r3, [r3, #0]
 801a440:	1ad3      	subs	r3, r2, r3
 801a442:	b29a      	uxth	r2, r3
 801a444:	687b      	ldr	r3, [r7, #4]
 801a446:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 801a448:	6878      	ldr	r0, [r7, #4]
 801a44a:	f7fc ffc5 	bl	80173d8 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 801a44e:	4b4c      	ldr	r3, [pc, #304]	@ (801a580 <tcp_receive+0xb0c>)
 801a450:	685b      	ldr	r3, [r3, #4]
 801a452:	891b      	ldrh	r3, [r3, #8]
 801a454:	2b00      	cmp	r3, #0
 801a456:	d006      	beq.n	801a466 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 801a458:	4b49      	ldr	r3, [pc, #292]	@ (801a580 <tcp_receive+0xb0c>)
 801a45a:	685b      	ldr	r3, [r3, #4]
 801a45c:	4a4d      	ldr	r2, [pc, #308]	@ (801a594 <tcp_receive+0xb20>)
 801a45e:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 801a460:	4b47      	ldr	r3, [pc, #284]	@ (801a580 <tcp_receive+0xb0c>)
 801a462:	2200      	movs	r2, #0
 801a464:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801a466:	4b46      	ldr	r3, [pc, #280]	@ (801a580 <tcp_receive+0xb0c>)
 801a468:	68db      	ldr	r3, [r3, #12]
 801a46a:	899b      	ldrh	r3, [r3, #12]
 801a46c:	b29b      	uxth	r3, r3
 801a46e:	4618      	mov	r0, r3
 801a470:	f7fb f99c 	bl	80157ac <lwip_htons>
 801a474:	4603      	mov	r3, r0
 801a476:	b2db      	uxtb	r3, r3
 801a478:	f003 0301 	and.w	r3, r3, #1
 801a47c:	2b00      	cmp	r3, #0
 801a47e:	f000 80b8 	beq.w	801a5f2 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 801a482:	4b45      	ldr	r3, [pc, #276]	@ (801a598 <tcp_receive+0xb24>)
 801a484:	781b      	ldrb	r3, [r3, #0]
 801a486:	f043 0320 	orr.w	r3, r3, #32
 801a48a:	b2da      	uxtb	r2, r3
 801a48c:	4b42      	ldr	r3, [pc, #264]	@ (801a598 <tcp_receive+0xb24>)
 801a48e:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 801a490:	e0af      	b.n	801a5f2 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 801a492:	687b      	ldr	r3, [r7, #4]
 801a494:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801a496:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 801a498:	687b      	ldr	r3, [r7, #4]
 801a49a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801a49c:	68db      	ldr	r3, [r3, #12]
 801a49e:	685b      	ldr	r3, [r3, #4]
 801a4a0:	4a36      	ldr	r2, [pc, #216]	@ (801a57c <tcp_receive+0xb08>)
 801a4a2:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 801a4a4:	68bb      	ldr	r3, [r7, #8]
 801a4a6:	891b      	ldrh	r3, [r3, #8]
 801a4a8:	461c      	mov	r4, r3
 801a4aa:	68bb      	ldr	r3, [r7, #8]
 801a4ac:	68db      	ldr	r3, [r3, #12]
 801a4ae:	899b      	ldrh	r3, [r3, #12]
 801a4b0:	b29b      	uxth	r3, r3
 801a4b2:	4618      	mov	r0, r3
 801a4b4:	f7fb f97a 	bl	80157ac <lwip_htons>
 801a4b8:	4603      	mov	r3, r0
 801a4ba:	b2db      	uxtb	r3, r3
 801a4bc:	f003 0303 	and.w	r3, r3, #3
 801a4c0:	2b00      	cmp	r3, #0
 801a4c2:	d001      	beq.n	801a4c8 <tcp_receive+0xa54>
 801a4c4:	2301      	movs	r3, #1
 801a4c6:	e000      	b.n	801a4ca <tcp_receive+0xa56>
 801a4c8:	2300      	movs	r3, #0
 801a4ca:	191a      	adds	r2, r3, r4
 801a4cc:	687b      	ldr	r3, [r7, #4]
 801a4ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a4d0:	441a      	add	r2, r3
 801a4d2:	687b      	ldr	r3, [r7, #4]
 801a4d4:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801a4d6:	687b      	ldr	r3, [r7, #4]
 801a4d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801a4da:	461c      	mov	r4, r3
 801a4dc:	68bb      	ldr	r3, [r7, #8]
 801a4de:	891b      	ldrh	r3, [r3, #8]
 801a4e0:	461d      	mov	r5, r3
 801a4e2:	68bb      	ldr	r3, [r7, #8]
 801a4e4:	68db      	ldr	r3, [r3, #12]
 801a4e6:	899b      	ldrh	r3, [r3, #12]
 801a4e8:	b29b      	uxth	r3, r3
 801a4ea:	4618      	mov	r0, r3
 801a4ec:	f7fb f95e 	bl	80157ac <lwip_htons>
 801a4f0:	4603      	mov	r3, r0
 801a4f2:	b2db      	uxtb	r3, r3
 801a4f4:	f003 0303 	and.w	r3, r3, #3
 801a4f8:	2b00      	cmp	r3, #0
 801a4fa:	d001      	beq.n	801a500 <tcp_receive+0xa8c>
 801a4fc:	2301      	movs	r3, #1
 801a4fe:	e000      	b.n	801a502 <tcp_receive+0xa8e>
 801a500:	2300      	movs	r3, #0
 801a502:	442b      	add	r3, r5
 801a504:	429c      	cmp	r4, r3
 801a506:	d206      	bcs.n	801a516 <tcp_receive+0xaa2>
 801a508:	4b1e      	ldr	r3, [pc, #120]	@ (801a584 <tcp_receive+0xb10>)
 801a50a:	f240 622b 	movw	r2, #1579	@ 0x62b
 801a50e:	4923      	ldr	r1, [pc, #140]	@ (801a59c <tcp_receive+0xb28>)
 801a510:	481e      	ldr	r0, [pc, #120]	@ (801a58c <tcp_receive+0xb18>)
 801a512:	f005 f8eb 	bl	801f6ec <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801a516:	68bb      	ldr	r3, [r7, #8]
 801a518:	891b      	ldrh	r3, [r3, #8]
 801a51a:	461c      	mov	r4, r3
 801a51c:	68bb      	ldr	r3, [r7, #8]
 801a51e:	68db      	ldr	r3, [r3, #12]
 801a520:	899b      	ldrh	r3, [r3, #12]
 801a522:	b29b      	uxth	r3, r3
 801a524:	4618      	mov	r0, r3
 801a526:	f7fb f941 	bl	80157ac <lwip_htons>
 801a52a:	4603      	mov	r3, r0
 801a52c:	b2db      	uxtb	r3, r3
 801a52e:	f003 0303 	and.w	r3, r3, #3
 801a532:	2b00      	cmp	r3, #0
 801a534:	d001      	beq.n	801a53a <tcp_receive+0xac6>
 801a536:	2301      	movs	r3, #1
 801a538:	e000      	b.n	801a53c <tcp_receive+0xac8>
 801a53a:	2300      	movs	r3, #0
 801a53c:	1919      	adds	r1, r3, r4
 801a53e:	687b      	ldr	r3, [r7, #4]
 801a540:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801a542:	b28b      	uxth	r3, r1
 801a544:	1ad3      	subs	r3, r2, r3
 801a546:	b29a      	uxth	r2, r3
 801a548:	687b      	ldr	r3, [r7, #4]
 801a54a:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 801a54c:	6878      	ldr	r0, [r7, #4]
 801a54e:	f7fc ff43 	bl	80173d8 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 801a552:	68bb      	ldr	r3, [r7, #8]
 801a554:	685b      	ldr	r3, [r3, #4]
 801a556:	891b      	ldrh	r3, [r3, #8]
 801a558:	2b00      	cmp	r3, #0
 801a55a:	d028      	beq.n	801a5ae <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 801a55c:	4b0d      	ldr	r3, [pc, #52]	@ (801a594 <tcp_receive+0xb20>)
 801a55e:	681b      	ldr	r3, [r3, #0]
 801a560:	2b00      	cmp	r3, #0
 801a562:	d01d      	beq.n	801a5a0 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 801a564:	4b0b      	ldr	r3, [pc, #44]	@ (801a594 <tcp_receive+0xb20>)
 801a566:	681a      	ldr	r2, [r3, #0]
 801a568:	68bb      	ldr	r3, [r7, #8]
 801a56a:	685b      	ldr	r3, [r3, #4]
 801a56c:	4619      	mov	r1, r3
 801a56e:	4610      	mov	r0, r2
 801a570:	f7fc fa50 	bl	8016a14 <pbuf_cat>
 801a574:	e018      	b.n	801a5a8 <tcp_receive+0xb34>
 801a576:	bf00      	nop
 801a578:	2401451a 	.word	0x2401451a
 801a57c:	24014510 	.word	0x24014510
 801a580:	240144f0 	.word	0x240144f0
 801a584:	08021af8 	.word	0x08021af8
 801a588:	08021ed8 	.word	0x08021ed8
 801a58c:	08021b44 	.word	0x08021b44
 801a590:	08021f14 	.word	0x08021f14
 801a594:	24014520 	.word	0x24014520
 801a598:	2401451d 	.word	0x2401451d
 801a59c:	08021f34 	.word	0x08021f34
            } else {
              recv_data = cseg->p;
 801a5a0:	68bb      	ldr	r3, [r7, #8]
 801a5a2:	685b      	ldr	r3, [r3, #4]
 801a5a4:	4a70      	ldr	r2, [pc, #448]	@ (801a768 <tcp_receive+0xcf4>)
 801a5a6:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 801a5a8:	68bb      	ldr	r3, [r7, #8]
 801a5aa:	2200      	movs	r2, #0
 801a5ac:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801a5ae:	68bb      	ldr	r3, [r7, #8]
 801a5b0:	68db      	ldr	r3, [r3, #12]
 801a5b2:	899b      	ldrh	r3, [r3, #12]
 801a5b4:	b29b      	uxth	r3, r3
 801a5b6:	4618      	mov	r0, r3
 801a5b8:	f7fb f8f8 	bl	80157ac <lwip_htons>
 801a5bc:	4603      	mov	r3, r0
 801a5be:	b2db      	uxtb	r3, r3
 801a5c0:	f003 0301 	and.w	r3, r3, #1
 801a5c4:	2b00      	cmp	r3, #0
 801a5c6:	d00d      	beq.n	801a5e4 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 801a5c8:	4b68      	ldr	r3, [pc, #416]	@ (801a76c <tcp_receive+0xcf8>)
 801a5ca:	781b      	ldrb	r3, [r3, #0]
 801a5cc:	f043 0320 	orr.w	r3, r3, #32
 801a5d0:	b2da      	uxtb	r2, r3
 801a5d2:	4b66      	ldr	r3, [pc, #408]	@ (801a76c <tcp_receive+0xcf8>)
 801a5d4:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801a5d6:	687b      	ldr	r3, [r7, #4]
 801a5d8:	7d1b      	ldrb	r3, [r3, #20]
 801a5da:	2b04      	cmp	r3, #4
 801a5dc:	d102      	bne.n	801a5e4 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 801a5de:	687b      	ldr	r3, [r7, #4]
 801a5e0:	2207      	movs	r2, #7
 801a5e2:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 801a5e4:	68bb      	ldr	r3, [r7, #8]
 801a5e6:	681a      	ldr	r2, [r3, #0]
 801a5e8:	687b      	ldr	r3, [r7, #4]
 801a5ea:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 801a5ec:	68b8      	ldr	r0, [r7, #8]
 801a5ee:	f7fd fbd4 	bl	8017d9a <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 801a5f2:	687b      	ldr	r3, [r7, #4]
 801a5f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801a5f6:	2b00      	cmp	r3, #0
 801a5f8:	d008      	beq.n	801a60c <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 801a5fa:	687b      	ldr	r3, [r7, #4]
 801a5fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801a5fe:	68db      	ldr	r3, [r3, #12]
 801a600:	685a      	ldr	r2, [r3, #4]
 801a602:	687b      	ldr	r3, [r7, #4]
 801a604:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 801a606:	429a      	cmp	r2, r3
 801a608:	f43f af43 	beq.w	801a492 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 801a60c:	687b      	ldr	r3, [r7, #4]
 801a60e:	8b5b      	ldrh	r3, [r3, #26]
 801a610:	f003 0301 	and.w	r3, r3, #1
 801a614:	2b00      	cmp	r3, #0
 801a616:	d00e      	beq.n	801a636 <tcp_receive+0xbc2>
 801a618:	687b      	ldr	r3, [r7, #4]
 801a61a:	8b5b      	ldrh	r3, [r3, #26]
 801a61c:	f023 0301 	bic.w	r3, r3, #1
 801a620:	b29a      	uxth	r2, r3
 801a622:	687b      	ldr	r3, [r7, #4]
 801a624:	835a      	strh	r2, [r3, #26]
 801a626:	687b      	ldr	r3, [r7, #4]
 801a628:	8b5b      	ldrh	r3, [r3, #26]
 801a62a:	f043 0302 	orr.w	r3, r3, #2
 801a62e:	b29a      	uxth	r2, r3
 801a630:	687b      	ldr	r3, [r7, #4]
 801a632:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801a634:	e187      	b.n	801a946 <tcp_receive+0xed2>
        tcp_ack(pcb);
 801a636:	687b      	ldr	r3, [r7, #4]
 801a638:	8b5b      	ldrh	r3, [r3, #26]
 801a63a:	f043 0301 	orr.w	r3, r3, #1
 801a63e:	b29a      	uxth	r2, r3
 801a640:	687b      	ldr	r3, [r7, #4]
 801a642:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801a644:	e17f      	b.n	801a946 <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 801a646:	687b      	ldr	r3, [r7, #4]
 801a648:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801a64a:	2b00      	cmp	r3, #0
 801a64c:	d106      	bne.n	801a65c <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 801a64e:	4848      	ldr	r0, [pc, #288]	@ (801a770 <tcp_receive+0xcfc>)
 801a650:	f7fd fbbc 	bl	8017dcc <tcp_seg_copy>
 801a654:	4602      	mov	r2, r0
 801a656:	687b      	ldr	r3, [r7, #4]
 801a658:	675a      	str	r2, [r3, #116]	@ 0x74
 801a65a:	e16c      	b.n	801a936 <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 801a65c:	2300      	movs	r3, #0
 801a65e:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 801a660:	687b      	ldr	r3, [r7, #4]
 801a662:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801a664:	63bb      	str	r3, [r7, #56]	@ 0x38
 801a666:	e156      	b.n	801a916 <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 801a668:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a66a:	68db      	ldr	r3, [r3, #12]
 801a66c:	685a      	ldr	r2, [r3, #4]
 801a66e:	4b41      	ldr	r3, [pc, #260]	@ (801a774 <tcp_receive+0xd00>)
 801a670:	681b      	ldr	r3, [r3, #0]
 801a672:	429a      	cmp	r2, r3
 801a674:	d11d      	bne.n	801a6b2 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 801a676:	4b3e      	ldr	r3, [pc, #248]	@ (801a770 <tcp_receive+0xcfc>)
 801a678:	891a      	ldrh	r2, [r3, #8]
 801a67a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a67c:	891b      	ldrh	r3, [r3, #8]
 801a67e:	429a      	cmp	r2, r3
 801a680:	f240 814e 	bls.w	801a920 <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801a684:	483a      	ldr	r0, [pc, #232]	@ (801a770 <tcp_receive+0xcfc>)
 801a686:	f7fd fba1 	bl	8017dcc <tcp_seg_copy>
 801a68a:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 801a68c:	697b      	ldr	r3, [r7, #20]
 801a68e:	2b00      	cmp	r3, #0
 801a690:	f000 8148 	beq.w	801a924 <tcp_receive+0xeb0>
                  if (prev != NULL) {
 801a694:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a696:	2b00      	cmp	r3, #0
 801a698:	d003      	beq.n	801a6a2 <tcp_receive+0xc2e>
                    prev->next = cseg;
 801a69a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a69c:	697a      	ldr	r2, [r7, #20]
 801a69e:	601a      	str	r2, [r3, #0]
 801a6a0:	e002      	b.n	801a6a8 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 801a6a2:	687b      	ldr	r3, [r7, #4]
 801a6a4:	697a      	ldr	r2, [r7, #20]
 801a6a6:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 801a6a8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801a6aa:	6978      	ldr	r0, [r7, #20]
 801a6ac:	f7ff f8de 	bl	801986c <tcp_oos_insert_segment>
                }
                break;
 801a6b0:	e138      	b.n	801a924 <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 801a6b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a6b4:	2b00      	cmp	r3, #0
 801a6b6:	d117      	bne.n	801a6e8 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 801a6b8:	4b2e      	ldr	r3, [pc, #184]	@ (801a774 <tcp_receive+0xd00>)
 801a6ba:	681a      	ldr	r2, [r3, #0]
 801a6bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a6be:	68db      	ldr	r3, [r3, #12]
 801a6c0:	685b      	ldr	r3, [r3, #4]
 801a6c2:	1ad3      	subs	r3, r2, r3
 801a6c4:	2b00      	cmp	r3, #0
 801a6c6:	da57      	bge.n	801a778 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801a6c8:	4829      	ldr	r0, [pc, #164]	@ (801a770 <tcp_receive+0xcfc>)
 801a6ca:	f7fd fb7f 	bl	8017dcc <tcp_seg_copy>
 801a6ce:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 801a6d0:	69bb      	ldr	r3, [r7, #24]
 801a6d2:	2b00      	cmp	r3, #0
 801a6d4:	f000 8128 	beq.w	801a928 <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 801a6d8:	687b      	ldr	r3, [r7, #4]
 801a6da:	69ba      	ldr	r2, [r7, #24]
 801a6dc:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 801a6de:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801a6e0:	69b8      	ldr	r0, [r7, #24]
 801a6e2:	f7ff f8c3 	bl	801986c <tcp_oos_insert_segment>
                  }
                  break;
 801a6e6:	e11f      	b.n	801a928 <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 801a6e8:	4b22      	ldr	r3, [pc, #136]	@ (801a774 <tcp_receive+0xd00>)
 801a6ea:	681a      	ldr	r2, [r3, #0]
 801a6ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a6ee:	68db      	ldr	r3, [r3, #12]
 801a6f0:	685b      	ldr	r3, [r3, #4]
 801a6f2:	1ad3      	subs	r3, r2, r3
 801a6f4:	3b01      	subs	r3, #1
 801a6f6:	2b00      	cmp	r3, #0
 801a6f8:	db3e      	blt.n	801a778 <tcp_receive+0xd04>
 801a6fa:	4b1e      	ldr	r3, [pc, #120]	@ (801a774 <tcp_receive+0xd00>)
 801a6fc:	681a      	ldr	r2, [r3, #0]
 801a6fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a700:	68db      	ldr	r3, [r3, #12]
 801a702:	685b      	ldr	r3, [r3, #4]
 801a704:	1ad3      	subs	r3, r2, r3
 801a706:	3301      	adds	r3, #1
 801a708:	2b00      	cmp	r3, #0
 801a70a:	dc35      	bgt.n	801a778 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801a70c:	4818      	ldr	r0, [pc, #96]	@ (801a770 <tcp_receive+0xcfc>)
 801a70e:	f7fd fb5d 	bl	8017dcc <tcp_seg_copy>
 801a712:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 801a714:	69fb      	ldr	r3, [r7, #28]
 801a716:	2b00      	cmp	r3, #0
 801a718:	f000 8108 	beq.w	801a92c <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 801a71c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a71e:	68db      	ldr	r3, [r3, #12]
 801a720:	685b      	ldr	r3, [r3, #4]
 801a722:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801a724:	8912      	ldrh	r2, [r2, #8]
 801a726:	441a      	add	r2, r3
 801a728:	4b12      	ldr	r3, [pc, #72]	@ (801a774 <tcp_receive+0xd00>)
 801a72a:	681b      	ldr	r3, [r3, #0]
 801a72c:	1ad3      	subs	r3, r2, r3
 801a72e:	2b00      	cmp	r3, #0
 801a730:	dd12      	ble.n	801a758 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 801a732:	4b10      	ldr	r3, [pc, #64]	@ (801a774 <tcp_receive+0xd00>)
 801a734:	681b      	ldr	r3, [r3, #0]
 801a736:	b29a      	uxth	r2, r3
 801a738:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a73a:	68db      	ldr	r3, [r3, #12]
 801a73c:	685b      	ldr	r3, [r3, #4]
 801a73e:	b29b      	uxth	r3, r3
 801a740:	1ad3      	subs	r3, r2, r3
 801a742:	b29a      	uxth	r2, r3
 801a744:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a746:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 801a748:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a74a:	685a      	ldr	r2, [r3, #4]
 801a74c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a74e:	891b      	ldrh	r3, [r3, #8]
 801a750:	4619      	mov	r1, r3
 801a752:	4610      	mov	r0, r2
 801a754:	f7fb ff0c 	bl	8016570 <pbuf_realloc>
                    }
                    prev->next = cseg;
 801a758:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a75a:	69fa      	ldr	r2, [r7, #28]
 801a75c:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 801a75e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801a760:	69f8      	ldr	r0, [r7, #28]
 801a762:	f7ff f883 	bl	801986c <tcp_oos_insert_segment>
                  }
                  break;
 801a766:	e0e1      	b.n	801a92c <tcp_receive+0xeb8>
 801a768:	24014520 	.word	0x24014520
 801a76c:	2401451d 	.word	0x2401451d
 801a770:	240144f0 	.word	0x240144f0
 801a774:	24014510 	.word	0x24014510
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 801a778:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a77a:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 801a77c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a77e:	681b      	ldr	r3, [r3, #0]
 801a780:	2b00      	cmp	r3, #0
 801a782:	f040 80c5 	bne.w	801a910 <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 801a786:	4b7f      	ldr	r3, [pc, #508]	@ (801a984 <tcp_receive+0xf10>)
 801a788:	681a      	ldr	r2, [r3, #0]
 801a78a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a78c:	68db      	ldr	r3, [r3, #12]
 801a78e:	685b      	ldr	r3, [r3, #4]
 801a790:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 801a792:	2b00      	cmp	r3, #0
 801a794:	f340 80bc 	ble.w	801a910 <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 801a798:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a79a:	68db      	ldr	r3, [r3, #12]
 801a79c:	899b      	ldrh	r3, [r3, #12]
 801a79e:	b29b      	uxth	r3, r3
 801a7a0:	4618      	mov	r0, r3
 801a7a2:	f7fb f803 	bl	80157ac <lwip_htons>
 801a7a6:	4603      	mov	r3, r0
 801a7a8:	b2db      	uxtb	r3, r3
 801a7aa:	f003 0301 	and.w	r3, r3, #1
 801a7ae:	2b00      	cmp	r3, #0
 801a7b0:	f040 80be 	bne.w	801a930 <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 801a7b4:	4874      	ldr	r0, [pc, #464]	@ (801a988 <tcp_receive+0xf14>)
 801a7b6:	f7fd fb09 	bl	8017dcc <tcp_seg_copy>
 801a7ba:	4602      	mov	r2, r0
 801a7bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a7be:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 801a7c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a7c2:	681b      	ldr	r3, [r3, #0]
 801a7c4:	2b00      	cmp	r3, #0
 801a7c6:	f000 80b5 	beq.w	801a934 <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 801a7ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a7cc:	68db      	ldr	r3, [r3, #12]
 801a7ce:	685b      	ldr	r3, [r3, #4]
 801a7d0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801a7d2:	8912      	ldrh	r2, [r2, #8]
 801a7d4:	441a      	add	r2, r3
 801a7d6:	4b6b      	ldr	r3, [pc, #428]	@ (801a984 <tcp_receive+0xf10>)
 801a7d8:	681b      	ldr	r3, [r3, #0]
 801a7da:	1ad3      	subs	r3, r2, r3
 801a7dc:	2b00      	cmp	r3, #0
 801a7de:	dd12      	ble.n	801a806 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 801a7e0:	4b68      	ldr	r3, [pc, #416]	@ (801a984 <tcp_receive+0xf10>)
 801a7e2:	681b      	ldr	r3, [r3, #0]
 801a7e4:	b29a      	uxth	r2, r3
 801a7e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a7e8:	68db      	ldr	r3, [r3, #12]
 801a7ea:	685b      	ldr	r3, [r3, #4]
 801a7ec:	b29b      	uxth	r3, r3
 801a7ee:	1ad3      	subs	r3, r2, r3
 801a7f0:	b29a      	uxth	r2, r3
 801a7f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a7f4:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 801a7f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a7f8:	685a      	ldr	r2, [r3, #4]
 801a7fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a7fc:	891b      	ldrh	r3, [r3, #8]
 801a7fe:	4619      	mov	r1, r3
 801a800:	4610      	mov	r0, r2
 801a802:	f7fb feb5 	bl	8016570 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 801a806:	4b61      	ldr	r3, [pc, #388]	@ (801a98c <tcp_receive+0xf18>)
 801a808:	881b      	ldrh	r3, [r3, #0]
 801a80a:	461a      	mov	r2, r3
 801a80c:	4b5d      	ldr	r3, [pc, #372]	@ (801a984 <tcp_receive+0xf10>)
 801a80e:	681b      	ldr	r3, [r3, #0]
 801a810:	441a      	add	r2, r3
 801a812:	687b      	ldr	r3, [r7, #4]
 801a814:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a816:	6879      	ldr	r1, [r7, #4]
 801a818:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801a81a:	440b      	add	r3, r1
 801a81c:	1ad3      	subs	r3, r2, r3
 801a81e:	2b00      	cmp	r3, #0
 801a820:	f340 8088 	ble.w	801a934 <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 801a824:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a826:	681b      	ldr	r3, [r3, #0]
 801a828:	68db      	ldr	r3, [r3, #12]
 801a82a:	899b      	ldrh	r3, [r3, #12]
 801a82c:	b29b      	uxth	r3, r3
 801a82e:	4618      	mov	r0, r3
 801a830:	f7fa ffbc 	bl	80157ac <lwip_htons>
 801a834:	4603      	mov	r3, r0
 801a836:	b2db      	uxtb	r3, r3
 801a838:	f003 0301 	and.w	r3, r3, #1
 801a83c:	2b00      	cmp	r3, #0
 801a83e:	d021      	beq.n	801a884 <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 801a840:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a842:	681b      	ldr	r3, [r3, #0]
 801a844:	68db      	ldr	r3, [r3, #12]
 801a846:	899b      	ldrh	r3, [r3, #12]
 801a848:	b29b      	uxth	r3, r3
 801a84a:	b21b      	sxth	r3, r3
 801a84c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801a850:	b21c      	sxth	r4, r3
 801a852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a854:	681b      	ldr	r3, [r3, #0]
 801a856:	68db      	ldr	r3, [r3, #12]
 801a858:	899b      	ldrh	r3, [r3, #12]
 801a85a:	b29b      	uxth	r3, r3
 801a85c:	4618      	mov	r0, r3
 801a85e:	f7fa ffa5 	bl	80157ac <lwip_htons>
 801a862:	4603      	mov	r3, r0
 801a864:	b2db      	uxtb	r3, r3
 801a866:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 801a86a:	b29b      	uxth	r3, r3
 801a86c:	4618      	mov	r0, r3
 801a86e:	f7fa ff9d 	bl	80157ac <lwip_htons>
 801a872:	4603      	mov	r3, r0
 801a874:	b21b      	sxth	r3, r3
 801a876:	4323      	orrs	r3, r4
 801a878:	b21a      	sxth	r2, r3
 801a87a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a87c:	681b      	ldr	r3, [r3, #0]
 801a87e:	68db      	ldr	r3, [r3, #12]
 801a880:	b292      	uxth	r2, r2
 801a882:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 801a884:	687b      	ldr	r3, [r7, #4]
 801a886:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a888:	b29a      	uxth	r2, r3
 801a88a:	687b      	ldr	r3, [r7, #4]
 801a88c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801a88e:	4413      	add	r3, r2
 801a890:	b299      	uxth	r1, r3
 801a892:	4b3c      	ldr	r3, [pc, #240]	@ (801a984 <tcp_receive+0xf10>)
 801a894:	681b      	ldr	r3, [r3, #0]
 801a896:	b29a      	uxth	r2, r3
 801a898:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a89a:	681b      	ldr	r3, [r3, #0]
 801a89c:	1a8a      	subs	r2, r1, r2
 801a89e:	b292      	uxth	r2, r2
 801a8a0:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 801a8a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a8a4:	681b      	ldr	r3, [r3, #0]
 801a8a6:	685a      	ldr	r2, [r3, #4]
 801a8a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a8aa:	681b      	ldr	r3, [r3, #0]
 801a8ac:	891b      	ldrh	r3, [r3, #8]
 801a8ae:	4619      	mov	r1, r3
 801a8b0:	4610      	mov	r0, r2
 801a8b2:	f7fb fe5d 	bl	8016570 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 801a8b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a8b8:	681b      	ldr	r3, [r3, #0]
 801a8ba:	891c      	ldrh	r4, [r3, #8]
 801a8bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a8be:	681b      	ldr	r3, [r3, #0]
 801a8c0:	68db      	ldr	r3, [r3, #12]
 801a8c2:	899b      	ldrh	r3, [r3, #12]
 801a8c4:	b29b      	uxth	r3, r3
 801a8c6:	4618      	mov	r0, r3
 801a8c8:	f7fa ff70 	bl	80157ac <lwip_htons>
 801a8cc:	4603      	mov	r3, r0
 801a8ce:	b2db      	uxtb	r3, r3
 801a8d0:	f003 0303 	and.w	r3, r3, #3
 801a8d4:	2b00      	cmp	r3, #0
 801a8d6:	d001      	beq.n	801a8dc <tcp_receive+0xe68>
 801a8d8:	2301      	movs	r3, #1
 801a8da:	e000      	b.n	801a8de <tcp_receive+0xe6a>
 801a8dc:	2300      	movs	r3, #0
 801a8de:	4423      	add	r3, r4
 801a8e0:	b29a      	uxth	r2, r3
 801a8e2:	4b2a      	ldr	r3, [pc, #168]	@ (801a98c <tcp_receive+0xf18>)
 801a8e4:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801a8e6:	4b29      	ldr	r3, [pc, #164]	@ (801a98c <tcp_receive+0xf18>)
 801a8e8:	881b      	ldrh	r3, [r3, #0]
 801a8ea:	461a      	mov	r2, r3
 801a8ec:	4b25      	ldr	r3, [pc, #148]	@ (801a984 <tcp_receive+0xf10>)
 801a8ee:	681b      	ldr	r3, [r3, #0]
 801a8f0:	441a      	add	r2, r3
 801a8f2:	687b      	ldr	r3, [r7, #4]
 801a8f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a8f6:	6879      	ldr	r1, [r7, #4]
 801a8f8:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801a8fa:	440b      	add	r3, r1
 801a8fc:	429a      	cmp	r2, r3
 801a8fe:	d019      	beq.n	801a934 <tcp_receive+0xec0>
 801a900:	4b23      	ldr	r3, [pc, #140]	@ (801a990 <tcp_receive+0xf1c>)
 801a902:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 801a906:	4923      	ldr	r1, [pc, #140]	@ (801a994 <tcp_receive+0xf20>)
 801a908:	4823      	ldr	r0, [pc, #140]	@ (801a998 <tcp_receive+0xf24>)
 801a90a:	f004 feef 	bl	801f6ec <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 801a90e:	e011      	b.n	801a934 <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 801a910:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a912:	681b      	ldr	r3, [r3, #0]
 801a914:	63bb      	str	r3, [r7, #56]	@ 0x38
 801a916:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a918:	2b00      	cmp	r3, #0
 801a91a:	f47f aea5 	bne.w	801a668 <tcp_receive+0xbf4>
 801a91e:	e00a      	b.n	801a936 <tcp_receive+0xec2>
                break;
 801a920:	bf00      	nop
 801a922:	e008      	b.n	801a936 <tcp_receive+0xec2>
                break;
 801a924:	bf00      	nop
 801a926:	e006      	b.n	801a936 <tcp_receive+0xec2>
                  break;
 801a928:	bf00      	nop
 801a92a:	e004      	b.n	801a936 <tcp_receive+0xec2>
                  break;
 801a92c:	bf00      	nop
 801a92e:	e002      	b.n	801a936 <tcp_receive+0xec2>
                  break;
 801a930:	bf00      	nop
 801a932:	e000      	b.n	801a936 <tcp_receive+0xec2>
                break;
 801a934:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 801a936:	6878      	ldr	r0, [r7, #4]
 801a938:	f001 fa30 	bl	801bd9c <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 801a93c:	e003      	b.n	801a946 <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 801a93e:	6878      	ldr	r0, [r7, #4]
 801a940:	f001 fa2c 	bl	801bd9c <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801a944:	e01a      	b.n	801a97c <tcp_receive+0xf08>
 801a946:	e019      	b.n	801a97c <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 801a948:	4b0e      	ldr	r3, [pc, #56]	@ (801a984 <tcp_receive+0xf10>)
 801a94a:	681a      	ldr	r2, [r3, #0]
 801a94c:	687b      	ldr	r3, [r7, #4]
 801a94e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a950:	1ad3      	subs	r3, r2, r3
 801a952:	2b00      	cmp	r3, #0
 801a954:	db0a      	blt.n	801a96c <tcp_receive+0xef8>
 801a956:	4b0b      	ldr	r3, [pc, #44]	@ (801a984 <tcp_receive+0xf10>)
 801a958:	681a      	ldr	r2, [r3, #0]
 801a95a:	687b      	ldr	r3, [r7, #4]
 801a95c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a95e:	6879      	ldr	r1, [r7, #4]
 801a960:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801a962:	440b      	add	r3, r1
 801a964:	1ad3      	subs	r3, r2, r3
 801a966:	3301      	adds	r3, #1
 801a968:	2b00      	cmp	r3, #0
 801a96a:	dd07      	ble.n	801a97c <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 801a96c:	687b      	ldr	r3, [r7, #4]
 801a96e:	8b5b      	ldrh	r3, [r3, #26]
 801a970:	f043 0302 	orr.w	r3, r3, #2
 801a974:	b29a      	uxth	r2, r3
 801a976:	687b      	ldr	r3, [r7, #4]
 801a978:	835a      	strh	r2, [r3, #26]
    }
  }
}
 801a97a:	e7ff      	b.n	801a97c <tcp_receive+0xf08>
 801a97c:	bf00      	nop
 801a97e:	3750      	adds	r7, #80	@ 0x50
 801a980:	46bd      	mov	sp, r7
 801a982:	bdb0      	pop	{r4, r5, r7, pc}
 801a984:	24014510 	.word	0x24014510
 801a988:	240144f0 	.word	0x240144f0
 801a98c:	2401451a 	.word	0x2401451a
 801a990:	08021af8 	.word	0x08021af8
 801a994:	08021ea0 	.word	0x08021ea0
 801a998:	08021b44 	.word	0x08021b44

0801a99c <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 801a99c:	b480      	push	{r7}
 801a99e:	b083      	sub	sp, #12
 801a9a0:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 801a9a2:	4b15      	ldr	r3, [pc, #84]	@ (801a9f8 <tcp_get_next_optbyte+0x5c>)
 801a9a4:	881b      	ldrh	r3, [r3, #0]
 801a9a6:	1c5a      	adds	r2, r3, #1
 801a9a8:	b291      	uxth	r1, r2
 801a9aa:	4a13      	ldr	r2, [pc, #76]	@ (801a9f8 <tcp_get_next_optbyte+0x5c>)
 801a9ac:	8011      	strh	r1, [r2, #0]
 801a9ae:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801a9b0:	4b12      	ldr	r3, [pc, #72]	@ (801a9fc <tcp_get_next_optbyte+0x60>)
 801a9b2:	681b      	ldr	r3, [r3, #0]
 801a9b4:	2b00      	cmp	r3, #0
 801a9b6:	d004      	beq.n	801a9c2 <tcp_get_next_optbyte+0x26>
 801a9b8:	4b11      	ldr	r3, [pc, #68]	@ (801aa00 <tcp_get_next_optbyte+0x64>)
 801a9ba:	881b      	ldrh	r3, [r3, #0]
 801a9bc:	88fa      	ldrh	r2, [r7, #6]
 801a9be:	429a      	cmp	r2, r3
 801a9c0:	d208      	bcs.n	801a9d4 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 801a9c2:	4b10      	ldr	r3, [pc, #64]	@ (801aa04 <tcp_get_next_optbyte+0x68>)
 801a9c4:	681b      	ldr	r3, [r3, #0]
 801a9c6:	3314      	adds	r3, #20
 801a9c8:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 801a9ca:	88fb      	ldrh	r3, [r7, #6]
 801a9cc:	683a      	ldr	r2, [r7, #0]
 801a9ce:	4413      	add	r3, r2
 801a9d0:	781b      	ldrb	r3, [r3, #0]
 801a9d2:	e00b      	b.n	801a9ec <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801a9d4:	88fb      	ldrh	r3, [r7, #6]
 801a9d6:	b2da      	uxtb	r2, r3
 801a9d8:	4b09      	ldr	r3, [pc, #36]	@ (801aa00 <tcp_get_next_optbyte+0x64>)
 801a9da:	881b      	ldrh	r3, [r3, #0]
 801a9dc:	b2db      	uxtb	r3, r3
 801a9de:	1ad3      	subs	r3, r2, r3
 801a9e0:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 801a9e2:	4b06      	ldr	r3, [pc, #24]	@ (801a9fc <tcp_get_next_optbyte+0x60>)
 801a9e4:	681a      	ldr	r2, [r3, #0]
 801a9e6:	797b      	ldrb	r3, [r7, #5]
 801a9e8:	4413      	add	r3, r2
 801a9ea:	781b      	ldrb	r3, [r3, #0]
  }
}
 801a9ec:	4618      	mov	r0, r3
 801a9ee:	370c      	adds	r7, #12
 801a9f0:	46bd      	mov	sp, r7
 801a9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a9f6:	4770      	bx	lr
 801a9f8:	2401450c 	.word	0x2401450c
 801a9fc:	24014508 	.word	0x24014508
 801aa00:	24014506 	.word	0x24014506
 801aa04:	24014500 	.word	0x24014500

0801aa08 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 801aa08:	b580      	push	{r7, lr}
 801aa0a:	b084      	sub	sp, #16
 801aa0c:	af00      	add	r7, sp, #0
 801aa0e:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 801aa10:	687b      	ldr	r3, [r7, #4]
 801aa12:	2b00      	cmp	r3, #0
 801aa14:	d106      	bne.n	801aa24 <tcp_parseopt+0x1c>
 801aa16:	4b32      	ldr	r3, [pc, #200]	@ (801aae0 <tcp_parseopt+0xd8>)
 801aa18:	f240 727d 	movw	r2, #1917	@ 0x77d
 801aa1c:	4931      	ldr	r1, [pc, #196]	@ (801aae4 <tcp_parseopt+0xdc>)
 801aa1e:	4832      	ldr	r0, [pc, #200]	@ (801aae8 <tcp_parseopt+0xe0>)
 801aa20:	f004 fe64 	bl	801f6ec <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 801aa24:	4b31      	ldr	r3, [pc, #196]	@ (801aaec <tcp_parseopt+0xe4>)
 801aa26:	881b      	ldrh	r3, [r3, #0]
 801aa28:	2b00      	cmp	r3, #0
 801aa2a:	d056      	beq.n	801aada <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801aa2c:	4b30      	ldr	r3, [pc, #192]	@ (801aaf0 <tcp_parseopt+0xe8>)
 801aa2e:	2200      	movs	r2, #0
 801aa30:	801a      	strh	r2, [r3, #0]
 801aa32:	e046      	b.n	801aac2 <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 801aa34:	f7ff ffb2 	bl	801a99c <tcp_get_next_optbyte>
 801aa38:	4603      	mov	r3, r0
 801aa3a:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 801aa3c:	7bfb      	ldrb	r3, [r7, #15]
 801aa3e:	2b02      	cmp	r3, #2
 801aa40:	d006      	beq.n	801aa50 <tcp_parseopt+0x48>
 801aa42:	2b02      	cmp	r3, #2
 801aa44:	dc2a      	bgt.n	801aa9c <tcp_parseopt+0x94>
 801aa46:	2b00      	cmp	r3, #0
 801aa48:	d042      	beq.n	801aad0 <tcp_parseopt+0xc8>
 801aa4a:	2b01      	cmp	r3, #1
 801aa4c:	d038      	beq.n	801aac0 <tcp_parseopt+0xb8>
 801aa4e:	e025      	b.n	801aa9c <tcp_parseopt+0x94>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 801aa50:	f7ff ffa4 	bl	801a99c <tcp_get_next_optbyte>
 801aa54:	4603      	mov	r3, r0
 801aa56:	2b04      	cmp	r3, #4
 801aa58:	d13c      	bne.n	801aad4 <tcp_parseopt+0xcc>
 801aa5a:	4b25      	ldr	r3, [pc, #148]	@ (801aaf0 <tcp_parseopt+0xe8>)
 801aa5c:	881b      	ldrh	r3, [r3, #0]
 801aa5e:	3301      	adds	r3, #1
 801aa60:	4a22      	ldr	r2, [pc, #136]	@ (801aaec <tcp_parseopt+0xe4>)
 801aa62:	8812      	ldrh	r2, [r2, #0]
 801aa64:	4293      	cmp	r3, r2
 801aa66:	da35      	bge.n	801aad4 <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801aa68:	f7ff ff98 	bl	801a99c <tcp_get_next_optbyte>
 801aa6c:	4603      	mov	r3, r0
 801aa6e:	021b      	lsls	r3, r3, #8
 801aa70:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 801aa72:	f7ff ff93 	bl	801a99c <tcp_get_next_optbyte>
 801aa76:	4603      	mov	r3, r0
 801aa78:	461a      	mov	r2, r3
 801aa7a:	89bb      	ldrh	r3, [r7, #12]
 801aa7c:	4313      	orrs	r3, r2
 801aa7e:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 801aa80:	89bb      	ldrh	r3, [r7, #12]
 801aa82:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 801aa86:	d804      	bhi.n	801aa92 <tcp_parseopt+0x8a>
 801aa88:	89bb      	ldrh	r3, [r7, #12]
 801aa8a:	2b00      	cmp	r3, #0
 801aa8c:	d001      	beq.n	801aa92 <tcp_parseopt+0x8a>
 801aa8e:	89ba      	ldrh	r2, [r7, #12]
 801aa90:	e001      	b.n	801aa96 <tcp_parseopt+0x8e>
 801aa92:	f44f 7206 	mov.w	r2, #536	@ 0x218
 801aa96:	687b      	ldr	r3, [r7, #4]
 801aa98:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 801aa9a:	e012      	b.n	801aac2 <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 801aa9c:	f7ff ff7e 	bl	801a99c <tcp_get_next_optbyte>
 801aaa0:	4603      	mov	r3, r0
 801aaa2:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 801aaa4:	7afb      	ldrb	r3, [r7, #11]
 801aaa6:	2b01      	cmp	r3, #1
 801aaa8:	d916      	bls.n	801aad8 <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 801aaaa:	7afb      	ldrb	r3, [r7, #11]
 801aaac:	b29a      	uxth	r2, r3
 801aaae:	4b10      	ldr	r3, [pc, #64]	@ (801aaf0 <tcp_parseopt+0xe8>)
 801aab0:	881b      	ldrh	r3, [r3, #0]
 801aab2:	4413      	add	r3, r2
 801aab4:	b29b      	uxth	r3, r3
 801aab6:	3b02      	subs	r3, #2
 801aab8:	b29a      	uxth	r2, r3
 801aaba:	4b0d      	ldr	r3, [pc, #52]	@ (801aaf0 <tcp_parseopt+0xe8>)
 801aabc:	801a      	strh	r2, [r3, #0]
 801aabe:	e000      	b.n	801aac2 <tcp_parseopt+0xba>
          break;
 801aac0:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801aac2:	4b0b      	ldr	r3, [pc, #44]	@ (801aaf0 <tcp_parseopt+0xe8>)
 801aac4:	881a      	ldrh	r2, [r3, #0]
 801aac6:	4b09      	ldr	r3, [pc, #36]	@ (801aaec <tcp_parseopt+0xe4>)
 801aac8:	881b      	ldrh	r3, [r3, #0]
 801aaca:	429a      	cmp	r2, r3
 801aacc:	d3b2      	bcc.n	801aa34 <tcp_parseopt+0x2c>
 801aace:	e004      	b.n	801aada <tcp_parseopt+0xd2>
          return;
 801aad0:	bf00      	nop
 801aad2:	e002      	b.n	801aada <tcp_parseopt+0xd2>
            return;
 801aad4:	bf00      	nop
 801aad6:	e000      	b.n	801aada <tcp_parseopt+0xd2>
            return;
 801aad8:	bf00      	nop
      }
    }
  }
}
 801aada:	3710      	adds	r7, #16
 801aadc:	46bd      	mov	sp, r7
 801aade:	bd80      	pop	{r7, pc}
 801aae0:	08021af8 	.word	0x08021af8
 801aae4:	08021f5c 	.word	0x08021f5c
 801aae8:	08021b44 	.word	0x08021b44
 801aaec:	24014504 	.word	0x24014504
 801aaf0:	2401450c 	.word	0x2401450c

0801aaf4 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 801aaf4:	b480      	push	{r7}
 801aaf6:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 801aaf8:	4b05      	ldr	r3, [pc, #20]	@ (801ab10 <tcp_trigger_input_pcb_close+0x1c>)
 801aafa:	781b      	ldrb	r3, [r3, #0]
 801aafc:	f043 0310 	orr.w	r3, r3, #16
 801ab00:	b2da      	uxtb	r2, r3
 801ab02:	4b03      	ldr	r3, [pc, #12]	@ (801ab10 <tcp_trigger_input_pcb_close+0x1c>)
 801ab04:	701a      	strb	r2, [r3, #0]
}
 801ab06:	bf00      	nop
 801ab08:	46bd      	mov	sp, r7
 801ab0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ab0e:	4770      	bx	lr
 801ab10:	2401451d 	.word	0x2401451d

0801ab14 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 801ab14:	b580      	push	{r7, lr}
 801ab16:	b084      	sub	sp, #16
 801ab18:	af00      	add	r7, sp, #0
 801ab1a:	60f8      	str	r0, [r7, #12]
 801ab1c:	60b9      	str	r1, [r7, #8]
 801ab1e:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801ab20:	68fb      	ldr	r3, [r7, #12]
 801ab22:	2b00      	cmp	r3, #0
 801ab24:	d00a      	beq.n	801ab3c <tcp_route+0x28>
 801ab26:	68fb      	ldr	r3, [r7, #12]
 801ab28:	7a1b      	ldrb	r3, [r3, #8]
 801ab2a:	2b00      	cmp	r3, #0
 801ab2c:	d006      	beq.n	801ab3c <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 801ab2e:	68fb      	ldr	r3, [r7, #12]
 801ab30:	7a1b      	ldrb	r3, [r3, #8]
 801ab32:	4618      	mov	r0, r3
 801ab34:	f7fb fb14 	bl	8016160 <netif_get_by_index>
 801ab38:	4603      	mov	r3, r0
 801ab3a:	e003      	b.n	801ab44 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 801ab3c:	6878      	ldr	r0, [r7, #4]
 801ab3e:	f003 f939 	bl	801ddb4 <ip4_route>
 801ab42:	4603      	mov	r3, r0
  }
}
 801ab44:	4618      	mov	r0, r3
 801ab46:	3710      	adds	r7, #16
 801ab48:	46bd      	mov	sp, r7
 801ab4a:	bd80      	pop	{r7, pc}

0801ab4c <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 801ab4c:	b590      	push	{r4, r7, lr}
 801ab4e:	b087      	sub	sp, #28
 801ab50:	af00      	add	r7, sp, #0
 801ab52:	60f8      	str	r0, [r7, #12]
 801ab54:	60b9      	str	r1, [r7, #8]
 801ab56:	603b      	str	r3, [r7, #0]
 801ab58:	4613      	mov	r3, r2
 801ab5a:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 801ab5c:	68fb      	ldr	r3, [r7, #12]
 801ab5e:	2b00      	cmp	r3, #0
 801ab60:	d105      	bne.n	801ab6e <tcp_create_segment+0x22>
 801ab62:	4b43      	ldr	r3, [pc, #268]	@ (801ac70 <tcp_create_segment+0x124>)
 801ab64:	22a3      	movs	r2, #163	@ 0xa3
 801ab66:	4943      	ldr	r1, [pc, #268]	@ (801ac74 <tcp_create_segment+0x128>)
 801ab68:	4843      	ldr	r0, [pc, #268]	@ (801ac78 <tcp_create_segment+0x12c>)
 801ab6a:	f004 fdbf 	bl	801f6ec <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 801ab6e:	68bb      	ldr	r3, [r7, #8]
 801ab70:	2b00      	cmp	r3, #0
 801ab72:	d105      	bne.n	801ab80 <tcp_create_segment+0x34>
 801ab74:	4b3e      	ldr	r3, [pc, #248]	@ (801ac70 <tcp_create_segment+0x124>)
 801ab76:	22a4      	movs	r2, #164	@ 0xa4
 801ab78:	4940      	ldr	r1, [pc, #256]	@ (801ac7c <tcp_create_segment+0x130>)
 801ab7a:	483f      	ldr	r0, [pc, #252]	@ (801ac78 <tcp_create_segment+0x12c>)
 801ab7c:	f004 fdb6 	bl	801f6ec <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801ab80:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801ab84:	009b      	lsls	r3, r3, #2
 801ab86:	b2db      	uxtb	r3, r3
 801ab88:	f003 0304 	and.w	r3, r3, #4
 801ab8c:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801ab8e:	2003      	movs	r0, #3
 801ab90:	f7fa ff5a 	bl	8015a48 <memp_malloc>
 801ab94:	6138      	str	r0, [r7, #16]
 801ab96:	693b      	ldr	r3, [r7, #16]
 801ab98:	2b00      	cmp	r3, #0
 801ab9a:	d104      	bne.n	801aba6 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 801ab9c:	68b8      	ldr	r0, [r7, #8]
 801ab9e:	f7fb fe6b 	bl	8016878 <pbuf_free>
    return NULL;
 801aba2:	2300      	movs	r3, #0
 801aba4:	e060      	b.n	801ac68 <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 801aba6:	693b      	ldr	r3, [r7, #16]
 801aba8:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 801abac:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 801abae:	693b      	ldr	r3, [r7, #16]
 801abb0:	2200      	movs	r2, #0
 801abb2:	601a      	str	r2, [r3, #0]
  seg->p = p;
 801abb4:	693b      	ldr	r3, [r7, #16]
 801abb6:	68ba      	ldr	r2, [r7, #8]
 801abb8:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801abba:	68bb      	ldr	r3, [r7, #8]
 801abbc:	891a      	ldrh	r2, [r3, #8]
 801abbe:	7dfb      	ldrb	r3, [r7, #23]
 801abc0:	b29b      	uxth	r3, r3
 801abc2:	429a      	cmp	r2, r3
 801abc4:	d205      	bcs.n	801abd2 <tcp_create_segment+0x86>
 801abc6:	4b2a      	ldr	r3, [pc, #168]	@ (801ac70 <tcp_create_segment+0x124>)
 801abc8:	22b0      	movs	r2, #176	@ 0xb0
 801abca:	492d      	ldr	r1, [pc, #180]	@ (801ac80 <tcp_create_segment+0x134>)
 801abcc:	482a      	ldr	r0, [pc, #168]	@ (801ac78 <tcp_create_segment+0x12c>)
 801abce:	f004 fd8d 	bl	801f6ec <iprintf>
  seg->len = p->tot_len - optlen;
 801abd2:	68bb      	ldr	r3, [r7, #8]
 801abd4:	891a      	ldrh	r2, [r3, #8]
 801abd6:	7dfb      	ldrb	r3, [r7, #23]
 801abd8:	b29b      	uxth	r3, r3
 801abda:	1ad3      	subs	r3, r2, r3
 801abdc:	b29a      	uxth	r2, r3
 801abde:	693b      	ldr	r3, [r7, #16]
 801abe0:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 801abe2:	2114      	movs	r1, #20
 801abe4:	68b8      	ldr	r0, [r7, #8]
 801abe6:	f7fb fdb1 	bl	801674c <pbuf_add_header>
 801abea:	4603      	mov	r3, r0
 801abec:	2b00      	cmp	r3, #0
 801abee:	d004      	beq.n	801abfa <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 801abf0:	6938      	ldr	r0, [r7, #16]
 801abf2:	f7fd f8d2 	bl	8017d9a <tcp_seg_free>
    return NULL;
 801abf6:	2300      	movs	r3, #0
 801abf8:	e036      	b.n	801ac68 <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 801abfa:	693b      	ldr	r3, [r7, #16]
 801abfc:	685b      	ldr	r3, [r3, #4]
 801abfe:	685a      	ldr	r2, [r3, #4]
 801ac00:	693b      	ldr	r3, [r7, #16]
 801ac02:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 801ac04:	68fb      	ldr	r3, [r7, #12]
 801ac06:	8ada      	ldrh	r2, [r3, #22]
 801ac08:	693b      	ldr	r3, [r7, #16]
 801ac0a:	68dc      	ldr	r4, [r3, #12]
 801ac0c:	4610      	mov	r0, r2
 801ac0e:	f7fa fdcd 	bl	80157ac <lwip_htons>
 801ac12:	4603      	mov	r3, r0
 801ac14:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 801ac16:	68fb      	ldr	r3, [r7, #12]
 801ac18:	8b1a      	ldrh	r2, [r3, #24]
 801ac1a:	693b      	ldr	r3, [r7, #16]
 801ac1c:	68dc      	ldr	r4, [r3, #12]
 801ac1e:	4610      	mov	r0, r2
 801ac20:	f7fa fdc4 	bl	80157ac <lwip_htons>
 801ac24:	4603      	mov	r3, r0
 801ac26:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 801ac28:	693b      	ldr	r3, [r7, #16]
 801ac2a:	68dc      	ldr	r4, [r3, #12]
 801ac2c:	6838      	ldr	r0, [r7, #0]
 801ac2e:	f7fa fdd3 	bl	80157d8 <lwip_htonl>
 801ac32:	4603      	mov	r3, r0
 801ac34:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801ac36:	7dfb      	ldrb	r3, [r7, #23]
 801ac38:	089b      	lsrs	r3, r3, #2
 801ac3a:	b2db      	uxtb	r3, r3
 801ac3c:	3305      	adds	r3, #5
 801ac3e:	b29b      	uxth	r3, r3
 801ac40:	031b      	lsls	r3, r3, #12
 801ac42:	b29a      	uxth	r2, r3
 801ac44:	79fb      	ldrb	r3, [r7, #7]
 801ac46:	b29b      	uxth	r3, r3
 801ac48:	4313      	orrs	r3, r2
 801ac4a:	b29a      	uxth	r2, r3
 801ac4c:	693b      	ldr	r3, [r7, #16]
 801ac4e:	68dc      	ldr	r4, [r3, #12]
 801ac50:	4610      	mov	r0, r2
 801ac52:	f7fa fdab 	bl	80157ac <lwip_htons>
 801ac56:	4603      	mov	r3, r0
 801ac58:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 801ac5a:	693b      	ldr	r3, [r7, #16]
 801ac5c:	68db      	ldr	r3, [r3, #12]
 801ac5e:	2200      	movs	r2, #0
 801ac60:	749a      	strb	r2, [r3, #18]
 801ac62:	2200      	movs	r2, #0
 801ac64:	74da      	strb	r2, [r3, #19]
  return seg;
 801ac66:	693b      	ldr	r3, [r7, #16]
}
 801ac68:	4618      	mov	r0, r3
 801ac6a:	371c      	adds	r7, #28
 801ac6c:	46bd      	mov	sp, r7
 801ac6e:	bd90      	pop	{r4, r7, pc}
 801ac70:	08021f78 	.word	0x08021f78
 801ac74:	08021fac 	.word	0x08021fac
 801ac78:	08021fcc 	.word	0x08021fcc
 801ac7c:	08021ff4 	.word	0x08021ff4
 801ac80:	08022018 	.word	0x08022018

0801ac84 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 801ac84:	b590      	push	{r4, r7, lr}
 801ac86:	b08b      	sub	sp, #44	@ 0x2c
 801ac88:	af02      	add	r7, sp, #8
 801ac8a:	6078      	str	r0, [r7, #4]
 801ac8c:	460b      	mov	r3, r1
 801ac8e:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 801ac90:	2300      	movs	r3, #0
 801ac92:	61fb      	str	r3, [r7, #28]
 801ac94:	2300      	movs	r3, #0
 801ac96:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 801ac98:	2300      	movs	r3, #0
 801ac9a:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 801ac9c:	687b      	ldr	r3, [r7, #4]
 801ac9e:	2b00      	cmp	r3, #0
 801aca0:	d106      	bne.n	801acb0 <tcp_split_unsent_seg+0x2c>
 801aca2:	4b95      	ldr	r3, [pc, #596]	@ (801aef8 <tcp_split_unsent_seg+0x274>)
 801aca4:	f240 324b 	movw	r2, #843	@ 0x34b
 801aca8:	4994      	ldr	r1, [pc, #592]	@ (801aefc <tcp_split_unsent_seg+0x278>)
 801acaa:	4895      	ldr	r0, [pc, #596]	@ (801af00 <tcp_split_unsent_seg+0x27c>)
 801acac:	f004 fd1e 	bl	801f6ec <iprintf>

  useg = pcb->unsent;
 801acb0:	687b      	ldr	r3, [r7, #4]
 801acb2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801acb4:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 801acb6:	697b      	ldr	r3, [r7, #20]
 801acb8:	2b00      	cmp	r3, #0
 801acba:	d102      	bne.n	801acc2 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 801acbc:	f04f 33ff 	mov.w	r3, #4294967295
 801acc0:	e116      	b.n	801aef0 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 801acc2:	887b      	ldrh	r3, [r7, #2]
 801acc4:	2b00      	cmp	r3, #0
 801acc6:	d109      	bne.n	801acdc <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 801acc8:	4b8b      	ldr	r3, [pc, #556]	@ (801aef8 <tcp_split_unsent_seg+0x274>)
 801acca:	f240 3253 	movw	r2, #851	@ 0x353
 801acce:	498d      	ldr	r1, [pc, #564]	@ (801af04 <tcp_split_unsent_seg+0x280>)
 801acd0:	488b      	ldr	r0, [pc, #556]	@ (801af00 <tcp_split_unsent_seg+0x27c>)
 801acd2:	f004 fd0b 	bl	801f6ec <iprintf>
    return ERR_VAL;
 801acd6:	f06f 0305 	mvn.w	r3, #5
 801acda:	e109      	b.n	801aef0 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 801acdc:	697b      	ldr	r3, [r7, #20]
 801acde:	891b      	ldrh	r3, [r3, #8]
 801ace0:	887a      	ldrh	r2, [r7, #2]
 801ace2:	429a      	cmp	r2, r3
 801ace4:	d301      	bcc.n	801acea <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 801ace6:	2300      	movs	r3, #0
 801ace8:	e102      	b.n	801aef0 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 801acea:	687b      	ldr	r3, [r7, #4]
 801acec:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801acee:	887a      	ldrh	r2, [r7, #2]
 801acf0:	429a      	cmp	r2, r3
 801acf2:	d906      	bls.n	801ad02 <tcp_split_unsent_seg+0x7e>
 801acf4:	4b80      	ldr	r3, [pc, #512]	@ (801aef8 <tcp_split_unsent_seg+0x274>)
 801acf6:	f240 325b 	movw	r2, #859	@ 0x35b
 801acfa:	4983      	ldr	r1, [pc, #524]	@ (801af08 <tcp_split_unsent_seg+0x284>)
 801acfc:	4880      	ldr	r0, [pc, #512]	@ (801af00 <tcp_split_unsent_seg+0x27c>)
 801acfe:	f004 fcf5 	bl	801f6ec <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801ad02:	697b      	ldr	r3, [r7, #20]
 801ad04:	891b      	ldrh	r3, [r3, #8]
 801ad06:	2b00      	cmp	r3, #0
 801ad08:	d106      	bne.n	801ad18 <tcp_split_unsent_seg+0x94>
 801ad0a:	4b7b      	ldr	r3, [pc, #492]	@ (801aef8 <tcp_split_unsent_seg+0x274>)
 801ad0c:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 801ad10:	497e      	ldr	r1, [pc, #504]	@ (801af0c <tcp_split_unsent_seg+0x288>)
 801ad12:	487b      	ldr	r0, [pc, #492]	@ (801af00 <tcp_split_unsent_seg+0x27c>)
 801ad14:	f004 fcea 	bl	801f6ec <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 801ad18:	697b      	ldr	r3, [r7, #20]
 801ad1a:	7a9b      	ldrb	r3, [r3, #10]
 801ad1c:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 801ad1e:	7bfb      	ldrb	r3, [r7, #15]
 801ad20:	009b      	lsls	r3, r3, #2
 801ad22:	b2db      	uxtb	r3, r3
 801ad24:	f003 0304 	and.w	r3, r3, #4
 801ad28:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 801ad2a:	697b      	ldr	r3, [r7, #20]
 801ad2c:	891a      	ldrh	r2, [r3, #8]
 801ad2e:	887b      	ldrh	r3, [r7, #2]
 801ad30:	1ad3      	subs	r3, r2, r3
 801ad32:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 801ad34:	7bbb      	ldrb	r3, [r7, #14]
 801ad36:	b29a      	uxth	r2, r3
 801ad38:	89bb      	ldrh	r3, [r7, #12]
 801ad3a:	4413      	add	r3, r2
 801ad3c:	b29b      	uxth	r3, r3
 801ad3e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801ad42:	4619      	mov	r1, r3
 801ad44:	2036      	movs	r0, #54	@ 0x36
 801ad46:	f7fb fab5 	bl	80162b4 <pbuf_alloc>
 801ad4a:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801ad4c:	693b      	ldr	r3, [r7, #16]
 801ad4e:	2b00      	cmp	r3, #0
 801ad50:	f000 80b7 	beq.w	801aec2 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 801ad54:	697b      	ldr	r3, [r7, #20]
 801ad56:	685b      	ldr	r3, [r3, #4]
 801ad58:	891a      	ldrh	r2, [r3, #8]
 801ad5a:	697b      	ldr	r3, [r7, #20]
 801ad5c:	891b      	ldrh	r3, [r3, #8]
 801ad5e:	1ad3      	subs	r3, r2, r3
 801ad60:	b29a      	uxth	r2, r3
 801ad62:	887b      	ldrh	r3, [r7, #2]
 801ad64:	4413      	add	r3, r2
 801ad66:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 801ad68:	697b      	ldr	r3, [r7, #20]
 801ad6a:	6858      	ldr	r0, [r3, #4]
 801ad6c:	693b      	ldr	r3, [r7, #16]
 801ad6e:	685a      	ldr	r2, [r3, #4]
 801ad70:	7bbb      	ldrb	r3, [r7, #14]
 801ad72:	18d1      	adds	r1, r2, r3
 801ad74:	897b      	ldrh	r3, [r7, #10]
 801ad76:	89ba      	ldrh	r2, [r7, #12]
 801ad78:	f7fb ff84 	bl	8016c84 <pbuf_copy_partial>
 801ad7c:	4603      	mov	r3, r0
 801ad7e:	461a      	mov	r2, r3
 801ad80:	89bb      	ldrh	r3, [r7, #12]
 801ad82:	4293      	cmp	r3, r2
 801ad84:	f040 809f 	bne.w	801aec6 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 801ad88:	697b      	ldr	r3, [r7, #20]
 801ad8a:	68db      	ldr	r3, [r3, #12]
 801ad8c:	899b      	ldrh	r3, [r3, #12]
 801ad8e:	b29b      	uxth	r3, r3
 801ad90:	4618      	mov	r0, r3
 801ad92:	f7fa fd0b 	bl	80157ac <lwip_htons>
 801ad96:	4603      	mov	r3, r0
 801ad98:	b2db      	uxtb	r3, r3
 801ad9a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801ad9e:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 801ada0:	2300      	movs	r3, #0
 801ada2:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 801ada4:	7efb      	ldrb	r3, [r7, #27]
 801ada6:	f003 0308 	and.w	r3, r3, #8
 801adaa:	2b00      	cmp	r3, #0
 801adac:	d007      	beq.n	801adbe <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 801adae:	7efb      	ldrb	r3, [r7, #27]
 801adb0:	f023 0308 	bic.w	r3, r3, #8
 801adb4:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 801adb6:	7ebb      	ldrb	r3, [r7, #26]
 801adb8:	f043 0308 	orr.w	r3, r3, #8
 801adbc:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 801adbe:	7efb      	ldrb	r3, [r7, #27]
 801adc0:	f003 0301 	and.w	r3, r3, #1
 801adc4:	2b00      	cmp	r3, #0
 801adc6:	d007      	beq.n	801add8 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 801adc8:	7efb      	ldrb	r3, [r7, #27]
 801adca:	f023 0301 	bic.w	r3, r3, #1
 801adce:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 801add0:	7ebb      	ldrb	r3, [r7, #26]
 801add2:	f043 0301 	orr.w	r3, r3, #1
 801add6:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 801add8:	697b      	ldr	r3, [r7, #20]
 801adda:	68db      	ldr	r3, [r3, #12]
 801addc:	685b      	ldr	r3, [r3, #4]
 801adde:	4618      	mov	r0, r3
 801ade0:	f7fa fcfa 	bl	80157d8 <lwip_htonl>
 801ade4:	4602      	mov	r2, r0
 801ade6:	887b      	ldrh	r3, [r7, #2]
 801ade8:	18d1      	adds	r1, r2, r3
 801adea:	7eba      	ldrb	r2, [r7, #26]
 801adec:	7bfb      	ldrb	r3, [r7, #15]
 801adee:	9300      	str	r3, [sp, #0]
 801adf0:	460b      	mov	r3, r1
 801adf2:	6939      	ldr	r1, [r7, #16]
 801adf4:	6878      	ldr	r0, [r7, #4]
 801adf6:	f7ff fea9 	bl	801ab4c <tcp_create_segment>
 801adfa:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 801adfc:	69fb      	ldr	r3, [r7, #28]
 801adfe:	2b00      	cmp	r3, #0
 801ae00:	d063      	beq.n	801aeca <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801ae02:	697b      	ldr	r3, [r7, #20]
 801ae04:	685b      	ldr	r3, [r3, #4]
 801ae06:	4618      	mov	r0, r3
 801ae08:	f7fb fdc4 	bl	8016994 <pbuf_clen>
 801ae0c:	4603      	mov	r3, r0
 801ae0e:	461a      	mov	r2, r3
 801ae10:	687b      	ldr	r3, [r7, #4]
 801ae12:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801ae16:	1a9b      	subs	r3, r3, r2
 801ae18:	b29a      	uxth	r2, r3
 801ae1a:	687b      	ldr	r3, [r7, #4]
 801ae1c:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 801ae20:	697b      	ldr	r3, [r7, #20]
 801ae22:	6858      	ldr	r0, [r3, #4]
 801ae24:	697b      	ldr	r3, [r7, #20]
 801ae26:	685b      	ldr	r3, [r3, #4]
 801ae28:	891a      	ldrh	r2, [r3, #8]
 801ae2a:	89bb      	ldrh	r3, [r7, #12]
 801ae2c:	1ad3      	subs	r3, r2, r3
 801ae2e:	b29b      	uxth	r3, r3
 801ae30:	4619      	mov	r1, r3
 801ae32:	f7fb fb9d 	bl	8016570 <pbuf_realloc>
  useg->len -= remainder;
 801ae36:	697b      	ldr	r3, [r7, #20]
 801ae38:	891a      	ldrh	r2, [r3, #8]
 801ae3a:	89bb      	ldrh	r3, [r7, #12]
 801ae3c:	1ad3      	subs	r3, r2, r3
 801ae3e:	b29a      	uxth	r2, r3
 801ae40:	697b      	ldr	r3, [r7, #20]
 801ae42:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 801ae44:	697b      	ldr	r3, [r7, #20]
 801ae46:	68db      	ldr	r3, [r3, #12]
 801ae48:	899b      	ldrh	r3, [r3, #12]
 801ae4a:	b29c      	uxth	r4, r3
 801ae4c:	7efb      	ldrb	r3, [r7, #27]
 801ae4e:	b29b      	uxth	r3, r3
 801ae50:	4618      	mov	r0, r3
 801ae52:	f7fa fcab 	bl	80157ac <lwip_htons>
 801ae56:	4603      	mov	r3, r0
 801ae58:	461a      	mov	r2, r3
 801ae5a:	697b      	ldr	r3, [r7, #20]
 801ae5c:	68db      	ldr	r3, [r3, #12]
 801ae5e:	4322      	orrs	r2, r4
 801ae60:	b292      	uxth	r2, r2
 801ae62:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 801ae64:	697b      	ldr	r3, [r7, #20]
 801ae66:	685b      	ldr	r3, [r3, #4]
 801ae68:	4618      	mov	r0, r3
 801ae6a:	f7fb fd93 	bl	8016994 <pbuf_clen>
 801ae6e:	4603      	mov	r3, r0
 801ae70:	461a      	mov	r2, r3
 801ae72:	687b      	ldr	r3, [r7, #4]
 801ae74:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801ae78:	4413      	add	r3, r2
 801ae7a:	b29a      	uxth	r2, r3
 801ae7c:	687b      	ldr	r3, [r7, #4]
 801ae7e:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801ae82:	69fb      	ldr	r3, [r7, #28]
 801ae84:	685b      	ldr	r3, [r3, #4]
 801ae86:	4618      	mov	r0, r3
 801ae88:	f7fb fd84 	bl	8016994 <pbuf_clen>
 801ae8c:	4603      	mov	r3, r0
 801ae8e:	461a      	mov	r2, r3
 801ae90:	687b      	ldr	r3, [r7, #4]
 801ae92:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801ae96:	4413      	add	r3, r2
 801ae98:	b29a      	uxth	r2, r3
 801ae9a:	687b      	ldr	r3, [r7, #4]
 801ae9c:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 801aea0:	697b      	ldr	r3, [r7, #20]
 801aea2:	681a      	ldr	r2, [r3, #0]
 801aea4:	69fb      	ldr	r3, [r7, #28]
 801aea6:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 801aea8:	697b      	ldr	r3, [r7, #20]
 801aeaa:	69fa      	ldr	r2, [r7, #28]
 801aeac:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 801aeae:	69fb      	ldr	r3, [r7, #28]
 801aeb0:	681b      	ldr	r3, [r3, #0]
 801aeb2:	2b00      	cmp	r3, #0
 801aeb4:	d103      	bne.n	801aebe <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 801aeb6:	687b      	ldr	r3, [r7, #4]
 801aeb8:	2200      	movs	r2, #0
 801aeba:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 801aebe:	2300      	movs	r3, #0
 801aec0:	e016      	b.n	801aef0 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 801aec2:	bf00      	nop
 801aec4:	e002      	b.n	801aecc <tcp_split_unsent_seg+0x248>
    goto memerr;
 801aec6:	bf00      	nop
 801aec8:	e000      	b.n	801aecc <tcp_split_unsent_seg+0x248>
    goto memerr;
 801aeca:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 801aecc:	69fb      	ldr	r3, [r7, #28]
 801aece:	2b00      	cmp	r3, #0
 801aed0:	d006      	beq.n	801aee0 <tcp_split_unsent_seg+0x25c>
 801aed2:	4b09      	ldr	r3, [pc, #36]	@ (801aef8 <tcp_split_unsent_seg+0x274>)
 801aed4:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 801aed8:	490d      	ldr	r1, [pc, #52]	@ (801af10 <tcp_split_unsent_seg+0x28c>)
 801aeda:	4809      	ldr	r0, [pc, #36]	@ (801af00 <tcp_split_unsent_seg+0x27c>)
 801aedc:	f004 fc06 	bl	801f6ec <iprintf>
  if (p != NULL) {
 801aee0:	693b      	ldr	r3, [r7, #16]
 801aee2:	2b00      	cmp	r3, #0
 801aee4:	d002      	beq.n	801aeec <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 801aee6:	6938      	ldr	r0, [r7, #16]
 801aee8:	f7fb fcc6 	bl	8016878 <pbuf_free>
  }

  return ERR_MEM;
 801aeec:	f04f 33ff 	mov.w	r3, #4294967295
}
 801aef0:	4618      	mov	r0, r3
 801aef2:	3724      	adds	r7, #36	@ 0x24
 801aef4:	46bd      	mov	sp, r7
 801aef6:	bd90      	pop	{r4, r7, pc}
 801aef8:	08021f78 	.word	0x08021f78
 801aefc:	0802230c 	.word	0x0802230c
 801af00:	08021fcc 	.word	0x08021fcc
 801af04:	08022330 	.word	0x08022330
 801af08:	08022354 	.word	0x08022354
 801af0c:	08022364 	.word	0x08022364
 801af10:	08022374 	.word	0x08022374

0801af14 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 801af14:	b590      	push	{r4, r7, lr}
 801af16:	b085      	sub	sp, #20
 801af18:	af00      	add	r7, sp, #0
 801af1a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 801af1c:	687b      	ldr	r3, [r7, #4]
 801af1e:	2b00      	cmp	r3, #0
 801af20:	d106      	bne.n	801af30 <tcp_send_fin+0x1c>
 801af22:	4b21      	ldr	r3, [pc, #132]	@ (801afa8 <tcp_send_fin+0x94>)
 801af24:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 801af28:	4920      	ldr	r1, [pc, #128]	@ (801afac <tcp_send_fin+0x98>)
 801af2a:	4821      	ldr	r0, [pc, #132]	@ (801afb0 <tcp_send_fin+0x9c>)
 801af2c:	f004 fbde 	bl	801f6ec <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 801af30:	687b      	ldr	r3, [r7, #4]
 801af32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801af34:	2b00      	cmp	r3, #0
 801af36:	d02e      	beq.n	801af96 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801af38:	687b      	ldr	r3, [r7, #4]
 801af3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801af3c:	60fb      	str	r3, [r7, #12]
 801af3e:	e002      	b.n	801af46 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 801af40:	68fb      	ldr	r3, [r7, #12]
 801af42:	681b      	ldr	r3, [r3, #0]
 801af44:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801af46:	68fb      	ldr	r3, [r7, #12]
 801af48:	681b      	ldr	r3, [r3, #0]
 801af4a:	2b00      	cmp	r3, #0
 801af4c:	d1f8      	bne.n	801af40 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 801af4e:	68fb      	ldr	r3, [r7, #12]
 801af50:	68db      	ldr	r3, [r3, #12]
 801af52:	899b      	ldrh	r3, [r3, #12]
 801af54:	b29b      	uxth	r3, r3
 801af56:	4618      	mov	r0, r3
 801af58:	f7fa fc28 	bl	80157ac <lwip_htons>
 801af5c:	4603      	mov	r3, r0
 801af5e:	b2db      	uxtb	r3, r3
 801af60:	f003 0307 	and.w	r3, r3, #7
 801af64:	2b00      	cmp	r3, #0
 801af66:	d116      	bne.n	801af96 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 801af68:	68fb      	ldr	r3, [r7, #12]
 801af6a:	68db      	ldr	r3, [r3, #12]
 801af6c:	899b      	ldrh	r3, [r3, #12]
 801af6e:	b29c      	uxth	r4, r3
 801af70:	2001      	movs	r0, #1
 801af72:	f7fa fc1b 	bl	80157ac <lwip_htons>
 801af76:	4603      	mov	r3, r0
 801af78:	461a      	mov	r2, r3
 801af7a:	68fb      	ldr	r3, [r7, #12]
 801af7c:	68db      	ldr	r3, [r3, #12]
 801af7e:	4322      	orrs	r2, r4
 801af80:	b292      	uxth	r2, r2
 801af82:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 801af84:	687b      	ldr	r3, [r7, #4]
 801af86:	8b5b      	ldrh	r3, [r3, #26]
 801af88:	f043 0320 	orr.w	r3, r3, #32
 801af8c:	b29a      	uxth	r2, r3
 801af8e:	687b      	ldr	r3, [r7, #4]
 801af90:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 801af92:	2300      	movs	r3, #0
 801af94:	e004      	b.n	801afa0 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 801af96:	2101      	movs	r1, #1
 801af98:	6878      	ldr	r0, [r7, #4]
 801af9a:	f000 f80b 	bl	801afb4 <tcp_enqueue_flags>
 801af9e:	4603      	mov	r3, r0
}
 801afa0:	4618      	mov	r0, r3
 801afa2:	3714      	adds	r7, #20
 801afa4:	46bd      	mov	sp, r7
 801afa6:	bd90      	pop	{r4, r7, pc}
 801afa8:	08021f78 	.word	0x08021f78
 801afac:	08022380 	.word	0x08022380
 801afb0:	08021fcc 	.word	0x08021fcc

0801afb4 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 801afb4:	b580      	push	{r7, lr}
 801afb6:	b08a      	sub	sp, #40	@ 0x28
 801afb8:	af02      	add	r7, sp, #8
 801afba:	6078      	str	r0, [r7, #4]
 801afbc:	460b      	mov	r3, r1
 801afbe:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 801afc0:	2300      	movs	r3, #0
 801afc2:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 801afc4:	2300      	movs	r3, #0
 801afc6:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 801afc8:	78fb      	ldrb	r3, [r7, #3]
 801afca:	f003 0303 	and.w	r3, r3, #3
 801afce:	2b00      	cmp	r3, #0
 801afd0:	d106      	bne.n	801afe0 <tcp_enqueue_flags+0x2c>
 801afd2:	4b67      	ldr	r3, [pc, #412]	@ (801b170 <tcp_enqueue_flags+0x1bc>)
 801afd4:	f240 4211 	movw	r2, #1041	@ 0x411
 801afd8:	4966      	ldr	r1, [pc, #408]	@ (801b174 <tcp_enqueue_flags+0x1c0>)
 801afda:	4867      	ldr	r0, [pc, #412]	@ (801b178 <tcp_enqueue_flags+0x1c4>)
 801afdc:	f004 fb86 	bl	801f6ec <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 801afe0:	687b      	ldr	r3, [r7, #4]
 801afe2:	2b00      	cmp	r3, #0
 801afe4:	d106      	bne.n	801aff4 <tcp_enqueue_flags+0x40>
 801afe6:	4b62      	ldr	r3, [pc, #392]	@ (801b170 <tcp_enqueue_flags+0x1bc>)
 801afe8:	f240 4213 	movw	r2, #1043	@ 0x413
 801afec:	4963      	ldr	r1, [pc, #396]	@ (801b17c <tcp_enqueue_flags+0x1c8>)
 801afee:	4862      	ldr	r0, [pc, #392]	@ (801b178 <tcp_enqueue_flags+0x1c4>)
 801aff0:	f004 fb7c 	bl	801f6ec <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 801aff4:	78fb      	ldrb	r3, [r7, #3]
 801aff6:	f003 0302 	and.w	r3, r3, #2
 801affa:	2b00      	cmp	r3, #0
 801affc:	d001      	beq.n	801b002 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 801affe:	2301      	movs	r3, #1
 801b000:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801b002:	7ffb      	ldrb	r3, [r7, #31]
 801b004:	009b      	lsls	r3, r3, #2
 801b006:	b2db      	uxtb	r3, r3
 801b008:	f003 0304 	and.w	r3, r3, #4
 801b00c:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801b00e:	7dfb      	ldrb	r3, [r7, #23]
 801b010:	b29b      	uxth	r3, r3
 801b012:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801b016:	4619      	mov	r1, r3
 801b018:	2036      	movs	r0, #54	@ 0x36
 801b01a:	f7fb f94b 	bl	80162b4 <pbuf_alloc>
 801b01e:	6138      	str	r0, [r7, #16]
 801b020:	693b      	ldr	r3, [r7, #16]
 801b022:	2b00      	cmp	r3, #0
 801b024:	d109      	bne.n	801b03a <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801b026:	687b      	ldr	r3, [r7, #4]
 801b028:	8b5b      	ldrh	r3, [r3, #26]
 801b02a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801b02e:	b29a      	uxth	r2, r3
 801b030:	687b      	ldr	r3, [r7, #4]
 801b032:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801b034:	f04f 33ff 	mov.w	r3, #4294967295
 801b038:	e095      	b.n	801b166 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 801b03a:	693b      	ldr	r3, [r7, #16]
 801b03c:	895a      	ldrh	r2, [r3, #10]
 801b03e:	7dfb      	ldrb	r3, [r7, #23]
 801b040:	b29b      	uxth	r3, r3
 801b042:	429a      	cmp	r2, r3
 801b044:	d206      	bcs.n	801b054 <tcp_enqueue_flags+0xa0>
 801b046:	4b4a      	ldr	r3, [pc, #296]	@ (801b170 <tcp_enqueue_flags+0x1bc>)
 801b048:	f240 4239 	movw	r2, #1081	@ 0x439
 801b04c:	494c      	ldr	r1, [pc, #304]	@ (801b180 <tcp_enqueue_flags+0x1cc>)
 801b04e:	484a      	ldr	r0, [pc, #296]	@ (801b178 <tcp_enqueue_flags+0x1c4>)
 801b050:	f004 fb4c 	bl	801f6ec <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 801b054:	687b      	ldr	r3, [r7, #4]
 801b056:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 801b058:	78fa      	ldrb	r2, [r7, #3]
 801b05a:	7ffb      	ldrb	r3, [r7, #31]
 801b05c:	9300      	str	r3, [sp, #0]
 801b05e:	460b      	mov	r3, r1
 801b060:	6939      	ldr	r1, [r7, #16]
 801b062:	6878      	ldr	r0, [r7, #4]
 801b064:	f7ff fd72 	bl	801ab4c <tcp_create_segment>
 801b068:	60f8      	str	r0, [r7, #12]
 801b06a:	68fb      	ldr	r3, [r7, #12]
 801b06c:	2b00      	cmp	r3, #0
 801b06e:	d109      	bne.n	801b084 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801b070:	687b      	ldr	r3, [r7, #4]
 801b072:	8b5b      	ldrh	r3, [r3, #26]
 801b074:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801b078:	b29a      	uxth	r2, r3
 801b07a:	687b      	ldr	r3, [r7, #4]
 801b07c:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801b07e:	f04f 33ff 	mov.w	r3, #4294967295
 801b082:	e070      	b.n	801b166 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 801b084:	68fb      	ldr	r3, [r7, #12]
 801b086:	68db      	ldr	r3, [r3, #12]
 801b088:	f003 0303 	and.w	r3, r3, #3
 801b08c:	2b00      	cmp	r3, #0
 801b08e:	d006      	beq.n	801b09e <tcp_enqueue_flags+0xea>
 801b090:	4b37      	ldr	r3, [pc, #220]	@ (801b170 <tcp_enqueue_flags+0x1bc>)
 801b092:	f240 4242 	movw	r2, #1090	@ 0x442
 801b096:	493b      	ldr	r1, [pc, #236]	@ (801b184 <tcp_enqueue_flags+0x1d0>)
 801b098:	4837      	ldr	r0, [pc, #220]	@ (801b178 <tcp_enqueue_flags+0x1c4>)
 801b09a:	f004 fb27 	bl	801f6ec <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801b09e:	68fb      	ldr	r3, [r7, #12]
 801b0a0:	891b      	ldrh	r3, [r3, #8]
 801b0a2:	2b00      	cmp	r3, #0
 801b0a4:	d006      	beq.n	801b0b4 <tcp_enqueue_flags+0x100>
 801b0a6:	4b32      	ldr	r3, [pc, #200]	@ (801b170 <tcp_enqueue_flags+0x1bc>)
 801b0a8:	f240 4243 	movw	r2, #1091	@ 0x443
 801b0ac:	4936      	ldr	r1, [pc, #216]	@ (801b188 <tcp_enqueue_flags+0x1d4>)
 801b0ae:	4832      	ldr	r0, [pc, #200]	@ (801b178 <tcp_enqueue_flags+0x1c4>)
 801b0b0:	f004 fb1c 	bl	801f6ec <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 801b0b4:	687b      	ldr	r3, [r7, #4]
 801b0b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b0b8:	2b00      	cmp	r3, #0
 801b0ba:	d103      	bne.n	801b0c4 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 801b0bc:	687b      	ldr	r3, [r7, #4]
 801b0be:	68fa      	ldr	r2, [r7, #12]
 801b0c0:	66da      	str	r2, [r3, #108]	@ 0x6c
 801b0c2:	e00d      	b.n	801b0e0 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 801b0c4:	687b      	ldr	r3, [r7, #4]
 801b0c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b0c8:	61bb      	str	r3, [r7, #24]
 801b0ca:	e002      	b.n	801b0d2 <tcp_enqueue_flags+0x11e>
 801b0cc:	69bb      	ldr	r3, [r7, #24]
 801b0ce:	681b      	ldr	r3, [r3, #0]
 801b0d0:	61bb      	str	r3, [r7, #24]
 801b0d2:	69bb      	ldr	r3, [r7, #24]
 801b0d4:	681b      	ldr	r3, [r3, #0]
 801b0d6:	2b00      	cmp	r3, #0
 801b0d8:	d1f8      	bne.n	801b0cc <tcp_enqueue_flags+0x118>
    useg->next = seg;
 801b0da:	69bb      	ldr	r3, [r7, #24]
 801b0dc:	68fa      	ldr	r2, [r7, #12]
 801b0de:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 801b0e0:	687b      	ldr	r3, [r7, #4]
 801b0e2:	2200      	movs	r2, #0
 801b0e4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 801b0e8:	78fb      	ldrb	r3, [r7, #3]
 801b0ea:	f003 0302 	and.w	r3, r3, #2
 801b0ee:	2b00      	cmp	r3, #0
 801b0f0:	d104      	bne.n	801b0fc <tcp_enqueue_flags+0x148>
 801b0f2:	78fb      	ldrb	r3, [r7, #3]
 801b0f4:	f003 0301 	and.w	r3, r3, #1
 801b0f8:	2b00      	cmp	r3, #0
 801b0fa:	d004      	beq.n	801b106 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 801b0fc:	687b      	ldr	r3, [r7, #4]
 801b0fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801b100:	1c5a      	adds	r2, r3, #1
 801b102:	687b      	ldr	r3, [r7, #4]
 801b104:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 801b106:	78fb      	ldrb	r3, [r7, #3]
 801b108:	f003 0301 	and.w	r3, r3, #1
 801b10c:	2b00      	cmp	r3, #0
 801b10e:	d006      	beq.n	801b11e <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 801b110:	687b      	ldr	r3, [r7, #4]
 801b112:	8b5b      	ldrh	r3, [r3, #26]
 801b114:	f043 0320 	orr.w	r3, r3, #32
 801b118:	b29a      	uxth	r2, r3
 801b11a:	687b      	ldr	r3, [r7, #4]
 801b11c:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801b11e:	68fb      	ldr	r3, [r7, #12]
 801b120:	685b      	ldr	r3, [r3, #4]
 801b122:	4618      	mov	r0, r3
 801b124:	f7fb fc36 	bl	8016994 <pbuf_clen>
 801b128:	4603      	mov	r3, r0
 801b12a:	461a      	mov	r2, r3
 801b12c:	687b      	ldr	r3, [r7, #4]
 801b12e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801b132:	4413      	add	r3, r2
 801b134:	b29a      	uxth	r2, r3
 801b136:	687b      	ldr	r3, [r7, #4]
 801b138:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 801b13c:	687b      	ldr	r3, [r7, #4]
 801b13e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801b142:	2b00      	cmp	r3, #0
 801b144:	d00e      	beq.n	801b164 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801b146:	687b      	ldr	r3, [r7, #4]
 801b148:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801b14a:	2b00      	cmp	r3, #0
 801b14c:	d10a      	bne.n	801b164 <tcp_enqueue_flags+0x1b0>
 801b14e:	687b      	ldr	r3, [r7, #4]
 801b150:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b152:	2b00      	cmp	r3, #0
 801b154:	d106      	bne.n	801b164 <tcp_enqueue_flags+0x1b0>
 801b156:	4b06      	ldr	r3, [pc, #24]	@ (801b170 <tcp_enqueue_flags+0x1bc>)
 801b158:	f240 4265 	movw	r2, #1125	@ 0x465
 801b15c:	490b      	ldr	r1, [pc, #44]	@ (801b18c <tcp_enqueue_flags+0x1d8>)
 801b15e:	4806      	ldr	r0, [pc, #24]	@ (801b178 <tcp_enqueue_flags+0x1c4>)
 801b160:	f004 fac4 	bl	801f6ec <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 801b164:	2300      	movs	r3, #0
}
 801b166:	4618      	mov	r0, r3
 801b168:	3720      	adds	r7, #32
 801b16a:	46bd      	mov	sp, r7
 801b16c:	bd80      	pop	{r7, pc}
 801b16e:	bf00      	nop
 801b170:	08021f78 	.word	0x08021f78
 801b174:	0802239c 	.word	0x0802239c
 801b178:	08021fcc 	.word	0x08021fcc
 801b17c:	080223f4 	.word	0x080223f4
 801b180:	08022414 	.word	0x08022414
 801b184:	08022450 	.word	0x08022450
 801b188:	08022468 	.word	0x08022468
 801b18c:	08022494 	.word	0x08022494

0801b190 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 801b190:	b5b0      	push	{r4, r5, r7, lr}
 801b192:	b08a      	sub	sp, #40	@ 0x28
 801b194:	af00      	add	r7, sp, #0
 801b196:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801b198:	687b      	ldr	r3, [r7, #4]
 801b19a:	2b00      	cmp	r3, #0
 801b19c:	d106      	bne.n	801b1ac <tcp_output+0x1c>
 801b19e:	4b8a      	ldr	r3, [pc, #552]	@ (801b3c8 <tcp_output+0x238>)
 801b1a0:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 801b1a4:	4989      	ldr	r1, [pc, #548]	@ (801b3cc <tcp_output+0x23c>)
 801b1a6:	488a      	ldr	r0, [pc, #552]	@ (801b3d0 <tcp_output+0x240>)
 801b1a8:	f004 faa0 	bl	801f6ec <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 801b1ac:	687b      	ldr	r3, [r7, #4]
 801b1ae:	7d1b      	ldrb	r3, [r3, #20]
 801b1b0:	2b01      	cmp	r3, #1
 801b1b2:	d106      	bne.n	801b1c2 <tcp_output+0x32>
 801b1b4:	4b84      	ldr	r3, [pc, #528]	@ (801b3c8 <tcp_output+0x238>)
 801b1b6:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 801b1ba:	4986      	ldr	r1, [pc, #536]	@ (801b3d4 <tcp_output+0x244>)
 801b1bc:	4884      	ldr	r0, [pc, #528]	@ (801b3d0 <tcp_output+0x240>)
 801b1be:	f004 fa95 	bl	801f6ec <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 801b1c2:	4b85      	ldr	r3, [pc, #532]	@ (801b3d8 <tcp_output+0x248>)
 801b1c4:	681b      	ldr	r3, [r3, #0]
 801b1c6:	687a      	ldr	r2, [r7, #4]
 801b1c8:	429a      	cmp	r2, r3
 801b1ca:	d101      	bne.n	801b1d0 <tcp_output+0x40>
    return ERR_OK;
 801b1cc:	2300      	movs	r3, #0
 801b1ce:	e1ce      	b.n	801b56e <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 801b1d0:	687b      	ldr	r3, [r7, #4]
 801b1d2:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801b1d6:	687b      	ldr	r3, [r7, #4]
 801b1d8:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801b1dc:	4293      	cmp	r3, r2
 801b1de:	bf28      	it	cs
 801b1e0:	4613      	movcs	r3, r2
 801b1e2:	b29b      	uxth	r3, r3
 801b1e4:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 801b1e6:	687b      	ldr	r3, [r7, #4]
 801b1e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b1ea:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 801b1ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b1ee:	2b00      	cmp	r3, #0
 801b1f0:	d10b      	bne.n	801b20a <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 801b1f2:	687b      	ldr	r3, [r7, #4]
 801b1f4:	8b5b      	ldrh	r3, [r3, #26]
 801b1f6:	f003 0302 	and.w	r3, r3, #2
 801b1fa:	2b00      	cmp	r3, #0
 801b1fc:	f000 81aa 	beq.w	801b554 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 801b200:	6878      	ldr	r0, [r7, #4]
 801b202:	f000 fdcb 	bl	801bd9c <tcp_send_empty_ack>
 801b206:	4603      	mov	r3, r0
 801b208:	e1b1      	b.n	801b56e <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 801b20a:	6879      	ldr	r1, [r7, #4]
 801b20c:	687b      	ldr	r3, [r7, #4]
 801b20e:	3304      	adds	r3, #4
 801b210:	461a      	mov	r2, r3
 801b212:	6878      	ldr	r0, [r7, #4]
 801b214:	f7ff fc7e 	bl	801ab14 <tcp_route>
 801b218:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 801b21a:	697b      	ldr	r3, [r7, #20]
 801b21c:	2b00      	cmp	r3, #0
 801b21e:	d102      	bne.n	801b226 <tcp_output+0x96>
    return ERR_RTE;
 801b220:	f06f 0303 	mvn.w	r3, #3
 801b224:	e1a3      	b.n	801b56e <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 801b226:	687b      	ldr	r3, [r7, #4]
 801b228:	2b00      	cmp	r3, #0
 801b22a:	d003      	beq.n	801b234 <tcp_output+0xa4>
 801b22c:	687b      	ldr	r3, [r7, #4]
 801b22e:	681b      	ldr	r3, [r3, #0]
 801b230:	2b00      	cmp	r3, #0
 801b232:	d111      	bne.n	801b258 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 801b234:	697b      	ldr	r3, [r7, #20]
 801b236:	2b00      	cmp	r3, #0
 801b238:	d002      	beq.n	801b240 <tcp_output+0xb0>
 801b23a:	697b      	ldr	r3, [r7, #20]
 801b23c:	3304      	adds	r3, #4
 801b23e:	e000      	b.n	801b242 <tcp_output+0xb2>
 801b240:	2300      	movs	r3, #0
 801b242:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 801b244:	693b      	ldr	r3, [r7, #16]
 801b246:	2b00      	cmp	r3, #0
 801b248:	d102      	bne.n	801b250 <tcp_output+0xc0>
      return ERR_RTE;
 801b24a:	f06f 0303 	mvn.w	r3, #3
 801b24e:	e18e      	b.n	801b56e <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 801b250:	693b      	ldr	r3, [r7, #16]
 801b252:	681a      	ldr	r2, [r3, #0]
 801b254:	687b      	ldr	r3, [r7, #4]
 801b256:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 801b258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b25a:	68db      	ldr	r3, [r3, #12]
 801b25c:	685b      	ldr	r3, [r3, #4]
 801b25e:	4618      	mov	r0, r3
 801b260:	f7fa faba 	bl	80157d8 <lwip_htonl>
 801b264:	4602      	mov	r2, r0
 801b266:	687b      	ldr	r3, [r7, #4]
 801b268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801b26a:	1ad3      	subs	r3, r2, r3
 801b26c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801b26e:	8912      	ldrh	r2, [r2, #8]
 801b270:	4413      	add	r3, r2
 801b272:	69ba      	ldr	r2, [r7, #24]
 801b274:	429a      	cmp	r2, r3
 801b276:	d227      	bcs.n	801b2c8 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 801b278:	687b      	ldr	r3, [r7, #4]
 801b27a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801b27e:	461a      	mov	r2, r3
 801b280:	69bb      	ldr	r3, [r7, #24]
 801b282:	4293      	cmp	r3, r2
 801b284:	d114      	bne.n	801b2b0 <tcp_output+0x120>
 801b286:	687b      	ldr	r3, [r7, #4]
 801b288:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801b28a:	2b00      	cmp	r3, #0
 801b28c:	d110      	bne.n	801b2b0 <tcp_output+0x120>
 801b28e:	687b      	ldr	r3, [r7, #4]
 801b290:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 801b294:	2b00      	cmp	r3, #0
 801b296:	d10b      	bne.n	801b2b0 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 801b298:	687b      	ldr	r3, [r7, #4]
 801b29a:	2200      	movs	r2, #0
 801b29c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 801b2a0:	687b      	ldr	r3, [r7, #4]
 801b2a2:	2201      	movs	r2, #1
 801b2a4:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 801b2a8:	687b      	ldr	r3, [r7, #4]
 801b2aa:	2200      	movs	r2, #0
 801b2ac:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 801b2b0:	687b      	ldr	r3, [r7, #4]
 801b2b2:	8b5b      	ldrh	r3, [r3, #26]
 801b2b4:	f003 0302 	and.w	r3, r3, #2
 801b2b8:	2b00      	cmp	r3, #0
 801b2ba:	f000 814d 	beq.w	801b558 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 801b2be:	6878      	ldr	r0, [r7, #4]
 801b2c0:	f000 fd6c 	bl	801bd9c <tcp_send_empty_ack>
 801b2c4:	4603      	mov	r3, r0
 801b2c6:	e152      	b.n	801b56e <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 801b2c8:	687b      	ldr	r3, [r7, #4]
 801b2ca:	2200      	movs	r2, #0
 801b2cc:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 801b2d0:	687b      	ldr	r3, [r7, #4]
 801b2d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801b2d4:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 801b2d6:	6a3b      	ldr	r3, [r7, #32]
 801b2d8:	2b00      	cmp	r3, #0
 801b2da:	f000 811c 	beq.w	801b516 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 801b2de:	e002      	b.n	801b2e6 <tcp_output+0x156>
 801b2e0:	6a3b      	ldr	r3, [r7, #32]
 801b2e2:	681b      	ldr	r3, [r3, #0]
 801b2e4:	623b      	str	r3, [r7, #32]
 801b2e6:	6a3b      	ldr	r3, [r7, #32]
 801b2e8:	681b      	ldr	r3, [r3, #0]
 801b2ea:	2b00      	cmp	r3, #0
 801b2ec:	d1f8      	bne.n	801b2e0 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 801b2ee:	e112      	b.n	801b516 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 801b2f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b2f2:	68db      	ldr	r3, [r3, #12]
 801b2f4:	899b      	ldrh	r3, [r3, #12]
 801b2f6:	b29b      	uxth	r3, r3
 801b2f8:	4618      	mov	r0, r3
 801b2fa:	f7fa fa57 	bl	80157ac <lwip_htons>
 801b2fe:	4603      	mov	r3, r0
 801b300:	b2db      	uxtb	r3, r3
 801b302:	f003 0304 	and.w	r3, r3, #4
 801b306:	2b00      	cmp	r3, #0
 801b308:	d006      	beq.n	801b318 <tcp_output+0x188>
 801b30a:	4b2f      	ldr	r3, [pc, #188]	@ (801b3c8 <tcp_output+0x238>)
 801b30c:	f240 5236 	movw	r2, #1334	@ 0x536
 801b310:	4932      	ldr	r1, [pc, #200]	@ (801b3dc <tcp_output+0x24c>)
 801b312:	482f      	ldr	r0, [pc, #188]	@ (801b3d0 <tcp_output+0x240>)
 801b314:	f004 f9ea 	bl	801f6ec <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801b318:	687b      	ldr	r3, [r7, #4]
 801b31a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801b31c:	2b00      	cmp	r3, #0
 801b31e:	d01f      	beq.n	801b360 <tcp_output+0x1d0>
 801b320:	687b      	ldr	r3, [r7, #4]
 801b322:	8b5b      	ldrh	r3, [r3, #26]
 801b324:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 801b328:	2b00      	cmp	r3, #0
 801b32a:	d119      	bne.n	801b360 <tcp_output+0x1d0>
 801b32c:	687b      	ldr	r3, [r7, #4]
 801b32e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b330:	2b00      	cmp	r3, #0
 801b332:	d00b      	beq.n	801b34c <tcp_output+0x1bc>
 801b334:	687b      	ldr	r3, [r7, #4]
 801b336:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b338:	681b      	ldr	r3, [r3, #0]
 801b33a:	2b00      	cmp	r3, #0
 801b33c:	d110      	bne.n	801b360 <tcp_output+0x1d0>
 801b33e:	687b      	ldr	r3, [r7, #4]
 801b340:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b342:	891a      	ldrh	r2, [r3, #8]
 801b344:	687b      	ldr	r3, [r7, #4]
 801b346:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801b348:	429a      	cmp	r2, r3
 801b34a:	d209      	bcs.n	801b360 <tcp_output+0x1d0>
 801b34c:	687b      	ldr	r3, [r7, #4]
 801b34e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 801b352:	2b00      	cmp	r3, #0
 801b354:	d004      	beq.n	801b360 <tcp_output+0x1d0>
 801b356:	687b      	ldr	r3, [r7, #4]
 801b358:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801b35c:	2b08      	cmp	r3, #8
 801b35e:	d901      	bls.n	801b364 <tcp_output+0x1d4>
 801b360:	2301      	movs	r3, #1
 801b362:	e000      	b.n	801b366 <tcp_output+0x1d6>
 801b364:	2300      	movs	r3, #0
 801b366:	2b00      	cmp	r3, #0
 801b368:	d106      	bne.n	801b378 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 801b36a:	687b      	ldr	r3, [r7, #4]
 801b36c:	8b5b      	ldrh	r3, [r3, #26]
 801b36e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801b372:	2b00      	cmp	r3, #0
 801b374:	f000 80e4 	beq.w	801b540 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 801b378:	687b      	ldr	r3, [r7, #4]
 801b37a:	7d1b      	ldrb	r3, [r3, #20]
 801b37c:	2b02      	cmp	r3, #2
 801b37e:	d00d      	beq.n	801b39c <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 801b380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b382:	68db      	ldr	r3, [r3, #12]
 801b384:	899b      	ldrh	r3, [r3, #12]
 801b386:	b29c      	uxth	r4, r3
 801b388:	2010      	movs	r0, #16
 801b38a:	f7fa fa0f 	bl	80157ac <lwip_htons>
 801b38e:	4603      	mov	r3, r0
 801b390:	461a      	mov	r2, r3
 801b392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b394:	68db      	ldr	r3, [r3, #12]
 801b396:	4322      	orrs	r2, r4
 801b398:	b292      	uxth	r2, r2
 801b39a:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 801b39c:	697a      	ldr	r2, [r7, #20]
 801b39e:	6879      	ldr	r1, [r7, #4]
 801b3a0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801b3a2:	f000 f909 	bl	801b5b8 <tcp_output_segment>
 801b3a6:	4603      	mov	r3, r0
 801b3a8:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 801b3aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801b3ae:	2b00      	cmp	r3, #0
 801b3b0:	d016      	beq.n	801b3e0 <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801b3b2:	687b      	ldr	r3, [r7, #4]
 801b3b4:	8b5b      	ldrh	r3, [r3, #26]
 801b3b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801b3ba:	b29a      	uxth	r2, r3
 801b3bc:	687b      	ldr	r3, [r7, #4]
 801b3be:	835a      	strh	r2, [r3, #26]
      return err;
 801b3c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801b3c4:	e0d3      	b.n	801b56e <tcp_output+0x3de>
 801b3c6:	bf00      	nop
 801b3c8:	08021f78 	.word	0x08021f78
 801b3cc:	080224bc 	.word	0x080224bc
 801b3d0:	08021fcc 	.word	0x08021fcc
 801b3d4:	080224d4 	.word	0x080224d4
 801b3d8:	24014524 	.word	0x24014524
 801b3dc:	080224fc 	.word	0x080224fc
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 801b3e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b3e2:	681a      	ldr	r2, [r3, #0]
 801b3e4:	687b      	ldr	r3, [r7, #4]
 801b3e6:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 801b3e8:	687b      	ldr	r3, [r7, #4]
 801b3ea:	7d1b      	ldrb	r3, [r3, #20]
 801b3ec:	2b02      	cmp	r3, #2
 801b3ee:	d006      	beq.n	801b3fe <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801b3f0:	687b      	ldr	r3, [r7, #4]
 801b3f2:	8b5b      	ldrh	r3, [r3, #26]
 801b3f4:	f023 0303 	bic.w	r3, r3, #3
 801b3f8:	b29a      	uxth	r2, r3
 801b3fa:	687b      	ldr	r3, [r7, #4]
 801b3fc:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801b3fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b400:	68db      	ldr	r3, [r3, #12]
 801b402:	685b      	ldr	r3, [r3, #4]
 801b404:	4618      	mov	r0, r3
 801b406:	f7fa f9e7 	bl	80157d8 <lwip_htonl>
 801b40a:	4604      	mov	r4, r0
 801b40c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b40e:	891b      	ldrh	r3, [r3, #8]
 801b410:	461d      	mov	r5, r3
 801b412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b414:	68db      	ldr	r3, [r3, #12]
 801b416:	899b      	ldrh	r3, [r3, #12]
 801b418:	b29b      	uxth	r3, r3
 801b41a:	4618      	mov	r0, r3
 801b41c:	f7fa f9c6 	bl	80157ac <lwip_htons>
 801b420:	4603      	mov	r3, r0
 801b422:	b2db      	uxtb	r3, r3
 801b424:	f003 0303 	and.w	r3, r3, #3
 801b428:	2b00      	cmp	r3, #0
 801b42a:	d001      	beq.n	801b430 <tcp_output+0x2a0>
 801b42c:	2301      	movs	r3, #1
 801b42e:	e000      	b.n	801b432 <tcp_output+0x2a2>
 801b430:	2300      	movs	r3, #0
 801b432:	442b      	add	r3, r5
 801b434:	4423      	add	r3, r4
 801b436:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801b438:	687b      	ldr	r3, [r7, #4]
 801b43a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801b43c:	68bb      	ldr	r3, [r7, #8]
 801b43e:	1ad3      	subs	r3, r2, r3
 801b440:	2b00      	cmp	r3, #0
 801b442:	da02      	bge.n	801b44a <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 801b444:	687b      	ldr	r3, [r7, #4]
 801b446:	68ba      	ldr	r2, [r7, #8]
 801b448:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 801b44a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b44c:	891b      	ldrh	r3, [r3, #8]
 801b44e:	461c      	mov	r4, r3
 801b450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b452:	68db      	ldr	r3, [r3, #12]
 801b454:	899b      	ldrh	r3, [r3, #12]
 801b456:	b29b      	uxth	r3, r3
 801b458:	4618      	mov	r0, r3
 801b45a:	f7fa f9a7 	bl	80157ac <lwip_htons>
 801b45e:	4603      	mov	r3, r0
 801b460:	b2db      	uxtb	r3, r3
 801b462:	f003 0303 	and.w	r3, r3, #3
 801b466:	2b00      	cmp	r3, #0
 801b468:	d001      	beq.n	801b46e <tcp_output+0x2de>
 801b46a:	2301      	movs	r3, #1
 801b46c:	e000      	b.n	801b470 <tcp_output+0x2e0>
 801b46e:	2300      	movs	r3, #0
 801b470:	4423      	add	r3, r4
 801b472:	2b00      	cmp	r3, #0
 801b474:	d049      	beq.n	801b50a <tcp_output+0x37a>
      seg->next = NULL;
 801b476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b478:	2200      	movs	r2, #0
 801b47a:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 801b47c:	687b      	ldr	r3, [r7, #4]
 801b47e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801b480:	2b00      	cmp	r3, #0
 801b482:	d105      	bne.n	801b490 <tcp_output+0x300>
        pcb->unacked = seg;
 801b484:	687b      	ldr	r3, [r7, #4]
 801b486:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801b488:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 801b48a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b48c:	623b      	str	r3, [r7, #32]
 801b48e:	e03f      	b.n	801b510 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 801b490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b492:	68db      	ldr	r3, [r3, #12]
 801b494:	685b      	ldr	r3, [r3, #4]
 801b496:	4618      	mov	r0, r3
 801b498:	f7fa f99e 	bl	80157d8 <lwip_htonl>
 801b49c:	4604      	mov	r4, r0
 801b49e:	6a3b      	ldr	r3, [r7, #32]
 801b4a0:	68db      	ldr	r3, [r3, #12]
 801b4a2:	685b      	ldr	r3, [r3, #4]
 801b4a4:	4618      	mov	r0, r3
 801b4a6:	f7fa f997 	bl	80157d8 <lwip_htonl>
 801b4aa:	4603      	mov	r3, r0
 801b4ac:	1ae3      	subs	r3, r4, r3
 801b4ae:	2b00      	cmp	r3, #0
 801b4b0:	da24      	bge.n	801b4fc <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801b4b2:	687b      	ldr	r3, [r7, #4]
 801b4b4:	3370      	adds	r3, #112	@ 0x70
 801b4b6:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801b4b8:	e002      	b.n	801b4c0 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 801b4ba:	69fb      	ldr	r3, [r7, #28]
 801b4bc:	681b      	ldr	r3, [r3, #0]
 801b4be:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801b4c0:	69fb      	ldr	r3, [r7, #28]
 801b4c2:	681b      	ldr	r3, [r3, #0]
 801b4c4:	2b00      	cmp	r3, #0
 801b4c6:	d011      	beq.n	801b4ec <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801b4c8:	69fb      	ldr	r3, [r7, #28]
 801b4ca:	681b      	ldr	r3, [r3, #0]
 801b4cc:	68db      	ldr	r3, [r3, #12]
 801b4ce:	685b      	ldr	r3, [r3, #4]
 801b4d0:	4618      	mov	r0, r3
 801b4d2:	f7fa f981 	bl	80157d8 <lwip_htonl>
 801b4d6:	4604      	mov	r4, r0
 801b4d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b4da:	68db      	ldr	r3, [r3, #12]
 801b4dc:	685b      	ldr	r3, [r3, #4]
 801b4de:	4618      	mov	r0, r3
 801b4e0:	f7fa f97a 	bl	80157d8 <lwip_htonl>
 801b4e4:	4603      	mov	r3, r0
 801b4e6:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 801b4e8:	2b00      	cmp	r3, #0
 801b4ea:	dbe6      	blt.n	801b4ba <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 801b4ec:	69fb      	ldr	r3, [r7, #28]
 801b4ee:	681a      	ldr	r2, [r3, #0]
 801b4f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b4f2:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 801b4f4:	69fb      	ldr	r3, [r7, #28]
 801b4f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801b4f8:	601a      	str	r2, [r3, #0]
 801b4fa:	e009      	b.n	801b510 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 801b4fc:	6a3b      	ldr	r3, [r7, #32]
 801b4fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801b500:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 801b502:	6a3b      	ldr	r3, [r7, #32]
 801b504:	681b      	ldr	r3, [r3, #0]
 801b506:	623b      	str	r3, [r7, #32]
 801b508:	e002      	b.n	801b510 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 801b50a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801b50c:	f7fc fc45 	bl	8017d9a <tcp_seg_free>
    }
    seg = pcb->unsent;
 801b510:	687b      	ldr	r3, [r7, #4]
 801b512:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b514:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 801b516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b518:	2b00      	cmp	r3, #0
 801b51a:	d012      	beq.n	801b542 <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 801b51c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b51e:	68db      	ldr	r3, [r3, #12]
 801b520:	685b      	ldr	r3, [r3, #4]
 801b522:	4618      	mov	r0, r3
 801b524:	f7fa f958 	bl	80157d8 <lwip_htonl>
 801b528:	4602      	mov	r2, r0
 801b52a:	687b      	ldr	r3, [r7, #4]
 801b52c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801b52e:	1ad3      	subs	r3, r2, r3
 801b530:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801b532:	8912      	ldrh	r2, [r2, #8]
 801b534:	4413      	add	r3, r2
  while (seg != NULL &&
 801b536:	69ba      	ldr	r2, [r7, #24]
 801b538:	429a      	cmp	r2, r3
 801b53a:	f4bf aed9 	bcs.w	801b2f0 <tcp_output+0x160>
 801b53e:	e000      	b.n	801b542 <tcp_output+0x3b2>
      break;
 801b540:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 801b542:	687b      	ldr	r3, [r7, #4]
 801b544:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b546:	2b00      	cmp	r3, #0
 801b548:	d108      	bne.n	801b55c <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801b54a:	687b      	ldr	r3, [r7, #4]
 801b54c:	2200      	movs	r2, #0
 801b54e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 801b552:	e004      	b.n	801b55e <tcp_output+0x3ce>
    goto output_done;
 801b554:	bf00      	nop
 801b556:	e002      	b.n	801b55e <tcp_output+0x3ce>
    goto output_done;
 801b558:	bf00      	nop
 801b55a:	e000      	b.n	801b55e <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 801b55c:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801b55e:	687b      	ldr	r3, [r7, #4]
 801b560:	8b5b      	ldrh	r3, [r3, #26]
 801b562:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801b566:	b29a      	uxth	r2, r3
 801b568:	687b      	ldr	r3, [r7, #4]
 801b56a:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 801b56c:	2300      	movs	r3, #0
}
 801b56e:	4618      	mov	r0, r3
 801b570:	3728      	adds	r7, #40	@ 0x28
 801b572:	46bd      	mov	sp, r7
 801b574:	bdb0      	pop	{r4, r5, r7, pc}
 801b576:	bf00      	nop

0801b578 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 801b578:	b580      	push	{r7, lr}
 801b57a:	b082      	sub	sp, #8
 801b57c:	af00      	add	r7, sp, #0
 801b57e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 801b580:	687b      	ldr	r3, [r7, #4]
 801b582:	2b00      	cmp	r3, #0
 801b584:	d106      	bne.n	801b594 <tcp_output_segment_busy+0x1c>
 801b586:	4b09      	ldr	r3, [pc, #36]	@ (801b5ac <tcp_output_segment_busy+0x34>)
 801b588:	f240 529a 	movw	r2, #1434	@ 0x59a
 801b58c:	4908      	ldr	r1, [pc, #32]	@ (801b5b0 <tcp_output_segment_busy+0x38>)
 801b58e:	4809      	ldr	r0, [pc, #36]	@ (801b5b4 <tcp_output_segment_busy+0x3c>)
 801b590:	f004 f8ac 	bl	801f6ec <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 801b594:	687b      	ldr	r3, [r7, #4]
 801b596:	685b      	ldr	r3, [r3, #4]
 801b598:	7b9b      	ldrb	r3, [r3, #14]
 801b59a:	2b01      	cmp	r3, #1
 801b59c:	d001      	beq.n	801b5a2 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 801b59e:	2301      	movs	r3, #1
 801b5a0:	e000      	b.n	801b5a4 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 801b5a2:	2300      	movs	r3, #0
}
 801b5a4:	4618      	mov	r0, r3
 801b5a6:	3708      	adds	r7, #8
 801b5a8:	46bd      	mov	sp, r7
 801b5aa:	bd80      	pop	{r7, pc}
 801b5ac:	08021f78 	.word	0x08021f78
 801b5b0:	08022514 	.word	0x08022514
 801b5b4:	08021fcc 	.word	0x08021fcc

0801b5b8 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 801b5b8:	b5b0      	push	{r4, r5, r7, lr}
 801b5ba:	b08c      	sub	sp, #48	@ 0x30
 801b5bc:	af04      	add	r7, sp, #16
 801b5be:	60f8      	str	r0, [r7, #12]
 801b5c0:	60b9      	str	r1, [r7, #8]
 801b5c2:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 801b5c4:	68fb      	ldr	r3, [r7, #12]
 801b5c6:	2b00      	cmp	r3, #0
 801b5c8:	d106      	bne.n	801b5d8 <tcp_output_segment+0x20>
 801b5ca:	4b64      	ldr	r3, [pc, #400]	@ (801b75c <tcp_output_segment+0x1a4>)
 801b5cc:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 801b5d0:	4963      	ldr	r1, [pc, #396]	@ (801b760 <tcp_output_segment+0x1a8>)
 801b5d2:	4864      	ldr	r0, [pc, #400]	@ (801b764 <tcp_output_segment+0x1ac>)
 801b5d4:	f004 f88a 	bl	801f6ec <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 801b5d8:	68bb      	ldr	r3, [r7, #8]
 801b5da:	2b00      	cmp	r3, #0
 801b5dc:	d106      	bne.n	801b5ec <tcp_output_segment+0x34>
 801b5de:	4b5f      	ldr	r3, [pc, #380]	@ (801b75c <tcp_output_segment+0x1a4>)
 801b5e0:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 801b5e4:	4960      	ldr	r1, [pc, #384]	@ (801b768 <tcp_output_segment+0x1b0>)
 801b5e6:	485f      	ldr	r0, [pc, #380]	@ (801b764 <tcp_output_segment+0x1ac>)
 801b5e8:	f004 f880 	bl	801f6ec <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 801b5ec:	687b      	ldr	r3, [r7, #4]
 801b5ee:	2b00      	cmp	r3, #0
 801b5f0:	d106      	bne.n	801b600 <tcp_output_segment+0x48>
 801b5f2:	4b5a      	ldr	r3, [pc, #360]	@ (801b75c <tcp_output_segment+0x1a4>)
 801b5f4:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 801b5f8:	495c      	ldr	r1, [pc, #368]	@ (801b76c <tcp_output_segment+0x1b4>)
 801b5fa:	485a      	ldr	r0, [pc, #360]	@ (801b764 <tcp_output_segment+0x1ac>)
 801b5fc:	f004 f876 	bl	801f6ec <iprintf>

  if (tcp_output_segment_busy(seg)) {
 801b600:	68f8      	ldr	r0, [r7, #12]
 801b602:	f7ff ffb9 	bl	801b578 <tcp_output_segment_busy>
 801b606:	4603      	mov	r3, r0
 801b608:	2b00      	cmp	r3, #0
 801b60a:	d001      	beq.n	801b610 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 801b60c:	2300      	movs	r3, #0
 801b60e:	e0a1      	b.n	801b754 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 801b610:	68bb      	ldr	r3, [r7, #8]
 801b612:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801b614:	68fb      	ldr	r3, [r7, #12]
 801b616:	68dc      	ldr	r4, [r3, #12]
 801b618:	4610      	mov	r0, r2
 801b61a:	f7fa f8dd 	bl	80157d8 <lwip_htonl>
 801b61e:	4603      	mov	r3, r0
 801b620:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801b622:	68bb      	ldr	r3, [r7, #8]
 801b624:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 801b626:	68fb      	ldr	r3, [r7, #12]
 801b628:	68dc      	ldr	r4, [r3, #12]
 801b62a:	4610      	mov	r0, r2
 801b62c:	f7fa f8be 	bl	80157ac <lwip_htons>
 801b630:	4603      	mov	r3, r0
 801b632:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801b634:	68bb      	ldr	r3, [r7, #8]
 801b636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b638:	68ba      	ldr	r2, [r7, #8]
 801b63a:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 801b63c:	441a      	add	r2, r3
 801b63e:	68bb      	ldr	r3, [r7, #8]
 801b640:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801b642:	68fb      	ldr	r3, [r7, #12]
 801b644:	68db      	ldr	r3, [r3, #12]
 801b646:	3314      	adds	r3, #20
 801b648:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 801b64a:	68fb      	ldr	r3, [r7, #12]
 801b64c:	7a9b      	ldrb	r3, [r3, #10]
 801b64e:	f003 0301 	and.w	r3, r3, #1
 801b652:	2b00      	cmp	r3, #0
 801b654:	d015      	beq.n	801b682 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801b656:	68bb      	ldr	r3, [r7, #8]
 801b658:	3304      	adds	r3, #4
 801b65a:	461a      	mov	r2, r3
 801b65c:	6879      	ldr	r1, [r7, #4]
 801b65e:	f44f 7006 	mov.w	r0, #536	@ 0x218
 801b662:	f7fc fe91 	bl	8018388 <tcp_eff_send_mss_netif>
 801b666:	4603      	mov	r3, r0
 801b668:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801b66a:	8b7b      	ldrh	r3, [r7, #26]
 801b66c:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 801b670:	4618      	mov	r0, r3
 801b672:	f7fa f8b1 	bl	80157d8 <lwip_htonl>
 801b676:	4602      	mov	r2, r0
 801b678:	69fb      	ldr	r3, [r7, #28]
 801b67a:	601a      	str	r2, [r3, #0]
    opts += 1;
 801b67c:	69fb      	ldr	r3, [r7, #28]
 801b67e:	3304      	adds	r3, #4
 801b680:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 801b682:	68bb      	ldr	r3, [r7, #8]
 801b684:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 801b688:	2b00      	cmp	r3, #0
 801b68a:	da02      	bge.n	801b692 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 801b68c:	68bb      	ldr	r3, [r7, #8]
 801b68e:	2200      	movs	r2, #0
 801b690:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 801b692:	68bb      	ldr	r3, [r7, #8]
 801b694:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801b696:	2b00      	cmp	r3, #0
 801b698:	d10c      	bne.n	801b6b4 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 801b69a:	4b35      	ldr	r3, [pc, #212]	@ (801b770 <tcp_output_segment+0x1b8>)
 801b69c:	681a      	ldr	r2, [r3, #0]
 801b69e:	68bb      	ldr	r3, [r7, #8]
 801b6a0:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801b6a2:	68fb      	ldr	r3, [r7, #12]
 801b6a4:	68db      	ldr	r3, [r3, #12]
 801b6a6:	685b      	ldr	r3, [r3, #4]
 801b6a8:	4618      	mov	r0, r3
 801b6aa:	f7fa f895 	bl	80157d8 <lwip_htonl>
 801b6ae:	4602      	mov	r2, r0
 801b6b0:	68bb      	ldr	r3, [r7, #8]
 801b6b2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801b6b4:	68fb      	ldr	r3, [r7, #12]
 801b6b6:	68da      	ldr	r2, [r3, #12]
 801b6b8:	68fb      	ldr	r3, [r7, #12]
 801b6ba:	685b      	ldr	r3, [r3, #4]
 801b6bc:	685b      	ldr	r3, [r3, #4]
 801b6be:	1ad3      	subs	r3, r2, r3
 801b6c0:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 801b6c2:	68fb      	ldr	r3, [r7, #12]
 801b6c4:	685b      	ldr	r3, [r3, #4]
 801b6c6:	8959      	ldrh	r1, [r3, #10]
 801b6c8:	68fb      	ldr	r3, [r7, #12]
 801b6ca:	685b      	ldr	r3, [r3, #4]
 801b6cc:	8b3a      	ldrh	r2, [r7, #24]
 801b6ce:	1a8a      	subs	r2, r1, r2
 801b6d0:	b292      	uxth	r2, r2
 801b6d2:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 801b6d4:	68fb      	ldr	r3, [r7, #12]
 801b6d6:	685b      	ldr	r3, [r3, #4]
 801b6d8:	8919      	ldrh	r1, [r3, #8]
 801b6da:	68fb      	ldr	r3, [r7, #12]
 801b6dc:	685b      	ldr	r3, [r3, #4]
 801b6de:	8b3a      	ldrh	r2, [r7, #24]
 801b6e0:	1a8a      	subs	r2, r1, r2
 801b6e2:	b292      	uxth	r2, r2
 801b6e4:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 801b6e6:	68fb      	ldr	r3, [r7, #12]
 801b6e8:	685b      	ldr	r3, [r3, #4]
 801b6ea:	68fa      	ldr	r2, [r7, #12]
 801b6ec:	68d2      	ldr	r2, [r2, #12]
 801b6ee:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 801b6f0:	68fb      	ldr	r3, [r7, #12]
 801b6f2:	68db      	ldr	r3, [r3, #12]
 801b6f4:	2200      	movs	r2, #0
 801b6f6:	741a      	strb	r2, [r3, #16]
 801b6f8:	2200      	movs	r2, #0
 801b6fa:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 801b6fc:	68fb      	ldr	r3, [r7, #12]
 801b6fe:	68da      	ldr	r2, [r3, #12]
 801b700:	68fb      	ldr	r3, [r7, #12]
 801b702:	7a9b      	ldrb	r3, [r3, #10]
 801b704:	f003 0301 	and.w	r3, r3, #1
 801b708:	2b00      	cmp	r3, #0
 801b70a:	d001      	beq.n	801b710 <tcp_output_segment+0x158>
 801b70c:	2318      	movs	r3, #24
 801b70e:	e000      	b.n	801b712 <tcp_output_segment+0x15a>
 801b710:	2314      	movs	r3, #20
 801b712:	4413      	add	r3, r2
 801b714:	69fa      	ldr	r2, [r7, #28]
 801b716:	429a      	cmp	r2, r3
 801b718:	d006      	beq.n	801b728 <tcp_output_segment+0x170>
 801b71a:	4b10      	ldr	r3, [pc, #64]	@ (801b75c <tcp_output_segment+0x1a4>)
 801b71c:	f240 621c 	movw	r2, #1564	@ 0x61c
 801b720:	4914      	ldr	r1, [pc, #80]	@ (801b774 <tcp_output_segment+0x1bc>)
 801b722:	4810      	ldr	r0, [pc, #64]	@ (801b764 <tcp_output_segment+0x1ac>)
 801b724:	f003 ffe2 	bl	801f6ec <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801b728:	68fb      	ldr	r3, [r7, #12]
 801b72a:	6858      	ldr	r0, [r3, #4]
 801b72c:	68b9      	ldr	r1, [r7, #8]
 801b72e:	68bb      	ldr	r3, [r7, #8]
 801b730:	1d1c      	adds	r4, r3, #4
 801b732:	68bb      	ldr	r3, [r7, #8]
 801b734:	7add      	ldrb	r5, [r3, #11]
 801b736:	68bb      	ldr	r3, [r7, #8]
 801b738:	7a9b      	ldrb	r3, [r3, #10]
 801b73a:	687a      	ldr	r2, [r7, #4]
 801b73c:	9202      	str	r2, [sp, #8]
 801b73e:	2206      	movs	r2, #6
 801b740:	9201      	str	r2, [sp, #4]
 801b742:	9300      	str	r3, [sp, #0]
 801b744:	462b      	mov	r3, r5
 801b746:	4622      	mov	r2, r4
 801b748:	f002 fcf2 	bl	801e130 <ip4_output_if>
 801b74c:	4603      	mov	r3, r0
 801b74e:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 801b750:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801b754:	4618      	mov	r0, r3
 801b756:	3720      	adds	r7, #32
 801b758:	46bd      	mov	sp, r7
 801b75a:	bdb0      	pop	{r4, r5, r7, pc}
 801b75c:	08021f78 	.word	0x08021f78
 801b760:	0802253c 	.word	0x0802253c
 801b764:	08021fcc 	.word	0x08021fcc
 801b768:	0802255c 	.word	0x0802255c
 801b76c:	0802257c 	.word	0x0802257c
 801b770:	240144d8 	.word	0x240144d8
 801b774:	080225a0 	.word	0x080225a0

0801b778 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 801b778:	b5b0      	push	{r4, r5, r7, lr}
 801b77a:	b084      	sub	sp, #16
 801b77c:	af00      	add	r7, sp, #0
 801b77e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 801b780:	687b      	ldr	r3, [r7, #4]
 801b782:	2b00      	cmp	r3, #0
 801b784:	d106      	bne.n	801b794 <tcp_rexmit_rto_prepare+0x1c>
 801b786:	4b31      	ldr	r3, [pc, #196]	@ (801b84c <tcp_rexmit_rto_prepare+0xd4>)
 801b788:	f240 6263 	movw	r2, #1635	@ 0x663
 801b78c:	4930      	ldr	r1, [pc, #192]	@ (801b850 <tcp_rexmit_rto_prepare+0xd8>)
 801b78e:	4831      	ldr	r0, [pc, #196]	@ (801b854 <tcp_rexmit_rto_prepare+0xdc>)
 801b790:	f003 ffac 	bl	801f6ec <iprintf>

  if (pcb->unacked == NULL) {
 801b794:	687b      	ldr	r3, [r7, #4]
 801b796:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801b798:	2b00      	cmp	r3, #0
 801b79a:	d102      	bne.n	801b7a2 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 801b79c:	f06f 0305 	mvn.w	r3, #5
 801b7a0:	e050      	b.n	801b844 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801b7a2:	687b      	ldr	r3, [r7, #4]
 801b7a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801b7a6:	60fb      	str	r3, [r7, #12]
 801b7a8:	e00b      	b.n	801b7c2 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 801b7aa:	68f8      	ldr	r0, [r7, #12]
 801b7ac:	f7ff fee4 	bl	801b578 <tcp_output_segment_busy>
 801b7b0:	4603      	mov	r3, r0
 801b7b2:	2b00      	cmp	r3, #0
 801b7b4:	d002      	beq.n	801b7bc <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 801b7b6:	f06f 0305 	mvn.w	r3, #5
 801b7ba:	e043      	b.n	801b844 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801b7bc:	68fb      	ldr	r3, [r7, #12]
 801b7be:	681b      	ldr	r3, [r3, #0]
 801b7c0:	60fb      	str	r3, [r7, #12]
 801b7c2:	68fb      	ldr	r3, [r7, #12]
 801b7c4:	681b      	ldr	r3, [r3, #0]
 801b7c6:	2b00      	cmp	r3, #0
 801b7c8:	d1ef      	bne.n	801b7aa <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 801b7ca:	68f8      	ldr	r0, [r7, #12]
 801b7cc:	f7ff fed4 	bl	801b578 <tcp_output_segment_busy>
 801b7d0:	4603      	mov	r3, r0
 801b7d2:	2b00      	cmp	r3, #0
 801b7d4:	d002      	beq.n	801b7dc <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 801b7d6:	f06f 0305 	mvn.w	r3, #5
 801b7da:	e033      	b.n	801b844 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 801b7dc:	687b      	ldr	r3, [r7, #4]
 801b7de:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 801b7e0:	68fb      	ldr	r3, [r7, #12]
 801b7e2:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 801b7e4:	687b      	ldr	r3, [r7, #4]
 801b7e6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 801b7e8:	687b      	ldr	r3, [r7, #4]
 801b7ea:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 801b7ec:	687b      	ldr	r3, [r7, #4]
 801b7ee:	2200      	movs	r2, #0
 801b7f0:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 801b7f2:	687b      	ldr	r3, [r7, #4]
 801b7f4:	8b5b      	ldrh	r3, [r3, #26]
 801b7f6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 801b7fa:	b29a      	uxth	r2, r3
 801b7fc:	687b      	ldr	r3, [r7, #4]
 801b7fe:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801b800:	68fb      	ldr	r3, [r7, #12]
 801b802:	68db      	ldr	r3, [r3, #12]
 801b804:	685b      	ldr	r3, [r3, #4]
 801b806:	4618      	mov	r0, r3
 801b808:	f7f9 ffe6 	bl	80157d8 <lwip_htonl>
 801b80c:	4604      	mov	r4, r0
 801b80e:	68fb      	ldr	r3, [r7, #12]
 801b810:	891b      	ldrh	r3, [r3, #8]
 801b812:	461d      	mov	r5, r3
 801b814:	68fb      	ldr	r3, [r7, #12]
 801b816:	68db      	ldr	r3, [r3, #12]
 801b818:	899b      	ldrh	r3, [r3, #12]
 801b81a:	b29b      	uxth	r3, r3
 801b81c:	4618      	mov	r0, r3
 801b81e:	f7f9 ffc5 	bl	80157ac <lwip_htons>
 801b822:	4603      	mov	r3, r0
 801b824:	b2db      	uxtb	r3, r3
 801b826:	f003 0303 	and.w	r3, r3, #3
 801b82a:	2b00      	cmp	r3, #0
 801b82c:	d001      	beq.n	801b832 <tcp_rexmit_rto_prepare+0xba>
 801b82e:	2301      	movs	r3, #1
 801b830:	e000      	b.n	801b834 <tcp_rexmit_rto_prepare+0xbc>
 801b832:	2300      	movs	r3, #0
 801b834:	442b      	add	r3, r5
 801b836:	18e2      	adds	r2, r4, r3
 801b838:	687b      	ldr	r3, [r7, #4]
 801b83a:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 801b83c:	687b      	ldr	r3, [r7, #4]
 801b83e:	2200      	movs	r2, #0
 801b840:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 801b842:	2300      	movs	r3, #0
}
 801b844:	4618      	mov	r0, r3
 801b846:	3710      	adds	r7, #16
 801b848:	46bd      	mov	sp, r7
 801b84a:	bdb0      	pop	{r4, r5, r7, pc}
 801b84c:	08021f78 	.word	0x08021f78
 801b850:	080225b4 	.word	0x080225b4
 801b854:	08021fcc 	.word	0x08021fcc

0801b858 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 801b858:	b580      	push	{r7, lr}
 801b85a:	b082      	sub	sp, #8
 801b85c:	af00      	add	r7, sp, #0
 801b85e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 801b860:	687b      	ldr	r3, [r7, #4]
 801b862:	2b00      	cmp	r3, #0
 801b864:	d106      	bne.n	801b874 <tcp_rexmit_rto_commit+0x1c>
 801b866:	4b0d      	ldr	r3, [pc, #52]	@ (801b89c <tcp_rexmit_rto_commit+0x44>)
 801b868:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 801b86c:	490c      	ldr	r1, [pc, #48]	@ (801b8a0 <tcp_rexmit_rto_commit+0x48>)
 801b86e:	480d      	ldr	r0, [pc, #52]	@ (801b8a4 <tcp_rexmit_rto_commit+0x4c>)
 801b870:	f003 ff3c 	bl	801f6ec <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 801b874:	687b      	ldr	r3, [r7, #4]
 801b876:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801b87a:	2bff      	cmp	r3, #255	@ 0xff
 801b87c:	d007      	beq.n	801b88e <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 801b87e:	687b      	ldr	r3, [r7, #4]
 801b880:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801b884:	3301      	adds	r3, #1
 801b886:	b2da      	uxtb	r2, r3
 801b888:	687b      	ldr	r3, [r7, #4]
 801b88a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 801b88e:	6878      	ldr	r0, [r7, #4]
 801b890:	f7ff fc7e 	bl	801b190 <tcp_output>
}
 801b894:	bf00      	nop
 801b896:	3708      	adds	r7, #8
 801b898:	46bd      	mov	sp, r7
 801b89a:	bd80      	pop	{r7, pc}
 801b89c:	08021f78 	.word	0x08021f78
 801b8a0:	080225d8 	.word	0x080225d8
 801b8a4:	08021fcc 	.word	0x08021fcc

0801b8a8 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 801b8a8:	b580      	push	{r7, lr}
 801b8aa:	b082      	sub	sp, #8
 801b8ac:	af00      	add	r7, sp, #0
 801b8ae:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 801b8b0:	687b      	ldr	r3, [r7, #4]
 801b8b2:	2b00      	cmp	r3, #0
 801b8b4:	d106      	bne.n	801b8c4 <tcp_rexmit_rto+0x1c>
 801b8b6:	4b0a      	ldr	r3, [pc, #40]	@ (801b8e0 <tcp_rexmit_rto+0x38>)
 801b8b8:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 801b8bc:	4909      	ldr	r1, [pc, #36]	@ (801b8e4 <tcp_rexmit_rto+0x3c>)
 801b8be:	480a      	ldr	r0, [pc, #40]	@ (801b8e8 <tcp_rexmit_rto+0x40>)
 801b8c0:	f003 ff14 	bl	801f6ec <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 801b8c4:	6878      	ldr	r0, [r7, #4]
 801b8c6:	f7ff ff57 	bl	801b778 <tcp_rexmit_rto_prepare>
 801b8ca:	4603      	mov	r3, r0
 801b8cc:	2b00      	cmp	r3, #0
 801b8ce:	d102      	bne.n	801b8d6 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 801b8d0:	6878      	ldr	r0, [r7, #4]
 801b8d2:	f7ff ffc1 	bl	801b858 <tcp_rexmit_rto_commit>
  }
}
 801b8d6:	bf00      	nop
 801b8d8:	3708      	adds	r7, #8
 801b8da:	46bd      	mov	sp, r7
 801b8dc:	bd80      	pop	{r7, pc}
 801b8de:	bf00      	nop
 801b8e0:	08021f78 	.word	0x08021f78
 801b8e4:	080225fc 	.word	0x080225fc
 801b8e8:	08021fcc 	.word	0x08021fcc

0801b8ec <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 801b8ec:	b590      	push	{r4, r7, lr}
 801b8ee:	b085      	sub	sp, #20
 801b8f0:	af00      	add	r7, sp, #0
 801b8f2:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 801b8f4:	687b      	ldr	r3, [r7, #4]
 801b8f6:	2b00      	cmp	r3, #0
 801b8f8:	d106      	bne.n	801b908 <tcp_rexmit+0x1c>
 801b8fa:	4b2f      	ldr	r3, [pc, #188]	@ (801b9b8 <tcp_rexmit+0xcc>)
 801b8fc:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 801b900:	492e      	ldr	r1, [pc, #184]	@ (801b9bc <tcp_rexmit+0xd0>)
 801b902:	482f      	ldr	r0, [pc, #188]	@ (801b9c0 <tcp_rexmit+0xd4>)
 801b904:	f003 fef2 	bl	801f6ec <iprintf>

  if (pcb->unacked == NULL) {
 801b908:	687b      	ldr	r3, [r7, #4]
 801b90a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801b90c:	2b00      	cmp	r3, #0
 801b90e:	d102      	bne.n	801b916 <tcp_rexmit+0x2a>
    return ERR_VAL;
 801b910:	f06f 0305 	mvn.w	r3, #5
 801b914:	e04c      	b.n	801b9b0 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 801b916:	687b      	ldr	r3, [r7, #4]
 801b918:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801b91a:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 801b91c:	68b8      	ldr	r0, [r7, #8]
 801b91e:	f7ff fe2b 	bl	801b578 <tcp_output_segment_busy>
 801b922:	4603      	mov	r3, r0
 801b924:	2b00      	cmp	r3, #0
 801b926:	d002      	beq.n	801b92e <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 801b928:	f06f 0305 	mvn.w	r3, #5
 801b92c:	e040      	b.n	801b9b0 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 801b92e:	68bb      	ldr	r3, [r7, #8]
 801b930:	681a      	ldr	r2, [r3, #0]
 801b932:	687b      	ldr	r3, [r7, #4]
 801b934:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 801b936:	687b      	ldr	r3, [r7, #4]
 801b938:	336c      	adds	r3, #108	@ 0x6c
 801b93a:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801b93c:	e002      	b.n	801b944 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 801b93e:	68fb      	ldr	r3, [r7, #12]
 801b940:	681b      	ldr	r3, [r3, #0]
 801b942:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801b944:	68fb      	ldr	r3, [r7, #12]
 801b946:	681b      	ldr	r3, [r3, #0]
 801b948:	2b00      	cmp	r3, #0
 801b94a:	d011      	beq.n	801b970 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801b94c:	68fb      	ldr	r3, [r7, #12]
 801b94e:	681b      	ldr	r3, [r3, #0]
 801b950:	68db      	ldr	r3, [r3, #12]
 801b952:	685b      	ldr	r3, [r3, #4]
 801b954:	4618      	mov	r0, r3
 801b956:	f7f9 ff3f 	bl	80157d8 <lwip_htonl>
 801b95a:	4604      	mov	r4, r0
 801b95c:	68bb      	ldr	r3, [r7, #8]
 801b95e:	68db      	ldr	r3, [r3, #12]
 801b960:	685b      	ldr	r3, [r3, #4]
 801b962:	4618      	mov	r0, r3
 801b964:	f7f9 ff38 	bl	80157d8 <lwip_htonl>
 801b968:	4603      	mov	r3, r0
 801b96a:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 801b96c:	2b00      	cmp	r3, #0
 801b96e:	dbe6      	blt.n	801b93e <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 801b970:	68fb      	ldr	r3, [r7, #12]
 801b972:	681a      	ldr	r2, [r3, #0]
 801b974:	68bb      	ldr	r3, [r7, #8]
 801b976:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 801b978:	68fb      	ldr	r3, [r7, #12]
 801b97a:	68ba      	ldr	r2, [r7, #8]
 801b97c:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 801b97e:	68bb      	ldr	r3, [r7, #8]
 801b980:	681b      	ldr	r3, [r3, #0]
 801b982:	2b00      	cmp	r3, #0
 801b984:	d103      	bne.n	801b98e <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801b986:	687b      	ldr	r3, [r7, #4]
 801b988:	2200      	movs	r2, #0
 801b98a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 801b98e:	687b      	ldr	r3, [r7, #4]
 801b990:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801b994:	2bff      	cmp	r3, #255	@ 0xff
 801b996:	d007      	beq.n	801b9a8 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 801b998:	687b      	ldr	r3, [r7, #4]
 801b99a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801b99e:	3301      	adds	r3, #1
 801b9a0:	b2da      	uxtb	r2, r3
 801b9a2:	687b      	ldr	r3, [r7, #4]
 801b9a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 801b9a8:	687b      	ldr	r3, [r7, #4]
 801b9aa:	2200      	movs	r2, #0
 801b9ac:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 801b9ae:	2300      	movs	r3, #0
}
 801b9b0:	4618      	mov	r0, r3
 801b9b2:	3714      	adds	r7, #20
 801b9b4:	46bd      	mov	sp, r7
 801b9b6:	bd90      	pop	{r4, r7, pc}
 801b9b8:	08021f78 	.word	0x08021f78
 801b9bc:	08022618 	.word	0x08022618
 801b9c0:	08021fcc 	.word	0x08021fcc

0801b9c4 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 801b9c4:	b580      	push	{r7, lr}
 801b9c6:	b082      	sub	sp, #8
 801b9c8:	af00      	add	r7, sp, #0
 801b9ca:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 801b9cc:	687b      	ldr	r3, [r7, #4]
 801b9ce:	2b00      	cmp	r3, #0
 801b9d0:	d106      	bne.n	801b9e0 <tcp_rexmit_fast+0x1c>
 801b9d2:	4b2a      	ldr	r3, [pc, #168]	@ (801ba7c <tcp_rexmit_fast+0xb8>)
 801b9d4:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 801b9d8:	4929      	ldr	r1, [pc, #164]	@ (801ba80 <tcp_rexmit_fast+0xbc>)
 801b9da:	482a      	ldr	r0, [pc, #168]	@ (801ba84 <tcp_rexmit_fast+0xc0>)
 801b9dc:	f003 fe86 	bl	801f6ec <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 801b9e0:	687b      	ldr	r3, [r7, #4]
 801b9e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801b9e4:	2b00      	cmp	r3, #0
 801b9e6:	d045      	beq.n	801ba74 <tcp_rexmit_fast+0xb0>
 801b9e8:	687b      	ldr	r3, [r7, #4]
 801b9ea:	8b5b      	ldrh	r3, [r3, #26]
 801b9ec:	f003 0304 	and.w	r3, r3, #4
 801b9f0:	2b00      	cmp	r3, #0
 801b9f2:	d13f      	bne.n	801ba74 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 801b9f4:	6878      	ldr	r0, [r7, #4]
 801b9f6:	f7ff ff79 	bl	801b8ec <tcp_rexmit>
 801b9fa:	4603      	mov	r3, r0
 801b9fc:	2b00      	cmp	r3, #0
 801b9fe:	d139      	bne.n	801ba74 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801ba00:	687b      	ldr	r3, [r7, #4]
 801ba02:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 801ba06:	687b      	ldr	r3, [r7, #4]
 801ba08:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801ba0c:	4293      	cmp	r3, r2
 801ba0e:	bf28      	it	cs
 801ba10:	4613      	movcs	r3, r2
 801ba12:	b29b      	uxth	r3, r3
 801ba14:	2b00      	cmp	r3, #0
 801ba16:	da00      	bge.n	801ba1a <tcp_rexmit_fast+0x56>
 801ba18:	3301      	adds	r3, #1
 801ba1a:	105b      	asrs	r3, r3, #1
 801ba1c:	b29a      	uxth	r2, r3
 801ba1e:	687b      	ldr	r3, [r7, #4]
 801ba20:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801ba24:	687b      	ldr	r3, [r7, #4]
 801ba26:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 801ba2a:	461a      	mov	r2, r3
 801ba2c:	687b      	ldr	r3, [r7, #4]
 801ba2e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801ba30:	005b      	lsls	r3, r3, #1
 801ba32:	429a      	cmp	r2, r3
 801ba34:	d206      	bcs.n	801ba44 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 801ba36:	687b      	ldr	r3, [r7, #4]
 801ba38:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801ba3a:	005b      	lsls	r3, r3, #1
 801ba3c:	b29a      	uxth	r2, r3
 801ba3e:	687b      	ldr	r3, [r7, #4]
 801ba40:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801ba44:	687b      	ldr	r3, [r7, #4]
 801ba46:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 801ba4a:	687b      	ldr	r3, [r7, #4]
 801ba4c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801ba4e:	4619      	mov	r1, r3
 801ba50:	0049      	lsls	r1, r1, #1
 801ba52:	440b      	add	r3, r1
 801ba54:	b29b      	uxth	r3, r3
 801ba56:	4413      	add	r3, r2
 801ba58:	b29a      	uxth	r2, r3
 801ba5a:	687b      	ldr	r3, [r7, #4]
 801ba5c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 801ba60:	687b      	ldr	r3, [r7, #4]
 801ba62:	8b5b      	ldrh	r3, [r3, #26]
 801ba64:	f043 0304 	orr.w	r3, r3, #4
 801ba68:	b29a      	uxth	r2, r3
 801ba6a:	687b      	ldr	r3, [r7, #4]
 801ba6c:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 801ba6e:	687b      	ldr	r3, [r7, #4]
 801ba70:	2200      	movs	r2, #0
 801ba72:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 801ba74:	bf00      	nop
 801ba76:	3708      	adds	r7, #8
 801ba78:	46bd      	mov	sp, r7
 801ba7a:	bd80      	pop	{r7, pc}
 801ba7c:	08021f78 	.word	0x08021f78
 801ba80:	08022630 	.word	0x08022630
 801ba84:	08021fcc 	.word	0x08021fcc

0801ba88 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 801ba88:	b580      	push	{r7, lr}
 801ba8a:	b086      	sub	sp, #24
 801ba8c:	af00      	add	r7, sp, #0
 801ba8e:	60f8      	str	r0, [r7, #12]
 801ba90:	607b      	str	r3, [r7, #4]
 801ba92:	460b      	mov	r3, r1
 801ba94:	817b      	strh	r3, [r7, #10]
 801ba96:	4613      	mov	r3, r2
 801ba98:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801ba9a:	897a      	ldrh	r2, [r7, #10]
 801ba9c:	893b      	ldrh	r3, [r7, #8]
 801ba9e:	4413      	add	r3, r2
 801baa0:	b29b      	uxth	r3, r3
 801baa2:	3314      	adds	r3, #20
 801baa4:	b29b      	uxth	r3, r3
 801baa6:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801baaa:	4619      	mov	r1, r3
 801baac:	2022      	movs	r0, #34	@ 0x22
 801baae:	f7fa fc01 	bl	80162b4 <pbuf_alloc>
 801bab2:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 801bab4:	697b      	ldr	r3, [r7, #20]
 801bab6:	2b00      	cmp	r3, #0
 801bab8:	d04d      	beq.n	801bb56 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801baba:	897b      	ldrh	r3, [r7, #10]
 801babc:	3313      	adds	r3, #19
 801babe:	697a      	ldr	r2, [r7, #20]
 801bac0:	8952      	ldrh	r2, [r2, #10]
 801bac2:	4293      	cmp	r3, r2
 801bac4:	db06      	blt.n	801bad4 <tcp_output_alloc_header_common+0x4c>
 801bac6:	4b26      	ldr	r3, [pc, #152]	@ (801bb60 <tcp_output_alloc_header_common+0xd8>)
 801bac8:	f240 7223 	movw	r2, #1827	@ 0x723
 801bacc:	4925      	ldr	r1, [pc, #148]	@ (801bb64 <tcp_output_alloc_header_common+0xdc>)
 801bace:	4826      	ldr	r0, [pc, #152]	@ (801bb68 <tcp_output_alloc_header_common+0xe0>)
 801bad0:	f003 fe0c 	bl	801f6ec <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 801bad4:	697b      	ldr	r3, [r7, #20]
 801bad6:	685b      	ldr	r3, [r3, #4]
 801bad8:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 801bada:	8c3b      	ldrh	r3, [r7, #32]
 801badc:	4618      	mov	r0, r3
 801bade:	f7f9 fe65 	bl	80157ac <lwip_htons>
 801bae2:	4603      	mov	r3, r0
 801bae4:	461a      	mov	r2, r3
 801bae6:	693b      	ldr	r3, [r7, #16]
 801bae8:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 801baea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801baec:	4618      	mov	r0, r3
 801baee:	f7f9 fe5d 	bl	80157ac <lwip_htons>
 801baf2:	4603      	mov	r3, r0
 801baf4:	461a      	mov	r2, r3
 801baf6:	693b      	ldr	r3, [r7, #16]
 801baf8:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 801bafa:	693b      	ldr	r3, [r7, #16]
 801bafc:	687a      	ldr	r2, [r7, #4]
 801bafe:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 801bb00:	68f8      	ldr	r0, [r7, #12]
 801bb02:	f7f9 fe69 	bl	80157d8 <lwip_htonl>
 801bb06:	4602      	mov	r2, r0
 801bb08:	693b      	ldr	r3, [r7, #16]
 801bb0a:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 801bb0c:	897b      	ldrh	r3, [r7, #10]
 801bb0e:	089b      	lsrs	r3, r3, #2
 801bb10:	b29b      	uxth	r3, r3
 801bb12:	3305      	adds	r3, #5
 801bb14:	b29b      	uxth	r3, r3
 801bb16:	031b      	lsls	r3, r3, #12
 801bb18:	b29a      	uxth	r2, r3
 801bb1a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801bb1e:	b29b      	uxth	r3, r3
 801bb20:	4313      	orrs	r3, r2
 801bb22:	b29b      	uxth	r3, r3
 801bb24:	4618      	mov	r0, r3
 801bb26:	f7f9 fe41 	bl	80157ac <lwip_htons>
 801bb2a:	4603      	mov	r3, r0
 801bb2c:	461a      	mov	r2, r3
 801bb2e:	693b      	ldr	r3, [r7, #16]
 801bb30:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 801bb32:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801bb34:	4618      	mov	r0, r3
 801bb36:	f7f9 fe39 	bl	80157ac <lwip_htons>
 801bb3a:	4603      	mov	r3, r0
 801bb3c:	461a      	mov	r2, r3
 801bb3e:	693b      	ldr	r3, [r7, #16]
 801bb40:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 801bb42:	693b      	ldr	r3, [r7, #16]
 801bb44:	2200      	movs	r2, #0
 801bb46:	741a      	strb	r2, [r3, #16]
 801bb48:	2200      	movs	r2, #0
 801bb4a:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 801bb4c:	693b      	ldr	r3, [r7, #16]
 801bb4e:	2200      	movs	r2, #0
 801bb50:	749a      	strb	r2, [r3, #18]
 801bb52:	2200      	movs	r2, #0
 801bb54:	74da      	strb	r2, [r3, #19]
  }
  return p;
 801bb56:	697b      	ldr	r3, [r7, #20]
}
 801bb58:	4618      	mov	r0, r3
 801bb5a:	3718      	adds	r7, #24
 801bb5c:	46bd      	mov	sp, r7
 801bb5e:	bd80      	pop	{r7, pc}
 801bb60:	08021f78 	.word	0x08021f78
 801bb64:	08022650 	.word	0x08022650
 801bb68:	08021fcc 	.word	0x08021fcc

0801bb6c <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 801bb6c:	b5b0      	push	{r4, r5, r7, lr}
 801bb6e:	b08a      	sub	sp, #40	@ 0x28
 801bb70:	af04      	add	r7, sp, #16
 801bb72:	60f8      	str	r0, [r7, #12]
 801bb74:	607b      	str	r3, [r7, #4]
 801bb76:	460b      	mov	r3, r1
 801bb78:	817b      	strh	r3, [r7, #10]
 801bb7a:	4613      	mov	r3, r2
 801bb7c:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801bb7e:	68fb      	ldr	r3, [r7, #12]
 801bb80:	2b00      	cmp	r3, #0
 801bb82:	d106      	bne.n	801bb92 <tcp_output_alloc_header+0x26>
 801bb84:	4b15      	ldr	r3, [pc, #84]	@ (801bbdc <tcp_output_alloc_header+0x70>)
 801bb86:	f240 7242 	movw	r2, #1858	@ 0x742
 801bb8a:	4915      	ldr	r1, [pc, #84]	@ (801bbe0 <tcp_output_alloc_header+0x74>)
 801bb8c:	4815      	ldr	r0, [pc, #84]	@ (801bbe4 <tcp_output_alloc_header+0x78>)
 801bb8e:	f003 fdad 	bl	801f6ec <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 801bb92:	68fb      	ldr	r3, [r7, #12]
 801bb94:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 801bb96:	68fb      	ldr	r3, [r7, #12]
 801bb98:	8adb      	ldrh	r3, [r3, #22]
 801bb9a:	68fa      	ldr	r2, [r7, #12]
 801bb9c:	8b12      	ldrh	r2, [r2, #24]
 801bb9e:	68f9      	ldr	r1, [r7, #12]
 801bba0:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 801bba2:	893d      	ldrh	r5, [r7, #8]
 801bba4:	897c      	ldrh	r4, [r7, #10]
 801bba6:	9103      	str	r1, [sp, #12]
 801bba8:	2110      	movs	r1, #16
 801bbaa:	9102      	str	r1, [sp, #8]
 801bbac:	9201      	str	r2, [sp, #4]
 801bbae:	9300      	str	r3, [sp, #0]
 801bbb0:	687b      	ldr	r3, [r7, #4]
 801bbb2:	462a      	mov	r2, r5
 801bbb4:	4621      	mov	r1, r4
 801bbb6:	f7ff ff67 	bl	801ba88 <tcp_output_alloc_header_common>
 801bbba:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 801bbbc:	697b      	ldr	r3, [r7, #20]
 801bbbe:	2b00      	cmp	r3, #0
 801bbc0:	d006      	beq.n	801bbd0 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801bbc2:	68fb      	ldr	r3, [r7, #12]
 801bbc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801bbc6:	68fa      	ldr	r2, [r7, #12]
 801bbc8:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 801bbca:	441a      	add	r2, r3
 801bbcc:	68fb      	ldr	r3, [r7, #12]
 801bbce:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 801bbd0:	697b      	ldr	r3, [r7, #20]
}
 801bbd2:	4618      	mov	r0, r3
 801bbd4:	3718      	adds	r7, #24
 801bbd6:	46bd      	mov	sp, r7
 801bbd8:	bdb0      	pop	{r4, r5, r7, pc}
 801bbda:	bf00      	nop
 801bbdc:	08021f78 	.word	0x08021f78
 801bbe0:	08022680 	.word	0x08022680
 801bbe4:	08021fcc 	.word	0x08021fcc

0801bbe8 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 801bbe8:	b580      	push	{r7, lr}
 801bbea:	b088      	sub	sp, #32
 801bbec:	af00      	add	r7, sp, #0
 801bbee:	60f8      	str	r0, [r7, #12]
 801bbf0:	60b9      	str	r1, [r7, #8]
 801bbf2:	4611      	mov	r1, r2
 801bbf4:	461a      	mov	r2, r3
 801bbf6:	460b      	mov	r3, r1
 801bbf8:	71fb      	strb	r3, [r7, #7]
 801bbfa:	4613      	mov	r3, r2
 801bbfc:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 801bbfe:	2300      	movs	r3, #0
 801bc00:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 801bc02:	68bb      	ldr	r3, [r7, #8]
 801bc04:	2b00      	cmp	r3, #0
 801bc06:	d106      	bne.n	801bc16 <tcp_output_fill_options+0x2e>
 801bc08:	4b12      	ldr	r3, [pc, #72]	@ (801bc54 <tcp_output_fill_options+0x6c>)
 801bc0a:	f240 7256 	movw	r2, #1878	@ 0x756
 801bc0e:	4912      	ldr	r1, [pc, #72]	@ (801bc58 <tcp_output_fill_options+0x70>)
 801bc10:	4812      	ldr	r0, [pc, #72]	@ (801bc5c <tcp_output_fill_options+0x74>)
 801bc12:	f003 fd6b 	bl	801f6ec <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 801bc16:	68bb      	ldr	r3, [r7, #8]
 801bc18:	685b      	ldr	r3, [r3, #4]
 801bc1a:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 801bc1c:	69bb      	ldr	r3, [r7, #24]
 801bc1e:	3314      	adds	r3, #20
 801bc20:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 801bc22:	8bfb      	ldrh	r3, [r7, #30]
 801bc24:	009b      	lsls	r3, r3, #2
 801bc26:	461a      	mov	r2, r3
 801bc28:	79fb      	ldrb	r3, [r7, #7]
 801bc2a:	009b      	lsls	r3, r3, #2
 801bc2c:	f003 0304 	and.w	r3, r3, #4
 801bc30:	4413      	add	r3, r2
 801bc32:	3314      	adds	r3, #20
 801bc34:	69ba      	ldr	r2, [r7, #24]
 801bc36:	4413      	add	r3, r2
 801bc38:	697a      	ldr	r2, [r7, #20]
 801bc3a:	429a      	cmp	r2, r3
 801bc3c:	d006      	beq.n	801bc4c <tcp_output_fill_options+0x64>
 801bc3e:	4b05      	ldr	r3, [pc, #20]	@ (801bc54 <tcp_output_fill_options+0x6c>)
 801bc40:	f240 7275 	movw	r2, #1909	@ 0x775
 801bc44:	4906      	ldr	r1, [pc, #24]	@ (801bc60 <tcp_output_fill_options+0x78>)
 801bc46:	4805      	ldr	r0, [pc, #20]	@ (801bc5c <tcp_output_fill_options+0x74>)
 801bc48:	f003 fd50 	bl	801f6ec <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 801bc4c:	bf00      	nop
 801bc4e:	3720      	adds	r7, #32
 801bc50:	46bd      	mov	sp, r7
 801bc52:	bd80      	pop	{r7, pc}
 801bc54:	08021f78 	.word	0x08021f78
 801bc58:	080226a8 	.word	0x080226a8
 801bc5c:	08021fcc 	.word	0x08021fcc
 801bc60:	080225a0 	.word	0x080225a0

0801bc64 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 801bc64:	b580      	push	{r7, lr}
 801bc66:	b08a      	sub	sp, #40	@ 0x28
 801bc68:	af04      	add	r7, sp, #16
 801bc6a:	60f8      	str	r0, [r7, #12]
 801bc6c:	60b9      	str	r1, [r7, #8]
 801bc6e:	607a      	str	r2, [r7, #4]
 801bc70:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801bc72:	68bb      	ldr	r3, [r7, #8]
 801bc74:	2b00      	cmp	r3, #0
 801bc76:	d106      	bne.n	801bc86 <tcp_output_control_segment+0x22>
 801bc78:	4b1c      	ldr	r3, [pc, #112]	@ (801bcec <tcp_output_control_segment+0x88>)
 801bc7a:	f240 7287 	movw	r2, #1927	@ 0x787
 801bc7e:	491c      	ldr	r1, [pc, #112]	@ (801bcf0 <tcp_output_control_segment+0x8c>)
 801bc80:	481c      	ldr	r0, [pc, #112]	@ (801bcf4 <tcp_output_control_segment+0x90>)
 801bc82:	f003 fd33 	bl	801f6ec <iprintf>

  netif = tcp_route(pcb, src, dst);
 801bc86:	683a      	ldr	r2, [r7, #0]
 801bc88:	6879      	ldr	r1, [r7, #4]
 801bc8a:	68f8      	ldr	r0, [r7, #12]
 801bc8c:	f7fe ff42 	bl	801ab14 <tcp_route>
 801bc90:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 801bc92:	693b      	ldr	r3, [r7, #16]
 801bc94:	2b00      	cmp	r3, #0
 801bc96:	d102      	bne.n	801bc9e <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 801bc98:	23fc      	movs	r3, #252	@ 0xfc
 801bc9a:	75fb      	strb	r3, [r7, #23]
 801bc9c:	e01c      	b.n	801bcd8 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 801bc9e:	68fb      	ldr	r3, [r7, #12]
 801bca0:	2b00      	cmp	r3, #0
 801bca2:	d006      	beq.n	801bcb2 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 801bca4:	68fb      	ldr	r3, [r7, #12]
 801bca6:	7adb      	ldrb	r3, [r3, #11]
 801bca8:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 801bcaa:	68fb      	ldr	r3, [r7, #12]
 801bcac:	7a9b      	ldrb	r3, [r3, #10]
 801bcae:	757b      	strb	r3, [r7, #21]
 801bcb0:	e003      	b.n	801bcba <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 801bcb2:	23ff      	movs	r3, #255	@ 0xff
 801bcb4:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 801bcb6:	2300      	movs	r3, #0
 801bcb8:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801bcba:	7dba      	ldrb	r2, [r7, #22]
 801bcbc:	693b      	ldr	r3, [r7, #16]
 801bcbe:	9302      	str	r3, [sp, #8]
 801bcc0:	2306      	movs	r3, #6
 801bcc2:	9301      	str	r3, [sp, #4]
 801bcc4:	7d7b      	ldrb	r3, [r7, #21]
 801bcc6:	9300      	str	r3, [sp, #0]
 801bcc8:	4613      	mov	r3, r2
 801bcca:	683a      	ldr	r2, [r7, #0]
 801bccc:	6879      	ldr	r1, [r7, #4]
 801bcce:	68b8      	ldr	r0, [r7, #8]
 801bcd0:	f002 fa2e 	bl	801e130 <ip4_output_if>
 801bcd4:	4603      	mov	r3, r0
 801bcd6:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 801bcd8:	68b8      	ldr	r0, [r7, #8]
 801bcda:	f7fa fdcd 	bl	8016878 <pbuf_free>
  return err;
 801bcde:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801bce2:	4618      	mov	r0, r3
 801bce4:	3718      	adds	r7, #24
 801bce6:	46bd      	mov	sp, r7
 801bce8:	bd80      	pop	{r7, pc}
 801bcea:	bf00      	nop
 801bcec:	08021f78 	.word	0x08021f78
 801bcf0:	080226d0 	.word	0x080226d0
 801bcf4:	08021fcc 	.word	0x08021fcc

0801bcf8 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 801bcf8:	b590      	push	{r4, r7, lr}
 801bcfa:	b08b      	sub	sp, #44	@ 0x2c
 801bcfc:	af04      	add	r7, sp, #16
 801bcfe:	60f8      	str	r0, [r7, #12]
 801bd00:	60b9      	str	r1, [r7, #8]
 801bd02:	607a      	str	r2, [r7, #4]
 801bd04:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801bd06:	683b      	ldr	r3, [r7, #0]
 801bd08:	2b00      	cmp	r3, #0
 801bd0a:	d106      	bne.n	801bd1a <tcp_rst+0x22>
 801bd0c:	4b1f      	ldr	r3, [pc, #124]	@ (801bd8c <tcp_rst+0x94>)
 801bd0e:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 801bd12:	491f      	ldr	r1, [pc, #124]	@ (801bd90 <tcp_rst+0x98>)
 801bd14:	481f      	ldr	r0, [pc, #124]	@ (801bd94 <tcp_rst+0x9c>)
 801bd16:	f003 fce9 	bl	801f6ec <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 801bd1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bd1c:	2b00      	cmp	r3, #0
 801bd1e:	d106      	bne.n	801bd2e <tcp_rst+0x36>
 801bd20:	4b1a      	ldr	r3, [pc, #104]	@ (801bd8c <tcp_rst+0x94>)
 801bd22:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 801bd26:	491c      	ldr	r1, [pc, #112]	@ (801bd98 <tcp_rst+0xa0>)
 801bd28:	481a      	ldr	r0, [pc, #104]	@ (801bd94 <tcp_rst+0x9c>)
 801bd2a:	f003 fcdf 	bl	801f6ec <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801bd2e:	2300      	movs	r3, #0
 801bd30:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 801bd32:	f246 0308 	movw	r3, #24584	@ 0x6008
 801bd36:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 801bd38:	7dfb      	ldrb	r3, [r7, #23]
 801bd3a:	b29c      	uxth	r4, r3
 801bd3c:	68b8      	ldr	r0, [r7, #8]
 801bd3e:	f7f9 fd4b 	bl	80157d8 <lwip_htonl>
 801bd42:	4602      	mov	r2, r0
 801bd44:	8abb      	ldrh	r3, [r7, #20]
 801bd46:	9303      	str	r3, [sp, #12]
 801bd48:	2314      	movs	r3, #20
 801bd4a:	9302      	str	r3, [sp, #8]
 801bd4c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 801bd4e:	9301      	str	r3, [sp, #4]
 801bd50:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801bd52:	9300      	str	r3, [sp, #0]
 801bd54:	4613      	mov	r3, r2
 801bd56:	2200      	movs	r2, #0
 801bd58:	4621      	mov	r1, r4
 801bd5a:	6878      	ldr	r0, [r7, #4]
 801bd5c:	f7ff fe94 	bl	801ba88 <tcp_output_alloc_header_common>
 801bd60:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 801bd62:	693b      	ldr	r3, [r7, #16]
 801bd64:	2b00      	cmp	r3, #0
 801bd66:	d00c      	beq.n	801bd82 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801bd68:	7dfb      	ldrb	r3, [r7, #23]
 801bd6a:	2200      	movs	r2, #0
 801bd6c:	6939      	ldr	r1, [r7, #16]
 801bd6e:	68f8      	ldr	r0, [r7, #12]
 801bd70:	f7ff ff3a 	bl	801bbe8 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 801bd74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bd76:	683a      	ldr	r2, [r7, #0]
 801bd78:	6939      	ldr	r1, [r7, #16]
 801bd7a:	68f8      	ldr	r0, [r7, #12]
 801bd7c:	f7ff ff72 	bl	801bc64 <tcp_output_control_segment>
 801bd80:	e000      	b.n	801bd84 <tcp_rst+0x8c>
    return;
 801bd82:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 801bd84:	371c      	adds	r7, #28
 801bd86:	46bd      	mov	sp, r7
 801bd88:	bd90      	pop	{r4, r7, pc}
 801bd8a:	bf00      	nop
 801bd8c:	08021f78 	.word	0x08021f78
 801bd90:	080226fc 	.word	0x080226fc
 801bd94:	08021fcc 	.word	0x08021fcc
 801bd98:	08022718 	.word	0x08022718

0801bd9c <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 801bd9c:	b590      	push	{r4, r7, lr}
 801bd9e:	b087      	sub	sp, #28
 801bda0:	af00      	add	r7, sp, #0
 801bda2:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 801bda4:	2300      	movs	r3, #0
 801bda6:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 801bda8:	2300      	movs	r3, #0
 801bdaa:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801bdac:	687b      	ldr	r3, [r7, #4]
 801bdae:	2b00      	cmp	r3, #0
 801bdb0:	d106      	bne.n	801bdc0 <tcp_send_empty_ack+0x24>
 801bdb2:	4b28      	ldr	r3, [pc, #160]	@ (801be54 <tcp_send_empty_ack+0xb8>)
 801bdb4:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 801bdb8:	4927      	ldr	r1, [pc, #156]	@ (801be58 <tcp_send_empty_ack+0xbc>)
 801bdba:	4828      	ldr	r0, [pc, #160]	@ (801be5c <tcp_send_empty_ack+0xc0>)
 801bdbc:	f003 fc96 	bl	801f6ec <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801bdc0:	7dfb      	ldrb	r3, [r7, #23]
 801bdc2:	009b      	lsls	r3, r3, #2
 801bdc4:	b2db      	uxtb	r3, r3
 801bdc6:	f003 0304 	and.w	r3, r3, #4
 801bdca:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 801bdcc:	7d7b      	ldrb	r3, [r7, #21]
 801bdce:	b29c      	uxth	r4, r3
 801bdd0:	687b      	ldr	r3, [r7, #4]
 801bdd2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801bdd4:	4618      	mov	r0, r3
 801bdd6:	f7f9 fcff 	bl	80157d8 <lwip_htonl>
 801bdda:	4603      	mov	r3, r0
 801bddc:	2200      	movs	r2, #0
 801bdde:	4621      	mov	r1, r4
 801bde0:	6878      	ldr	r0, [r7, #4]
 801bde2:	f7ff fec3 	bl	801bb6c <tcp_output_alloc_header>
 801bde6:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801bde8:	693b      	ldr	r3, [r7, #16]
 801bdea:	2b00      	cmp	r3, #0
 801bdec:	d109      	bne.n	801be02 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801bdee:	687b      	ldr	r3, [r7, #4]
 801bdf0:	8b5b      	ldrh	r3, [r3, #26]
 801bdf2:	f043 0303 	orr.w	r3, r3, #3
 801bdf6:	b29a      	uxth	r2, r3
 801bdf8:	687b      	ldr	r3, [r7, #4]
 801bdfa:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 801bdfc:	f06f 0301 	mvn.w	r3, #1
 801be00:	e023      	b.n	801be4a <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 801be02:	7dbb      	ldrb	r3, [r7, #22]
 801be04:	7dfa      	ldrb	r2, [r7, #23]
 801be06:	6939      	ldr	r1, [r7, #16]
 801be08:	6878      	ldr	r0, [r7, #4]
 801be0a:	f7ff feed 	bl	801bbe8 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801be0e:	687a      	ldr	r2, [r7, #4]
 801be10:	687b      	ldr	r3, [r7, #4]
 801be12:	3304      	adds	r3, #4
 801be14:	6939      	ldr	r1, [r7, #16]
 801be16:	6878      	ldr	r0, [r7, #4]
 801be18:	f7ff ff24 	bl	801bc64 <tcp_output_control_segment>
 801be1c:	4603      	mov	r3, r0
 801be1e:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 801be20:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801be24:	2b00      	cmp	r3, #0
 801be26:	d007      	beq.n	801be38 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801be28:	687b      	ldr	r3, [r7, #4]
 801be2a:	8b5b      	ldrh	r3, [r3, #26]
 801be2c:	f043 0303 	orr.w	r3, r3, #3
 801be30:	b29a      	uxth	r2, r3
 801be32:	687b      	ldr	r3, [r7, #4]
 801be34:	835a      	strh	r2, [r3, #26]
 801be36:	e006      	b.n	801be46 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801be38:	687b      	ldr	r3, [r7, #4]
 801be3a:	8b5b      	ldrh	r3, [r3, #26]
 801be3c:	f023 0303 	bic.w	r3, r3, #3
 801be40:	b29a      	uxth	r2, r3
 801be42:	687b      	ldr	r3, [r7, #4]
 801be44:	835a      	strh	r2, [r3, #26]
  }

  return err;
 801be46:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801be4a:	4618      	mov	r0, r3
 801be4c:	371c      	adds	r7, #28
 801be4e:	46bd      	mov	sp, r7
 801be50:	bd90      	pop	{r4, r7, pc}
 801be52:	bf00      	nop
 801be54:	08021f78 	.word	0x08021f78
 801be58:	08022734 	.word	0x08022734
 801be5c:	08021fcc 	.word	0x08021fcc

0801be60 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 801be60:	b590      	push	{r4, r7, lr}
 801be62:	b087      	sub	sp, #28
 801be64:	af00      	add	r7, sp, #0
 801be66:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801be68:	2300      	movs	r3, #0
 801be6a:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801be6c:	687b      	ldr	r3, [r7, #4]
 801be6e:	2b00      	cmp	r3, #0
 801be70:	d106      	bne.n	801be80 <tcp_keepalive+0x20>
 801be72:	4b18      	ldr	r3, [pc, #96]	@ (801bed4 <tcp_keepalive+0x74>)
 801be74:	f640 0224 	movw	r2, #2084	@ 0x824
 801be78:	4917      	ldr	r1, [pc, #92]	@ (801bed8 <tcp_keepalive+0x78>)
 801be7a:	4818      	ldr	r0, [pc, #96]	@ (801bedc <tcp_keepalive+0x7c>)
 801be7c:	f003 fc36 	bl	801f6ec <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 801be80:	7dfb      	ldrb	r3, [r7, #23]
 801be82:	b29c      	uxth	r4, r3
 801be84:	687b      	ldr	r3, [r7, #4]
 801be86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801be88:	3b01      	subs	r3, #1
 801be8a:	4618      	mov	r0, r3
 801be8c:	f7f9 fca4 	bl	80157d8 <lwip_htonl>
 801be90:	4603      	mov	r3, r0
 801be92:	2200      	movs	r2, #0
 801be94:	4621      	mov	r1, r4
 801be96:	6878      	ldr	r0, [r7, #4]
 801be98:	f7ff fe68 	bl	801bb6c <tcp_output_alloc_header>
 801be9c:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801be9e:	693b      	ldr	r3, [r7, #16]
 801bea0:	2b00      	cmp	r3, #0
 801bea2:	d102      	bne.n	801beaa <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 801bea4:	f04f 33ff 	mov.w	r3, #4294967295
 801bea8:	e010      	b.n	801becc <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801beaa:	7dfb      	ldrb	r3, [r7, #23]
 801beac:	2200      	movs	r2, #0
 801beae:	6939      	ldr	r1, [r7, #16]
 801beb0:	6878      	ldr	r0, [r7, #4]
 801beb2:	f7ff fe99 	bl	801bbe8 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801beb6:	687a      	ldr	r2, [r7, #4]
 801beb8:	687b      	ldr	r3, [r7, #4]
 801beba:	3304      	adds	r3, #4
 801bebc:	6939      	ldr	r1, [r7, #16]
 801bebe:	6878      	ldr	r0, [r7, #4]
 801bec0:	f7ff fed0 	bl	801bc64 <tcp_output_control_segment>
 801bec4:	4603      	mov	r3, r0
 801bec6:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801bec8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801becc:	4618      	mov	r0, r3
 801bece:	371c      	adds	r7, #28
 801bed0:	46bd      	mov	sp, r7
 801bed2:	bd90      	pop	{r4, r7, pc}
 801bed4:	08021f78 	.word	0x08021f78
 801bed8:	08022754 	.word	0x08022754
 801bedc:	08021fcc 	.word	0x08021fcc

0801bee0 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 801bee0:	b590      	push	{r4, r7, lr}
 801bee2:	b08b      	sub	sp, #44	@ 0x2c
 801bee4:	af00      	add	r7, sp, #0
 801bee6:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801bee8:	2300      	movs	r3, #0
 801beea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801beee:	687b      	ldr	r3, [r7, #4]
 801bef0:	2b00      	cmp	r3, #0
 801bef2:	d106      	bne.n	801bf02 <tcp_zero_window_probe+0x22>
 801bef4:	4b4c      	ldr	r3, [pc, #304]	@ (801c028 <tcp_zero_window_probe+0x148>)
 801bef6:	f640 024f 	movw	r2, #2127	@ 0x84f
 801befa:	494c      	ldr	r1, [pc, #304]	@ (801c02c <tcp_zero_window_probe+0x14c>)
 801befc:	484c      	ldr	r0, [pc, #304]	@ (801c030 <tcp_zero_window_probe+0x150>)
 801befe:	f003 fbf5 	bl	801f6ec <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 801bf02:	687b      	ldr	r3, [r7, #4]
 801bf04:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801bf06:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 801bf08:	6a3b      	ldr	r3, [r7, #32]
 801bf0a:	2b00      	cmp	r3, #0
 801bf0c:	d101      	bne.n	801bf12 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 801bf0e:	2300      	movs	r3, #0
 801bf10:	e086      	b.n	801c020 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 801bf12:	687b      	ldr	r3, [r7, #4]
 801bf14:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 801bf18:	2bff      	cmp	r3, #255	@ 0xff
 801bf1a:	d007      	beq.n	801bf2c <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 801bf1c:	687b      	ldr	r3, [r7, #4]
 801bf1e:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 801bf22:	3301      	adds	r3, #1
 801bf24:	b2da      	uxtb	r2, r3
 801bf26:	687b      	ldr	r3, [r7, #4]
 801bf28:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 801bf2c:	6a3b      	ldr	r3, [r7, #32]
 801bf2e:	68db      	ldr	r3, [r3, #12]
 801bf30:	899b      	ldrh	r3, [r3, #12]
 801bf32:	b29b      	uxth	r3, r3
 801bf34:	4618      	mov	r0, r3
 801bf36:	f7f9 fc39 	bl	80157ac <lwip_htons>
 801bf3a:	4603      	mov	r3, r0
 801bf3c:	b2db      	uxtb	r3, r3
 801bf3e:	f003 0301 	and.w	r3, r3, #1
 801bf42:	2b00      	cmp	r3, #0
 801bf44:	d005      	beq.n	801bf52 <tcp_zero_window_probe+0x72>
 801bf46:	6a3b      	ldr	r3, [r7, #32]
 801bf48:	891b      	ldrh	r3, [r3, #8]
 801bf4a:	2b00      	cmp	r3, #0
 801bf4c:	d101      	bne.n	801bf52 <tcp_zero_window_probe+0x72>
 801bf4e:	2301      	movs	r3, #1
 801bf50:	e000      	b.n	801bf54 <tcp_zero_window_probe+0x74>
 801bf52:	2300      	movs	r3, #0
 801bf54:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 801bf56:	7ffb      	ldrb	r3, [r7, #31]
 801bf58:	2b00      	cmp	r3, #0
 801bf5a:	bf0c      	ite	eq
 801bf5c:	2301      	moveq	r3, #1
 801bf5e:	2300      	movne	r3, #0
 801bf60:	b2db      	uxtb	r3, r3
 801bf62:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801bf64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801bf68:	b299      	uxth	r1, r3
 801bf6a:	6a3b      	ldr	r3, [r7, #32]
 801bf6c:	68db      	ldr	r3, [r3, #12]
 801bf6e:	685b      	ldr	r3, [r3, #4]
 801bf70:	8bba      	ldrh	r2, [r7, #28]
 801bf72:	6878      	ldr	r0, [r7, #4]
 801bf74:	f7ff fdfa 	bl	801bb6c <tcp_output_alloc_header>
 801bf78:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 801bf7a:	69bb      	ldr	r3, [r7, #24]
 801bf7c:	2b00      	cmp	r3, #0
 801bf7e:	d102      	bne.n	801bf86 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 801bf80:	f04f 33ff 	mov.w	r3, #4294967295
 801bf84:	e04c      	b.n	801c020 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 801bf86:	69bb      	ldr	r3, [r7, #24]
 801bf88:	685b      	ldr	r3, [r3, #4]
 801bf8a:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 801bf8c:	7ffb      	ldrb	r3, [r7, #31]
 801bf8e:	2b00      	cmp	r3, #0
 801bf90:	d011      	beq.n	801bfb6 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801bf92:	697b      	ldr	r3, [r7, #20]
 801bf94:	899b      	ldrh	r3, [r3, #12]
 801bf96:	b29b      	uxth	r3, r3
 801bf98:	b21b      	sxth	r3, r3
 801bf9a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801bf9e:	b21c      	sxth	r4, r3
 801bfa0:	2011      	movs	r0, #17
 801bfa2:	f7f9 fc03 	bl	80157ac <lwip_htons>
 801bfa6:	4603      	mov	r3, r0
 801bfa8:	b21b      	sxth	r3, r3
 801bfaa:	4323      	orrs	r3, r4
 801bfac:	b21b      	sxth	r3, r3
 801bfae:	b29a      	uxth	r2, r3
 801bfb0:	697b      	ldr	r3, [r7, #20]
 801bfb2:	819a      	strh	r2, [r3, #12]
 801bfb4:	e010      	b.n	801bfd8 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 801bfb6:	69bb      	ldr	r3, [r7, #24]
 801bfb8:	685b      	ldr	r3, [r3, #4]
 801bfba:	3314      	adds	r3, #20
 801bfbc:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801bfbe:	6a3b      	ldr	r3, [r7, #32]
 801bfc0:	6858      	ldr	r0, [r3, #4]
 801bfc2:	6a3b      	ldr	r3, [r7, #32]
 801bfc4:	685b      	ldr	r3, [r3, #4]
 801bfc6:	891a      	ldrh	r2, [r3, #8]
 801bfc8:	6a3b      	ldr	r3, [r7, #32]
 801bfca:	891b      	ldrh	r3, [r3, #8]
 801bfcc:	1ad3      	subs	r3, r2, r3
 801bfce:	b29b      	uxth	r3, r3
 801bfd0:	2201      	movs	r2, #1
 801bfd2:	6939      	ldr	r1, [r7, #16]
 801bfd4:	f7fa fe56 	bl	8016c84 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 801bfd8:	6a3b      	ldr	r3, [r7, #32]
 801bfda:	68db      	ldr	r3, [r3, #12]
 801bfdc:	685b      	ldr	r3, [r3, #4]
 801bfde:	4618      	mov	r0, r3
 801bfe0:	f7f9 fbfa 	bl	80157d8 <lwip_htonl>
 801bfe4:	4603      	mov	r3, r0
 801bfe6:	3301      	adds	r3, #1
 801bfe8:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801bfea:	687b      	ldr	r3, [r7, #4]
 801bfec:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801bfee:	68fb      	ldr	r3, [r7, #12]
 801bff0:	1ad3      	subs	r3, r2, r3
 801bff2:	2b00      	cmp	r3, #0
 801bff4:	da02      	bge.n	801bffc <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 801bff6:	687b      	ldr	r3, [r7, #4]
 801bff8:	68fa      	ldr	r2, [r7, #12]
 801bffa:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801bffc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c000:	2200      	movs	r2, #0
 801c002:	69b9      	ldr	r1, [r7, #24]
 801c004:	6878      	ldr	r0, [r7, #4]
 801c006:	f7ff fdef 	bl	801bbe8 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801c00a:	687a      	ldr	r2, [r7, #4]
 801c00c:	687b      	ldr	r3, [r7, #4]
 801c00e:	3304      	adds	r3, #4
 801c010:	69b9      	ldr	r1, [r7, #24]
 801c012:	6878      	ldr	r0, [r7, #4]
 801c014:	f7ff fe26 	bl	801bc64 <tcp_output_control_segment>
 801c018:	4603      	mov	r3, r0
 801c01a:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801c01c:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 801c020:	4618      	mov	r0, r3
 801c022:	372c      	adds	r7, #44	@ 0x2c
 801c024:	46bd      	mov	sp, r7
 801c026:	bd90      	pop	{r4, r7, pc}
 801c028:	08021f78 	.word	0x08021f78
 801c02c:	08022770 	.word	0x08022770
 801c030:	08021fcc 	.word	0x08021fcc

0801c034 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 801c034:	b580      	push	{r7, lr}
 801c036:	b082      	sub	sp, #8
 801c038:	af00      	add	r7, sp, #0
 801c03a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 801c03c:	f7fa ff10 	bl	8016e60 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801c040:	4b0a      	ldr	r3, [pc, #40]	@ (801c06c <tcpip_tcp_timer+0x38>)
 801c042:	681b      	ldr	r3, [r3, #0]
 801c044:	2b00      	cmp	r3, #0
 801c046:	d103      	bne.n	801c050 <tcpip_tcp_timer+0x1c>
 801c048:	4b09      	ldr	r3, [pc, #36]	@ (801c070 <tcpip_tcp_timer+0x3c>)
 801c04a:	681b      	ldr	r3, [r3, #0]
 801c04c:	2b00      	cmp	r3, #0
 801c04e:	d005      	beq.n	801c05c <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801c050:	2200      	movs	r2, #0
 801c052:	4908      	ldr	r1, [pc, #32]	@ (801c074 <tcpip_tcp_timer+0x40>)
 801c054:	20fa      	movs	r0, #250	@ 0xfa
 801c056:	f000 f8f3 	bl	801c240 <sys_timeout>
 801c05a:	e003      	b.n	801c064 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 801c05c:	4b06      	ldr	r3, [pc, #24]	@ (801c078 <tcpip_tcp_timer+0x44>)
 801c05e:	2200      	movs	r2, #0
 801c060:	601a      	str	r2, [r3, #0]
  }
}
 801c062:	bf00      	nop
 801c064:	bf00      	nop
 801c066:	3708      	adds	r7, #8
 801c068:	46bd      	mov	sp, r7
 801c06a:	bd80      	pop	{r7, pc}
 801c06c:	240144e4 	.word	0x240144e4
 801c070:	240144e8 	.word	0x240144e8
 801c074:	0801c035 	.word	0x0801c035
 801c078:	24014530 	.word	0x24014530

0801c07c <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 801c07c:	b580      	push	{r7, lr}
 801c07e:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801c080:	4b0a      	ldr	r3, [pc, #40]	@ (801c0ac <tcp_timer_needed+0x30>)
 801c082:	681b      	ldr	r3, [r3, #0]
 801c084:	2b00      	cmp	r3, #0
 801c086:	d10f      	bne.n	801c0a8 <tcp_timer_needed+0x2c>
 801c088:	4b09      	ldr	r3, [pc, #36]	@ (801c0b0 <tcp_timer_needed+0x34>)
 801c08a:	681b      	ldr	r3, [r3, #0]
 801c08c:	2b00      	cmp	r3, #0
 801c08e:	d103      	bne.n	801c098 <tcp_timer_needed+0x1c>
 801c090:	4b08      	ldr	r3, [pc, #32]	@ (801c0b4 <tcp_timer_needed+0x38>)
 801c092:	681b      	ldr	r3, [r3, #0]
 801c094:	2b00      	cmp	r3, #0
 801c096:	d007      	beq.n	801c0a8 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 801c098:	4b04      	ldr	r3, [pc, #16]	@ (801c0ac <tcp_timer_needed+0x30>)
 801c09a:	2201      	movs	r2, #1
 801c09c:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801c09e:	2200      	movs	r2, #0
 801c0a0:	4905      	ldr	r1, [pc, #20]	@ (801c0b8 <tcp_timer_needed+0x3c>)
 801c0a2:	20fa      	movs	r0, #250	@ 0xfa
 801c0a4:	f000 f8cc 	bl	801c240 <sys_timeout>
  }
}
 801c0a8:	bf00      	nop
 801c0aa:	bd80      	pop	{r7, pc}
 801c0ac:	24014530 	.word	0x24014530
 801c0b0:	240144e4 	.word	0x240144e4
 801c0b4:	240144e8 	.word	0x240144e8
 801c0b8:	0801c035 	.word	0x0801c035

0801c0bc <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 801c0bc:	b580      	push	{r7, lr}
 801c0be:	b086      	sub	sp, #24
 801c0c0:	af00      	add	r7, sp, #0
 801c0c2:	60f8      	str	r0, [r7, #12]
 801c0c4:	60b9      	str	r1, [r7, #8]
 801c0c6:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801c0c8:	200a      	movs	r0, #10
 801c0ca:	f7f9 fcbd 	bl	8015a48 <memp_malloc>
 801c0ce:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801c0d0:	693b      	ldr	r3, [r7, #16]
 801c0d2:	2b00      	cmp	r3, #0
 801c0d4:	d109      	bne.n	801c0ea <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801c0d6:	693b      	ldr	r3, [r7, #16]
 801c0d8:	2b00      	cmp	r3, #0
 801c0da:	d151      	bne.n	801c180 <sys_timeout_abs+0xc4>
 801c0dc:	4b2a      	ldr	r3, [pc, #168]	@ (801c188 <sys_timeout_abs+0xcc>)
 801c0de:	22be      	movs	r2, #190	@ 0xbe
 801c0e0:	492a      	ldr	r1, [pc, #168]	@ (801c18c <sys_timeout_abs+0xd0>)
 801c0e2:	482b      	ldr	r0, [pc, #172]	@ (801c190 <sys_timeout_abs+0xd4>)
 801c0e4:	f003 fb02 	bl	801f6ec <iprintf>
    return;
 801c0e8:	e04a      	b.n	801c180 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 801c0ea:	693b      	ldr	r3, [r7, #16]
 801c0ec:	2200      	movs	r2, #0
 801c0ee:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801c0f0:	693b      	ldr	r3, [r7, #16]
 801c0f2:	68ba      	ldr	r2, [r7, #8]
 801c0f4:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801c0f6:	693b      	ldr	r3, [r7, #16]
 801c0f8:	687a      	ldr	r2, [r7, #4]
 801c0fa:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 801c0fc:	693b      	ldr	r3, [r7, #16]
 801c0fe:	68fa      	ldr	r2, [r7, #12]
 801c100:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801c102:	4b24      	ldr	r3, [pc, #144]	@ (801c194 <sys_timeout_abs+0xd8>)
 801c104:	681b      	ldr	r3, [r3, #0]
 801c106:	2b00      	cmp	r3, #0
 801c108:	d103      	bne.n	801c112 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 801c10a:	4a22      	ldr	r2, [pc, #136]	@ (801c194 <sys_timeout_abs+0xd8>)
 801c10c:	693b      	ldr	r3, [r7, #16]
 801c10e:	6013      	str	r3, [r2, #0]
    return;
 801c110:	e037      	b.n	801c182 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801c112:	693b      	ldr	r3, [r7, #16]
 801c114:	685a      	ldr	r2, [r3, #4]
 801c116:	4b1f      	ldr	r3, [pc, #124]	@ (801c194 <sys_timeout_abs+0xd8>)
 801c118:	681b      	ldr	r3, [r3, #0]
 801c11a:	685b      	ldr	r3, [r3, #4]
 801c11c:	1ad3      	subs	r3, r2, r3
 801c11e:	0fdb      	lsrs	r3, r3, #31
 801c120:	f003 0301 	and.w	r3, r3, #1
 801c124:	b2db      	uxtb	r3, r3
 801c126:	2b00      	cmp	r3, #0
 801c128:	d007      	beq.n	801c13a <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 801c12a:	4b1a      	ldr	r3, [pc, #104]	@ (801c194 <sys_timeout_abs+0xd8>)
 801c12c:	681a      	ldr	r2, [r3, #0]
 801c12e:	693b      	ldr	r3, [r7, #16]
 801c130:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801c132:	4a18      	ldr	r2, [pc, #96]	@ (801c194 <sys_timeout_abs+0xd8>)
 801c134:	693b      	ldr	r3, [r7, #16]
 801c136:	6013      	str	r3, [r2, #0]
 801c138:	e023      	b.n	801c182 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 801c13a:	4b16      	ldr	r3, [pc, #88]	@ (801c194 <sys_timeout_abs+0xd8>)
 801c13c:	681b      	ldr	r3, [r3, #0]
 801c13e:	617b      	str	r3, [r7, #20]
 801c140:	e01a      	b.n	801c178 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801c142:	697b      	ldr	r3, [r7, #20]
 801c144:	681b      	ldr	r3, [r3, #0]
 801c146:	2b00      	cmp	r3, #0
 801c148:	d00b      	beq.n	801c162 <sys_timeout_abs+0xa6>
 801c14a:	693b      	ldr	r3, [r7, #16]
 801c14c:	685a      	ldr	r2, [r3, #4]
 801c14e:	697b      	ldr	r3, [r7, #20]
 801c150:	681b      	ldr	r3, [r3, #0]
 801c152:	685b      	ldr	r3, [r3, #4]
 801c154:	1ad3      	subs	r3, r2, r3
 801c156:	0fdb      	lsrs	r3, r3, #31
 801c158:	f003 0301 	and.w	r3, r3, #1
 801c15c:	b2db      	uxtb	r3, r3
 801c15e:	2b00      	cmp	r3, #0
 801c160:	d007      	beq.n	801c172 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801c162:	697b      	ldr	r3, [r7, #20]
 801c164:	681a      	ldr	r2, [r3, #0]
 801c166:	693b      	ldr	r3, [r7, #16]
 801c168:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 801c16a:	697b      	ldr	r3, [r7, #20]
 801c16c:	693a      	ldr	r2, [r7, #16]
 801c16e:	601a      	str	r2, [r3, #0]
        break;
 801c170:	e007      	b.n	801c182 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801c172:	697b      	ldr	r3, [r7, #20]
 801c174:	681b      	ldr	r3, [r3, #0]
 801c176:	617b      	str	r3, [r7, #20]
 801c178:	697b      	ldr	r3, [r7, #20]
 801c17a:	2b00      	cmp	r3, #0
 801c17c:	d1e1      	bne.n	801c142 <sys_timeout_abs+0x86>
 801c17e:	e000      	b.n	801c182 <sys_timeout_abs+0xc6>
    return;
 801c180:	bf00      	nop
      }
    }
  }
}
 801c182:	3718      	adds	r7, #24
 801c184:	46bd      	mov	sp, r7
 801c186:	bd80      	pop	{r7, pc}
 801c188:	08022794 	.word	0x08022794
 801c18c:	080227c8 	.word	0x080227c8
 801c190:	08022808 	.word	0x08022808
 801c194:	24014528 	.word	0x24014528

0801c198 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 801c198:	b580      	push	{r7, lr}
 801c19a:	b086      	sub	sp, #24
 801c19c:	af00      	add	r7, sp, #0
 801c19e:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 801c1a0:	687b      	ldr	r3, [r7, #4]
 801c1a2:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801c1a4:	697b      	ldr	r3, [r7, #20]
 801c1a6:	685b      	ldr	r3, [r3, #4]
 801c1a8:	4798      	blx	r3

  now = sys_now();
 801c1aa:	f7f5 f8ab 	bl	8011304 <sys_now>
 801c1ae:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801c1b0:	697b      	ldr	r3, [r7, #20]
 801c1b2:	681a      	ldr	r2, [r3, #0]
 801c1b4:	4b0f      	ldr	r3, [pc, #60]	@ (801c1f4 <lwip_cyclic_timer+0x5c>)
 801c1b6:	681b      	ldr	r3, [r3, #0]
 801c1b8:	4413      	add	r3, r2
 801c1ba:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801c1bc:	68fa      	ldr	r2, [r7, #12]
 801c1be:	693b      	ldr	r3, [r7, #16]
 801c1c0:	1ad3      	subs	r3, r2, r3
 801c1c2:	0fdb      	lsrs	r3, r3, #31
 801c1c4:	f003 0301 	and.w	r3, r3, #1
 801c1c8:	b2db      	uxtb	r3, r3
 801c1ca:	2b00      	cmp	r3, #0
 801c1cc:	d009      	beq.n	801c1e2 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801c1ce:	697b      	ldr	r3, [r7, #20]
 801c1d0:	681a      	ldr	r2, [r3, #0]
 801c1d2:	693b      	ldr	r3, [r7, #16]
 801c1d4:	4413      	add	r3, r2
 801c1d6:	687a      	ldr	r2, [r7, #4]
 801c1d8:	4907      	ldr	r1, [pc, #28]	@ (801c1f8 <lwip_cyclic_timer+0x60>)
 801c1da:	4618      	mov	r0, r3
 801c1dc:	f7ff ff6e 	bl	801c0bc <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801c1e0:	e004      	b.n	801c1ec <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801c1e2:	687a      	ldr	r2, [r7, #4]
 801c1e4:	4904      	ldr	r1, [pc, #16]	@ (801c1f8 <lwip_cyclic_timer+0x60>)
 801c1e6:	68f8      	ldr	r0, [r7, #12]
 801c1e8:	f7ff ff68 	bl	801c0bc <sys_timeout_abs>
}
 801c1ec:	bf00      	nop
 801c1ee:	3718      	adds	r7, #24
 801c1f0:	46bd      	mov	sp, r7
 801c1f2:	bd80      	pop	{r7, pc}
 801c1f4:	2401452c 	.word	0x2401452c
 801c1f8:	0801c199 	.word	0x0801c199

0801c1fc <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 801c1fc:	b580      	push	{r7, lr}
 801c1fe:	b082      	sub	sp, #8
 801c200:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801c202:	2301      	movs	r3, #1
 801c204:	607b      	str	r3, [r7, #4]
 801c206:	e00e      	b.n	801c226 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801c208:	4a0b      	ldr	r2, [pc, #44]	@ (801c238 <sys_timeouts_init+0x3c>)
 801c20a:	687b      	ldr	r3, [r7, #4]
 801c20c:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 801c210:	687b      	ldr	r3, [r7, #4]
 801c212:	00db      	lsls	r3, r3, #3
 801c214:	4a08      	ldr	r2, [pc, #32]	@ (801c238 <sys_timeouts_init+0x3c>)
 801c216:	4413      	add	r3, r2
 801c218:	461a      	mov	r2, r3
 801c21a:	4908      	ldr	r1, [pc, #32]	@ (801c23c <sys_timeouts_init+0x40>)
 801c21c:	f000 f810 	bl	801c240 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801c220:	687b      	ldr	r3, [r7, #4]
 801c222:	3301      	adds	r3, #1
 801c224:	607b      	str	r3, [r7, #4]
 801c226:	687b      	ldr	r3, [r7, #4]
 801c228:	2b02      	cmp	r3, #2
 801c22a:	d9ed      	bls.n	801c208 <sys_timeouts_init+0xc>
  }
}
 801c22c:	bf00      	nop
 801c22e:	bf00      	nop
 801c230:	3708      	adds	r7, #8
 801c232:	46bd      	mov	sp, r7
 801c234:	bd80      	pop	{r7, pc}
 801c236:	bf00      	nop
 801c238:	08023b48 	.word	0x08023b48
 801c23c:	0801c199 	.word	0x0801c199

0801c240 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 801c240:	b580      	push	{r7, lr}
 801c242:	b086      	sub	sp, #24
 801c244:	af00      	add	r7, sp, #0
 801c246:	60f8      	str	r0, [r7, #12]
 801c248:	60b9      	str	r1, [r7, #8]
 801c24a:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801c24c:	68fb      	ldr	r3, [r7, #12]
 801c24e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801c252:	d306      	bcc.n	801c262 <sys_timeout+0x22>
 801c254:	4b0a      	ldr	r3, [pc, #40]	@ (801c280 <sys_timeout+0x40>)
 801c256:	f240 1229 	movw	r2, #297	@ 0x129
 801c25a:	490a      	ldr	r1, [pc, #40]	@ (801c284 <sys_timeout+0x44>)
 801c25c:	480a      	ldr	r0, [pc, #40]	@ (801c288 <sys_timeout+0x48>)
 801c25e:	f003 fa45 	bl	801f6ec <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801c262:	f7f5 f84f 	bl	8011304 <sys_now>
 801c266:	4602      	mov	r2, r0
 801c268:	68fb      	ldr	r3, [r7, #12]
 801c26a:	4413      	add	r3, r2
 801c26c:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801c26e:	687a      	ldr	r2, [r7, #4]
 801c270:	68b9      	ldr	r1, [r7, #8]
 801c272:	6978      	ldr	r0, [r7, #20]
 801c274:	f7ff ff22 	bl	801c0bc <sys_timeout_abs>
#endif
}
 801c278:	bf00      	nop
 801c27a:	3718      	adds	r7, #24
 801c27c:	46bd      	mov	sp, r7
 801c27e:	bd80      	pop	{r7, pc}
 801c280:	08022794 	.word	0x08022794
 801c284:	08022830 	.word	0x08022830
 801c288:	08022808 	.word	0x08022808

0801c28c <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 801c28c:	b580      	push	{r7, lr}
 801c28e:	b084      	sub	sp, #16
 801c290:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801c292:	f7f5 f837 	bl	8011304 <sys_now>
 801c296:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 801c298:	4b17      	ldr	r3, [pc, #92]	@ (801c2f8 <sys_check_timeouts+0x6c>)
 801c29a:	681b      	ldr	r3, [r3, #0]
 801c29c:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 801c29e:	68bb      	ldr	r3, [r7, #8]
 801c2a0:	2b00      	cmp	r3, #0
 801c2a2:	d022      	beq.n	801c2ea <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801c2a4:	68bb      	ldr	r3, [r7, #8]
 801c2a6:	685b      	ldr	r3, [r3, #4]
 801c2a8:	68fa      	ldr	r2, [r7, #12]
 801c2aa:	1ad3      	subs	r3, r2, r3
 801c2ac:	0fdb      	lsrs	r3, r3, #31
 801c2ae:	f003 0301 	and.w	r3, r3, #1
 801c2b2:	b2db      	uxtb	r3, r3
 801c2b4:	2b00      	cmp	r3, #0
 801c2b6:	d11a      	bne.n	801c2ee <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 801c2b8:	68bb      	ldr	r3, [r7, #8]
 801c2ba:	681b      	ldr	r3, [r3, #0]
 801c2bc:	4a0e      	ldr	r2, [pc, #56]	@ (801c2f8 <sys_check_timeouts+0x6c>)
 801c2be:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 801c2c0:	68bb      	ldr	r3, [r7, #8]
 801c2c2:	689b      	ldr	r3, [r3, #8]
 801c2c4:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 801c2c6:	68bb      	ldr	r3, [r7, #8]
 801c2c8:	68db      	ldr	r3, [r3, #12]
 801c2ca:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 801c2cc:	68bb      	ldr	r3, [r7, #8]
 801c2ce:	685b      	ldr	r3, [r3, #4]
 801c2d0:	4a0a      	ldr	r2, [pc, #40]	@ (801c2fc <sys_check_timeouts+0x70>)
 801c2d2:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801c2d4:	68b9      	ldr	r1, [r7, #8]
 801c2d6:	200a      	movs	r0, #10
 801c2d8:	f7f9 fc2c 	bl	8015b34 <memp_free>
    if (handler != NULL) {
 801c2dc:	687b      	ldr	r3, [r7, #4]
 801c2de:	2b00      	cmp	r3, #0
 801c2e0:	d0da      	beq.n	801c298 <sys_check_timeouts+0xc>
      handler(arg);
 801c2e2:	687b      	ldr	r3, [r7, #4]
 801c2e4:	6838      	ldr	r0, [r7, #0]
 801c2e6:	4798      	blx	r3
  do {
 801c2e8:	e7d6      	b.n	801c298 <sys_check_timeouts+0xc>
      return;
 801c2ea:	bf00      	nop
 801c2ec:	e000      	b.n	801c2f0 <sys_check_timeouts+0x64>
      return;
 801c2ee:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801c2f0:	3710      	adds	r7, #16
 801c2f2:	46bd      	mov	sp, r7
 801c2f4:	bd80      	pop	{r7, pc}
 801c2f6:	bf00      	nop
 801c2f8:	24014528 	.word	0x24014528
 801c2fc:	2401452c 	.word	0x2401452c

0801c300 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 801c300:	b580      	push	{r7, lr}
 801c302:	b082      	sub	sp, #8
 801c304:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801c306:	4b16      	ldr	r3, [pc, #88]	@ (801c360 <sys_timeouts_sleeptime+0x60>)
 801c308:	681b      	ldr	r3, [r3, #0]
 801c30a:	2b00      	cmp	r3, #0
 801c30c:	d102      	bne.n	801c314 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 801c30e:	f04f 33ff 	mov.w	r3, #4294967295
 801c312:	e020      	b.n	801c356 <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 801c314:	f7f4 fff6 	bl	8011304 <sys_now>
 801c318:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 801c31a:	4b11      	ldr	r3, [pc, #68]	@ (801c360 <sys_timeouts_sleeptime+0x60>)
 801c31c:	681b      	ldr	r3, [r3, #0]
 801c31e:	685a      	ldr	r2, [r3, #4]
 801c320:	687b      	ldr	r3, [r7, #4]
 801c322:	1ad3      	subs	r3, r2, r3
 801c324:	0fdb      	lsrs	r3, r3, #31
 801c326:	f003 0301 	and.w	r3, r3, #1
 801c32a:	b2db      	uxtb	r3, r3
 801c32c:	2b00      	cmp	r3, #0
 801c32e:	d001      	beq.n	801c334 <sys_timeouts_sleeptime+0x34>
    return 0;
 801c330:	2300      	movs	r3, #0
 801c332:	e010      	b.n	801c356 <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 801c334:	4b0a      	ldr	r3, [pc, #40]	@ (801c360 <sys_timeouts_sleeptime+0x60>)
 801c336:	681b      	ldr	r3, [r3, #0]
 801c338:	685a      	ldr	r2, [r3, #4]
 801c33a:	687b      	ldr	r3, [r7, #4]
 801c33c:	1ad3      	subs	r3, r2, r3
 801c33e:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 801c340:	683b      	ldr	r3, [r7, #0]
 801c342:	2b00      	cmp	r3, #0
 801c344:	da06      	bge.n	801c354 <sys_timeouts_sleeptime+0x54>
 801c346:	4b07      	ldr	r3, [pc, #28]	@ (801c364 <sys_timeouts_sleeptime+0x64>)
 801c348:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 801c34c:	4906      	ldr	r1, [pc, #24]	@ (801c368 <sys_timeouts_sleeptime+0x68>)
 801c34e:	4807      	ldr	r0, [pc, #28]	@ (801c36c <sys_timeouts_sleeptime+0x6c>)
 801c350:	f003 f9cc 	bl	801f6ec <iprintf>
    return ret;
 801c354:	683b      	ldr	r3, [r7, #0]
  }
}
 801c356:	4618      	mov	r0, r3
 801c358:	3708      	adds	r7, #8
 801c35a:	46bd      	mov	sp, r7
 801c35c:	bd80      	pop	{r7, pc}
 801c35e:	bf00      	nop
 801c360:	24014528 	.word	0x24014528
 801c364:	08022794 	.word	0x08022794
 801c368:	08022868 	.word	0x08022868
 801c36c:	08022808 	.word	0x08022808

0801c370 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801c370:	b580      	push	{r7, lr}
 801c372:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801c374:	f003 f8ba 	bl	801f4ec <rand>
 801c378:	4603      	mov	r3, r0
 801c37a:	b29b      	uxth	r3, r3
 801c37c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801c380:	b29b      	uxth	r3, r3
 801c382:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 801c386:	b29a      	uxth	r2, r3
 801c388:	4b01      	ldr	r3, [pc, #4]	@ (801c390 <udp_init+0x20>)
 801c38a:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801c38c:	bf00      	nop
 801c38e:	bd80      	pop	{r7, pc}
 801c390:	24000034 	.word	0x24000034

0801c394 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 801c394:	b480      	push	{r7}
 801c396:	b083      	sub	sp, #12
 801c398:	af00      	add	r7, sp, #0
  u16_t n = 0;
 801c39a:	2300      	movs	r3, #0
 801c39c:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801c39e:	4b17      	ldr	r3, [pc, #92]	@ (801c3fc <udp_new_port+0x68>)
 801c3a0:	881b      	ldrh	r3, [r3, #0]
 801c3a2:	1c5a      	adds	r2, r3, #1
 801c3a4:	b291      	uxth	r1, r2
 801c3a6:	4a15      	ldr	r2, [pc, #84]	@ (801c3fc <udp_new_port+0x68>)
 801c3a8:	8011      	strh	r1, [r2, #0]
 801c3aa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801c3ae:	4293      	cmp	r3, r2
 801c3b0:	d103      	bne.n	801c3ba <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801c3b2:	4b12      	ldr	r3, [pc, #72]	@ (801c3fc <udp_new_port+0x68>)
 801c3b4:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 801c3b8:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801c3ba:	4b11      	ldr	r3, [pc, #68]	@ (801c400 <udp_new_port+0x6c>)
 801c3bc:	681b      	ldr	r3, [r3, #0]
 801c3be:	603b      	str	r3, [r7, #0]
 801c3c0:	e011      	b.n	801c3e6 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 801c3c2:	683b      	ldr	r3, [r7, #0]
 801c3c4:	8a5a      	ldrh	r2, [r3, #18]
 801c3c6:	4b0d      	ldr	r3, [pc, #52]	@ (801c3fc <udp_new_port+0x68>)
 801c3c8:	881b      	ldrh	r3, [r3, #0]
 801c3ca:	429a      	cmp	r2, r3
 801c3cc:	d108      	bne.n	801c3e0 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801c3ce:	88fb      	ldrh	r3, [r7, #6]
 801c3d0:	3301      	adds	r3, #1
 801c3d2:	80fb      	strh	r3, [r7, #6]
 801c3d4:	88fb      	ldrh	r3, [r7, #6]
 801c3d6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801c3da:	d3e0      	bcc.n	801c39e <udp_new_port+0xa>
        return 0;
 801c3dc:	2300      	movs	r3, #0
 801c3de:	e007      	b.n	801c3f0 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801c3e0:	683b      	ldr	r3, [r7, #0]
 801c3e2:	68db      	ldr	r3, [r3, #12]
 801c3e4:	603b      	str	r3, [r7, #0]
 801c3e6:	683b      	ldr	r3, [r7, #0]
 801c3e8:	2b00      	cmp	r3, #0
 801c3ea:	d1ea      	bne.n	801c3c2 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 801c3ec:	4b03      	ldr	r3, [pc, #12]	@ (801c3fc <udp_new_port+0x68>)
 801c3ee:	881b      	ldrh	r3, [r3, #0]
}
 801c3f0:	4618      	mov	r0, r3
 801c3f2:	370c      	adds	r7, #12
 801c3f4:	46bd      	mov	sp, r7
 801c3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c3fa:	4770      	bx	lr
 801c3fc:	24000034 	.word	0x24000034
 801c400:	24014534 	.word	0x24014534

0801c404 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 801c404:	b580      	push	{r7, lr}
 801c406:	b084      	sub	sp, #16
 801c408:	af00      	add	r7, sp, #0
 801c40a:	60f8      	str	r0, [r7, #12]
 801c40c:	60b9      	str	r1, [r7, #8]
 801c40e:	4613      	mov	r3, r2
 801c410:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801c412:	68fb      	ldr	r3, [r7, #12]
 801c414:	2b00      	cmp	r3, #0
 801c416:	d105      	bne.n	801c424 <udp_input_local_match+0x20>
 801c418:	4b27      	ldr	r3, [pc, #156]	@ (801c4b8 <udp_input_local_match+0xb4>)
 801c41a:	2287      	movs	r2, #135	@ 0x87
 801c41c:	4927      	ldr	r1, [pc, #156]	@ (801c4bc <udp_input_local_match+0xb8>)
 801c41e:	4828      	ldr	r0, [pc, #160]	@ (801c4c0 <udp_input_local_match+0xbc>)
 801c420:	f003 f964 	bl	801f6ec <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801c424:	68bb      	ldr	r3, [r7, #8]
 801c426:	2b00      	cmp	r3, #0
 801c428:	d105      	bne.n	801c436 <udp_input_local_match+0x32>
 801c42a:	4b23      	ldr	r3, [pc, #140]	@ (801c4b8 <udp_input_local_match+0xb4>)
 801c42c:	2288      	movs	r2, #136	@ 0x88
 801c42e:	4925      	ldr	r1, [pc, #148]	@ (801c4c4 <udp_input_local_match+0xc0>)
 801c430:	4823      	ldr	r0, [pc, #140]	@ (801c4c0 <udp_input_local_match+0xbc>)
 801c432:	f003 f95b 	bl	801f6ec <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801c436:	68fb      	ldr	r3, [r7, #12]
 801c438:	7a1b      	ldrb	r3, [r3, #8]
 801c43a:	2b00      	cmp	r3, #0
 801c43c:	d00b      	beq.n	801c456 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801c43e:	68fb      	ldr	r3, [r7, #12]
 801c440:	7a1a      	ldrb	r2, [r3, #8]
 801c442:	4b21      	ldr	r3, [pc, #132]	@ (801c4c8 <udp_input_local_match+0xc4>)
 801c444:	685b      	ldr	r3, [r3, #4]
 801c446:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801c44a:	3301      	adds	r3, #1
 801c44c:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801c44e:	429a      	cmp	r2, r3
 801c450:	d001      	beq.n	801c456 <udp_input_local_match+0x52>
    return 0;
 801c452:	2300      	movs	r3, #0
 801c454:	e02b      	b.n	801c4ae <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801c456:	79fb      	ldrb	r3, [r7, #7]
 801c458:	2b00      	cmp	r3, #0
 801c45a:	d018      	beq.n	801c48e <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801c45c:	68fb      	ldr	r3, [r7, #12]
 801c45e:	2b00      	cmp	r3, #0
 801c460:	d013      	beq.n	801c48a <udp_input_local_match+0x86>
 801c462:	68fb      	ldr	r3, [r7, #12]
 801c464:	681b      	ldr	r3, [r3, #0]
 801c466:	2b00      	cmp	r3, #0
 801c468:	d00f      	beq.n	801c48a <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801c46a:	4b17      	ldr	r3, [pc, #92]	@ (801c4c8 <udp_input_local_match+0xc4>)
 801c46c:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801c46e:	f1b3 3fff 	cmp.w	r3, #4294967295
 801c472:	d00a      	beq.n	801c48a <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801c474:	68fb      	ldr	r3, [r7, #12]
 801c476:	681a      	ldr	r2, [r3, #0]
 801c478:	4b13      	ldr	r3, [pc, #76]	@ (801c4c8 <udp_input_local_match+0xc4>)
 801c47a:	695b      	ldr	r3, [r3, #20]
 801c47c:	405a      	eors	r2, r3
 801c47e:	68bb      	ldr	r3, [r7, #8]
 801c480:	3308      	adds	r3, #8
 801c482:	681b      	ldr	r3, [r3, #0]
 801c484:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801c486:	2b00      	cmp	r3, #0
 801c488:	d110      	bne.n	801c4ac <udp_input_local_match+0xa8>
          return 1;
 801c48a:	2301      	movs	r3, #1
 801c48c:	e00f      	b.n	801c4ae <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801c48e:	68fb      	ldr	r3, [r7, #12]
 801c490:	2b00      	cmp	r3, #0
 801c492:	d009      	beq.n	801c4a8 <udp_input_local_match+0xa4>
 801c494:	68fb      	ldr	r3, [r7, #12]
 801c496:	681b      	ldr	r3, [r3, #0]
 801c498:	2b00      	cmp	r3, #0
 801c49a:	d005      	beq.n	801c4a8 <udp_input_local_match+0xa4>
 801c49c:	68fb      	ldr	r3, [r7, #12]
 801c49e:	681a      	ldr	r2, [r3, #0]
 801c4a0:	4b09      	ldr	r3, [pc, #36]	@ (801c4c8 <udp_input_local_match+0xc4>)
 801c4a2:	695b      	ldr	r3, [r3, #20]
 801c4a4:	429a      	cmp	r2, r3
 801c4a6:	d101      	bne.n	801c4ac <udp_input_local_match+0xa8>
        return 1;
 801c4a8:	2301      	movs	r3, #1
 801c4aa:	e000      	b.n	801c4ae <udp_input_local_match+0xaa>
      }
  }

  return 0;
 801c4ac:	2300      	movs	r3, #0
}
 801c4ae:	4618      	mov	r0, r3
 801c4b0:	3710      	adds	r7, #16
 801c4b2:	46bd      	mov	sp, r7
 801c4b4:	bd80      	pop	{r7, pc}
 801c4b6:	bf00      	nop
 801c4b8:	0802287c 	.word	0x0802287c
 801c4bc:	080228ac 	.word	0x080228ac
 801c4c0:	080228d0 	.word	0x080228d0
 801c4c4:	080228f8 	.word	0x080228f8
 801c4c8:	240113e8 	.word	0x240113e8

0801c4cc <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801c4cc:	b590      	push	{r4, r7, lr}
 801c4ce:	b08d      	sub	sp, #52	@ 0x34
 801c4d0:	af02      	add	r7, sp, #8
 801c4d2:	6078      	str	r0, [r7, #4]
 801c4d4:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801c4d6:	2300      	movs	r3, #0
 801c4d8:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801c4da:	687b      	ldr	r3, [r7, #4]
 801c4dc:	2b00      	cmp	r3, #0
 801c4de:	d105      	bne.n	801c4ec <udp_input+0x20>
 801c4e0:	4b7c      	ldr	r3, [pc, #496]	@ (801c6d4 <udp_input+0x208>)
 801c4e2:	22cf      	movs	r2, #207	@ 0xcf
 801c4e4:	497c      	ldr	r1, [pc, #496]	@ (801c6d8 <udp_input+0x20c>)
 801c4e6:	487d      	ldr	r0, [pc, #500]	@ (801c6dc <udp_input+0x210>)
 801c4e8:	f003 f900 	bl	801f6ec <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801c4ec:	683b      	ldr	r3, [r7, #0]
 801c4ee:	2b00      	cmp	r3, #0
 801c4f0:	d105      	bne.n	801c4fe <udp_input+0x32>
 801c4f2:	4b78      	ldr	r3, [pc, #480]	@ (801c6d4 <udp_input+0x208>)
 801c4f4:	22d0      	movs	r2, #208	@ 0xd0
 801c4f6:	497a      	ldr	r1, [pc, #488]	@ (801c6e0 <udp_input+0x214>)
 801c4f8:	4878      	ldr	r0, [pc, #480]	@ (801c6dc <udp_input+0x210>)
 801c4fa:	f003 f8f7 	bl	801f6ec <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801c4fe:	687b      	ldr	r3, [r7, #4]
 801c500:	895b      	ldrh	r3, [r3, #10]
 801c502:	2b07      	cmp	r3, #7
 801c504:	d803      	bhi.n	801c50e <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801c506:	6878      	ldr	r0, [r7, #4]
 801c508:	f7fa f9b6 	bl	8016878 <pbuf_free>
    goto end;
 801c50c:	e0de      	b.n	801c6cc <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801c50e:	687b      	ldr	r3, [r7, #4]
 801c510:	685b      	ldr	r3, [r3, #4]
 801c512:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801c514:	4b73      	ldr	r3, [pc, #460]	@ (801c6e4 <udp_input+0x218>)
 801c516:	695b      	ldr	r3, [r3, #20]
 801c518:	4a72      	ldr	r2, [pc, #456]	@ (801c6e4 <udp_input+0x218>)
 801c51a:	6812      	ldr	r2, [r2, #0]
 801c51c:	4611      	mov	r1, r2
 801c51e:	4618      	mov	r0, r3
 801c520:	f001 fede 	bl	801e2e0 <ip4_addr_isbroadcast_u32>
 801c524:	4603      	mov	r3, r0
 801c526:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801c528:	697b      	ldr	r3, [r7, #20]
 801c52a:	881b      	ldrh	r3, [r3, #0]
 801c52c:	b29b      	uxth	r3, r3
 801c52e:	4618      	mov	r0, r3
 801c530:	f7f9 f93c 	bl	80157ac <lwip_htons>
 801c534:	4603      	mov	r3, r0
 801c536:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 801c538:	697b      	ldr	r3, [r7, #20]
 801c53a:	885b      	ldrh	r3, [r3, #2]
 801c53c:	b29b      	uxth	r3, r3
 801c53e:	4618      	mov	r0, r3
 801c540:	f7f9 f934 	bl	80157ac <lwip_htons>
 801c544:	4603      	mov	r3, r0
 801c546:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 801c548:	2300      	movs	r3, #0
 801c54a:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 801c54c:	2300      	movs	r3, #0
 801c54e:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801c550:	2300      	movs	r3, #0
 801c552:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801c554:	4b64      	ldr	r3, [pc, #400]	@ (801c6e8 <udp_input+0x21c>)
 801c556:	681b      	ldr	r3, [r3, #0]
 801c558:	627b      	str	r3, [r7, #36]	@ 0x24
 801c55a:	e054      	b.n	801c606 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801c55c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c55e:	8a5b      	ldrh	r3, [r3, #18]
 801c560:	89fa      	ldrh	r2, [r7, #14]
 801c562:	429a      	cmp	r2, r3
 801c564:	d14a      	bne.n	801c5fc <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801c566:	7cfb      	ldrb	r3, [r7, #19]
 801c568:	461a      	mov	r2, r3
 801c56a:	6839      	ldr	r1, [r7, #0]
 801c56c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801c56e:	f7ff ff49 	bl	801c404 <udp_input_local_match>
 801c572:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801c574:	2b00      	cmp	r3, #0
 801c576:	d041      	beq.n	801c5fc <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801c578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c57a:	7c1b      	ldrb	r3, [r3, #16]
 801c57c:	f003 0304 	and.w	r3, r3, #4
 801c580:	2b00      	cmp	r3, #0
 801c582:	d11d      	bne.n	801c5c0 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 801c584:	69fb      	ldr	r3, [r7, #28]
 801c586:	2b00      	cmp	r3, #0
 801c588:	d102      	bne.n	801c590 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801c58a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c58c:	61fb      	str	r3, [r7, #28]
 801c58e:	e017      	b.n	801c5c0 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801c590:	7cfb      	ldrb	r3, [r7, #19]
 801c592:	2b00      	cmp	r3, #0
 801c594:	d014      	beq.n	801c5c0 <udp_input+0xf4>
 801c596:	4b53      	ldr	r3, [pc, #332]	@ (801c6e4 <udp_input+0x218>)
 801c598:	695b      	ldr	r3, [r3, #20]
 801c59a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801c59e:	d10f      	bne.n	801c5c0 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801c5a0:	69fb      	ldr	r3, [r7, #28]
 801c5a2:	681a      	ldr	r2, [r3, #0]
 801c5a4:	683b      	ldr	r3, [r7, #0]
 801c5a6:	3304      	adds	r3, #4
 801c5a8:	681b      	ldr	r3, [r3, #0]
 801c5aa:	429a      	cmp	r2, r3
 801c5ac:	d008      	beq.n	801c5c0 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801c5ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c5b0:	681a      	ldr	r2, [r3, #0]
 801c5b2:	683b      	ldr	r3, [r7, #0]
 801c5b4:	3304      	adds	r3, #4
 801c5b6:	681b      	ldr	r3, [r3, #0]
 801c5b8:	429a      	cmp	r2, r3
 801c5ba:	d101      	bne.n	801c5c0 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 801c5bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c5be:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801c5c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c5c2:	8a9b      	ldrh	r3, [r3, #20]
 801c5c4:	8a3a      	ldrh	r2, [r7, #16]
 801c5c6:	429a      	cmp	r2, r3
 801c5c8:	d118      	bne.n	801c5fc <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801c5ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c5cc:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801c5ce:	2b00      	cmp	r3, #0
 801c5d0:	d005      	beq.n	801c5de <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801c5d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c5d4:	685a      	ldr	r2, [r3, #4]
 801c5d6:	4b43      	ldr	r3, [pc, #268]	@ (801c6e4 <udp_input+0x218>)
 801c5d8:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801c5da:	429a      	cmp	r2, r3
 801c5dc:	d10e      	bne.n	801c5fc <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801c5de:	6a3b      	ldr	r3, [r7, #32]
 801c5e0:	2b00      	cmp	r3, #0
 801c5e2:	d014      	beq.n	801c60e <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801c5e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c5e6:	68da      	ldr	r2, [r3, #12]
 801c5e8:	6a3b      	ldr	r3, [r7, #32]
 801c5ea:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 801c5ec:	4b3e      	ldr	r3, [pc, #248]	@ (801c6e8 <udp_input+0x21c>)
 801c5ee:	681a      	ldr	r2, [r3, #0]
 801c5f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c5f2:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 801c5f4:	4a3c      	ldr	r2, [pc, #240]	@ (801c6e8 <udp_input+0x21c>)
 801c5f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c5f8:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801c5fa:	e008      	b.n	801c60e <udp_input+0x142>
      }
    }

    prev = pcb;
 801c5fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c5fe:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801c600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c602:	68db      	ldr	r3, [r3, #12]
 801c604:	627b      	str	r3, [r7, #36]	@ 0x24
 801c606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c608:	2b00      	cmp	r3, #0
 801c60a:	d1a7      	bne.n	801c55c <udp_input+0x90>
 801c60c:	e000      	b.n	801c610 <udp_input+0x144>
        break;
 801c60e:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801c610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c612:	2b00      	cmp	r3, #0
 801c614:	d101      	bne.n	801c61a <udp_input+0x14e>
    pcb = uncon_pcb;
 801c616:	69fb      	ldr	r3, [r7, #28]
 801c618:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801c61a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c61c:	2b00      	cmp	r3, #0
 801c61e:	d002      	beq.n	801c626 <udp_input+0x15a>
    for_us = 1;
 801c620:	2301      	movs	r3, #1
 801c622:	76fb      	strb	r3, [r7, #27]
 801c624:	e00a      	b.n	801c63c <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801c626:	683b      	ldr	r3, [r7, #0]
 801c628:	3304      	adds	r3, #4
 801c62a:	681a      	ldr	r2, [r3, #0]
 801c62c:	4b2d      	ldr	r3, [pc, #180]	@ (801c6e4 <udp_input+0x218>)
 801c62e:	695b      	ldr	r3, [r3, #20]
 801c630:	429a      	cmp	r2, r3
 801c632:	bf0c      	ite	eq
 801c634:	2301      	moveq	r3, #1
 801c636:	2300      	movne	r3, #0
 801c638:	b2db      	uxtb	r3, r3
 801c63a:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 801c63c:	7efb      	ldrb	r3, [r7, #27]
 801c63e:	2b00      	cmp	r3, #0
 801c640:	d041      	beq.n	801c6c6 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801c642:	2108      	movs	r1, #8
 801c644:	6878      	ldr	r0, [r7, #4]
 801c646:	f7fa f891 	bl	801676c <pbuf_remove_header>
 801c64a:	4603      	mov	r3, r0
 801c64c:	2b00      	cmp	r3, #0
 801c64e:	d00a      	beq.n	801c666 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801c650:	4b20      	ldr	r3, [pc, #128]	@ (801c6d4 <udp_input+0x208>)
 801c652:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 801c656:	4925      	ldr	r1, [pc, #148]	@ (801c6ec <udp_input+0x220>)
 801c658:	4820      	ldr	r0, [pc, #128]	@ (801c6dc <udp_input+0x210>)
 801c65a:	f003 f847 	bl	801f6ec <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801c65e:	6878      	ldr	r0, [r7, #4]
 801c660:	f7fa f90a 	bl	8016878 <pbuf_free>
      goto end;
 801c664:	e032      	b.n	801c6cc <udp_input+0x200>
    }

    if (pcb != NULL) {
 801c666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c668:	2b00      	cmp	r3, #0
 801c66a:	d012      	beq.n	801c692 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801c66c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c66e:	699b      	ldr	r3, [r3, #24]
 801c670:	2b00      	cmp	r3, #0
 801c672:	d00a      	beq.n	801c68a <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801c674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c676:	699c      	ldr	r4, [r3, #24]
 801c678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c67a:	69d8      	ldr	r0, [r3, #28]
 801c67c:	8a3b      	ldrh	r3, [r7, #16]
 801c67e:	9300      	str	r3, [sp, #0]
 801c680:	4b1b      	ldr	r3, [pc, #108]	@ (801c6f0 <udp_input+0x224>)
 801c682:	687a      	ldr	r2, [r7, #4]
 801c684:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801c686:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 801c688:	e021      	b.n	801c6ce <udp_input+0x202>
        pbuf_free(p);
 801c68a:	6878      	ldr	r0, [r7, #4]
 801c68c:	f7fa f8f4 	bl	8016878 <pbuf_free>
        goto end;
 801c690:	e01c      	b.n	801c6cc <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801c692:	7cfb      	ldrb	r3, [r7, #19]
 801c694:	2b00      	cmp	r3, #0
 801c696:	d112      	bne.n	801c6be <udp_input+0x1f2>
 801c698:	4b12      	ldr	r3, [pc, #72]	@ (801c6e4 <udp_input+0x218>)
 801c69a:	695b      	ldr	r3, [r3, #20]
 801c69c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801c6a0:	2be0      	cmp	r3, #224	@ 0xe0
 801c6a2:	d00c      	beq.n	801c6be <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801c6a4:	4b0f      	ldr	r3, [pc, #60]	@ (801c6e4 <udp_input+0x218>)
 801c6a6:	899b      	ldrh	r3, [r3, #12]
 801c6a8:	3308      	adds	r3, #8
 801c6aa:	b29b      	uxth	r3, r3
 801c6ac:	b21b      	sxth	r3, r3
 801c6ae:	4619      	mov	r1, r3
 801c6b0:	6878      	ldr	r0, [r7, #4]
 801c6b2:	f7fa f8ce 	bl	8016852 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801c6b6:	2103      	movs	r1, #3
 801c6b8:	6878      	ldr	r0, [r7, #4]
 801c6ba:	f001 faf1 	bl	801dca0 <icmp_dest_unreach>
      pbuf_free(p);
 801c6be:	6878      	ldr	r0, [r7, #4]
 801c6c0:	f7fa f8da 	bl	8016878 <pbuf_free>
  return;
 801c6c4:	e003      	b.n	801c6ce <udp_input+0x202>
    pbuf_free(p);
 801c6c6:	6878      	ldr	r0, [r7, #4]
 801c6c8:	f7fa f8d6 	bl	8016878 <pbuf_free>
  return;
 801c6cc:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801c6ce:	372c      	adds	r7, #44	@ 0x2c
 801c6d0:	46bd      	mov	sp, r7
 801c6d2:	bd90      	pop	{r4, r7, pc}
 801c6d4:	0802287c 	.word	0x0802287c
 801c6d8:	08022920 	.word	0x08022920
 801c6dc:	080228d0 	.word	0x080228d0
 801c6e0:	08022938 	.word	0x08022938
 801c6e4:	240113e8 	.word	0x240113e8
 801c6e8:	24014534 	.word	0x24014534
 801c6ec:	08022954 	.word	0x08022954
 801c6f0:	240113f8 	.word	0x240113f8

0801c6f4 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 801c6f4:	b580      	push	{r7, lr}
 801c6f6:	b088      	sub	sp, #32
 801c6f8:	af02      	add	r7, sp, #8
 801c6fa:	60f8      	str	r0, [r7, #12]
 801c6fc:	60b9      	str	r1, [r7, #8]
 801c6fe:	607a      	str	r2, [r7, #4]
 801c700:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 801c702:	68fb      	ldr	r3, [r7, #12]
 801c704:	2b00      	cmp	r3, #0
 801c706:	d109      	bne.n	801c71c <udp_sendto+0x28>
 801c708:	4b23      	ldr	r3, [pc, #140]	@ (801c798 <udp_sendto+0xa4>)
 801c70a:	f44f 7206 	mov.w	r2, #536	@ 0x218
 801c70e:	4923      	ldr	r1, [pc, #140]	@ (801c79c <udp_sendto+0xa8>)
 801c710:	4823      	ldr	r0, [pc, #140]	@ (801c7a0 <udp_sendto+0xac>)
 801c712:	f002 ffeb 	bl	801f6ec <iprintf>
 801c716:	f06f 030f 	mvn.w	r3, #15
 801c71a:	e038      	b.n	801c78e <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 801c71c:	68bb      	ldr	r3, [r7, #8]
 801c71e:	2b00      	cmp	r3, #0
 801c720:	d109      	bne.n	801c736 <udp_sendto+0x42>
 801c722:	4b1d      	ldr	r3, [pc, #116]	@ (801c798 <udp_sendto+0xa4>)
 801c724:	f240 2219 	movw	r2, #537	@ 0x219
 801c728:	491e      	ldr	r1, [pc, #120]	@ (801c7a4 <udp_sendto+0xb0>)
 801c72a:	481d      	ldr	r0, [pc, #116]	@ (801c7a0 <udp_sendto+0xac>)
 801c72c:	f002 ffde 	bl	801f6ec <iprintf>
 801c730:	f06f 030f 	mvn.w	r3, #15
 801c734:	e02b      	b.n	801c78e <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801c736:	687b      	ldr	r3, [r7, #4]
 801c738:	2b00      	cmp	r3, #0
 801c73a:	d109      	bne.n	801c750 <udp_sendto+0x5c>
 801c73c:	4b16      	ldr	r3, [pc, #88]	@ (801c798 <udp_sendto+0xa4>)
 801c73e:	f240 221a 	movw	r2, #538	@ 0x21a
 801c742:	4919      	ldr	r1, [pc, #100]	@ (801c7a8 <udp_sendto+0xb4>)
 801c744:	4816      	ldr	r0, [pc, #88]	@ (801c7a0 <udp_sendto+0xac>)
 801c746:	f002 ffd1 	bl	801f6ec <iprintf>
 801c74a:	f06f 030f 	mvn.w	r3, #15
 801c74e:	e01e      	b.n	801c78e <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 801c750:	68fb      	ldr	r3, [r7, #12]
 801c752:	7a1b      	ldrb	r3, [r3, #8]
 801c754:	2b00      	cmp	r3, #0
 801c756:	d006      	beq.n	801c766 <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 801c758:	68fb      	ldr	r3, [r7, #12]
 801c75a:	7a1b      	ldrb	r3, [r3, #8]
 801c75c:	4618      	mov	r0, r3
 801c75e:	f7f9 fcff 	bl	8016160 <netif_get_by_index>
 801c762:	6178      	str	r0, [r7, #20]
 801c764:	e003      	b.n	801c76e <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 801c766:	6878      	ldr	r0, [r7, #4]
 801c768:	f001 fb24 	bl	801ddb4 <ip4_route>
 801c76c:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 801c76e:	697b      	ldr	r3, [r7, #20]
 801c770:	2b00      	cmp	r3, #0
 801c772:	d102      	bne.n	801c77a <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 801c774:	f06f 0303 	mvn.w	r3, #3
 801c778:	e009      	b.n	801c78e <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 801c77a:	887a      	ldrh	r2, [r7, #2]
 801c77c:	697b      	ldr	r3, [r7, #20]
 801c77e:	9300      	str	r3, [sp, #0]
 801c780:	4613      	mov	r3, r2
 801c782:	687a      	ldr	r2, [r7, #4]
 801c784:	68b9      	ldr	r1, [r7, #8]
 801c786:	68f8      	ldr	r0, [r7, #12]
 801c788:	f000 f810 	bl	801c7ac <udp_sendto_if>
 801c78c:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801c78e:	4618      	mov	r0, r3
 801c790:	3718      	adds	r7, #24
 801c792:	46bd      	mov	sp, r7
 801c794:	bd80      	pop	{r7, pc}
 801c796:	bf00      	nop
 801c798:	0802287c 	.word	0x0802287c
 801c79c:	080229a0 	.word	0x080229a0
 801c7a0:	080228d0 	.word	0x080228d0
 801c7a4:	080229b8 	.word	0x080229b8
 801c7a8:	080229d4 	.word	0x080229d4

0801c7ac <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 801c7ac:	b580      	push	{r7, lr}
 801c7ae:	b088      	sub	sp, #32
 801c7b0:	af02      	add	r7, sp, #8
 801c7b2:	60f8      	str	r0, [r7, #12]
 801c7b4:	60b9      	str	r1, [r7, #8]
 801c7b6:	607a      	str	r2, [r7, #4]
 801c7b8:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801c7ba:	68fb      	ldr	r3, [r7, #12]
 801c7bc:	2b00      	cmp	r3, #0
 801c7be:	d109      	bne.n	801c7d4 <udp_sendto_if+0x28>
 801c7c0:	4b2e      	ldr	r3, [pc, #184]	@ (801c87c <udp_sendto_if+0xd0>)
 801c7c2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801c7c6:	492e      	ldr	r1, [pc, #184]	@ (801c880 <udp_sendto_if+0xd4>)
 801c7c8:	482e      	ldr	r0, [pc, #184]	@ (801c884 <udp_sendto_if+0xd8>)
 801c7ca:	f002 ff8f 	bl	801f6ec <iprintf>
 801c7ce:	f06f 030f 	mvn.w	r3, #15
 801c7d2:	e04f      	b.n	801c874 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 801c7d4:	68bb      	ldr	r3, [r7, #8]
 801c7d6:	2b00      	cmp	r3, #0
 801c7d8:	d109      	bne.n	801c7ee <udp_sendto_if+0x42>
 801c7da:	4b28      	ldr	r3, [pc, #160]	@ (801c87c <udp_sendto_if+0xd0>)
 801c7dc:	f240 2281 	movw	r2, #641	@ 0x281
 801c7e0:	4929      	ldr	r1, [pc, #164]	@ (801c888 <udp_sendto_if+0xdc>)
 801c7e2:	4828      	ldr	r0, [pc, #160]	@ (801c884 <udp_sendto_if+0xd8>)
 801c7e4:	f002 ff82 	bl	801f6ec <iprintf>
 801c7e8:	f06f 030f 	mvn.w	r3, #15
 801c7ec:	e042      	b.n	801c874 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801c7ee:	687b      	ldr	r3, [r7, #4]
 801c7f0:	2b00      	cmp	r3, #0
 801c7f2:	d109      	bne.n	801c808 <udp_sendto_if+0x5c>
 801c7f4:	4b21      	ldr	r3, [pc, #132]	@ (801c87c <udp_sendto_if+0xd0>)
 801c7f6:	f240 2282 	movw	r2, #642	@ 0x282
 801c7fa:	4924      	ldr	r1, [pc, #144]	@ (801c88c <udp_sendto_if+0xe0>)
 801c7fc:	4821      	ldr	r0, [pc, #132]	@ (801c884 <udp_sendto_if+0xd8>)
 801c7fe:	f002 ff75 	bl	801f6ec <iprintf>
 801c802:	f06f 030f 	mvn.w	r3, #15
 801c806:	e035      	b.n	801c874 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 801c808:	6a3b      	ldr	r3, [r7, #32]
 801c80a:	2b00      	cmp	r3, #0
 801c80c:	d109      	bne.n	801c822 <udp_sendto_if+0x76>
 801c80e:	4b1b      	ldr	r3, [pc, #108]	@ (801c87c <udp_sendto_if+0xd0>)
 801c810:	f240 2283 	movw	r2, #643	@ 0x283
 801c814:	491e      	ldr	r1, [pc, #120]	@ (801c890 <udp_sendto_if+0xe4>)
 801c816:	481b      	ldr	r0, [pc, #108]	@ (801c884 <udp_sendto_if+0xd8>)
 801c818:	f002 ff68 	bl	801f6ec <iprintf>
 801c81c:	f06f 030f 	mvn.w	r3, #15
 801c820:	e028      	b.n	801c874 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801c822:	68fb      	ldr	r3, [r7, #12]
 801c824:	2b00      	cmp	r3, #0
 801c826:	d009      	beq.n	801c83c <udp_sendto_if+0x90>
 801c828:	68fb      	ldr	r3, [r7, #12]
 801c82a:	681b      	ldr	r3, [r3, #0]
 801c82c:	2b00      	cmp	r3, #0
 801c82e:	d005      	beq.n	801c83c <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 801c830:	68fb      	ldr	r3, [r7, #12]
 801c832:	681b      	ldr	r3, [r3, #0]
 801c834:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801c838:	2be0      	cmp	r3, #224	@ 0xe0
 801c83a:	d103      	bne.n	801c844 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 801c83c:	6a3b      	ldr	r3, [r7, #32]
 801c83e:	3304      	adds	r3, #4
 801c840:	617b      	str	r3, [r7, #20]
 801c842:	e00b      	b.n	801c85c <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 801c844:	68fb      	ldr	r3, [r7, #12]
 801c846:	681a      	ldr	r2, [r3, #0]
 801c848:	6a3b      	ldr	r3, [r7, #32]
 801c84a:	3304      	adds	r3, #4
 801c84c:	681b      	ldr	r3, [r3, #0]
 801c84e:	429a      	cmp	r2, r3
 801c850:	d002      	beq.n	801c858 <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 801c852:	f06f 0303 	mvn.w	r3, #3
 801c856:	e00d      	b.n	801c874 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 801c858:	68fb      	ldr	r3, [r7, #12]
 801c85a:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 801c85c:	887a      	ldrh	r2, [r7, #2]
 801c85e:	697b      	ldr	r3, [r7, #20]
 801c860:	9301      	str	r3, [sp, #4]
 801c862:	6a3b      	ldr	r3, [r7, #32]
 801c864:	9300      	str	r3, [sp, #0]
 801c866:	4613      	mov	r3, r2
 801c868:	687a      	ldr	r2, [r7, #4]
 801c86a:	68b9      	ldr	r1, [r7, #8]
 801c86c:	68f8      	ldr	r0, [r7, #12]
 801c86e:	f000 f811 	bl	801c894 <udp_sendto_if_src>
 801c872:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801c874:	4618      	mov	r0, r3
 801c876:	3718      	adds	r7, #24
 801c878:	46bd      	mov	sp, r7
 801c87a:	bd80      	pop	{r7, pc}
 801c87c:	0802287c 	.word	0x0802287c
 801c880:	080229f0 	.word	0x080229f0
 801c884:	080228d0 	.word	0x080228d0
 801c888:	08022a0c 	.word	0x08022a0c
 801c88c:	08022a28 	.word	0x08022a28
 801c890:	08022a48 	.word	0x08022a48

0801c894 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 801c894:	b580      	push	{r7, lr}
 801c896:	b08c      	sub	sp, #48	@ 0x30
 801c898:	af04      	add	r7, sp, #16
 801c89a:	60f8      	str	r0, [r7, #12]
 801c89c:	60b9      	str	r1, [r7, #8]
 801c89e:	607a      	str	r2, [r7, #4]
 801c8a0:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801c8a2:	68fb      	ldr	r3, [r7, #12]
 801c8a4:	2b00      	cmp	r3, #0
 801c8a6:	d109      	bne.n	801c8bc <udp_sendto_if_src+0x28>
 801c8a8:	4b65      	ldr	r3, [pc, #404]	@ (801ca40 <udp_sendto_if_src+0x1ac>)
 801c8aa:	f240 22d1 	movw	r2, #721	@ 0x2d1
 801c8ae:	4965      	ldr	r1, [pc, #404]	@ (801ca44 <udp_sendto_if_src+0x1b0>)
 801c8b0:	4865      	ldr	r0, [pc, #404]	@ (801ca48 <udp_sendto_if_src+0x1b4>)
 801c8b2:	f002 ff1b 	bl	801f6ec <iprintf>
 801c8b6:	f06f 030f 	mvn.w	r3, #15
 801c8ba:	e0bc      	b.n	801ca36 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 801c8bc:	68bb      	ldr	r3, [r7, #8]
 801c8be:	2b00      	cmp	r3, #0
 801c8c0:	d109      	bne.n	801c8d6 <udp_sendto_if_src+0x42>
 801c8c2:	4b5f      	ldr	r3, [pc, #380]	@ (801ca40 <udp_sendto_if_src+0x1ac>)
 801c8c4:	f240 22d2 	movw	r2, #722	@ 0x2d2
 801c8c8:	4960      	ldr	r1, [pc, #384]	@ (801ca4c <udp_sendto_if_src+0x1b8>)
 801c8ca:	485f      	ldr	r0, [pc, #380]	@ (801ca48 <udp_sendto_if_src+0x1b4>)
 801c8cc:	f002 ff0e 	bl	801f6ec <iprintf>
 801c8d0:	f06f 030f 	mvn.w	r3, #15
 801c8d4:	e0af      	b.n	801ca36 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801c8d6:	687b      	ldr	r3, [r7, #4]
 801c8d8:	2b00      	cmp	r3, #0
 801c8da:	d109      	bne.n	801c8f0 <udp_sendto_if_src+0x5c>
 801c8dc:	4b58      	ldr	r3, [pc, #352]	@ (801ca40 <udp_sendto_if_src+0x1ac>)
 801c8de:	f240 22d3 	movw	r2, #723	@ 0x2d3
 801c8e2:	495b      	ldr	r1, [pc, #364]	@ (801ca50 <udp_sendto_if_src+0x1bc>)
 801c8e4:	4858      	ldr	r0, [pc, #352]	@ (801ca48 <udp_sendto_if_src+0x1b4>)
 801c8e6:	f002 ff01 	bl	801f6ec <iprintf>
 801c8ea:	f06f 030f 	mvn.w	r3, #15
 801c8ee:	e0a2      	b.n	801ca36 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 801c8f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c8f2:	2b00      	cmp	r3, #0
 801c8f4:	d109      	bne.n	801c90a <udp_sendto_if_src+0x76>
 801c8f6:	4b52      	ldr	r3, [pc, #328]	@ (801ca40 <udp_sendto_if_src+0x1ac>)
 801c8f8:	f44f 7235 	mov.w	r2, #724	@ 0x2d4
 801c8fc:	4955      	ldr	r1, [pc, #340]	@ (801ca54 <udp_sendto_if_src+0x1c0>)
 801c8fe:	4852      	ldr	r0, [pc, #328]	@ (801ca48 <udp_sendto_if_src+0x1b4>)
 801c900:	f002 fef4 	bl	801f6ec <iprintf>
 801c904:	f06f 030f 	mvn.w	r3, #15
 801c908:	e095      	b.n	801ca36 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 801c90a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c90c:	2b00      	cmp	r3, #0
 801c90e:	d109      	bne.n	801c924 <udp_sendto_if_src+0x90>
 801c910:	4b4b      	ldr	r3, [pc, #300]	@ (801ca40 <udp_sendto_if_src+0x1ac>)
 801c912:	f240 22d5 	movw	r2, #725	@ 0x2d5
 801c916:	4950      	ldr	r1, [pc, #320]	@ (801ca58 <udp_sendto_if_src+0x1c4>)
 801c918:	484b      	ldr	r0, [pc, #300]	@ (801ca48 <udp_sendto_if_src+0x1b4>)
 801c91a:	f002 fee7 	bl	801f6ec <iprintf>
 801c91e:	f06f 030f 	mvn.w	r3, #15
 801c922:	e088      	b.n	801ca36 <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 801c924:	68fb      	ldr	r3, [r7, #12]
 801c926:	8a5b      	ldrh	r3, [r3, #18]
 801c928:	2b00      	cmp	r3, #0
 801c92a:	d10f      	bne.n	801c94c <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801c92c:	68f9      	ldr	r1, [r7, #12]
 801c92e:	68fb      	ldr	r3, [r7, #12]
 801c930:	8a5b      	ldrh	r3, [r3, #18]
 801c932:	461a      	mov	r2, r3
 801c934:	68f8      	ldr	r0, [r7, #12]
 801c936:	f000 f893 	bl	801ca60 <udp_bind>
 801c93a:	4603      	mov	r3, r0
 801c93c:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 801c93e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801c942:	2b00      	cmp	r3, #0
 801c944:	d002      	beq.n	801c94c <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 801c946:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801c94a:	e074      	b.n	801ca36 <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 801c94c:	68bb      	ldr	r3, [r7, #8]
 801c94e:	891b      	ldrh	r3, [r3, #8]
 801c950:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 801c954:	4293      	cmp	r3, r2
 801c956:	d902      	bls.n	801c95e <udp_sendto_if_src+0xca>
    return ERR_MEM;
 801c958:	f04f 33ff 	mov.w	r3, #4294967295
 801c95c:	e06b      	b.n	801ca36 <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 801c95e:	2108      	movs	r1, #8
 801c960:	68b8      	ldr	r0, [r7, #8]
 801c962:	f7f9 fef3 	bl	801674c <pbuf_add_header>
 801c966:	4603      	mov	r3, r0
 801c968:	2b00      	cmp	r3, #0
 801c96a:	d015      	beq.n	801c998 <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 801c96c:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801c970:	2108      	movs	r1, #8
 801c972:	2022      	movs	r0, #34	@ 0x22
 801c974:	f7f9 fc9e 	bl	80162b4 <pbuf_alloc>
 801c978:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 801c97a:	69fb      	ldr	r3, [r7, #28]
 801c97c:	2b00      	cmp	r3, #0
 801c97e:	d102      	bne.n	801c986 <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 801c980:	f04f 33ff 	mov.w	r3, #4294967295
 801c984:	e057      	b.n	801ca36 <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 801c986:	68bb      	ldr	r3, [r7, #8]
 801c988:	891b      	ldrh	r3, [r3, #8]
 801c98a:	2b00      	cmp	r3, #0
 801c98c:	d006      	beq.n	801c99c <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 801c98e:	68b9      	ldr	r1, [r7, #8]
 801c990:	69f8      	ldr	r0, [r7, #28]
 801c992:	f7fa f895 	bl	8016ac0 <pbuf_chain>
 801c996:	e001      	b.n	801c99c <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 801c998:	68bb      	ldr	r3, [r7, #8]
 801c99a:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 801c99c:	69fb      	ldr	r3, [r7, #28]
 801c99e:	895b      	ldrh	r3, [r3, #10]
 801c9a0:	2b07      	cmp	r3, #7
 801c9a2:	d806      	bhi.n	801c9b2 <udp_sendto_if_src+0x11e>
 801c9a4:	4b26      	ldr	r3, [pc, #152]	@ (801ca40 <udp_sendto_if_src+0x1ac>)
 801c9a6:	f240 320d 	movw	r2, #781	@ 0x30d
 801c9aa:	492c      	ldr	r1, [pc, #176]	@ (801ca5c <udp_sendto_if_src+0x1c8>)
 801c9ac:	4826      	ldr	r0, [pc, #152]	@ (801ca48 <udp_sendto_if_src+0x1b4>)
 801c9ae:	f002 fe9d 	bl	801f6ec <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 801c9b2:	69fb      	ldr	r3, [r7, #28]
 801c9b4:	685b      	ldr	r3, [r3, #4]
 801c9b6:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 801c9b8:	68fb      	ldr	r3, [r7, #12]
 801c9ba:	8a5b      	ldrh	r3, [r3, #18]
 801c9bc:	4618      	mov	r0, r3
 801c9be:	f7f8 fef5 	bl	80157ac <lwip_htons>
 801c9c2:	4603      	mov	r3, r0
 801c9c4:	461a      	mov	r2, r3
 801c9c6:	697b      	ldr	r3, [r7, #20]
 801c9c8:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 801c9ca:	887b      	ldrh	r3, [r7, #2]
 801c9cc:	4618      	mov	r0, r3
 801c9ce:	f7f8 feed 	bl	80157ac <lwip_htons>
 801c9d2:	4603      	mov	r3, r0
 801c9d4:	461a      	mov	r2, r3
 801c9d6:	697b      	ldr	r3, [r7, #20]
 801c9d8:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 801c9da:	697b      	ldr	r3, [r7, #20]
 801c9dc:	2200      	movs	r2, #0
 801c9de:	719a      	strb	r2, [r3, #6]
 801c9e0:	2200      	movs	r2, #0
 801c9e2:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 801c9e4:	69fb      	ldr	r3, [r7, #28]
 801c9e6:	891b      	ldrh	r3, [r3, #8]
 801c9e8:	4618      	mov	r0, r3
 801c9ea:	f7f8 fedf 	bl	80157ac <lwip_htons>
 801c9ee:	4603      	mov	r3, r0
 801c9f0:	461a      	mov	r2, r3
 801c9f2:	697b      	ldr	r3, [r7, #20]
 801c9f4:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 801c9f6:	2311      	movs	r3, #17
 801c9f8:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 801c9fa:	68fb      	ldr	r3, [r7, #12]
 801c9fc:	7adb      	ldrb	r3, [r3, #11]
 801c9fe:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801ca00:	68fb      	ldr	r3, [r7, #12]
 801ca02:	7a9b      	ldrb	r3, [r3, #10]
 801ca04:	7cb9      	ldrb	r1, [r7, #18]
 801ca06:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801ca08:	9202      	str	r2, [sp, #8]
 801ca0a:	7cfa      	ldrb	r2, [r7, #19]
 801ca0c:	9201      	str	r2, [sp, #4]
 801ca0e:	9300      	str	r3, [sp, #0]
 801ca10:	460b      	mov	r3, r1
 801ca12:	687a      	ldr	r2, [r7, #4]
 801ca14:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801ca16:	69f8      	ldr	r0, [r7, #28]
 801ca18:	f001 fbb4 	bl	801e184 <ip4_output_if_src>
 801ca1c:	4603      	mov	r3, r0
 801ca1e:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 801ca20:	69fa      	ldr	r2, [r7, #28]
 801ca22:	68bb      	ldr	r3, [r7, #8]
 801ca24:	429a      	cmp	r2, r3
 801ca26:	d004      	beq.n	801ca32 <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 801ca28:	69f8      	ldr	r0, [r7, #28]
 801ca2a:	f7f9 ff25 	bl	8016878 <pbuf_free>
    q = NULL;
 801ca2e:	2300      	movs	r3, #0
 801ca30:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 801ca32:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 801ca36:	4618      	mov	r0, r3
 801ca38:	3720      	adds	r7, #32
 801ca3a:	46bd      	mov	sp, r7
 801ca3c:	bd80      	pop	{r7, pc}
 801ca3e:	bf00      	nop
 801ca40:	0802287c 	.word	0x0802287c
 801ca44:	08022a68 	.word	0x08022a68
 801ca48:	080228d0 	.word	0x080228d0
 801ca4c:	08022a88 	.word	0x08022a88
 801ca50:	08022aa8 	.word	0x08022aa8
 801ca54:	08022acc 	.word	0x08022acc
 801ca58:	08022af0 	.word	0x08022af0
 801ca5c:	08022b14 	.word	0x08022b14

0801ca60 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801ca60:	b580      	push	{r7, lr}
 801ca62:	b086      	sub	sp, #24
 801ca64:	af00      	add	r7, sp, #0
 801ca66:	60f8      	str	r0, [r7, #12]
 801ca68:	60b9      	str	r1, [r7, #8]
 801ca6a:	4613      	mov	r3, r2
 801ca6c:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801ca6e:	68bb      	ldr	r3, [r7, #8]
 801ca70:	2b00      	cmp	r3, #0
 801ca72:	d101      	bne.n	801ca78 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 801ca74:	4b39      	ldr	r3, [pc, #228]	@ (801cb5c <udp_bind+0xfc>)
 801ca76:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801ca78:	68fb      	ldr	r3, [r7, #12]
 801ca7a:	2b00      	cmp	r3, #0
 801ca7c:	d109      	bne.n	801ca92 <udp_bind+0x32>
 801ca7e:	4b38      	ldr	r3, [pc, #224]	@ (801cb60 <udp_bind+0x100>)
 801ca80:	f240 32b7 	movw	r2, #951	@ 0x3b7
 801ca84:	4937      	ldr	r1, [pc, #220]	@ (801cb64 <udp_bind+0x104>)
 801ca86:	4838      	ldr	r0, [pc, #224]	@ (801cb68 <udp_bind+0x108>)
 801ca88:	f002 fe30 	bl	801f6ec <iprintf>
 801ca8c:	f06f 030f 	mvn.w	r3, #15
 801ca90:	e060      	b.n	801cb54 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 801ca92:	2300      	movs	r3, #0
 801ca94:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801ca96:	4b35      	ldr	r3, [pc, #212]	@ (801cb6c <udp_bind+0x10c>)
 801ca98:	681b      	ldr	r3, [r3, #0]
 801ca9a:	617b      	str	r3, [r7, #20]
 801ca9c:	e009      	b.n	801cab2 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801ca9e:	68fa      	ldr	r2, [r7, #12]
 801caa0:	697b      	ldr	r3, [r7, #20]
 801caa2:	429a      	cmp	r2, r3
 801caa4:	d102      	bne.n	801caac <udp_bind+0x4c>
      rebind = 1;
 801caa6:	2301      	movs	r3, #1
 801caa8:	74fb      	strb	r3, [r7, #19]
      break;
 801caaa:	e005      	b.n	801cab8 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801caac:	697b      	ldr	r3, [r7, #20]
 801caae:	68db      	ldr	r3, [r3, #12]
 801cab0:	617b      	str	r3, [r7, #20]
 801cab2:	697b      	ldr	r3, [r7, #20]
 801cab4:	2b00      	cmp	r3, #0
 801cab6:	d1f2      	bne.n	801ca9e <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 801cab8:	88fb      	ldrh	r3, [r7, #6]
 801caba:	2b00      	cmp	r3, #0
 801cabc:	d109      	bne.n	801cad2 <udp_bind+0x72>
    port = udp_new_port();
 801cabe:	f7ff fc69 	bl	801c394 <udp_new_port>
 801cac2:	4603      	mov	r3, r0
 801cac4:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 801cac6:	88fb      	ldrh	r3, [r7, #6]
 801cac8:	2b00      	cmp	r3, #0
 801caca:	d12c      	bne.n	801cb26 <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 801cacc:	f06f 0307 	mvn.w	r3, #7
 801cad0:	e040      	b.n	801cb54 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801cad2:	4b26      	ldr	r3, [pc, #152]	@ (801cb6c <udp_bind+0x10c>)
 801cad4:	681b      	ldr	r3, [r3, #0]
 801cad6:	617b      	str	r3, [r7, #20]
 801cad8:	e022      	b.n	801cb20 <udp_bind+0xc0>
      if (pcb != ipcb) {
 801cada:	68fa      	ldr	r2, [r7, #12]
 801cadc:	697b      	ldr	r3, [r7, #20]
 801cade:	429a      	cmp	r2, r3
 801cae0:	d01b      	beq.n	801cb1a <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801cae2:	697b      	ldr	r3, [r7, #20]
 801cae4:	8a5b      	ldrh	r3, [r3, #18]
 801cae6:	88fa      	ldrh	r2, [r7, #6]
 801cae8:	429a      	cmp	r2, r3
 801caea:	d116      	bne.n	801cb1a <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801caec:	697b      	ldr	r3, [r7, #20]
 801caee:	681a      	ldr	r2, [r3, #0]
 801caf0:	68bb      	ldr	r3, [r7, #8]
 801caf2:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 801caf4:	429a      	cmp	r2, r3
 801caf6:	d00d      	beq.n	801cb14 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801caf8:	68bb      	ldr	r3, [r7, #8]
 801cafa:	2b00      	cmp	r3, #0
 801cafc:	d00a      	beq.n	801cb14 <udp_bind+0xb4>
 801cafe:	68bb      	ldr	r3, [r7, #8]
 801cb00:	681b      	ldr	r3, [r3, #0]
 801cb02:	2b00      	cmp	r3, #0
 801cb04:	d006      	beq.n	801cb14 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801cb06:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801cb08:	2b00      	cmp	r3, #0
 801cb0a:	d003      	beq.n	801cb14 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801cb0c:	697b      	ldr	r3, [r7, #20]
 801cb0e:	681b      	ldr	r3, [r3, #0]
 801cb10:	2b00      	cmp	r3, #0
 801cb12:	d102      	bne.n	801cb1a <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 801cb14:	f06f 0307 	mvn.w	r3, #7
 801cb18:	e01c      	b.n	801cb54 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801cb1a:	697b      	ldr	r3, [r7, #20]
 801cb1c:	68db      	ldr	r3, [r3, #12]
 801cb1e:	617b      	str	r3, [r7, #20]
 801cb20:	697b      	ldr	r3, [r7, #20]
 801cb22:	2b00      	cmp	r3, #0
 801cb24:	d1d9      	bne.n	801cada <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801cb26:	68bb      	ldr	r3, [r7, #8]
 801cb28:	2b00      	cmp	r3, #0
 801cb2a:	d002      	beq.n	801cb32 <udp_bind+0xd2>
 801cb2c:	68bb      	ldr	r3, [r7, #8]
 801cb2e:	681b      	ldr	r3, [r3, #0]
 801cb30:	e000      	b.n	801cb34 <udp_bind+0xd4>
 801cb32:	2300      	movs	r3, #0
 801cb34:	68fa      	ldr	r2, [r7, #12]
 801cb36:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 801cb38:	68fb      	ldr	r3, [r7, #12]
 801cb3a:	88fa      	ldrh	r2, [r7, #6]
 801cb3c:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 801cb3e:	7cfb      	ldrb	r3, [r7, #19]
 801cb40:	2b00      	cmp	r3, #0
 801cb42:	d106      	bne.n	801cb52 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 801cb44:	4b09      	ldr	r3, [pc, #36]	@ (801cb6c <udp_bind+0x10c>)
 801cb46:	681a      	ldr	r2, [r3, #0]
 801cb48:	68fb      	ldr	r3, [r7, #12]
 801cb4a:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 801cb4c:	4a07      	ldr	r2, [pc, #28]	@ (801cb6c <udp_bind+0x10c>)
 801cb4e:	68fb      	ldr	r3, [r7, #12]
 801cb50:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 801cb52:	2300      	movs	r3, #0
}
 801cb54:	4618      	mov	r0, r3
 801cb56:	3718      	adds	r7, #24
 801cb58:	46bd      	mov	sp, r7
 801cb5a:	bd80      	pop	{r7, pc}
 801cb5c:	08023b60 	.word	0x08023b60
 801cb60:	0802287c 	.word	0x0802287c
 801cb64:	08022b44 	.word	0x08022b44
 801cb68:	080228d0 	.word	0x080228d0
 801cb6c:	24014534 	.word	0x24014534

0801cb70 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 801cb70:	b580      	push	{r7, lr}
 801cb72:	b082      	sub	sp, #8
 801cb74:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 801cb76:	2000      	movs	r0, #0
 801cb78:	f7f8 ff66 	bl	8015a48 <memp_malloc>
 801cb7c:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 801cb7e:	687b      	ldr	r3, [r7, #4]
 801cb80:	2b00      	cmp	r3, #0
 801cb82:	d007      	beq.n	801cb94 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 801cb84:	2220      	movs	r2, #32
 801cb86:	2100      	movs	r1, #0
 801cb88:	6878      	ldr	r0, [r7, #4]
 801cb8a:	f002 ff07 	bl	801f99c <memset>
    pcb->ttl = UDP_TTL;
 801cb8e:	687b      	ldr	r3, [r7, #4]
 801cb90:	22ff      	movs	r2, #255	@ 0xff
 801cb92:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 801cb94:	687b      	ldr	r3, [r7, #4]
}
 801cb96:	4618      	mov	r0, r3
 801cb98:	3708      	adds	r7, #8
 801cb9a:	46bd      	mov	sp, r7
 801cb9c:	bd80      	pop	{r7, pc}
	...

0801cba0 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801cba0:	b480      	push	{r7}
 801cba2:	b085      	sub	sp, #20
 801cba4:	af00      	add	r7, sp, #0
 801cba6:	6078      	str	r0, [r7, #4]
 801cba8:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801cbaa:	687b      	ldr	r3, [r7, #4]
 801cbac:	2b00      	cmp	r3, #0
 801cbae:	d01e      	beq.n	801cbee <udp_netif_ip_addr_changed+0x4e>
 801cbb0:	687b      	ldr	r3, [r7, #4]
 801cbb2:	681b      	ldr	r3, [r3, #0]
 801cbb4:	2b00      	cmp	r3, #0
 801cbb6:	d01a      	beq.n	801cbee <udp_netif_ip_addr_changed+0x4e>
 801cbb8:	683b      	ldr	r3, [r7, #0]
 801cbba:	2b00      	cmp	r3, #0
 801cbbc:	d017      	beq.n	801cbee <udp_netif_ip_addr_changed+0x4e>
 801cbbe:	683b      	ldr	r3, [r7, #0]
 801cbc0:	681b      	ldr	r3, [r3, #0]
 801cbc2:	2b00      	cmp	r3, #0
 801cbc4:	d013      	beq.n	801cbee <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801cbc6:	4b0d      	ldr	r3, [pc, #52]	@ (801cbfc <udp_netif_ip_addr_changed+0x5c>)
 801cbc8:	681b      	ldr	r3, [r3, #0]
 801cbca:	60fb      	str	r3, [r7, #12]
 801cbcc:	e00c      	b.n	801cbe8 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801cbce:	68fb      	ldr	r3, [r7, #12]
 801cbd0:	681a      	ldr	r2, [r3, #0]
 801cbd2:	687b      	ldr	r3, [r7, #4]
 801cbd4:	681b      	ldr	r3, [r3, #0]
 801cbd6:	429a      	cmp	r2, r3
 801cbd8:	d103      	bne.n	801cbe2 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801cbda:	683b      	ldr	r3, [r7, #0]
 801cbdc:	681a      	ldr	r2, [r3, #0]
 801cbde:	68fb      	ldr	r3, [r7, #12]
 801cbe0:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801cbe2:	68fb      	ldr	r3, [r7, #12]
 801cbe4:	68db      	ldr	r3, [r3, #12]
 801cbe6:	60fb      	str	r3, [r7, #12]
 801cbe8:	68fb      	ldr	r3, [r7, #12]
 801cbea:	2b00      	cmp	r3, #0
 801cbec:	d1ef      	bne.n	801cbce <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801cbee:	bf00      	nop
 801cbf0:	3714      	adds	r7, #20
 801cbf2:	46bd      	mov	sp, r7
 801cbf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cbf8:	4770      	bx	lr
 801cbfa:	bf00      	nop
 801cbfc:	24014534 	.word	0x24014534

0801cc00 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 801cc00:	b580      	push	{r7, lr}
 801cc02:	b082      	sub	sp, #8
 801cc04:	af00      	add	r7, sp, #0
 801cc06:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801cc08:	4915      	ldr	r1, [pc, #84]	@ (801cc60 <etharp_free_entry+0x60>)
 801cc0a:	687a      	ldr	r2, [r7, #4]
 801cc0c:	4613      	mov	r3, r2
 801cc0e:	005b      	lsls	r3, r3, #1
 801cc10:	4413      	add	r3, r2
 801cc12:	00db      	lsls	r3, r3, #3
 801cc14:	440b      	add	r3, r1
 801cc16:	681b      	ldr	r3, [r3, #0]
 801cc18:	2b00      	cmp	r3, #0
 801cc1a:	d013      	beq.n	801cc44 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801cc1c:	4910      	ldr	r1, [pc, #64]	@ (801cc60 <etharp_free_entry+0x60>)
 801cc1e:	687a      	ldr	r2, [r7, #4]
 801cc20:	4613      	mov	r3, r2
 801cc22:	005b      	lsls	r3, r3, #1
 801cc24:	4413      	add	r3, r2
 801cc26:	00db      	lsls	r3, r3, #3
 801cc28:	440b      	add	r3, r1
 801cc2a:	681b      	ldr	r3, [r3, #0]
 801cc2c:	4618      	mov	r0, r3
 801cc2e:	f7f9 fe23 	bl	8016878 <pbuf_free>
    arp_table[i].q = NULL;
 801cc32:	490b      	ldr	r1, [pc, #44]	@ (801cc60 <etharp_free_entry+0x60>)
 801cc34:	687a      	ldr	r2, [r7, #4]
 801cc36:	4613      	mov	r3, r2
 801cc38:	005b      	lsls	r3, r3, #1
 801cc3a:	4413      	add	r3, r2
 801cc3c:	00db      	lsls	r3, r3, #3
 801cc3e:	440b      	add	r3, r1
 801cc40:	2200      	movs	r2, #0
 801cc42:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801cc44:	4906      	ldr	r1, [pc, #24]	@ (801cc60 <etharp_free_entry+0x60>)
 801cc46:	687a      	ldr	r2, [r7, #4]
 801cc48:	4613      	mov	r3, r2
 801cc4a:	005b      	lsls	r3, r3, #1
 801cc4c:	4413      	add	r3, r2
 801cc4e:	00db      	lsls	r3, r3, #3
 801cc50:	440b      	add	r3, r1
 801cc52:	3314      	adds	r3, #20
 801cc54:	2200      	movs	r2, #0
 801cc56:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801cc58:	bf00      	nop
 801cc5a:	3708      	adds	r7, #8
 801cc5c:	46bd      	mov	sp, r7
 801cc5e:	bd80      	pop	{r7, pc}
 801cc60:	24014538 	.word	0x24014538

0801cc64 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801cc64:	b580      	push	{r7, lr}
 801cc66:	b082      	sub	sp, #8
 801cc68:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801cc6a:	2300      	movs	r3, #0
 801cc6c:	607b      	str	r3, [r7, #4]
 801cc6e:	e096      	b.n	801cd9e <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 801cc70:	494f      	ldr	r1, [pc, #316]	@ (801cdb0 <etharp_tmr+0x14c>)
 801cc72:	687a      	ldr	r2, [r7, #4]
 801cc74:	4613      	mov	r3, r2
 801cc76:	005b      	lsls	r3, r3, #1
 801cc78:	4413      	add	r3, r2
 801cc7a:	00db      	lsls	r3, r3, #3
 801cc7c:	440b      	add	r3, r1
 801cc7e:	3314      	adds	r3, #20
 801cc80:	781b      	ldrb	r3, [r3, #0]
 801cc82:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 801cc84:	78fb      	ldrb	r3, [r7, #3]
 801cc86:	2b00      	cmp	r3, #0
 801cc88:	f000 8086 	beq.w	801cd98 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 801cc8c:	4948      	ldr	r1, [pc, #288]	@ (801cdb0 <etharp_tmr+0x14c>)
 801cc8e:	687a      	ldr	r2, [r7, #4]
 801cc90:	4613      	mov	r3, r2
 801cc92:	005b      	lsls	r3, r3, #1
 801cc94:	4413      	add	r3, r2
 801cc96:	00db      	lsls	r3, r3, #3
 801cc98:	440b      	add	r3, r1
 801cc9a:	3312      	adds	r3, #18
 801cc9c:	881b      	ldrh	r3, [r3, #0]
 801cc9e:	3301      	adds	r3, #1
 801cca0:	b298      	uxth	r0, r3
 801cca2:	4943      	ldr	r1, [pc, #268]	@ (801cdb0 <etharp_tmr+0x14c>)
 801cca4:	687a      	ldr	r2, [r7, #4]
 801cca6:	4613      	mov	r3, r2
 801cca8:	005b      	lsls	r3, r3, #1
 801ccaa:	4413      	add	r3, r2
 801ccac:	00db      	lsls	r3, r3, #3
 801ccae:	440b      	add	r3, r1
 801ccb0:	3312      	adds	r3, #18
 801ccb2:	4602      	mov	r2, r0
 801ccb4:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801ccb6:	493e      	ldr	r1, [pc, #248]	@ (801cdb0 <etharp_tmr+0x14c>)
 801ccb8:	687a      	ldr	r2, [r7, #4]
 801ccba:	4613      	mov	r3, r2
 801ccbc:	005b      	lsls	r3, r3, #1
 801ccbe:	4413      	add	r3, r2
 801ccc0:	00db      	lsls	r3, r3, #3
 801ccc2:	440b      	add	r3, r1
 801ccc4:	3312      	adds	r3, #18
 801ccc6:	881b      	ldrh	r3, [r3, #0]
 801ccc8:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 801cccc:	d215      	bcs.n	801ccfa <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801ccce:	4938      	ldr	r1, [pc, #224]	@ (801cdb0 <etharp_tmr+0x14c>)
 801ccd0:	687a      	ldr	r2, [r7, #4]
 801ccd2:	4613      	mov	r3, r2
 801ccd4:	005b      	lsls	r3, r3, #1
 801ccd6:	4413      	add	r3, r2
 801ccd8:	00db      	lsls	r3, r3, #3
 801ccda:	440b      	add	r3, r1
 801ccdc:	3314      	adds	r3, #20
 801ccde:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801cce0:	2b01      	cmp	r3, #1
 801cce2:	d10e      	bne.n	801cd02 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 801cce4:	4932      	ldr	r1, [pc, #200]	@ (801cdb0 <etharp_tmr+0x14c>)
 801cce6:	687a      	ldr	r2, [r7, #4]
 801cce8:	4613      	mov	r3, r2
 801ccea:	005b      	lsls	r3, r3, #1
 801ccec:	4413      	add	r3, r2
 801ccee:	00db      	lsls	r3, r3, #3
 801ccf0:	440b      	add	r3, r1
 801ccf2:	3312      	adds	r3, #18
 801ccf4:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801ccf6:	2b04      	cmp	r3, #4
 801ccf8:	d903      	bls.n	801cd02 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801ccfa:	6878      	ldr	r0, [r7, #4]
 801ccfc:	f7ff ff80 	bl	801cc00 <etharp_free_entry>
 801cd00:	e04a      	b.n	801cd98 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801cd02:	492b      	ldr	r1, [pc, #172]	@ (801cdb0 <etharp_tmr+0x14c>)
 801cd04:	687a      	ldr	r2, [r7, #4]
 801cd06:	4613      	mov	r3, r2
 801cd08:	005b      	lsls	r3, r3, #1
 801cd0a:	4413      	add	r3, r2
 801cd0c:	00db      	lsls	r3, r3, #3
 801cd0e:	440b      	add	r3, r1
 801cd10:	3314      	adds	r3, #20
 801cd12:	781b      	ldrb	r3, [r3, #0]
 801cd14:	2b03      	cmp	r3, #3
 801cd16:	d10a      	bne.n	801cd2e <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801cd18:	4925      	ldr	r1, [pc, #148]	@ (801cdb0 <etharp_tmr+0x14c>)
 801cd1a:	687a      	ldr	r2, [r7, #4]
 801cd1c:	4613      	mov	r3, r2
 801cd1e:	005b      	lsls	r3, r3, #1
 801cd20:	4413      	add	r3, r2
 801cd22:	00db      	lsls	r3, r3, #3
 801cd24:	440b      	add	r3, r1
 801cd26:	3314      	adds	r3, #20
 801cd28:	2204      	movs	r2, #4
 801cd2a:	701a      	strb	r2, [r3, #0]
 801cd2c:	e034      	b.n	801cd98 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801cd2e:	4920      	ldr	r1, [pc, #128]	@ (801cdb0 <etharp_tmr+0x14c>)
 801cd30:	687a      	ldr	r2, [r7, #4]
 801cd32:	4613      	mov	r3, r2
 801cd34:	005b      	lsls	r3, r3, #1
 801cd36:	4413      	add	r3, r2
 801cd38:	00db      	lsls	r3, r3, #3
 801cd3a:	440b      	add	r3, r1
 801cd3c:	3314      	adds	r3, #20
 801cd3e:	781b      	ldrb	r3, [r3, #0]
 801cd40:	2b04      	cmp	r3, #4
 801cd42:	d10a      	bne.n	801cd5a <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801cd44:	491a      	ldr	r1, [pc, #104]	@ (801cdb0 <etharp_tmr+0x14c>)
 801cd46:	687a      	ldr	r2, [r7, #4]
 801cd48:	4613      	mov	r3, r2
 801cd4a:	005b      	lsls	r3, r3, #1
 801cd4c:	4413      	add	r3, r2
 801cd4e:	00db      	lsls	r3, r3, #3
 801cd50:	440b      	add	r3, r1
 801cd52:	3314      	adds	r3, #20
 801cd54:	2202      	movs	r2, #2
 801cd56:	701a      	strb	r2, [r3, #0]
 801cd58:	e01e      	b.n	801cd98 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801cd5a:	4915      	ldr	r1, [pc, #84]	@ (801cdb0 <etharp_tmr+0x14c>)
 801cd5c:	687a      	ldr	r2, [r7, #4]
 801cd5e:	4613      	mov	r3, r2
 801cd60:	005b      	lsls	r3, r3, #1
 801cd62:	4413      	add	r3, r2
 801cd64:	00db      	lsls	r3, r3, #3
 801cd66:	440b      	add	r3, r1
 801cd68:	3314      	adds	r3, #20
 801cd6a:	781b      	ldrb	r3, [r3, #0]
 801cd6c:	2b01      	cmp	r3, #1
 801cd6e:	d113      	bne.n	801cd98 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801cd70:	490f      	ldr	r1, [pc, #60]	@ (801cdb0 <etharp_tmr+0x14c>)
 801cd72:	687a      	ldr	r2, [r7, #4]
 801cd74:	4613      	mov	r3, r2
 801cd76:	005b      	lsls	r3, r3, #1
 801cd78:	4413      	add	r3, r2
 801cd7a:	00db      	lsls	r3, r3, #3
 801cd7c:	440b      	add	r3, r1
 801cd7e:	3308      	adds	r3, #8
 801cd80:	6818      	ldr	r0, [r3, #0]
 801cd82:	687a      	ldr	r2, [r7, #4]
 801cd84:	4613      	mov	r3, r2
 801cd86:	005b      	lsls	r3, r3, #1
 801cd88:	4413      	add	r3, r2
 801cd8a:	00db      	lsls	r3, r3, #3
 801cd8c:	4a08      	ldr	r2, [pc, #32]	@ (801cdb0 <etharp_tmr+0x14c>)
 801cd8e:	4413      	add	r3, r2
 801cd90:	3304      	adds	r3, #4
 801cd92:	4619      	mov	r1, r3
 801cd94:	f000 fe6e 	bl	801da74 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801cd98:	687b      	ldr	r3, [r7, #4]
 801cd9a:	3301      	adds	r3, #1
 801cd9c:	607b      	str	r3, [r7, #4]
 801cd9e:	687b      	ldr	r3, [r7, #4]
 801cda0:	2b09      	cmp	r3, #9
 801cda2:	f77f af65 	ble.w	801cc70 <etharp_tmr+0xc>
      }
    }
  }
}
 801cda6:	bf00      	nop
 801cda8:	bf00      	nop
 801cdaa:	3708      	adds	r7, #8
 801cdac:	46bd      	mov	sp, r7
 801cdae:	bd80      	pop	{r7, pc}
 801cdb0:	24014538 	.word	0x24014538

0801cdb4 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801cdb4:	b580      	push	{r7, lr}
 801cdb6:	b08a      	sub	sp, #40	@ 0x28
 801cdb8:	af00      	add	r7, sp, #0
 801cdba:	60f8      	str	r0, [r7, #12]
 801cdbc:	460b      	mov	r3, r1
 801cdbe:	607a      	str	r2, [r7, #4]
 801cdc0:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801cdc2:	230a      	movs	r3, #10
 801cdc4:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801cdc6:	230a      	movs	r3, #10
 801cdc8:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801cdca:	230a      	movs	r3, #10
 801cdcc:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 801cdce:	2300      	movs	r3, #0
 801cdd0:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801cdd2:	230a      	movs	r3, #10
 801cdd4:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801cdd6:	2300      	movs	r3, #0
 801cdd8:	83bb      	strh	r3, [r7, #28]
 801cdda:	2300      	movs	r3, #0
 801cddc:	837b      	strh	r3, [r7, #26]
 801cdde:	2300      	movs	r3, #0
 801cde0:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801cde2:	2300      	movs	r3, #0
 801cde4:	843b      	strh	r3, [r7, #32]
 801cde6:	e0ae      	b.n	801cf46 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 801cde8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801cdec:	49a6      	ldr	r1, [pc, #664]	@ (801d088 <etharp_find_entry+0x2d4>)
 801cdee:	4613      	mov	r3, r2
 801cdf0:	005b      	lsls	r3, r3, #1
 801cdf2:	4413      	add	r3, r2
 801cdf4:	00db      	lsls	r3, r3, #3
 801cdf6:	440b      	add	r3, r1
 801cdf8:	3314      	adds	r3, #20
 801cdfa:	781b      	ldrb	r3, [r3, #0]
 801cdfc:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801cdfe:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801ce02:	2b0a      	cmp	r3, #10
 801ce04:	d105      	bne.n	801ce12 <etharp_find_entry+0x5e>
 801ce06:	7dfb      	ldrb	r3, [r7, #23]
 801ce08:	2b00      	cmp	r3, #0
 801ce0a:	d102      	bne.n	801ce12 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801ce0c:	8c3b      	ldrh	r3, [r7, #32]
 801ce0e:	847b      	strh	r3, [r7, #34]	@ 0x22
 801ce10:	e095      	b.n	801cf3e <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 801ce12:	7dfb      	ldrb	r3, [r7, #23]
 801ce14:	2b00      	cmp	r3, #0
 801ce16:	f000 8092 	beq.w	801cf3e <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801ce1a:	7dfb      	ldrb	r3, [r7, #23]
 801ce1c:	2b01      	cmp	r3, #1
 801ce1e:	d009      	beq.n	801ce34 <etharp_find_entry+0x80>
 801ce20:	7dfb      	ldrb	r3, [r7, #23]
 801ce22:	2b01      	cmp	r3, #1
 801ce24:	d806      	bhi.n	801ce34 <etharp_find_entry+0x80>
 801ce26:	4b99      	ldr	r3, [pc, #612]	@ (801d08c <etharp_find_entry+0x2d8>)
 801ce28:	f240 1223 	movw	r2, #291	@ 0x123
 801ce2c:	4998      	ldr	r1, [pc, #608]	@ (801d090 <etharp_find_entry+0x2dc>)
 801ce2e:	4899      	ldr	r0, [pc, #612]	@ (801d094 <etharp_find_entry+0x2e0>)
 801ce30:	f002 fc5c 	bl	801f6ec <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801ce34:	68fb      	ldr	r3, [r7, #12]
 801ce36:	2b00      	cmp	r3, #0
 801ce38:	d020      	beq.n	801ce7c <etharp_find_entry+0xc8>
 801ce3a:	68fb      	ldr	r3, [r7, #12]
 801ce3c:	6819      	ldr	r1, [r3, #0]
 801ce3e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ce42:	4891      	ldr	r0, [pc, #580]	@ (801d088 <etharp_find_entry+0x2d4>)
 801ce44:	4613      	mov	r3, r2
 801ce46:	005b      	lsls	r3, r3, #1
 801ce48:	4413      	add	r3, r2
 801ce4a:	00db      	lsls	r3, r3, #3
 801ce4c:	4403      	add	r3, r0
 801ce4e:	3304      	adds	r3, #4
 801ce50:	681b      	ldr	r3, [r3, #0]
 801ce52:	4299      	cmp	r1, r3
 801ce54:	d112      	bne.n	801ce7c <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801ce56:	687b      	ldr	r3, [r7, #4]
 801ce58:	2b00      	cmp	r3, #0
 801ce5a:	d00c      	beq.n	801ce76 <etharp_find_entry+0xc2>
 801ce5c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ce60:	4989      	ldr	r1, [pc, #548]	@ (801d088 <etharp_find_entry+0x2d4>)
 801ce62:	4613      	mov	r3, r2
 801ce64:	005b      	lsls	r3, r3, #1
 801ce66:	4413      	add	r3, r2
 801ce68:	00db      	lsls	r3, r3, #3
 801ce6a:	440b      	add	r3, r1
 801ce6c:	3308      	adds	r3, #8
 801ce6e:	681b      	ldr	r3, [r3, #0]
 801ce70:	687a      	ldr	r2, [r7, #4]
 801ce72:	429a      	cmp	r2, r3
 801ce74:	d102      	bne.n	801ce7c <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801ce76:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801ce7a:	e100      	b.n	801d07e <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801ce7c:	7dfb      	ldrb	r3, [r7, #23]
 801ce7e:	2b01      	cmp	r3, #1
 801ce80:	d140      	bne.n	801cf04 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801ce82:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ce86:	4980      	ldr	r1, [pc, #512]	@ (801d088 <etharp_find_entry+0x2d4>)
 801ce88:	4613      	mov	r3, r2
 801ce8a:	005b      	lsls	r3, r3, #1
 801ce8c:	4413      	add	r3, r2
 801ce8e:	00db      	lsls	r3, r3, #3
 801ce90:	440b      	add	r3, r1
 801ce92:	681b      	ldr	r3, [r3, #0]
 801ce94:	2b00      	cmp	r3, #0
 801ce96:	d01a      	beq.n	801cece <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801ce98:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ce9c:	497a      	ldr	r1, [pc, #488]	@ (801d088 <etharp_find_entry+0x2d4>)
 801ce9e:	4613      	mov	r3, r2
 801cea0:	005b      	lsls	r3, r3, #1
 801cea2:	4413      	add	r3, r2
 801cea4:	00db      	lsls	r3, r3, #3
 801cea6:	440b      	add	r3, r1
 801cea8:	3312      	adds	r3, #18
 801ceaa:	881b      	ldrh	r3, [r3, #0]
 801ceac:	8bba      	ldrh	r2, [r7, #28]
 801ceae:	429a      	cmp	r2, r3
 801ceb0:	d845      	bhi.n	801cf3e <etharp_find_entry+0x18a>
            old_queue = i;
 801ceb2:	8c3b      	ldrh	r3, [r7, #32]
 801ceb4:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801ceb6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ceba:	4973      	ldr	r1, [pc, #460]	@ (801d088 <etharp_find_entry+0x2d4>)
 801cebc:	4613      	mov	r3, r2
 801cebe:	005b      	lsls	r3, r3, #1
 801cec0:	4413      	add	r3, r2
 801cec2:	00db      	lsls	r3, r3, #3
 801cec4:	440b      	add	r3, r1
 801cec6:	3312      	adds	r3, #18
 801cec8:	881b      	ldrh	r3, [r3, #0]
 801ceca:	83bb      	strh	r3, [r7, #28]
 801cecc:	e037      	b.n	801cf3e <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801cece:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ced2:	496d      	ldr	r1, [pc, #436]	@ (801d088 <etharp_find_entry+0x2d4>)
 801ced4:	4613      	mov	r3, r2
 801ced6:	005b      	lsls	r3, r3, #1
 801ced8:	4413      	add	r3, r2
 801ceda:	00db      	lsls	r3, r3, #3
 801cedc:	440b      	add	r3, r1
 801cede:	3312      	adds	r3, #18
 801cee0:	881b      	ldrh	r3, [r3, #0]
 801cee2:	8b7a      	ldrh	r2, [r7, #26]
 801cee4:	429a      	cmp	r2, r3
 801cee6:	d82a      	bhi.n	801cf3e <etharp_find_entry+0x18a>
            old_pending = i;
 801cee8:	8c3b      	ldrh	r3, [r7, #32]
 801ceea:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 801ceec:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801cef0:	4965      	ldr	r1, [pc, #404]	@ (801d088 <etharp_find_entry+0x2d4>)
 801cef2:	4613      	mov	r3, r2
 801cef4:	005b      	lsls	r3, r3, #1
 801cef6:	4413      	add	r3, r2
 801cef8:	00db      	lsls	r3, r3, #3
 801cefa:	440b      	add	r3, r1
 801cefc:	3312      	adds	r3, #18
 801cefe:	881b      	ldrh	r3, [r3, #0]
 801cf00:	837b      	strh	r3, [r7, #26]
 801cf02:	e01c      	b.n	801cf3e <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801cf04:	7dfb      	ldrb	r3, [r7, #23]
 801cf06:	2b01      	cmp	r3, #1
 801cf08:	d919      	bls.n	801cf3e <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801cf0a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801cf0e:	495e      	ldr	r1, [pc, #376]	@ (801d088 <etharp_find_entry+0x2d4>)
 801cf10:	4613      	mov	r3, r2
 801cf12:	005b      	lsls	r3, r3, #1
 801cf14:	4413      	add	r3, r2
 801cf16:	00db      	lsls	r3, r3, #3
 801cf18:	440b      	add	r3, r1
 801cf1a:	3312      	adds	r3, #18
 801cf1c:	881b      	ldrh	r3, [r3, #0]
 801cf1e:	8b3a      	ldrh	r2, [r7, #24]
 801cf20:	429a      	cmp	r2, r3
 801cf22:	d80c      	bhi.n	801cf3e <etharp_find_entry+0x18a>
            old_stable = i;
 801cf24:	8c3b      	ldrh	r3, [r7, #32]
 801cf26:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 801cf28:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801cf2c:	4956      	ldr	r1, [pc, #344]	@ (801d088 <etharp_find_entry+0x2d4>)
 801cf2e:	4613      	mov	r3, r2
 801cf30:	005b      	lsls	r3, r3, #1
 801cf32:	4413      	add	r3, r2
 801cf34:	00db      	lsls	r3, r3, #3
 801cf36:	440b      	add	r3, r1
 801cf38:	3312      	adds	r3, #18
 801cf3a:	881b      	ldrh	r3, [r3, #0]
 801cf3c:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801cf3e:	8c3b      	ldrh	r3, [r7, #32]
 801cf40:	3301      	adds	r3, #1
 801cf42:	b29b      	uxth	r3, r3
 801cf44:	843b      	strh	r3, [r7, #32]
 801cf46:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801cf4a:	2b09      	cmp	r3, #9
 801cf4c:	f77f af4c 	ble.w	801cde8 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801cf50:	7afb      	ldrb	r3, [r7, #11]
 801cf52:	f003 0302 	and.w	r3, r3, #2
 801cf56:	2b00      	cmp	r3, #0
 801cf58:	d108      	bne.n	801cf6c <etharp_find_entry+0x1b8>
 801cf5a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801cf5e:	2b0a      	cmp	r3, #10
 801cf60:	d107      	bne.n	801cf72 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801cf62:	7afb      	ldrb	r3, [r7, #11]
 801cf64:	f003 0301 	and.w	r3, r3, #1
 801cf68:	2b00      	cmp	r3, #0
 801cf6a:	d102      	bne.n	801cf72 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801cf6c:	f04f 33ff 	mov.w	r3, #4294967295
 801cf70:	e085      	b.n	801d07e <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801cf72:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801cf76:	2b09      	cmp	r3, #9
 801cf78:	dc02      	bgt.n	801cf80 <etharp_find_entry+0x1cc>
    i = empty;
 801cf7a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801cf7c:	843b      	strh	r3, [r7, #32]
 801cf7e:	e039      	b.n	801cff4 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801cf80:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 801cf84:	2b09      	cmp	r3, #9
 801cf86:	dc14      	bgt.n	801cfb2 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 801cf88:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801cf8a:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801cf8c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801cf90:	493d      	ldr	r1, [pc, #244]	@ (801d088 <etharp_find_entry+0x2d4>)
 801cf92:	4613      	mov	r3, r2
 801cf94:	005b      	lsls	r3, r3, #1
 801cf96:	4413      	add	r3, r2
 801cf98:	00db      	lsls	r3, r3, #3
 801cf9a:	440b      	add	r3, r1
 801cf9c:	681b      	ldr	r3, [r3, #0]
 801cf9e:	2b00      	cmp	r3, #0
 801cfa0:	d018      	beq.n	801cfd4 <etharp_find_entry+0x220>
 801cfa2:	4b3a      	ldr	r3, [pc, #232]	@ (801d08c <etharp_find_entry+0x2d8>)
 801cfa4:	f240 126d 	movw	r2, #365	@ 0x16d
 801cfa8:	493b      	ldr	r1, [pc, #236]	@ (801d098 <etharp_find_entry+0x2e4>)
 801cfaa:	483a      	ldr	r0, [pc, #232]	@ (801d094 <etharp_find_entry+0x2e0>)
 801cfac:	f002 fb9e 	bl	801f6ec <iprintf>
 801cfb0:	e010      	b.n	801cfd4 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801cfb2:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 801cfb6:	2b09      	cmp	r3, #9
 801cfb8:	dc02      	bgt.n	801cfc0 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801cfba:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801cfbc:	843b      	strh	r3, [r7, #32]
 801cfbe:	e009      	b.n	801cfd4 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801cfc0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801cfc4:	2b09      	cmp	r3, #9
 801cfc6:	dc02      	bgt.n	801cfce <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801cfc8:	8bfb      	ldrh	r3, [r7, #30]
 801cfca:	843b      	strh	r3, [r7, #32]
 801cfcc:	e002      	b.n	801cfd4 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801cfce:	f04f 33ff 	mov.w	r3, #4294967295
 801cfd2:	e054      	b.n	801d07e <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801cfd4:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801cfd8:	2b09      	cmp	r3, #9
 801cfda:	dd06      	ble.n	801cfea <etharp_find_entry+0x236>
 801cfdc:	4b2b      	ldr	r3, [pc, #172]	@ (801d08c <etharp_find_entry+0x2d8>)
 801cfde:	f240 127f 	movw	r2, #383	@ 0x17f
 801cfe2:	492e      	ldr	r1, [pc, #184]	@ (801d09c <etharp_find_entry+0x2e8>)
 801cfe4:	482b      	ldr	r0, [pc, #172]	@ (801d094 <etharp_find_entry+0x2e0>)
 801cfe6:	f002 fb81 	bl	801f6ec <iprintf>
    etharp_free_entry(i);
 801cfea:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801cfee:	4618      	mov	r0, r3
 801cff0:	f7ff fe06 	bl	801cc00 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801cff4:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801cff8:	2b09      	cmp	r3, #9
 801cffa:	dd06      	ble.n	801d00a <etharp_find_entry+0x256>
 801cffc:	4b23      	ldr	r3, [pc, #140]	@ (801d08c <etharp_find_entry+0x2d8>)
 801cffe:	f240 1283 	movw	r2, #387	@ 0x183
 801d002:	4926      	ldr	r1, [pc, #152]	@ (801d09c <etharp_find_entry+0x2e8>)
 801d004:	4823      	ldr	r0, [pc, #140]	@ (801d094 <etharp_find_entry+0x2e0>)
 801d006:	f002 fb71 	bl	801f6ec <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801d00a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801d00e:	491e      	ldr	r1, [pc, #120]	@ (801d088 <etharp_find_entry+0x2d4>)
 801d010:	4613      	mov	r3, r2
 801d012:	005b      	lsls	r3, r3, #1
 801d014:	4413      	add	r3, r2
 801d016:	00db      	lsls	r3, r3, #3
 801d018:	440b      	add	r3, r1
 801d01a:	3314      	adds	r3, #20
 801d01c:	781b      	ldrb	r3, [r3, #0]
 801d01e:	2b00      	cmp	r3, #0
 801d020:	d006      	beq.n	801d030 <etharp_find_entry+0x27c>
 801d022:	4b1a      	ldr	r3, [pc, #104]	@ (801d08c <etharp_find_entry+0x2d8>)
 801d024:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 801d028:	491d      	ldr	r1, [pc, #116]	@ (801d0a0 <etharp_find_entry+0x2ec>)
 801d02a:	481a      	ldr	r0, [pc, #104]	@ (801d094 <etharp_find_entry+0x2e0>)
 801d02c:	f002 fb5e 	bl	801f6ec <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801d030:	68fb      	ldr	r3, [r7, #12]
 801d032:	2b00      	cmp	r3, #0
 801d034:	d00b      	beq.n	801d04e <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801d036:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801d03a:	68fb      	ldr	r3, [r7, #12]
 801d03c:	6819      	ldr	r1, [r3, #0]
 801d03e:	4812      	ldr	r0, [pc, #72]	@ (801d088 <etharp_find_entry+0x2d4>)
 801d040:	4613      	mov	r3, r2
 801d042:	005b      	lsls	r3, r3, #1
 801d044:	4413      	add	r3, r2
 801d046:	00db      	lsls	r3, r3, #3
 801d048:	4403      	add	r3, r0
 801d04a:	3304      	adds	r3, #4
 801d04c:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801d04e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801d052:	490d      	ldr	r1, [pc, #52]	@ (801d088 <etharp_find_entry+0x2d4>)
 801d054:	4613      	mov	r3, r2
 801d056:	005b      	lsls	r3, r3, #1
 801d058:	4413      	add	r3, r2
 801d05a:	00db      	lsls	r3, r3, #3
 801d05c:	440b      	add	r3, r1
 801d05e:	3312      	adds	r3, #18
 801d060:	2200      	movs	r2, #0
 801d062:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801d064:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801d068:	4907      	ldr	r1, [pc, #28]	@ (801d088 <etharp_find_entry+0x2d4>)
 801d06a:	4613      	mov	r3, r2
 801d06c:	005b      	lsls	r3, r3, #1
 801d06e:	4413      	add	r3, r2
 801d070:	00db      	lsls	r3, r3, #3
 801d072:	440b      	add	r3, r1
 801d074:	3308      	adds	r3, #8
 801d076:	687a      	ldr	r2, [r7, #4]
 801d078:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801d07a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801d07e:	4618      	mov	r0, r3
 801d080:	3728      	adds	r7, #40	@ 0x28
 801d082:	46bd      	mov	sp, r7
 801d084:	bd80      	pop	{r7, pc}
 801d086:	bf00      	nop
 801d088:	24014538 	.word	0x24014538
 801d08c:	08022be0 	.word	0x08022be0
 801d090:	08022c18 	.word	0x08022c18
 801d094:	08022c58 	.word	0x08022c58
 801d098:	08022c80 	.word	0x08022c80
 801d09c:	08022c98 	.word	0x08022c98
 801d0a0:	08022cac 	.word	0x08022cac

0801d0a4 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801d0a4:	b580      	push	{r7, lr}
 801d0a6:	b088      	sub	sp, #32
 801d0a8:	af02      	add	r7, sp, #8
 801d0aa:	60f8      	str	r0, [r7, #12]
 801d0ac:	60b9      	str	r1, [r7, #8]
 801d0ae:	607a      	str	r2, [r7, #4]
 801d0b0:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801d0b2:	68fb      	ldr	r3, [r7, #12]
 801d0b4:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801d0b8:	2b06      	cmp	r3, #6
 801d0ba:	d006      	beq.n	801d0ca <etharp_update_arp_entry+0x26>
 801d0bc:	4b48      	ldr	r3, [pc, #288]	@ (801d1e0 <etharp_update_arp_entry+0x13c>)
 801d0be:	f240 12a9 	movw	r2, #425	@ 0x1a9
 801d0c2:	4948      	ldr	r1, [pc, #288]	@ (801d1e4 <etharp_update_arp_entry+0x140>)
 801d0c4:	4848      	ldr	r0, [pc, #288]	@ (801d1e8 <etharp_update_arp_entry+0x144>)
 801d0c6:	f002 fb11 	bl	801f6ec <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801d0ca:	68bb      	ldr	r3, [r7, #8]
 801d0cc:	2b00      	cmp	r3, #0
 801d0ce:	d012      	beq.n	801d0f6 <etharp_update_arp_entry+0x52>
 801d0d0:	68bb      	ldr	r3, [r7, #8]
 801d0d2:	681b      	ldr	r3, [r3, #0]
 801d0d4:	2b00      	cmp	r3, #0
 801d0d6:	d00e      	beq.n	801d0f6 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801d0d8:	68bb      	ldr	r3, [r7, #8]
 801d0da:	681b      	ldr	r3, [r3, #0]
 801d0dc:	68f9      	ldr	r1, [r7, #12]
 801d0de:	4618      	mov	r0, r3
 801d0e0:	f001 f8fe 	bl	801e2e0 <ip4_addr_isbroadcast_u32>
 801d0e4:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801d0e6:	2b00      	cmp	r3, #0
 801d0e8:	d105      	bne.n	801d0f6 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801d0ea:	68bb      	ldr	r3, [r7, #8]
 801d0ec:	681b      	ldr	r3, [r3, #0]
 801d0ee:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801d0f2:	2be0      	cmp	r3, #224	@ 0xe0
 801d0f4:	d102      	bne.n	801d0fc <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801d0f6:	f06f 030f 	mvn.w	r3, #15
 801d0fa:	e06c      	b.n	801d1d6 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801d0fc:	78fb      	ldrb	r3, [r7, #3]
 801d0fe:	68fa      	ldr	r2, [r7, #12]
 801d100:	4619      	mov	r1, r3
 801d102:	68b8      	ldr	r0, [r7, #8]
 801d104:	f7ff fe56 	bl	801cdb4 <etharp_find_entry>
 801d108:	4603      	mov	r3, r0
 801d10a:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 801d10c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801d110:	2b00      	cmp	r3, #0
 801d112:	da02      	bge.n	801d11a <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801d114:	8afb      	ldrh	r3, [r7, #22]
 801d116:	b25b      	sxtb	r3, r3
 801d118:	e05d      	b.n	801d1d6 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801d11a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801d11e:	4933      	ldr	r1, [pc, #204]	@ (801d1ec <etharp_update_arp_entry+0x148>)
 801d120:	4613      	mov	r3, r2
 801d122:	005b      	lsls	r3, r3, #1
 801d124:	4413      	add	r3, r2
 801d126:	00db      	lsls	r3, r3, #3
 801d128:	440b      	add	r3, r1
 801d12a:	3314      	adds	r3, #20
 801d12c:	2202      	movs	r2, #2
 801d12e:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 801d130:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801d134:	492d      	ldr	r1, [pc, #180]	@ (801d1ec <etharp_update_arp_entry+0x148>)
 801d136:	4613      	mov	r3, r2
 801d138:	005b      	lsls	r3, r3, #1
 801d13a:	4413      	add	r3, r2
 801d13c:	00db      	lsls	r3, r3, #3
 801d13e:	440b      	add	r3, r1
 801d140:	3308      	adds	r3, #8
 801d142:	68fa      	ldr	r2, [r7, #12]
 801d144:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801d146:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801d14a:	4613      	mov	r3, r2
 801d14c:	005b      	lsls	r3, r3, #1
 801d14e:	4413      	add	r3, r2
 801d150:	00db      	lsls	r3, r3, #3
 801d152:	3308      	adds	r3, #8
 801d154:	4a25      	ldr	r2, [pc, #148]	@ (801d1ec <etharp_update_arp_entry+0x148>)
 801d156:	4413      	add	r3, r2
 801d158:	3304      	adds	r3, #4
 801d15a:	2206      	movs	r2, #6
 801d15c:	6879      	ldr	r1, [r7, #4]
 801d15e:	4618      	mov	r0, r3
 801d160:	f002 fcff 	bl	801fb62 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801d164:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801d168:	4920      	ldr	r1, [pc, #128]	@ (801d1ec <etharp_update_arp_entry+0x148>)
 801d16a:	4613      	mov	r3, r2
 801d16c:	005b      	lsls	r3, r3, #1
 801d16e:	4413      	add	r3, r2
 801d170:	00db      	lsls	r3, r3, #3
 801d172:	440b      	add	r3, r1
 801d174:	3312      	adds	r3, #18
 801d176:	2200      	movs	r2, #0
 801d178:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801d17a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801d17e:	491b      	ldr	r1, [pc, #108]	@ (801d1ec <etharp_update_arp_entry+0x148>)
 801d180:	4613      	mov	r3, r2
 801d182:	005b      	lsls	r3, r3, #1
 801d184:	4413      	add	r3, r2
 801d186:	00db      	lsls	r3, r3, #3
 801d188:	440b      	add	r3, r1
 801d18a:	681b      	ldr	r3, [r3, #0]
 801d18c:	2b00      	cmp	r3, #0
 801d18e:	d021      	beq.n	801d1d4 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801d190:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801d194:	4915      	ldr	r1, [pc, #84]	@ (801d1ec <etharp_update_arp_entry+0x148>)
 801d196:	4613      	mov	r3, r2
 801d198:	005b      	lsls	r3, r3, #1
 801d19a:	4413      	add	r3, r2
 801d19c:	00db      	lsls	r3, r3, #3
 801d19e:	440b      	add	r3, r1
 801d1a0:	681b      	ldr	r3, [r3, #0]
 801d1a2:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801d1a4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801d1a8:	4910      	ldr	r1, [pc, #64]	@ (801d1ec <etharp_update_arp_entry+0x148>)
 801d1aa:	4613      	mov	r3, r2
 801d1ac:	005b      	lsls	r3, r3, #1
 801d1ae:	4413      	add	r3, r2
 801d1b0:	00db      	lsls	r3, r3, #3
 801d1b2:	440b      	add	r3, r1
 801d1b4:	2200      	movs	r2, #0
 801d1b6:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801d1b8:	68fb      	ldr	r3, [r7, #12]
 801d1ba:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801d1be:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801d1c2:	9300      	str	r3, [sp, #0]
 801d1c4:	687b      	ldr	r3, [r7, #4]
 801d1c6:	6939      	ldr	r1, [r7, #16]
 801d1c8:	68f8      	ldr	r0, [r7, #12]
 801d1ca:	f001 ff97 	bl	801f0fc <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801d1ce:	6938      	ldr	r0, [r7, #16]
 801d1d0:	f7f9 fb52 	bl	8016878 <pbuf_free>
  }
  return ERR_OK;
 801d1d4:	2300      	movs	r3, #0
}
 801d1d6:	4618      	mov	r0, r3
 801d1d8:	3718      	adds	r7, #24
 801d1da:	46bd      	mov	sp, r7
 801d1dc:	bd80      	pop	{r7, pc}
 801d1de:	bf00      	nop
 801d1e0:	08022be0 	.word	0x08022be0
 801d1e4:	08022cd8 	.word	0x08022cd8
 801d1e8:	08022c58 	.word	0x08022c58
 801d1ec:	24014538 	.word	0x24014538

0801d1f0 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 801d1f0:	b580      	push	{r7, lr}
 801d1f2:	b084      	sub	sp, #16
 801d1f4:	af00      	add	r7, sp, #0
 801d1f6:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801d1f8:	2300      	movs	r3, #0
 801d1fa:	60fb      	str	r3, [r7, #12]
 801d1fc:	e01e      	b.n	801d23c <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801d1fe:	4913      	ldr	r1, [pc, #76]	@ (801d24c <etharp_cleanup_netif+0x5c>)
 801d200:	68fa      	ldr	r2, [r7, #12]
 801d202:	4613      	mov	r3, r2
 801d204:	005b      	lsls	r3, r3, #1
 801d206:	4413      	add	r3, r2
 801d208:	00db      	lsls	r3, r3, #3
 801d20a:	440b      	add	r3, r1
 801d20c:	3314      	adds	r3, #20
 801d20e:	781b      	ldrb	r3, [r3, #0]
 801d210:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801d212:	7afb      	ldrb	r3, [r7, #11]
 801d214:	2b00      	cmp	r3, #0
 801d216:	d00e      	beq.n	801d236 <etharp_cleanup_netif+0x46>
 801d218:	490c      	ldr	r1, [pc, #48]	@ (801d24c <etharp_cleanup_netif+0x5c>)
 801d21a:	68fa      	ldr	r2, [r7, #12]
 801d21c:	4613      	mov	r3, r2
 801d21e:	005b      	lsls	r3, r3, #1
 801d220:	4413      	add	r3, r2
 801d222:	00db      	lsls	r3, r3, #3
 801d224:	440b      	add	r3, r1
 801d226:	3308      	adds	r3, #8
 801d228:	681b      	ldr	r3, [r3, #0]
 801d22a:	687a      	ldr	r2, [r7, #4]
 801d22c:	429a      	cmp	r2, r3
 801d22e:	d102      	bne.n	801d236 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 801d230:	68f8      	ldr	r0, [r7, #12]
 801d232:	f7ff fce5 	bl	801cc00 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801d236:	68fb      	ldr	r3, [r7, #12]
 801d238:	3301      	adds	r3, #1
 801d23a:	60fb      	str	r3, [r7, #12]
 801d23c:	68fb      	ldr	r3, [r7, #12]
 801d23e:	2b09      	cmp	r3, #9
 801d240:	dddd      	ble.n	801d1fe <etharp_cleanup_netif+0xe>
    }
  }
}
 801d242:	bf00      	nop
 801d244:	bf00      	nop
 801d246:	3710      	adds	r7, #16
 801d248:	46bd      	mov	sp, r7
 801d24a:	bd80      	pop	{r7, pc}
 801d24c:	24014538 	.word	0x24014538

0801d250 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801d250:	b5b0      	push	{r4, r5, r7, lr}
 801d252:	b08a      	sub	sp, #40	@ 0x28
 801d254:	af04      	add	r7, sp, #16
 801d256:	6078      	str	r0, [r7, #4]
 801d258:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801d25a:	683b      	ldr	r3, [r7, #0]
 801d25c:	2b00      	cmp	r3, #0
 801d25e:	d107      	bne.n	801d270 <etharp_input+0x20>
 801d260:	4b3d      	ldr	r3, [pc, #244]	@ (801d358 <etharp_input+0x108>)
 801d262:	f240 228a 	movw	r2, #650	@ 0x28a
 801d266:	493d      	ldr	r1, [pc, #244]	@ (801d35c <etharp_input+0x10c>)
 801d268:	483d      	ldr	r0, [pc, #244]	@ (801d360 <etharp_input+0x110>)
 801d26a:	f002 fa3f 	bl	801f6ec <iprintf>
 801d26e:	e06f      	b.n	801d350 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 801d270:	687b      	ldr	r3, [r7, #4]
 801d272:	685b      	ldr	r3, [r3, #4]
 801d274:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801d276:	693b      	ldr	r3, [r7, #16]
 801d278:	881b      	ldrh	r3, [r3, #0]
 801d27a:	b29b      	uxth	r3, r3
 801d27c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801d280:	d10c      	bne.n	801d29c <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801d282:	693b      	ldr	r3, [r7, #16]
 801d284:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801d286:	2b06      	cmp	r3, #6
 801d288:	d108      	bne.n	801d29c <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801d28a:	693b      	ldr	r3, [r7, #16]
 801d28c:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801d28e:	2b04      	cmp	r3, #4
 801d290:	d104      	bne.n	801d29c <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801d292:	693b      	ldr	r3, [r7, #16]
 801d294:	885b      	ldrh	r3, [r3, #2]
 801d296:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801d298:	2b08      	cmp	r3, #8
 801d29a:	d003      	beq.n	801d2a4 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801d29c:	6878      	ldr	r0, [r7, #4]
 801d29e:	f7f9 faeb 	bl	8016878 <pbuf_free>
    return;
 801d2a2:	e055      	b.n	801d350 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801d2a4:	693b      	ldr	r3, [r7, #16]
 801d2a6:	330e      	adds	r3, #14
 801d2a8:	681b      	ldr	r3, [r3, #0]
 801d2aa:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801d2ac:	693b      	ldr	r3, [r7, #16]
 801d2ae:	3318      	adds	r3, #24
 801d2b0:	681b      	ldr	r3, [r3, #0]
 801d2b2:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801d2b4:	683b      	ldr	r3, [r7, #0]
 801d2b6:	3304      	adds	r3, #4
 801d2b8:	681b      	ldr	r3, [r3, #0]
 801d2ba:	2b00      	cmp	r3, #0
 801d2bc:	d102      	bne.n	801d2c4 <etharp_input+0x74>
    for_us = 0;
 801d2be:	2300      	movs	r3, #0
 801d2c0:	75fb      	strb	r3, [r7, #23]
 801d2c2:	e009      	b.n	801d2d8 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801d2c4:	68ba      	ldr	r2, [r7, #8]
 801d2c6:	683b      	ldr	r3, [r7, #0]
 801d2c8:	3304      	adds	r3, #4
 801d2ca:	681b      	ldr	r3, [r3, #0]
 801d2cc:	429a      	cmp	r2, r3
 801d2ce:	bf0c      	ite	eq
 801d2d0:	2301      	moveq	r3, #1
 801d2d2:	2300      	movne	r3, #0
 801d2d4:	b2db      	uxtb	r3, r3
 801d2d6:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801d2d8:	693b      	ldr	r3, [r7, #16]
 801d2da:	f103 0208 	add.w	r2, r3, #8
 801d2de:	7dfb      	ldrb	r3, [r7, #23]
 801d2e0:	2b00      	cmp	r3, #0
 801d2e2:	d001      	beq.n	801d2e8 <etharp_input+0x98>
 801d2e4:	2301      	movs	r3, #1
 801d2e6:	e000      	b.n	801d2ea <etharp_input+0x9a>
 801d2e8:	2302      	movs	r3, #2
 801d2ea:	f107 010c 	add.w	r1, r7, #12
 801d2ee:	6838      	ldr	r0, [r7, #0]
 801d2f0:	f7ff fed8 	bl	801d0a4 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801d2f4:	693b      	ldr	r3, [r7, #16]
 801d2f6:	88db      	ldrh	r3, [r3, #6]
 801d2f8:	b29b      	uxth	r3, r3
 801d2fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801d2fe:	d003      	beq.n	801d308 <etharp_input+0xb8>
 801d300:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801d304:	d01e      	beq.n	801d344 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801d306:	e020      	b.n	801d34a <etharp_input+0xfa>
      if (for_us) {
 801d308:	7dfb      	ldrb	r3, [r7, #23]
 801d30a:	2b00      	cmp	r3, #0
 801d30c:	d01c      	beq.n	801d348 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801d30e:	683b      	ldr	r3, [r7, #0]
 801d310:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801d314:	693b      	ldr	r3, [r7, #16]
 801d316:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801d31a:	683b      	ldr	r3, [r7, #0]
 801d31c:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 801d320:	683b      	ldr	r3, [r7, #0]
 801d322:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 801d324:	693a      	ldr	r2, [r7, #16]
 801d326:	3208      	adds	r2, #8
        etharp_raw(netif,
 801d328:	2102      	movs	r1, #2
 801d32a:	9103      	str	r1, [sp, #12]
 801d32c:	f107 010c 	add.w	r1, r7, #12
 801d330:	9102      	str	r1, [sp, #8]
 801d332:	9201      	str	r2, [sp, #4]
 801d334:	9300      	str	r3, [sp, #0]
 801d336:	462b      	mov	r3, r5
 801d338:	4622      	mov	r2, r4
 801d33a:	4601      	mov	r1, r0
 801d33c:	6838      	ldr	r0, [r7, #0]
 801d33e:	f000 faeb 	bl	801d918 <etharp_raw>
      break;
 801d342:	e001      	b.n	801d348 <etharp_input+0xf8>
      break;
 801d344:	bf00      	nop
 801d346:	e000      	b.n	801d34a <etharp_input+0xfa>
      break;
 801d348:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801d34a:	6878      	ldr	r0, [r7, #4]
 801d34c:	f7f9 fa94 	bl	8016878 <pbuf_free>
}
 801d350:	3718      	adds	r7, #24
 801d352:	46bd      	mov	sp, r7
 801d354:	bdb0      	pop	{r4, r5, r7, pc}
 801d356:	bf00      	nop
 801d358:	08022be0 	.word	0x08022be0
 801d35c:	08022d30 	.word	0x08022d30
 801d360:	08022c58 	.word	0x08022c58

0801d364 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801d364:	b580      	push	{r7, lr}
 801d366:	b086      	sub	sp, #24
 801d368:	af02      	add	r7, sp, #8
 801d36a:	60f8      	str	r0, [r7, #12]
 801d36c:	60b9      	str	r1, [r7, #8]
 801d36e:	4613      	mov	r3, r2
 801d370:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801d372:	79fa      	ldrb	r2, [r7, #7]
 801d374:	4944      	ldr	r1, [pc, #272]	@ (801d488 <etharp_output_to_arp_index+0x124>)
 801d376:	4613      	mov	r3, r2
 801d378:	005b      	lsls	r3, r3, #1
 801d37a:	4413      	add	r3, r2
 801d37c:	00db      	lsls	r3, r3, #3
 801d37e:	440b      	add	r3, r1
 801d380:	3314      	adds	r3, #20
 801d382:	781b      	ldrb	r3, [r3, #0]
 801d384:	2b01      	cmp	r3, #1
 801d386:	d806      	bhi.n	801d396 <etharp_output_to_arp_index+0x32>
 801d388:	4b40      	ldr	r3, [pc, #256]	@ (801d48c <etharp_output_to_arp_index+0x128>)
 801d38a:	f240 22ee 	movw	r2, #750	@ 0x2ee
 801d38e:	4940      	ldr	r1, [pc, #256]	@ (801d490 <etharp_output_to_arp_index+0x12c>)
 801d390:	4840      	ldr	r0, [pc, #256]	@ (801d494 <etharp_output_to_arp_index+0x130>)
 801d392:	f002 f9ab 	bl	801f6ec <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801d396:	79fa      	ldrb	r2, [r7, #7]
 801d398:	493b      	ldr	r1, [pc, #236]	@ (801d488 <etharp_output_to_arp_index+0x124>)
 801d39a:	4613      	mov	r3, r2
 801d39c:	005b      	lsls	r3, r3, #1
 801d39e:	4413      	add	r3, r2
 801d3a0:	00db      	lsls	r3, r3, #3
 801d3a2:	440b      	add	r3, r1
 801d3a4:	3314      	adds	r3, #20
 801d3a6:	781b      	ldrb	r3, [r3, #0]
 801d3a8:	2b02      	cmp	r3, #2
 801d3aa:	d153      	bne.n	801d454 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801d3ac:	79fa      	ldrb	r2, [r7, #7]
 801d3ae:	4936      	ldr	r1, [pc, #216]	@ (801d488 <etharp_output_to_arp_index+0x124>)
 801d3b0:	4613      	mov	r3, r2
 801d3b2:	005b      	lsls	r3, r3, #1
 801d3b4:	4413      	add	r3, r2
 801d3b6:	00db      	lsls	r3, r3, #3
 801d3b8:	440b      	add	r3, r1
 801d3ba:	3312      	adds	r3, #18
 801d3bc:	881b      	ldrh	r3, [r3, #0]
 801d3be:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 801d3c2:	d919      	bls.n	801d3f8 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801d3c4:	79fa      	ldrb	r2, [r7, #7]
 801d3c6:	4613      	mov	r3, r2
 801d3c8:	005b      	lsls	r3, r3, #1
 801d3ca:	4413      	add	r3, r2
 801d3cc:	00db      	lsls	r3, r3, #3
 801d3ce:	4a2e      	ldr	r2, [pc, #184]	@ (801d488 <etharp_output_to_arp_index+0x124>)
 801d3d0:	4413      	add	r3, r2
 801d3d2:	3304      	adds	r3, #4
 801d3d4:	4619      	mov	r1, r3
 801d3d6:	68f8      	ldr	r0, [r7, #12]
 801d3d8:	f000 fb4c 	bl	801da74 <etharp_request>
 801d3dc:	4603      	mov	r3, r0
 801d3de:	2b00      	cmp	r3, #0
 801d3e0:	d138      	bne.n	801d454 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801d3e2:	79fa      	ldrb	r2, [r7, #7]
 801d3e4:	4928      	ldr	r1, [pc, #160]	@ (801d488 <etharp_output_to_arp_index+0x124>)
 801d3e6:	4613      	mov	r3, r2
 801d3e8:	005b      	lsls	r3, r3, #1
 801d3ea:	4413      	add	r3, r2
 801d3ec:	00db      	lsls	r3, r3, #3
 801d3ee:	440b      	add	r3, r1
 801d3f0:	3314      	adds	r3, #20
 801d3f2:	2203      	movs	r2, #3
 801d3f4:	701a      	strb	r2, [r3, #0]
 801d3f6:	e02d      	b.n	801d454 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801d3f8:	79fa      	ldrb	r2, [r7, #7]
 801d3fa:	4923      	ldr	r1, [pc, #140]	@ (801d488 <etharp_output_to_arp_index+0x124>)
 801d3fc:	4613      	mov	r3, r2
 801d3fe:	005b      	lsls	r3, r3, #1
 801d400:	4413      	add	r3, r2
 801d402:	00db      	lsls	r3, r3, #3
 801d404:	440b      	add	r3, r1
 801d406:	3312      	adds	r3, #18
 801d408:	881b      	ldrh	r3, [r3, #0]
 801d40a:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 801d40e:	d321      	bcc.n	801d454 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801d410:	79fa      	ldrb	r2, [r7, #7]
 801d412:	4613      	mov	r3, r2
 801d414:	005b      	lsls	r3, r3, #1
 801d416:	4413      	add	r3, r2
 801d418:	00db      	lsls	r3, r3, #3
 801d41a:	4a1b      	ldr	r2, [pc, #108]	@ (801d488 <etharp_output_to_arp_index+0x124>)
 801d41c:	4413      	add	r3, r2
 801d41e:	1d19      	adds	r1, r3, #4
 801d420:	79fa      	ldrb	r2, [r7, #7]
 801d422:	4613      	mov	r3, r2
 801d424:	005b      	lsls	r3, r3, #1
 801d426:	4413      	add	r3, r2
 801d428:	00db      	lsls	r3, r3, #3
 801d42a:	3308      	adds	r3, #8
 801d42c:	4a16      	ldr	r2, [pc, #88]	@ (801d488 <etharp_output_to_arp_index+0x124>)
 801d42e:	4413      	add	r3, r2
 801d430:	3304      	adds	r3, #4
 801d432:	461a      	mov	r2, r3
 801d434:	68f8      	ldr	r0, [r7, #12]
 801d436:	f000 fafb 	bl	801da30 <etharp_request_dst>
 801d43a:	4603      	mov	r3, r0
 801d43c:	2b00      	cmp	r3, #0
 801d43e:	d109      	bne.n	801d454 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801d440:	79fa      	ldrb	r2, [r7, #7]
 801d442:	4911      	ldr	r1, [pc, #68]	@ (801d488 <etharp_output_to_arp_index+0x124>)
 801d444:	4613      	mov	r3, r2
 801d446:	005b      	lsls	r3, r3, #1
 801d448:	4413      	add	r3, r2
 801d44a:	00db      	lsls	r3, r3, #3
 801d44c:	440b      	add	r3, r1
 801d44e:	3314      	adds	r3, #20
 801d450:	2203      	movs	r2, #3
 801d452:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801d454:	68fb      	ldr	r3, [r7, #12]
 801d456:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 801d45a:	79fa      	ldrb	r2, [r7, #7]
 801d45c:	4613      	mov	r3, r2
 801d45e:	005b      	lsls	r3, r3, #1
 801d460:	4413      	add	r3, r2
 801d462:	00db      	lsls	r3, r3, #3
 801d464:	3308      	adds	r3, #8
 801d466:	4a08      	ldr	r2, [pc, #32]	@ (801d488 <etharp_output_to_arp_index+0x124>)
 801d468:	4413      	add	r3, r2
 801d46a:	3304      	adds	r3, #4
 801d46c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801d470:	9200      	str	r2, [sp, #0]
 801d472:	460a      	mov	r2, r1
 801d474:	68b9      	ldr	r1, [r7, #8]
 801d476:	68f8      	ldr	r0, [r7, #12]
 801d478:	f001 fe40 	bl	801f0fc <ethernet_output>
 801d47c:	4603      	mov	r3, r0
}
 801d47e:	4618      	mov	r0, r3
 801d480:	3710      	adds	r7, #16
 801d482:	46bd      	mov	sp, r7
 801d484:	bd80      	pop	{r7, pc}
 801d486:	bf00      	nop
 801d488:	24014538 	.word	0x24014538
 801d48c:	08022be0 	.word	0x08022be0
 801d490:	08022d50 	.word	0x08022d50
 801d494:	08022c58 	.word	0x08022c58

0801d498 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801d498:	b580      	push	{r7, lr}
 801d49a:	b08a      	sub	sp, #40	@ 0x28
 801d49c:	af02      	add	r7, sp, #8
 801d49e:	60f8      	str	r0, [r7, #12]
 801d4a0:	60b9      	str	r1, [r7, #8]
 801d4a2:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801d4a4:	687b      	ldr	r3, [r7, #4]
 801d4a6:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801d4a8:	68fb      	ldr	r3, [r7, #12]
 801d4aa:	2b00      	cmp	r3, #0
 801d4ac:	d106      	bne.n	801d4bc <etharp_output+0x24>
 801d4ae:	4b73      	ldr	r3, [pc, #460]	@ (801d67c <etharp_output+0x1e4>)
 801d4b0:	f240 321e 	movw	r2, #798	@ 0x31e
 801d4b4:	4972      	ldr	r1, [pc, #456]	@ (801d680 <etharp_output+0x1e8>)
 801d4b6:	4873      	ldr	r0, [pc, #460]	@ (801d684 <etharp_output+0x1ec>)
 801d4b8:	f002 f918 	bl	801f6ec <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801d4bc:	68bb      	ldr	r3, [r7, #8]
 801d4be:	2b00      	cmp	r3, #0
 801d4c0:	d106      	bne.n	801d4d0 <etharp_output+0x38>
 801d4c2:	4b6e      	ldr	r3, [pc, #440]	@ (801d67c <etharp_output+0x1e4>)
 801d4c4:	f240 321f 	movw	r2, #799	@ 0x31f
 801d4c8:	496f      	ldr	r1, [pc, #444]	@ (801d688 <etharp_output+0x1f0>)
 801d4ca:	486e      	ldr	r0, [pc, #440]	@ (801d684 <etharp_output+0x1ec>)
 801d4cc:	f002 f90e 	bl	801f6ec <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801d4d0:	687b      	ldr	r3, [r7, #4]
 801d4d2:	2b00      	cmp	r3, #0
 801d4d4:	d106      	bne.n	801d4e4 <etharp_output+0x4c>
 801d4d6:	4b69      	ldr	r3, [pc, #420]	@ (801d67c <etharp_output+0x1e4>)
 801d4d8:	f44f 7248 	mov.w	r2, #800	@ 0x320
 801d4dc:	496b      	ldr	r1, [pc, #428]	@ (801d68c <etharp_output+0x1f4>)
 801d4de:	4869      	ldr	r0, [pc, #420]	@ (801d684 <etharp_output+0x1ec>)
 801d4e0:	f002 f904 	bl	801f6ec <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801d4e4:	687b      	ldr	r3, [r7, #4]
 801d4e6:	681b      	ldr	r3, [r3, #0]
 801d4e8:	68f9      	ldr	r1, [r7, #12]
 801d4ea:	4618      	mov	r0, r3
 801d4ec:	f000 fef8 	bl	801e2e0 <ip4_addr_isbroadcast_u32>
 801d4f0:	4603      	mov	r3, r0
 801d4f2:	2b00      	cmp	r3, #0
 801d4f4:	d002      	beq.n	801d4fc <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801d4f6:	4b66      	ldr	r3, [pc, #408]	@ (801d690 <etharp_output+0x1f8>)
 801d4f8:	61fb      	str	r3, [r7, #28]
 801d4fa:	e0af      	b.n	801d65c <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801d4fc:	687b      	ldr	r3, [r7, #4]
 801d4fe:	681b      	ldr	r3, [r3, #0]
 801d500:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801d504:	2be0      	cmp	r3, #224	@ 0xe0
 801d506:	d118      	bne.n	801d53a <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801d508:	2301      	movs	r3, #1
 801d50a:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801d50c:	2300      	movs	r3, #0
 801d50e:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801d510:	235e      	movs	r3, #94	@ 0x5e
 801d512:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801d514:	687b      	ldr	r3, [r7, #4]
 801d516:	3301      	adds	r3, #1
 801d518:	781b      	ldrb	r3, [r3, #0]
 801d51a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801d51e:	b2db      	uxtb	r3, r3
 801d520:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801d522:	687b      	ldr	r3, [r7, #4]
 801d524:	3302      	adds	r3, #2
 801d526:	781b      	ldrb	r3, [r3, #0]
 801d528:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801d52a:	687b      	ldr	r3, [r7, #4]
 801d52c:	3303      	adds	r3, #3
 801d52e:	781b      	ldrb	r3, [r3, #0]
 801d530:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801d532:	f107 0310 	add.w	r3, r7, #16
 801d536:	61fb      	str	r3, [r7, #28]
 801d538:	e090      	b.n	801d65c <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801d53a:	687b      	ldr	r3, [r7, #4]
 801d53c:	681a      	ldr	r2, [r3, #0]
 801d53e:	68fb      	ldr	r3, [r7, #12]
 801d540:	3304      	adds	r3, #4
 801d542:	681b      	ldr	r3, [r3, #0]
 801d544:	405a      	eors	r2, r3
 801d546:	68fb      	ldr	r3, [r7, #12]
 801d548:	3308      	adds	r3, #8
 801d54a:	681b      	ldr	r3, [r3, #0]
 801d54c:	4013      	ands	r3, r2
 801d54e:	2b00      	cmp	r3, #0
 801d550:	d012      	beq.n	801d578 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801d552:	687b      	ldr	r3, [r7, #4]
 801d554:	681b      	ldr	r3, [r3, #0]
 801d556:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801d558:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 801d55c:	4293      	cmp	r3, r2
 801d55e:	d00b      	beq.n	801d578 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801d560:	68fb      	ldr	r3, [r7, #12]
 801d562:	330c      	adds	r3, #12
 801d564:	681b      	ldr	r3, [r3, #0]
 801d566:	2b00      	cmp	r3, #0
 801d568:	d003      	beq.n	801d572 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801d56a:	68fb      	ldr	r3, [r7, #12]
 801d56c:	330c      	adds	r3, #12
 801d56e:	61bb      	str	r3, [r7, #24]
 801d570:	e002      	b.n	801d578 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801d572:	f06f 0303 	mvn.w	r3, #3
 801d576:	e07d      	b.n	801d674 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801d578:	4b46      	ldr	r3, [pc, #280]	@ (801d694 <etharp_output+0x1fc>)
 801d57a:	781b      	ldrb	r3, [r3, #0]
 801d57c:	4619      	mov	r1, r3
 801d57e:	4a46      	ldr	r2, [pc, #280]	@ (801d698 <etharp_output+0x200>)
 801d580:	460b      	mov	r3, r1
 801d582:	005b      	lsls	r3, r3, #1
 801d584:	440b      	add	r3, r1
 801d586:	00db      	lsls	r3, r3, #3
 801d588:	4413      	add	r3, r2
 801d58a:	3314      	adds	r3, #20
 801d58c:	781b      	ldrb	r3, [r3, #0]
 801d58e:	2b01      	cmp	r3, #1
 801d590:	d925      	bls.n	801d5de <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801d592:	4b40      	ldr	r3, [pc, #256]	@ (801d694 <etharp_output+0x1fc>)
 801d594:	781b      	ldrb	r3, [r3, #0]
 801d596:	4619      	mov	r1, r3
 801d598:	4a3f      	ldr	r2, [pc, #252]	@ (801d698 <etharp_output+0x200>)
 801d59a:	460b      	mov	r3, r1
 801d59c:	005b      	lsls	r3, r3, #1
 801d59e:	440b      	add	r3, r1
 801d5a0:	00db      	lsls	r3, r3, #3
 801d5a2:	4413      	add	r3, r2
 801d5a4:	3308      	adds	r3, #8
 801d5a6:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801d5a8:	68fa      	ldr	r2, [r7, #12]
 801d5aa:	429a      	cmp	r2, r3
 801d5ac:	d117      	bne.n	801d5de <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801d5ae:	69bb      	ldr	r3, [r7, #24]
 801d5b0:	681a      	ldr	r2, [r3, #0]
 801d5b2:	4b38      	ldr	r3, [pc, #224]	@ (801d694 <etharp_output+0x1fc>)
 801d5b4:	781b      	ldrb	r3, [r3, #0]
 801d5b6:	4618      	mov	r0, r3
 801d5b8:	4937      	ldr	r1, [pc, #220]	@ (801d698 <etharp_output+0x200>)
 801d5ba:	4603      	mov	r3, r0
 801d5bc:	005b      	lsls	r3, r3, #1
 801d5be:	4403      	add	r3, r0
 801d5c0:	00db      	lsls	r3, r3, #3
 801d5c2:	440b      	add	r3, r1
 801d5c4:	3304      	adds	r3, #4
 801d5c6:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801d5c8:	429a      	cmp	r2, r3
 801d5ca:	d108      	bne.n	801d5de <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801d5cc:	4b31      	ldr	r3, [pc, #196]	@ (801d694 <etharp_output+0x1fc>)
 801d5ce:	781b      	ldrb	r3, [r3, #0]
 801d5d0:	461a      	mov	r2, r3
 801d5d2:	68b9      	ldr	r1, [r7, #8]
 801d5d4:	68f8      	ldr	r0, [r7, #12]
 801d5d6:	f7ff fec5 	bl	801d364 <etharp_output_to_arp_index>
 801d5da:	4603      	mov	r3, r0
 801d5dc:	e04a      	b.n	801d674 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801d5de:	2300      	movs	r3, #0
 801d5e0:	75fb      	strb	r3, [r7, #23]
 801d5e2:	e031      	b.n	801d648 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801d5e4:	7dfa      	ldrb	r2, [r7, #23]
 801d5e6:	492c      	ldr	r1, [pc, #176]	@ (801d698 <etharp_output+0x200>)
 801d5e8:	4613      	mov	r3, r2
 801d5ea:	005b      	lsls	r3, r3, #1
 801d5ec:	4413      	add	r3, r2
 801d5ee:	00db      	lsls	r3, r3, #3
 801d5f0:	440b      	add	r3, r1
 801d5f2:	3314      	adds	r3, #20
 801d5f4:	781b      	ldrb	r3, [r3, #0]
 801d5f6:	2b01      	cmp	r3, #1
 801d5f8:	d923      	bls.n	801d642 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801d5fa:	7dfa      	ldrb	r2, [r7, #23]
 801d5fc:	4926      	ldr	r1, [pc, #152]	@ (801d698 <etharp_output+0x200>)
 801d5fe:	4613      	mov	r3, r2
 801d600:	005b      	lsls	r3, r3, #1
 801d602:	4413      	add	r3, r2
 801d604:	00db      	lsls	r3, r3, #3
 801d606:	440b      	add	r3, r1
 801d608:	3308      	adds	r3, #8
 801d60a:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801d60c:	68fa      	ldr	r2, [r7, #12]
 801d60e:	429a      	cmp	r2, r3
 801d610:	d117      	bne.n	801d642 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801d612:	69bb      	ldr	r3, [r7, #24]
 801d614:	6819      	ldr	r1, [r3, #0]
 801d616:	7dfa      	ldrb	r2, [r7, #23]
 801d618:	481f      	ldr	r0, [pc, #124]	@ (801d698 <etharp_output+0x200>)
 801d61a:	4613      	mov	r3, r2
 801d61c:	005b      	lsls	r3, r3, #1
 801d61e:	4413      	add	r3, r2
 801d620:	00db      	lsls	r3, r3, #3
 801d622:	4403      	add	r3, r0
 801d624:	3304      	adds	r3, #4
 801d626:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801d628:	4299      	cmp	r1, r3
 801d62a:	d10a      	bne.n	801d642 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801d62c:	4a19      	ldr	r2, [pc, #100]	@ (801d694 <etharp_output+0x1fc>)
 801d62e:	7dfb      	ldrb	r3, [r7, #23]
 801d630:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801d632:	7dfb      	ldrb	r3, [r7, #23]
 801d634:	461a      	mov	r2, r3
 801d636:	68b9      	ldr	r1, [r7, #8]
 801d638:	68f8      	ldr	r0, [r7, #12]
 801d63a:	f7ff fe93 	bl	801d364 <etharp_output_to_arp_index>
 801d63e:	4603      	mov	r3, r0
 801d640:	e018      	b.n	801d674 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801d642:	7dfb      	ldrb	r3, [r7, #23]
 801d644:	3301      	adds	r3, #1
 801d646:	75fb      	strb	r3, [r7, #23]
 801d648:	7dfb      	ldrb	r3, [r7, #23]
 801d64a:	2b09      	cmp	r3, #9
 801d64c:	d9ca      	bls.n	801d5e4 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801d64e:	68ba      	ldr	r2, [r7, #8]
 801d650:	69b9      	ldr	r1, [r7, #24]
 801d652:	68f8      	ldr	r0, [r7, #12]
 801d654:	f000 f822 	bl	801d69c <etharp_query>
 801d658:	4603      	mov	r3, r0
 801d65a:	e00b      	b.n	801d674 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801d65c:	68fb      	ldr	r3, [r7, #12]
 801d65e:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801d662:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801d666:	9300      	str	r3, [sp, #0]
 801d668:	69fb      	ldr	r3, [r7, #28]
 801d66a:	68b9      	ldr	r1, [r7, #8]
 801d66c:	68f8      	ldr	r0, [r7, #12]
 801d66e:	f001 fd45 	bl	801f0fc <ethernet_output>
 801d672:	4603      	mov	r3, r0
}
 801d674:	4618      	mov	r0, r3
 801d676:	3720      	adds	r7, #32
 801d678:	46bd      	mov	sp, r7
 801d67a:	bd80      	pop	{r7, pc}
 801d67c:	08022be0 	.word	0x08022be0
 801d680:	08022d30 	.word	0x08022d30
 801d684:	08022c58 	.word	0x08022c58
 801d688:	08022d80 	.word	0x08022d80
 801d68c:	08022d20 	.word	0x08022d20
 801d690:	08023b64 	.word	0x08023b64
 801d694:	24014628 	.word	0x24014628
 801d698:	24014538 	.word	0x24014538

0801d69c <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801d69c:	b580      	push	{r7, lr}
 801d69e:	b08c      	sub	sp, #48	@ 0x30
 801d6a0:	af02      	add	r7, sp, #8
 801d6a2:	60f8      	str	r0, [r7, #12]
 801d6a4:	60b9      	str	r1, [r7, #8]
 801d6a6:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801d6a8:	68fb      	ldr	r3, [r7, #12]
 801d6aa:	3326      	adds	r3, #38	@ 0x26
 801d6ac:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801d6ae:	23ff      	movs	r3, #255	@ 0xff
 801d6b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 801d6b4:	2300      	movs	r3, #0
 801d6b6:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801d6b8:	68bb      	ldr	r3, [r7, #8]
 801d6ba:	681b      	ldr	r3, [r3, #0]
 801d6bc:	68f9      	ldr	r1, [r7, #12]
 801d6be:	4618      	mov	r0, r3
 801d6c0:	f000 fe0e 	bl	801e2e0 <ip4_addr_isbroadcast_u32>
 801d6c4:	4603      	mov	r3, r0
 801d6c6:	2b00      	cmp	r3, #0
 801d6c8:	d10c      	bne.n	801d6e4 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801d6ca:	68bb      	ldr	r3, [r7, #8]
 801d6cc:	681b      	ldr	r3, [r3, #0]
 801d6ce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801d6d2:	2be0      	cmp	r3, #224	@ 0xe0
 801d6d4:	d006      	beq.n	801d6e4 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801d6d6:	68bb      	ldr	r3, [r7, #8]
 801d6d8:	2b00      	cmp	r3, #0
 801d6da:	d003      	beq.n	801d6e4 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801d6dc:	68bb      	ldr	r3, [r7, #8]
 801d6de:	681b      	ldr	r3, [r3, #0]
 801d6e0:	2b00      	cmp	r3, #0
 801d6e2:	d102      	bne.n	801d6ea <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801d6e4:	f06f 030f 	mvn.w	r3, #15
 801d6e8:	e101      	b.n	801d8ee <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801d6ea:	68fa      	ldr	r2, [r7, #12]
 801d6ec:	2101      	movs	r1, #1
 801d6ee:	68b8      	ldr	r0, [r7, #8]
 801d6f0:	f7ff fb60 	bl	801cdb4 <etharp_find_entry>
 801d6f4:	4603      	mov	r3, r0
 801d6f6:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801d6f8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801d6fc:	2b00      	cmp	r3, #0
 801d6fe:	da02      	bge.n	801d706 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801d700:	8a7b      	ldrh	r3, [r7, #18]
 801d702:	b25b      	sxtb	r3, r3
 801d704:	e0f3      	b.n	801d8ee <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801d706:	8a7b      	ldrh	r3, [r7, #18]
 801d708:	2b7e      	cmp	r3, #126	@ 0x7e
 801d70a:	d906      	bls.n	801d71a <etharp_query+0x7e>
 801d70c:	4b7a      	ldr	r3, [pc, #488]	@ (801d8f8 <etharp_query+0x25c>)
 801d70e:	f240 32c1 	movw	r2, #961	@ 0x3c1
 801d712:	497a      	ldr	r1, [pc, #488]	@ (801d8fc <etharp_query+0x260>)
 801d714:	487a      	ldr	r0, [pc, #488]	@ (801d900 <etharp_query+0x264>)
 801d716:	f001 ffe9 	bl	801f6ec <iprintf>
  i = (netif_addr_idx_t)i_err;
 801d71a:	8a7b      	ldrh	r3, [r7, #18]
 801d71c:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801d71e:	7c7a      	ldrb	r2, [r7, #17]
 801d720:	4978      	ldr	r1, [pc, #480]	@ (801d904 <etharp_query+0x268>)
 801d722:	4613      	mov	r3, r2
 801d724:	005b      	lsls	r3, r3, #1
 801d726:	4413      	add	r3, r2
 801d728:	00db      	lsls	r3, r3, #3
 801d72a:	440b      	add	r3, r1
 801d72c:	3314      	adds	r3, #20
 801d72e:	781b      	ldrb	r3, [r3, #0]
 801d730:	2b00      	cmp	r3, #0
 801d732:	d115      	bne.n	801d760 <etharp_query+0xc4>
    is_new_entry = 1;
 801d734:	2301      	movs	r3, #1
 801d736:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801d738:	7c7a      	ldrb	r2, [r7, #17]
 801d73a:	4972      	ldr	r1, [pc, #456]	@ (801d904 <etharp_query+0x268>)
 801d73c:	4613      	mov	r3, r2
 801d73e:	005b      	lsls	r3, r3, #1
 801d740:	4413      	add	r3, r2
 801d742:	00db      	lsls	r3, r3, #3
 801d744:	440b      	add	r3, r1
 801d746:	3314      	adds	r3, #20
 801d748:	2201      	movs	r2, #1
 801d74a:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801d74c:	7c7a      	ldrb	r2, [r7, #17]
 801d74e:	496d      	ldr	r1, [pc, #436]	@ (801d904 <etharp_query+0x268>)
 801d750:	4613      	mov	r3, r2
 801d752:	005b      	lsls	r3, r3, #1
 801d754:	4413      	add	r3, r2
 801d756:	00db      	lsls	r3, r3, #3
 801d758:	440b      	add	r3, r1
 801d75a:	3308      	adds	r3, #8
 801d75c:	68fa      	ldr	r2, [r7, #12]
 801d75e:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801d760:	7c7a      	ldrb	r2, [r7, #17]
 801d762:	4968      	ldr	r1, [pc, #416]	@ (801d904 <etharp_query+0x268>)
 801d764:	4613      	mov	r3, r2
 801d766:	005b      	lsls	r3, r3, #1
 801d768:	4413      	add	r3, r2
 801d76a:	00db      	lsls	r3, r3, #3
 801d76c:	440b      	add	r3, r1
 801d76e:	3314      	adds	r3, #20
 801d770:	781b      	ldrb	r3, [r3, #0]
 801d772:	2b01      	cmp	r3, #1
 801d774:	d011      	beq.n	801d79a <etharp_query+0xfe>
 801d776:	7c7a      	ldrb	r2, [r7, #17]
 801d778:	4962      	ldr	r1, [pc, #392]	@ (801d904 <etharp_query+0x268>)
 801d77a:	4613      	mov	r3, r2
 801d77c:	005b      	lsls	r3, r3, #1
 801d77e:	4413      	add	r3, r2
 801d780:	00db      	lsls	r3, r3, #3
 801d782:	440b      	add	r3, r1
 801d784:	3314      	adds	r3, #20
 801d786:	781b      	ldrb	r3, [r3, #0]
 801d788:	2b01      	cmp	r3, #1
 801d78a:	d806      	bhi.n	801d79a <etharp_query+0xfe>
 801d78c:	4b5a      	ldr	r3, [pc, #360]	@ (801d8f8 <etharp_query+0x25c>)
 801d78e:	f240 32cd 	movw	r2, #973	@ 0x3cd
 801d792:	495d      	ldr	r1, [pc, #372]	@ (801d908 <etharp_query+0x26c>)
 801d794:	485a      	ldr	r0, [pc, #360]	@ (801d900 <etharp_query+0x264>)
 801d796:	f001 ffa9 	bl	801f6ec <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801d79a:	6a3b      	ldr	r3, [r7, #32]
 801d79c:	2b00      	cmp	r3, #0
 801d79e:	d102      	bne.n	801d7a6 <etharp_query+0x10a>
 801d7a0:	687b      	ldr	r3, [r7, #4]
 801d7a2:	2b00      	cmp	r3, #0
 801d7a4:	d10c      	bne.n	801d7c0 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801d7a6:	68b9      	ldr	r1, [r7, #8]
 801d7a8:	68f8      	ldr	r0, [r7, #12]
 801d7aa:	f000 f963 	bl	801da74 <etharp_request>
 801d7ae:	4603      	mov	r3, r0
 801d7b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801d7b4:	687b      	ldr	r3, [r7, #4]
 801d7b6:	2b00      	cmp	r3, #0
 801d7b8:	d102      	bne.n	801d7c0 <etharp_query+0x124>
      return result;
 801d7ba:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801d7be:	e096      	b.n	801d8ee <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801d7c0:	687b      	ldr	r3, [r7, #4]
 801d7c2:	2b00      	cmp	r3, #0
 801d7c4:	d106      	bne.n	801d7d4 <etharp_query+0x138>
 801d7c6:	4b4c      	ldr	r3, [pc, #304]	@ (801d8f8 <etharp_query+0x25c>)
 801d7c8:	f240 32e1 	movw	r2, #993	@ 0x3e1
 801d7cc:	494f      	ldr	r1, [pc, #316]	@ (801d90c <etharp_query+0x270>)
 801d7ce:	484c      	ldr	r0, [pc, #304]	@ (801d900 <etharp_query+0x264>)
 801d7d0:	f001 ff8c 	bl	801f6ec <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801d7d4:	7c7a      	ldrb	r2, [r7, #17]
 801d7d6:	494b      	ldr	r1, [pc, #300]	@ (801d904 <etharp_query+0x268>)
 801d7d8:	4613      	mov	r3, r2
 801d7da:	005b      	lsls	r3, r3, #1
 801d7dc:	4413      	add	r3, r2
 801d7de:	00db      	lsls	r3, r3, #3
 801d7e0:	440b      	add	r3, r1
 801d7e2:	3314      	adds	r3, #20
 801d7e4:	781b      	ldrb	r3, [r3, #0]
 801d7e6:	2b01      	cmp	r3, #1
 801d7e8:	d917      	bls.n	801d81a <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801d7ea:	4a49      	ldr	r2, [pc, #292]	@ (801d910 <etharp_query+0x274>)
 801d7ec:	7c7b      	ldrb	r3, [r7, #17]
 801d7ee:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801d7f0:	7c7a      	ldrb	r2, [r7, #17]
 801d7f2:	4613      	mov	r3, r2
 801d7f4:	005b      	lsls	r3, r3, #1
 801d7f6:	4413      	add	r3, r2
 801d7f8:	00db      	lsls	r3, r3, #3
 801d7fa:	3308      	adds	r3, #8
 801d7fc:	4a41      	ldr	r2, [pc, #260]	@ (801d904 <etharp_query+0x268>)
 801d7fe:	4413      	add	r3, r2
 801d800:	3304      	adds	r3, #4
 801d802:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801d806:	9200      	str	r2, [sp, #0]
 801d808:	697a      	ldr	r2, [r7, #20]
 801d80a:	6879      	ldr	r1, [r7, #4]
 801d80c:	68f8      	ldr	r0, [r7, #12]
 801d80e:	f001 fc75 	bl	801f0fc <ethernet_output>
 801d812:	4603      	mov	r3, r0
 801d814:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801d818:	e067      	b.n	801d8ea <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801d81a:	7c7a      	ldrb	r2, [r7, #17]
 801d81c:	4939      	ldr	r1, [pc, #228]	@ (801d904 <etharp_query+0x268>)
 801d81e:	4613      	mov	r3, r2
 801d820:	005b      	lsls	r3, r3, #1
 801d822:	4413      	add	r3, r2
 801d824:	00db      	lsls	r3, r3, #3
 801d826:	440b      	add	r3, r1
 801d828:	3314      	adds	r3, #20
 801d82a:	781b      	ldrb	r3, [r3, #0]
 801d82c:	2b01      	cmp	r3, #1
 801d82e:	d15c      	bne.n	801d8ea <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801d830:	2300      	movs	r3, #0
 801d832:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801d834:	687b      	ldr	r3, [r7, #4]
 801d836:	61fb      	str	r3, [r7, #28]
    while (p) {
 801d838:	e01c      	b.n	801d874 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801d83a:	69fb      	ldr	r3, [r7, #28]
 801d83c:	895a      	ldrh	r2, [r3, #10]
 801d83e:	69fb      	ldr	r3, [r7, #28]
 801d840:	891b      	ldrh	r3, [r3, #8]
 801d842:	429a      	cmp	r2, r3
 801d844:	d10a      	bne.n	801d85c <etharp_query+0x1c0>
 801d846:	69fb      	ldr	r3, [r7, #28]
 801d848:	681b      	ldr	r3, [r3, #0]
 801d84a:	2b00      	cmp	r3, #0
 801d84c:	d006      	beq.n	801d85c <etharp_query+0x1c0>
 801d84e:	4b2a      	ldr	r3, [pc, #168]	@ (801d8f8 <etharp_query+0x25c>)
 801d850:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 801d854:	492f      	ldr	r1, [pc, #188]	@ (801d914 <etharp_query+0x278>)
 801d856:	482a      	ldr	r0, [pc, #168]	@ (801d900 <etharp_query+0x264>)
 801d858:	f001 ff48 	bl	801f6ec <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801d85c:	69fb      	ldr	r3, [r7, #28]
 801d85e:	7b1b      	ldrb	r3, [r3, #12]
 801d860:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801d864:	2b00      	cmp	r3, #0
 801d866:	d002      	beq.n	801d86e <etharp_query+0x1d2>
        copy_needed = 1;
 801d868:	2301      	movs	r3, #1
 801d86a:	61bb      	str	r3, [r7, #24]
        break;
 801d86c:	e005      	b.n	801d87a <etharp_query+0x1de>
      }
      p = p->next;
 801d86e:	69fb      	ldr	r3, [r7, #28]
 801d870:	681b      	ldr	r3, [r3, #0]
 801d872:	61fb      	str	r3, [r7, #28]
    while (p) {
 801d874:	69fb      	ldr	r3, [r7, #28]
 801d876:	2b00      	cmp	r3, #0
 801d878:	d1df      	bne.n	801d83a <etharp_query+0x19e>
    }
    if (copy_needed) {
 801d87a:	69bb      	ldr	r3, [r7, #24]
 801d87c:	2b00      	cmp	r3, #0
 801d87e:	d007      	beq.n	801d890 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801d880:	687a      	ldr	r2, [r7, #4]
 801d882:	f44f 7120 	mov.w	r1, #640	@ 0x280
 801d886:	200e      	movs	r0, #14
 801d888:	f7f9 fa6e 	bl	8016d68 <pbuf_clone>
 801d88c:	61f8      	str	r0, [r7, #28]
 801d88e:	e004      	b.n	801d89a <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801d890:	687b      	ldr	r3, [r7, #4]
 801d892:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801d894:	69f8      	ldr	r0, [r7, #28]
 801d896:	f7f9 f895 	bl	80169c4 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801d89a:	69fb      	ldr	r3, [r7, #28]
 801d89c:	2b00      	cmp	r3, #0
 801d89e:	d021      	beq.n	801d8e4 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801d8a0:	7c7a      	ldrb	r2, [r7, #17]
 801d8a2:	4918      	ldr	r1, [pc, #96]	@ (801d904 <etharp_query+0x268>)
 801d8a4:	4613      	mov	r3, r2
 801d8a6:	005b      	lsls	r3, r3, #1
 801d8a8:	4413      	add	r3, r2
 801d8aa:	00db      	lsls	r3, r3, #3
 801d8ac:	440b      	add	r3, r1
 801d8ae:	681b      	ldr	r3, [r3, #0]
 801d8b0:	2b00      	cmp	r3, #0
 801d8b2:	d00a      	beq.n	801d8ca <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801d8b4:	7c7a      	ldrb	r2, [r7, #17]
 801d8b6:	4913      	ldr	r1, [pc, #76]	@ (801d904 <etharp_query+0x268>)
 801d8b8:	4613      	mov	r3, r2
 801d8ba:	005b      	lsls	r3, r3, #1
 801d8bc:	4413      	add	r3, r2
 801d8be:	00db      	lsls	r3, r3, #3
 801d8c0:	440b      	add	r3, r1
 801d8c2:	681b      	ldr	r3, [r3, #0]
 801d8c4:	4618      	mov	r0, r3
 801d8c6:	f7f8 ffd7 	bl	8016878 <pbuf_free>
      }
      arp_table[i].q = p;
 801d8ca:	7c7a      	ldrb	r2, [r7, #17]
 801d8cc:	490d      	ldr	r1, [pc, #52]	@ (801d904 <etharp_query+0x268>)
 801d8ce:	4613      	mov	r3, r2
 801d8d0:	005b      	lsls	r3, r3, #1
 801d8d2:	4413      	add	r3, r2
 801d8d4:	00db      	lsls	r3, r3, #3
 801d8d6:	440b      	add	r3, r1
 801d8d8:	69fa      	ldr	r2, [r7, #28]
 801d8da:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801d8dc:	2300      	movs	r3, #0
 801d8de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801d8e2:	e002      	b.n	801d8ea <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801d8e4:	23ff      	movs	r3, #255	@ 0xff
 801d8e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 801d8ea:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 801d8ee:	4618      	mov	r0, r3
 801d8f0:	3728      	adds	r7, #40	@ 0x28
 801d8f2:	46bd      	mov	sp, r7
 801d8f4:	bd80      	pop	{r7, pc}
 801d8f6:	bf00      	nop
 801d8f8:	08022be0 	.word	0x08022be0
 801d8fc:	08022d8c 	.word	0x08022d8c
 801d900:	08022c58 	.word	0x08022c58
 801d904:	24014538 	.word	0x24014538
 801d908:	08022d9c 	.word	0x08022d9c
 801d90c:	08022d80 	.word	0x08022d80
 801d910:	24014628 	.word	0x24014628
 801d914:	08022dc4 	.word	0x08022dc4

0801d918 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801d918:	b580      	push	{r7, lr}
 801d91a:	b08a      	sub	sp, #40	@ 0x28
 801d91c:	af02      	add	r7, sp, #8
 801d91e:	60f8      	str	r0, [r7, #12]
 801d920:	60b9      	str	r1, [r7, #8]
 801d922:	607a      	str	r2, [r7, #4]
 801d924:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801d926:	2300      	movs	r3, #0
 801d928:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801d92a:	68fb      	ldr	r3, [r7, #12]
 801d92c:	2b00      	cmp	r3, #0
 801d92e:	d106      	bne.n	801d93e <etharp_raw+0x26>
 801d930:	4b3a      	ldr	r3, [pc, #232]	@ (801da1c <etharp_raw+0x104>)
 801d932:	f240 4257 	movw	r2, #1111	@ 0x457
 801d936:	493a      	ldr	r1, [pc, #232]	@ (801da20 <etharp_raw+0x108>)
 801d938:	483a      	ldr	r0, [pc, #232]	@ (801da24 <etharp_raw+0x10c>)
 801d93a:	f001 fed7 	bl	801f6ec <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801d93e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801d942:	211c      	movs	r1, #28
 801d944:	200e      	movs	r0, #14
 801d946:	f7f8 fcb5 	bl	80162b4 <pbuf_alloc>
 801d94a:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801d94c:	69bb      	ldr	r3, [r7, #24]
 801d94e:	2b00      	cmp	r3, #0
 801d950:	d102      	bne.n	801d958 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801d952:	f04f 33ff 	mov.w	r3, #4294967295
 801d956:	e05d      	b.n	801da14 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801d958:	69bb      	ldr	r3, [r7, #24]
 801d95a:	895b      	ldrh	r3, [r3, #10]
 801d95c:	2b1b      	cmp	r3, #27
 801d95e:	d806      	bhi.n	801d96e <etharp_raw+0x56>
 801d960:	4b2e      	ldr	r3, [pc, #184]	@ (801da1c <etharp_raw+0x104>)
 801d962:	f240 4262 	movw	r2, #1122	@ 0x462
 801d966:	4930      	ldr	r1, [pc, #192]	@ (801da28 <etharp_raw+0x110>)
 801d968:	482e      	ldr	r0, [pc, #184]	@ (801da24 <etharp_raw+0x10c>)
 801d96a:	f001 febf 	bl	801f6ec <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801d96e:	69bb      	ldr	r3, [r7, #24]
 801d970:	685b      	ldr	r3, [r3, #4]
 801d972:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801d974:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801d976:	4618      	mov	r0, r3
 801d978:	f7f7 ff18 	bl	80157ac <lwip_htons>
 801d97c:	4603      	mov	r3, r0
 801d97e:	461a      	mov	r2, r3
 801d980:	697b      	ldr	r3, [r7, #20]
 801d982:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801d984:	68fb      	ldr	r3, [r7, #12]
 801d986:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801d98a:	2b06      	cmp	r3, #6
 801d98c:	d006      	beq.n	801d99c <etharp_raw+0x84>
 801d98e:	4b23      	ldr	r3, [pc, #140]	@ (801da1c <etharp_raw+0x104>)
 801d990:	f240 4269 	movw	r2, #1129	@ 0x469
 801d994:	4925      	ldr	r1, [pc, #148]	@ (801da2c <etharp_raw+0x114>)
 801d996:	4823      	ldr	r0, [pc, #140]	@ (801da24 <etharp_raw+0x10c>)
 801d998:	f001 fea8 	bl	801f6ec <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801d99c:	697b      	ldr	r3, [r7, #20]
 801d99e:	3308      	adds	r3, #8
 801d9a0:	2206      	movs	r2, #6
 801d9a2:	6839      	ldr	r1, [r7, #0]
 801d9a4:	4618      	mov	r0, r3
 801d9a6:	f002 f8dc 	bl	801fb62 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801d9aa:	697b      	ldr	r3, [r7, #20]
 801d9ac:	3312      	adds	r3, #18
 801d9ae:	2206      	movs	r2, #6
 801d9b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801d9b2:	4618      	mov	r0, r3
 801d9b4:	f002 f8d5 	bl	801fb62 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801d9b8:	697b      	ldr	r3, [r7, #20]
 801d9ba:	330e      	adds	r3, #14
 801d9bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801d9be:	6812      	ldr	r2, [r2, #0]
 801d9c0:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801d9c2:	697b      	ldr	r3, [r7, #20]
 801d9c4:	3318      	adds	r3, #24
 801d9c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801d9c8:	6812      	ldr	r2, [r2, #0]
 801d9ca:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801d9cc:	697b      	ldr	r3, [r7, #20]
 801d9ce:	2200      	movs	r2, #0
 801d9d0:	701a      	strb	r2, [r3, #0]
 801d9d2:	2200      	movs	r2, #0
 801d9d4:	f042 0201 	orr.w	r2, r2, #1
 801d9d8:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801d9da:	697b      	ldr	r3, [r7, #20]
 801d9dc:	2200      	movs	r2, #0
 801d9de:	f042 0208 	orr.w	r2, r2, #8
 801d9e2:	709a      	strb	r2, [r3, #2]
 801d9e4:	2200      	movs	r2, #0
 801d9e6:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801d9e8:	697b      	ldr	r3, [r7, #20]
 801d9ea:	2206      	movs	r2, #6
 801d9ec:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801d9ee:	697b      	ldr	r3, [r7, #20]
 801d9f0:	2204      	movs	r2, #4
 801d9f2:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801d9f4:	f640 0306 	movw	r3, #2054	@ 0x806
 801d9f8:	9300      	str	r3, [sp, #0]
 801d9fa:	687b      	ldr	r3, [r7, #4]
 801d9fc:	68ba      	ldr	r2, [r7, #8]
 801d9fe:	69b9      	ldr	r1, [r7, #24]
 801da00:	68f8      	ldr	r0, [r7, #12]
 801da02:	f001 fb7b 	bl	801f0fc <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801da06:	69b8      	ldr	r0, [r7, #24]
 801da08:	f7f8 ff36 	bl	8016878 <pbuf_free>
  p = NULL;
 801da0c:	2300      	movs	r3, #0
 801da0e:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801da10:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801da14:	4618      	mov	r0, r3
 801da16:	3720      	adds	r7, #32
 801da18:	46bd      	mov	sp, r7
 801da1a:	bd80      	pop	{r7, pc}
 801da1c:	08022be0 	.word	0x08022be0
 801da20:	08022d30 	.word	0x08022d30
 801da24:	08022c58 	.word	0x08022c58
 801da28:	08022de0 	.word	0x08022de0
 801da2c:	08022e14 	.word	0x08022e14

0801da30 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801da30:	b580      	push	{r7, lr}
 801da32:	b088      	sub	sp, #32
 801da34:	af04      	add	r7, sp, #16
 801da36:	60f8      	str	r0, [r7, #12]
 801da38:	60b9      	str	r1, [r7, #8]
 801da3a:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801da3c:	68fb      	ldr	r3, [r7, #12]
 801da3e:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801da42:	68fb      	ldr	r3, [r7, #12]
 801da44:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801da48:	68fb      	ldr	r3, [r7, #12]
 801da4a:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801da4c:	2201      	movs	r2, #1
 801da4e:	9203      	str	r2, [sp, #12]
 801da50:	68ba      	ldr	r2, [r7, #8]
 801da52:	9202      	str	r2, [sp, #8]
 801da54:	4a06      	ldr	r2, [pc, #24]	@ (801da70 <etharp_request_dst+0x40>)
 801da56:	9201      	str	r2, [sp, #4]
 801da58:	9300      	str	r3, [sp, #0]
 801da5a:	4603      	mov	r3, r0
 801da5c:	687a      	ldr	r2, [r7, #4]
 801da5e:	68f8      	ldr	r0, [r7, #12]
 801da60:	f7ff ff5a 	bl	801d918 <etharp_raw>
 801da64:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801da66:	4618      	mov	r0, r3
 801da68:	3710      	adds	r7, #16
 801da6a:	46bd      	mov	sp, r7
 801da6c:	bd80      	pop	{r7, pc}
 801da6e:	bf00      	nop
 801da70:	08023b6c 	.word	0x08023b6c

0801da74 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801da74:	b580      	push	{r7, lr}
 801da76:	b082      	sub	sp, #8
 801da78:	af00      	add	r7, sp, #0
 801da7a:	6078      	str	r0, [r7, #4]
 801da7c:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801da7e:	4a05      	ldr	r2, [pc, #20]	@ (801da94 <etharp_request+0x20>)
 801da80:	6839      	ldr	r1, [r7, #0]
 801da82:	6878      	ldr	r0, [r7, #4]
 801da84:	f7ff ffd4 	bl	801da30 <etharp_request_dst>
 801da88:	4603      	mov	r3, r0
}
 801da8a:	4618      	mov	r0, r3
 801da8c:	3708      	adds	r7, #8
 801da8e:	46bd      	mov	sp, r7
 801da90:	bd80      	pop	{r7, pc}
 801da92:	bf00      	nop
 801da94:	08023b64 	.word	0x08023b64

0801da98 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801da98:	b580      	push	{r7, lr}
 801da9a:	b08e      	sub	sp, #56	@ 0x38
 801da9c:	af04      	add	r7, sp, #16
 801da9e:	6078      	str	r0, [r7, #4]
 801daa0:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801daa2:	4b79      	ldr	r3, [pc, #484]	@ (801dc88 <icmp_input+0x1f0>)
 801daa4:	689b      	ldr	r3, [r3, #8]
 801daa6:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 801daa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801daaa:	781b      	ldrb	r3, [r3, #0]
 801daac:	f003 030f 	and.w	r3, r3, #15
 801dab0:	b2db      	uxtb	r3, r3
 801dab2:	009b      	lsls	r3, r3, #2
 801dab4:	b2db      	uxtb	r3, r3
 801dab6:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 801dab8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801daba:	2b13      	cmp	r3, #19
 801dabc:	f240 80cd 	bls.w	801dc5a <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801dac0:	687b      	ldr	r3, [r7, #4]
 801dac2:	895b      	ldrh	r3, [r3, #10]
 801dac4:	2b03      	cmp	r3, #3
 801dac6:	f240 80ca 	bls.w	801dc5e <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801daca:	687b      	ldr	r3, [r7, #4]
 801dacc:	685b      	ldr	r3, [r3, #4]
 801dace:	781b      	ldrb	r3, [r3, #0]
 801dad0:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801dad4:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 801dad8:	2b00      	cmp	r3, #0
 801dada:	f000 80b7 	beq.w	801dc4c <icmp_input+0x1b4>
 801dade:	2b08      	cmp	r3, #8
 801dae0:	f040 80b7 	bne.w	801dc52 <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801dae4:	4b69      	ldr	r3, [pc, #420]	@ (801dc8c <icmp_input+0x1f4>)
 801dae6:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801dae8:	4b67      	ldr	r3, [pc, #412]	@ (801dc88 <icmp_input+0x1f0>)
 801daea:	695b      	ldr	r3, [r3, #20]
 801daec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801daf0:	2be0      	cmp	r3, #224	@ 0xe0
 801daf2:	f000 80bb 	beq.w	801dc6c <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801daf6:	4b64      	ldr	r3, [pc, #400]	@ (801dc88 <icmp_input+0x1f0>)
 801daf8:	695b      	ldr	r3, [r3, #20]
 801dafa:	4a63      	ldr	r2, [pc, #396]	@ (801dc88 <icmp_input+0x1f0>)
 801dafc:	6812      	ldr	r2, [r2, #0]
 801dafe:	4611      	mov	r1, r2
 801db00:	4618      	mov	r0, r3
 801db02:	f000 fbed 	bl	801e2e0 <ip4_addr_isbroadcast_u32>
 801db06:	4603      	mov	r3, r0
 801db08:	2b00      	cmp	r3, #0
 801db0a:	f040 80b1 	bne.w	801dc70 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801db0e:	687b      	ldr	r3, [r7, #4]
 801db10:	891b      	ldrh	r3, [r3, #8]
 801db12:	2b07      	cmp	r3, #7
 801db14:	f240 80a5 	bls.w	801dc62 <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801db18:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801db1a:	330e      	adds	r3, #14
 801db1c:	4619      	mov	r1, r3
 801db1e:	6878      	ldr	r0, [r7, #4]
 801db20:	f7f8 fe14 	bl	801674c <pbuf_add_header>
 801db24:	4603      	mov	r3, r0
 801db26:	2b00      	cmp	r3, #0
 801db28:	d04b      	beq.n	801dbc2 <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801db2a:	687b      	ldr	r3, [r7, #4]
 801db2c:	891a      	ldrh	r2, [r3, #8]
 801db2e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801db30:	4413      	add	r3, r2
 801db32:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801db34:	687b      	ldr	r3, [r7, #4]
 801db36:	891b      	ldrh	r3, [r3, #8]
 801db38:	8b7a      	ldrh	r2, [r7, #26]
 801db3a:	429a      	cmp	r2, r3
 801db3c:	f0c0 809a 	bcc.w	801dc74 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801db40:	8b7b      	ldrh	r3, [r7, #26]
 801db42:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801db46:	4619      	mov	r1, r3
 801db48:	200e      	movs	r0, #14
 801db4a:	f7f8 fbb3 	bl	80162b4 <pbuf_alloc>
 801db4e:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801db50:	697b      	ldr	r3, [r7, #20]
 801db52:	2b00      	cmp	r3, #0
 801db54:	f000 8090 	beq.w	801dc78 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801db58:	697b      	ldr	r3, [r7, #20]
 801db5a:	895b      	ldrh	r3, [r3, #10]
 801db5c:	461a      	mov	r2, r3
 801db5e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801db60:	3308      	adds	r3, #8
 801db62:	429a      	cmp	r2, r3
 801db64:	d203      	bcs.n	801db6e <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801db66:	6978      	ldr	r0, [r7, #20]
 801db68:	f7f8 fe86 	bl	8016878 <pbuf_free>
          goto icmperr;
 801db6c:	e085      	b.n	801dc7a <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801db6e:	697b      	ldr	r3, [r7, #20]
 801db70:	685b      	ldr	r3, [r3, #4]
 801db72:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 801db74:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801db76:	4618      	mov	r0, r3
 801db78:	f001 fff3 	bl	801fb62 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801db7c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801db7e:	4619      	mov	r1, r3
 801db80:	6978      	ldr	r0, [r7, #20]
 801db82:	f7f8 fdf3 	bl	801676c <pbuf_remove_header>
 801db86:	4603      	mov	r3, r0
 801db88:	2b00      	cmp	r3, #0
 801db8a:	d009      	beq.n	801dba0 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801db8c:	4b40      	ldr	r3, [pc, #256]	@ (801dc90 <icmp_input+0x1f8>)
 801db8e:	22b6      	movs	r2, #182	@ 0xb6
 801db90:	4940      	ldr	r1, [pc, #256]	@ (801dc94 <icmp_input+0x1fc>)
 801db92:	4841      	ldr	r0, [pc, #260]	@ (801dc98 <icmp_input+0x200>)
 801db94:	f001 fdaa 	bl	801f6ec <iprintf>
          pbuf_free(r);
 801db98:	6978      	ldr	r0, [r7, #20]
 801db9a:	f7f8 fe6d 	bl	8016878 <pbuf_free>
          goto icmperr;
 801db9e:	e06c      	b.n	801dc7a <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801dba0:	6879      	ldr	r1, [r7, #4]
 801dba2:	6978      	ldr	r0, [r7, #20]
 801dba4:	f7f8 ff9c 	bl	8016ae0 <pbuf_copy>
 801dba8:	4603      	mov	r3, r0
 801dbaa:	2b00      	cmp	r3, #0
 801dbac:	d003      	beq.n	801dbb6 <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801dbae:	6978      	ldr	r0, [r7, #20]
 801dbb0:	f7f8 fe62 	bl	8016878 <pbuf_free>
          goto icmperr;
 801dbb4:	e061      	b.n	801dc7a <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 801dbb6:	6878      	ldr	r0, [r7, #4]
 801dbb8:	f7f8 fe5e 	bl	8016878 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801dbbc:	697b      	ldr	r3, [r7, #20]
 801dbbe:	607b      	str	r3, [r7, #4]
 801dbc0:	e00f      	b.n	801dbe2 <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801dbc2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801dbc4:	330e      	adds	r3, #14
 801dbc6:	4619      	mov	r1, r3
 801dbc8:	6878      	ldr	r0, [r7, #4]
 801dbca:	f7f8 fdcf 	bl	801676c <pbuf_remove_header>
 801dbce:	4603      	mov	r3, r0
 801dbd0:	2b00      	cmp	r3, #0
 801dbd2:	d006      	beq.n	801dbe2 <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801dbd4:	4b2e      	ldr	r3, [pc, #184]	@ (801dc90 <icmp_input+0x1f8>)
 801dbd6:	22c7      	movs	r2, #199	@ 0xc7
 801dbd8:	4930      	ldr	r1, [pc, #192]	@ (801dc9c <icmp_input+0x204>)
 801dbda:	482f      	ldr	r0, [pc, #188]	@ (801dc98 <icmp_input+0x200>)
 801dbdc:	f001 fd86 	bl	801f6ec <iprintf>
          goto icmperr;
 801dbe0:	e04b      	b.n	801dc7a <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801dbe2:	687b      	ldr	r3, [r7, #4]
 801dbe4:	685b      	ldr	r3, [r3, #4]
 801dbe6:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801dbe8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801dbea:	4619      	mov	r1, r3
 801dbec:	6878      	ldr	r0, [r7, #4]
 801dbee:	f7f8 fdad 	bl	801674c <pbuf_add_header>
 801dbf2:	4603      	mov	r3, r0
 801dbf4:	2b00      	cmp	r3, #0
 801dbf6:	d12b      	bne.n	801dc50 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801dbf8:	687b      	ldr	r3, [r7, #4]
 801dbfa:	685b      	ldr	r3, [r3, #4]
 801dbfc:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801dbfe:	69fb      	ldr	r3, [r7, #28]
 801dc00:	681a      	ldr	r2, [r3, #0]
 801dc02:	68fb      	ldr	r3, [r7, #12]
 801dc04:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801dc06:	4b20      	ldr	r3, [pc, #128]	@ (801dc88 <icmp_input+0x1f0>)
 801dc08:	691a      	ldr	r2, [r3, #16]
 801dc0a:	68fb      	ldr	r3, [r7, #12]
 801dc0c:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801dc0e:	693b      	ldr	r3, [r7, #16]
 801dc10:	2200      	movs	r2, #0
 801dc12:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 801dc14:	693b      	ldr	r3, [r7, #16]
 801dc16:	2200      	movs	r2, #0
 801dc18:	709a      	strb	r2, [r3, #2]
 801dc1a:	2200      	movs	r2, #0
 801dc1c:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801dc1e:	68fb      	ldr	r3, [r7, #12]
 801dc20:	22ff      	movs	r2, #255	@ 0xff
 801dc22:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801dc24:	68fb      	ldr	r3, [r7, #12]
 801dc26:	2200      	movs	r2, #0
 801dc28:	729a      	strb	r2, [r3, #10]
 801dc2a:	2200      	movs	r2, #0
 801dc2c:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801dc2e:	683b      	ldr	r3, [r7, #0]
 801dc30:	9302      	str	r3, [sp, #8]
 801dc32:	2301      	movs	r3, #1
 801dc34:	9301      	str	r3, [sp, #4]
 801dc36:	2300      	movs	r3, #0
 801dc38:	9300      	str	r3, [sp, #0]
 801dc3a:	23ff      	movs	r3, #255	@ 0xff
 801dc3c:	2200      	movs	r2, #0
 801dc3e:	69f9      	ldr	r1, [r7, #28]
 801dc40:	6878      	ldr	r0, [r7, #4]
 801dc42:	f000 fa75 	bl	801e130 <ip4_output_if>
 801dc46:	4603      	mov	r3, r0
 801dc48:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801dc4a:	e001      	b.n	801dc50 <icmp_input+0x1b8>
      break;
 801dc4c:	bf00      	nop
 801dc4e:	e000      	b.n	801dc52 <icmp_input+0x1ba>
      break;
 801dc50:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801dc52:	6878      	ldr	r0, [r7, #4]
 801dc54:	f7f8 fe10 	bl	8016878 <pbuf_free>
  return;
 801dc58:	e013      	b.n	801dc82 <icmp_input+0x1ea>
    goto lenerr;
 801dc5a:	bf00      	nop
 801dc5c:	e002      	b.n	801dc64 <icmp_input+0x1cc>
    goto lenerr;
 801dc5e:	bf00      	nop
 801dc60:	e000      	b.n	801dc64 <icmp_input+0x1cc>
        goto lenerr;
 801dc62:	bf00      	nop
lenerr:
  pbuf_free(p);
 801dc64:	6878      	ldr	r0, [r7, #4]
 801dc66:	f7f8 fe07 	bl	8016878 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801dc6a:	e00a      	b.n	801dc82 <icmp_input+0x1ea>
        goto icmperr;
 801dc6c:	bf00      	nop
 801dc6e:	e004      	b.n	801dc7a <icmp_input+0x1e2>
        goto icmperr;
 801dc70:	bf00      	nop
 801dc72:	e002      	b.n	801dc7a <icmp_input+0x1e2>
          goto icmperr;
 801dc74:	bf00      	nop
 801dc76:	e000      	b.n	801dc7a <icmp_input+0x1e2>
          goto icmperr;
 801dc78:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801dc7a:	6878      	ldr	r0, [r7, #4]
 801dc7c:	f7f8 fdfc 	bl	8016878 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801dc80:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801dc82:	3728      	adds	r7, #40	@ 0x28
 801dc84:	46bd      	mov	sp, r7
 801dc86:	bd80      	pop	{r7, pc}
 801dc88:	240113e8 	.word	0x240113e8
 801dc8c:	240113fc 	.word	0x240113fc
 801dc90:	08022e58 	.word	0x08022e58
 801dc94:	08022e90 	.word	0x08022e90
 801dc98:	08022ec8 	.word	0x08022ec8
 801dc9c:	08022ef0 	.word	0x08022ef0

0801dca0 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801dca0:	b580      	push	{r7, lr}
 801dca2:	b082      	sub	sp, #8
 801dca4:	af00      	add	r7, sp, #0
 801dca6:	6078      	str	r0, [r7, #4]
 801dca8:	460b      	mov	r3, r1
 801dcaa:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801dcac:	78fb      	ldrb	r3, [r7, #3]
 801dcae:	461a      	mov	r2, r3
 801dcb0:	2103      	movs	r1, #3
 801dcb2:	6878      	ldr	r0, [r7, #4]
 801dcb4:	f000 f814 	bl	801dce0 <icmp_send_response>
}
 801dcb8:	bf00      	nop
 801dcba:	3708      	adds	r7, #8
 801dcbc:	46bd      	mov	sp, r7
 801dcbe:	bd80      	pop	{r7, pc}

0801dcc0 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801dcc0:	b580      	push	{r7, lr}
 801dcc2:	b082      	sub	sp, #8
 801dcc4:	af00      	add	r7, sp, #0
 801dcc6:	6078      	str	r0, [r7, #4]
 801dcc8:	460b      	mov	r3, r1
 801dcca:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801dccc:	78fb      	ldrb	r3, [r7, #3]
 801dcce:	461a      	mov	r2, r3
 801dcd0:	210b      	movs	r1, #11
 801dcd2:	6878      	ldr	r0, [r7, #4]
 801dcd4:	f000 f804 	bl	801dce0 <icmp_send_response>
}
 801dcd8:	bf00      	nop
 801dcda:	3708      	adds	r7, #8
 801dcdc:	46bd      	mov	sp, r7
 801dcde:	bd80      	pop	{r7, pc}

0801dce0 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801dce0:	b580      	push	{r7, lr}
 801dce2:	b08c      	sub	sp, #48	@ 0x30
 801dce4:	af04      	add	r7, sp, #16
 801dce6:	6078      	str	r0, [r7, #4]
 801dce8:	460b      	mov	r3, r1
 801dcea:	70fb      	strb	r3, [r7, #3]
 801dcec:	4613      	mov	r3, r2
 801dcee:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801dcf0:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801dcf4:	2124      	movs	r1, #36	@ 0x24
 801dcf6:	2022      	movs	r0, #34	@ 0x22
 801dcf8:	f7f8 fadc 	bl	80162b4 <pbuf_alloc>
 801dcfc:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801dcfe:	69fb      	ldr	r3, [r7, #28]
 801dd00:	2b00      	cmp	r3, #0
 801dd02:	d04c      	beq.n	801dd9e <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801dd04:	69fb      	ldr	r3, [r7, #28]
 801dd06:	895b      	ldrh	r3, [r3, #10]
 801dd08:	2b23      	cmp	r3, #35	@ 0x23
 801dd0a:	d806      	bhi.n	801dd1a <icmp_send_response+0x3a>
 801dd0c:	4b26      	ldr	r3, [pc, #152]	@ (801dda8 <icmp_send_response+0xc8>)
 801dd0e:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 801dd12:	4926      	ldr	r1, [pc, #152]	@ (801ddac <icmp_send_response+0xcc>)
 801dd14:	4826      	ldr	r0, [pc, #152]	@ (801ddb0 <icmp_send_response+0xd0>)
 801dd16:	f001 fce9 	bl	801f6ec <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801dd1a:	687b      	ldr	r3, [r7, #4]
 801dd1c:	685b      	ldr	r3, [r3, #4]
 801dd1e:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801dd20:	69fb      	ldr	r3, [r7, #28]
 801dd22:	685b      	ldr	r3, [r3, #4]
 801dd24:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801dd26:	697b      	ldr	r3, [r7, #20]
 801dd28:	78fa      	ldrb	r2, [r7, #3]
 801dd2a:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801dd2c:	697b      	ldr	r3, [r7, #20]
 801dd2e:	78ba      	ldrb	r2, [r7, #2]
 801dd30:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801dd32:	697b      	ldr	r3, [r7, #20]
 801dd34:	2200      	movs	r2, #0
 801dd36:	711a      	strb	r2, [r3, #4]
 801dd38:	2200      	movs	r2, #0
 801dd3a:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801dd3c:	697b      	ldr	r3, [r7, #20]
 801dd3e:	2200      	movs	r2, #0
 801dd40:	719a      	strb	r2, [r3, #6]
 801dd42:	2200      	movs	r2, #0
 801dd44:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801dd46:	69fb      	ldr	r3, [r7, #28]
 801dd48:	685b      	ldr	r3, [r3, #4]
 801dd4a:	f103 0008 	add.w	r0, r3, #8
 801dd4e:	687b      	ldr	r3, [r7, #4]
 801dd50:	685b      	ldr	r3, [r3, #4]
 801dd52:	221c      	movs	r2, #28
 801dd54:	4619      	mov	r1, r3
 801dd56:	f001 ff04 	bl	801fb62 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801dd5a:	69bb      	ldr	r3, [r7, #24]
 801dd5c:	68db      	ldr	r3, [r3, #12]
 801dd5e:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801dd60:	f107 030c 	add.w	r3, r7, #12
 801dd64:	4618      	mov	r0, r3
 801dd66:	f000 f825 	bl	801ddb4 <ip4_route>
 801dd6a:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801dd6c:	693b      	ldr	r3, [r7, #16]
 801dd6e:	2b00      	cmp	r3, #0
 801dd70:	d011      	beq.n	801dd96 <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801dd72:	697b      	ldr	r3, [r7, #20]
 801dd74:	2200      	movs	r2, #0
 801dd76:	709a      	strb	r2, [r3, #2]
 801dd78:	2200      	movs	r2, #0
 801dd7a:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801dd7c:	f107 020c 	add.w	r2, r7, #12
 801dd80:	693b      	ldr	r3, [r7, #16]
 801dd82:	9302      	str	r3, [sp, #8]
 801dd84:	2301      	movs	r3, #1
 801dd86:	9301      	str	r3, [sp, #4]
 801dd88:	2300      	movs	r3, #0
 801dd8a:	9300      	str	r3, [sp, #0]
 801dd8c:	23ff      	movs	r3, #255	@ 0xff
 801dd8e:	2100      	movs	r1, #0
 801dd90:	69f8      	ldr	r0, [r7, #28]
 801dd92:	f000 f9cd 	bl	801e130 <ip4_output_if>
  }
  pbuf_free(q);
 801dd96:	69f8      	ldr	r0, [r7, #28]
 801dd98:	f7f8 fd6e 	bl	8016878 <pbuf_free>
 801dd9c:	e000      	b.n	801dda0 <icmp_send_response+0xc0>
    return;
 801dd9e:	bf00      	nop
}
 801dda0:	3720      	adds	r7, #32
 801dda2:	46bd      	mov	sp, r7
 801dda4:	bd80      	pop	{r7, pc}
 801dda6:	bf00      	nop
 801dda8:	08022e58 	.word	0x08022e58
 801ddac:	08022f24 	.word	0x08022f24
 801ddb0:	08022ec8 	.word	0x08022ec8

0801ddb4 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801ddb4:	b480      	push	{r7}
 801ddb6:	b085      	sub	sp, #20
 801ddb8:	af00      	add	r7, sp, #0
 801ddba:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801ddbc:	4b33      	ldr	r3, [pc, #204]	@ (801de8c <ip4_route+0xd8>)
 801ddbe:	681b      	ldr	r3, [r3, #0]
 801ddc0:	60fb      	str	r3, [r7, #12]
 801ddc2:	e036      	b.n	801de32 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801ddc4:	68fb      	ldr	r3, [r7, #12]
 801ddc6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801ddca:	f003 0301 	and.w	r3, r3, #1
 801ddce:	b2db      	uxtb	r3, r3
 801ddd0:	2b00      	cmp	r3, #0
 801ddd2:	d02b      	beq.n	801de2c <ip4_route+0x78>
 801ddd4:	68fb      	ldr	r3, [r7, #12]
 801ddd6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801ddda:	089b      	lsrs	r3, r3, #2
 801dddc:	f003 0301 	and.w	r3, r3, #1
 801dde0:	b2db      	uxtb	r3, r3
 801dde2:	2b00      	cmp	r3, #0
 801dde4:	d022      	beq.n	801de2c <ip4_route+0x78>
 801dde6:	68fb      	ldr	r3, [r7, #12]
 801dde8:	3304      	adds	r3, #4
 801ddea:	681b      	ldr	r3, [r3, #0]
 801ddec:	2b00      	cmp	r3, #0
 801ddee:	d01d      	beq.n	801de2c <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801ddf0:	687b      	ldr	r3, [r7, #4]
 801ddf2:	681a      	ldr	r2, [r3, #0]
 801ddf4:	68fb      	ldr	r3, [r7, #12]
 801ddf6:	3304      	adds	r3, #4
 801ddf8:	681b      	ldr	r3, [r3, #0]
 801ddfa:	405a      	eors	r2, r3
 801ddfc:	68fb      	ldr	r3, [r7, #12]
 801ddfe:	3308      	adds	r3, #8
 801de00:	681b      	ldr	r3, [r3, #0]
 801de02:	4013      	ands	r3, r2
 801de04:	2b00      	cmp	r3, #0
 801de06:	d101      	bne.n	801de0c <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801de08:	68fb      	ldr	r3, [r7, #12]
 801de0a:	e038      	b.n	801de7e <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801de0c:	68fb      	ldr	r3, [r7, #12]
 801de0e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801de12:	f003 0302 	and.w	r3, r3, #2
 801de16:	2b00      	cmp	r3, #0
 801de18:	d108      	bne.n	801de2c <ip4_route+0x78>
 801de1a:	687b      	ldr	r3, [r7, #4]
 801de1c:	681a      	ldr	r2, [r3, #0]
 801de1e:	68fb      	ldr	r3, [r7, #12]
 801de20:	330c      	adds	r3, #12
 801de22:	681b      	ldr	r3, [r3, #0]
 801de24:	429a      	cmp	r2, r3
 801de26:	d101      	bne.n	801de2c <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801de28:	68fb      	ldr	r3, [r7, #12]
 801de2a:	e028      	b.n	801de7e <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801de2c:	68fb      	ldr	r3, [r7, #12]
 801de2e:	681b      	ldr	r3, [r3, #0]
 801de30:	60fb      	str	r3, [r7, #12]
 801de32:	68fb      	ldr	r3, [r7, #12]
 801de34:	2b00      	cmp	r3, #0
 801de36:	d1c5      	bne.n	801ddc4 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801de38:	4b15      	ldr	r3, [pc, #84]	@ (801de90 <ip4_route+0xdc>)
 801de3a:	681b      	ldr	r3, [r3, #0]
 801de3c:	2b00      	cmp	r3, #0
 801de3e:	d01a      	beq.n	801de76 <ip4_route+0xc2>
 801de40:	4b13      	ldr	r3, [pc, #76]	@ (801de90 <ip4_route+0xdc>)
 801de42:	681b      	ldr	r3, [r3, #0]
 801de44:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801de48:	f003 0301 	and.w	r3, r3, #1
 801de4c:	2b00      	cmp	r3, #0
 801de4e:	d012      	beq.n	801de76 <ip4_route+0xc2>
 801de50:	4b0f      	ldr	r3, [pc, #60]	@ (801de90 <ip4_route+0xdc>)
 801de52:	681b      	ldr	r3, [r3, #0]
 801de54:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801de58:	f003 0304 	and.w	r3, r3, #4
 801de5c:	2b00      	cmp	r3, #0
 801de5e:	d00a      	beq.n	801de76 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801de60:	4b0b      	ldr	r3, [pc, #44]	@ (801de90 <ip4_route+0xdc>)
 801de62:	681b      	ldr	r3, [r3, #0]
 801de64:	3304      	adds	r3, #4
 801de66:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801de68:	2b00      	cmp	r3, #0
 801de6a:	d004      	beq.n	801de76 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801de6c:	687b      	ldr	r3, [r7, #4]
 801de6e:	681b      	ldr	r3, [r3, #0]
 801de70:	b2db      	uxtb	r3, r3
 801de72:	2b7f      	cmp	r3, #127	@ 0x7f
 801de74:	d101      	bne.n	801de7a <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801de76:	2300      	movs	r3, #0
 801de78:	e001      	b.n	801de7e <ip4_route+0xca>
  }

  return netif_default;
 801de7a:	4b05      	ldr	r3, [pc, #20]	@ (801de90 <ip4_route+0xdc>)
 801de7c:	681b      	ldr	r3, [r3, #0]
}
 801de7e:	4618      	mov	r0, r3
 801de80:	3714      	adds	r7, #20
 801de82:	46bd      	mov	sp, r7
 801de84:	f85d 7b04 	ldr.w	r7, [sp], #4
 801de88:	4770      	bx	lr
 801de8a:	bf00      	nop
 801de8c:	240144cc 	.word	0x240144cc
 801de90:	240144d0 	.word	0x240144d0

0801de94 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801de94:	b580      	push	{r7, lr}
 801de96:	b082      	sub	sp, #8
 801de98:	af00      	add	r7, sp, #0
 801de9a:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801de9c:	687b      	ldr	r3, [r7, #4]
 801de9e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801dea2:	f003 0301 	and.w	r3, r3, #1
 801dea6:	b2db      	uxtb	r3, r3
 801dea8:	2b00      	cmp	r3, #0
 801deaa:	d016      	beq.n	801deda <ip4_input_accept+0x46>
 801deac:	687b      	ldr	r3, [r7, #4]
 801deae:	3304      	adds	r3, #4
 801deb0:	681b      	ldr	r3, [r3, #0]
 801deb2:	2b00      	cmp	r3, #0
 801deb4:	d011      	beq.n	801deda <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801deb6:	4b0b      	ldr	r3, [pc, #44]	@ (801dee4 <ip4_input_accept+0x50>)
 801deb8:	695a      	ldr	r2, [r3, #20]
 801deba:	687b      	ldr	r3, [r7, #4]
 801debc:	3304      	adds	r3, #4
 801debe:	681b      	ldr	r3, [r3, #0]
 801dec0:	429a      	cmp	r2, r3
 801dec2:	d008      	beq.n	801ded6 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801dec4:	4b07      	ldr	r3, [pc, #28]	@ (801dee4 <ip4_input_accept+0x50>)
 801dec6:	695b      	ldr	r3, [r3, #20]
 801dec8:	6879      	ldr	r1, [r7, #4]
 801deca:	4618      	mov	r0, r3
 801decc:	f000 fa08 	bl	801e2e0 <ip4_addr_isbroadcast_u32>
 801ded0:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801ded2:	2b00      	cmp	r3, #0
 801ded4:	d001      	beq.n	801deda <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801ded6:	2301      	movs	r3, #1
 801ded8:	e000      	b.n	801dedc <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801deda:	2300      	movs	r3, #0
}
 801dedc:	4618      	mov	r0, r3
 801dede:	3708      	adds	r7, #8
 801dee0:	46bd      	mov	sp, r7
 801dee2:	bd80      	pop	{r7, pc}
 801dee4:	240113e8 	.word	0x240113e8

0801dee8 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801dee8:	b580      	push	{r7, lr}
 801deea:	b086      	sub	sp, #24
 801deec:	af00      	add	r7, sp, #0
 801deee:	6078      	str	r0, [r7, #4]
 801def0:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801def2:	687b      	ldr	r3, [r7, #4]
 801def4:	685b      	ldr	r3, [r3, #4]
 801def6:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 801def8:	697b      	ldr	r3, [r7, #20]
 801defa:	781b      	ldrb	r3, [r3, #0]
 801defc:	091b      	lsrs	r3, r3, #4
 801defe:	b2db      	uxtb	r3, r3
 801df00:	2b04      	cmp	r3, #4
 801df02:	d004      	beq.n	801df0e <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801df04:	6878      	ldr	r0, [r7, #4]
 801df06:	f7f8 fcb7 	bl	8016878 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801df0a:	2300      	movs	r3, #0
 801df0c:	e107      	b.n	801e11e <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801df0e:	697b      	ldr	r3, [r7, #20]
 801df10:	781b      	ldrb	r3, [r3, #0]
 801df12:	f003 030f 	and.w	r3, r3, #15
 801df16:	b2db      	uxtb	r3, r3
 801df18:	009b      	lsls	r3, r3, #2
 801df1a:	b2db      	uxtb	r3, r3
 801df1c:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801df1e:	697b      	ldr	r3, [r7, #20]
 801df20:	885b      	ldrh	r3, [r3, #2]
 801df22:	b29b      	uxth	r3, r3
 801df24:	4618      	mov	r0, r3
 801df26:	f7f7 fc41 	bl	80157ac <lwip_htons>
 801df2a:	4603      	mov	r3, r0
 801df2c:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801df2e:	687b      	ldr	r3, [r7, #4]
 801df30:	891b      	ldrh	r3, [r3, #8]
 801df32:	89ba      	ldrh	r2, [r7, #12]
 801df34:	429a      	cmp	r2, r3
 801df36:	d204      	bcs.n	801df42 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 801df38:	89bb      	ldrh	r3, [r7, #12]
 801df3a:	4619      	mov	r1, r3
 801df3c:	6878      	ldr	r0, [r7, #4]
 801df3e:	f7f8 fb17 	bl	8016570 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801df42:	687b      	ldr	r3, [r7, #4]
 801df44:	895b      	ldrh	r3, [r3, #10]
 801df46:	89fa      	ldrh	r2, [r7, #14]
 801df48:	429a      	cmp	r2, r3
 801df4a:	d807      	bhi.n	801df5c <ip4_input+0x74>
 801df4c:	687b      	ldr	r3, [r7, #4]
 801df4e:	891b      	ldrh	r3, [r3, #8]
 801df50:	89ba      	ldrh	r2, [r7, #12]
 801df52:	429a      	cmp	r2, r3
 801df54:	d802      	bhi.n	801df5c <ip4_input+0x74>
 801df56:	89fb      	ldrh	r3, [r7, #14]
 801df58:	2b13      	cmp	r3, #19
 801df5a:	d804      	bhi.n	801df66 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801df5c:	6878      	ldr	r0, [r7, #4]
 801df5e:	f7f8 fc8b 	bl	8016878 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801df62:	2300      	movs	r3, #0
 801df64:	e0db      	b.n	801e11e <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801df66:	697b      	ldr	r3, [r7, #20]
 801df68:	691b      	ldr	r3, [r3, #16]
 801df6a:	4a6f      	ldr	r2, [pc, #444]	@ (801e128 <ip4_input+0x240>)
 801df6c:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801df6e:	697b      	ldr	r3, [r7, #20]
 801df70:	68db      	ldr	r3, [r3, #12]
 801df72:	4a6d      	ldr	r2, [pc, #436]	@ (801e128 <ip4_input+0x240>)
 801df74:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801df76:	4b6c      	ldr	r3, [pc, #432]	@ (801e128 <ip4_input+0x240>)
 801df78:	695b      	ldr	r3, [r3, #20]
 801df7a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801df7e:	2be0      	cmp	r3, #224	@ 0xe0
 801df80:	d112      	bne.n	801dfa8 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801df82:	683b      	ldr	r3, [r7, #0]
 801df84:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801df88:	f003 0301 	and.w	r3, r3, #1
 801df8c:	b2db      	uxtb	r3, r3
 801df8e:	2b00      	cmp	r3, #0
 801df90:	d007      	beq.n	801dfa2 <ip4_input+0xba>
 801df92:	683b      	ldr	r3, [r7, #0]
 801df94:	3304      	adds	r3, #4
 801df96:	681b      	ldr	r3, [r3, #0]
 801df98:	2b00      	cmp	r3, #0
 801df9a:	d002      	beq.n	801dfa2 <ip4_input+0xba>
      netif = inp;
 801df9c:	683b      	ldr	r3, [r7, #0]
 801df9e:	613b      	str	r3, [r7, #16]
 801dfa0:	e02a      	b.n	801dff8 <ip4_input+0x110>
    } else {
      netif = NULL;
 801dfa2:	2300      	movs	r3, #0
 801dfa4:	613b      	str	r3, [r7, #16]
 801dfa6:	e027      	b.n	801dff8 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801dfa8:	6838      	ldr	r0, [r7, #0]
 801dfaa:	f7ff ff73 	bl	801de94 <ip4_input_accept>
 801dfae:	4603      	mov	r3, r0
 801dfb0:	2b00      	cmp	r3, #0
 801dfb2:	d002      	beq.n	801dfba <ip4_input+0xd2>
      netif = inp;
 801dfb4:	683b      	ldr	r3, [r7, #0]
 801dfb6:	613b      	str	r3, [r7, #16]
 801dfb8:	e01e      	b.n	801dff8 <ip4_input+0x110>
    } else {
      netif = NULL;
 801dfba:	2300      	movs	r3, #0
 801dfbc:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801dfbe:	4b5a      	ldr	r3, [pc, #360]	@ (801e128 <ip4_input+0x240>)
 801dfc0:	695b      	ldr	r3, [r3, #20]
 801dfc2:	b2db      	uxtb	r3, r3
 801dfc4:	2b7f      	cmp	r3, #127	@ 0x7f
 801dfc6:	d017      	beq.n	801dff8 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801dfc8:	4b58      	ldr	r3, [pc, #352]	@ (801e12c <ip4_input+0x244>)
 801dfca:	681b      	ldr	r3, [r3, #0]
 801dfcc:	613b      	str	r3, [r7, #16]
 801dfce:	e00e      	b.n	801dfee <ip4_input+0x106>
          if (netif == inp) {
 801dfd0:	693a      	ldr	r2, [r7, #16]
 801dfd2:	683b      	ldr	r3, [r7, #0]
 801dfd4:	429a      	cmp	r2, r3
 801dfd6:	d006      	beq.n	801dfe6 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801dfd8:	6938      	ldr	r0, [r7, #16]
 801dfda:	f7ff ff5b 	bl	801de94 <ip4_input_accept>
 801dfde:	4603      	mov	r3, r0
 801dfe0:	2b00      	cmp	r3, #0
 801dfe2:	d108      	bne.n	801dff6 <ip4_input+0x10e>
 801dfe4:	e000      	b.n	801dfe8 <ip4_input+0x100>
            continue;
 801dfe6:	bf00      	nop
        NETIF_FOREACH(netif) {
 801dfe8:	693b      	ldr	r3, [r7, #16]
 801dfea:	681b      	ldr	r3, [r3, #0]
 801dfec:	613b      	str	r3, [r7, #16]
 801dfee:	693b      	ldr	r3, [r7, #16]
 801dff0:	2b00      	cmp	r3, #0
 801dff2:	d1ed      	bne.n	801dfd0 <ip4_input+0xe8>
 801dff4:	e000      	b.n	801dff8 <ip4_input+0x110>
            break;
 801dff6:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801dff8:	4b4b      	ldr	r3, [pc, #300]	@ (801e128 <ip4_input+0x240>)
 801dffa:	691b      	ldr	r3, [r3, #16]
 801dffc:	6839      	ldr	r1, [r7, #0]
 801dffe:	4618      	mov	r0, r3
 801e000:	f000 f96e 	bl	801e2e0 <ip4_addr_isbroadcast_u32>
 801e004:	4603      	mov	r3, r0
 801e006:	2b00      	cmp	r3, #0
 801e008:	d105      	bne.n	801e016 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801e00a:	4b47      	ldr	r3, [pc, #284]	@ (801e128 <ip4_input+0x240>)
 801e00c:	691b      	ldr	r3, [r3, #16]
 801e00e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801e012:	2be0      	cmp	r3, #224	@ 0xe0
 801e014:	d104      	bne.n	801e020 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801e016:	6878      	ldr	r0, [r7, #4]
 801e018:	f7f8 fc2e 	bl	8016878 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801e01c:	2300      	movs	r3, #0
 801e01e:	e07e      	b.n	801e11e <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801e020:	693b      	ldr	r3, [r7, #16]
 801e022:	2b00      	cmp	r3, #0
 801e024:	d104      	bne.n	801e030 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801e026:	6878      	ldr	r0, [r7, #4]
 801e028:	f7f8 fc26 	bl	8016878 <pbuf_free>
    return ERR_OK;
 801e02c:	2300      	movs	r3, #0
 801e02e:	e076      	b.n	801e11e <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801e030:	697b      	ldr	r3, [r7, #20]
 801e032:	88db      	ldrh	r3, [r3, #6]
 801e034:	b29b      	uxth	r3, r3
 801e036:	461a      	mov	r2, r3
 801e038:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 801e03c:	4013      	ands	r3, r2
 801e03e:	2b00      	cmp	r3, #0
 801e040:	d00b      	beq.n	801e05a <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801e042:	6878      	ldr	r0, [r7, #4]
 801e044:	f000 fc92 	bl	801e96c <ip4_reass>
 801e048:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801e04a:	687b      	ldr	r3, [r7, #4]
 801e04c:	2b00      	cmp	r3, #0
 801e04e:	d101      	bne.n	801e054 <ip4_input+0x16c>
      return ERR_OK;
 801e050:	2300      	movs	r3, #0
 801e052:	e064      	b.n	801e11e <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801e054:	687b      	ldr	r3, [r7, #4]
 801e056:	685b      	ldr	r3, [r3, #4]
 801e058:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801e05a:	4a33      	ldr	r2, [pc, #204]	@ (801e128 <ip4_input+0x240>)
 801e05c:	693b      	ldr	r3, [r7, #16]
 801e05e:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801e060:	4a31      	ldr	r2, [pc, #196]	@ (801e128 <ip4_input+0x240>)
 801e062:	683b      	ldr	r3, [r7, #0]
 801e064:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801e066:	4a30      	ldr	r2, [pc, #192]	@ (801e128 <ip4_input+0x240>)
 801e068:	697b      	ldr	r3, [r7, #20]
 801e06a:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801e06c:	697b      	ldr	r3, [r7, #20]
 801e06e:	781b      	ldrb	r3, [r3, #0]
 801e070:	f003 030f 	and.w	r3, r3, #15
 801e074:	b2db      	uxtb	r3, r3
 801e076:	009b      	lsls	r3, r3, #2
 801e078:	b2db      	uxtb	r3, r3
 801e07a:	461a      	mov	r2, r3
 801e07c:	4b2a      	ldr	r3, [pc, #168]	@ (801e128 <ip4_input+0x240>)
 801e07e:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801e080:	89fb      	ldrh	r3, [r7, #14]
 801e082:	4619      	mov	r1, r3
 801e084:	6878      	ldr	r0, [r7, #4]
 801e086:	f7f8 fb71 	bl	801676c <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801e08a:	697b      	ldr	r3, [r7, #20]
 801e08c:	7a5b      	ldrb	r3, [r3, #9]
 801e08e:	2b11      	cmp	r3, #17
 801e090:	d006      	beq.n	801e0a0 <ip4_input+0x1b8>
 801e092:	2b11      	cmp	r3, #17
 801e094:	dc13      	bgt.n	801e0be <ip4_input+0x1d6>
 801e096:	2b01      	cmp	r3, #1
 801e098:	d00c      	beq.n	801e0b4 <ip4_input+0x1cc>
 801e09a:	2b06      	cmp	r3, #6
 801e09c:	d005      	beq.n	801e0aa <ip4_input+0x1c2>
 801e09e:	e00e      	b.n	801e0be <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801e0a0:	6839      	ldr	r1, [r7, #0]
 801e0a2:	6878      	ldr	r0, [r7, #4]
 801e0a4:	f7fe fa12 	bl	801c4cc <udp_input>
        break;
 801e0a8:	e026      	b.n	801e0f8 <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801e0aa:	6839      	ldr	r1, [r7, #0]
 801e0ac:	6878      	ldr	r0, [r7, #4]
 801e0ae:	f7fa fa29 	bl	8018504 <tcp_input>
        break;
 801e0b2:	e021      	b.n	801e0f8 <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801e0b4:	6839      	ldr	r1, [r7, #0]
 801e0b6:	6878      	ldr	r0, [r7, #4]
 801e0b8:	f7ff fcee 	bl	801da98 <icmp_input>
        break;
 801e0bc:	e01c      	b.n	801e0f8 <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801e0be:	4b1a      	ldr	r3, [pc, #104]	@ (801e128 <ip4_input+0x240>)
 801e0c0:	695b      	ldr	r3, [r3, #20]
 801e0c2:	6939      	ldr	r1, [r7, #16]
 801e0c4:	4618      	mov	r0, r3
 801e0c6:	f000 f90b 	bl	801e2e0 <ip4_addr_isbroadcast_u32>
 801e0ca:	4603      	mov	r3, r0
 801e0cc:	2b00      	cmp	r3, #0
 801e0ce:	d10f      	bne.n	801e0f0 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801e0d0:	4b15      	ldr	r3, [pc, #84]	@ (801e128 <ip4_input+0x240>)
 801e0d2:	695b      	ldr	r3, [r3, #20]
 801e0d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801e0d8:	2be0      	cmp	r3, #224	@ 0xe0
 801e0da:	d009      	beq.n	801e0f0 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801e0dc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801e0e0:	4619      	mov	r1, r3
 801e0e2:	6878      	ldr	r0, [r7, #4]
 801e0e4:	f7f8 fbb5 	bl	8016852 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801e0e8:	2102      	movs	r1, #2
 801e0ea:	6878      	ldr	r0, [r7, #4]
 801e0ec:	f7ff fdd8 	bl	801dca0 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801e0f0:	6878      	ldr	r0, [r7, #4]
 801e0f2:	f7f8 fbc1 	bl	8016878 <pbuf_free>
        break;
 801e0f6:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801e0f8:	4b0b      	ldr	r3, [pc, #44]	@ (801e128 <ip4_input+0x240>)
 801e0fa:	2200      	movs	r2, #0
 801e0fc:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801e0fe:	4b0a      	ldr	r3, [pc, #40]	@ (801e128 <ip4_input+0x240>)
 801e100:	2200      	movs	r2, #0
 801e102:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801e104:	4b08      	ldr	r3, [pc, #32]	@ (801e128 <ip4_input+0x240>)
 801e106:	2200      	movs	r2, #0
 801e108:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801e10a:	4b07      	ldr	r3, [pc, #28]	@ (801e128 <ip4_input+0x240>)
 801e10c:	2200      	movs	r2, #0
 801e10e:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801e110:	4b05      	ldr	r3, [pc, #20]	@ (801e128 <ip4_input+0x240>)
 801e112:	2200      	movs	r2, #0
 801e114:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801e116:	4b04      	ldr	r3, [pc, #16]	@ (801e128 <ip4_input+0x240>)
 801e118:	2200      	movs	r2, #0
 801e11a:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801e11c:	2300      	movs	r3, #0
}
 801e11e:	4618      	mov	r0, r3
 801e120:	3718      	adds	r7, #24
 801e122:	46bd      	mov	sp, r7
 801e124:	bd80      	pop	{r7, pc}
 801e126:	bf00      	nop
 801e128:	240113e8 	.word	0x240113e8
 801e12c:	240144cc 	.word	0x240144cc

0801e130 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801e130:	b580      	push	{r7, lr}
 801e132:	b08a      	sub	sp, #40	@ 0x28
 801e134:	af04      	add	r7, sp, #16
 801e136:	60f8      	str	r0, [r7, #12]
 801e138:	60b9      	str	r1, [r7, #8]
 801e13a:	607a      	str	r2, [r7, #4]
 801e13c:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801e13e:	68bb      	ldr	r3, [r7, #8]
 801e140:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801e142:	687b      	ldr	r3, [r7, #4]
 801e144:	2b00      	cmp	r3, #0
 801e146:	d009      	beq.n	801e15c <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801e148:	68bb      	ldr	r3, [r7, #8]
 801e14a:	2b00      	cmp	r3, #0
 801e14c:	d003      	beq.n	801e156 <ip4_output_if+0x26>
 801e14e:	68bb      	ldr	r3, [r7, #8]
 801e150:	681b      	ldr	r3, [r3, #0]
 801e152:	2b00      	cmp	r3, #0
 801e154:	d102      	bne.n	801e15c <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801e156:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e158:	3304      	adds	r3, #4
 801e15a:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801e15c:	78fa      	ldrb	r2, [r7, #3]
 801e15e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e160:	9302      	str	r3, [sp, #8]
 801e162:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801e166:	9301      	str	r3, [sp, #4]
 801e168:	f897 3020 	ldrb.w	r3, [r7, #32]
 801e16c:	9300      	str	r3, [sp, #0]
 801e16e:	4613      	mov	r3, r2
 801e170:	687a      	ldr	r2, [r7, #4]
 801e172:	6979      	ldr	r1, [r7, #20]
 801e174:	68f8      	ldr	r0, [r7, #12]
 801e176:	f000 f805 	bl	801e184 <ip4_output_if_src>
 801e17a:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801e17c:	4618      	mov	r0, r3
 801e17e:	3718      	adds	r7, #24
 801e180:	46bd      	mov	sp, r7
 801e182:	bd80      	pop	{r7, pc}

0801e184 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801e184:	b580      	push	{r7, lr}
 801e186:	b088      	sub	sp, #32
 801e188:	af00      	add	r7, sp, #0
 801e18a:	60f8      	str	r0, [r7, #12]
 801e18c:	60b9      	str	r1, [r7, #8]
 801e18e:	607a      	str	r2, [r7, #4]
 801e190:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801e192:	68fb      	ldr	r3, [r7, #12]
 801e194:	7b9b      	ldrb	r3, [r3, #14]
 801e196:	2b01      	cmp	r3, #1
 801e198:	d006      	beq.n	801e1a8 <ip4_output_if_src+0x24>
 801e19a:	4b4b      	ldr	r3, [pc, #300]	@ (801e2c8 <ip4_output_if_src+0x144>)
 801e19c:	f44f 7255 	mov.w	r2, #852	@ 0x354
 801e1a0:	494a      	ldr	r1, [pc, #296]	@ (801e2cc <ip4_output_if_src+0x148>)
 801e1a2:	484b      	ldr	r0, [pc, #300]	@ (801e2d0 <ip4_output_if_src+0x14c>)
 801e1a4:	f001 faa2 	bl	801f6ec <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801e1a8:	687b      	ldr	r3, [r7, #4]
 801e1aa:	2b00      	cmp	r3, #0
 801e1ac:	d060      	beq.n	801e270 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801e1ae:	2314      	movs	r3, #20
 801e1b0:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801e1b2:	2114      	movs	r1, #20
 801e1b4:	68f8      	ldr	r0, [r7, #12]
 801e1b6:	f7f8 fac9 	bl	801674c <pbuf_add_header>
 801e1ba:	4603      	mov	r3, r0
 801e1bc:	2b00      	cmp	r3, #0
 801e1be:	d002      	beq.n	801e1c6 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801e1c0:	f06f 0301 	mvn.w	r3, #1
 801e1c4:	e07c      	b.n	801e2c0 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801e1c6:	68fb      	ldr	r3, [r7, #12]
 801e1c8:	685b      	ldr	r3, [r3, #4]
 801e1ca:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801e1cc:	68fb      	ldr	r3, [r7, #12]
 801e1ce:	895b      	ldrh	r3, [r3, #10]
 801e1d0:	2b13      	cmp	r3, #19
 801e1d2:	d806      	bhi.n	801e1e2 <ip4_output_if_src+0x5e>
 801e1d4:	4b3c      	ldr	r3, [pc, #240]	@ (801e2c8 <ip4_output_if_src+0x144>)
 801e1d6:	f44f 7262 	mov.w	r2, #904	@ 0x388
 801e1da:	493e      	ldr	r1, [pc, #248]	@ (801e2d4 <ip4_output_if_src+0x150>)
 801e1dc:	483c      	ldr	r0, [pc, #240]	@ (801e2d0 <ip4_output_if_src+0x14c>)
 801e1de:	f001 fa85 	bl	801f6ec <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801e1e2:	69fb      	ldr	r3, [r7, #28]
 801e1e4:	78fa      	ldrb	r2, [r7, #3]
 801e1e6:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801e1e8:	69fb      	ldr	r3, [r7, #28]
 801e1ea:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 801e1ee:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801e1f0:	687b      	ldr	r3, [r7, #4]
 801e1f2:	681a      	ldr	r2, [r3, #0]
 801e1f4:	69fb      	ldr	r3, [r7, #28]
 801e1f6:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801e1f8:	8b7b      	ldrh	r3, [r7, #26]
 801e1fa:	089b      	lsrs	r3, r3, #2
 801e1fc:	b29b      	uxth	r3, r3
 801e1fe:	b2db      	uxtb	r3, r3
 801e200:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801e204:	b2da      	uxtb	r2, r3
 801e206:	69fb      	ldr	r3, [r7, #28]
 801e208:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801e20a:	69fb      	ldr	r3, [r7, #28]
 801e20c:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 801e210:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801e212:	68fb      	ldr	r3, [r7, #12]
 801e214:	891b      	ldrh	r3, [r3, #8]
 801e216:	4618      	mov	r0, r3
 801e218:	f7f7 fac8 	bl	80157ac <lwip_htons>
 801e21c:	4603      	mov	r3, r0
 801e21e:	461a      	mov	r2, r3
 801e220:	69fb      	ldr	r3, [r7, #28]
 801e222:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801e224:	69fb      	ldr	r3, [r7, #28]
 801e226:	2200      	movs	r2, #0
 801e228:	719a      	strb	r2, [r3, #6]
 801e22a:	2200      	movs	r2, #0
 801e22c:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801e22e:	4b2a      	ldr	r3, [pc, #168]	@ (801e2d8 <ip4_output_if_src+0x154>)
 801e230:	881b      	ldrh	r3, [r3, #0]
 801e232:	4618      	mov	r0, r3
 801e234:	f7f7 faba 	bl	80157ac <lwip_htons>
 801e238:	4603      	mov	r3, r0
 801e23a:	461a      	mov	r2, r3
 801e23c:	69fb      	ldr	r3, [r7, #28]
 801e23e:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801e240:	4b25      	ldr	r3, [pc, #148]	@ (801e2d8 <ip4_output_if_src+0x154>)
 801e242:	881b      	ldrh	r3, [r3, #0]
 801e244:	3301      	adds	r3, #1
 801e246:	b29a      	uxth	r2, r3
 801e248:	4b23      	ldr	r3, [pc, #140]	@ (801e2d8 <ip4_output_if_src+0x154>)
 801e24a:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801e24c:	68bb      	ldr	r3, [r7, #8]
 801e24e:	2b00      	cmp	r3, #0
 801e250:	d104      	bne.n	801e25c <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801e252:	4b22      	ldr	r3, [pc, #136]	@ (801e2dc <ip4_output_if_src+0x158>)
 801e254:	681a      	ldr	r2, [r3, #0]
 801e256:	69fb      	ldr	r3, [r7, #28]
 801e258:	60da      	str	r2, [r3, #12]
 801e25a:	e003      	b.n	801e264 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801e25c:	68bb      	ldr	r3, [r7, #8]
 801e25e:	681a      	ldr	r2, [r3, #0]
 801e260:	69fb      	ldr	r3, [r7, #28]
 801e262:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801e264:	69fb      	ldr	r3, [r7, #28]
 801e266:	2200      	movs	r2, #0
 801e268:	729a      	strb	r2, [r3, #10]
 801e26a:	2200      	movs	r2, #0
 801e26c:	72da      	strb	r2, [r3, #11]
 801e26e:	e00f      	b.n	801e290 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801e270:	68fb      	ldr	r3, [r7, #12]
 801e272:	895b      	ldrh	r3, [r3, #10]
 801e274:	2b13      	cmp	r3, #19
 801e276:	d802      	bhi.n	801e27e <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801e278:	f06f 0301 	mvn.w	r3, #1
 801e27c:	e020      	b.n	801e2c0 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801e27e:	68fb      	ldr	r3, [r7, #12]
 801e280:	685b      	ldr	r3, [r3, #4]
 801e282:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801e284:	69fb      	ldr	r3, [r7, #28]
 801e286:	691b      	ldr	r3, [r3, #16]
 801e288:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801e28a:	f107 0314 	add.w	r3, r7, #20
 801e28e:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801e290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e292:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801e294:	2b00      	cmp	r3, #0
 801e296:	d00c      	beq.n	801e2b2 <ip4_output_if_src+0x12e>
 801e298:	68fb      	ldr	r3, [r7, #12]
 801e29a:	891a      	ldrh	r2, [r3, #8]
 801e29c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e29e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801e2a0:	429a      	cmp	r2, r3
 801e2a2:	d906      	bls.n	801e2b2 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801e2a4:	687a      	ldr	r2, [r7, #4]
 801e2a6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801e2a8:	68f8      	ldr	r0, [r7, #12]
 801e2aa:	f000 fd53 	bl	801ed54 <ip4_frag>
 801e2ae:	4603      	mov	r3, r0
 801e2b0:	e006      	b.n	801e2c0 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801e2b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e2b4:	695b      	ldr	r3, [r3, #20]
 801e2b6:	687a      	ldr	r2, [r7, #4]
 801e2b8:	68f9      	ldr	r1, [r7, #12]
 801e2ba:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801e2bc:	4798      	blx	r3
 801e2be:	4603      	mov	r3, r0
}
 801e2c0:	4618      	mov	r0, r3
 801e2c2:	3720      	adds	r7, #32
 801e2c4:	46bd      	mov	sp, r7
 801e2c6:	bd80      	pop	{r7, pc}
 801e2c8:	08022f50 	.word	0x08022f50
 801e2cc:	08022f84 	.word	0x08022f84
 801e2d0:	08022f90 	.word	0x08022f90
 801e2d4:	08022fb8 	.word	0x08022fb8
 801e2d8:	2401462a 	.word	0x2401462a
 801e2dc:	08023b60 	.word	0x08023b60

0801e2e0 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801e2e0:	b480      	push	{r7}
 801e2e2:	b085      	sub	sp, #20
 801e2e4:	af00      	add	r7, sp, #0
 801e2e6:	6078      	str	r0, [r7, #4]
 801e2e8:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801e2ea:	687b      	ldr	r3, [r7, #4]
 801e2ec:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801e2ee:	687b      	ldr	r3, [r7, #4]
 801e2f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 801e2f4:	d002      	beq.n	801e2fc <ip4_addr_isbroadcast_u32+0x1c>
 801e2f6:	687b      	ldr	r3, [r7, #4]
 801e2f8:	2b00      	cmp	r3, #0
 801e2fa:	d101      	bne.n	801e300 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801e2fc:	2301      	movs	r3, #1
 801e2fe:	e02a      	b.n	801e356 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801e300:	683b      	ldr	r3, [r7, #0]
 801e302:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801e306:	f003 0302 	and.w	r3, r3, #2
 801e30a:	2b00      	cmp	r3, #0
 801e30c:	d101      	bne.n	801e312 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801e30e:	2300      	movs	r3, #0
 801e310:	e021      	b.n	801e356 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801e312:	683b      	ldr	r3, [r7, #0]
 801e314:	3304      	adds	r3, #4
 801e316:	681b      	ldr	r3, [r3, #0]
 801e318:	687a      	ldr	r2, [r7, #4]
 801e31a:	429a      	cmp	r2, r3
 801e31c:	d101      	bne.n	801e322 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801e31e:	2300      	movs	r3, #0
 801e320:	e019      	b.n	801e356 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801e322:	68fa      	ldr	r2, [r7, #12]
 801e324:	683b      	ldr	r3, [r7, #0]
 801e326:	3304      	adds	r3, #4
 801e328:	681b      	ldr	r3, [r3, #0]
 801e32a:	405a      	eors	r2, r3
 801e32c:	683b      	ldr	r3, [r7, #0]
 801e32e:	3308      	adds	r3, #8
 801e330:	681b      	ldr	r3, [r3, #0]
 801e332:	4013      	ands	r3, r2
 801e334:	2b00      	cmp	r3, #0
 801e336:	d10d      	bne.n	801e354 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801e338:	683b      	ldr	r3, [r7, #0]
 801e33a:	3308      	adds	r3, #8
 801e33c:	681b      	ldr	r3, [r3, #0]
 801e33e:	43da      	mvns	r2, r3
 801e340:	687b      	ldr	r3, [r7, #4]
 801e342:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801e344:	683b      	ldr	r3, [r7, #0]
 801e346:	3308      	adds	r3, #8
 801e348:	681b      	ldr	r3, [r3, #0]
 801e34a:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801e34c:	429a      	cmp	r2, r3
 801e34e:	d101      	bne.n	801e354 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801e350:	2301      	movs	r3, #1
 801e352:	e000      	b.n	801e356 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801e354:	2300      	movs	r3, #0
  }
}
 801e356:	4618      	mov	r0, r3
 801e358:	3714      	adds	r7, #20
 801e35a:	46bd      	mov	sp, r7
 801e35c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e360:	4770      	bx	lr
	...

0801e364 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801e364:	b580      	push	{r7, lr}
 801e366:	b084      	sub	sp, #16
 801e368:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801e36a:	2300      	movs	r3, #0
 801e36c:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801e36e:	4b12      	ldr	r3, [pc, #72]	@ (801e3b8 <ip_reass_tmr+0x54>)
 801e370:	681b      	ldr	r3, [r3, #0]
 801e372:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801e374:	e018      	b.n	801e3a8 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801e376:	68fb      	ldr	r3, [r7, #12]
 801e378:	7fdb      	ldrb	r3, [r3, #31]
 801e37a:	2b00      	cmp	r3, #0
 801e37c:	d00b      	beq.n	801e396 <ip_reass_tmr+0x32>
      r->timer--;
 801e37e:	68fb      	ldr	r3, [r7, #12]
 801e380:	7fdb      	ldrb	r3, [r3, #31]
 801e382:	3b01      	subs	r3, #1
 801e384:	b2da      	uxtb	r2, r3
 801e386:	68fb      	ldr	r3, [r7, #12]
 801e388:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801e38a:	68fb      	ldr	r3, [r7, #12]
 801e38c:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801e38e:	68fb      	ldr	r3, [r7, #12]
 801e390:	681b      	ldr	r3, [r3, #0]
 801e392:	60fb      	str	r3, [r7, #12]
 801e394:	e008      	b.n	801e3a8 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801e396:	68fb      	ldr	r3, [r7, #12]
 801e398:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801e39a:	68fb      	ldr	r3, [r7, #12]
 801e39c:	681b      	ldr	r3, [r3, #0]
 801e39e:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801e3a0:	68b9      	ldr	r1, [r7, #8]
 801e3a2:	6878      	ldr	r0, [r7, #4]
 801e3a4:	f000 f80a 	bl	801e3bc <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801e3a8:	68fb      	ldr	r3, [r7, #12]
 801e3aa:	2b00      	cmp	r3, #0
 801e3ac:	d1e3      	bne.n	801e376 <ip_reass_tmr+0x12>
    }
  }
}
 801e3ae:	bf00      	nop
 801e3b0:	bf00      	nop
 801e3b2:	3710      	adds	r7, #16
 801e3b4:	46bd      	mov	sp, r7
 801e3b6:	bd80      	pop	{r7, pc}
 801e3b8:	2401462c 	.word	0x2401462c

0801e3bc <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801e3bc:	b580      	push	{r7, lr}
 801e3be:	b088      	sub	sp, #32
 801e3c0:	af00      	add	r7, sp, #0
 801e3c2:	6078      	str	r0, [r7, #4]
 801e3c4:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801e3c6:	2300      	movs	r3, #0
 801e3c8:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801e3ca:	683a      	ldr	r2, [r7, #0]
 801e3cc:	687b      	ldr	r3, [r7, #4]
 801e3ce:	429a      	cmp	r2, r3
 801e3d0:	d105      	bne.n	801e3de <ip_reass_free_complete_datagram+0x22>
 801e3d2:	4b45      	ldr	r3, [pc, #276]	@ (801e4e8 <ip_reass_free_complete_datagram+0x12c>)
 801e3d4:	22ab      	movs	r2, #171	@ 0xab
 801e3d6:	4945      	ldr	r1, [pc, #276]	@ (801e4ec <ip_reass_free_complete_datagram+0x130>)
 801e3d8:	4845      	ldr	r0, [pc, #276]	@ (801e4f0 <ip_reass_free_complete_datagram+0x134>)
 801e3da:	f001 f987 	bl	801f6ec <iprintf>
  if (prev != NULL) {
 801e3de:	683b      	ldr	r3, [r7, #0]
 801e3e0:	2b00      	cmp	r3, #0
 801e3e2:	d00a      	beq.n	801e3fa <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801e3e4:	683b      	ldr	r3, [r7, #0]
 801e3e6:	681b      	ldr	r3, [r3, #0]
 801e3e8:	687a      	ldr	r2, [r7, #4]
 801e3ea:	429a      	cmp	r2, r3
 801e3ec:	d005      	beq.n	801e3fa <ip_reass_free_complete_datagram+0x3e>
 801e3ee:	4b3e      	ldr	r3, [pc, #248]	@ (801e4e8 <ip_reass_free_complete_datagram+0x12c>)
 801e3f0:	22ad      	movs	r2, #173	@ 0xad
 801e3f2:	4940      	ldr	r1, [pc, #256]	@ (801e4f4 <ip_reass_free_complete_datagram+0x138>)
 801e3f4:	483e      	ldr	r0, [pc, #248]	@ (801e4f0 <ip_reass_free_complete_datagram+0x134>)
 801e3f6:	f001 f979 	bl	801f6ec <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801e3fa:	687b      	ldr	r3, [r7, #4]
 801e3fc:	685b      	ldr	r3, [r3, #4]
 801e3fe:	685b      	ldr	r3, [r3, #4]
 801e400:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801e402:	697b      	ldr	r3, [r7, #20]
 801e404:	889b      	ldrh	r3, [r3, #4]
 801e406:	b29b      	uxth	r3, r3
 801e408:	2b00      	cmp	r3, #0
 801e40a:	d12a      	bne.n	801e462 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801e40c:	687b      	ldr	r3, [r7, #4]
 801e40e:	685b      	ldr	r3, [r3, #4]
 801e410:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801e412:	697b      	ldr	r3, [r7, #20]
 801e414:	681a      	ldr	r2, [r3, #0]
 801e416:	687b      	ldr	r3, [r7, #4]
 801e418:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801e41a:	69bb      	ldr	r3, [r7, #24]
 801e41c:	6858      	ldr	r0, [r3, #4]
 801e41e:	687b      	ldr	r3, [r7, #4]
 801e420:	3308      	adds	r3, #8
 801e422:	2214      	movs	r2, #20
 801e424:	4619      	mov	r1, r3
 801e426:	f001 fb9c 	bl	801fb62 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801e42a:	2101      	movs	r1, #1
 801e42c:	69b8      	ldr	r0, [r7, #24]
 801e42e:	f7ff fc47 	bl	801dcc0 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801e432:	69b8      	ldr	r0, [r7, #24]
 801e434:	f7f8 faae 	bl	8016994 <pbuf_clen>
 801e438:	4603      	mov	r3, r0
 801e43a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801e43c:	8bfa      	ldrh	r2, [r7, #30]
 801e43e:	8a7b      	ldrh	r3, [r7, #18]
 801e440:	4413      	add	r3, r2
 801e442:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801e446:	db05      	blt.n	801e454 <ip_reass_free_complete_datagram+0x98>
 801e448:	4b27      	ldr	r3, [pc, #156]	@ (801e4e8 <ip_reass_free_complete_datagram+0x12c>)
 801e44a:	22bc      	movs	r2, #188	@ 0xbc
 801e44c:	492a      	ldr	r1, [pc, #168]	@ (801e4f8 <ip_reass_free_complete_datagram+0x13c>)
 801e44e:	4828      	ldr	r0, [pc, #160]	@ (801e4f0 <ip_reass_free_complete_datagram+0x134>)
 801e450:	f001 f94c 	bl	801f6ec <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801e454:	8bfa      	ldrh	r2, [r7, #30]
 801e456:	8a7b      	ldrh	r3, [r7, #18]
 801e458:	4413      	add	r3, r2
 801e45a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801e45c:	69b8      	ldr	r0, [r7, #24]
 801e45e:	f7f8 fa0b 	bl	8016878 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801e462:	687b      	ldr	r3, [r7, #4]
 801e464:	685b      	ldr	r3, [r3, #4]
 801e466:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801e468:	e01f      	b.n	801e4aa <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801e46a:	69bb      	ldr	r3, [r7, #24]
 801e46c:	685b      	ldr	r3, [r3, #4]
 801e46e:	617b      	str	r3, [r7, #20]
    pcur = p;
 801e470:	69bb      	ldr	r3, [r7, #24]
 801e472:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801e474:	697b      	ldr	r3, [r7, #20]
 801e476:	681b      	ldr	r3, [r3, #0]
 801e478:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801e47a:	68f8      	ldr	r0, [r7, #12]
 801e47c:	f7f8 fa8a 	bl	8016994 <pbuf_clen>
 801e480:	4603      	mov	r3, r0
 801e482:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801e484:	8bfa      	ldrh	r2, [r7, #30]
 801e486:	8a7b      	ldrh	r3, [r7, #18]
 801e488:	4413      	add	r3, r2
 801e48a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801e48e:	db05      	blt.n	801e49c <ip_reass_free_complete_datagram+0xe0>
 801e490:	4b15      	ldr	r3, [pc, #84]	@ (801e4e8 <ip_reass_free_complete_datagram+0x12c>)
 801e492:	22cc      	movs	r2, #204	@ 0xcc
 801e494:	4918      	ldr	r1, [pc, #96]	@ (801e4f8 <ip_reass_free_complete_datagram+0x13c>)
 801e496:	4816      	ldr	r0, [pc, #88]	@ (801e4f0 <ip_reass_free_complete_datagram+0x134>)
 801e498:	f001 f928 	bl	801f6ec <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801e49c:	8bfa      	ldrh	r2, [r7, #30]
 801e49e:	8a7b      	ldrh	r3, [r7, #18]
 801e4a0:	4413      	add	r3, r2
 801e4a2:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801e4a4:	68f8      	ldr	r0, [r7, #12]
 801e4a6:	f7f8 f9e7 	bl	8016878 <pbuf_free>
  while (p != NULL) {
 801e4aa:	69bb      	ldr	r3, [r7, #24]
 801e4ac:	2b00      	cmp	r3, #0
 801e4ae:	d1dc      	bne.n	801e46a <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801e4b0:	6839      	ldr	r1, [r7, #0]
 801e4b2:	6878      	ldr	r0, [r7, #4]
 801e4b4:	f000 f8c2 	bl	801e63c <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801e4b8:	4b10      	ldr	r3, [pc, #64]	@ (801e4fc <ip_reass_free_complete_datagram+0x140>)
 801e4ba:	881b      	ldrh	r3, [r3, #0]
 801e4bc:	8bfa      	ldrh	r2, [r7, #30]
 801e4be:	429a      	cmp	r2, r3
 801e4c0:	d905      	bls.n	801e4ce <ip_reass_free_complete_datagram+0x112>
 801e4c2:	4b09      	ldr	r3, [pc, #36]	@ (801e4e8 <ip_reass_free_complete_datagram+0x12c>)
 801e4c4:	22d2      	movs	r2, #210	@ 0xd2
 801e4c6:	490e      	ldr	r1, [pc, #56]	@ (801e500 <ip_reass_free_complete_datagram+0x144>)
 801e4c8:	4809      	ldr	r0, [pc, #36]	@ (801e4f0 <ip_reass_free_complete_datagram+0x134>)
 801e4ca:	f001 f90f 	bl	801f6ec <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801e4ce:	4b0b      	ldr	r3, [pc, #44]	@ (801e4fc <ip_reass_free_complete_datagram+0x140>)
 801e4d0:	881a      	ldrh	r2, [r3, #0]
 801e4d2:	8bfb      	ldrh	r3, [r7, #30]
 801e4d4:	1ad3      	subs	r3, r2, r3
 801e4d6:	b29a      	uxth	r2, r3
 801e4d8:	4b08      	ldr	r3, [pc, #32]	@ (801e4fc <ip_reass_free_complete_datagram+0x140>)
 801e4da:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801e4dc:	8bfb      	ldrh	r3, [r7, #30]
}
 801e4de:	4618      	mov	r0, r3
 801e4e0:	3720      	adds	r7, #32
 801e4e2:	46bd      	mov	sp, r7
 801e4e4:	bd80      	pop	{r7, pc}
 801e4e6:	bf00      	nop
 801e4e8:	08022fe8 	.word	0x08022fe8
 801e4ec:	08023024 	.word	0x08023024
 801e4f0:	08023030 	.word	0x08023030
 801e4f4:	08023058 	.word	0x08023058
 801e4f8:	0802306c 	.word	0x0802306c
 801e4fc:	24014630 	.word	0x24014630
 801e500:	0802308c 	.word	0x0802308c

0801e504 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801e504:	b580      	push	{r7, lr}
 801e506:	b08a      	sub	sp, #40	@ 0x28
 801e508:	af00      	add	r7, sp, #0
 801e50a:	6078      	str	r0, [r7, #4]
 801e50c:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801e50e:	2300      	movs	r3, #0
 801e510:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801e512:	2300      	movs	r3, #0
 801e514:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801e516:	2300      	movs	r3, #0
 801e518:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801e51a:	2300      	movs	r3, #0
 801e51c:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801e51e:	2300      	movs	r3, #0
 801e520:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801e522:	4b28      	ldr	r3, [pc, #160]	@ (801e5c4 <ip_reass_remove_oldest_datagram+0xc0>)
 801e524:	681b      	ldr	r3, [r3, #0]
 801e526:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801e528:	e030      	b.n	801e58c <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801e52a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e52c:	695a      	ldr	r2, [r3, #20]
 801e52e:	687b      	ldr	r3, [r7, #4]
 801e530:	68db      	ldr	r3, [r3, #12]
 801e532:	429a      	cmp	r2, r3
 801e534:	d10c      	bne.n	801e550 <ip_reass_remove_oldest_datagram+0x4c>
 801e536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e538:	699a      	ldr	r2, [r3, #24]
 801e53a:	687b      	ldr	r3, [r7, #4]
 801e53c:	691b      	ldr	r3, [r3, #16]
 801e53e:	429a      	cmp	r2, r3
 801e540:	d106      	bne.n	801e550 <ip_reass_remove_oldest_datagram+0x4c>
 801e542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e544:	899a      	ldrh	r2, [r3, #12]
 801e546:	687b      	ldr	r3, [r7, #4]
 801e548:	889b      	ldrh	r3, [r3, #4]
 801e54a:	b29b      	uxth	r3, r3
 801e54c:	429a      	cmp	r2, r3
 801e54e:	d014      	beq.n	801e57a <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801e550:	693b      	ldr	r3, [r7, #16]
 801e552:	3301      	adds	r3, #1
 801e554:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801e556:	6a3b      	ldr	r3, [r7, #32]
 801e558:	2b00      	cmp	r3, #0
 801e55a:	d104      	bne.n	801e566 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801e55c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e55e:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801e560:	69fb      	ldr	r3, [r7, #28]
 801e562:	61bb      	str	r3, [r7, #24]
 801e564:	e009      	b.n	801e57a <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801e566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e568:	7fda      	ldrb	r2, [r3, #31]
 801e56a:	6a3b      	ldr	r3, [r7, #32]
 801e56c:	7fdb      	ldrb	r3, [r3, #31]
 801e56e:	429a      	cmp	r2, r3
 801e570:	d803      	bhi.n	801e57a <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801e572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e574:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801e576:	69fb      	ldr	r3, [r7, #28]
 801e578:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801e57a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e57c:	681b      	ldr	r3, [r3, #0]
 801e57e:	2b00      	cmp	r3, #0
 801e580:	d001      	beq.n	801e586 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801e582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e584:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801e586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e588:	681b      	ldr	r3, [r3, #0]
 801e58a:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801e58c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e58e:	2b00      	cmp	r3, #0
 801e590:	d1cb      	bne.n	801e52a <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801e592:	6a3b      	ldr	r3, [r7, #32]
 801e594:	2b00      	cmp	r3, #0
 801e596:	d008      	beq.n	801e5aa <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801e598:	69b9      	ldr	r1, [r7, #24]
 801e59a:	6a38      	ldr	r0, [r7, #32]
 801e59c:	f7ff ff0e 	bl	801e3bc <ip_reass_free_complete_datagram>
 801e5a0:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801e5a2:	697a      	ldr	r2, [r7, #20]
 801e5a4:	68fb      	ldr	r3, [r7, #12]
 801e5a6:	4413      	add	r3, r2
 801e5a8:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801e5aa:	697a      	ldr	r2, [r7, #20]
 801e5ac:	683b      	ldr	r3, [r7, #0]
 801e5ae:	429a      	cmp	r2, r3
 801e5b0:	da02      	bge.n	801e5b8 <ip_reass_remove_oldest_datagram+0xb4>
 801e5b2:	693b      	ldr	r3, [r7, #16]
 801e5b4:	2b01      	cmp	r3, #1
 801e5b6:	dcac      	bgt.n	801e512 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801e5b8:	697b      	ldr	r3, [r7, #20]
}
 801e5ba:	4618      	mov	r0, r3
 801e5bc:	3728      	adds	r7, #40	@ 0x28
 801e5be:	46bd      	mov	sp, r7
 801e5c0:	bd80      	pop	{r7, pc}
 801e5c2:	bf00      	nop
 801e5c4:	2401462c 	.word	0x2401462c

0801e5c8 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801e5c8:	b580      	push	{r7, lr}
 801e5ca:	b084      	sub	sp, #16
 801e5cc:	af00      	add	r7, sp, #0
 801e5ce:	6078      	str	r0, [r7, #4]
 801e5d0:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801e5d2:	2004      	movs	r0, #4
 801e5d4:	f7f7 fa38 	bl	8015a48 <memp_malloc>
 801e5d8:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801e5da:	68fb      	ldr	r3, [r7, #12]
 801e5dc:	2b00      	cmp	r3, #0
 801e5de:	d110      	bne.n	801e602 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801e5e0:	6839      	ldr	r1, [r7, #0]
 801e5e2:	6878      	ldr	r0, [r7, #4]
 801e5e4:	f7ff ff8e 	bl	801e504 <ip_reass_remove_oldest_datagram>
 801e5e8:	4602      	mov	r2, r0
 801e5ea:	683b      	ldr	r3, [r7, #0]
 801e5ec:	4293      	cmp	r3, r2
 801e5ee:	dc03      	bgt.n	801e5f8 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801e5f0:	2004      	movs	r0, #4
 801e5f2:	f7f7 fa29 	bl	8015a48 <memp_malloc>
 801e5f6:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801e5f8:	68fb      	ldr	r3, [r7, #12]
 801e5fa:	2b00      	cmp	r3, #0
 801e5fc:	d101      	bne.n	801e602 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801e5fe:	2300      	movs	r3, #0
 801e600:	e016      	b.n	801e630 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801e602:	2220      	movs	r2, #32
 801e604:	2100      	movs	r1, #0
 801e606:	68f8      	ldr	r0, [r7, #12]
 801e608:	f001 f9c8 	bl	801f99c <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801e60c:	68fb      	ldr	r3, [r7, #12]
 801e60e:	220f      	movs	r2, #15
 801e610:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801e612:	4b09      	ldr	r3, [pc, #36]	@ (801e638 <ip_reass_enqueue_new_datagram+0x70>)
 801e614:	681a      	ldr	r2, [r3, #0]
 801e616:	68fb      	ldr	r3, [r7, #12]
 801e618:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801e61a:	4a07      	ldr	r2, [pc, #28]	@ (801e638 <ip_reass_enqueue_new_datagram+0x70>)
 801e61c:	68fb      	ldr	r3, [r7, #12]
 801e61e:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801e620:	68fb      	ldr	r3, [r7, #12]
 801e622:	3308      	adds	r3, #8
 801e624:	2214      	movs	r2, #20
 801e626:	6879      	ldr	r1, [r7, #4]
 801e628:	4618      	mov	r0, r3
 801e62a:	f001 fa9a 	bl	801fb62 <memcpy>
  return ipr;
 801e62e:	68fb      	ldr	r3, [r7, #12]
}
 801e630:	4618      	mov	r0, r3
 801e632:	3710      	adds	r7, #16
 801e634:	46bd      	mov	sp, r7
 801e636:	bd80      	pop	{r7, pc}
 801e638:	2401462c 	.word	0x2401462c

0801e63c <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801e63c:	b580      	push	{r7, lr}
 801e63e:	b082      	sub	sp, #8
 801e640:	af00      	add	r7, sp, #0
 801e642:	6078      	str	r0, [r7, #4]
 801e644:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801e646:	4b10      	ldr	r3, [pc, #64]	@ (801e688 <ip_reass_dequeue_datagram+0x4c>)
 801e648:	681b      	ldr	r3, [r3, #0]
 801e64a:	687a      	ldr	r2, [r7, #4]
 801e64c:	429a      	cmp	r2, r3
 801e64e:	d104      	bne.n	801e65a <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801e650:	687b      	ldr	r3, [r7, #4]
 801e652:	681b      	ldr	r3, [r3, #0]
 801e654:	4a0c      	ldr	r2, [pc, #48]	@ (801e688 <ip_reass_dequeue_datagram+0x4c>)
 801e656:	6013      	str	r3, [r2, #0]
 801e658:	e00d      	b.n	801e676 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801e65a:	683b      	ldr	r3, [r7, #0]
 801e65c:	2b00      	cmp	r3, #0
 801e65e:	d106      	bne.n	801e66e <ip_reass_dequeue_datagram+0x32>
 801e660:	4b0a      	ldr	r3, [pc, #40]	@ (801e68c <ip_reass_dequeue_datagram+0x50>)
 801e662:	f240 1245 	movw	r2, #325	@ 0x145
 801e666:	490a      	ldr	r1, [pc, #40]	@ (801e690 <ip_reass_dequeue_datagram+0x54>)
 801e668:	480a      	ldr	r0, [pc, #40]	@ (801e694 <ip_reass_dequeue_datagram+0x58>)
 801e66a:	f001 f83f 	bl	801f6ec <iprintf>
    prev->next = ipr->next;
 801e66e:	687b      	ldr	r3, [r7, #4]
 801e670:	681a      	ldr	r2, [r3, #0]
 801e672:	683b      	ldr	r3, [r7, #0]
 801e674:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801e676:	6879      	ldr	r1, [r7, #4]
 801e678:	2004      	movs	r0, #4
 801e67a:	f7f7 fa5b 	bl	8015b34 <memp_free>
}
 801e67e:	bf00      	nop
 801e680:	3708      	adds	r7, #8
 801e682:	46bd      	mov	sp, r7
 801e684:	bd80      	pop	{r7, pc}
 801e686:	bf00      	nop
 801e688:	2401462c 	.word	0x2401462c
 801e68c:	08022fe8 	.word	0x08022fe8
 801e690:	080230b0 	.word	0x080230b0
 801e694:	08023030 	.word	0x08023030

0801e698 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801e698:	b580      	push	{r7, lr}
 801e69a:	b08c      	sub	sp, #48	@ 0x30
 801e69c:	af00      	add	r7, sp, #0
 801e69e:	60f8      	str	r0, [r7, #12]
 801e6a0:	60b9      	str	r1, [r7, #8]
 801e6a2:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801e6a4:	2300      	movs	r3, #0
 801e6a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801e6a8:	2301      	movs	r3, #1
 801e6aa:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801e6ac:	68bb      	ldr	r3, [r7, #8]
 801e6ae:	685b      	ldr	r3, [r3, #4]
 801e6b0:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801e6b2:	69fb      	ldr	r3, [r7, #28]
 801e6b4:	885b      	ldrh	r3, [r3, #2]
 801e6b6:	b29b      	uxth	r3, r3
 801e6b8:	4618      	mov	r0, r3
 801e6ba:	f7f7 f877 	bl	80157ac <lwip_htons>
 801e6be:	4603      	mov	r3, r0
 801e6c0:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801e6c2:	69fb      	ldr	r3, [r7, #28]
 801e6c4:	781b      	ldrb	r3, [r3, #0]
 801e6c6:	f003 030f 	and.w	r3, r3, #15
 801e6ca:	b2db      	uxtb	r3, r3
 801e6cc:	009b      	lsls	r3, r3, #2
 801e6ce:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801e6d0:	7e7b      	ldrb	r3, [r7, #25]
 801e6d2:	b29b      	uxth	r3, r3
 801e6d4:	8b7a      	ldrh	r2, [r7, #26]
 801e6d6:	429a      	cmp	r2, r3
 801e6d8:	d202      	bcs.n	801e6e0 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801e6da:	f04f 33ff 	mov.w	r3, #4294967295
 801e6de:	e135      	b.n	801e94c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801e6e0:	7e7b      	ldrb	r3, [r7, #25]
 801e6e2:	b29b      	uxth	r3, r3
 801e6e4:	8b7a      	ldrh	r2, [r7, #26]
 801e6e6:	1ad3      	subs	r3, r2, r3
 801e6e8:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801e6ea:	69fb      	ldr	r3, [r7, #28]
 801e6ec:	88db      	ldrh	r3, [r3, #6]
 801e6ee:	b29b      	uxth	r3, r3
 801e6f0:	4618      	mov	r0, r3
 801e6f2:	f7f7 f85b 	bl	80157ac <lwip_htons>
 801e6f6:	4603      	mov	r3, r0
 801e6f8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801e6fc:	b29b      	uxth	r3, r3
 801e6fe:	00db      	lsls	r3, r3, #3
 801e700:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801e702:	68bb      	ldr	r3, [r7, #8]
 801e704:	685b      	ldr	r3, [r3, #4]
 801e706:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 801e708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e70a:	2200      	movs	r2, #0
 801e70c:	701a      	strb	r2, [r3, #0]
 801e70e:	2200      	movs	r2, #0
 801e710:	705a      	strb	r2, [r3, #1]
 801e712:	2200      	movs	r2, #0
 801e714:	709a      	strb	r2, [r3, #2]
 801e716:	2200      	movs	r2, #0
 801e718:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801e71a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e71c:	8afa      	ldrh	r2, [r7, #22]
 801e71e:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801e720:	8afa      	ldrh	r2, [r7, #22]
 801e722:	8b7b      	ldrh	r3, [r7, #26]
 801e724:	4413      	add	r3, r2
 801e726:	b29a      	uxth	r2, r3
 801e728:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e72a:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801e72c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e72e:	88db      	ldrh	r3, [r3, #6]
 801e730:	b29b      	uxth	r3, r3
 801e732:	8afa      	ldrh	r2, [r7, #22]
 801e734:	429a      	cmp	r2, r3
 801e736:	d902      	bls.n	801e73e <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801e738:	f04f 33ff 	mov.w	r3, #4294967295
 801e73c:	e106      	b.n	801e94c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801e73e:	68fb      	ldr	r3, [r7, #12]
 801e740:	685b      	ldr	r3, [r3, #4]
 801e742:	627b      	str	r3, [r7, #36]	@ 0x24
 801e744:	e068      	b.n	801e818 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801e746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e748:	685b      	ldr	r3, [r3, #4]
 801e74a:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801e74c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e74e:	889b      	ldrh	r3, [r3, #4]
 801e750:	b29a      	uxth	r2, r3
 801e752:	693b      	ldr	r3, [r7, #16]
 801e754:	889b      	ldrh	r3, [r3, #4]
 801e756:	b29b      	uxth	r3, r3
 801e758:	429a      	cmp	r2, r3
 801e75a:	d235      	bcs.n	801e7c8 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801e75c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e75e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801e760:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801e762:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e764:	2b00      	cmp	r3, #0
 801e766:	d020      	beq.n	801e7aa <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801e768:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e76a:	889b      	ldrh	r3, [r3, #4]
 801e76c:	b29a      	uxth	r2, r3
 801e76e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e770:	88db      	ldrh	r3, [r3, #6]
 801e772:	b29b      	uxth	r3, r3
 801e774:	429a      	cmp	r2, r3
 801e776:	d307      	bcc.n	801e788 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801e778:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e77a:	88db      	ldrh	r3, [r3, #6]
 801e77c:	b29a      	uxth	r2, r3
 801e77e:	693b      	ldr	r3, [r7, #16]
 801e780:	889b      	ldrh	r3, [r3, #4]
 801e782:	b29b      	uxth	r3, r3
 801e784:	429a      	cmp	r2, r3
 801e786:	d902      	bls.n	801e78e <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801e788:	f04f 33ff 	mov.w	r3, #4294967295
 801e78c:	e0de      	b.n	801e94c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801e78e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e790:	68ba      	ldr	r2, [r7, #8]
 801e792:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801e794:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e796:	88db      	ldrh	r3, [r3, #6]
 801e798:	b29a      	uxth	r2, r3
 801e79a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e79c:	889b      	ldrh	r3, [r3, #4]
 801e79e:	b29b      	uxth	r3, r3
 801e7a0:	429a      	cmp	r2, r3
 801e7a2:	d03d      	beq.n	801e820 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801e7a4:	2300      	movs	r3, #0
 801e7a6:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801e7a8:	e03a      	b.n	801e820 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801e7aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e7ac:	88db      	ldrh	r3, [r3, #6]
 801e7ae:	b29a      	uxth	r2, r3
 801e7b0:	693b      	ldr	r3, [r7, #16]
 801e7b2:	889b      	ldrh	r3, [r3, #4]
 801e7b4:	b29b      	uxth	r3, r3
 801e7b6:	429a      	cmp	r2, r3
 801e7b8:	d902      	bls.n	801e7c0 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801e7ba:	f04f 33ff 	mov.w	r3, #4294967295
 801e7be:	e0c5      	b.n	801e94c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801e7c0:	68fb      	ldr	r3, [r7, #12]
 801e7c2:	68ba      	ldr	r2, [r7, #8]
 801e7c4:	605a      	str	r2, [r3, #4]
      break;
 801e7c6:	e02b      	b.n	801e820 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801e7c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e7ca:	889b      	ldrh	r3, [r3, #4]
 801e7cc:	b29a      	uxth	r2, r3
 801e7ce:	693b      	ldr	r3, [r7, #16]
 801e7d0:	889b      	ldrh	r3, [r3, #4]
 801e7d2:	b29b      	uxth	r3, r3
 801e7d4:	429a      	cmp	r2, r3
 801e7d6:	d102      	bne.n	801e7de <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801e7d8:	f04f 33ff 	mov.w	r3, #4294967295
 801e7dc:	e0b6      	b.n	801e94c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801e7de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e7e0:	889b      	ldrh	r3, [r3, #4]
 801e7e2:	b29a      	uxth	r2, r3
 801e7e4:	693b      	ldr	r3, [r7, #16]
 801e7e6:	88db      	ldrh	r3, [r3, #6]
 801e7e8:	b29b      	uxth	r3, r3
 801e7ea:	429a      	cmp	r2, r3
 801e7ec:	d202      	bcs.n	801e7f4 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801e7ee:	f04f 33ff 	mov.w	r3, #4294967295
 801e7f2:	e0ab      	b.n	801e94c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801e7f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e7f6:	2b00      	cmp	r3, #0
 801e7f8:	d009      	beq.n	801e80e <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801e7fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e7fc:	88db      	ldrh	r3, [r3, #6]
 801e7fe:	b29a      	uxth	r2, r3
 801e800:	693b      	ldr	r3, [r7, #16]
 801e802:	889b      	ldrh	r3, [r3, #4]
 801e804:	b29b      	uxth	r3, r3
 801e806:	429a      	cmp	r2, r3
 801e808:	d001      	beq.n	801e80e <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801e80a:	2300      	movs	r3, #0
 801e80c:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801e80e:	693b      	ldr	r3, [r7, #16]
 801e810:	681b      	ldr	r3, [r3, #0]
 801e812:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 801e814:	693b      	ldr	r3, [r7, #16]
 801e816:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 801e818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e81a:	2b00      	cmp	r3, #0
 801e81c:	d193      	bne.n	801e746 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801e81e:	e000      	b.n	801e822 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801e820:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801e822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e824:	2b00      	cmp	r3, #0
 801e826:	d12d      	bne.n	801e884 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801e828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e82a:	2b00      	cmp	r3, #0
 801e82c:	d01c      	beq.n	801e868 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801e82e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e830:	88db      	ldrh	r3, [r3, #6]
 801e832:	b29a      	uxth	r2, r3
 801e834:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e836:	889b      	ldrh	r3, [r3, #4]
 801e838:	b29b      	uxth	r3, r3
 801e83a:	429a      	cmp	r2, r3
 801e83c:	d906      	bls.n	801e84c <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801e83e:	4b45      	ldr	r3, [pc, #276]	@ (801e954 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801e840:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 801e844:	4944      	ldr	r1, [pc, #272]	@ (801e958 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801e846:	4845      	ldr	r0, [pc, #276]	@ (801e95c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801e848:	f000 ff50 	bl	801f6ec <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801e84c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e84e:	68ba      	ldr	r2, [r7, #8]
 801e850:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801e852:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e854:	88db      	ldrh	r3, [r3, #6]
 801e856:	b29a      	uxth	r2, r3
 801e858:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e85a:	889b      	ldrh	r3, [r3, #4]
 801e85c:	b29b      	uxth	r3, r3
 801e85e:	429a      	cmp	r2, r3
 801e860:	d010      	beq.n	801e884 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801e862:	2300      	movs	r3, #0
 801e864:	623b      	str	r3, [r7, #32]
 801e866:	e00d      	b.n	801e884 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801e868:	68fb      	ldr	r3, [r7, #12]
 801e86a:	685b      	ldr	r3, [r3, #4]
 801e86c:	2b00      	cmp	r3, #0
 801e86e:	d006      	beq.n	801e87e <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801e870:	4b38      	ldr	r3, [pc, #224]	@ (801e954 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801e872:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 801e876:	493a      	ldr	r1, [pc, #232]	@ (801e960 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801e878:	4838      	ldr	r0, [pc, #224]	@ (801e95c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801e87a:	f000 ff37 	bl	801f6ec <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801e87e:	68fb      	ldr	r3, [r7, #12]
 801e880:	68ba      	ldr	r2, [r7, #8]
 801e882:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801e884:	687b      	ldr	r3, [r7, #4]
 801e886:	2b00      	cmp	r3, #0
 801e888:	d105      	bne.n	801e896 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801e88a:	68fb      	ldr	r3, [r7, #12]
 801e88c:	7f9b      	ldrb	r3, [r3, #30]
 801e88e:	f003 0301 	and.w	r3, r3, #1
 801e892:	2b00      	cmp	r3, #0
 801e894:	d059      	beq.n	801e94a <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801e896:	6a3b      	ldr	r3, [r7, #32]
 801e898:	2b00      	cmp	r3, #0
 801e89a:	d04f      	beq.n	801e93c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801e89c:	68fb      	ldr	r3, [r7, #12]
 801e89e:	685b      	ldr	r3, [r3, #4]
 801e8a0:	2b00      	cmp	r3, #0
 801e8a2:	d006      	beq.n	801e8b2 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801e8a4:	68fb      	ldr	r3, [r7, #12]
 801e8a6:	685b      	ldr	r3, [r3, #4]
 801e8a8:	685b      	ldr	r3, [r3, #4]
 801e8aa:	889b      	ldrh	r3, [r3, #4]
 801e8ac:	b29b      	uxth	r3, r3
 801e8ae:	2b00      	cmp	r3, #0
 801e8b0:	d002      	beq.n	801e8b8 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801e8b2:	2300      	movs	r3, #0
 801e8b4:	623b      	str	r3, [r7, #32]
 801e8b6:	e041      	b.n	801e93c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801e8b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e8ba:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 801e8bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e8be:	681b      	ldr	r3, [r3, #0]
 801e8c0:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801e8c2:	e012      	b.n	801e8ea <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801e8c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e8c6:	685b      	ldr	r3, [r3, #4]
 801e8c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 801e8ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e8cc:	88db      	ldrh	r3, [r3, #6]
 801e8ce:	b29a      	uxth	r2, r3
 801e8d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e8d2:	889b      	ldrh	r3, [r3, #4]
 801e8d4:	b29b      	uxth	r3, r3
 801e8d6:	429a      	cmp	r2, r3
 801e8d8:	d002      	beq.n	801e8e0 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801e8da:	2300      	movs	r3, #0
 801e8dc:	623b      	str	r3, [r7, #32]
            break;
 801e8de:	e007      	b.n	801e8f0 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801e8e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e8e2:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 801e8e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e8e6:	681b      	ldr	r3, [r3, #0]
 801e8e8:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801e8ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e8ec:	2b00      	cmp	r3, #0
 801e8ee:	d1e9      	bne.n	801e8c4 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801e8f0:	6a3b      	ldr	r3, [r7, #32]
 801e8f2:	2b00      	cmp	r3, #0
 801e8f4:	d022      	beq.n	801e93c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801e8f6:	68fb      	ldr	r3, [r7, #12]
 801e8f8:	685b      	ldr	r3, [r3, #4]
 801e8fa:	2b00      	cmp	r3, #0
 801e8fc:	d106      	bne.n	801e90c <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801e8fe:	4b15      	ldr	r3, [pc, #84]	@ (801e954 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801e900:	f240 12df 	movw	r2, #479	@ 0x1df
 801e904:	4917      	ldr	r1, [pc, #92]	@ (801e964 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801e906:	4815      	ldr	r0, [pc, #84]	@ (801e95c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801e908:	f000 fef0 	bl	801f6ec <iprintf>
          LWIP_ASSERT("sanity check",
 801e90c:	68fb      	ldr	r3, [r7, #12]
 801e90e:	685b      	ldr	r3, [r3, #4]
 801e910:	685b      	ldr	r3, [r3, #4]
 801e912:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801e914:	429a      	cmp	r2, r3
 801e916:	d106      	bne.n	801e926 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801e918:	4b0e      	ldr	r3, [pc, #56]	@ (801e954 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801e91a:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 801e91e:	4911      	ldr	r1, [pc, #68]	@ (801e964 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801e920:	480e      	ldr	r0, [pc, #56]	@ (801e95c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801e922:	f000 fee3 	bl	801f6ec <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801e926:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e928:	681b      	ldr	r3, [r3, #0]
 801e92a:	2b00      	cmp	r3, #0
 801e92c:	d006      	beq.n	801e93c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801e92e:	4b09      	ldr	r3, [pc, #36]	@ (801e954 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801e930:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 801e934:	490c      	ldr	r1, [pc, #48]	@ (801e968 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801e936:	4809      	ldr	r0, [pc, #36]	@ (801e95c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801e938:	f000 fed8 	bl	801f6ec <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801e93c:	6a3b      	ldr	r3, [r7, #32]
 801e93e:	2b00      	cmp	r3, #0
 801e940:	bf14      	ite	ne
 801e942:	2301      	movne	r3, #1
 801e944:	2300      	moveq	r3, #0
 801e946:	b2db      	uxtb	r3, r3
 801e948:	e000      	b.n	801e94c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801e94a:	2300      	movs	r3, #0
}
 801e94c:	4618      	mov	r0, r3
 801e94e:	3730      	adds	r7, #48	@ 0x30
 801e950:	46bd      	mov	sp, r7
 801e952:	bd80      	pop	{r7, pc}
 801e954:	08022fe8 	.word	0x08022fe8
 801e958:	080230cc 	.word	0x080230cc
 801e95c:	08023030 	.word	0x08023030
 801e960:	080230ec 	.word	0x080230ec
 801e964:	08023124 	.word	0x08023124
 801e968:	08023134 	.word	0x08023134

0801e96c <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801e96c:	b580      	push	{r7, lr}
 801e96e:	b08e      	sub	sp, #56	@ 0x38
 801e970:	af00      	add	r7, sp, #0
 801e972:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801e974:	687b      	ldr	r3, [r7, #4]
 801e976:	685b      	ldr	r3, [r3, #4]
 801e978:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801e97a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e97c:	781b      	ldrb	r3, [r3, #0]
 801e97e:	f003 030f 	and.w	r3, r3, #15
 801e982:	b2db      	uxtb	r3, r3
 801e984:	009b      	lsls	r3, r3, #2
 801e986:	b2db      	uxtb	r3, r3
 801e988:	2b14      	cmp	r3, #20
 801e98a:	f040 8171 	bne.w	801ec70 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801e98e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e990:	88db      	ldrh	r3, [r3, #6]
 801e992:	b29b      	uxth	r3, r3
 801e994:	4618      	mov	r0, r3
 801e996:	f7f6 ff09 	bl	80157ac <lwip_htons>
 801e99a:	4603      	mov	r3, r0
 801e99c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801e9a0:	b29b      	uxth	r3, r3
 801e9a2:	00db      	lsls	r3, r3, #3
 801e9a4:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801e9a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e9a8:	885b      	ldrh	r3, [r3, #2]
 801e9aa:	b29b      	uxth	r3, r3
 801e9ac:	4618      	mov	r0, r3
 801e9ae:	f7f6 fefd 	bl	80157ac <lwip_htons>
 801e9b2:	4603      	mov	r3, r0
 801e9b4:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801e9b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e9b8:	781b      	ldrb	r3, [r3, #0]
 801e9ba:	f003 030f 	and.w	r3, r3, #15
 801e9be:	b2db      	uxtb	r3, r3
 801e9c0:	009b      	lsls	r3, r3, #2
 801e9c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 801e9c6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801e9ca:	b29b      	uxth	r3, r3
 801e9cc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801e9ce:	429a      	cmp	r2, r3
 801e9d0:	f0c0 8150 	bcc.w	801ec74 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801e9d4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801e9d8:	b29b      	uxth	r3, r3
 801e9da:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801e9dc:	1ad3      	subs	r3, r2, r3
 801e9de:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801e9e0:	6878      	ldr	r0, [r7, #4]
 801e9e2:	f7f7 ffd7 	bl	8016994 <pbuf_clen>
 801e9e6:	4603      	mov	r3, r0
 801e9e8:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801e9ea:	4b8c      	ldr	r3, [pc, #560]	@ (801ec1c <ip4_reass+0x2b0>)
 801e9ec:	881b      	ldrh	r3, [r3, #0]
 801e9ee:	461a      	mov	r2, r3
 801e9f0:	8c3b      	ldrh	r3, [r7, #32]
 801e9f2:	4413      	add	r3, r2
 801e9f4:	2b0a      	cmp	r3, #10
 801e9f6:	dd10      	ble.n	801ea1a <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801e9f8:	8c3b      	ldrh	r3, [r7, #32]
 801e9fa:	4619      	mov	r1, r3
 801e9fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801e9fe:	f7ff fd81 	bl	801e504 <ip_reass_remove_oldest_datagram>
 801ea02:	4603      	mov	r3, r0
 801ea04:	2b00      	cmp	r3, #0
 801ea06:	f000 8137 	beq.w	801ec78 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801ea0a:	4b84      	ldr	r3, [pc, #528]	@ (801ec1c <ip4_reass+0x2b0>)
 801ea0c:	881b      	ldrh	r3, [r3, #0]
 801ea0e:	461a      	mov	r2, r3
 801ea10:	8c3b      	ldrh	r3, [r7, #32]
 801ea12:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801ea14:	2b0a      	cmp	r3, #10
 801ea16:	f300 812f 	bgt.w	801ec78 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801ea1a:	4b81      	ldr	r3, [pc, #516]	@ (801ec20 <ip4_reass+0x2b4>)
 801ea1c:	681b      	ldr	r3, [r3, #0]
 801ea1e:	633b      	str	r3, [r7, #48]	@ 0x30
 801ea20:	e015      	b.n	801ea4e <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801ea22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ea24:	695a      	ldr	r2, [r3, #20]
 801ea26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ea28:	68db      	ldr	r3, [r3, #12]
 801ea2a:	429a      	cmp	r2, r3
 801ea2c:	d10c      	bne.n	801ea48 <ip4_reass+0xdc>
 801ea2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ea30:	699a      	ldr	r2, [r3, #24]
 801ea32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ea34:	691b      	ldr	r3, [r3, #16]
 801ea36:	429a      	cmp	r2, r3
 801ea38:	d106      	bne.n	801ea48 <ip4_reass+0xdc>
 801ea3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ea3c:	899a      	ldrh	r2, [r3, #12]
 801ea3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ea40:	889b      	ldrh	r3, [r3, #4]
 801ea42:	b29b      	uxth	r3, r3
 801ea44:	429a      	cmp	r2, r3
 801ea46:	d006      	beq.n	801ea56 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801ea48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ea4a:	681b      	ldr	r3, [r3, #0]
 801ea4c:	633b      	str	r3, [r7, #48]	@ 0x30
 801ea4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ea50:	2b00      	cmp	r3, #0
 801ea52:	d1e6      	bne.n	801ea22 <ip4_reass+0xb6>
 801ea54:	e000      	b.n	801ea58 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801ea56:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801ea58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ea5a:	2b00      	cmp	r3, #0
 801ea5c:	d109      	bne.n	801ea72 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801ea5e:	8c3b      	ldrh	r3, [r7, #32]
 801ea60:	4619      	mov	r1, r3
 801ea62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801ea64:	f7ff fdb0 	bl	801e5c8 <ip_reass_enqueue_new_datagram>
 801ea68:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801ea6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ea6c:	2b00      	cmp	r3, #0
 801ea6e:	d11c      	bne.n	801eaaa <ip4_reass+0x13e>
      goto nullreturn;
 801ea70:	e105      	b.n	801ec7e <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801ea72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ea74:	88db      	ldrh	r3, [r3, #6]
 801ea76:	b29b      	uxth	r3, r3
 801ea78:	4618      	mov	r0, r3
 801ea7a:	f7f6 fe97 	bl	80157ac <lwip_htons>
 801ea7e:	4603      	mov	r3, r0
 801ea80:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801ea84:	2b00      	cmp	r3, #0
 801ea86:	d110      	bne.n	801eaaa <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801ea88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ea8a:	89db      	ldrh	r3, [r3, #14]
 801ea8c:	4618      	mov	r0, r3
 801ea8e:	f7f6 fe8d 	bl	80157ac <lwip_htons>
 801ea92:	4603      	mov	r3, r0
 801ea94:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801ea98:	2b00      	cmp	r3, #0
 801ea9a:	d006      	beq.n	801eaaa <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801ea9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ea9e:	3308      	adds	r3, #8
 801eaa0:	2214      	movs	r2, #20
 801eaa2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801eaa4:	4618      	mov	r0, r3
 801eaa6:	f001 f85c 	bl	801fb62 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801eaaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801eaac:	88db      	ldrh	r3, [r3, #6]
 801eaae:	b29b      	uxth	r3, r3
 801eab0:	f003 0320 	and.w	r3, r3, #32
 801eab4:	2b00      	cmp	r3, #0
 801eab6:	bf0c      	ite	eq
 801eab8:	2301      	moveq	r3, #1
 801eaba:	2300      	movne	r3, #0
 801eabc:	b2db      	uxtb	r3, r3
 801eabe:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801eac0:	69fb      	ldr	r3, [r7, #28]
 801eac2:	2b00      	cmp	r3, #0
 801eac4:	d00e      	beq.n	801eae4 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801eac6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801eac8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801eaca:	4413      	add	r3, r2
 801eacc:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801eace:	8b7a      	ldrh	r2, [r7, #26]
 801ead0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801ead2:	429a      	cmp	r2, r3
 801ead4:	f0c0 80a0 	bcc.w	801ec18 <ip4_reass+0x2ac>
 801ead8:	8b7b      	ldrh	r3, [r7, #26]
 801eada:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 801eade:	4293      	cmp	r3, r2
 801eae0:	f200 809a 	bhi.w	801ec18 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801eae4:	69fa      	ldr	r2, [r7, #28]
 801eae6:	6879      	ldr	r1, [r7, #4]
 801eae8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801eaea:	f7ff fdd5 	bl	801e698 <ip_reass_chain_frag_into_datagram_and_validate>
 801eaee:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801eaf0:	697b      	ldr	r3, [r7, #20]
 801eaf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 801eaf6:	f000 809b 	beq.w	801ec30 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801eafa:	4b48      	ldr	r3, [pc, #288]	@ (801ec1c <ip4_reass+0x2b0>)
 801eafc:	881a      	ldrh	r2, [r3, #0]
 801eafe:	8c3b      	ldrh	r3, [r7, #32]
 801eb00:	4413      	add	r3, r2
 801eb02:	b29a      	uxth	r2, r3
 801eb04:	4b45      	ldr	r3, [pc, #276]	@ (801ec1c <ip4_reass+0x2b0>)
 801eb06:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801eb08:	69fb      	ldr	r3, [r7, #28]
 801eb0a:	2b00      	cmp	r3, #0
 801eb0c:	d00d      	beq.n	801eb2a <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801eb0e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801eb10:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801eb12:	4413      	add	r3, r2
 801eb14:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801eb16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801eb18:	8a7a      	ldrh	r2, [r7, #18]
 801eb1a:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801eb1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801eb1e:	7f9b      	ldrb	r3, [r3, #30]
 801eb20:	f043 0301 	orr.w	r3, r3, #1
 801eb24:	b2da      	uxtb	r2, r3
 801eb26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801eb28:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801eb2a:	697b      	ldr	r3, [r7, #20]
 801eb2c:	2b01      	cmp	r3, #1
 801eb2e:	d171      	bne.n	801ec14 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801eb30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801eb32:	8b9b      	ldrh	r3, [r3, #28]
 801eb34:	3314      	adds	r3, #20
 801eb36:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801eb38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801eb3a:	685b      	ldr	r3, [r3, #4]
 801eb3c:	685b      	ldr	r3, [r3, #4]
 801eb3e:	681b      	ldr	r3, [r3, #0]
 801eb40:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801eb42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801eb44:	685b      	ldr	r3, [r3, #4]
 801eb46:	685b      	ldr	r3, [r3, #4]
 801eb48:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801eb4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801eb4c:	3308      	adds	r3, #8
 801eb4e:	2214      	movs	r2, #20
 801eb50:	4619      	mov	r1, r3
 801eb52:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801eb54:	f001 f805 	bl	801fb62 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801eb58:	8a3b      	ldrh	r3, [r7, #16]
 801eb5a:	4618      	mov	r0, r3
 801eb5c:	f7f6 fe26 	bl	80157ac <lwip_htons>
 801eb60:	4603      	mov	r3, r0
 801eb62:	461a      	mov	r2, r3
 801eb64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801eb66:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801eb68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801eb6a:	2200      	movs	r2, #0
 801eb6c:	719a      	strb	r2, [r3, #6]
 801eb6e:	2200      	movs	r2, #0
 801eb70:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801eb72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801eb74:	2200      	movs	r2, #0
 801eb76:	729a      	strb	r2, [r3, #10]
 801eb78:	2200      	movs	r2, #0
 801eb7a:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801eb7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801eb7e:	685b      	ldr	r3, [r3, #4]
 801eb80:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801eb82:	e00d      	b.n	801eba0 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801eb84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801eb86:	685b      	ldr	r3, [r3, #4]
 801eb88:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801eb8a:	2114      	movs	r1, #20
 801eb8c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801eb8e:	f7f7 fded 	bl	801676c <pbuf_remove_header>
      pbuf_cat(p, r);
 801eb92:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801eb94:	6878      	ldr	r0, [r7, #4]
 801eb96:	f7f7 ff3d 	bl	8016a14 <pbuf_cat>
      r = iprh->next_pbuf;
 801eb9a:	68fb      	ldr	r3, [r7, #12]
 801eb9c:	681b      	ldr	r3, [r3, #0]
 801eb9e:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 801eba0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801eba2:	2b00      	cmp	r3, #0
 801eba4:	d1ee      	bne.n	801eb84 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801eba6:	4b1e      	ldr	r3, [pc, #120]	@ (801ec20 <ip4_reass+0x2b4>)
 801eba8:	681b      	ldr	r3, [r3, #0]
 801ebaa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801ebac:	429a      	cmp	r2, r3
 801ebae:	d102      	bne.n	801ebb6 <ip4_reass+0x24a>
      ipr_prev = NULL;
 801ebb0:	2300      	movs	r3, #0
 801ebb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801ebb4:	e010      	b.n	801ebd8 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801ebb6:	4b1a      	ldr	r3, [pc, #104]	@ (801ec20 <ip4_reass+0x2b4>)
 801ebb8:	681b      	ldr	r3, [r3, #0]
 801ebba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801ebbc:	e007      	b.n	801ebce <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801ebbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ebc0:	681b      	ldr	r3, [r3, #0]
 801ebc2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801ebc4:	429a      	cmp	r2, r3
 801ebc6:	d006      	beq.n	801ebd6 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801ebc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ebca:	681b      	ldr	r3, [r3, #0]
 801ebcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801ebce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ebd0:	2b00      	cmp	r3, #0
 801ebd2:	d1f4      	bne.n	801ebbe <ip4_reass+0x252>
 801ebd4:	e000      	b.n	801ebd8 <ip4_reass+0x26c>
          break;
 801ebd6:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801ebd8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801ebda:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801ebdc:	f7ff fd2e 	bl	801e63c <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801ebe0:	6878      	ldr	r0, [r7, #4]
 801ebe2:	f7f7 fed7 	bl	8016994 <pbuf_clen>
 801ebe6:	4603      	mov	r3, r0
 801ebe8:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801ebea:	4b0c      	ldr	r3, [pc, #48]	@ (801ec1c <ip4_reass+0x2b0>)
 801ebec:	881b      	ldrh	r3, [r3, #0]
 801ebee:	8c3a      	ldrh	r2, [r7, #32]
 801ebf0:	429a      	cmp	r2, r3
 801ebf2:	d906      	bls.n	801ec02 <ip4_reass+0x296>
 801ebf4:	4b0b      	ldr	r3, [pc, #44]	@ (801ec24 <ip4_reass+0x2b8>)
 801ebf6:	f240 229b 	movw	r2, #667	@ 0x29b
 801ebfa:	490b      	ldr	r1, [pc, #44]	@ (801ec28 <ip4_reass+0x2bc>)
 801ebfc:	480b      	ldr	r0, [pc, #44]	@ (801ec2c <ip4_reass+0x2c0>)
 801ebfe:	f000 fd75 	bl	801f6ec <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801ec02:	4b06      	ldr	r3, [pc, #24]	@ (801ec1c <ip4_reass+0x2b0>)
 801ec04:	881a      	ldrh	r2, [r3, #0]
 801ec06:	8c3b      	ldrh	r3, [r7, #32]
 801ec08:	1ad3      	subs	r3, r2, r3
 801ec0a:	b29a      	uxth	r2, r3
 801ec0c:	4b03      	ldr	r3, [pc, #12]	@ (801ec1c <ip4_reass+0x2b0>)
 801ec0e:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801ec10:	687b      	ldr	r3, [r7, #4]
 801ec12:	e038      	b.n	801ec86 <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801ec14:	2300      	movs	r3, #0
 801ec16:	e036      	b.n	801ec86 <ip4_reass+0x31a>
      goto nullreturn_ipr;
 801ec18:	bf00      	nop
 801ec1a:	e00a      	b.n	801ec32 <ip4_reass+0x2c6>
 801ec1c:	24014630 	.word	0x24014630
 801ec20:	2401462c 	.word	0x2401462c
 801ec24:	08022fe8 	.word	0x08022fe8
 801ec28:	08023158 	.word	0x08023158
 801ec2c:	08023030 	.word	0x08023030
    goto nullreturn_ipr;
 801ec30:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801ec32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ec34:	2b00      	cmp	r3, #0
 801ec36:	d106      	bne.n	801ec46 <ip4_reass+0x2da>
 801ec38:	4b15      	ldr	r3, [pc, #84]	@ (801ec90 <ip4_reass+0x324>)
 801ec3a:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 801ec3e:	4915      	ldr	r1, [pc, #84]	@ (801ec94 <ip4_reass+0x328>)
 801ec40:	4815      	ldr	r0, [pc, #84]	@ (801ec98 <ip4_reass+0x32c>)
 801ec42:	f000 fd53 	bl	801f6ec <iprintf>
  if (ipr->p == NULL) {
 801ec46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ec48:	685b      	ldr	r3, [r3, #4]
 801ec4a:	2b00      	cmp	r3, #0
 801ec4c:	d116      	bne.n	801ec7c <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801ec4e:	4b13      	ldr	r3, [pc, #76]	@ (801ec9c <ip4_reass+0x330>)
 801ec50:	681b      	ldr	r3, [r3, #0]
 801ec52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801ec54:	429a      	cmp	r2, r3
 801ec56:	d006      	beq.n	801ec66 <ip4_reass+0x2fa>
 801ec58:	4b0d      	ldr	r3, [pc, #52]	@ (801ec90 <ip4_reass+0x324>)
 801ec5a:	f240 22ab 	movw	r2, #683	@ 0x2ab
 801ec5e:	4910      	ldr	r1, [pc, #64]	@ (801eca0 <ip4_reass+0x334>)
 801ec60:	480d      	ldr	r0, [pc, #52]	@ (801ec98 <ip4_reass+0x32c>)
 801ec62:	f000 fd43 	bl	801f6ec <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801ec66:	2100      	movs	r1, #0
 801ec68:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801ec6a:	f7ff fce7 	bl	801e63c <ip_reass_dequeue_datagram>
 801ec6e:	e006      	b.n	801ec7e <ip4_reass+0x312>
    goto nullreturn;
 801ec70:	bf00      	nop
 801ec72:	e004      	b.n	801ec7e <ip4_reass+0x312>
    goto nullreturn;
 801ec74:	bf00      	nop
 801ec76:	e002      	b.n	801ec7e <ip4_reass+0x312>
      goto nullreturn;
 801ec78:	bf00      	nop
 801ec7a:	e000      	b.n	801ec7e <ip4_reass+0x312>
  }

nullreturn:
 801ec7c:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801ec7e:	6878      	ldr	r0, [r7, #4]
 801ec80:	f7f7 fdfa 	bl	8016878 <pbuf_free>
  return NULL;
 801ec84:	2300      	movs	r3, #0
}
 801ec86:	4618      	mov	r0, r3
 801ec88:	3738      	adds	r7, #56	@ 0x38
 801ec8a:	46bd      	mov	sp, r7
 801ec8c:	bd80      	pop	{r7, pc}
 801ec8e:	bf00      	nop
 801ec90:	08022fe8 	.word	0x08022fe8
 801ec94:	08023174 	.word	0x08023174
 801ec98:	08023030 	.word	0x08023030
 801ec9c:	2401462c 	.word	0x2401462c
 801eca0:	08023180 	.word	0x08023180

0801eca4 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801eca4:	b580      	push	{r7, lr}
 801eca6:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801eca8:	2005      	movs	r0, #5
 801ecaa:	f7f6 fecd 	bl	8015a48 <memp_malloc>
 801ecae:	4603      	mov	r3, r0
}
 801ecb0:	4618      	mov	r0, r3
 801ecb2:	bd80      	pop	{r7, pc}

0801ecb4 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801ecb4:	b580      	push	{r7, lr}
 801ecb6:	b082      	sub	sp, #8
 801ecb8:	af00      	add	r7, sp, #0
 801ecba:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801ecbc:	687b      	ldr	r3, [r7, #4]
 801ecbe:	2b00      	cmp	r3, #0
 801ecc0:	d106      	bne.n	801ecd0 <ip_frag_free_pbuf_custom_ref+0x1c>
 801ecc2:	4b07      	ldr	r3, [pc, #28]	@ (801ece0 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801ecc4:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 801ecc8:	4906      	ldr	r1, [pc, #24]	@ (801ece4 <ip_frag_free_pbuf_custom_ref+0x30>)
 801ecca:	4807      	ldr	r0, [pc, #28]	@ (801ece8 <ip_frag_free_pbuf_custom_ref+0x34>)
 801eccc:	f000 fd0e 	bl	801f6ec <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801ecd0:	6879      	ldr	r1, [r7, #4]
 801ecd2:	2005      	movs	r0, #5
 801ecd4:	f7f6 ff2e 	bl	8015b34 <memp_free>
}
 801ecd8:	bf00      	nop
 801ecda:	3708      	adds	r7, #8
 801ecdc:	46bd      	mov	sp, r7
 801ecde:	bd80      	pop	{r7, pc}
 801ece0:	08022fe8 	.word	0x08022fe8
 801ece4:	080231a0 	.word	0x080231a0
 801ece8:	08023030 	.word	0x08023030

0801ecec <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801ecec:	b580      	push	{r7, lr}
 801ecee:	b084      	sub	sp, #16
 801ecf0:	af00      	add	r7, sp, #0
 801ecf2:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801ecf4:	687b      	ldr	r3, [r7, #4]
 801ecf6:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801ecf8:	68fb      	ldr	r3, [r7, #12]
 801ecfa:	2b00      	cmp	r3, #0
 801ecfc:	d106      	bne.n	801ed0c <ipfrag_free_pbuf_custom+0x20>
 801ecfe:	4b11      	ldr	r3, [pc, #68]	@ (801ed44 <ipfrag_free_pbuf_custom+0x58>)
 801ed00:	f240 22ce 	movw	r2, #718	@ 0x2ce
 801ed04:	4910      	ldr	r1, [pc, #64]	@ (801ed48 <ipfrag_free_pbuf_custom+0x5c>)
 801ed06:	4811      	ldr	r0, [pc, #68]	@ (801ed4c <ipfrag_free_pbuf_custom+0x60>)
 801ed08:	f000 fcf0 	bl	801f6ec <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801ed0c:	68fa      	ldr	r2, [r7, #12]
 801ed0e:	687b      	ldr	r3, [r7, #4]
 801ed10:	429a      	cmp	r2, r3
 801ed12:	d006      	beq.n	801ed22 <ipfrag_free_pbuf_custom+0x36>
 801ed14:	4b0b      	ldr	r3, [pc, #44]	@ (801ed44 <ipfrag_free_pbuf_custom+0x58>)
 801ed16:	f240 22cf 	movw	r2, #719	@ 0x2cf
 801ed1a:	490d      	ldr	r1, [pc, #52]	@ (801ed50 <ipfrag_free_pbuf_custom+0x64>)
 801ed1c:	480b      	ldr	r0, [pc, #44]	@ (801ed4c <ipfrag_free_pbuf_custom+0x60>)
 801ed1e:	f000 fce5 	bl	801f6ec <iprintf>
  if (pcr->original != NULL) {
 801ed22:	68fb      	ldr	r3, [r7, #12]
 801ed24:	695b      	ldr	r3, [r3, #20]
 801ed26:	2b00      	cmp	r3, #0
 801ed28:	d004      	beq.n	801ed34 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801ed2a:	68fb      	ldr	r3, [r7, #12]
 801ed2c:	695b      	ldr	r3, [r3, #20]
 801ed2e:	4618      	mov	r0, r3
 801ed30:	f7f7 fda2 	bl	8016878 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801ed34:	68f8      	ldr	r0, [r7, #12]
 801ed36:	f7ff ffbd 	bl	801ecb4 <ip_frag_free_pbuf_custom_ref>
}
 801ed3a:	bf00      	nop
 801ed3c:	3710      	adds	r7, #16
 801ed3e:	46bd      	mov	sp, r7
 801ed40:	bd80      	pop	{r7, pc}
 801ed42:	bf00      	nop
 801ed44:	08022fe8 	.word	0x08022fe8
 801ed48:	080231ac 	.word	0x080231ac
 801ed4c:	08023030 	.word	0x08023030
 801ed50:	080231b8 	.word	0x080231b8

0801ed54 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801ed54:	b580      	push	{r7, lr}
 801ed56:	b094      	sub	sp, #80	@ 0x50
 801ed58:	af02      	add	r7, sp, #8
 801ed5a:	60f8      	str	r0, [r7, #12]
 801ed5c:	60b9      	str	r1, [r7, #8]
 801ed5e:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801ed60:	2300      	movs	r3, #0
 801ed62:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801ed66:	68bb      	ldr	r3, [r7, #8]
 801ed68:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801ed6a:	3b14      	subs	r3, #20
 801ed6c:	2b00      	cmp	r3, #0
 801ed6e:	da00      	bge.n	801ed72 <ip4_frag+0x1e>
 801ed70:	3307      	adds	r3, #7
 801ed72:	10db      	asrs	r3, r3, #3
 801ed74:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801ed76:	2314      	movs	r3, #20
 801ed78:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801ed7a:	68fb      	ldr	r3, [r7, #12]
 801ed7c:	685b      	ldr	r3, [r3, #4]
 801ed7e:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 801ed80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ed82:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801ed84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ed86:	781b      	ldrb	r3, [r3, #0]
 801ed88:	f003 030f 	and.w	r3, r3, #15
 801ed8c:	b2db      	uxtb	r3, r3
 801ed8e:	009b      	lsls	r3, r3, #2
 801ed90:	b2db      	uxtb	r3, r3
 801ed92:	2b14      	cmp	r3, #20
 801ed94:	d002      	beq.n	801ed9c <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801ed96:	f06f 0305 	mvn.w	r3, #5
 801ed9a:	e110      	b.n	801efbe <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801ed9c:	68fb      	ldr	r3, [r7, #12]
 801ed9e:	895b      	ldrh	r3, [r3, #10]
 801eda0:	2b13      	cmp	r3, #19
 801eda2:	d809      	bhi.n	801edb8 <ip4_frag+0x64>
 801eda4:	4b88      	ldr	r3, [pc, #544]	@ (801efc8 <ip4_frag+0x274>)
 801eda6:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 801edaa:	4988      	ldr	r1, [pc, #544]	@ (801efcc <ip4_frag+0x278>)
 801edac:	4888      	ldr	r0, [pc, #544]	@ (801efd0 <ip4_frag+0x27c>)
 801edae:	f000 fc9d 	bl	801f6ec <iprintf>
 801edb2:	f06f 0305 	mvn.w	r3, #5
 801edb6:	e102      	b.n	801efbe <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801edb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801edba:	88db      	ldrh	r3, [r3, #6]
 801edbc:	b29b      	uxth	r3, r3
 801edbe:	4618      	mov	r0, r3
 801edc0:	f7f6 fcf4 	bl	80157ac <lwip_htons>
 801edc4:	4603      	mov	r3, r0
 801edc6:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 801edc8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801edca:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801edce:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801edd2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801edd4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801edd8:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801edda:	68fb      	ldr	r3, [r7, #12]
 801eddc:	891b      	ldrh	r3, [r3, #8]
 801edde:	3b14      	subs	r3, #20
 801ede0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 801ede4:	e0e1      	b.n	801efaa <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801ede6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801ede8:	00db      	lsls	r3, r3, #3
 801edea:	b29b      	uxth	r3, r3
 801edec:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801edf0:	4293      	cmp	r3, r2
 801edf2:	bf28      	it	cs
 801edf4:	4613      	movcs	r3, r2
 801edf6:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801edf8:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801edfc:	2114      	movs	r1, #20
 801edfe:	200e      	movs	r0, #14
 801ee00:	f7f7 fa58 	bl	80162b4 <pbuf_alloc>
 801ee04:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 801ee06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ee08:	2b00      	cmp	r3, #0
 801ee0a:	f000 80d5 	beq.w	801efb8 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801ee0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ee10:	895b      	ldrh	r3, [r3, #10]
 801ee12:	2b13      	cmp	r3, #19
 801ee14:	d806      	bhi.n	801ee24 <ip4_frag+0xd0>
 801ee16:	4b6c      	ldr	r3, [pc, #432]	@ (801efc8 <ip4_frag+0x274>)
 801ee18:	f44f 7249 	mov.w	r2, #804	@ 0x324
 801ee1c:	496d      	ldr	r1, [pc, #436]	@ (801efd4 <ip4_frag+0x280>)
 801ee1e:	486c      	ldr	r0, [pc, #432]	@ (801efd0 <ip4_frag+0x27c>)
 801ee20:	f000 fc64 	bl	801f6ec <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801ee24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ee26:	685b      	ldr	r3, [r3, #4]
 801ee28:	2214      	movs	r2, #20
 801ee2a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801ee2c:	4618      	mov	r0, r3
 801ee2e:	f000 fe98 	bl	801fb62 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801ee32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ee34:	685b      	ldr	r3, [r3, #4]
 801ee36:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 801ee38:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801ee3a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 801ee3e:	e064      	b.n	801ef0a <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801ee40:	68fb      	ldr	r3, [r7, #12]
 801ee42:	895a      	ldrh	r2, [r3, #10]
 801ee44:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801ee46:	1ad3      	subs	r3, r2, r3
 801ee48:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801ee4a:	68fb      	ldr	r3, [r7, #12]
 801ee4c:	895b      	ldrh	r3, [r3, #10]
 801ee4e:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801ee50:	429a      	cmp	r2, r3
 801ee52:	d906      	bls.n	801ee62 <ip4_frag+0x10e>
 801ee54:	4b5c      	ldr	r3, [pc, #368]	@ (801efc8 <ip4_frag+0x274>)
 801ee56:	f240 322d 	movw	r2, #813	@ 0x32d
 801ee5a:	495f      	ldr	r1, [pc, #380]	@ (801efd8 <ip4_frag+0x284>)
 801ee5c:	485c      	ldr	r0, [pc, #368]	@ (801efd0 <ip4_frag+0x27c>)
 801ee5e:	f000 fc45 	bl	801f6ec <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801ee62:	8bfa      	ldrh	r2, [r7, #30]
 801ee64:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801ee68:	4293      	cmp	r3, r2
 801ee6a:	bf28      	it	cs
 801ee6c:	4613      	movcs	r3, r2
 801ee6e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801ee72:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801ee76:	2b00      	cmp	r3, #0
 801ee78:	d105      	bne.n	801ee86 <ip4_frag+0x132>
        poff = 0;
 801ee7a:	2300      	movs	r3, #0
 801ee7c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801ee7e:	68fb      	ldr	r3, [r7, #12]
 801ee80:	681b      	ldr	r3, [r3, #0]
 801ee82:	60fb      	str	r3, [r7, #12]
        continue;
 801ee84:	e041      	b.n	801ef0a <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801ee86:	f7ff ff0d 	bl	801eca4 <ip_frag_alloc_pbuf_custom_ref>
 801ee8a:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801ee8c:	69bb      	ldr	r3, [r7, #24]
 801ee8e:	2b00      	cmp	r3, #0
 801ee90:	d103      	bne.n	801ee9a <ip4_frag+0x146>
        pbuf_free(rambuf);
 801ee92:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801ee94:	f7f7 fcf0 	bl	8016878 <pbuf_free>
        goto memerr;
 801ee98:	e08f      	b.n	801efba <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801ee9a:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801ee9c:	68fb      	ldr	r3, [r7, #12]
 801ee9e:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801eea0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801eea2:	4413      	add	r3, r2
 801eea4:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 801eea8:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 801eeac:	9201      	str	r2, [sp, #4]
 801eeae:	9300      	str	r3, [sp, #0]
 801eeb0:	4603      	mov	r3, r0
 801eeb2:	2241      	movs	r2, #65	@ 0x41
 801eeb4:	2000      	movs	r0, #0
 801eeb6:	f7f7 fb27 	bl	8016508 <pbuf_alloced_custom>
 801eeba:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801eebc:	697b      	ldr	r3, [r7, #20]
 801eebe:	2b00      	cmp	r3, #0
 801eec0:	d106      	bne.n	801eed0 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801eec2:	69b8      	ldr	r0, [r7, #24]
 801eec4:	f7ff fef6 	bl	801ecb4 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801eec8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801eeca:	f7f7 fcd5 	bl	8016878 <pbuf_free>
        goto memerr;
 801eece:	e074      	b.n	801efba <ip4_frag+0x266>
      }
      pbuf_ref(p);
 801eed0:	68f8      	ldr	r0, [r7, #12]
 801eed2:	f7f7 fd77 	bl	80169c4 <pbuf_ref>
      pcr->original = p;
 801eed6:	69bb      	ldr	r3, [r7, #24]
 801eed8:	68fa      	ldr	r2, [r7, #12]
 801eeda:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801eedc:	69bb      	ldr	r3, [r7, #24]
 801eede:	4a3f      	ldr	r2, [pc, #252]	@ (801efdc <ip4_frag+0x288>)
 801eee0:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801eee2:	6979      	ldr	r1, [r7, #20]
 801eee4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801eee6:	f7f7 fd95 	bl	8016a14 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801eeea:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 801eeee:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801eef2:	1ad3      	subs	r3, r2, r3
 801eef4:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 801eef8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801eefc:	2b00      	cmp	r3, #0
 801eefe:	d004      	beq.n	801ef0a <ip4_frag+0x1b6>
        poff = 0;
 801ef00:	2300      	movs	r3, #0
 801ef02:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801ef04:	68fb      	ldr	r3, [r7, #12]
 801ef06:	681b      	ldr	r3, [r3, #0]
 801ef08:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801ef0a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801ef0e:	2b00      	cmp	r3, #0
 801ef10:	d196      	bne.n	801ee40 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801ef12:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801ef14:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801ef18:	4413      	add	r3, r2
 801ef1a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801ef1c:	68bb      	ldr	r3, [r7, #8]
 801ef1e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801ef20:	f1a3 0213 	sub.w	r2, r3, #19
 801ef24:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801ef28:	429a      	cmp	r2, r3
 801ef2a:	bfcc      	ite	gt
 801ef2c:	2301      	movgt	r3, #1
 801ef2e:	2300      	movle	r3, #0
 801ef30:	b2db      	uxtb	r3, r3
 801ef32:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801ef34:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801ef38:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801ef3c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 801ef3e:	6a3b      	ldr	r3, [r7, #32]
 801ef40:	2b00      	cmp	r3, #0
 801ef42:	d002      	beq.n	801ef4a <ip4_frag+0x1f6>
 801ef44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ef46:	2b00      	cmp	r3, #0
 801ef48:	d003      	beq.n	801ef52 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801ef4a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801ef4c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 801ef50:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801ef52:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801ef54:	4618      	mov	r0, r3
 801ef56:	f7f6 fc29 	bl	80157ac <lwip_htons>
 801ef5a:	4603      	mov	r3, r0
 801ef5c:	461a      	mov	r2, r3
 801ef5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ef60:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801ef62:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801ef64:	3314      	adds	r3, #20
 801ef66:	b29b      	uxth	r3, r3
 801ef68:	4618      	mov	r0, r3
 801ef6a:	f7f6 fc1f 	bl	80157ac <lwip_htons>
 801ef6e:	4603      	mov	r3, r0
 801ef70:	461a      	mov	r2, r3
 801ef72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ef74:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801ef76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ef78:	2200      	movs	r2, #0
 801ef7a:	729a      	strb	r2, [r3, #10]
 801ef7c:	2200      	movs	r2, #0
 801ef7e:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801ef80:	68bb      	ldr	r3, [r7, #8]
 801ef82:	695b      	ldr	r3, [r3, #20]
 801ef84:	687a      	ldr	r2, [r7, #4]
 801ef86:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801ef88:	68b8      	ldr	r0, [r7, #8]
 801ef8a:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801ef8c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801ef8e:	f7f7 fc73 	bl	8016878 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801ef92:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801ef96:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801ef98:	1ad3      	subs	r3, r2, r3
 801ef9a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 801ef9e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 801efa2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801efa4:	4413      	add	r3, r2
 801efa6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 801efaa:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801efae:	2b00      	cmp	r3, #0
 801efb0:	f47f af19 	bne.w	801ede6 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801efb4:	2300      	movs	r3, #0
 801efb6:	e002      	b.n	801efbe <ip4_frag+0x26a>
      goto memerr;
 801efb8:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801efba:	f04f 33ff 	mov.w	r3, #4294967295
}
 801efbe:	4618      	mov	r0, r3
 801efc0:	3748      	adds	r7, #72	@ 0x48
 801efc2:	46bd      	mov	sp, r7
 801efc4:	bd80      	pop	{r7, pc}
 801efc6:	bf00      	nop
 801efc8:	08022fe8 	.word	0x08022fe8
 801efcc:	080231c4 	.word	0x080231c4
 801efd0:	08023030 	.word	0x08023030
 801efd4:	080231e0 	.word	0x080231e0
 801efd8:	08023200 	.word	0x08023200
 801efdc:	0801eced 	.word	0x0801eced

0801efe0 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801efe0:	b580      	push	{r7, lr}
 801efe2:	b086      	sub	sp, #24
 801efe4:	af00      	add	r7, sp, #0
 801efe6:	6078      	str	r0, [r7, #4]
 801efe8:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801efea:	230e      	movs	r3, #14
 801efec:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801efee:	687b      	ldr	r3, [r7, #4]
 801eff0:	895b      	ldrh	r3, [r3, #10]
 801eff2:	2b0e      	cmp	r3, #14
 801eff4:	d96e      	bls.n	801f0d4 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801eff6:	687b      	ldr	r3, [r7, #4]
 801eff8:	7bdb      	ldrb	r3, [r3, #15]
 801effa:	2b00      	cmp	r3, #0
 801effc:	d106      	bne.n	801f00c <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801effe:	683b      	ldr	r3, [r7, #0]
 801f000:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801f004:	3301      	adds	r3, #1
 801f006:	b2da      	uxtb	r2, r3
 801f008:	687b      	ldr	r3, [r7, #4]
 801f00a:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801f00c:	687b      	ldr	r3, [r7, #4]
 801f00e:	685b      	ldr	r3, [r3, #4]
 801f010:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801f012:	693b      	ldr	r3, [r7, #16]
 801f014:	7b1a      	ldrb	r2, [r3, #12]
 801f016:	7b5b      	ldrb	r3, [r3, #13]
 801f018:	021b      	lsls	r3, r3, #8
 801f01a:	4313      	orrs	r3, r2
 801f01c:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801f01e:	693b      	ldr	r3, [r7, #16]
 801f020:	781b      	ldrb	r3, [r3, #0]
 801f022:	f003 0301 	and.w	r3, r3, #1
 801f026:	2b00      	cmp	r3, #0
 801f028:	d023      	beq.n	801f072 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801f02a:	693b      	ldr	r3, [r7, #16]
 801f02c:	781b      	ldrb	r3, [r3, #0]
 801f02e:	2b01      	cmp	r3, #1
 801f030:	d10f      	bne.n	801f052 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801f032:	693b      	ldr	r3, [r7, #16]
 801f034:	785b      	ldrb	r3, [r3, #1]
 801f036:	2b00      	cmp	r3, #0
 801f038:	d11b      	bne.n	801f072 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801f03a:	693b      	ldr	r3, [r7, #16]
 801f03c:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801f03e:	2b5e      	cmp	r3, #94	@ 0x5e
 801f040:	d117      	bne.n	801f072 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801f042:	687b      	ldr	r3, [r7, #4]
 801f044:	7b5b      	ldrb	r3, [r3, #13]
 801f046:	f043 0310 	orr.w	r3, r3, #16
 801f04a:	b2da      	uxtb	r2, r3
 801f04c:	687b      	ldr	r3, [r7, #4]
 801f04e:	735a      	strb	r2, [r3, #13]
 801f050:	e00f      	b.n	801f072 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801f052:	693b      	ldr	r3, [r7, #16]
 801f054:	2206      	movs	r2, #6
 801f056:	4928      	ldr	r1, [pc, #160]	@ (801f0f8 <ethernet_input+0x118>)
 801f058:	4618      	mov	r0, r3
 801f05a:	f000 fc8f 	bl	801f97c <memcmp>
 801f05e:	4603      	mov	r3, r0
 801f060:	2b00      	cmp	r3, #0
 801f062:	d106      	bne.n	801f072 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801f064:	687b      	ldr	r3, [r7, #4]
 801f066:	7b5b      	ldrb	r3, [r3, #13]
 801f068:	f043 0308 	orr.w	r3, r3, #8
 801f06c:	b2da      	uxtb	r2, r3
 801f06e:	687b      	ldr	r3, [r7, #4]
 801f070:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801f072:	89fb      	ldrh	r3, [r7, #14]
 801f074:	2b08      	cmp	r3, #8
 801f076:	d003      	beq.n	801f080 <ethernet_input+0xa0>
 801f078:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 801f07c:	d014      	beq.n	801f0a8 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801f07e:	e032      	b.n	801f0e6 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801f080:	683b      	ldr	r3, [r7, #0]
 801f082:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801f086:	f003 0308 	and.w	r3, r3, #8
 801f08a:	2b00      	cmp	r3, #0
 801f08c:	d024      	beq.n	801f0d8 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801f08e:	8afb      	ldrh	r3, [r7, #22]
 801f090:	4619      	mov	r1, r3
 801f092:	6878      	ldr	r0, [r7, #4]
 801f094:	f7f7 fb6a 	bl	801676c <pbuf_remove_header>
 801f098:	4603      	mov	r3, r0
 801f09a:	2b00      	cmp	r3, #0
 801f09c:	d11e      	bne.n	801f0dc <ethernet_input+0xfc>
        ip4_input(p, netif);
 801f09e:	6839      	ldr	r1, [r7, #0]
 801f0a0:	6878      	ldr	r0, [r7, #4]
 801f0a2:	f7fe ff21 	bl	801dee8 <ip4_input>
      break;
 801f0a6:	e013      	b.n	801f0d0 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801f0a8:	683b      	ldr	r3, [r7, #0]
 801f0aa:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801f0ae:	f003 0308 	and.w	r3, r3, #8
 801f0b2:	2b00      	cmp	r3, #0
 801f0b4:	d014      	beq.n	801f0e0 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801f0b6:	8afb      	ldrh	r3, [r7, #22]
 801f0b8:	4619      	mov	r1, r3
 801f0ba:	6878      	ldr	r0, [r7, #4]
 801f0bc:	f7f7 fb56 	bl	801676c <pbuf_remove_header>
 801f0c0:	4603      	mov	r3, r0
 801f0c2:	2b00      	cmp	r3, #0
 801f0c4:	d10e      	bne.n	801f0e4 <ethernet_input+0x104>
        etharp_input(p, netif);
 801f0c6:	6839      	ldr	r1, [r7, #0]
 801f0c8:	6878      	ldr	r0, [r7, #4]
 801f0ca:	f7fe f8c1 	bl	801d250 <etharp_input>
      break;
 801f0ce:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801f0d0:	2300      	movs	r3, #0
 801f0d2:	e00c      	b.n	801f0ee <ethernet_input+0x10e>
    goto free_and_return;
 801f0d4:	bf00      	nop
 801f0d6:	e006      	b.n	801f0e6 <ethernet_input+0x106>
        goto free_and_return;
 801f0d8:	bf00      	nop
 801f0da:	e004      	b.n	801f0e6 <ethernet_input+0x106>
        goto free_and_return;
 801f0dc:	bf00      	nop
 801f0de:	e002      	b.n	801f0e6 <ethernet_input+0x106>
        goto free_and_return;
 801f0e0:	bf00      	nop
 801f0e2:	e000      	b.n	801f0e6 <ethernet_input+0x106>
        goto free_and_return;
 801f0e4:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801f0e6:	6878      	ldr	r0, [r7, #4]
 801f0e8:	f7f7 fbc6 	bl	8016878 <pbuf_free>
  return ERR_OK;
 801f0ec:	2300      	movs	r3, #0
}
 801f0ee:	4618      	mov	r0, r3
 801f0f0:	3718      	adds	r7, #24
 801f0f2:	46bd      	mov	sp, r7
 801f0f4:	bd80      	pop	{r7, pc}
 801f0f6:	bf00      	nop
 801f0f8:	08023b64 	.word	0x08023b64

0801f0fc <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801f0fc:	b580      	push	{r7, lr}
 801f0fe:	b086      	sub	sp, #24
 801f100:	af00      	add	r7, sp, #0
 801f102:	60f8      	str	r0, [r7, #12]
 801f104:	60b9      	str	r1, [r7, #8]
 801f106:	607a      	str	r2, [r7, #4]
 801f108:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801f10a:	8c3b      	ldrh	r3, [r7, #32]
 801f10c:	4618      	mov	r0, r3
 801f10e:	f7f6 fb4d 	bl	80157ac <lwip_htons>
 801f112:	4603      	mov	r3, r0
 801f114:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801f116:	210e      	movs	r1, #14
 801f118:	68b8      	ldr	r0, [r7, #8]
 801f11a:	f7f7 fb17 	bl	801674c <pbuf_add_header>
 801f11e:	4603      	mov	r3, r0
 801f120:	2b00      	cmp	r3, #0
 801f122:	d125      	bne.n	801f170 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801f124:	68bb      	ldr	r3, [r7, #8]
 801f126:	685b      	ldr	r3, [r3, #4]
 801f128:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801f12a:	693b      	ldr	r3, [r7, #16]
 801f12c:	8afa      	ldrh	r2, [r7, #22]
 801f12e:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801f130:	693b      	ldr	r3, [r7, #16]
 801f132:	2206      	movs	r2, #6
 801f134:	6839      	ldr	r1, [r7, #0]
 801f136:	4618      	mov	r0, r3
 801f138:	f000 fd13 	bl	801fb62 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801f13c:	693b      	ldr	r3, [r7, #16]
 801f13e:	3306      	adds	r3, #6
 801f140:	2206      	movs	r2, #6
 801f142:	6879      	ldr	r1, [r7, #4]
 801f144:	4618      	mov	r0, r3
 801f146:	f000 fd0c 	bl	801fb62 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801f14a:	68fb      	ldr	r3, [r7, #12]
 801f14c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801f150:	2b06      	cmp	r3, #6
 801f152:	d006      	beq.n	801f162 <ethernet_output+0x66>
 801f154:	4b0a      	ldr	r3, [pc, #40]	@ (801f180 <ethernet_output+0x84>)
 801f156:	f44f 7299 	mov.w	r2, #306	@ 0x132
 801f15a:	490a      	ldr	r1, [pc, #40]	@ (801f184 <ethernet_output+0x88>)
 801f15c:	480a      	ldr	r0, [pc, #40]	@ (801f188 <ethernet_output+0x8c>)
 801f15e:	f000 fac5 	bl	801f6ec <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801f162:	68fb      	ldr	r3, [r7, #12]
 801f164:	699b      	ldr	r3, [r3, #24]
 801f166:	68b9      	ldr	r1, [r7, #8]
 801f168:	68f8      	ldr	r0, [r7, #12]
 801f16a:	4798      	blx	r3
 801f16c:	4603      	mov	r3, r0
 801f16e:	e002      	b.n	801f176 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801f170:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801f172:	f06f 0301 	mvn.w	r3, #1
}
 801f176:	4618      	mov	r0, r3
 801f178:	3718      	adds	r7, #24
 801f17a:	46bd      	mov	sp, r7
 801f17c:	bd80      	pop	{r7, pc}
 801f17e:	bf00      	nop
 801f180:	08023210 	.word	0x08023210
 801f184:	08023248 	.word	0x08023248
 801f188:	0802327c 	.word	0x0802327c

0801f18c <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801f18c:	b580      	push	{r7, lr}
 801f18e:	b082      	sub	sp, #8
 801f190:	af00      	add	r7, sp, #0
 801f192:	6078      	str	r0, [r7, #4]
 801f194:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 801f196:	683b      	ldr	r3, [r7, #0]
 801f198:	2200      	movs	r2, #0
 801f19a:	2104      	movs	r1, #4
 801f19c:	4618      	mov	r0, r3
 801f19e:	f7f2 fe6b 	bl	8011e78 <osMessageQueueNew>
 801f1a2:	4602      	mov	r2, r0
 801f1a4:	687b      	ldr	r3, [r7, #4]
 801f1a6:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801f1a8:	687b      	ldr	r3, [r7, #4]
 801f1aa:	681b      	ldr	r3, [r3, #0]
 801f1ac:	2b00      	cmp	r3, #0
 801f1ae:	d102      	bne.n	801f1b6 <sys_mbox_new+0x2a>
    return ERR_MEM;
 801f1b0:	f04f 33ff 	mov.w	r3, #4294967295
 801f1b4:	e000      	b.n	801f1b8 <sys_mbox_new+0x2c>

  return ERR_OK;
 801f1b6:	2300      	movs	r3, #0
}
 801f1b8:	4618      	mov	r0, r3
 801f1ba:	3708      	adds	r7, #8
 801f1bc:	46bd      	mov	sp, r7
 801f1be:	bd80      	pop	{r7, pc}

0801f1c0 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801f1c0:	b580      	push	{r7, lr}
 801f1c2:	b084      	sub	sp, #16
 801f1c4:	af00      	add	r7, sp, #0
 801f1c6:	6078      	str	r0, [r7, #4]
 801f1c8:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 801f1ca:	687b      	ldr	r3, [r7, #4]
 801f1cc:	6818      	ldr	r0, [r3, #0]
 801f1ce:	4639      	mov	r1, r7
 801f1d0:	2300      	movs	r3, #0
 801f1d2:	2200      	movs	r2, #0
 801f1d4:	f7f2 fec4 	bl	8011f60 <osMessageQueuePut>
 801f1d8:	4603      	mov	r3, r0
 801f1da:	2b00      	cmp	r3, #0
 801f1dc:	d102      	bne.n	801f1e4 <sys_mbox_trypost+0x24>
#endif
  {
    result = ERR_OK;
 801f1de:	2300      	movs	r3, #0
 801f1e0:	73fb      	strb	r3, [r7, #15]
 801f1e2:	e001      	b.n	801f1e8 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 801f1e4:	23ff      	movs	r3, #255	@ 0xff
 801f1e6:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801f1e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801f1ec:	4618      	mov	r0, r3
 801f1ee:	3710      	adds	r7, #16
 801f1f0:	46bd      	mov	sp, r7
 801f1f2:	bd80      	pop	{r7, pc}

0801f1f4 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801f1f4:	b580      	push	{r7, lr}
 801f1f6:	b086      	sub	sp, #24
 801f1f8:	af00      	add	r7, sp, #0
 801f1fa:	60f8      	str	r0, [r7, #12]
 801f1fc:	60b9      	str	r1, [r7, #8]
 801f1fe:	607a      	str	r2, [r7, #4]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
 801f200:	f7f2 fb4a 	bl	8011898 <osKernelGetTickCount>
 801f204:	6178      	str	r0, [r7, #20]
#endif
  if(timeout != 0)
 801f206:	687b      	ldr	r3, [r7, #4]
 801f208:	2b00      	cmp	r3, #0
 801f20a:	d013      	beq.n	801f234 <sys_arch_mbox_fetch+0x40>
    {
      *msg = (void *)event.value.v;
      return (osKernelSysTick() - starttime);
    }
#else
    status = osMessageQueueGet(*mbox, msg, 0, timeout);
 801f20c:	68fb      	ldr	r3, [r7, #12]
 801f20e:	6818      	ldr	r0, [r3, #0]
 801f210:	687b      	ldr	r3, [r7, #4]
 801f212:	2200      	movs	r2, #0
 801f214:	68b9      	ldr	r1, [r7, #8]
 801f216:	f7f2 ff03 	bl	8012020 <osMessageQueueGet>
 801f21a:	6138      	str	r0, [r7, #16]
    if (status == osOK)
 801f21c:	693b      	ldr	r3, [r7, #16]
 801f21e:	2b00      	cmp	r3, #0
 801f220:	d105      	bne.n	801f22e <sys_arch_mbox_fetch+0x3a>
    {
      return (osKernelGetTickCount() - starttime);
 801f222:	f7f2 fb39 	bl	8011898 <osKernelGetTickCount>
 801f226:	4602      	mov	r2, r0
 801f228:	697b      	ldr	r3, [r7, #20]
 801f22a:	1ad3      	subs	r3, r2, r3
 801f22c:	e00f      	b.n	801f24e <sys_arch_mbox_fetch+0x5a>
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801f22e:	f04f 33ff 	mov.w	r3, #4294967295
 801f232:	e00c      	b.n	801f24e <sys_arch_mbox_fetch+0x5a>
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
    *msg = (void *)event.value.v;
    return (osKernelSysTick() - starttime);
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
 801f234:	68fb      	ldr	r3, [r7, #12]
 801f236:	6818      	ldr	r0, [r3, #0]
 801f238:	f04f 33ff 	mov.w	r3, #4294967295
 801f23c:	2200      	movs	r2, #0
 801f23e:	68b9      	ldr	r1, [r7, #8]
 801f240:	f7f2 feee 	bl	8012020 <osMessageQueueGet>
    return (osKernelGetTickCount() - starttime);
 801f244:	f7f2 fb28 	bl	8011898 <osKernelGetTickCount>
 801f248:	4602      	mov	r2, r0
 801f24a:	697b      	ldr	r3, [r7, #20]
 801f24c:	1ad3      	subs	r3, r2, r3
#endif
  }
}
 801f24e:	4618      	mov	r0, r3
 801f250:	3718      	adds	r7, #24
 801f252:	46bd      	mov	sp, r7
 801f254:	bd80      	pop	{r7, pc}

0801f256 <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 801f256:	b480      	push	{r7}
 801f258:	b083      	sub	sp, #12
 801f25a:	af00      	add	r7, sp, #0
 801f25c:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801f25e:	687b      	ldr	r3, [r7, #4]
 801f260:	681b      	ldr	r3, [r3, #0]
 801f262:	2b00      	cmp	r3, #0
 801f264:	d101      	bne.n	801f26a <sys_mbox_valid+0x14>
    return 0;
 801f266:	2300      	movs	r3, #0
 801f268:	e000      	b.n	801f26c <sys_mbox_valid+0x16>
  else
    return 1;
 801f26a:	2301      	movs	r3, #1
}
 801f26c:	4618      	mov	r0, r3
 801f26e:	370c      	adds	r7, #12
 801f270:	46bd      	mov	sp, r7
 801f272:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f276:	4770      	bx	lr

0801f278 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801f278:	b580      	push	{r7, lr}
 801f27a:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
#else
  lwip_sys_mutex = osMutexNew(NULL);
 801f27c:	2000      	movs	r0, #0
 801f27e:	f7f2 fbcd 	bl	8011a1c <osMutexNew>
 801f282:	4603      	mov	r3, r0
 801f284:	4a01      	ldr	r2, [pc, #4]	@ (801f28c <sys_init+0x14>)
 801f286:	6013      	str	r3, [r2, #0]
#endif
}
 801f288:	bf00      	nop
 801f28a:	bd80      	pop	{r7, pc}
 801f28c:	24014634 	.word	0x24014634

0801f290 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801f290:	b580      	push	{r7, lr}
 801f292:	b082      	sub	sp, #8
 801f294:	af00      	add	r7, sp, #0
 801f296:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
  *mutex = osMutexCreate(osMutex(MUTEX));
#else
  *mutex = osMutexNew(NULL);
 801f298:	2000      	movs	r0, #0
 801f29a:	f7f2 fbbf 	bl	8011a1c <osMutexNew>
 801f29e:	4602      	mov	r2, r0
 801f2a0:	687b      	ldr	r3, [r7, #4]
 801f2a2:	601a      	str	r2, [r3, #0]
#endif

  if(*mutex == NULL)
 801f2a4:	687b      	ldr	r3, [r7, #4]
 801f2a6:	681b      	ldr	r3, [r3, #0]
 801f2a8:	2b00      	cmp	r3, #0
 801f2aa:	d102      	bne.n	801f2b2 <sys_mutex_new+0x22>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801f2ac:	f04f 33ff 	mov.w	r3, #4294967295
 801f2b0:	e000      	b.n	801f2b4 <sys_mutex_new+0x24>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801f2b2:	2300      	movs	r3, #0
}
 801f2b4:	4618      	mov	r0, r3
 801f2b6:	3708      	adds	r7, #8
 801f2b8:	46bd      	mov	sp, r7
 801f2ba:	bd80      	pop	{r7, pc}

0801f2bc <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 801f2bc:	b580      	push	{r7, lr}
 801f2be:	b082      	sub	sp, #8
 801f2c0:	af00      	add	r7, sp, #0
 801f2c2:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
#else
  osMutexAcquire(*mutex, osWaitForever);
 801f2c4:	687b      	ldr	r3, [r7, #4]
 801f2c6:	681b      	ldr	r3, [r3, #0]
 801f2c8:	f04f 31ff 	mov.w	r1, #4294967295
 801f2cc:	4618      	mov	r0, r3
 801f2ce:	f7f2 fc2b 	bl	8011b28 <osMutexAcquire>
#endif
}
 801f2d2:	bf00      	nop
 801f2d4:	3708      	adds	r7, #8
 801f2d6:	46bd      	mov	sp, r7
 801f2d8:	bd80      	pop	{r7, pc}

0801f2da <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801f2da:	b580      	push	{r7, lr}
 801f2dc:	b082      	sub	sp, #8
 801f2de:	af00      	add	r7, sp, #0
 801f2e0:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801f2e2:	687b      	ldr	r3, [r7, #4]
 801f2e4:	681b      	ldr	r3, [r3, #0]
 801f2e6:	4618      	mov	r0, r3
 801f2e8:	f7f2 fc69 	bl	8011bbe <osMutexRelease>
}
 801f2ec:	bf00      	nop
 801f2ee:	3708      	adds	r7, #8
 801f2f0:	46bd      	mov	sp, r7
 801f2f2:	bd80      	pop	{r7, pc}

0801f2f4 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801f2f4:	b580      	push	{r7, lr}
 801f2f6:	b08e      	sub	sp, #56	@ 0x38
 801f2f8:	af00      	add	r7, sp, #0
 801f2fa:	60f8      	str	r0, [r7, #12]
 801f2fc:	60b9      	str	r1, [r7, #8]
 801f2fe:	607a      	str	r2, [r7, #4]
 801f300:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
  return osThreadCreate(&os_thread_def, arg);
#else
  const osThreadAttr_t attributes = {
 801f302:	f107 0314 	add.w	r3, r7, #20
 801f306:	2224      	movs	r2, #36	@ 0x24
 801f308:	2100      	movs	r1, #0
 801f30a:	4618      	mov	r0, r3
 801f30c:	f000 fb46 	bl	801f99c <memset>
 801f310:	68fb      	ldr	r3, [r7, #12]
 801f312:	617b      	str	r3, [r7, #20]
 801f314:	683b      	ldr	r3, [r7, #0]
 801f316:	62bb      	str	r3, [r7, #40]	@ 0x28
 801f318:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801f31a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        .name = name,
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
 801f31c:	f107 0314 	add.w	r3, r7, #20
 801f320:	461a      	mov	r2, r3
 801f322:	6879      	ldr	r1, [r7, #4]
 801f324:	68b8      	ldr	r0, [r7, #8]
 801f326:	f7f2 facc 	bl	80118c2 <osThreadNew>
 801f32a:	4603      	mov	r3, r0
#endif
}
 801f32c:	4618      	mov	r0, r3
 801f32e:	3738      	adds	r7, #56	@ 0x38
 801f330:	46bd      	mov	sp, r7
 801f332:	bd80      	pop	{r7, pc}

0801f334 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 801f334:	b580      	push	{r7, lr}
 801f336:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
 801f338:	4b04      	ldr	r3, [pc, #16]	@ (801f34c <sys_arch_protect+0x18>)
 801f33a:	681b      	ldr	r3, [r3, #0]
 801f33c:	f04f 31ff 	mov.w	r1, #4294967295
 801f340:	4618      	mov	r0, r3
 801f342:	f7f2 fbf1 	bl	8011b28 <osMutexAcquire>
#endif
  return (sys_prot_t)1;
 801f346:	2301      	movs	r3, #1
}
 801f348:	4618      	mov	r0, r3
 801f34a:	bd80      	pop	{r7, pc}
 801f34c:	24014634 	.word	0x24014634

0801f350 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801f350:	b580      	push	{r7, lr}
 801f352:	b082      	sub	sp, #8
 801f354:	af00      	add	r7, sp, #0
 801f356:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801f358:	4b04      	ldr	r3, [pc, #16]	@ (801f36c <sys_arch_unprotect+0x1c>)
 801f35a:	681b      	ldr	r3, [r3, #0]
 801f35c:	4618      	mov	r0, r3
 801f35e:	f7f2 fc2e 	bl	8011bbe <osMutexRelease>
}
 801f362:	bf00      	nop
 801f364:	3708      	adds	r7, #8
 801f366:	46bd      	mov	sp, r7
 801f368:	bd80      	pop	{r7, pc}
 801f36a:	bf00      	nop
 801f36c:	24014634 	.word	0x24014634

0801f370 <malloc>:
 801f370:	4b02      	ldr	r3, [pc, #8]	@ (801f37c <malloc+0xc>)
 801f372:	4601      	mov	r1, r0
 801f374:	6818      	ldr	r0, [r3, #0]
 801f376:	f000 b82d 	b.w	801f3d4 <_malloc_r>
 801f37a:	bf00      	nop
 801f37c:	24000044 	.word	0x24000044

0801f380 <free>:
 801f380:	4b02      	ldr	r3, [pc, #8]	@ (801f38c <free+0xc>)
 801f382:	4601      	mov	r1, r0
 801f384:	6818      	ldr	r0, [r3, #0]
 801f386:	f000 bc19 	b.w	801fbbc <_free_r>
 801f38a:	bf00      	nop
 801f38c:	24000044 	.word	0x24000044

0801f390 <sbrk_aligned>:
 801f390:	b570      	push	{r4, r5, r6, lr}
 801f392:	4e0f      	ldr	r6, [pc, #60]	@ (801f3d0 <sbrk_aligned+0x40>)
 801f394:	460c      	mov	r4, r1
 801f396:	6831      	ldr	r1, [r6, #0]
 801f398:	4605      	mov	r5, r0
 801f39a:	b911      	cbnz	r1, 801f3a2 <sbrk_aligned+0x12>
 801f39c:	f000 fb98 	bl	801fad0 <_sbrk_r>
 801f3a0:	6030      	str	r0, [r6, #0]
 801f3a2:	4621      	mov	r1, r4
 801f3a4:	4628      	mov	r0, r5
 801f3a6:	f000 fb93 	bl	801fad0 <_sbrk_r>
 801f3aa:	1c43      	adds	r3, r0, #1
 801f3ac:	d103      	bne.n	801f3b6 <sbrk_aligned+0x26>
 801f3ae:	f04f 34ff 	mov.w	r4, #4294967295
 801f3b2:	4620      	mov	r0, r4
 801f3b4:	bd70      	pop	{r4, r5, r6, pc}
 801f3b6:	1cc4      	adds	r4, r0, #3
 801f3b8:	f024 0403 	bic.w	r4, r4, #3
 801f3bc:	42a0      	cmp	r0, r4
 801f3be:	d0f8      	beq.n	801f3b2 <sbrk_aligned+0x22>
 801f3c0:	1a21      	subs	r1, r4, r0
 801f3c2:	4628      	mov	r0, r5
 801f3c4:	f000 fb84 	bl	801fad0 <_sbrk_r>
 801f3c8:	3001      	adds	r0, #1
 801f3ca:	d1f2      	bne.n	801f3b2 <sbrk_aligned+0x22>
 801f3cc:	e7ef      	b.n	801f3ae <sbrk_aligned+0x1e>
 801f3ce:	bf00      	nop
 801f3d0:	24014638 	.word	0x24014638

0801f3d4 <_malloc_r>:
 801f3d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801f3d8:	1ccd      	adds	r5, r1, #3
 801f3da:	f025 0503 	bic.w	r5, r5, #3
 801f3de:	3508      	adds	r5, #8
 801f3e0:	2d0c      	cmp	r5, #12
 801f3e2:	bf38      	it	cc
 801f3e4:	250c      	movcc	r5, #12
 801f3e6:	2d00      	cmp	r5, #0
 801f3e8:	4606      	mov	r6, r0
 801f3ea:	db01      	blt.n	801f3f0 <_malloc_r+0x1c>
 801f3ec:	42a9      	cmp	r1, r5
 801f3ee:	d904      	bls.n	801f3fa <_malloc_r+0x26>
 801f3f0:	230c      	movs	r3, #12
 801f3f2:	6033      	str	r3, [r6, #0]
 801f3f4:	2000      	movs	r0, #0
 801f3f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801f3fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801f4d0 <_malloc_r+0xfc>
 801f3fe:	f000 f869 	bl	801f4d4 <__malloc_lock>
 801f402:	f8d8 3000 	ldr.w	r3, [r8]
 801f406:	461c      	mov	r4, r3
 801f408:	bb44      	cbnz	r4, 801f45c <_malloc_r+0x88>
 801f40a:	4629      	mov	r1, r5
 801f40c:	4630      	mov	r0, r6
 801f40e:	f7ff ffbf 	bl	801f390 <sbrk_aligned>
 801f412:	1c43      	adds	r3, r0, #1
 801f414:	4604      	mov	r4, r0
 801f416:	d158      	bne.n	801f4ca <_malloc_r+0xf6>
 801f418:	f8d8 4000 	ldr.w	r4, [r8]
 801f41c:	4627      	mov	r7, r4
 801f41e:	2f00      	cmp	r7, #0
 801f420:	d143      	bne.n	801f4aa <_malloc_r+0xd6>
 801f422:	2c00      	cmp	r4, #0
 801f424:	d04b      	beq.n	801f4be <_malloc_r+0xea>
 801f426:	6823      	ldr	r3, [r4, #0]
 801f428:	4639      	mov	r1, r7
 801f42a:	4630      	mov	r0, r6
 801f42c:	eb04 0903 	add.w	r9, r4, r3
 801f430:	f000 fb4e 	bl	801fad0 <_sbrk_r>
 801f434:	4581      	cmp	r9, r0
 801f436:	d142      	bne.n	801f4be <_malloc_r+0xea>
 801f438:	6821      	ldr	r1, [r4, #0]
 801f43a:	1a6d      	subs	r5, r5, r1
 801f43c:	4629      	mov	r1, r5
 801f43e:	4630      	mov	r0, r6
 801f440:	f7ff ffa6 	bl	801f390 <sbrk_aligned>
 801f444:	3001      	adds	r0, #1
 801f446:	d03a      	beq.n	801f4be <_malloc_r+0xea>
 801f448:	6823      	ldr	r3, [r4, #0]
 801f44a:	442b      	add	r3, r5
 801f44c:	6023      	str	r3, [r4, #0]
 801f44e:	f8d8 3000 	ldr.w	r3, [r8]
 801f452:	685a      	ldr	r2, [r3, #4]
 801f454:	bb62      	cbnz	r2, 801f4b0 <_malloc_r+0xdc>
 801f456:	f8c8 7000 	str.w	r7, [r8]
 801f45a:	e00f      	b.n	801f47c <_malloc_r+0xa8>
 801f45c:	6822      	ldr	r2, [r4, #0]
 801f45e:	1b52      	subs	r2, r2, r5
 801f460:	d420      	bmi.n	801f4a4 <_malloc_r+0xd0>
 801f462:	2a0b      	cmp	r2, #11
 801f464:	d917      	bls.n	801f496 <_malloc_r+0xc2>
 801f466:	1961      	adds	r1, r4, r5
 801f468:	42a3      	cmp	r3, r4
 801f46a:	6025      	str	r5, [r4, #0]
 801f46c:	bf18      	it	ne
 801f46e:	6059      	strne	r1, [r3, #4]
 801f470:	6863      	ldr	r3, [r4, #4]
 801f472:	bf08      	it	eq
 801f474:	f8c8 1000 	streq.w	r1, [r8]
 801f478:	5162      	str	r2, [r4, r5]
 801f47a:	604b      	str	r3, [r1, #4]
 801f47c:	4630      	mov	r0, r6
 801f47e:	f000 f82f 	bl	801f4e0 <__malloc_unlock>
 801f482:	f104 000b 	add.w	r0, r4, #11
 801f486:	1d23      	adds	r3, r4, #4
 801f488:	f020 0007 	bic.w	r0, r0, #7
 801f48c:	1ac2      	subs	r2, r0, r3
 801f48e:	bf1c      	itt	ne
 801f490:	1a1b      	subne	r3, r3, r0
 801f492:	50a3      	strne	r3, [r4, r2]
 801f494:	e7af      	b.n	801f3f6 <_malloc_r+0x22>
 801f496:	6862      	ldr	r2, [r4, #4]
 801f498:	42a3      	cmp	r3, r4
 801f49a:	bf0c      	ite	eq
 801f49c:	f8c8 2000 	streq.w	r2, [r8]
 801f4a0:	605a      	strne	r2, [r3, #4]
 801f4a2:	e7eb      	b.n	801f47c <_malloc_r+0xa8>
 801f4a4:	4623      	mov	r3, r4
 801f4a6:	6864      	ldr	r4, [r4, #4]
 801f4a8:	e7ae      	b.n	801f408 <_malloc_r+0x34>
 801f4aa:	463c      	mov	r4, r7
 801f4ac:	687f      	ldr	r7, [r7, #4]
 801f4ae:	e7b6      	b.n	801f41e <_malloc_r+0x4a>
 801f4b0:	461a      	mov	r2, r3
 801f4b2:	685b      	ldr	r3, [r3, #4]
 801f4b4:	42a3      	cmp	r3, r4
 801f4b6:	d1fb      	bne.n	801f4b0 <_malloc_r+0xdc>
 801f4b8:	2300      	movs	r3, #0
 801f4ba:	6053      	str	r3, [r2, #4]
 801f4bc:	e7de      	b.n	801f47c <_malloc_r+0xa8>
 801f4be:	230c      	movs	r3, #12
 801f4c0:	6033      	str	r3, [r6, #0]
 801f4c2:	4630      	mov	r0, r6
 801f4c4:	f000 f80c 	bl	801f4e0 <__malloc_unlock>
 801f4c8:	e794      	b.n	801f3f4 <_malloc_r+0x20>
 801f4ca:	6005      	str	r5, [r0, #0]
 801f4cc:	e7d6      	b.n	801f47c <_malloc_r+0xa8>
 801f4ce:	bf00      	nop
 801f4d0:	2401463c 	.word	0x2401463c

0801f4d4 <__malloc_lock>:
 801f4d4:	4801      	ldr	r0, [pc, #4]	@ (801f4dc <__malloc_lock+0x8>)
 801f4d6:	f000 bb42 	b.w	801fb5e <__retarget_lock_acquire_recursive>
 801f4da:	bf00      	nop
 801f4dc:	24014780 	.word	0x24014780

0801f4e0 <__malloc_unlock>:
 801f4e0:	4801      	ldr	r0, [pc, #4]	@ (801f4e8 <__malloc_unlock+0x8>)
 801f4e2:	f000 bb3d 	b.w	801fb60 <__retarget_lock_release_recursive>
 801f4e6:	bf00      	nop
 801f4e8:	24014780 	.word	0x24014780

0801f4ec <rand>:
 801f4ec:	4b16      	ldr	r3, [pc, #88]	@ (801f548 <rand+0x5c>)
 801f4ee:	b510      	push	{r4, lr}
 801f4f0:	681c      	ldr	r4, [r3, #0]
 801f4f2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801f4f4:	b9b3      	cbnz	r3, 801f524 <rand+0x38>
 801f4f6:	2018      	movs	r0, #24
 801f4f8:	f7ff ff3a 	bl	801f370 <malloc>
 801f4fc:	4602      	mov	r2, r0
 801f4fe:	6320      	str	r0, [r4, #48]	@ 0x30
 801f500:	b920      	cbnz	r0, 801f50c <rand+0x20>
 801f502:	4b12      	ldr	r3, [pc, #72]	@ (801f54c <rand+0x60>)
 801f504:	4812      	ldr	r0, [pc, #72]	@ (801f550 <rand+0x64>)
 801f506:	2152      	movs	r1, #82	@ 0x52
 801f508:	f000 fb3a 	bl	801fb80 <__assert_func>
 801f50c:	4911      	ldr	r1, [pc, #68]	@ (801f554 <rand+0x68>)
 801f50e:	4b12      	ldr	r3, [pc, #72]	@ (801f558 <rand+0x6c>)
 801f510:	e9c0 1300 	strd	r1, r3, [r0]
 801f514:	4b11      	ldr	r3, [pc, #68]	@ (801f55c <rand+0x70>)
 801f516:	6083      	str	r3, [r0, #8]
 801f518:	230b      	movs	r3, #11
 801f51a:	8183      	strh	r3, [r0, #12]
 801f51c:	2100      	movs	r1, #0
 801f51e:	2001      	movs	r0, #1
 801f520:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801f524:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801f526:	480e      	ldr	r0, [pc, #56]	@ (801f560 <rand+0x74>)
 801f528:	690b      	ldr	r3, [r1, #16]
 801f52a:	694c      	ldr	r4, [r1, #20]
 801f52c:	4a0d      	ldr	r2, [pc, #52]	@ (801f564 <rand+0x78>)
 801f52e:	4358      	muls	r0, r3
 801f530:	fb02 0004 	mla	r0, r2, r4, r0
 801f534:	fba3 3202 	umull	r3, r2, r3, r2
 801f538:	3301      	adds	r3, #1
 801f53a:	eb40 0002 	adc.w	r0, r0, r2
 801f53e:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801f542:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801f546:	bd10      	pop	{r4, pc}
 801f548:	24000044 	.word	0x24000044
 801f54c:	08023b72 	.word	0x08023b72
 801f550:	08023b89 	.word	0x08023b89
 801f554:	abcd330e 	.word	0xabcd330e
 801f558:	e66d1234 	.word	0xe66d1234
 801f55c:	0005deec 	.word	0x0005deec
 801f560:	5851f42d 	.word	0x5851f42d
 801f564:	4c957f2d 	.word	0x4c957f2d

0801f568 <std>:
 801f568:	2300      	movs	r3, #0
 801f56a:	b510      	push	{r4, lr}
 801f56c:	4604      	mov	r4, r0
 801f56e:	e9c0 3300 	strd	r3, r3, [r0]
 801f572:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801f576:	6083      	str	r3, [r0, #8]
 801f578:	8181      	strh	r1, [r0, #12]
 801f57a:	6643      	str	r3, [r0, #100]	@ 0x64
 801f57c:	81c2      	strh	r2, [r0, #14]
 801f57e:	6183      	str	r3, [r0, #24]
 801f580:	4619      	mov	r1, r3
 801f582:	2208      	movs	r2, #8
 801f584:	305c      	adds	r0, #92	@ 0x5c
 801f586:	f000 fa09 	bl	801f99c <memset>
 801f58a:	4b0d      	ldr	r3, [pc, #52]	@ (801f5c0 <std+0x58>)
 801f58c:	6263      	str	r3, [r4, #36]	@ 0x24
 801f58e:	4b0d      	ldr	r3, [pc, #52]	@ (801f5c4 <std+0x5c>)
 801f590:	62a3      	str	r3, [r4, #40]	@ 0x28
 801f592:	4b0d      	ldr	r3, [pc, #52]	@ (801f5c8 <std+0x60>)
 801f594:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801f596:	4b0d      	ldr	r3, [pc, #52]	@ (801f5cc <std+0x64>)
 801f598:	6323      	str	r3, [r4, #48]	@ 0x30
 801f59a:	4b0d      	ldr	r3, [pc, #52]	@ (801f5d0 <std+0x68>)
 801f59c:	6224      	str	r4, [r4, #32]
 801f59e:	429c      	cmp	r4, r3
 801f5a0:	d006      	beq.n	801f5b0 <std+0x48>
 801f5a2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801f5a6:	4294      	cmp	r4, r2
 801f5a8:	d002      	beq.n	801f5b0 <std+0x48>
 801f5aa:	33d0      	adds	r3, #208	@ 0xd0
 801f5ac:	429c      	cmp	r4, r3
 801f5ae:	d105      	bne.n	801f5bc <std+0x54>
 801f5b0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801f5b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801f5b8:	f000 bad0 	b.w	801fb5c <__retarget_lock_init_recursive>
 801f5bc:	bd10      	pop	{r4, pc}
 801f5be:	bf00      	nop
 801f5c0:	0801f7cd 	.word	0x0801f7cd
 801f5c4:	0801f7ef 	.word	0x0801f7ef
 801f5c8:	0801f827 	.word	0x0801f827
 801f5cc:	0801f84b 	.word	0x0801f84b
 801f5d0:	24014640 	.word	0x24014640

0801f5d4 <stdio_exit_handler>:
 801f5d4:	4a02      	ldr	r2, [pc, #8]	@ (801f5e0 <stdio_exit_handler+0xc>)
 801f5d6:	4903      	ldr	r1, [pc, #12]	@ (801f5e4 <stdio_exit_handler+0x10>)
 801f5d8:	4803      	ldr	r0, [pc, #12]	@ (801f5e8 <stdio_exit_handler+0x14>)
 801f5da:	f000 b869 	b.w	801f6b0 <_fwalk_sglue>
 801f5de:	bf00      	nop
 801f5e0:	24000038 	.word	0x24000038
 801f5e4:	080202f5 	.word	0x080202f5
 801f5e8:	24000048 	.word	0x24000048

0801f5ec <cleanup_stdio>:
 801f5ec:	6841      	ldr	r1, [r0, #4]
 801f5ee:	4b0c      	ldr	r3, [pc, #48]	@ (801f620 <cleanup_stdio+0x34>)
 801f5f0:	4299      	cmp	r1, r3
 801f5f2:	b510      	push	{r4, lr}
 801f5f4:	4604      	mov	r4, r0
 801f5f6:	d001      	beq.n	801f5fc <cleanup_stdio+0x10>
 801f5f8:	f000 fe7c 	bl	80202f4 <_fflush_r>
 801f5fc:	68a1      	ldr	r1, [r4, #8]
 801f5fe:	4b09      	ldr	r3, [pc, #36]	@ (801f624 <cleanup_stdio+0x38>)
 801f600:	4299      	cmp	r1, r3
 801f602:	d002      	beq.n	801f60a <cleanup_stdio+0x1e>
 801f604:	4620      	mov	r0, r4
 801f606:	f000 fe75 	bl	80202f4 <_fflush_r>
 801f60a:	68e1      	ldr	r1, [r4, #12]
 801f60c:	4b06      	ldr	r3, [pc, #24]	@ (801f628 <cleanup_stdio+0x3c>)
 801f60e:	4299      	cmp	r1, r3
 801f610:	d004      	beq.n	801f61c <cleanup_stdio+0x30>
 801f612:	4620      	mov	r0, r4
 801f614:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801f618:	f000 be6c 	b.w	80202f4 <_fflush_r>
 801f61c:	bd10      	pop	{r4, pc}
 801f61e:	bf00      	nop
 801f620:	24014640 	.word	0x24014640
 801f624:	240146a8 	.word	0x240146a8
 801f628:	24014710 	.word	0x24014710

0801f62c <global_stdio_init.part.0>:
 801f62c:	b510      	push	{r4, lr}
 801f62e:	4b0b      	ldr	r3, [pc, #44]	@ (801f65c <global_stdio_init.part.0+0x30>)
 801f630:	4c0b      	ldr	r4, [pc, #44]	@ (801f660 <global_stdio_init.part.0+0x34>)
 801f632:	4a0c      	ldr	r2, [pc, #48]	@ (801f664 <global_stdio_init.part.0+0x38>)
 801f634:	601a      	str	r2, [r3, #0]
 801f636:	4620      	mov	r0, r4
 801f638:	2200      	movs	r2, #0
 801f63a:	2104      	movs	r1, #4
 801f63c:	f7ff ff94 	bl	801f568 <std>
 801f640:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801f644:	2201      	movs	r2, #1
 801f646:	2109      	movs	r1, #9
 801f648:	f7ff ff8e 	bl	801f568 <std>
 801f64c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801f650:	2202      	movs	r2, #2
 801f652:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801f656:	2112      	movs	r1, #18
 801f658:	f7ff bf86 	b.w	801f568 <std>
 801f65c:	24014778 	.word	0x24014778
 801f660:	24014640 	.word	0x24014640
 801f664:	0801f5d5 	.word	0x0801f5d5

0801f668 <__sfp_lock_acquire>:
 801f668:	4801      	ldr	r0, [pc, #4]	@ (801f670 <__sfp_lock_acquire+0x8>)
 801f66a:	f000 ba78 	b.w	801fb5e <__retarget_lock_acquire_recursive>
 801f66e:	bf00      	nop
 801f670:	24014781 	.word	0x24014781

0801f674 <__sfp_lock_release>:
 801f674:	4801      	ldr	r0, [pc, #4]	@ (801f67c <__sfp_lock_release+0x8>)
 801f676:	f000 ba73 	b.w	801fb60 <__retarget_lock_release_recursive>
 801f67a:	bf00      	nop
 801f67c:	24014781 	.word	0x24014781

0801f680 <__sinit>:
 801f680:	b510      	push	{r4, lr}
 801f682:	4604      	mov	r4, r0
 801f684:	f7ff fff0 	bl	801f668 <__sfp_lock_acquire>
 801f688:	6a23      	ldr	r3, [r4, #32]
 801f68a:	b11b      	cbz	r3, 801f694 <__sinit+0x14>
 801f68c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801f690:	f7ff bff0 	b.w	801f674 <__sfp_lock_release>
 801f694:	4b04      	ldr	r3, [pc, #16]	@ (801f6a8 <__sinit+0x28>)
 801f696:	6223      	str	r3, [r4, #32]
 801f698:	4b04      	ldr	r3, [pc, #16]	@ (801f6ac <__sinit+0x2c>)
 801f69a:	681b      	ldr	r3, [r3, #0]
 801f69c:	2b00      	cmp	r3, #0
 801f69e:	d1f5      	bne.n	801f68c <__sinit+0xc>
 801f6a0:	f7ff ffc4 	bl	801f62c <global_stdio_init.part.0>
 801f6a4:	e7f2      	b.n	801f68c <__sinit+0xc>
 801f6a6:	bf00      	nop
 801f6a8:	0801f5ed 	.word	0x0801f5ed
 801f6ac:	24014778 	.word	0x24014778

0801f6b0 <_fwalk_sglue>:
 801f6b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801f6b4:	4607      	mov	r7, r0
 801f6b6:	4688      	mov	r8, r1
 801f6b8:	4614      	mov	r4, r2
 801f6ba:	2600      	movs	r6, #0
 801f6bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801f6c0:	f1b9 0901 	subs.w	r9, r9, #1
 801f6c4:	d505      	bpl.n	801f6d2 <_fwalk_sglue+0x22>
 801f6c6:	6824      	ldr	r4, [r4, #0]
 801f6c8:	2c00      	cmp	r4, #0
 801f6ca:	d1f7      	bne.n	801f6bc <_fwalk_sglue+0xc>
 801f6cc:	4630      	mov	r0, r6
 801f6ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801f6d2:	89ab      	ldrh	r3, [r5, #12]
 801f6d4:	2b01      	cmp	r3, #1
 801f6d6:	d907      	bls.n	801f6e8 <_fwalk_sglue+0x38>
 801f6d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801f6dc:	3301      	adds	r3, #1
 801f6de:	d003      	beq.n	801f6e8 <_fwalk_sglue+0x38>
 801f6e0:	4629      	mov	r1, r5
 801f6e2:	4638      	mov	r0, r7
 801f6e4:	47c0      	blx	r8
 801f6e6:	4306      	orrs	r6, r0
 801f6e8:	3568      	adds	r5, #104	@ 0x68
 801f6ea:	e7e9      	b.n	801f6c0 <_fwalk_sglue+0x10>

0801f6ec <iprintf>:
 801f6ec:	b40f      	push	{r0, r1, r2, r3}
 801f6ee:	b507      	push	{r0, r1, r2, lr}
 801f6f0:	4906      	ldr	r1, [pc, #24]	@ (801f70c <iprintf+0x20>)
 801f6f2:	ab04      	add	r3, sp, #16
 801f6f4:	6808      	ldr	r0, [r1, #0]
 801f6f6:	f853 2b04 	ldr.w	r2, [r3], #4
 801f6fa:	6881      	ldr	r1, [r0, #8]
 801f6fc:	9301      	str	r3, [sp, #4]
 801f6fe:	f000 fad1 	bl	801fca4 <_vfiprintf_r>
 801f702:	b003      	add	sp, #12
 801f704:	f85d eb04 	ldr.w	lr, [sp], #4
 801f708:	b004      	add	sp, #16
 801f70a:	4770      	bx	lr
 801f70c:	24000044 	.word	0x24000044

0801f710 <_puts_r>:
 801f710:	6a03      	ldr	r3, [r0, #32]
 801f712:	b570      	push	{r4, r5, r6, lr}
 801f714:	6884      	ldr	r4, [r0, #8]
 801f716:	4605      	mov	r5, r0
 801f718:	460e      	mov	r6, r1
 801f71a:	b90b      	cbnz	r3, 801f720 <_puts_r+0x10>
 801f71c:	f7ff ffb0 	bl	801f680 <__sinit>
 801f720:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801f722:	07db      	lsls	r3, r3, #31
 801f724:	d405      	bmi.n	801f732 <_puts_r+0x22>
 801f726:	89a3      	ldrh	r3, [r4, #12]
 801f728:	0598      	lsls	r0, r3, #22
 801f72a:	d402      	bmi.n	801f732 <_puts_r+0x22>
 801f72c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801f72e:	f000 fa16 	bl	801fb5e <__retarget_lock_acquire_recursive>
 801f732:	89a3      	ldrh	r3, [r4, #12]
 801f734:	0719      	lsls	r1, r3, #28
 801f736:	d502      	bpl.n	801f73e <_puts_r+0x2e>
 801f738:	6923      	ldr	r3, [r4, #16]
 801f73a:	2b00      	cmp	r3, #0
 801f73c:	d135      	bne.n	801f7aa <_puts_r+0x9a>
 801f73e:	4621      	mov	r1, r4
 801f740:	4628      	mov	r0, r5
 801f742:	f000 f8c5 	bl	801f8d0 <__swsetup_r>
 801f746:	b380      	cbz	r0, 801f7aa <_puts_r+0x9a>
 801f748:	f04f 35ff 	mov.w	r5, #4294967295
 801f74c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801f74e:	07da      	lsls	r2, r3, #31
 801f750:	d405      	bmi.n	801f75e <_puts_r+0x4e>
 801f752:	89a3      	ldrh	r3, [r4, #12]
 801f754:	059b      	lsls	r3, r3, #22
 801f756:	d402      	bmi.n	801f75e <_puts_r+0x4e>
 801f758:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801f75a:	f000 fa01 	bl	801fb60 <__retarget_lock_release_recursive>
 801f75e:	4628      	mov	r0, r5
 801f760:	bd70      	pop	{r4, r5, r6, pc}
 801f762:	2b00      	cmp	r3, #0
 801f764:	da04      	bge.n	801f770 <_puts_r+0x60>
 801f766:	69a2      	ldr	r2, [r4, #24]
 801f768:	429a      	cmp	r2, r3
 801f76a:	dc17      	bgt.n	801f79c <_puts_r+0x8c>
 801f76c:	290a      	cmp	r1, #10
 801f76e:	d015      	beq.n	801f79c <_puts_r+0x8c>
 801f770:	6823      	ldr	r3, [r4, #0]
 801f772:	1c5a      	adds	r2, r3, #1
 801f774:	6022      	str	r2, [r4, #0]
 801f776:	7019      	strb	r1, [r3, #0]
 801f778:	68a3      	ldr	r3, [r4, #8]
 801f77a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801f77e:	3b01      	subs	r3, #1
 801f780:	60a3      	str	r3, [r4, #8]
 801f782:	2900      	cmp	r1, #0
 801f784:	d1ed      	bne.n	801f762 <_puts_r+0x52>
 801f786:	2b00      	cmp	r3, #0
 801f788:	da11      	bge.n	801f7ae <_puts_r+0x9e>
 801f78a:	4622      	mov	r2, r4
 801f78c:	210a      	movs	r1, #10
 801f78e:	4628      	mov	r0, r5
 801f790:	f000 f85f 	bl	801f852 <__swbuf_r>
 801f794:	3001      	adds	r0, #1
 801f796:	d0d7      	beq.n	801f748 <_puts_r+0x38>
 801f798:	250a      	movs	r5, #10
 801f79a:	e7d7      	b.n	801f74c <_puts_r+0x3c>
 801f79c:	4622      	mov	r2, r4
 801f79e:	4628      	mov	r0, r5
 801f7a0:	f000 f857 	bl	801f852 <__swbuf_r>
 801f7a4:	3001      	adds	r0, #1
 801f7a6:	d1e7      	bne.n	801f778 <_puts_r+0x68>
 801f7a8:	e7ce      	b.n	801f748 <_puts_r+0x38>
 801f7aa:	3e01      	subs	r6, #1
 801f7ac:	e7e4      	b.n	801f778 <_puts_r+0x68>
 801f7ae:	6823      	ldr	r3, [r4, #0]
 801f7b0:	1c5a      	adds	r2, r3, #1
 801f7b2:	6022      	str	r2, [r4, #0]
 801f7b4:	220a      	movs	r2, #10
 801f7b6:	701a      	strb	r2, [r3, #0]
 801f7b8:	e7ee      	b.n	801f798 <_puts_r+0x88>
	...

0801f7bc <puts>:
 801f7bc:	4b02      	ldr	r3, [pc, #8]	@ (801f7c8 <puts+0xc>)
 801f7be:	4601      	mov	r1, r0
 801f7c0:	6818      	ldr	r0, [r3, #0]
 801f7c2:	f7ff bfa5 	b.w	801f710 <_puts_r>
 801f7c6:	bf00      	nop
 801f7c8:	24000044 	.word	0x24000044

0801f7cc <__sread>:
 801f7cc:	b510      	push	{r4, lr}
 801f7ce:	460c      	mov	r4, r1
 801f7d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f7d4:	f000 f96a 	bl	801faac <_read_r>
 801f7d8:	2800      	cmp	r0, #0
 801f7da:	bfab      	itete	ge
 801f7dc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801f7de:	89a3      	ldrhlt	r3, [r4, #12]
 801f7e0:	181b      	addge	r3, r3, r0
 801f7e2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801f7e6:	bfac      	ite	ge
 801f7e8:	6563      	strge	r3, [r4, #84]	@ 0x54
 801f7ea:	81a3      	strhlt	r3, [r4, #12]
 801f7ec:	bd10      	pop	{r4, pc}

0801f7ee <__swrite>:
 801f7ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f7f2:	461f      	mov	r7, r3
 801f7f4:	898b      	ldrh	r3, [r1, #12]
 801f7f6:	05db      	lsls	r3, r3, #23
 801f7f8:	4605      	mov	r5, r0
 801f7fa:	460c      	mov	r4, r1
 801f7fc:	4616      	mov	r6, r2
 801f7fe:	d505      	bpl.n	801f80c <__swrite+0x1e>
 801f800:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f804:	2302      	movs	r3, #2
 801f806:	2200      	movs	r2, #0
 801f808:	f000 f93e 	bl	801fa88 <_lseek_r>
 801f80c:	89a3      	ldrh	r3, [r4, #12]
 801f80e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801f812:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801f816:	81a3      	strh	r3, [r4, #12]
 801f818:	4632      	mov	r2, r6
 801f81a:	463b      	mov	r3, r7
 801f81c:	4628      	mov	r0, r5
 801f81e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801f822:	f000 b965 	b.w	801faf0 <_write_r>

0801f826 <__sseek>:
 801f826:	b510      	push	{r4, lr}
 801f828:	460c      	mov	r4, r1
 801f82a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f82e:	f000 f92b 	bl	801fa88 <_lseek_r>
 801f832:	1c43      	adds	r3, r0, #1
 801f834:	89a3      	ldrh	r3, [r4, #12]
 801f836:	bf15      	itete	ne
 801f838:	6560      	strne	r0, [r4, #84]	@ 0x54
 801f83a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801f83e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801f842:	81a3      	strheq	r3, [r4, #12]
 801f844:	bf18      	it	ne
 801f846:	81a3      	strhne	r3, [r4, #12]
 801f848:	bd10      	pop	{r4, pc}

0801f84a <__sclose>:
 801f84a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f84e:	f000 b8ad 	b.w	801f9ac <_close_r>

0801f852 <__swbuf_r>:
 801f852:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f854:	460e      	mov	r6, r1
 801f856:	4614      	mov	r4, r2
 801f858:	4605      	mov	r5, r0
 801f85a:	b118      	cbz	r0, 801f864 <__swbuf_r+0x12>
 801f85c:	6a03      	ldr	r3, [r0, #32]
 801f85e:	b90b      	cbnz	r3, 801f864 <__swbuf_r+0x12>
 801f860:	f7ff ff0e 	bl	801f680 <__sinit>
 801f864:	69a3      	ldr	r3, [r4, #24]
 801f866:	60a3      	str	r3, [r4, #8]
 801f868:	89a3      	ldrh	r3, [r4, #12]
 801f86a:	071a      	lsls	r2, r3, #28
 801f86c:	d501      	bpl.n	801f872 <__swbuf_r+0x20>
 801f86e:	6923      	ldr	r3, [r4, #16]
 801f870:	b943      	cbnz	r3, 801f884 <__swbuf_r+0x32>
 801f872:	4621      	mov	r1, r4
 801f874:	4628      	mov	r0, r5
 801f876:	f000 f82b 	bl	801f8d0 <__swsetup_r>
 801f87a:	b118      	cbz	r0, 801f884 <__swbuf_r+0x32>
 801f87c:	f04f 37ff 	mov.w	r7, #4294967295
 801f880:	4638      	mov	r0, r7
 801f882:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801f884:	6823      	ldr	r3, [r4, #0]
 801f886:	6922      	ldr	r2, [r4, #16]
 801f888:	1a98      	subs	r0, r3, r2
 801f88a:	6963      	ldr	r3, [r4, #20]
 801f88c:	b2f6      	uxtb	r6, r6
 801f88e:	4283      	cmp	r3, r0
 801f890:	4637      	mov	r7, r6
 801f892:	dc05      	bgt.n	801f8a0 <__swbuf_r+0x4e>
 801f894:	4621      	mov	r1, r4
 801f896:	4628      	mov	r0, r5
 801f898:	f000 fd2c 	bl	80202f4 <_fflush_r>
 801f89c:	2800      	cmp	r0, #0
 801f89e:	d1ed      	bne.n	801f87c <__swbuf_r+0x2a>
 801f8a0:	68a3      	ldr	r3, [r4, #8]
 801f8a2:	3b01      	subs	r3, #1
 801f8a4:	60a3      	str	r3, [r4, #8]
 801f8a6:	6823      	ldr	r3, [r4, #0]
 801f8a8:	1c5a      	adds	r2, r3, #1
 801f8aa:	6022      	str	r2, [r4, #0]
 801f8ac:	701e      	strb	r6, [r3, #0]
 801f8ae:	6962      	ldr	r2, [r4, #20]
 801f8b0:	1c43      	adds	r3, r0, #1
 801f8b2:	429a      	cmp	r2, r3
 801f8b4:	d004      	beq.n	801f8c0 <__swbuf_r+0x6e>
 801f8b6:	89a3      	ldrh	r3, [r4, #12]
 801f8b8:	07db      	lsls	r3, r3, #31
 801f8ba:	d5e1      	bpl.n	801f880 <__swbuf_r+0x2e>
 801f8bc:	2e0a      	cmp	r6, #10
 801f8be:	d1df      	bne.n	801f880 <__swbuf_r+0x2e>
 801f8c0:	4621      	mov	r1, r4
 801f8c2:	4628      	mov	r0, r5
 801f8c4:	f000 fd16 	bl	80202f4 <_fflush_r>
 801f8c8:	2800      	cmp	r0, #0
 801f8ca:	d0d9      	beq.n	801f880 <__swbuf_r+0x2e>
 801f8cc:	e7d6      	b.n	801f87c <__swbuf_r+0x2a>
	...

0801f8d0 <__swsetup_r>:
 801f8d0:	b538      	push	{r3, r4, r5, lr}
 801f8d2:	4b29      	ldr	r3, [pc, #164]	@ (801f978 <__swsetup_r+0xa8>)
 801f8d4:	4605      	mov	r5, r0
 801f8d6:	6818      	ldr	r0, [r3, #0]
 801f8d8:	460c      	mov	r4, r1
 801f8da:	b118      	cbz	r0, 801f8e4 <__swsetup_r+0x14>
 801f8dc:	6a03      	ldr	r3, [r0, #32]
 801f8de:	b90b      	cbnz	r3, 801f8e4 <__swsetup_r+0x14>
 801f8e0:	f7ff fece 	bl	801f680 <__sinit>
 801f8e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f8e8:	0719      	lsls	r1, r3, #28
 801f8ea:	d422      	bmi.n	801f932 <__swsetup_r+0x62>
 801f8ec:	06da      	lsls	r2, r3, #27
 801f8ee:	d407      	bmi.n	801f900 <__swsetup_r+0x30>
 801f8f0:	2209      	movs	r2, #9
 801f8f2:	602a      	str	r2, [r5, #0]
 801f8f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801f8f8:	81a3      	strh	r3, [r4, #12]
 801f8fa:	f04f 30ff 	mov.w	r0, #4294967295
 801f8fe:	e033      	b.n	801f968 <__swsetup_r+0x98>
 801f900:	0758      	lsls	r0, r3, #29
 801f902:	d512      	bpl.n	801f92a <__swsetup_r+0x5a>
 801f904:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801f906:	b141      	cbz	r1, 801f91a <__swsetup_r+0x4a>
 801f908:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801f90c:	4299      	cmp	r1, r3
 801f90e:	d002      	beq.n	801f916 <__swsetup_r+0x46>
 801f910:	4628      	mov	r0, r5
 801f912:	f000 f953 	bl	801fbbc <_free_r>
 801f916:	2300      	movs	r3, #0
 801f918:	6363      	str	r3, [r4, #52]	@ 0x34
 801f91a:	89a3      	ldrh	r3, [r4, #12]
 801f91c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801f920:	81a3      	strh	r3, [r4, #12]
 801f922:	2300      	movs	r3, #0
 801f924:	6063      	str	r3, [r4, #4]
 801f926:	6923      	ldr	r3, [r4, #16]
 801f928:	6023      	str	r3, [r4, #0]
 801f92a:	89a3      	ldrh	r3, [r4, #12]
 801f92c:	f043 0308 	orr.w	r3, r3, #8
 801f930:	81a3      	strh	r3, [r4, #12]
 801f932:	6923      	ldr	r3, [r4, #16]
 801f934:	b94b      	cbnz	r3, 801f94a <__swsetup_r+0x7a>
 801f936:	89a3      	ldrh	r3, [r4, #12]
 801f938:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801f93c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801f940:	d003      	beq.n	801f94a <__swsetup_r+0x7a>
 801f942:	4621      	mov	r1, r4
 801f944:	4628      	mov	r0, r5
 801f946:	f000 fd35 	bl	80203b4 <__smakebuf_r>
 801f94a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f94e:	f013 0201 	ands.w	r2, r3, #1
 801f952:	d00a      	beq.n	801f96a <__swsetup_r+0x9a>
 801f954:	2200      	movs	r2, #0
 801f956:	60a2      	str	r2, [r4, #8]
 801f958:	6962      	ldr	r2, [r4, #20]
 801f95a:	4252      	negs	r2, r2
 801f95c:	61a2      	str	r2, [r4, #24]
 801f95e:	6922      	ldr	r2, [r4, #16]
 801f960:	b942      	cbnz	r2, 801f974 <__swsetup_r+0xa4>
 801f962:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801f966:	d1c5      	bne.n	801f8f4 <__swsetup_r+0x24>
 801f968:	bd38      	pop	{r3, r4, r5, pc}
 801f96a:	0799      	lsls	r1, r3, #30
 801f96c:	bf58      	it	pl
 801f96e:	6962      	ldrpl	r2, [r4, #20]
 801f970:	60a2      	str	r2, [r4, #8]
 801f972:	e7f4      	b.n	801f95e <__swsetup_r+0x8e>
 801f974:	2000      	movs	r0, #0
 801f976:	e7f7      	b.n	801f968 <__swsetup_r+0x98>
 801f978:	24000044 	.word	0x24000044

0801f97c <memcmp>:
 801f97c:	b510      	push	{r4, lr}
 801f97e:	3901      	subs	r1, #1
 801f980:	4402      	add	r2, r0
 801f982:	4290      	cmp	r0, r2
 801f984:	d101      	bne.n	801f98a <memcmp+0xe>
 801f986:	2000      	movs	r0, #0
 801f988:	e005      	b.n	801f996 <memcmp+0x1a>
 801f98a:	7803      	ldrb	r3, [r0, #0]
 801f98c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801f990:	42a3      	cmp	r3, r4
 801f992:	d001      	beq.n	801f998 <memcmp+0x1c>
 801f994:	1b18      	subs	r0, r3, r4
 801f996:	bd10      	pop	{r4, pc}
 801f998:	3001      	adds	r0, #1
 801f99a:	e7f2      	b.n	801f982 <memcmp+0x6>

0801f99c <memset>:
 801f99c:	4402      	add	r2, r0
 801f99e:	4603      	mov	r3, r0
 801f9a0:	4293      	cmp	r3, r2
 801f9a2:	d100      	bne.n	801f9a6 <memset+0xa>
 801f9a4:	4770      	bx	lr
 801f9a6:	f803 1b01 	strb.w	r1, [r3], #1
 801f9aa:	e7f9      	b.n	801f9a0 <memset+0x4>

0801f9ac <_close_r>:
 801f9ac:	b538      	push	{r3, r4, r5, lr}
 801f9ae:	4d06      	ldr	r5, [pc, #24]	@ (801f9c8 <_close_r+0x1c>)
 801f9b0:	2300      	movs	r3, #0
 801f9b2:	4604      	mov	r4, r0
 801f9b4:	4608      	mov	r0, r1
 801f9b6:	602b      	str	r3, [r5, #0]
 801f9b8:	f000 fda6 	bl	8020508 <_close>
 801f9bc:	1c43      	adds	r3, r0, #1
 801f9be:	d102      	bne.n	801f9c6 <_close_r+0x1a>
 801f9c0:	682b      	ldr	r3, [r5, #0]
 801f9c2:	b103      	cbz	r3, 801f9c6 <_close_r+0x1a>
 801f9c4:	6023      	str	r3, [r4, #0]
 801f9c6:	bd38      	pop	{r3, r4, r5, pc}
 801f9c8:	2401477c 	.word	0x2401477c

0801f9cc <_reclaim_reent>:
 801f9cc:	4b2d      	ldr	r3, [pc, #180]	@ (801fa84 <_reclaim_reent+0xb8>)
 801f9ce:	681b      	ldr	r3, [r3, #0]
 801f9d0:	4283      	cmp	r3, r0
 801f9d2:	b570      	push	{r4, r5, r6, lr}
 801f9d4:	4604      	mov	r4, r0
 801f9d6:	d053      	beq.n	801fa80 <_reclaim_reent+0xb4>
 801f9d8:	69c3      	ldr	r3, [r0, #28]
 801f9da:	b31b      	cbz	r3, 801fa24 <_reclaim_reent+0x58>
 801f9dc:	68db      	ldr	r3, [r3, #12]
 801f9de:	b163      	cbz	r3, 801f9fa <_reclaim_reent+0x2e>
 801f9e0:	2500      	movs	r5, #0
 801f9e2:	69e3      	ldr	r3, [r4, #28]
 801f9e4:	68db      	ldr	r3, [r3, #12]
 801f9e6:	5959      	ldr	r1, [r3, r5]
 801f9e8:	b9b1      	cbnz	r1, 801fa18 <_reclaim_reent+0x4c>
 801f9ea:	3504      	adds	r5, #4
 801f9ec:	2d80      	cmp	r5, #128	@ 0x80
 801f9ee:	d1f8      	bne.n	801f9e2 <_reclaim_reent+0x16>
 801f9f0:	69e3      	ldr	r3, [r4, #28]
 801f9f2:	4620      	mov	r0, r4
 801f9f4:	68d9      	ldr	r1, [r3, #12]
 801f9f6:	f000 f8e1 	bl	801fbbc <_free_r>
 801f9fa:	69e3      	ldr	r3, [r4, #28]
 801f9fc:	6819      	ldr	r1, [r3, #0]
 801f9fe:	b111      	cbz	r1, 801fa06 <_reclaim_reent+0x3a>
 801fa00:	4620      	mov	r0, r4
 801fa02:	f000 f8db 	bl	801fbbc <_free_r>
 801fa06:	69e3      	ldr	r3, [r4, #28]
 801fa08:	689d      	ldr	r5, [r3, #8]
 801fa0a:	b15d      	cbz	r5, 801fa24 <_reclaim_reent+0x58>
 801fa0c:	4629      	mov	r1, r5
 801fa0e:	4620      	mov	r0, r4
 801fa10:	682d      	ldr	r5, [r5, #0]
 801fa12:	f000 f8d3 	bl	801fbbc <_free_r>
 801fa16:	e7f8      	b.n	801fa0a <_reclaim_reent+0x3e>
 801fa18:	680e      	ldr	r6, [r1, #0]
 801fa1a:	4620      	mov	r0, r4
 801fa1c:	f000 f8ce 	bl	801fbbc <_free_r>
 801fa20:	4631      	mov	r1, r6
 801fa22:	e7e1      	b.n	801f9e8 <_reclaim_reent+0x1c>
 801fa24:	6961      	ldr	r1, [r4, #20]
 801fa26:	b111      	cbz	r1, 801fa2e <_reclaim_reent+0x62>
 801fa28:	4620      	mov	r0, r4
 801fa2a:	f000 f8c7 	bl	801fbbc <_free_r>
 801fa2e:	69e1      	ldr	r1, [r4, #28]
 801fa30:	b111      	cbz	r1, 801fa38 <_reclaim_reent+0x6c>
 801fa32:	4620      	mov	r0, r4
 801fa34:	f000 f8c2 	bl	801fbbc <_free_r>
 801fa38:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801fa3a:	b111      	cbz	r1, 801fa42 <_reclaim_reent+0x76>
 801fa3c:	4620      	mov	r0, r4
 801fa3e:	f000 f8bd 	bl	801fbbc <_free_r>
 801fa42:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801fa44:	b111      	cbz	r1, 801fa4c <_reclaim_reent+0x80>
 801fa46:	4620      	mov	r0, r4
 801fa48:	f000 f8b8 	bl	801fbbc <_free_r>
 801fa4c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801fa4e:	b111      	cbz	r1, 801fa56 <_reclaim_reent+0x8a>
 801fa50:	4620      	mov	r0, r4
 801fa52:	f000 f8b3 	bl	801fbbc <_free_r>
 801fa56:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801fa58:	b111      	cbz	r1, 801fa60 <_reclaim_reent+0x94>
 801fa5a:	4620      	mov	r0, r4
 801fa5c:	f000 f8ae 	bl	801fbbc <_free_r>
 801fa60:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801fa62:	b111      	cbz	r1, 801fa6a <_reclaim_reent+0x9e>
 801fa64:	4620      	mov	r0, r4
 801fa66:	f000 f8a9 	bl	801fbbc <_free_r>
 801fa6a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801fa6c:	b111      	cbz	r1, 801fa74 <_reclaim_reent+0xa8>
 801fa6e:	4620      	mov	r0, r4
 801fa70:	f000 f8a4 	bl	801fbbc <_free_r>
 801fa74:	6a23      	ldr	r3, [r4, #32]
 801fa76:	b11b      	cbz	r3, 801fa80 <_reclaim_reent+0xb4>
 801fa78:	4620      	mov	r0, r4
 801fa7a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801fa7e:	4718      	bx	r3
 801fa80:	bd70      	pop	{r4, r5, r6, pc}
 801fa82:	bf00      	nop
 801fa84:	24000044 	.word	0x24000044

0801fa88 <_lseek_r>:
 801fa88:	b538      	push	{r3, r4, r5, lr}
 801fa8a:	4d07      	ldr	r5, [pc, #28]	@ (801faa8 <_lseek_r+0x20>)
 801fa8c:	4604      	mov	r4, r0
 801fa8e:	4608      	mov	r0, r1
 801fa90:	4611      	mov	r1, r2
 801fa92:	2200      	movs	r2, #0
 801fa94:	602a      	str	r2, [r5, #0]
 801fa96:	461a      	mov	r2, r3
 801fa98:	f000 fd5e 	bl	8020558 <_lseek>
 801fa9c:	1c43      	adds	r3, r0, #1
 801fa9e:	d102      	bne.n	801faa6 <_lseek_r+0x1e>
 801faa0:	682b      	ldr	r3, [r5, #0]
 801faa2:	b103      	cbz	r3, 801faa6 <_lseek_r+0x1e>
 801faa4:	6023      	str	r3, [r4, #0]
 801faa6:	bd38      	pop	{r3, r4, r5, pc}
 801faa8:	2401477c 	.word	0x2401477c

0801faac <_read_r>:
 801faac:	b538      	push	{r3, r4, r5, lr}
 801faae:	4d07      	ldr	r5, [pc, #28]	@ (801facc <_read_r+0x20>)
 801fab0:	4604      	mov	r4, r0
 801fab2:	4608      	mov	r0, r1
 801fab4:	4611      	mov	r1, r2
 801fab6:	2200      	movs	r2, #0
 801fab8:	602a      	str	r2, [r5, #0]
 801faba:	461a      	mov	r2, r3
 801fabc:	f000 fd54 	bl	8020568 <_read>
 801fac0:	1c43      	adds	r3, r0, #1
 801fac2:	d102      	bne.n	801faca <_read_r+0x1e>
 801fac4:	682b      	ldr	r3, [r5, #0]
 801fac6:	b103      	cbz	r3, 801faca <_read_r+0x1e>
 801fac8:	6023      	str	r3, [r4, #0]
 801faca:	bd38      	pop	{r3, r4, r5, pc}
 801facc:	2401477c 	.word	0x2401477c

0801fad0 <_sbrk_r>:
 801fad0:	b538      	push	{r3, r4, r5, lr}
 801fad2:	4d06      	ldr	r5, [pc, #24]	@ (801faec <_sbrk_r+0x1c>)
 801fad4:	2300      	movs	r3, #0
 801fad6:	4604      	mov	r4, r0
 801fad8:	4608      	mov	r0, r1
 801fada:	602b      	str	r3, [r5, #0]
 801fadc:	f7e2 f846 	bl	8001b6c <_sbrk>
 801fae0:	1c43      	adds	r3, r0, #1
 801fae2:	d102      	bne.n	801faea <_sbrk_r+0x1a>
 801fae4:	682b      	ldr	r3, [r5, #0]
 801fae6:	b103      	cbz	r3, 801faea <_sbrk_r+0x1a>
 801fae8:	6023      	str	r3, [r4, #0]
 801faea:	bd38      	pop	{r3, r4, r5, pc}
 801faec:	2401477c 	.word	0x2401477c

0801faf0 <_write_r>:
 801faf0:	b538      	push	{r3, r4, r5, lr}
 801faf2:	4d07      	ldr	r5, [pc, #28]	@ (801fb10 <_write_r+0x20>)
 801faf4:	4604      	mov	r4, r0
 801faf6:	4608      	mov	r0, r1
 801faf8:	4611      	mov	r1, r2
 801fafa:	2200      	movs	r2, #0
 801fafc:	602a      	str	r2, [r5, #0]
 801fafe:	461a      	mov	r2, r3
 801fb00:	f7e1 fd86 	bl	8001610 <_write>
 801fb04:	1c43      	adds	r3, r0, #1
 801fb06:	d102      	bne.n	801fb0e <_write_r+0x1e>
 801fb08:	682b      	ldr	r3, [r5, #0]
 801fb0a:	b103      	cbz	r3, 801fb0e <_write_r+0x1e>
 801fb0c:	6023      	str	r3, [r4, #0]
 801fb0e:	bd38      	pop	{r3, r4, r5, pc}
 801fb10:	2401477c 	.word	0x2401477c

0801fb14 <__libc_init_array>:
 801fb14:	b570      	push	{r4, r5, r6, lr}
 801fb16:	4d0d      	ldr	r5, [pc, #52]	@ (801fb4c <__libc_init_array+0x38>)
 801fb18:	4c0d      	ldr	r4, [pc, #52]	@ (801fb50 <__libc_init_array+0x3c>)
 801fb1a:	1b64      	subs	r4, r4, r5
 801fb1c:	10a4      	asrs	r4, r4, #2
 801fb1e:	2600      	movs	r6, #0
 801fb20:	42a6      	cmp	r6, r4
 801fb22:	d109      	bne.n	801fb38 <__libc_init_array+0x24>
 801fb24:	4d0b      	ldr	r5, [pc, #44]	@ (801fb54 <__libc_init_array+0x40>)
 801fb26:	4c0c      	ldr	r4, [pc, #48]	@ (801fb58 <__libc_init_array+0x44>)
 801fb28:	f000 fd28 	bl	802057c <_init>
 801fb2c:	1b64      	subs	r4, r4, r5
 801fb2e:	10a4      	asrs	r4, r4, #2
 801fb30:	2600      	movs	r6, #0
 801fb32:	42a6      	cmp	r6, r4
 801fb34:	d105      	bne.n	801fb42 <__libc_init_array+0x2e>
 801fb36:	bd70      	pop	{r4, r5, r6, pc}
 801fb38:	f855 3b04 	ldr.w	r3, [r5], #4
 801fb3c:	4798      	blx	r3
 801fb3e:	3601      	adds	r6, #1
 801fb40:	e7ee      	b.n	801fb20 <__libc_init_array+0xc>
 801fb42:	f855 3b04 	ldr.w	r3, [r5], #4
 801fb46:	4798      	blx	r3
 801fb48:	3601      	adds	r6, #1
 801fb4a:	e7f2      	b.n	801fb32 <__libc_init_array+0x1e>
 801fb4c:	08023c58 	.word	0x08023c58
 801fb50:	08023c58 	.word	0x08023c58
 801fb54:	08023c58 	.word	0x08023c58
 801fb58:	08023c5c 	.word	0x08023c5c

0801fb5c <__retarget_lock_init_recursive>:
 801fb5c:	4770      	bx	lr

0801fb5e <__retarget_lock_acquire_recursive>:
 801fb5e:	4770      	bx	lr

0801fb60 <__retarget_lock_release_recursive>:
 801fb60:	4770      	bx	lr

0801fb62 <memcpy>:
 801fb62:	440a      	add	r2, r1
 801fb64:	4291      	cmp	r1, r2
 801fb66:	f100 33ff 	add.w	r3, r0, #4294967295
 801fb6a:	d100      	bne.n	801fb6e <memcpy+0xc>
 801fb6c:	4770      	bx	lr
 801fb6e:	b510      	push	{r4, lr}
 801fb70:	f811 4b01 	ldrb.w	r4, [r1], #1
 801fb74:	f803 4f01 	strb.w	r4, [r3, #1]!
 801fb78:	4291      	cmp	r1, r2
 801fb7a:	d1f9      	bne.n	801fb70 <memcpy+0xe>
 801fb7c:	bd10      	pop	{r4, pc}
	...

0801fb80 <__assert_func>:
 801fb80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801fb82:	4614      	mov	r4, r2
 801fb84:	461a      	mov	r2, r3
 801fb86:	4b09      	ldr	r3, [pc, #36]	@ (801fbac <__assert_func+0x2c>)
 801fb88:	681b      	ldr	r3, [r3, #0]
 801fb8a:	4605      	mov	r5, r0
 801fb8c:	68d8      	ldr	r0, [r3, #12]
 801fb8e:	b14c      	cbz	r4, 801fba4 <__assert_func+0x24>
 801fb90:	4b07      	ldr	r3, [pc, #28]	@ (801fbb0 <__assert_func+0x30>)
 801fb92:	9100      	str	r1, [sp, #0]
 801fb94:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801fb98:	4906      	ldr	r1, [pc, #24]	@ (801fbb4 <__assert_func+0x34>)
 801fb9a:	462b      	mov	r3, r5
 801fb9c:	f000 fbd2 	bl	8020344 <fiprintf>
 801fba0:	f000 fc66 	bl	8020470 <abort>
 801fba4:	4b04      	ldr	r3, [pc, #16]	@ (801fbb8 <__assert_func+0x38>)
 801fba6:	461c      	mov	r4, r3
 801fba8:	e7f3      	b.n	801fb92 <__assert_func+0x12>
 801fbaa:	bf00      	nop
 801fbac:	24000044 	.word	0x24000044
 801fbb0:	08023be1 	.word	0x08023be1
 801fbb4:	08023bee 	.word	0x08023bee
 801fbb8:	08023c1c 	.word	0x08023c1c

0801fbbc <_free_r>:
 801fbbc:	b538      	push	{r3, r4, r5, lr}
 801fbbe:	4605      	mov	r5, r0
 801fbc0:	2900      	cmp	r1, #0
 801fbc2:	d041      	beq.n	801fc48 <_free_r+0x8c>
 801fbc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801fbc8:	1f0c      	subs	r4, r1, #4
 801fbca:	2b00      	cmp	r3, #0
 801fbcc:	bfb8      	it	lt
 801fbce:	18e4      	addlt	r4, r4, r3
 801fbd0:	f7ff fc80 	bl	801f4d4 <__malloc_lock>
 801fbd4:	4a1d      	ldr	r2, [pc, #116]	@ (801fc4c <_free_r+0x90>)
 801fbd6:	6813      	ldr	r3, [r2, #0]
 801fbd8:	b933      	cbnz	r3, 801fbe8 <_free_r+0x2c>
 801fbda:	6063      	str	r3, [r4, #4]
 801fbdc:	6014      	str	r4, [r2, #0]
 801fbde:	4628      	mov	r0, r5
 801fbe0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801fbe4:	f7ff bc7c 	b.w	801f4e0 <__malloc_unlock>
 801fbe8:	42a3      	cmp	r3, r4
 801fbea:	d908      	bls.n	801fbfe <_free_r+0x42>
 801fbec:	6820      	ldr	r0, [r4, #0]
 801fbee:	1821      	adds	r1, r4, r0
 801fbf0:	428b      	cmp	r3, r1
 801fbf2:	bf01      	itttt	eq
 801fbf4:	6819      	ldreq	r1, [r3, #0]
 801fbf6:	685b      	ldreq	r3, [r3, #4]
 801fbf8:	1809      	addeq	r1, r1, r0
 801fbfa:	6021      	streq	r1, [r4, #0]
 801fbfc:	e7ed      	b.n	801fbda <_free_r+0x1e>
 801fbfe:	461a      	mov	r2, r3
 801fc00:	685b      	ldr	r3, [r3, #4]
 801fc02:	b10b      	cbz	r3, 801fc08 <_free_r+0x4c>
 801fc04:	42a3      	cmp	r3, r4
 801fc06:	d9fa      	bls.n	801fbfe <_free_r+0x42>
 801fc08:	6811      	ldr	r1, [r2, #0]
 801fc0a:	1850      	adds	r0, r2, r1
 801fc0c:	42a0      	cmp	r0, r4
 801fc0e:	d10b      	bne.n	801fc28 <_free_r+0x6c>
 801fc10:	6820      	ldr	r0, [r4, #0]
 801fc12:	4401      	add	r1, r0
 801fc14:	1850      	adds	r0, r2, r1
 801fc16:	4283      	cmp	r3, r0
 801fc18:	6011      	str	r1, [r2, #0]
 801fc1a:	d1e0      	bne.n	801fbde <_free_r+0x22>
 801fc1c:	6818      	ldr	r0, [r3, #0]
 801fc1e:	685b      	ldr	r3, [r3, #4]
 801fc20:	6053      	str	r3, [r2, #4]
 801fc22:	4408      	add	r0, r1
 801fc24:	6010      	str	r0, [r2, #0]
 801fc26:	e7da      	b.n	801fbde <_free_r+0x22>
 801fc28:	d902      	bls.n	801fc30 <_free_r+0x74>
 801fc2a:	230c      	movs	r3, #12
 801fc2c:	602b      	str	r3, [r5, #0]
 801fc2e:	e7d6      	b.n	801fbde <_free_r+0x22>
 801fc30:	6820      	ldr	r0, [r4, #0]
 801fc32:	1821      	adds	r1, r4, r0
 801fc34:	428b      	cmp	r3, r1
 801fc36:	bf04      	itt	eq
 801fc38:	6819      	ldreq	r1, [r3, #0]
 801fc3a:	685b      	ldreq	r3, [r3, #4]
 801fc3c:	6063      	str	r3, [r4, #4]
 801fc3e:	bf04      	itt	eq
 801fc40:	1809      	addeq	r1, r1, r0
 801fc42:	6021      	streq	r1, [r4, #0]
 801fc44:	6054      	str	r4, [r2, #4]
 801fc46:	e7ca      	b.n	801fbde <_free_r+0x22>
 801fc48:	bd38      	pop	{r3, r4, r5, pc}
 801fc4a:	bf00      	nop
 801fc4c:	2401463c 	.word	0x2401463c

0801fc50 <__sfputc_r>:
 801fc50:	6893      	ldr	r3, [r2, #8]
 801fc52:	3b01      	subs	r3, #1
 801fc54:	2b00      	cmp	r3, #0
 801fc56:	b410      	push	{r4}
 801fc58:	6093      	str	r3, [r2, #8]
 801fc5a:	da08      	bge.n	801fc6e <__sfputc_r+0x1e>
 801fc5c:	6994      	ldr	r4, [r2, #24]
 801fc5e:	42a3      	cmp	r3, r4
 801fc60:	db01      	blt.n	801fc66 <__sfputc_r+0x16>
 801fc62:	290a      	cmp	r1, #10
 801fc64:	d103      	bne.n	801fc6e <__sfputc_r+0x1e>
 801fc66:	f85d 4b04 	ldr.w	r4, [sp], #4
 801fc6a:	f7ff bdf2 	b.w	801f852 <__swbuf_r>
 801fc6e:	6813      	ldr	r3, [r2, #0]
 801fc70:	1c58      	adds	r0, r3, #1
 801fc72:	6010      	str	r0, [r2, #0]
 801fc74:	7019      	strb	r1, [r3, #0]
 801fc76:	4608      	mov	r0, r1
 801fc78:	f85d 4b04 	ldr.w	r4, [sp], #4
 801fc7c:	4770      	bx	lr

0801fc7e <__sfputs_r>:
 801fc7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801fc80:	4606      	mov	r6, r0
 801fc82:	460f      	mov	r7, r1
 801fc84:	4614      	mov	r4, r2
 801fc86:	18d5      	adds	r5, r2, r3
 801fc88:	42ac      	cmp	r4, r5
 801fc8a:	d101      	bne.n	801fc90 <__sfputs_r+0x12>
 801fc8c:	2000      	movs	r0, #0
 801fc8e:	e007      	b.n	801fca0 <__sfputs_r+0x22>
 801fc90:	f814 1b01 	ldrb.w	r1, [r4], #1
 801fc94:	463a      	mov	r2, r7
 801fc96:	4630      	mov	r0, r6
 801fc98:	f7ff ffda 	bl	801fc50 <__sfputc_r>
 801fc9c:	1c43      	adds	r3, r0, #1
 801fc9e:	d1f3      	bne.n	801fc88 <__sfputs_r+0xa>
 801fca0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801fca4 <_vfiprintf_r>:
 801fca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fca8:	460d      	mov	r5, r1
 801fcaa:	b09d      	sub	sp, #116	@ 0x74
 801fcac:	4614      	mov	r4, r2
 801fcae:	4698      	mov	r8, r3
 801fcb0:	4606      	mov	r6, r0
 801fcb2:	b118      	cbz	r0, 801fcbc <_vfiprintf_r+0x18>
 801fcb4:	6a03      	ldr	r3, [r0, #32]
 801fcb6:	b90b      	cbnz	r3, 801fcbc <_vfiprintf_r+0x18>
 801fcb8:	f7ff fce2 	bl	801f680 <__sinit>
 801fcbc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801fcbe:	07d9      	lsls	r1, r3, #31
 801fcc0:	d405      	bmi.n	801fcce <_vfiprintf_r+0x2a>
 801fcc2:	89ab      	ldrh	r3, [r5, #12]
 801fcc4:	059a      	lsls	r2, r3, #22
 801fcc6:	d402      	bmi.n	801fcce <_vfiprintf_r+0x2a>
 801fcc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801fcca:	f7ff ff48 	bl	801fb5e <__retarget_lock_acquire_recursive>
 801fcce:	89ab      	ldrh	r3, [r5, #12]
 801fcd0:	071b      	lsls	r3, r3, #28
 801fcd2:	d501      	bpl.n	801fcd8 <_vfiprintf_r+0x34>
 801fcd4:	692b      	ldr	r3, [r5, #16]
 801fcd6:	b99b      	cbnz	r3, 801fd00 <_vfiprintf_r+0x5c>
 801fcd8:	4629      	mov	r1, r5
 801fcda:	4630      	mov	r0, r6
 801fcdc:	f7ff fdf8 	bl	801f8d0 <__swsetup_r>
 801fce0:	b170      	cbz	r0, 801fd00 <_vfiprintf_r+0x5c>
 801fce2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801fce4:	07dc      	lsls	r4, r3, #31
 801fce6:	d504      	bpl.n	801fcf2 <_vfiprintf_r+0x4e>
 801fce8:	f04f 30ff 	mov.w	r0, #4294967295
 801fcec:	b01d      	add	sp, #116	@ 0x74
 801fcee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801fcf2:	89ab      	ldrh	r3, [r5, #12]
 801fcf4:	0598      	lsls	r0, r3, #22
 801fcf6:	d4f7      	bmi.n	801fce8 <_vfiprintf_r+0x44>
 801fcf8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801fcfa:	f7ff ff31 	bl	801fb60 <__retarget_lock_release_recursive>
 801fcfe:	e7f3      	b.n	801fce8 <_vfiprintf_r+0x44>
 801fd00:	2300      	movs	r3, #0
 801fd02:	9309      	str	r3, [sp, #36]	@ 0x24
 801fd04:	2320      	movs	r3, #32
 801fd06:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801fd0a:	f8cd 800c 	str.w	r8, [sp, #12]
 801fd0e:	2330      	movs	r3, #48	@ 0x30
 801fd10:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801fec0 <_vfiprintf_r+0x21c>
 801fd14:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801fd18:	f04f 0901 	mov.w	r9, #1
 801fd1c:	4623      	mov	r3, r4
 801fd1e:	469a      	mov	sl, r3
 801fd20:	f813 2b01 	ldrb.w	r2, [r3], #1
 801fd24:	b10a      	cbz	r2, 801fd2a <_vfiprintf_r+0x86>
 801fd26:	2a25      	cmp	r2, #37	@ 0x25
 801fd28:	d1f9      	bne.n	801fd1e <_vfiprintf_r+0x7a>
 801fd2a:	ebba 0b04 	subs.w	fp, sl, r4
 801fd2e:	d00b      	beq.n	801fd48 <_vfiprintf_r+0xa4>
 801fd30:	465b      	mov	r3, fp
 801fd32:	4622      	mov	r2, r4
 801fd34:	4629      	mov	r1, r5
 801fd36:	4630      	mov	r0, r6
 801fd38:	f7ff ffa1 	bl	801fc7e <__sfputs_r>
 801fd3c:	3001      	adds	r0, #1
 801fd3e:	f000 80a7 	beq.w	801fe90 <_vfiprintf_r+0x1ec>
 801fd42:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801fd44:	445a      	add	r2, fp
 801fd46:	9209      	str	r2, [sp, #36]	@ 0x24
 801fd48:	f89a 3000 	ldrb.w	r3, [sl]
 801fd4c:	2b00      	cmp	r3, #0
 801fd4e:	f000 809f 	beq.w	801fe90 <_vfiprintf_r+0x1ec>
 801fd52:	2300      	movs	r3, #0
 801fd54:	f04f 32ff 	mov.w	r2, #4294967295
 801fd58:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801fd5c:	f10a 0a01 	add.w	sl, sl, #1
 801fd60:	9304      	str	r3, [sp, #16]
 801fd62:	9307      	str	r3, [sp, #28]
 801fd64:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801fd68:	931a      	str	r3, [sp, #104]	@ 0x68
 801fd6a:	4654      	mov	r4, sl
 801fd6c:	2205      	movs	r2, #5
 801fd6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801fd72:	4853      	ldr	r0, [pc, #332]	@ (801fec0 <_vfiprintf_r+0x21c>)
 801fd74:	f7e0 fab4 	bl	80002e0 <memchr>
 801fd78:	9a04      	ldr	r2, [sp, #16]
 801fd7a:	b9d8      	cbnz	r0, 801fdb4 <_vfiprintf_r+0x110>
 801fd7c:	06d1      	lsls	r1, r2, #27
 801fd7e:	bf44      	itt	mi
 801fd80:	2320      	movmi	r3, #32
 801fd82:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801fd86:	0713      	lsls	r3, r2, #28
 801fd88:	bf44      	itt	mi
 801fd8a:	232b      	movmi	r3, #43	@ 0x2b
 801fd8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801fd90:	f89a 3000 	ldrb.w	r3, [sl]
 801fd94:	2b2a      	cmp	r3, #42	@ 0x2a
 801fd96:	d015      	beq.n	801fdc4 <_vfiprintf_r+0x120>
 801fd98:	9a07      	ldr	r2, [sp, #28]
 801fd9a:	4654      	mov	r4, sl
 801fd9c:	2000      	movs	r0, #0
 801fd9e:	f04f 0c0a 	mov.w	ip, #10
 801fda2:	4621      	mov	r1, r4
 801fda4:	f811 3b01 	ldrb.w	r3, [r1], #1
 801fda8:	3b30      	subs	r3, #48	@ 0x30
 801fdaa:	2b09      	cmp	r3, #9
 801fdac:	d94b      	bls.n	801fe46 <_vfiprintf_r+0x1a2>
 801fdae:	b1b0      	cbz	r0, 801fdde <_vfiprintf_r+0x13a>
 801fdb0:	9207      	str	r2, [sp, #28]
 801fdb2:	e014      	b.n	801fdde <_vfiprintf_r+0x13a>
 801fdb4:	eba0 0308 	sub.w	r3, r0, r8
 801fdb8:	fa09 f303 	lsl.w	r3, r9, r3
 801fdbc:	4313      	orrs	r3, r2
 801fdbe:	9304      	str	r3, [sp, #16]
 801fdc0:	46a2      	mov	sl, r4
 801fdc2:	e7d2      	b.n	801fd6a <_vfiprintf_r+0xc6>
 801fdc4:	9b03      	ldr	r3, [sp, #12]
 801fdc6:	1d19      	adds	r1, r3, #4
 801fdc8:	681b      	ldr	r3, [r3, #0]
 801fdca:	9103      	str	r1, [sp, #12]
 801fdcc:	2b00      	cmp	r3, #0
 801fdce:	bfbb      	ittet	lt
 801fdd0:	425b      	neglt	r3, r3
 801fdd2:	f042 0202 	orrlt.w	r2, r2, #2
 801fdd6:	9307      	strge	r3, [sp, #28]
 801fdd8:	9307      	strlt	r3, [sp, #28]
 801fdda:	bfb8      	it	lt
 801fddc:	9204      	strlt	r2, [sp, #16]
 801fdde:	7823      	ldrb	r3, [r4, #0]
 801fde0:	2b2e      	cmp	r3, #46	@ 0x2e
 801fde2:	d10a      	bne.n	801fdfa <_vfiprintf_r+0x156>
 801fde4:	7863      	ldrb	r3, [r4, #1]
 801fde6:	2b2a      	cmp	r3, #42	@ 0x2a
 801fde8:	d132      	bne.n	801fe50 <_vfiprintf_r+0x1ac>
 801fdea:	9b03      	ldr	r3, [sp, #12]
 801fdec:	1d1a      	adds	r2, r3, #4
 801fdee:	681b      	ldr	r3, [r3, #0]
 801fdf0:	9203      	str	r2, [sp, #12]
 801fdf2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801fdf6:	3402      	adds	r4, #2
 801fdf8:	9305      	str	r3, [sp, #20]
 801fdfa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801fed0 <_vfiprintf_r+0x22c>
 801fdfe:	7821      	ldrb	r1, [r4, #0]
 801fe00:	2203      	movs	r2, #3
 801fe02:	4650      	mov	r0, sl
 801fe04:	f7e0 fa6c 	bl	80002e0 <memchr>
 801fe08:	b138      	cbz	r0, 801fe1a <_vfiprintf_r+0x176>
 801fe0a:	9b04      	ldr	r3, [sp, #16]
 801fe0c:	eba0 000a 	sub.w	r0, r0, sl
 801fe10:	2240      	movs	r2, #64	@ 0x40
 801fe12:	4082      	lsls	r2, r0
 801fe14:	4313      	orrs	r3, r2
 801fe16:	3401      	adds	r4, #1
 801fe18:	9304      	str	r3, [sp, #16]
 801fe1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801fe1e:	4829      	ldr	r0, [pc, #164]	@ (801fec4 <_vfiprintf_r+0x220>)
 801fe20:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801fe24:	2206      	movs	r2, #6
 801fe26:	f7e0 fa5b 	bl	80002e0 <memchr>
 801fe2a:	2800      	cmp	r0, #0
 801fe2c:	d03f      	beq.n	801feae <_vfiprintf_r+0x20a>
 801fe2e:	4b26      	ldr	r3, [pc, #152]	@ (801fec8 <_vfiprintf_r+0x224>)
 801fe30:	bb1b      	cbnz	r3, 801fe7a <_vfiprintf_r+0x1d6>
 801fe32:	9b03      	ldr	r3, [sp, #12]
 801fe34:	3307      	adds	r3, #7
 801fe36:	f023 0307 	bic.w	r3, r3, #7
 801fe3a:	3308      	adds	r3, #8
 801fe3c:	9303      	str	r3, [sp, #12]
 801fe3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801fe40:	443b      	add	r3, r7
 801fe42:	9309      	str	r3, [sp, #36]	@ 0x24
 801fe44:	e76a      	b.n	801fd1c <_vfiprintf_r+0x78>
 801fe46:	fb0c 3202 	mla	r2, ip, r2, r3
 801fe4a:	460c      	mov	r4, r1
 801fe4c:	2001      	movs	r0, #1
 801fe4e:	e7a8      	b.n	801fda2 <_vfiprintf_r+0xfe>
 801fe50:	2300      	movs	r3, #0
 801fe52:	3401      	adds	r4, #1
 801fe54:	9305      	str	r3, [sp, #20]
 801fe56:	4619      	mov	r1, r3
 801fe58:	f04f 0c0a 	mov.w	ip, #10
 801fe5c:	4620      	mov	r0, r4
 801fe5e:	f810 2b01 	ldrb.w	r2, [r0], #1
 801fe62:	3a30      	subs	r2, #48	@ 0x30
 801fe64:	2a09      	cmp	r2, #9
 801fe66:	d903      	bls.n	801fe70 <_vfiprintf_r+0x1cc>
 801fe68:	2b00      	cmp	r3, #0
 801fe6a:	d0c6      	beq.n	801fdfa <_vfiprintf_r+0x156>
 801fe6c:	9105      	str	r1, [sp, #20]
 801fe6e:	e7c4      	b.n	801fdfa <_vfiprintf_r+0x156>
 801fe70:	fb0c 2101 	mla	r1, ip, r1, r2
 801fe74:	4604      	mov	r4, r0
 801fe76:	2301      	movs	r3, #1
 801fe78:	e7f0      	b.n	801fe5c <_vfiprintf_r+0x1b8>
 801fe7a:	ab03      	add	r3, sp, #12
 801fe7c:	9300      	str	r3, [sp, #0]
 801fe7e:	462a      	mov	r2, r5
 801fe80:	4b12      	ldr	r3, [pc, #72]	@ (801fecc <_vfiprintf_r+0x228>)
 801fe82:	a904      	add	r1, sp, #16
 801fe84:	4630      	mov	r0, r6
 801fe86:	f3af 8000 	nop.w
 801fe8a:	4607      	mov	r7, r0
 801fe8c:	1c78      	adds	r0, r7, #1
 801fe8e:	d1d6      	bne.n	801fe3e <_vfiprintf_r+0x19a>
 801fe90:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801fe92:	07d9      	lsls	r1, r3, #31
 801fe94:	d405      	bmi.n	801fea2 <_vfiprintf_r+0x1fe>
 801fe96:	89ab      	ldrh	r3, [r5, #12]
 801fe98:	059a      	lsls	r2, r3, #22
 801fe9a:	d402      	bmi.n	801fea2 <_vfiprintf_r+0x1fe>
 801fe9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801fe9e:	f7ff fe5f 	bl	801fb60 <__retarget_lock_release_recursive>
 801fea2:	89ab      	ldrh	r3, [r5, #12]
 801fea4:	065b      	lsls	r3, r3, #25
 801fea6:	f53f af1f 	bmi.w	801fce8 <_vfiprintf_r+0x44>
 801feaa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801feac:	e71e      	b.n	801fcec <_vfiprintf_r+0x48>
 801feae:	ab03      	add	r3, sp, #12
 801feb0:	9300      	str	r3, [sp, #0]
 801feb2:	462a      	mov	r2, r5
 801feb4:	4b05      	ldr	r3, [pc, #20]	@ (801fecc <_vfiprintf_r+0x228>)
 801feb6:	a904      	add	r1, sp, #16
 801feb8:	4630      	mov	r0, r6
 801feba:	f000 f879 	bl	801ffb0 <_printf_i>
 801febe:	e7e4      	b.n	801fe8a <_vfiprintf_r+0x1e6>
 801fec0:	08023c1d 	.word	0x08023c1d
 801fec4:	08023c27 	.word	0x08023c27
 801fec8:	00000000 	.word	0x00000000
 801fecc:	0801fc7f 	.word	0x0801fc7f
 801fed0:	08023c23 	.word	0x08023c23

0801fed4 <_printf_common>:
 801fed4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801fed8:	4616      	mov	r6, r2
 801feda:	4698      	mov	r8, r3
 801fedc:	688a      	ldr	r2, [r1, #8]
 801fede:	690b      	ldr	r3, [r1, #16]
 801fee0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801fee4:	4293      	cmp	r3, r2
 801fee6:	bfb8      	it	lt
 801fee8:	4613      	movlt	r3, r2
 801feea:	6033      	str	r3, [r6, #0]
 801feec:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801fef0:	4607      	mov	r7, r0
 801fef2:	460c      	mov	r4, r1
 801fef4:	b10a      	cbz	r2, 801fefa <_printf_common+0x26>
 801fef6:	3301      	adds	r3, #1
 801fef8:	6033      	str	r3, [r6, #0]
 801fefa:	6823      	ldr	r3, [r4, #0]
 801fefc:	0699      	lsls	r1, r3, #26
 801fefe:	bf42      	ittt	mi
 801ff00:	6833      	ldrmi	r3, [r6, #0]
 801ff02:	3302      	addmi	r3, #2
 801ff04:	6033      	strmi	r3, [r6, #0]
 801ff06:	6825      	ldr	r5, [r4, #0]
 801ff08:	f015 0506 	ands.w	r5, r5, #6
 801ff0c:	d106      	bne.n	801ff1c <_printf_common+0x48>
 801ff0e:	f104 0a19 	add.w	sl, r4, #25
 801ff12:	68e3      	ldr	r3, [r4, #12]
 801ff14:	6832      	ldr	r2, [r6, #0]
 801ff16:	1a9b      	subs	r3, r3, r2
 801ff18:	42ab      	cmp	r3, r5
 801ff1a:	dc26      	bgt.n	801ff6a <_printf_common+0x96>
 801ff1c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801ff20:	6822      	ldr	r2, [r4, #0]
 801ff22:	3b00      	subs	r3, #0
 801ff24:	bf18      	it	ne
 801ff26:	2301      	movne	r3, #1
 801ff28:	0692      	lsls	r2, r2, #26
 801ff2a:	d42b      	bmi.n	801ff84 <_printf_common+0xb0>
 801ff2c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801ff30:	4641      	mov	r1, r8
 801ff32:	4638      	mov	r0, r7
 801ff34:	47c8      	blx	r9
 801ff36:	3001      	adds	r0, #1
 801ff38:	d01e      	beq.n	801ff78 <_printf_common+0xa4>
 801ff3a:	6823      	ldr	r3, [r4, #0]
 801ff3c:	6922      	ldr	r2, [r4, #16]
 801ff3e:	f003 0306 	and.w	r3, r3, #6
 801ff42:	2b04      	cmp	r3, #4
 801ff44:	bf02      	ittt	eq
 801ff46:	68e5      	ldreq	r5, [r4, #12]
 801ff48:	6833      	ldreq	r3, [r6, #0]
 801ff4a:	1aed      	subeq	r5, r5, r3
 801ff4c:	68a3      	ldr	r3, [r4, #8]
 801ff4e:	bf0c      	ite	eq
 801ff50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801ff54:	2500      	movne	r5, #0
 801ff56:	4293      	cmp	r3, r2
 801ff58:	bfc4      	itt	gt
 801ff5a:	1a9b      	subgt	r3, r3, r2
 801ff5c:	18ed      	addgt	r5, r5, r3
 801ff5e:	2600      	movs	r6, #0
 801ff60:	341a      	adds	r4, #26
 801ff62:	42b5      	cmp	r5, r6
 801ff64:	d11a      	bne.n	801ff9c <_printf_common+0xc8>
 801ff66:	2000      	movs	r0, #0
 801ff68:	e008      	b.n	801ff7c <_printf_common+0xa8>
 801ff6a:	2301      	movs	r3, #1
 801ff6c:	4652      	mov	r2, sl
 801ff6e:	4641      	mov	r1, r8
 801ff70:	4638      	mov	r0, r7
 801ff72:	47c8      	blx	r9
 801ff74:	3001      	adds	r0, #1
 801ff76:	d103      	bne.n	801ff80 <_printf_common+0xac>
 801ff78:	f04f 30ff 	mov.w	r0, #4294967295
 801ff7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ff80:	3501      	adds	r5, #1
 801ff82:	e7c6      	b.n	801ff12 <_printf_common+0x3e>
 801ff84:	18e1      	adds	r1, r4, r3
 801ff86:	1c5a      	adds	r2, r3, #1
 801ff88:	2030      	movs	r0, #48	@ 0x30
 801ff8a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801ff8e:	4422      	add	r2, r4
 801ff90:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801ff94:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801ff98:	3302      	adds	r3, #2
 801ff9a:	e7c7      	b.n	801ff2c <_printf_common+0x58>
 801ff9c:	2301      	movs	r3, #1
 801ff9e:	4622      	mov	r2, r4
 801ffa0:	4641      	mov	r1, r8
 801ffa2:	4638      	mov	r0, r7
 801ffa4:	47c8      	blx	r9
 801ffa6:	3001      	adds	r0, #1
 801ffa8:	d0e6      	beq.n	801ff78 <_printf_common+0xa4>
 801ffaa:	3601      	adds	r6, #1
 801ffac:	e7d9      	b.n	801ff62 <_printf_common+0x8e>
	...

0801ffb0 <_printf_i>:
 801ffb0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801ffb4:	7e0f      	ldrb	r7, [r1, #24]
 801ffb6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801ffb8:	2f78      	cmp	r7, #120	@ 0x78
 801ffba:	4691      	mov	r9, r2
 801ffbc:	4680      	mov	r8, r0
 801ffbe:	460c      	mov	r4, r1
 801ffc0:	469a      	mov	sl, r3
 801ffc2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801ffc6:	d807      	bhi.n	801ffd8 <_printf_i+0x28>
 801ffc8:	2f62      	cmp	r7, #98	@ 0x62
 801ffca:	d80a      	bhi.n	801ffe2 <_printf_i+0x32>
 801ffcc:	2f00      	cmp	r7, #0
 801ffce:	f000 80d1 	beq.w	8020174 <_printf_i+0x1c4>
 801ffd2:	2f58      	cmp	r7, #88	@ 0x58
 801ffd4:	f000 80b8 	beq.w	8020148 <_printf_i+0x198>
 801ffd8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801ffdc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801ffe0:	e03a      	b.n	8020058 <_printf_i+0xa8>
 801ffe2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801ffe6:	2b15      	cmp	r3, #21
 801ffe8:	d8f6      	bhi.n	801ffd8 <_printf_i+0x28>
 801ffea:	a101      	add	r1, pc, #4	@ (adr r1, 801fff0 <_printf_i+0x40>)
 801ffec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801fff0:	08020049 	.word	0x08020049
 801fff4:	0802005d 	.word	0x0802005d
 801fff8:	0801ffd9 	.word	0x0801ffd9
 801fffc:	0801ffd9 	.word	0x0801ffd9
 8020000:	0801ffd9 	.word	0x0801ffd9
 8020004:	0801ffd9 	.word	0x0801ffd9
 8020008:	0802005d 	.word	0x0802005d
 802000c:	0801ffd9 	.word	0x0801ffd9
 8020010:	0801ffd9 	.word	0x0801ffd9
 8020014:	0801ffd9 	.word	0x0801ffd9
 8020018:	0801ffd9 	.word	0x0801ffd9
 802001c:	0802015b 	.word	0x0802015b
 8020020:	08020087 	.word	0x08020087
 8020024:	08020115 	.word	0x08020115
 8020028:	0801ffd9 	.word	0x0801ffd9
 802002c:	0801ffd9 	.word	0x0801ffd9
 8020030:	0802017d 	.word	0x0802017d
 8020034:	0801ffd9 	.word	0x0801ffd9
 8020038:	08020087 	.word	0x08020087
 802003c:	0801ffd9 	.word	0x0801ffd9
 8020040:	0801ffd9 	.word	0x0801ffd9
 8020044:	0802011d 	.word	0x0802011d
 8020048:	6833      	ldr	r3, [r6, #0]
 802004a:	1d1a      	adds	r2, r3, #4
 802004c:	681b      	ldr	r3, [r3, #0]
 802004e:	6032      	str	r2, [r6, #0]
 8020050:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8020054:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8020058:	2301      	movs	r3, #1
 802005a:	e09c      	b.n	8020196 <_printf_i+0x1e6>
 802005c:	6833      	ldr	r3, [r6, #0]
 802005e:	6820      	ldr	r0, [r4, #0]
 8020060:	1d19      	adds	r1, r3, #4
 8020062:	6031      	str	r1, [r6, #0]
 8020064:	0606      	lsls	r6, r0, #24
 8020066:	d501      	bpl.n	802006c <_printf_i+0xbc>
 8020068:	681d      	ldr	r5, [r3, #0]
 802006a:	e003      	b.n	8020074 <_printf_i+0xc4>
 802006c:	0645      	lsls	r5, r0, #25
 802006e:	d5fb      	bpl.n	8020068 <_printf_i+0xb8>
 8020070:	f9b3 5000 	ldrsh.w	r5, [r3]
 8020074:	2d00      	cmp	r5, #0
 8020076:	da03      	bge.n	8020080 <_printf_i+0xd0>
 8020078:	232d      	movs	r3, #45	@ 0x2d
 802007a:	426d      	negs	r5, r5
 802007c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8020080:	4858      	ldr	r0, [pc, #352]	@ (80201e4 <_printf_i+0x234>)
 8020082:	230a      	movs	r3, #10
 8020084:	e011      	b.n	80200aa <_printf_i+0xfa>
 8020086:	6821      	ldr	r1, [r4, #0]
 8020088:	6833      	ldr	r3, [r6, #0]
 802008a:	0608      	lsls	r0, r1, #24
 802008c:	f853 5b04 	ldr.w	r5, [r3], #4
 8020090:	d402      	bmi.n	8020098 <_printf_i+0xe8>
 8020092:	0649      	lsls	r1, r1, #25
 8020094:	bf48      	it	mi
 8020096:	b2ad      	uxthmi	r5, r5
 8020098:	2f6f      	cmp	r7, #111	@ 0x6f
 802009a:	4852      	ldr	r0, [pc, #328]	@ (80201e4 <_printf_i+0x234>)
 802009c:	6033      	str	r3, [r6, #0]
 802009e:	bf14      	ite	ne
 80200a0:	230a      	movne	r3, #10
 80200a2:	2308      	moveq	r3, #8
 80200a4:	2100      	movs	r1, #0
 80200a6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80200aa:	6866      	ldr	r6, [r4, #4]
 80200ac:	60a6      	str	r6, [r4, #8]
 80200ae:	2e00      	cmp	r6, #0
 80200b0:	db05      	blt.n	80200be <_printf_i+0x10e>
 80200b2:	6821      	ldr	r1, [r4, #0]
 80200b4:	432e      	orrs	r6, r5
 80200b6:	f021 0104 	bic.w	r1, r1, #4
 80200ba:	6021      	str	r1, [r4, #0]
 80200bc:	d04b      	beq.n	8020156 <_printf_i+0x1a6>
 80200be:	4616      	mov	r6, r2
 80200c0:	fbb5 f1f3 	udiv	r1, r5, r3
 80200c4:	fb03 5711 	mls	r7, r3, r1, r5
 80200c8:	5dc7      	ldrb	r7, [r0, r7]
 80200ca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80200ce:	462f      	mov	r7, r5
 80200d0:	42bb      	cmp	r3, r7
 80200d2:	460d      	mov	r5, r1
 80200d4:	d9f4      	bls.n	80200c0 <_printf_i+0x110>
 80200d6:	2b08      	cmp	r3, #8
 80200d8:	d10b      	bne.n	80200f2 <_printf_i+0x142>
 80200da:	6823      	ldr	r3, [r4, #0]
 80200dc:	07df      	lsls	r7, r3, #31
 80200de:	d508      	bpl.n	80200f2 <_printf_i+0x142>
 80200e0:	6923      	ldr	r3, [r4, #16]
 80200e2:	6861      	ldr	r1, [r4, #4]
 80200e4:	4299      	cmp	r1, r3
 80200e6:	bfde      	ittt	le
 80200e8:	2330      	movle	r3, #48	@ 0x30
 80200ea:	f806 3c01 	strble.w	r3, [r6, #-1]
 80200ee:	f106 36ff 	addle.w	r6, r6, #4294967295
 80200f2:	1b92      	subs	r2, r2, r6
 80200f4:	6122      	str	r2, [r4, #16]
 80200f6:	f8cd a000 	str.w	sl, [sp]
 80200fa:	464b      	mov	r3, r9
 80200fc:	aa03      	add	r2, sp, #12
 80200fe:	4621      	mov	r1, r4
 8020100:	4640      	mov	r0, r8
 8020102:	f7ff fee7 	bl	801fed4 <_printf_common>
 8020106:	3001      	adds	r0, #1
 8020108:	d14a      	bne.n	80201a0 <_printf_i+0x1f0>
 802010a:	f04f 30ff 	mov.w	r0, #4294967295
 802010e:	b004      	add	sp, #16
 8020110:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020114:	6823      	ldr	r3, [r4, #0]
 8020116:	f043 0320 	orr.w	r3, r3, #32
 802011a:	6023      	str	r3, [r4, #0]
 802011c:	4832      	ldr	r0, [pc, #200]	@ (80201e8 <_printf_i+0x238>)
 802011e:	2778      	movs	r7, #120	@ 0x78
 8020120:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8020124:	6823      	ldr	r3, [r4, #0]
 8020126:	6831      	ldr	r1, [r6, #0]
 8020128:	061f      	lsls	r7, r3, #24
 802012a:	f851 5b04 	ldr.w	r5, [r1], #4
 802012e:	d402      	bmi.n	8020136 <_printf_i+0x186>
 8020130:	065f      	lsls	r7, r3, #25
 8020132:	bf48      	it	mi
 8020134:	b2ad      	uxthmi	r5, r5
 8020136:	6031      	str	r1, [r6, #0]
 8020138:	07d9      	lsls	r1, r3, #31
 802013a:	bf44      	itt	mi
 802013c:	f043 0320 	orrmi.w	r3, r3, #32
 8020140:	6023      	strmi	r3, [r4, #0]
 8020142:	b11d      	cbz	r5, 802014c <_printf_i+0x19c>
 8020144:	2310      	movs	r3, #16
 8020146:	e7ad      	b.n	80200a4 <_printf_i+0xf4>
 8020148:	4826      	ldr	r0, [pc, #152]	@ (80201e4 <_printf_i+0x234>)
 802014a:	e7e9      	b.n	8020120 <_printf_i+0x170>
 802014c:	6823      	ldr	r3, [r4, #0]
 802014e:	f023 0320 	bic.w	r3, r3, #32
 8020152:	6023      	str	r3, [r4, #0]
 8020154:	e7f6      	b.n	8020144 <_printf_i+0x194>
 8020156:	4616      	mov	r6, r2
 8020158:	e7bd      	b.n	80200d6 <_printf_i+0x126>
 802015a:	6833      	ldr	r3, [r6, #0]
 802015c:	6825      	ldr	r5, [r4, #0]
 802015e:	6961      	ldr	r1, [r4, #20]
 8020160:	1d18      	adds	r0, r3, #4
 8020162:	6030      	str	r0, [r6, #0]
 8020164:	062e      	lsls	r6, r5, #24
 8020166:	681b      	ldr	r3, [r3, #0]
 8020168:	d501      	bpl.n	802016e <_printf_i+0x1be>
 802016a:	6019      	str	r1, [r3, #0]
 802016c:	e002      	b.n	8020174 <_printf_i+0x1c4>
 802016e:	0668      	lsls	r0, r5, #25
 8020170:	d5fb      	bpl.n	802016a <_printf_i+0x1ba>
 8020172:	8019      	strh	r1, [r3, #0]
 8020174:	2300      	movs	r3, #0
 8020176:	6123      	str	r3, [r4, #16]
 8020178:	4616      	mov	r6, r2
 802017a:	e7bc      	b.n	80200f6 <_printf_i+0x146>
 802017c:	6833      	ldr	r3, [r6, #0]
 802017e:	1d1a      	adds	r2, r3, #4
 8020180:	6032      	str	r2, [r6, #0]
 8020182:	681e      	ldr	r6, [r3, #0]
 8020184:	6862      	ldr	r2, [r4, #4]
 8020186:	2100      	movs	r1, #0
 8020188:	4630      	mov	r0, r6
 802018a:	f7e0 f8a9 	bl	80002e0 <memchr>
 802018e:	b108      	cbz	r0, 8020194 <_printf_i+0x1e4>
 8020190:	1b80      	subs	r0, r0, r6
 8020192:	6060      	str	r0, [r4, #4]
 8020194:	6863      	ldr	r3, [r4, #4]
 8020196:	6123      	str	r3, [r4, #16]
 8020198:	2300      	movs	r3, #0
 802019a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 802019e:	e7aa      	b.n	80200f6 <_printf_i+0x146>
 80201a0:	6923      	ldr	r3, [r4, #16]
 80201a2:	4632      	mov	r2, r6
 80201a4:	4649      	mov	r1, r9
 80201a6:	4640      	mov	r0, r8
 80201a8:	47d0      	blx	sl
 80201aa:	3001      	adds	r0, #1
 80201ac:	d0ad      	beq.n	802010a <_printf_i+0x15a>
 80201ae:	6823      	ldr	r3, [r4, #0]
 80201b0:	079b      	lsls	r3, r3, #30
 80201b2:	d413      	bmi.n	80201dc <_printf_i+0x22c>
 80201b4:	68e0      	ldr	r0, [r4, #12]
 80201b6:	9b03      	ldr	r3, [sp, #12]
 80201b8:	4298      	cmp	r0, r3
 80201ba:	bfb8      	it	lt
 80201bc:	4618      	movlt	r0, r3
 80201be:	e7a6      	b.n	802010e <_printf_i+0x15e>
 80201c0:	2301      	movs	r3, #1
 80201c2:	4632      	mov	r2, r6
 80201c4:	4649      	mov	r1, r9
 80201c6:	4640      	mov	r0, r8
 80201c8:	47d0      	blx	sl
 80201ca:	3001      	adds	r0, #1
 80201cc:	d09d      	beq.n	802010a <_printf_i+0x15a>
 80201ce:	3501      	adds	r5, #1
 80201d0:	68e3      	ldr	r3, [r4, #12]
 80201d2:	9903      	ldr	r1, [sp, #12]
 80201d4:	1a5b      	subs	r3, r3, r1
 80201d6:	42ab      	cmp	r3, r5
 80201d8:	dcf2      	bgt.n	80201c0 <_printf_i+0x210>
 80201da:	e7eb      	b.n	80201b4 <_printf_i+0x204>
 80201dc:	2500      	movs	r5, #0
 80201de:	f104 0619 	add.w	r6, r4, #25
 80201e2:	e7f5      	b.n	80201d0 <_printf_i+0x220>
 80201e4:	08023c2e 	.word	0x08023c2e
 80201e8:	08023c3f 	.word	0x08023c3f

080201ec <__sflush_r>:
 80201ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80201f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80201f4:	0716      	lsls	r6, r2, #28
 80201f6:	4605      	mov	r5, r0
 80201f8:	460c      	mov	r4, r1
 80201fa:	d454      	bmi.n	80202a6 <__sflush_r+0xba>
 80201fc:	684b      	ldr	r3, [r1, #4]
 80201fe:	2b00      	cmp	r3, #0
 8020200:	dc02      	bgt.n	8020208 <__sflush_r+0x1c>
 8020202:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8020204:	2b00      	cmp	r3, #0
 8020206:	dd48      	ble.n	802029a <__sflush_r+0xae>
 8020208:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 802020a:	2e00      	cmp	r6, #0
 802020c:	d045      	beq.n	802029a <__sflush_r+0xae>
 802020e:	2300      	movs	r3, #0
 8020210:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8020214:	682f      	ldr	r7, [r5, #0]
 8020216:	6a21      	ldr	r1, [r4, #32]
 8020218:	602b      	str	r3, [r5, #0]
 802021a:	d030      	beq.n	802027e <__sflush_r+0x92>
 802021c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 802021e:	89a3      	ldrh	r3, [r4, #12]
 8020220:	0759      	lsls	r1, r3, #29
 8020222:	d505      	bpl.n	8020230 <__sflush_r+0x44>
 8020224:	6863      	ldr	r3, [r4, #4]
 8020226:	1ad2      	subs	r2, r2, r3
 8020228:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 802022a:	b10b      	cbz	r3, 8020230 <__sflush_r+0x44>
 802022c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 802022e:	1ad2      	subs	r2, r2, r3
 8020230:	2300      	movs	r3, #0
 8020232:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8020234:	6a21      	ldr	r1, [r4, #32]
 8020236:	4628      	mov	r0, r5
 8020238:	47b0      	blx	r6
 802023a:	1c43      	adds	r3, r0, #1
 802023c:	89a3      	ldrh	r3, [r4, #12]
 802023e:	d106      	bne.n	802024e <__sflush_r+0x62>
 8020240:	6829      	ldr	r1, [r5, #0]
 8020242:	291d      	cmp	r1, #29
 8020244:	d82b      	bhi.n	802029e <__sflush_r+0xb2>
 8020246:	4a2a      	ldr	r2, [pc, #168]	@ (80202f0 <__sflush_r+0x104>)
 8020248:	40ca      	lsrs	r2, r1
 802024a:	07d6      	lsls	r6, r2, #31
 802024c:	d527      	bpl.n	802029e <__sflush_r+0xb2>
 802024e:	2200      	movs	r2, #0
 8020250:	6062      	str	r2, [r4, #4]
 8020252:	04d9      	lsls	r1, r3, #19
 8020254:	6922      	ldr	r2, [r4, #16]
 8020256:	6022      	str	r2, [r4, #0]
 8020258:	d504      	bpl.n	8020264 <__sflush_r+0x78>
 802025a:	1c42      	adds	r2, r0, #1
 802025c:	d101      	bne.n	8020262 <__sflush_r+0x76>
 802025e:	682b      	ldr	r3, [r5, #0]
 8020260:	b903      	cbnz	r3, 8020264 <__sflush_r+0x78>
 8020262:	6560      	str	r0, [r4, #84]	@ 0x54
 8020264:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8020266:	602f      	str	r7, [r5, #0]
 8020268:	b1b9      	cbz	r1, 802029a <__sflush_r+0xae>
 802026a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 802026e:	4299      	cmp	r1, r3
 8020270:	d002      	beq.n	8020278 <__sflush_r+0x8c>
 8020272:	4628      	mov	r0, r5
 8020274:	f7ff fca2 	bl	801fbbc <_free_r>
 8020278:	2300      	movs	r3, #0
 802027a:	6363      	str	r3, [r4, #52]	@ 0x34
 802027c:	e00d      	b.n	802029a <__sflush_r+0xae>
 802027e:	2301      	movs	r3, #1
 8020280:	4628      	mov	r0, r5
 8020282:	47b0      	blx	r6
 8020284:	4602      	mov	r2, r0
 8020286:	1c50      	adds	r0, r2, #1
 8020288:	d1c9      	bne.n	802021e <__sflush_r+0x32>
 802028a:	682b      	ldr	r3, [r5, #0]
 802028c:	2b00      	cmp	r3, #0
 802028e:	d0c6      	beq.n	802021e <__sflush_r+0x32>
 8020290:	2b1d      	cmp	r3, #29
 8020292:	d001      	beq.n	8020298 <__sflush_r+0xac>
 8020294:	2b16      	cmp	r3, #22
 8020296:	d11e      	bne.n	80202d6 <__sflush_r+0xea>
 8020298:	602f      	str	r7, [r5, #0]
 802029a:	2000      	movs	r0, #0
 802029c:	e022      	b.n	80202e4 <__sflush_r+0xf8>
 802029e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80202a2:	b21b      	sxth	r3, r3
 80202a4:	e01b      	b.n	80202de <__sflush_r+0xf2>
 80202a6:	690f      	ldr	r7, [r1, #16]
 80202a8:	2f00      	cmp	r7, #0
 80202aa:	d0f6      	beq.n	802029a <__sflush_r+0xae>
 80202ac:	0793      	lsls	r3, r2, #30
 80202ae:	680e      	ldr	r6, [r1, #0]
 80202b0:	bf08      	it	eq
 80202b2:	694b      	ldreq	r3, [r1, #20]
 80202b4:	600f      	str	r7, [r1, #0]
 80202b6:	bf18      	it	ne
 80202b8:	2300      	movne	r3, #0
 80202ba:	eba6 0807 	sub.w	r8, r6, r7
 80202be:	608b      	str	r3, [r1, #8]
 80202c0:	f1b8 0f00 	cmp.w	r8, #0
 80202c4:	dde9      	ble.n	802029a <__sflush_r+0xae>
 80202c6:	6a21      	ldr	r1, [r4, #32]
 80202c8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80202ca:	4643      	mov	r3, r8
 80202cc:	463a      	mov	r2, r7
 80202ce:	4628      	mov	r0, r5
 80202d0:	47b0      	blx	r6
 80202d2:	2800      	cmp	r0, #0
 80202d4:	dc08      	bgt.n	80202e8 <__sflush_r+0xfc>
 80202d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80202da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80202de:	81a3      	strh	r3, [r4, #12]
 80202e0:	f04f 30ff 	mov.w	r0, #4294967295
 80202e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80202e8:	4407      	add	r7, r0
 80202ea:	eba8 0800 	sub.w	r8, r8, r0
 80202ee:	e7e7      	b.n	80202c0 <__sflush_r+0xd4>
 80202f0:	20400001 	.word	0x20400001

080202f4 <_fflush_r>:
 80202f4:	b538      	push	{r3, r4, r5, lr}
 80202f6:	690b      	ldr	r3, [r1, #16]
 80202f8:	4605      	mov	r5, r0
 80202fa:	460c      	mov	r4, r1
 80202fc:	b913      	cbnz	r3, 8020304 <_fflush_r+0x10>
 80202fe:	2500      	movs	r5, #0
 8020300:	4628      	mov	r0, r5
 8020302:	bd38      	pop	{r3, r4, r5, pc}
 8020304:	b118      	cbz	r0, 802030e <_fflush_r+0x1a>
 8020306:	6a03      	ldr	r3, [r0, #32]
 8020308:	b90b      	cbnz	r3, 802030e <_fflush_r+0x1a>
 802030a:	f7ff f9b9 	bl	801f680 <__sinit>
 802030e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8020312:	2b00      	cmp	r3, #0
 8020314:	d0f3      	beq.n	80202fe <_fflush_r+0xa>
 8020316:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8020318:	07d0      	lsls	r0, r2, #31
 802031a:	d404      	bmi.n	8020326 <_fflush_r+0x32>
 802031c:	0599      	lsls	r1, r3, #22
 802031e:	d402      	bmi.n	8020326 <_fflush_r+0x32>
 8020320:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8020322:	f7ff fc1c 	bl	801fb5e <__retarget_lock_acquire_recursive>
 8020326:	4628      	mov	r0, r5
 8020328:	4621      	mov	r1, r4
 802032a:	f7ff ff5f 	bl	80201ec <__sflush_r>
 802032e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8020330:	07da      	lsls	r2, r3, #31
 8020332:	4605      	mov	r5, r0
 8020334:	d4e4      	bmi.n	8020300 <_fflush_r+0xc>
 8020336:	89a3      	ldrh	r3, [r4, #12]
 8020338:	059b      	lsls	r3, r3, #22
 802033a:	d4e1      	bmi.n	8020300 <_fflush_r+0xc>
 802033c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 802033e:	f7ff fc0f 	bl	801fb60 <__retarget_lock_release_recursive>
 8020342:	e7dd      	b.n	8020300 <_fflush_r+0xc>

08020344 <fiprintf>:
 8020344:	b40e      	push	{r1, r2, r3}
 8020346:	b503      	push	{r0, r1, lr}
 8020348:	4601      	mov	r1, r0
 802034a:	ab03      	add	r3, sp, #12
 802034c:	4805      	ldr	r0, [pc, #20]	@ (8020364 <fiprintf+0x20>)
 802034e:	f853 2b04 	ldr.w	r2, [r3], #4
 8020352:	6800      	ldr	r0, [r0, #0]
 8020354:	9301      	str	r3, [sp, #4]
 8020356:	f7ff fca5 	bl	801fca4 <_vfiprintf_r>
 802035a:	b002      	add	sp, #8
 802035c:	f85d eb04 	ldr.w	lr, [sp], #4
 8020360:	b003      	add	sp, #12
 8020362:	4770      	bx	lr
 8020364:	24000044 	.word	0x24000044

08020368 <__swhatbuf_r>:
 8020368:	b570      	push	{r4, r5, r6, lr}
 802036a:	460c      	mov	r4, r1
 802036c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020370:	2900      	cmp	r1, #0
 8020372:	b096      	sub	sp, #88	@ 0x58
 8020374:	4615      	mov	r5, r2
 8020376:	461e      	mov	r6, r3
 8020378:	da0d      	bge.n	8020396 <__swhatbuf_r+0x2e>
 802037a:	89a3      	ldrh	r3, [r4, #12]
 802037c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8020380:	f04f 0100 	mov.w	r1, #0
 8020384:	bf14      	ite	ne
 8020386:	2340      	movne	r3, #64	@ 0x40
 8020388:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 802038c:	2000      	movs	r0, #0
 802038e:	6031      	str	r1, [r6, #0]
 8020390:	602b      	str	r3, [r5, #0]
 8020392:	b016      	add	sp, #88	@ 0x58
 8020394:	bd70      	pop	{r4, r5, r6, pc}
 8020396:	466a      	mov	r2, sp
 8020398:	f000 f848 	bl	802042c <_fstat_r>
 802039c:	2800      	cmp	r0, #0
 802039e:	dbec      	blt.n	802037a <__swhatbuf_r+0x12>
 80203a0:	9901      	ldr	r1, [sp, #4]
 80203a2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80203a6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80203aa:	4259      	negs	r1, r3
 80203ac:	4159      	adcs	r1, r3
 80203ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80203b2:	e7eb      	b.n	802038c <__swhatbuf_r+0x24>

080203b4 <__smakebuf_r>:
 80203b4:	898b      	ldrh	r3, [r1, #12]
 80203b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80203b8:	079d      	lsls	r5, r3, #30
 80203ba:	4606      	mov	r6, r0
 80203bc:	460c      	mov	r4, r1
 80203be:	d507      	bpl.n	80203d0 <__smakebuf_r+0x1c>
 80203c0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80203c4:	6023      	str	r3, [r4, #0]
 80203c6:	6123      	str	r3, [r4, #16]
 80203c8:	2301      	movs	r3, #1
 80203ca:	6163      	str	r3, [r4, #20]
 80203cc:	b003      	add	sp, #12
 80203ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80203d0:	ab01      	add	r3, sp, #4
 80203d2:	466a      	mov	r2, sp
 80203d4:	f7ff ffc8 	bl	8020368 <__swhatbuf_r>
 80203d8:	9f00      	ldr	r7, [sp, #0]
 80203da:	4605      	mov	r5, r0
 80203dc:	4639      	mov	r1, r7
 80203de:	4630      	mov	r0, r6
 80203e0:	f7fe fff8 	bl	801f3d4 <_malloc_r>
 80203e4:	b948      	cbnz	r0, 80203fa <__smakebuf_r+0x46>
 80203e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80203ea:	059a      	lsls	r2, r3, #22
 80203ec:	d4ee      	bmi.n	80203cc <__smakebuf_r+0x18>
 80203ee:	f023 0303 	bic.w	r3, r3, #3
 80203f2:	f043 0302 	orr.w	r3, r3, #2
 80203f6:	81a3      	strh	r3, [r4, #12]
 80203f8:	e7e2      	b.n	80203c0 <__smakebuf_r+0xc>
 80203fa:	89a3      	ldrh	r3, [r4, #12]
 80203fc:	6020      	str	r0, [r4, #0]
 80203fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8020402:	81a3      	strh	r3, [r4, #12]
 8020404:	9b01      	ldr	r3, [sp, #4]
 8020406:	e9c4 0704 	strd	r0, r7, [r4, #16]
 802040a:	b15b      	cbz	r3, 8020424 <__smakebuf_r+0x70>
 802040c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8020410:	4630      	mov	r0, r6
 8020412:	f000 f81d 	bl	8020450 <_isatty_r>
 8020416:	b128      	cbz	r0, 8020424 <__smakebuf_r+0x70>
 8020418:	89a3      	ldrh	r3, [r4, #12]
 802041a:	f023 0303 	bic.w	r3, r3, #3
 802041e:	f043 0301 	orr.w	r3, r3, #1
 8020422:	81a3      	strh	r3, [r4, #12]
 8020424:	89a3      	ldrh	r3, [r4, #12]
 8020426:	431d      	orrs	r5, r3
 8020428:	81a5      	strh	r5, [r4, #12]
 802042a:	e7cf      	b.n	80203cc <__smakebuf_r+0x18>

0802042c <_fstat_r>:
 802042c:	b538      	push	{r3, r4, r5, lr}
 802042e:	4d07      	ldr	r5, [pc, #28]	@ (802044c <_fstat_r+0x20>)
 8020430:	2300      	movs	r3, #0
 8020432:	4604      	mov	r4, r0
 8020434:	4608      	mov	r0, r1
 8020436:	4611      	mov	r1, r2
 8020438:	602b      	str	r3, [r5, #0]
 802043a:	f000 f86d 	bl	8020518 <_fstat>
 802043e:	1c43      	adds	r3, r0, #1
 8020440:	d102      	bne.n	8020448 <_fstat_r+0x1c>
 8020442:	682b      	ldr	r3, [r5, #0]
 8020444:	b103      	cbz	r3, 8020448 <_fstat_r+0x1c>
 8020446:	6023      	str	r3, [r4, #0]
 8020448:	bd38      	pop	{r3, r4, r5, pc}
 802044a:	bf00      	nop
 802044c:	2401477c 	.word	0x2401477c

08020450 <_isatty_r>:
 8020450:	b538      	push	{r3, r4, r5, lr}
 8020452:	4d06      	ldr	r5, [pc, #24]	@ (802046c <_isatty_r+0x1c>)
 8020454:	2300      	movs	r3, #0
 8020456:	4604      	mov	r4, r0
 8020458:	4608      	mov	r0, r1
 802045a:	602b      	str	r3, [r5, #0]
 802045c:	f000 f86c 	bl	8020538 <_isatty>
 8020460:	1c43      	adds	r3, r0, #1
 8020462:	d102      	bne.n	802046a <_isatty_r+0x1a>
 8020464:	682b      	ldr	r3, [r5, #0]
 8020466:	b103      	cbz	r3, 802046a <_isatty_r+0x1a>
 8020468:	6023      	str	r3, [r4, #0]
 802046a:	bd38      	pop	{r3, r4, r5, pc}
 802046c:	2401477c 	.word	0x2401477c

08020470 <abort>:
 8020470:	b508      	push	{r3, lr}
 8020472:	2006      	movs	r0, #6
 8020474:	f000 f82c 	bl	80204d0 <raise>
 8020478:	2001      	movs	r0, #1
 802047a:	f000 f87d 	bl	8020578 <_exit>

0802047e <_raise_r>:
 802047e:	291f      	cmp	r1, #31
 8020480:	b538      	push	{r3, r4, r5, lr}
 8020482:	4605      	mov	r5, r0
 8020484:	460c      	mov	r4, r1
 8020486:	d904      	bls.n	8020492 <_raise_r+0x14>
 8020488:	2316      	movs	r3, #22
 802048a:	6003      	str	r3, [r0, #0]
 802048c:	f04f 30ff 	mov.w	r0, #4294967295
 8020490:	bd38      	pop	{r3, r4, r5, pc}
 8020492:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8020494:	b112      	cbz	r2, 802049c <_raise_r+0x1e>
 8020496:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 802049a:	b94b      	cbnz	r3, 80204b0 <_raise_r+0x32>
 802049c:	4628      	mov	r0, r5
 802049e:	f000 f831 	bl	8020504 <_getpid_r>
 80204a2:	4622      	mov	r2, r4
 80204a4:	4601      	mov	r1, r0
 80204a6:	4628      	mov	r0, r5
 80204a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80204ac:	f000 b818 	b.w	80204e0 <_kill_r>
 80204b0:	2b01      	cmp	r3, #1
 80204b2:	d00a      	beq.n	80204ca <_raise_r+0x4c>
 80204b4:	1c59      	adds	r1, r3, #1
 80204b6:	d103      	bne.n	80204c0 <_raise_r+0x42>
 80204b8:	2316      	movs	r3, #22
 80204ba:	6003      	str	r3, [r0, #0]
 80204bc:	2001      	movs	r0, #1
 80204be:	e7e7      	b.n	8020490 <_raise_r+0x12>
 80204c0:	2100      	movs	r1, #0
 80204c2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80204c6:	4620      	mov	r0, r4
 80204c8:	4798      	blx	r3
 80204ca:	2000      	movs	r0, #0
 80204cc:	e7e0      	b.n	8020490 <_raise_r+0x12>
	...

080204d0 <raise>:
 80204d0:	4b02      	ldr	r3, [pc, #8]	@ (80204dc <raise+0xc>)
 80204d2:	4601      	mov	r1, r0
 80204d4:	6818      	ldr	r0, [r3, #0]
 80204d6:	f7ff bfd2 	b.w	802047e <_raise_r>
 80204da:	bf00      	nop
 80204dc:	24000044 	.word	0x24000044

080204e0 <_kill_r>:
 80204e0:	b538      	push	{r3, r4, r5, lr}
 80204e2:	4d07      	ldr	r5, [pc, #28]	@ (8020500 <_kill_r+0x20>)
 80204e4:	2300      	movs	r3, #0
 80204e6:	4604      	mov	r4, r0
 80204e8:	4608      	mov	r0, r1
 80204ea:	4611      	mov	r1, r2
 80204ec:	602b      	str	r3, [r5, #0]
 80204ee:	f000 f82b 	bl	8020548 <_kill>
 80204f2:	1c43      	adds	r3, r0, #1
 80204f4:	d102      	bne.n	80204fc <_kill_r+0x1c>
 80204f6:	682b      	ldr	r3, [r5, #0]
 80204f8:	b103      	cbz	r3, 80204fc <_kill_r+0x1c>
 80204fa:	6023      	str	r3, [r4, #0]
 80204fc:	bd38      	pop	{r3, r4, r5, pc}
 80204fe:	bf00      	nop
 8020500:	2401477c 	.word	0x2401477c

08020504 <_getpid_r>:
 8020504:	f000 b810 	b.w	8020528 <_getpid>

08020508 <_close>:
 8020508:	4b02      	ldr	r3, [pc, #8]	@ (8020514 <_close+0xc>)
 802050a:	2258      	movs	r2, #88	@ 0x58
 802050c:	601a      	str	r2, [r3, #0]
 802050e:	f04f 30ff 	mov.w	r0, #4294967295
 8020512:	4770      	bx	lr
 8020514:	2401477c 	.word	0x2401477c

08020518 <_fstat>:
 8020518:	4b02      	ldr	r3, [pc, #8]	@ (8020524 <_fstat+0xc>)
 802051a:	2258      	movs	r2, #88	@ 0x58
 802051c:	601a      	str	r2, [r3, #0]
 802051e:	f04f 30ff 	mov.w	r0, #4294967295
 8020522:	4770      	bx	lr
 8020524:	2401477c 	.word	0x2401477c

08020528 <_getpid>:
 8020528:	4b02      	ldr	r3, [pc, #8]	@ (8020534 <_getpid+0xc>)
 802052a:	2258      	movs	r2, #88	@ 0x58
 802052c:	601a      	str	r2, [r3, #0]
 802052e:	f04f 30ff 	mov.w	r0, #4294967295
 8020532:	4770      	bx	lr
 8020534:	2401477c 	.word	0x2401477c

08020538 <_isatty>:
 8020538:	4b02      	ldr	r3, [pc, #8]	@ (8020544 <_isatty+0xc>)
 802053a:	2258      	movs	r2, #88	@ 0x58
 802053c:	601a      	str	r2, [r3, #0]
 802053e:	2000      	movs	r0, #0
 8020540:	4770      	bx	lr
 8020542:	bf00      	nop
 8020544:	2401477c 	.word	0x2401477c

08020548 <_kill>:
 8020548:	4b02      	ldr	r3, [pc, #8]	@ (8020554 <_kill+0xc>)
 802054a:	2258      	movs	r2, #88	@ 0x58
 802054c:	601a      	str	r2, [r3, #0]
 802054e:	f04f 30ff 	mov.w	r0, #4294967295
 8020552:	4770      	bx	lr
 8020554:	2401477c 	.word	0x2401477c

08020558 <_lseek>:
 8020558:	4b02      	ldr	r3, [pc, #8]	@ (8020564 <_lseek+0xc>)
 802055a:	2258      	movs	r2, #88	@ 0x58
 802055c:	601a      	str	r2, [r3, #0]
 802055e:	f04f 30ff 	mov.w	r0, #4294967295
 8020562:	4770      	bx	lr
 8020564:	2401477c 	.word	0x2401477c

08020568 <_read>:
 8020568:	4b02      	ldr	r3, [pc, #8]	@ (8020574 <_read+0xc>)
 802056a:	2258      	movs	r2, #88	@ 0x58
 802056c:	601a      	str	r2, [r3, #0]
 802056e:	f04f 30ff 	mov.w	r0, #4294967295
 8020572:	4770      	bx	lr
 8020574:	2401477c 	.word	0x2401477c

08020578 <_exit>:
 8020578:	e7fe      	b.n	8020578 <_exit>
	...

0802057c <_init>:
 802057c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802057e:	bf00      	nop
 8020580:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8020582:	bc08      	pop	{r3}
 8020584:	469e      	mov	lr, r3
 8020586:	4770      	bx	lr

08020588 <_fini>:
 8020588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802058a:	bf00      	nop
 802058c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802058e:	bc08      	pop	{r3}
 8020590:	469e      	mov	lr, r3
 8020592:	4770      	bx	lr
