#verilog simulation files
*.vcd
*.vvp
*.fst
*.log
*.gtkwaveform
