
*** Running vivado
    with args -log main_design_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_design_wrapper.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source main_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1628.812 ; gain = 0.000
Command: synth_design -top main_design_wrapper -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10720
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2245.391 ; gain = 327.008
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_design_wrapper' [C:/Users/baba/Desktop/AXI4-lite-myip/LSI_template/LSI_template.srcs/sources_1/bd/main_design/hdl/main_design_wrapper.vhd:17]
INFO: [Synth 8-3491] module 'main_design' declared at 'C:/Users/baba/Desktop/AXI4-lite-myip/LSI_template/LSI_template.srcs/sources_1/bd/main_design/synth/main_design.vhd:586' bound to instance 'main_design_i' of component 'main_design' [C:/Users/baba/Desktop/AXI4-lite-myip/LSI_template/LSI_template.srcs/sources_1/bd/main_design/hdl/main_design_wrapper.vhd:21]
INFO: [Synth 8-638] synthesizing module 'main_design' [C:/Users/baba/Desktop/AXI4-lite-myip/LSI_template/LSI_template.srcs/sources_1/bd/main_design/synth/main_design.vhd:593]
INFO: [Synth 8-3491] module 'main_design_AXI_LITE_source_v1_0_0_0' declared at 'C:/Users/baba/Desktop/AXI4-lite-myip/LSI_template/LSI_template.runs/synth_1/.Xil/Vivado-18644-DESKTOP-NK32O2V/realtime/main_design_AXI_LITE_source_v1_0_0_0_stub.vhdl:5' bound to instance 'AXI_LITE_source_v1_0_0' of component 'main_design_AXI_LITE_source_v1_0_0_0' [C:/Users/baba/Desktop/AXI4-lite-myip/LSI_template/LSI_template.srcs/sources_1/bd/main_design/synth/main_design.vhd:746]
INFO: [Synth 8-638] synthesizing module 'main_design_AXI_LITE_source_v1_0_0_0' [C:/Users/baba/Desktop/AXI4-lite-myip/LSI_template/LSI_template.runs/synth_1/.Xil/Vivado-18644-DESKTOP-NK32O2V/realtime/main_design_AXI_LITE_source_v1_0_0_0_stub.vhdl:32]
INFO: [Synth 8-638] synthesizing module 'main_design_ps8_0_axi_periph_0' [C:/Users/baba/Desktop/AXI4-lite-myip/LSI_template/LSI_template.srcs/sources_1/bd/main_design/synth/main_design.vhd:396]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_EG55SS' [C:/Users/baba/Desktop/AXI4-lite-myip/LSI_template/LSI_template.srcs/sources_1/bd/main_design/synth/main_design.vhd:79]
INFO: [Synth 8-3491] module 'main_design_auto_pc_0' declared at 'C:/Users/baba/Desktop/AXI4-lite-myip/LSI_template/LSI_template.runs/synth_1/.Xil/Vivado-18644-DESKTOP-NK32O2V/realtime/main_design_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'main_design_auto_pc_0' [C:/Users/baba/Desktop/AXI4-lite-myip/LSI_template/LSI_template.srcs/sources_1/bd/main_design/synth/main_design.vhd:261]
INFO: [Synth 8-638] synthesizing module 'main_design_auto_pc_0' [C:/Users/baba/Desktop/AXI4-lite-myip/LSI_template/LSI_template.runs/synth_1/.Xil/Vivado-18644-DESKTOP-NK32O2V/realtime/main_design_auto_pc_0_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_EG55SS' (0#1) [C:/Users/baba/Desktop/AXI4-lite-myip/LSI_template/LSI_template.srcs/sources_1/bd/main_design/synth/main_design.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'main_design_ps8_0_axi_periph_0' (0#1) [C:/Users/baba/Desktop/AXI4-lite-myip/LSI_template/LSI_template.srcs/sources_1/bd/main_design/synth/main_design.vhd:396]
INFO: [Synth 8-3491] module 'main_design_rst_ps8_0_250M_0' declared at 'C:/Users/baba/Desktop/AXI4-lite-myip/LSI_template/LSI_template.runs/synth_1/.Xil/Vivado-18644-DESKTOP-NK32O2V/realtime/main_design_rst_ps8_0_250M_0_stub.vhdl:5' bound to instance 'rst_ps8_0_250M' of component 'main_design_rst_ps8_0_250M_0' [C:/Users/baba/Desktop/AXI4-lite-myip/LSI_template/LSI_template.srcs/sources_1/bd/main_design/synth/main_design.vhd:835]
INFO: [Synth 8-638] synthesizing module 'main_design_rst_ps8_0_250M_0' [C:/Users/baba/Desktop/AXI4-lite-myip/LSI_template/LSI_template.runs/synth_1/.Xil/Vivado-18644-DESKTOP-NK32O2V/realtime/main_design_rst_ps8_0_250M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'main_design_zynq_ultra_ps_e_0_0' declared at 'C:/Users/baba/Desktop/AXI4-lite-myip/LSI_template/LSI_template.runs/synth_1/.Xil/Vivado-18644-DESKTOP-NK32O2V/realtime/main_design_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'main_design_zynq_ultra_ps_e_0_0' [C:/Users/baba/Desktop/AXI4-lite-myip/LSI_template/LSI_template.srcs/sources_1/bd/main_design/synth/main_design.vhd:848]
INFO: [Synth 8-638] synthesizing module 'main_design_zynq_ultra_ps_e_0_0' [C:/Users/baba/Desktop/AXI4-lite-myip/LSI_template/LSI_template.runs/synth_1/.Xil/Vivado-18644-DESKTOP-NK32O2V/realtime/main_design_zynq_ultra_ps_e_0_0_stub.vhdl:54]
INFO: [Synth 8-256] done synthesizing module 'main_design' (0#1) [C:/Users/baba/Desktop/AXI4-lite-myip/LSI_template/LSI_template.srcs/sources_1/bd/main_design/synth/main_design.vhd:593]
INFO: [Synth 8-256] done synthesizing module 'main_design_wrapper' (0#1) [C:/Users/baba/Desktop/AXI4-lite-myip/LSI_template/LSI_template.srcs/sources_1/bd/main_design/hdl/main_design_wrapper.vhd:17]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_EG55SS is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_EG55SS is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module main_design_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module main_design_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2332.781 ; gain = 414.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2353.691 ; gain = 435.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2353.691 ; gain = 435.309
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2353.691 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/baba/Desktop/AXI4-lite-myip/LSI_template/LSI_template.srcs/sources_1/bd/main_design/ip/main_design_zynq_ultra_ps_e_0_0/main_design_zynq_ultra_ps_e_0_0/main_design_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'main_design_i/zynq_ultra_ps_e_0'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2386.320 ; gain = 0.035
Finished Parsing XDC File [c:/Users/baba/Desktop/AXI4-lite-myip/LSI_template/LSI_template.srcs/sources_1/bd/main_design/ip/main_design_zynq_ultra_ps_e_0_0/main_design_zynq_ultra_ps_e_0_0/main_design_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'main_design_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Users/baba/Desktop/AXI4-lite-myip/LSI_template/LSI_template.srcs/sources_1/bd/main_design/ip/main_design_AXI_LITE_source_v1_0_0_0/main_design_AXI_LITE_source_v1_0_0_0/main_design_AXI_LITE_source_v1_0_0_0_in_context.xdc] for cell 'main_design_i/AXI_LITE_source_v1_0_0'
Finished Parsing XDC File [c:/Users/baba/Desktop/AXI4-lite-myip/LSI_template/LSI_template.srcs/sources_1/bd/main_design/ip/main_design_AXI_LITE_source_v1_0_0_0/main_design_AXI_LITE_source_v1_0_0_0/main_design_AXI_LITE_source_v1_0_0_0_in_context.xdc] for cell 'main_design_i/AXI_LITE_source_v1_0_0'
Parsing XDC File [c:/Users/baba/Desktop/AXI4-lite-myip/LSI_template/LSI_template.srcs/sources_1/bd/main_design/ip/main_design_rst_ps8_0_250M_0/main_design_rst_ps8_0_250M_0/main_design_rst_ps8_0_250M_0_in_context.xdc] for cell 'main_design_i/rst_ps8_0_250M'
Finished Parsing XDC File [c:/Users/baba/Desktop/AXI4-lite-myip/LSI_template/LSI_template.srcs/sources_1/bd/main_design/ip/main_design_rst_ps8_0_250M_0/main_design_rst_ps8_0_250M_0/main_design_rst_ps8_0_250M_0_in_context.xdc] for cell 'main_design_i/rst_ps8_0_250M'
Parsing XDC File [c:/Users/baba/Desktop/AXI4-lite-myip/LSI_template/LSI_template.srcs/sources_1/bd/main_design/ip/main_design_auto_pc_0/main_design_auto_pc_0/main_design_auto_pc_0_in_context.xdc] for cell 'main_design_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/baba/Desktop/AXI4-lite-myip/LSI_template/LSI_template.srcs/sources_1/bd/main_design/ip/main_design_auto_pc_0/main_design_auto_pc_0/main_design_auto_pc_0_in_context.xdc] for cell 'main_design_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [C:/Users/baba/Desktop/AXI4-lite-myip/LSI_template/LSI_template.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/baba/Desktop/AXI4-lite-myip/LSI_template/LSI_template.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2386.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2386.320 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2386.320 ; gain = 467.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2386.320 ; gain = 467.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for main_design_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_design_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_design_i/AXI_LITE_source_v1_0_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_design_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_design_i/rst_ps8_0_250M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_design_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2386.320 ; gain = 467.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2386.320 ; gain = 467.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ACLK in module main_design_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module main_design_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module main_design_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module main_design_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2386.320 ; gain = 467.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2903.961 ; gain = 985.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2903.961 ; gain = 985.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2923.586 ; gain = 1005.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2930.324 ; gain = 1011.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2930.324 ; gain = 1011.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2930.324 ; gain = 1011.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2930.324 ; gain = 1011.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2930.324 ; gain = 1011.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2930.324 ; gain = 1011.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------+----------+
|      |BlackBox name                        |Instances |
+------+-------------------------------------+----------+
|1     |main_design_auto_pc_0                |         1|
|2     |main_design_AXI_LITE_source_v1_0_0_0 |         1|
|3     |main_design_rst_ps8_0_250M_0         |         1|
|4     |main_design_zynq_ultra_ps_e_0_0      |         1|
+------+-------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------------+------+
|      |Cell                                      |Count |
+------+------------------------------------------+------+
|1     |main_design_AXI_LITE_source_v1_0_0_0_bbox |     1|
|2     |main_design_auto_pc_0_bbox                |     1|
|3     |main_design_rst_ps8_0_250M_0_bbox         |     1|
|4     |main_design_zynq_ultra_ps_e_0_0_bbox      |     1|
+------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2930.324 ; gain = 1011.941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 2930.324 ; gain = 979.312
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 2930.324 ; gain = 1011.941
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2930.324 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2978.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 47b1ebe9
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 2983.375 ; gain = 1354.562
INFO: [Common 17-1381] The checkpoint 'C:/Users/baba/Desktop/AXI4-lite-myip/LSI_template/LSI_template.runs/synth_1/main_design_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_design_wrapper_utilization_synth.rpt -pb main_design_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan  9 19:35:33 2023...
