# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ControllerLC_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/TrafficLCProject/TimerCkt_G.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:46 on Jun 14,2024
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/TrafficLCProject/TimerCkt_G.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TimerCkt_G
# -- Compiling architecture green of TimerCkt_G
# End time: 16:32:47 on Jun 14,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/TrafficLCProject/ControllerLC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:47 on Jun 14,2024
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/TrafficLCProject/ControllerLC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ControllerLC
# -- Compiling architecture behave of ControllerLC
# End time: 16:32:47 on Jun 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/TrafficLCProject/TimerCkt_Y.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:47 on Jun 14,2024
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/TrafficLCProject/TimerCkt_Y.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TimerCkt_Y
# -- Compiling architecture yellow of TimerCkt_Y
# End time: 16:32:47 on Jun 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/TrafficLCProject/Encoder_4X2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:47 on Jun 14,2024
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/TrafficLCProject/Encoder_4X2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Encoder_4X2
# -- Compiling architecture Behavioral of Encoder_4X2
# End time: 16:32:47 on Jun 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/TrafficLCProject/Testbench.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:47 on Jun 14,2024
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/TrafficLCProject/Testbench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity Testbench
# -- Compiling architecture test of Testbench
# End time: 16:32:47 on Jun 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 16:32:47 on Jun 14,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.testbench(test)
# Loading ieee.numeric_std(body)
# Loading work.controllerlc(behave)
# Loading work.timerckt_g(green)
# Loading work.timerckt_y(yellow)
# Loading work.encoder_4x2(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Break in Process line__28 at C:/intelFPGA_lite/18.1/TrafficLCProject/Testbench.vhdl line 35
# End time: 16:33:04 on Jun 14,2024, Elapsed time: 0:00:17
# Errors: 0, Warnings: 0
