{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "cell-0",
   "metadata": {},
   "source": [
    "<div style=\"background: linear-gradient(135deg, #1a1a2e 0%, #16213e 100%); color: white; padding: 40px; margin: -10px -10px 20px -10px; border-radius: 0 0 15px 15px;\">\n",
    "<h1 style=\"margin: 0; font-size: 2.5em;\">Synthesis & Physical Design</h1>\n",
    "<p style=\"margin: 10px 0 0 0; font-size: 1.2em; opacity: 0.9;\">Week 3, Session 2 — Fab Futures</p>\n",
    "</div>"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-1",
   "metadata": {},
   "source": "## Contents\n\n1. [Synthesis Overview](#1-synthesis-overview)\n2. [Yosys Synthesis](#2-yosys-synthesis)\n3. [Standard Cells](#3-standard-cells)\n4. [Place and Route](#4-place-and-route)\n5. [Timing Analysis](#5-timing-analysis)\n6. [Power Analysis](#6-power-analysis)\n7. [The Full Flow](#7-the-full-flow)"
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-2",
   "metadata": {},
   "outputs": [],
   "source": "# Setup\nimport matplotlib.pyplot as plt\nimport matplotlib.patches as patches\nfrom matplotlib.patches import FancyBboxPatch, Rectangle, FancyArrowPatch\nimport numpy as np\n\nprint(\"Setup complete.\")"
  },
  {
   "cell_type": "markdown",
   "id": "cell-3",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"1-what-is-synthesis\"></a>\n",
    "# 1. What is Synthesis?\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-4",
   "metadata": {},
   "source": [
    "**Synthesis** converts RTL code into a netlist of logic gates.\n",
    "\n",
    "```\n",
    "Verilog RTL  →  [Synthesis]  →  Gate Netlist  →  [Place & Route]  →  GDS\n",
    "```\n",
    "\n",
    "### The Synthesis Process\n",
    "\n",
    "| Step | What Happens |\n",
    "|------|-------------|\n",
    "| **1. Parsing** | Read and check Verilog syntax |\n",
    "| **2. Elaboration** | Expand hierarchy, resolve parameters |\n",
    "| **3. Logic Optimization** | Simplify boolean expressions |\n",
    "| **4. Technology Mapping** | Map to standard cells from PDK |\n",
    "| **5. Timing Optimization** | Meet timing constraints |"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-5",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Synthesis flow visualization\n",
    "fig, ax = plt.subplots(figsize=(14, 6))\n",
    "\n",
    "stages = [\n",
    "    ('RTL\\nVerilog', '#E8F5E9', 'assign y = a & b;\\nalways @(posedge clk)...'),\n",
    "    ('Generic\\nNetlist', '#FFF3E0', 'AND, OR, FF\\n(technology independent)'),\n",
    "    ('Mapped\\nNetlist', '#E3F2FD', 'sky130_fd_sc_hd__and2_1\\nsky130_fd_sc_hd__dfxtp_1'),\n",
    "    ('Optimized\\nNetlist', '#F3E5F5', 'Timing-optimized\\nArea-optimized'),\n",
    "]\n",
    "\n",
    "for i, (name, color, desc) in enumerate(stages):\n",
    "    x = i * 3.5 + 0.5\n",
    "    ax.add_patch(FancyBboxPatch((x, 1), 2.5, 3, boxstyle=\"round,pad=0.1\",\n",
    "                 facecolor=color, edgecolor='black', linewidth=2))\n",
    "    ax.text(x + 1.25, 3.2, name, ha='center', va='center', fontsize=11, fontweight='bold')\n",
    "    ax.text(x + 1.25, 1.8, desc, ha='center', va='center', fontsize=8, style='italic')\n",
    "    \n",
    "    if i < len(stages) - 1:\n",
    "        ax.annotate('', xy=(x + 2.8, 2.5), xytext=(x + 2.5, 2.5),\n",
    "                   arrowprops=dict(arrowstyle='->', color='black', lw=2))\n",
    "\n",
    "# Tool labels\n",
    "ax.text(3.5, 0.5, 'Yosys', ha='center', fontsize=10, color='blue', fontweight='bold')\n",
    "ax.text(7, 0.5, 'abc', ha='center', fontsize=10, color='blue', fontweight='bold')\n",
    "ax.text(10.5, 0.5, 'Timing opt', ha='center', fontsize=10, color='blue', fontweight='bold')\n",
    "\n",
    "ax.set_xlim(0, 14)\n",
    "ax.set_ylim(0, 5)\n",
    "ax.set_title('Logic Synthesis Flow', fontsize=14, fontweight='bold')\n",
    "ax.axis('off')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-6",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"2-logic-synthesis-with-yosys\"></a>\n",
    "# 2. Logic Synthesis with Yosys\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-7",
   "metadata": {},
   "source": [
    "### Basic Yosys Commands\n",
    "\n",
    "```tcl\n",
    "# Read Verilog\n",
    "read_verilog my_design.v\n",
    "\n",
    "# Elaborate hierarchy\n",
    "hierarchy -check -top my_design\n",
    "\n",
    "# Synthesize to generic gates\n",
    "synth -top my_design\n",
    "\n",
    "# Map to Sky130 cells\n",
    "dfflibmap -liberty sky130_fd_sc_hd__tt_025C_1v80.lib\n",
    "abc -liberty sky130_fd_sc_hd__tt_025C_1v80.lib\n",
    "\n",
    "# Clean up\n",
    "clean\n",
    "\n",
    "# Write output\n",
    "write_verilog -noattr synth.v\n",
    "```\n",
    "\n",
    "### Running Yosys\n",
    "\n",
    "```bash\n",
    "# Interactive\n",
    "yosys\n",
    "\n",
    "# Script\n",
    "yosys -s synth.tcl\n",
    "\n",
    "# One-liner\n",
    "yosys -p \"read_verilog design.v; synth -top top; write_verilog out.v\"\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-8",
   "metadata": {},
   "source": [
    "### What to Check After Synthesis\n",
    "\n",
    "| Check | What it Means |\n",
    "|-------|---------------|\n",
    "| **Warnings** | Undriven wires, width mismatches |\n",
    "| **Latches** | \"inferred latch\" = usually a bug! |\n",
    "| **Cell count** | How big is your design? |\n",
    "| **Flip-flop count** | Register bits |\n",
    "\n",
    "```\n",
    "=== my_design ===\n",
    "\n",
    "   Number of wires:                 45\n",
    "   Number of wire bits:            128\n",
    "   Number of cells:                 67\n",
    "     sky130_fd_sc_hd__and2_1         8\n",
    "     sky130_fd_sc_hd__dfxtp_1       16\n",
    "     sky130_fd_sc_hd__inv_1         12\n",
    "     sky130_fd_sc_hd__mux2_1         4\n",
    "     ...\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-9",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"3-standard-cells\"></a>\n",
    "# 3. Standard Cells\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-10",
   "metadata": {},
   "source": [
    "A **standard cell library** provides pre-designed, pre-characterized logic gates.\n",
    "\n",
    "### Cell Naming Convention (Sky130)\n",
    "\n",
    "`sky130_fd_sc_hd__and2_2`\n",
    "\n",
    "| Part | Meaning |\n",
    "|------|--------|\n",
    "| `sky130` | Process |\n",
    "| `fd` | Foundry |\n",
    "| `sc` | Standard cell |\n",
    "| `hd` | High density library |\n",
    "| `and2` | 2-input AND gate |\n",
    "| `2` | Drive strength (higher = faster, bigger) |\n",
    "\n",
    "### Common Cell Types\n",
    "\n",
    "| Cell | Function |\n",
    "|------|----------|\n",
    "| `inv` | Inverter |\n",
    "| `and2`, `and3`, `and4` | AND gates |\n",
    "| `or2`, `or3` | OR gates |\n",
    "| `nand2`, `nor2` | NAND/NOR gates |\n",
    "| `xor2` | XOR gate |\n",
    "| `mux2` | 2:1 multiplexer |\n",
    "| `dfxtp` | D flip-flop (positive edge) |\n",
    "| `dfrtp` | D flip-flop with reset |\n",
    "| `buf` | Buffer |"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-11",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Standard cell layout concept\n",
    "fig, ax = plt.subplots(figsize=(14, 6))\n",
    "\n",
    "# Draw cell row\n",
    "cells = [\n",
    "    ('INV', 1, '#FFCDD2'),\n",
    "    ('AND2', 2, '#C8E6C9'),\n",
    "    ('DFF', 3, '#BBDEFB'),\n",
    "    ('OR2', 2, '#FFE0B2'),\n",
    "    ('INV', 1, '#FFCDD2'),\n",
    "    ('NAND2', 2, '#E1BEE7'),\n",
    "    ('DFF', 3, '#BBDEFB'),\n",
    "]\n",
    "\n",
    "x = 0.5\n",
    "for name, width, color in cells:\n",
    "    # Cell body\n",
    "    ax.add_patch(Rectangle((x, 1), width, 3, facecolor=color, edgecolor='black', linewidth=2))\n",
    "    ax.text(x + width/2, 2.5, name, ha='center', va='center', fontsize=10, fontweight='bold')\n",
    "    x += width + 0.1\n",
    "\n",
    "# Power rails\n",
    "ax.add_patch(Rectangle((0, 4), x + 0.5, 0.4, facecolor='#F44336', edgecolor='black'))\n",
    "ax.text(x/2, 4.2, 'VDD', ha='center', va='center', fontsize=10, color='white', fontweight='bold')\n",
    "\n",
    "ax.add_patch(Rectangle((0, 0.6), x + 0.5, 0.4, facecolor='#2196F3', edgecolor='black'))\n",
    "ax.text(x/2, 0.8, 'GND', ha='center', va='center', fontsize=10, color='white', fontweight='bold')\n",
    "\n",
    "# Annotations\n",
    "ax.annotate('', xy=(0.5, 5.5), xytext=(0.5, 4.5),\n",
    "           arrowprops=dict(arrowstyle='<->', color='gray', lw=2))\n",
    "ax.text(0.2, 5, 'Cell\\nheight\\n(fixed)', fontsize=8, ha='center')\n",
    "\n",
    "ax.annotate('', xy=(0.5, 0.3), xytext=(2.5, 0.3),\n",
    "           arrowprops=dict(arrowstyle='<->', color='gray', lw=2))\n",
    "ax.text(1.5, 0, 'Cell width (varies)', fontsize=8, ha='center')\n",
    "\n",
    "ax.set_xlim(-0.5, x + 1)\n",
    "ax.set_ylim(-0.5, 6)\n",
    "ax.set_title('Standard Cell Row', fontsize=14, fontweight='bold')\n",
    "ax.axis('off')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()\n",
    "\n",
    "print(\"Standard cells have fixed height and variable width.\")\n",
    "print(\"They're placed in rows and share power rails.\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-12",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"4-place-and-route\"></a>\n",
    "# 4. Place and Route\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-13",
   "metadata": {},
   "source": [
    "**Place and Route (P&R)** takes the synthesized netlist and creates physical layout.\n",
    "\n",
    "### P&R Steps\n",
    "\n",
    "| Step | Description |\n",
    "|------|-------------|\n",
    "| **Floorplanning** | Define chip area, place I/O pads |\n",
    "| **Power Planning** | Create VDD/GND grid |\n",
    "| **Placement** | Position standard cells |\n",
    "| **Clock Tree Synthesis** | Build clock distribution |\n",
    "| **Routing** | Connect cells with metal wires |\n",
    "| **Fill** | Add filler cells and metal fill |"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-14",
   "metadata": {},
   "outputs": [],
   "source": [
    "# P&R stages visualization\n",
    "fig, axes = plt.subplots(2, 3, figsize=(14, 8))\n",
    "axes = axes.flatten()\n",
    "\n",
    "titles = ['1. Floorplan', '2. Power Grid', '3. Placement', \n",
    "          '4. Clock Tree', '5. Routing', '6. Final Layout']\n",
    "\n",
    "for idx, (ax, title) in enumerate(zip(axes, titles)):\n",
    "    # Chip boundary\n",
    "    ax.add_patch(Rectangle((0, 0), 10, 10, facecolor='#F5F5F5', edgecolor='black', linewidth=2))\n",
    "    \n",
    "    if idx == 0:  # Floorplan\n",
    "        ax.add_patch(Rectangle((1, 1), 8, 8, facecolor='#E8F5E9', edgecolor='green', linewidth=2, linestyle='--'))\n",
    "        ax.text(5, 5, 'Core\\nArea', ha='center', va='center', fontsize=10)\n",
    "        # I/O pads\n",
    "        for i in range(4):\n",
    "            ax.add_patch(Rectangle((0, 2 + i*1.5), 0.8, 1, facecolor='#BBDEFB'))\n",
    "            ax.add_patch(Rectangle((9.2, 2 + i*1.5), 0.8, 1, facecolor='#BBDEFB'))\n",
    "            \n",
    "    elif idx == 1:  # Power\n",
    "        for i in range(6):\n",
    "            ax.plot([1, 9], [1.5 + i*1.3, 1.5 + i*1.3], 'r-', linewidth=2)\n",
    "        for i in range(6):\n",
    "            ax.plot([1.5 + i*1.3, 1.5 + i*1.3], [1, 9], 'b-', linewidth=2)\n",
    "        ax.text(5, 0.5, 'VDD (red) / GND (blue)', ha='center', fontsize=8)\n",
    "            \n",
    "    elif idx == 2:  # Placement\n",
    "        np.random.seed(42)\n",
    "        for i in range(30):\n",
    "            x, y = np.random.uniform(1, 8), np.random.uniform(1, 8)\n",
    "            w = np.random.uniform(0.3, 0.8)\n",
    "            ax.add_patch(Rectangle((x, y), w, 0.4, facecolor='#C8E6C9', edgecolor='black'))\n",
    "            \n",
    "    elif idx == 3:  # Clock tree\n",
    "        ax.plot([5, 5], [1, 5], 'purple', linewidth=2)\n",
    "        ax.plot([5, 3], [5, 7], 'purple', linewidth=2)\n",
    "        ax.plot([5, 7], [5, 7], 'purple', linewidth=2)\n",
    "        ax.plot([3, 2], [7, 8], 'purple', linewidth=1.5)\n",
    "        ax.plot([3, 4], [7, 8], 'purple', linewidth=1.5)\n",
    "        ax.plot([7, 6], [7, 8], 'purple', linewidth=1.5)\n",
    "        ax.plot([7, 8], [7, 8], 'purple', linewidth=1.5)\n",
    "        ax.plot([5], [1], 'g^', markersize=10)\n",
    "        \n",
    "    elif idx == 4:  # Routing\n",
    "        np.random.seed(42)\n",
    "        for i in range(30):\n",
    "            x, y = np.random.uniform(1, 8), np.random.uniform(1, 8)\n",
    "            w = np.random.uniform(0.3, 0.8)\n",
    "            ax.add_patch(Rectangle((x, y), w, 0.4, facecolor='#C8E6C9', edgecolor='black'))\n",
    "        # Some routes\n",
    "        for i in range(15):\n",
    "            x1, y1 = np.random.uniform(1, 8), np.random.uniform(1, 8)\n",
    "            x2 = x1 + np.random.uniform(-2, 2)\n",
    "            y2 = y1 + np.random.uniform(-2, 2)\n",
    "            ax.plot([x1, x2, x2], [y1, y1, y2], 'b-', linewidth=0.5, alpha=0.5)\n",
    "            \n",
    "    elif idx == 5:  # Final\n",
    "        # Filled area\n",
    "        ax.add_patch(Rectangle((1, 1), 8, 8, facecolor='#E3F2FD', edgecolor='black'))\n",
    "        # Cells\n",
    "        np.random.seed(42)\n",
    "        for i in range(30):\n",
    "            x, y = np.random.uniform(1, 8), np.random.uniform(1, 8)\n",
    "            w = np.random.uniform(0.3, 0.8)\n",
    "            ax.add_patch(Rectangle((x, y), w, 0.4, facecolor='#C8E6C9', edgecolor='black'))\n",
    "    \n",
    "    ax.set_xlim(-0.5, 10.5)\n",
    "    ax.set_ylim(-0.5, 10.5)\n",
    "    ax.set_aspect('equal')\n",
    "    ax.set_title(title, fontsize=11, fontweight='bold')\n",
    "    ax.axis('off')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-15",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"5-clock-tree-synthesis\"></a>\n",
    "# 5. Clock Tree Synthesis\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-16",
   "metadata": {},
   "source": [
    "**Clock Tree Synthesis (CTS)** builds a balanced distribution network for the clock signal.\n",
    "\n",
    "### Goals\n",
    "\n",
    "| Goal | Why |\n",
    "|------|-----|\n",
    "| **Low skew** | All flip-flops see clock at nearly same time |\n",
    "| **Low latency** | Minimize clock delay |\n",
    "| **Low power** | Clock toggles every cycle - big power consumer |\n",
    "\n",
    "### Clock Tree Structure\n",
    "\n",
    "- **Clock buffers** amplify the signal\n",
    "- **H-tree or mesh** balances delay\n",
    "- Tools automatically size and place buffers"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-17",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"6-static-timing-analysis\"></a>\n",
    "# 6. Static Timing Analysis\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-18",
   "metadata": {},
   "source": [
    "**Static Timing Analysis (STA)** checks if your design meets timing without simulation.\n",
    "\n",
    "### Key Concepts\n",
    "\n",
    "| Term | Meaning |\n",
    "|------|--------|\n",
    "| **Setup time** | Data must be stable BEFORE clock edge |\n",
    "| **Hold time** | Data must be stable AFTER clock edge |\n",
    "| **Slack** | Margin (positive = good, negative = violation) |\n",
    "| **Critical path** | Longest delay path (determines max frequency) |\n",
    "\n",
    "### Timing Path\n",
    "\n",
    "```\n",
    "Launch FF → Combinational Logic → Capture FF\n",
    "   |                                    |\n",
    "   |← ─ ─ ─ Clock Period ─ ─ ─ ─ ─ ─ → |\n",
    "```\n",
    "\n",
    "**Setup check**: Data must arrive before capture clock edge\n",
    "\n",
    "$$T_{clock} > T_{clk→q} + T_{logic} + T_{setup}$$"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-19",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Setup timing diagram\n",
    "fig, axes = plt.subplots(4, 1, figsize=(12, 8), sharex=True)\n",
    "\n",
    "t = np.linspace(0, 20, 1000)\n",
    "\n",
    "# Clock\n",
    "clk = 0.5 + 0.5 * np.sign(np.sin(2 * np.pi * t / 10))\n",
    "axes[0].plot(t, clk, 'b-', linewidth=2)\n",
    "axes[0].set_ylabel('Clock', fontsize=10)\n",
    "axes[0].axvline(x=5, color='green', linestyle='--', label='Launch edge')\n",
    "axes[0].axvline(x=15, color='red', linestyle='--', label='Capture edge')\n",
    "axes[0].legend(loc='right')\n",
    "\n",
    "# Launch data\n",
    "d_launch = np.zeros_like(t)\n",
    "d_launch[t > 5.5] = 1  # Data changes after clk-to-q delay\n",
    "axes[1].plot(t, d_launch, 'g-', linewidth=2)\n",
    "axes[1].set_ylabel('Launch FF\\nOutput', fontsize=10)\n",
    "axes[1].annotate('', xy=(5.5, 0.5), xytext=(5, 0.5),\n",
    "                arrowprops=dict(arrowstyle='<->', color='green', lw=1.5))\n",
    "axes[1].text(5.25, 0.7, 'Tclk→q', fontsize=9, ha='center', color='green')\n",
    "\n",
    "# After combinational logic\n",
    "d_capture = np.zeros_like(t)\n",
    "d_capture[t > 12] = 1  # Data arrives after logic delay\n",
    "axes[2].plot(t, d_capture, 'orange', linewidth=2)\n",
    "axes[2].set_ylabel('Capture FF\\nInput', fontsize=10)\n",
    "axes[2].annotate('', xy=(12, 0.5), xytext=(5.5, 0.5),\n",
    "                arrowprops=dict(arrowstyle='<->', color='orange', lw=1.5))\n",
    "axes[2].text(8.75, 0.7, 'Tlogic', fontsize=9, ha='center', color='orange')\n",
    "\n",
    "# Setup requirement\n",
    "axes[3].axvspan(14, 15, alpha=0.3, color='red', label='Setup window')\n",
    "axes[3].axvspan(15, 15.5, alpha=0.3, color='blue', label='Hold window')\n",
    "axes[3].plot([12, 12, 20], [0, 1, 1], 'orange', linewidth=2)\n",
    "axes[3].set_ylabel('Data at\\nCapture', fontsize=10)\n",
    "axes[3].set_xlabel('Time (ns)', fontsize=10)\n",
    "axes[3].legend(loc='right')\n",
    "\n",
    "# Slack annotation\n",
    "axes[3].annotate('', xy=(14, 0.5), xytext=(12, 0.5),\n",
    "                arrowprops=dict(arrowstyle='<->', color='green', lw=2))\n",
    "axes[3].text(13, 0.7, 'Slack\\n(positive!)', fontsize=10, ha='center', color='green', fontweight='bold')\n",
    "\n",
    "for ax in axes:\n",
    "    ax.set_ylim(-0.2, 1.4)\n",
    "    ax.grid(True, alpha=0.3)\n",
    "    ax.set_xlim(0, 20)\n",
    "\n",
    "plt.suptitle('Setup Timing Check', fontsize=12, fontweight='bold')\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-20",
   "metadata": {},
   "source": [
    "---\n",
    "<a id=\"7-reading-reports\"></a>\n",
    "# 7. Reading Reports\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-21",
   "metadata": {},
   "source": "### Timing Report Example\n\n```\nStartpoint: data_reg[0] (rising edge-triggered flip-flop clocked by clk)\nEndpoint: out_reg[0] (rising edge-triggered flip-flop clocked by clk)\nPath Group: clk\nPath Type: max (setup check)\n\n  Point                                    Incr      Path\n  --------------------------------------------------------\n  clock clk (rise edge)                    0.00      0.00\n  clock network delay                      0.52      0.52\n  data_reg[0]/CLK (sky130_fd_sc_hd__dfxtp_1)\n                                           0.00      0.52 r\n  data_reg[0]/Q (sky130_fd_sc_hd__dfxtp_1)\n                                           0.35      0.87 r\n  U15/Y (sky130_fd_sc_hd__and2_1)          0.18      1.05 r\n  U16/Y (sky130_fd_sc_hd__inv_1)           0.08      1.13 f\n  out_reg[0]/D (sky130_fd_sc_hd__dfxtp_1)\n                                           0.00      1.13 f\n  data arrival time                                  1.13\n\n  clock clk (rise edge)                   10.00     10.00\n  clock network delay                      0.52     10.52\n  out_reg[0]/CLK (sky130_fd_sc_hd__dfxtp_1)\n                                           0.00     10.52 r\n  library setup time                      -0.11     10.41\n  data required time                               10.41\n  --------------------------------------------------------\n  slack (MET)                                        9.28\n```\n\n**Note on \"library setup time: -0.11\"**: The negative value is correct. This represents the setup requirement of the flip-flop - data must arrive 0.11ns *before* the clock edge. In the calculation, it *subtracts* from the required time, giving data less time to arrive. This is standard timing report format.\n\n### Key Things to Check\n\n| What | Look For |\n|------|----------|\n| **Slack** | Positive = good, negative = violation |\n| **WNS** | Worst Negative Slack |\n| **TNS** | Total Negative Slack |\n| **Critical path** | Where is the bottleneck? |"
  },
  {
   "cell_type": "markdown",
   "id": "cell-22",
   "metadata": {},
   "source": "---\n<div style=\"background: linear-gradient(135deg, #1a1a2e 0%, #16213e 100%); color: white; padding: 30px; margin: 20px -10px -10px -10px; border-radius: 15px 15px 0 0; text-align: center;\">\n\n## Summary\n\n- **Synthesis** converts RTL to gate netlist\n- **Yosys** is our open-source synthesis tool\n- **Standard cells** are pre-designed building blocks\n- **Place & Route** creates physical layout\n- **STA** verifies timing without simulation\n\n### Submitting to Tiny Tapeout\n\nWhen you're ready to tape out, you'll submit:\n- Your **Verilog source files** (the design and testbench)\n- A **GDS file** (generated by the flow)\n- Documentation (README, pinout diagram)\n\nThe Tiny Tapeout GitHub template handles most of this automatically - see [tinytapeout.com](https://tinytapeout.com) for the submission guide.\n\n### Homework\n1. Synthesize your design - check gate count\n2. Run place and route\n3. Check timing reports - any violations?\n4. View layout in KLayout\n\n</div>"
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "name": "python",
   "version": "3.10"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}