--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml SPI.twx SPI.ncd -o SPI.twr SPI.pcf -ucf ports.ucf

Design file:              SPI.ncd
Physical constraint file: SPI.pcf
Device,package,speed:     xc3s100e,tq144,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock MClk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DataIn<0>   |    0.795(R)|    0.821(R)|MClk_BUFGP        |   0.000|
DataIn<1>   |    0.911(R)|    0.728(R)|MClk_BUFGP        |   0.000|
DataIn<2>   |    0.360(R)|    1.169(R)|MClk_BUFGP        |   0.000|
DataIn<3>   |    0.508(R)|    1.050(R)|MClk_BUFGP        |   0.000|
DataIn<4>   |    0.199(R)|    1.297(R)|MClk_BUFGP        |   0.000|
DataIn<5>   |    0.785(R)|    0.825(R)|MClk_BUFGP        |   0.000|
DataIn<6>   |    0.763(R)|    0.842(R)|MClk_BUFGP        |   0.000|
MOSI        |    0.357(R)|    1.171(R)|MClk_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock MClk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
MISO        |    8.739(F)|MClk_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock SS to Pad
------------+------------+---------------------+--------+
            | clk (edge) |                     | Clock  |
Destination |   to PAD   |Internal Clock(s)    | Phase  |
------------+------------+---------------------+--------+
DataOut<0>  |    9.725(R)|SignalPackageEnd_OBUF|   0.000|
DataOut<1>  |    9.725(R)|SignalPackageEnd_OBUF|   0.000|
DataOut<2>  |    9.732(R)|SignalPackageEnd_OBUF|   0.000|
DataOut<3>  |    9.732(R)|SignalPackageEnd_OBUF|   0.000|
DataOut<4>  |    9.738(R)|SignalPackageEnd_OBUF|   0.000|
DataOut<5>  |    9.738(R)|SignalPackageEnd_OBUF|   0.000|
DataOut<6>  |    9.741(R)|SignalPackageEnd_OBUF|   0.000|
DataOut<7>  |    9.741(R)|SignalPackageEnd_OBUF|   0.000|
------------+------------+---------------------+--------+

Clock to Setup on destination clock MClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MClk           |    3.693|         |    1.718|         |
SS             |    1.345|    1.345|    0.415|    0.415|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SS
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MClk           |    3.599|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+----------------+---------+
Source Pad     |Destination Pad |  Delay  |
---------------+----------------+---------+
SS             |SignalPackageEnd|    5.195|
---------------+----------------+---------+


Analysis completed Mon Apr 07 10:18:48 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 154 MB



