
---------- Begin Simulation Statistics ----------
final_tick                               1321365856020                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 121774                       # Simulator instruction rate (inst/s)
host_mem_usage                                4578224                       # Number of bytes of host memory used
host_op_rate                                   246506                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   429.77                       # Real time elapsed on the host
host_tick_rate                               65183836                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    52334963                       # Number of instructions simulated
sim_ops                                     105941111                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028014                       # Number of seconds simulated
sim_ticks                                 28014148404                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                          2                       # Number of instructions committed
system.cpu0.committedOps                            4                       # Number of ops (including micro ops) committed
system.cpu0.dcache.prefetcher.num_hwpf_issued          102                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit          221                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified          442                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage           54                       # number of prefetches that crossed the page
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               4                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         4                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    4                       # Number of integer alu accesses
system.cpu0.num_int_insts                           4                       # number of integer instructions
system.cpu0.num_int_register_reads                  6                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        4    100.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                         4                       # Class of executed instruction
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests         9128                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_requests        19255                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.toL3Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL3Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL3Bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL3Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL3Bus.snoop_filter.tot_requests         1553                       # Total number of requests made to the snoop filter.
system.cpu0.toL3Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.workload.numSyscalls                    6                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                          1                       # Number of instructions committed
system.cpu1.committedOps                            5                       # Number of ops (including micro ops) committed
system.cpu1.dcache.prefetcher.num_hwpf_issued          167                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified          167                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage            1                       # number of prefetches that crossed the page
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               6                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         6                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          1                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu1.num_int_insts                           5                       # number of integer instructions
system.cpu1.num_int_register_reads                  9                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            1                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        4     80.00%     80.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1     20.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                         5                       # Class of executed instruction
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests           48                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests        56335                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops          504                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_requests       113469                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.tot_snoops          504                       # Total number of snoops made to the snoop filter.
system.cpu1.toL3Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL3Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL3Bus.snoop_filter.hit_single_requests        25907                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL3Bus.snoop_filter.hit_single_snoops          241                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL3Bus.snoop_filter.tot_requests        56232                       # Total number of requests made to the snoop filter.
system.cpu1.toL3Bus.snoop_filter.tot_snoops          241                       # Total number of snoops made to the snoop filter.
system.cpu1.workload.numSyscalls                16966                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          613                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         32470                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                   243471                       # Number of branches fetched
system.switch_cpus0.committedInsts            1000001                       # Number of instructions committed
system.switch_cpus0.committedOps              1964282                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses             258686                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                   28                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses             164196                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                    2                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.000000                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses            1341162                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                   36                       # TLB misses on write requests
system.switch_cpus0.not_idle_fraction        1.000000                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                 5451205                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      5451204.513142                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads      1108773                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes       600380                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts       166239                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses         26744                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                26744                       # number of float instructions
system.switch_cpus0.num_fp_register_reads        26836                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes        10468                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls              52674                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles          0.486858                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses      1946738                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts             1946738                       # number of integer instructions
system.switch_cpus0.num_int_register_reads      3840519                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      1561119                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts             258128                       # Number of load instructions
system.switch_cpus0.num_mem_refs               422138                       # number of memory refs
system.switch_cpus0.num_store_insts            164010                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass        10944      0.56%      0.56% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          1515533     77.15%     77.71% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            1220      0.06%     77.77% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv             7847      0.40%     78.17% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           1320      0.07%     78.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     78.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     78.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     78.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     78.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     78.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     78.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     78.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     78.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     78.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu            2112      0.11%     78.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     78.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt             528      0.03%     78.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc           2376      0.12%     78.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     78.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     78.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     78.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     78.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     78.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     78.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd          264      0.01%     78.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     78.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     78.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     78.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     78.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     78.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     78.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     78.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     78.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     78.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     78.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     78.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     78.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     78.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     78.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     78.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     78.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     78.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     78.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     78.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     78.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     78.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     78.51% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          253996     12.93%     91.44% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         148262      7.55%     98.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead         4132      0.21%     99.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite        15748      0.80%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1964282                       # Class of executed instruction
system.switch_cpus1.Branches                   209209                       # Number of branches fetched
system.switch_cpus1.committedInsts             930640                       # Number of instructions committed
system.switch_cpus1.committedOps              1883398                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses             271748                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                   40                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses             198492                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.000000                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses            1179934                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                   27                       # TLB misses on write requests
system.switch_cpus1.not_idle_fraction        1.000000                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                 5451205                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      5451204.513142                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads       779534                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes       418108                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts        95331                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses         15329                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                15329                       # number of float instructions
system.switch_cpus1.num_fp_register_reads        25733                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes        13483                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls              98671                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles          0.486858                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses      1864048                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts             1864048                       # number of integer instructions
system.switch_cpus1.num_int_register_reads      3951602                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes      1462172                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts             271746                       # Number of load instructions
system.switch_cpus1.num_mem_refs               470236                       # number of memory refs
system.switch_cpus1.num_store_insts            198490                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         6262      0.33%      0.33% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu          1392853     73.95%     74.29% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             871      0.05%     74.33% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv             2142      0.11%     74.45% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd            611      0.03%     74.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     74.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     74.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     74.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     74.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     74.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     74.48% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     74.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     74.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     74.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu            2452      0.13%     74.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     74.61% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt            2458      0.13%     74.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc           5513      0.29%     75.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     75.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     75.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     75.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     75.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     75.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     75.03% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          269894     14.33%     89.36% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         197880     10.51%     99.87% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead         1852      0.10%     99.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          610      0.03%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           1883398                       # Class of executed instruction
system.switch_cpus_10.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_10.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_10.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_10.branchPred.BTBLookups       148152                       # Number of BTB lookups
system.switch_cpus_10.branchPred.RASInCorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus_10.branchPred.condIncorrect        16753                       # Number of conditional branches incorrect
system.switch_cpus_10.branchPred.condPredicted       140672                       # Number of conditional branches predicted
system.switch_cpus_10.branchPred.indirectHits        47143                       # Number of indirect target hits.
system.switch_cpus_10.branchPred.indirectLookups       148152                       # Number of indirect predictor lookups.
system.switch_cpus_10.branchPred.indirectMisses       101009                       # Number of indirect misses.
system.switch_cpus_10.branchPred.lookups       177387                       # Number of BP lookups
system.switch_cpus_10.branchPred.usedRAS        14832                       # Number of times the RAS was used to get a target.
system.switch_cpus_10.branchPredindirectMispredicted        15022                       # Number of mispredicted indirect branches.
system.switch_cpus_10.cc_regfile_reads         510154                       # number of cc regfile reads
system.switch_cpus_10.cc_regfile_writes        286069                       # number of cc regfile writes
system.switch_cpus_10.commit.amos                   0                       # Number of atomic instructions committed
system.switch_cpus_10.commit.branchMispredicts        16753                       # The number of times a branch was mispredicted
system.switch_cpus_10.commit.branches           98556                       # Number of branches committed
system.switch_cpus_10.commit.bw_lim_events        36257                       # number cycles where commit BW limit reached
system.switch_cpus_10.commit.commitNonSpecStalls          442                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_10.commit.commitSquashedInsts       365480                       # The number of squashed insts skipped by commit
system.switch_cpus_10.commit.committedInsts       404319                       # Number of instructions committed
system.switch_cpus_10.commit.committedOps       796360                       # Number of ops (including micro ops) committed
system.switch_cpus_10.commit.committed_per_cycle::samples       502708                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::mean     1.584140                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::stdev     2.426097                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::0       277766     55.25%     55.25% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::1        62481     12.43%     67.68% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::2        36185      7.20%     74.88% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::3        41002      8.16%     83.04% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::4        22255      4.43%     87.46% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::5         9569      1.90%     89.37% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::6         8769      1.74%     91.11% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::7         8424      1.68%     92.79% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::8        36257      7.21%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::total       502708                       # Number of insts commited each cycle
system.switch_cpus_10.commit.fp_insts           11353                       # Number of committed floating point instructions.
system.switch_cpus_10.commit.function_calls        10559                       # Number of function calls committed.
system.switch_cpus_10.commit.int_insts         788758                       # Number of committed integer instructions.
system.switch_cpus_10.commit.loads             104839                       # Number of loads committed
system.switch_cpus_10.commit.membars                0                       # Number of memory barriers committed
system.switch_cpus_10.commit.op_class_0::No_OpClass         4624      0.58%      0.58% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntAlu       613217     77.00%     77.58% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntMult          498      0.06%     77.65% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntDiv         3777      0.47%     78.12% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatAdd          549      0.07%     78.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCmp            0      0.00%     78.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCvt           48      0.01%     78.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMult            0      0.00%     78.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMultAcc            0      0.00%     78.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatDiv            0      0.00%     78.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMisc            0      0.00%     78.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatSqrt            0      0.00%     78.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAdd           68      0.01%     78.20% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAddAcc            0      0.00%     78.20% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAlu          919      0.12%     78.32% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCmp            0      0.00%     78.32% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCvt          344      0.04%     78.36% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMisc         1062      0.13%     78.50% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMult            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMultAcc            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShift           24      0.00%     78.50% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShiftAcc            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdDiv            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSqrt            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAdd          102      0.01%     78.51% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAlu            0      0.00%     78.51% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCmp            0      0.00%     78.51% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCvt            0      0.00%     78.51% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatDiv            0      0.00%     78.51% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMisc            0      0.00%     78.51% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMult            0      0.00%     78.51% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.51% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.51% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdReduceAdd            0      0.00%     78.51% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdReduceAlu            0      0.00%     78.51% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdReduceCmp            0      0.00%     78.51% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.51% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.51% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAes            0      0.00%     78.51% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAesMix            0      0.00%     78.51% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash            0      0.00%     78.51% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.51% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash            0      0.00%     78.51% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.51% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma2            0      0.00%     78.51% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma3            0      0.00%     78.51% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdPredAlu            0      0.00%     78.51% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemRead       102953     12.93%     91.44% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemWrite        60055      7.54%     98.98% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemRead         1886      0.24%     99.22% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemWrite         6234      0.78%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::total       796360                       # Class of committed instruction
system.switch_cpus_10.commit.refs              171128                       # Number of memory references committed
system.switch_cpus_10.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_10.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_10.committedInsts           404319                       # Number of Instructions Simulated
system.switch_cpus_10.committedOps             796360                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_10.cpi                    1.523453                       # CPI: Cycles Per Instruction
system.switch_cpus_10.cpi_total              1.523453                       # CPI: Total CPI of All Threads
system.switch_cpus_10.decode.BlockedCycles        87691                       # Number of cycles decode is blocked
system.switch_cpus_10.decode.DecodedInsts      1343996                       # Number of instructions handled by decode
system.switch_cpus_10.decode.IdleCycles        252319                       # Number of cycles decode is idle
system.switch_cpus_10.decode.RunCycles         200852                       # Number of cycles decode is running
system.switch_cpus_10.decode.SquashCycles        16792                       # Number of cycles decode is squashing
system.switch_cpus_10.decode.UnblockCycles         1886                       # Number of cycles decode is unblocking
system.switch_cpus_10.dtb.rdAccesses           132445                       # TLB accesses on read requests
system.switch_cpus_10.dtb.rdMisses                341                       # TLB misses on read requests
system.switch_cpus_10.dtb.wrAccesses            80351                       # TLB accesses on write requests
system.switch_cpus_10.dtb.wrMisses                  8                       # TLB misses on write requests
system.switch_cpus_10.fetch.Branches           177387                       # Number of branches that fetch encountered
system.switch_cpus_10.fetch.CacheLines         102328                       # Number of cache lines fetched
system.switch_cpus_10.fetch.Cycles             265861                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_10.fetch.IcacheSquashes         7598                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_10.fetch.IcacheWaitRetryStallCycles          748                       # Number of stall cycles due to full MSHR
system.switch_cpus_10.fetch.Insts              707230                       # Number of instructions fetch has processed
system.switch_cpus_10.fetch.MiscStallCycles          548                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_10.fetch.PendingQuiesceStallCycles           32                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus_10.fetch.SquashCycles        33584                       # Number of cycles fetch has spent squashing
system.switch_cpus_10.fetch.branchRate       0.287984                       # Number of branch fetches per cycle
system.switch_cpus_10.fetch.icacheStallCycles       275561                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_10.fetch.predictedBranches        61975                       # Number of branches that fetch has predicted taken
system.switch_cpus_10.fetch.rate             1.148173                       # Number of inst fetches per cycle
system.switch_cpus_10.fetch.rateDist::samples       559542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::mean     2.534646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::stdev     3.466641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::0        340705     60.89%     60.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::1         10096      1.80%     62.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::2         12932      2.31%     65.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::3         12649      2.26%     67.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::4         11648      2.08%     69.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::5         10826      1.93%     71.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::6         15316      2.74%     74.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::7         11244      2.01%     76.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::8        134126     23.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::total       559542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fp_regfile_reads          13147                       # number of floating regfile reads
system.switch_cpus_10.fp_regfile_writes          6596                       # number of floating regfile writes
system.switch_cpus_10.idleCycles                56419                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_10.iew.branchMispredicts        21744                       # Number of branch mispredicts detected at execute
system.switch_cpus_10.iew.exec_branches        116930                       # Number of branches executed
system.switch_cpus_10.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_10.iew.exec_rate          1.653062                       # Inst execution rate
system.switch_cpus_10.iew.exec_refs            212409                       # number of memory reference insts executed
system.switch_cpus_10.iew.exec_stores           80266                       # Number of stores executed
system.switch_cpus_10.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_10.iew.iewBlockCycles        44699                       # Number of cycles IEW is blocking
system.switch_cpus_10.iew.iewDispLoadInsts       147504                       # Number of dispatched load instructions
system.switch_cpus_10.iew.iewDispNonSpecInsts          536                       # Number of dispatched non-speculative instructions
system.switch_cpus_10.iew.iewDispSquashedInsts         8639                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_10.iew.iewDispStoreInsts        96778                       # Number of dispatched store instructions
system.switch_cpus_10.iew.iewDispatchedInsts      1161830                       # Number of instructions dispatched to IQ
system.switch_cpus_10.iew.iewExecLoadInsts       132143                       # Number of load instructions executed
system.switch_cpus_10.iew.iewExecSquashedInsts        37390                       # Number of squashed instructions skipped in execute
system.switch_cpus_10.iew.iewExecutedInsts      1018222                       # Number of executed instructions
system.switch_cpus_10.iew.iewIQFullEvents           50                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_10.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_10.iew.iewLSQFullEvents         2759                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_10.iew.iewSquashCycles        16792                       # Number of cycles IEW is squashing
system.switch_cpus_10.iew.iewUnblockCycles         2833                       # Number of cycles IEW is unblocking
system.switch_cpus_10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_10.iew.lsq.thread0.cacheBlocked           28                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_10.iew.lsq.thread0.forwLoads        14514                       # Number of loads that had data forwarded from stores
system.switch_cpus_10.iew.lsq.thread0.ignoredResponses          225                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.switch_cpus_10.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus_10.iew.lsq.thread0.squashedLoads        42665                       # Number of loads squashed
system.switch_cpus_10.iew.lsq.thread0.squashedStores        30489                       # Number of stores squashed
system.switch_cpus_10.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.switch_cpus_10.iew.predictedNotTakenIncorrect        20573                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_10.iew.predictedTakenIncorrect         1171                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_10.iew.wb_consumers        1074867                       # num instructions consuming a value
system.switch_cpus_10.iew.wb_count            1001676                       # cumulative count of insts written-back
system.switch_cpus_10.iew.wb_fanout          0.644204                       # average fanout of values written-back
system.switch_cpus_10.iew.wb_producers         692434                       # num instructions producing a value
system.switch_cpus_10.iew.wb_rate            1.626200                       # insts written-back per cycle
system.switch_cpus_10.iew.wb_sent             1006330                       # cumulative count of insts sent to commit
system.switch_cpus_10.int_regfile_reads       1463850                       # number of integer regfile reads
system.switch_cpus_10.int_regfile_writes       804531                       # number of integer regfile writes
system.switch_cpus_10.ipc                    0.656404                       # IPC: Instructions Per Cycle
system.switch_cpus_10.ipc_total              0.656404                       # IPC: Total IPC of All Threads
system.switch_cpus_10.iq.FU_type_0::No_OpClass        10729      1.02%      1.02% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntAlu       813080     77.02%     78.04% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntMult          545      0.05%     78.09% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntDiv         4280      0.41%     78.50% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatAdd         1698      0.16%     78.66% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCvt          228      0.02%     78.68% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMult            0      0.00%     78.68% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMultAcc            0      0.00%     78.68% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatDiv            0      0.00%     78.68% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMisc            0      0.00%     78.68% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatSqrt            0      0.00%     78.68% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAdd           89      0.01%     78.69% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAddAcc            0      0.00%     78.69% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAlu         1093      0.10%     78.79% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCmp            0      0.00%     78.79% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCvt          417      0.04%     78.83% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMisc         1090      0.10%     78.94% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMult            0      0.00%     78.94% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMultAcc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShift           93      0.01%     78.94% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSqrt            0      0.00%     78.94% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAdd          102      0.01%     78.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMult            0      0.00%     78.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAes            0      0.00%     78.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAesMix            0      0.00%     78.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdPredAlu            0      0.00%     78.95% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemRead       133744     12.67%     91.62% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemWrite        77468      7.34%     98.96% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemRead         4082      0.39%     99.35% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemWrite         6874      0.65%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::total      1055612                       # Type of FU issued
system.switch_cpus_10.iq.fp_alu_accesses        17045                       # Number of floating point alu accesses
system.switch_cpus_10.iq.fp_inst_queue_reads        32955                       # Number of floating instruction queue reads
system.switch_cpus_10.iq.fp_inst_queue_wakeup_accesses        13515                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_10.iq.fp_inst_queue_writes        24769                       # Number of floating instruction queue writes
system.switch_cpus_10.iq.fu_busy_cnt            15734                       # FU busy when requested
system.switch_cpus_10.iq.fu_busy_rate        0.014905                       # FU busy rate (busy events/executed inst)
system.switch_cpus_10.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntAlu        13479     85.67%     85.67% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntMult            0      0.00%     85.67% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntDiv            0      0.00%     85.67% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatAdd            0      0.00%     85.67% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCmp            0      0.00%     85.67% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCvt            0      0.00%     85.67% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMult            0      0.00%     85.67% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMultAcc            0      0.00%     85.67% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatDiv            0      0.00%     85.67% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMisc            0      0.00%     85.67% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatSqrt            0      0.00%     85.67% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAdd            0      0.00%     85.67% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAddAcc            0      0.00%     85.67% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAlu          107      0.68%     86.35% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCmp            0      0.00%     86.35% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCvt            2      0.01%     86.36% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMisc            0      0.00%     86.36% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMult            0      0.00%     86.36% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMultAcc            0      0.00%     86.36% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShift            2      0.01%     86.37% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShiftAcc            0      0.00%     86.37% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdDiv            0      0.00%     86.37% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSqrt            0      0.00%     86.37% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAdd            0      0.00%     86.37% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAlu            0      0.00%     86.37% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCmp            0      0.00%     86.37% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCvt            0      0.00%     86.37% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatDiv            0      0.00%     86.37% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMisc            0      0.00%     86.37% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMult            0      0.00%     86.37% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.37% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatSqrt            0      0.00%     86.37% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdReduceAdd            0      0.00%     86.37% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdReduceAlu            0      0.00%     86.37% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdReduceCmp            0      0.00%     86.37% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.37% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.37% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAes            0      0.00%     86.37% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAesMix            0      0.00%     86.37% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash            0      0.00%     86.37% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash2            0      0.00%     86.37% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash            0      0.00%     86.37% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash2            0      0.00%     86.37% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma2            0      0.00%     86.37% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma3            0      0.00%     86.37% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdPredAlu            0      0.00%     86.37% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemRead          636      4.04%     90.42% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemWrite          470      2.99%     93.40% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemRead          285      1.81%     95.21% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemWrite          753      4.79%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.int_alu_accesses      1043572                       # Number of integer alu accesses
system.switch_cpus_10.iq.int_inst_queue_reads      2656497                       # Number of integer instruction queue reads
system.switch_cpus_10.iq.int_inst_queue_wakeup_accesses       988161                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_10.iq.int_inst_queue_writes      1502573                       # Number of integer instruction queue writes
system.switch_cpus_10.iq.iqInstsAdded         1161142                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_10.iq.iqInstsIssued        1055612                       # Number of instructions issued
system.switch_cpus_10.iq.iqNonSpecInstsAdded          688                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_10.iq.iqSquashedInstsExamined       365469                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_10.iq.iqSquashedInstsIssued         2952                       # Number of squashed instructions issued
system.switch_cpus_10.iq.iqSquashedNonSpecRemoved          246                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_10.iq.iqSquashedOperandsExamined       481134                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_10.iq.issued_per_cycle::samples       559542                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::mean     1.886564                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::stdev     2.306832                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::0       263026     47.01%     47.01% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::1        59511     10.64%     57.64% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::2        50463      9.02%     66.66% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::3        43735      7.82%     74.48% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::4        48427      8.65%     83.13% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::5        34746      6.21%     89.34% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::6        31063      5.55%     94.89% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::7        18414      3.29%     98.18% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::8        10157      1.82%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::total       559542                       # Number of insts issued each cycle
system.switch_cpus_10.iq.rate                1.713764                       # Inst issue rate
system.switch_cpus_10.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_10.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_10.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_10.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_10.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_10.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_10.itb.wrAccesses           102328                       # TLB accesses on write requests
system.switch_cpus_10.itb.wrMisses                 87                       # TLB misses on write requests
system.switch_cpus_10.memDep0.conflictingLoads         2754                       # Number of conflicting loads.
system.switch_cpus_10.memDep0.conflictingStores          322                       # Number of conflicting stores.
system.switch_cpus_10.memDep0.insertedLoads       147504                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_10.memDep0.insertedStores        96778                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_10.misc_regfile_reads       454917                       # number of misc regfile reads
system.switch_cpus_10.misc_regfile_writes          436                       # number of misc regfile writes
system.switch_cpus_10.numCycles                615961                       # number of cpu cycles simulated
system.switch_cpus_10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_10.rename.BlockCycles        60413                       # Number of cycles rename is blocking
system.switch_cpus_10.rename.CommittedMaps       881080                       # Number of HB maps that are committed
system.switch_cpus_10.rename.IQFullEvents         1458                       # Number of times rename has blocked due to IQ full
system.switch_cpus_10.rename.IdleCycles        261862                       # Number of cycles rename is idle
system.switch_cpus_10.rename.LQFullEvents         3482                       # Number of times rename has blocked due to LQ full
system.switch_cpus_10.rename.ROBFullEvents          596                       # Number of times rename has blocked due to ROB full
system.switch_cpus_10.rename.RenameLookups      3185677                       # Number of register rename lookups that rename has made
system.switch_cpus_10.rename.RenamedInsts      1278667                       # Number of instructions processed by rename
system.switch_cpus_10.rename.RenamedOperands      1396935                       # Number of destination operands rename has renamed
system.switch_cpus_10.rename.RunCycles         191721                       # Number of cycles rename is running
system.switch_cpus_10.rename.SQFullEvents        10626                       # Number of times rename has blocked due to SQ full
system.switch_cpus_10.rename.SquashCycles        16792                       # Number of cycles rename is squashing
system.switch_cpus_10.rename.UnblockCycles        17171                       # Number of cycles rename is unblocking
system.switch_cpus_10.rename.UndoneMaps        515855                       # Number of HB maps that are undone due to squashing
system.switch_cpus_10.rename.fp_rename_lookups        17324                       # Number of floating rename lookups
system.switch_cpus_10.rename.int_rename_lookups      1906856                       # Number of integer rename lookups
system.switch_cpus_10.rename.serializeStallCycles        11581                       # count of cycles rename stalled for serializing inst
system.switch_cpus_10.rename.serializingInsts          518                       # count of serializing insts renamed
system.switch_cpus_10.rename.skidInsts          17513                       # count of insts added to the skid buffer
system.switch_cpus_10.rename.tempSerializingInsts          518                       # count of temporary serializing insts renamed
system.switch_cpus_10.rob.rob_reads           1628291                       # The number of ROB reads
system.switch_cpus_10.rob.rob_writes          2381097                       # The number of ROB writes
system.switch_cpus_10.timesIdled                  580                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_11.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_11.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_11.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_11.branchPred.BTBLookups     10990314                       # Number of BTB lookups
system.switch_cpus_11.branchPred.RASInCorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus_11.branchPred.condIncorrect      1166011                       # Number of conditional branches incorrect
system.switch_cpus_11.branchPred.condPredicted      9004141                       # Number of conditional branches predicted
system.switch_cpus_11.branchPred.indirectHits      5350696                       # Number of indirect target hits.
system.switch_cpus_11.branchPred.indirectLookups     10990314                       # Number of indirect predictor lookups.
system.switch_cpus_11.branchPred.indirectMisses      5639618                       # Number of indirect misses.
system.switch_cpus_11.branchPred.lookups     16521875                       # Number of BP lookups
system.switch_cpus_11.branchPred.usedRAS      3674411                       # Number of times the RAS was used to get a target.
system.switch_cpus_11.branchPredindirectMispredicted       838130                       # Number of mispredicted indirect branches.
system.switch_cpus_11.cc_regfile_reads       45095034                       # number of cc regfile reads
system.switch_cpus_11.cc_regfile_writes      24960925                       # number of cc regfile writes
system.switch_cpus_11.commit.amos                   0                       # Number of atomic instructions committed
system.switch_cpus_11.commit.branchMispredicts      1181406                       # The number of times a branch was mispredicted
system.switch_cpus_11.commit.branches        11228908                       # Number of branches committed
system.switch_cpus_11.commit.bw_lim_events      4328028                       # number cycles where commit BW limit reached
system.switch_cpus_11.commit.commitNonSpecStalls        16659                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_11.commit.commitSquashedInsts     24678239                       # The number of squashed insts skipped by commit
system.switch_cpus_11.commit.committedInsts     50000000                       # Number of instructions committed
system.switch_cpus_11.commit.committedOps    101297062                       # Number of ops (including micro ops) committed
system.switch_cpus_11.commit.committed_per_cycle::samples     57917638                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::mean     1.748985                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::stdev     2.452388                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::0     27977776     48.31%     48.31% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::1      8003180     13.82%     62.12% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::2      7189011     12.41%     74.54% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::3      5218004      9.01%     83.55% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::4      1424218      2.46%     86.01% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::5      1207492      2.08%     88.09% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::6      1086211      1.88%     89.97% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::7      1483718      2.56%     92.53% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::8      4328028      7.47%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::total     57917638                       # Number of insts commited each cycle
system.switch_cpus_11.commit.fp_insts          835060                       # Number of committed floating point instructions.
system.switch_cpus_11.commit.function_calls      2640330                       # Number of function calls committed.
system.switch_cpus_11.commit.int_insts      100232421                       # Number of committed integer instructions.
system.switch_cpus_11.commit.loads           14568852                       # Number of loads committed
system.switch_cpus_11.commit.membars                0                       # Number of memory barriers committed
system.switch_cpus_11.commit.op_class_0::No_OpClass       350648      0.35%      0.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntAlu     74964544     74.00%     74.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntMult        48692      0.05%     74.40% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntDiv       116613      0.12%     74.51% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatAdd        33360      0.03%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAddAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAlu       133440      0.13%     74.68% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCmp            0      0.00%     74.68% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCvt       133726      0.13%     74.81% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMisc       300526      0.30%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMult            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMultAcc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShift            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShiftAcc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdDiv            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSqrt            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAdd            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAlu            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCmp            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCvt            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatDiv            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMisc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMult            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdReduceAdd            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdReduceAlu            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdReduceCmp            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAes            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAesMix            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma2            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma3            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdPredAlu            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemRead     14468242     14.28%     89.39% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemWrite     10613343     10.48%     99.87% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemRead       100610      0.10%     99.97% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemWrite        33318      0.03%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::total    101297062                       # Class of committed instruction
system.switch_cpus_11.commit.refs            25215513                       # Number of memory references committed
system.switch_cpus_11.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_11.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_11.committedInsts         50000000                       # Number of Instructions Simulated
system.switch_cpus_11.committedOps          101297062                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_11.cpi                    1.234580                       # CPI: Cycles Per Instruction
system.switch_cpus_11.cpi_total              1.234580                       # CPI: Total CPI of All Threads
system.switch_cpus_11.decode.BlockedCycles     12666587                       # Number of cycles decode is blocked
system.switch_cpus_11.decode.DecodedInsts    139302690                       # Number of instructions handled by decode
system.switch_cpus_11.decode.IdleCycles      25680310                       # Number of cycles decode is idle
system.switch_cpus_11.decode.RunCycles       22023693                       # Number of cycles decode is running
system.switch_cpus_11.decode.SquashCycles      1186229                       # Number of cycles decode is squashing
system.switch_cpus_11.decode.UnblockCycles       168763                       # Number of cycles decode is unblocking
system.switch_cpus_11.dtb.rdAccesses         16526579                       # TLB accesses on read requests
system.switch_cpus_11.dtb.rdMisses               6256                       # TLB misses on read requests
system.switch_cpus_11.dtb.wrAccesses         11589931                       # TLB accesses on write requests
system.switch_cpus_11.dtb.wrMisses                  4                       # TLB misses on write requests
system.switch_cpus_11.fetch.Branches         16521875                       # Number of branches that fetch encountered
system.switch_cpus_11.fetch.CacheLines       13194418                       # Number of cache lines fetched
system.switch_cpus_11.fetch.Cycles           33517233                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_11.fetch.IcacheSquashes       397611                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_11.fetch.IcacheWaitRetryStallCycles          273                       # Number of stall cycles due to full MSHR
system.switch_cpus_11.fetch.Insts            70011993                       # Number of instructions fetch has processed
system.switch_cpus_11.fetch.MiscStallCycles        17964                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_11.fetch.PendingTrapStallCycles       131530                       # Number of stall cycles due to pending traps
system.switch_cpus_11.fetch.SquashCycles      2372458                       # Number of cycles fetch has spent squashing
system.switch_cpus_11.fetch.branchRate       0.267652                       # Number of branch fetches per cycle
system.switch_cpus_11.fetch.icacheStallCycles     26872356                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_11.fetch.predictedBranches      9025107                       # Number of branches that fetch has predicted taken
system.switch_cpus_11.fetch.rate             1.134183                       # Number of inst fetches per cycle
system.switch_cpus_11.fetch.rateDist::samples     61725585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::mean     2.343758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::stdev     3.329702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::0      38408414     62.22%     62.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::1       1733601      2.81%     65.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::2        778419      1.26%     66.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::3       1715127      2.78%     69.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::4       1228481      1.99%     71.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::5       1701572      2.76%     73.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::6       1856922      3.01%     76.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::7       2753675      4.46%     81.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::8      11549374     18.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::total     61725585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fp_regfile_reads        1417170                       # number of floating regfile reads
system.switch_cpus_11.fp_regfile_writes        747677                       # number of floating regfile writes
system.switch_cpus_11.idleCycles                 3416                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_11.iew.branchMispredicts      1561163                       # Number of branch mispredicts detected at execute
system.switch_cpus_11.iew.exec_branches      12539359                       # Number of branches executed
system.switch_cpus_11.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_11.iew.exec_rate          1.869757                       # Inst execution rate
system.switch_cpus_11.iew.exec_refs          28113883                       # number of memory reference insts executed
system.switch_cpus_11.iew.exec_stores        11589847                       # Number of stores executed
system.switch_cpus_11.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_11.iew.iewBlockCycles      8152785                       # Number of cycles IEW is blocking
system.switch_cpus_11.iew.iewDispLoadInsts     18242269                       # Number of dispatched load instructions
system.switch_cpus_11.iew.iewDispNonSpecInsts        45970                       # Number of dispatched non-speculative instructions
system.switch_cpus_11.iew.iewDispSquashedInsts       761657                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_11.iew.iewDispStoreInsts     12472062                       # Number of dispatched store instructions
system.switch_cpus_11.iew.iewDispatchedInsts    125975178                       # Number of instructions dispatched to IQ
system.switch_cpus_11.iew.iewExecLoadInsts     16524036                       # Number of load instructions executed
system.switch_cpus_11.iew.iewExecSquashedInsts      1938748                       # Number of squashed instructions skipped in execute
system.switch_cpus_11.iew.iewExecutedInsts    115418209                       # Number of executed instructions
system.switch_cpus_11.iew.iewIQFullEvents        22889                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_11.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_11.iew.iewLSQFullEvents        11642                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_11.iew.iewSquashCycles      1186229                       # Number of cycles IEW is squashing
system.switch_cpus_11.iew.iewUnblockCycles        41805                       # Number of cycles IEW is unblocking
system.switch_cpus_11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_11.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_11.iew.lsq.thread0.forwLoads      5769495                       # Number of loads that had data forwarded from stores
system.switch_cpus_11.iew.lsq.thread0.ignoredResponses        13353                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.memOrderViolation         6497                       # Number of memory ordering violations
system.switch_cpus_11.iew.lsq.thread0.rescheduledLoads        15174                       # Number of loads that were rescheduled
system.switch_cpus_11.iew.lsq.thread0.squashedLoads      3673410                       # Number of loads squashed
system.switch_cpus_11.iew.lsq.thread0.squashedStores      1825398                       # Number of stores squashed
system.switch_cpus_11.iew.memOrderViolationEvents         6497                       # Number of memory order violations
system.switch_cpus_11.iew.predictedNotTakenIncorrect      1347396                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_11.iew.predictedTakenIncorrect       213767                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_11.iew.wb_consumers      135242331                       # num instructions consuming a value
system.switch_cpus_11.iew.wb_count          114338162                       # cumulative count of insts written-back
system.switch_cpus_11.iew.wb_fanout          0.576419                       # average fanout of values written-back
system.switch_cpus_11.iew.wb_producers       77956188                       # num instructions producing a value
system.switch_cpus_11.iew.wb_rate            1.852260                       # insts written-back per cycle
system.switch_cpus_11.iew.wb_sent           114693451                       # cumulative count of insts sent to commit
system.switch_cpus_11.int_regfile_reads     185223113                       # number of integer regfile reads
system.switch_cpus_11.int_regfile_writes     89395387                       # number of integer regfile writes
system.switch_cpus_11.ipc                    0.809992                       # IPC: Instructions Per Cycle
system.switch_cpus_11.ipc_total              0.809992                       # IPC: Total IPC of All Threads
system.switch_cpus_11.iq.FU_type_0::No_OpClass       650566      0.55%      0.55% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntAlu     87335078     74.42%     74.97% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntMult        48692      0.04%     75.01% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntDiv       118153      0.10%     75.11% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatAdd        33380      0.03%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCmp            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCvt            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMult            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMultAcc            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatDiv            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMisc            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatSqrt            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAdd            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAddAcc            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAlu       133472      0.11%     75.26% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCmp            0      0.00%     75.26% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCvt       136050      0.12%     75.37% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMisc       301875      0.26%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMult            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMultAcc            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShift            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdDiv            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSqrt            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMult            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAes            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAesMix            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdPredAlu            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemRead     16607392     14.15%     89.78% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemWrite     11717697      9.98%     99.77% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemRead       231153      0.20%     99.96% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemWrite        43451      0.04%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::total    117356959                       # Type of FU issued
system.switch_cpus_11.iq.fp_alu_accesses       983637                       # Number of floating point alu accesses
system.switch_cpus_11.iq.fp_inst_queue_reads      1966053                       # Number of floating instruction queue reads
system.switch_cpus_11.iq.fp_inst_queue_wakeup_accesses       850789                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_11.iq.fp_inst_queue_writes      1275784                       # Number of floating instruction queue writes
system.switch_cpus_11.iq.fu_busy_cnt           519221                       # FU busy when requested
system.switch_cpus_11.iq.fu_busy_rate        0.004424                       # FU busy rate (busy events/executed inst)
system.switch_cpus_11.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntAlu       427291     82.29%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntMult            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntDiv            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatAdd            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCmp            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCvt            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMult            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMultAcc            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatDiv            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMisc            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatSqrt            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAdd            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAddAcc            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAlu            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCmp            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCvt            1      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMisc            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMult            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMultAcc            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShift            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShiftAcc            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdDiv            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSqrt            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAdd            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAlu            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCmp            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCvt            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatDiv            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMisc            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMult            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMultAcc            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatSqrt            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdReduceAdd            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdReduceAlu            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdReduceCmp            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAes            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAesMix            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash2            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash2            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma2            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma3            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdPredAlu            0      0.00%     82.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemRead        51282      9.88%     92.17% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemWrite        36493      7.03%     99.20% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemRead          476      0.09%     99.29% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemWrite         3678      0.71%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.int_alu_accesses    116241977                       # Number of integer alu accesses
system.switch_cpus_11.iq.int_inst_queue_reads    295062184                       # Number of integer instruction queue reads
system.switch_cpus_11.iq.int_inst_queue_wakeup_accesses    113487373                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_11.iq.int_inst_queue_writes    149382898                       # Number of integer instruction queue writes
system.switch_cpus_11.iq.iqInstsAdded       125890317                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_11.iq.iqInstsIssued      117356959                       # Number of instructions issued
system.switch_cpus_11.iq.iqNonSpecInstsAdded        84861                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_11.iq.iqSquashedInstsExamined     24678089                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_11.iq.iqSquashedInstsIssued        69515                       # Number of squashed instructions issued
system.switch_cpus_11.iq.iqSquashedNonSpecRemoved        68202                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_11.iq.iqSquashedOperandsExamined     34067848                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_11.iq.issued_per_cycle::samples     61725585                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::mean     1.901269                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::stdev     2.005019                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::0     23424623     37.95%     37.95% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::1      7685743     12.45%     50.40% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::2      9814676     15.90%     66.30% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::3      6716210     10.88%     77.18% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::4      6317188     10.23%     87.42% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::5      3940202      6.38%     93.80% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::6      2378312      3.85%     97.65% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::7       935448      1.52%     99.17% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::8       513183      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::total     61725585                       # Number of insts issued each cycle
system.switch_cpus_11.iq.rate                1.901164                       # Inst issue rate
system.switch_cpus_11.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_11.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_11.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_11.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_11.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_11.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_11.itb.wrAccesses         13227709                       # TLB accesses on write requests
system.switch_cpus_11.itb.wrMisses              33317                       # TLB misses on write requests
system.switch_cpus_11.memDep0.conflictingLoads      3112219                       # Number of conflicting loads.
system.switch_cpus_11.memDep0.conflictingStores       702333                       # Number of conflicting stores.
system.switch_cpus_11.memDep0.insertedLoads     18242269                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_11.memDep0.insertedStores     12472062                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_11.misc_regfile_reads     51285907                       # number of misc regfile reads
system.switch_cpus_11.misc_regfile_writes            1                       # number of misc regfile writes
system.switch_cpus_11.numCycles              61729001                       # number of cpu cycles simulated
system.switch_cpus_11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_11.rename.BlockCycles     11605910                       # Number of cycles rename is blocking
system.switch_cpus_11.rename.CommittedMaps    101989062                       # Number of HB maps that are committed
system.switch_cpus_11.rename.IQFullEvents       238231                       # Number of times rename has blocked due to IQ full
system.switch_cpus_11.rename.IdleCycles      26385001                       # Number of cycles rename is idle
system.switch_cpus_11.rename.LQFullEvents       356057                       # Number of times rename has blocked due to LQ full
system.switch_cpus_11.rename.ROBFullEvents       154148                       # Number of times rename has blocked due to ROB full
system.switch_cpus_11.rename.RenameLookups    337182698                       # Number of register rename lookups that rename has made
system.switch_cpus_11.rename.RenamedInsts    134632116                       # Number of instructions processed by rename
system.switch_cpus_11.rename.RenamedOperands    135439589                       # Number of destination operands rename has renamed
system.switch_cpus_11.rename.RunCycles       21430798                       # Number of cycles rename is running
system.switch_cpus_11.rename.SQFullEvents        32697                       # Number of times rename has blocked due to SQ full
system.switch_cpus_11.rename.SquashCycles      1186229                       # Number of cycles rename is squashing
system.switch_cpus_11.rename.UnblockCycles       697193                       # Number of cycles rename is unblocking
system.switch_cpus_11.rename.UndoneMaps      33450496                       # Number of HB maps that are undone due to squashing
system.switch_cpus_11.rename.fp_rename_lookups      1668087                       # Number of floating rename lookups
system.switch_cpus_11.rename.int_rename_lookups    219306147                       # Number of integer rename lookups
system.switch_cpus_11.rename.serializeStallCycles       420451                       # count of cycles rename stalled for serializing inst
system.switch_cpus_11.rename.serializingInsts        26519                       # count of serializing insts renamed
system.switch_cpus_11.rename.skidInsts        1122667                       # count of insts added to the skid buffer
system.switch_cpus_11.rename.tempSerializingInsts        26519                       # count of temporary serializing insts renamed
system.switch_cpus_11.rob.rob_reads         179564911                       # The number of ROB reads
system.switch_cpus_11.rob.rob_writes        255800206                       # The number of ROB writes
system.switch_cpus_11.timesIdled                   25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              31758                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict              611                       # Transaction distribution
system.membus.trans_dist::ReadExReq                99                       # Transaction distribution
system.membus.trans_dist::ReadExResp               99                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         31758                       # Transaction distribution
system.membus.pkt_count_system.cpu0.l3cache.mem_side::system.mem_ctrls.port         3106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.l3cache.mem_side::total         3106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.l3cache.mem_side::system.mem_ctrls.port        61221                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.l3cache.mem_side::total        61221                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  64327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.l3cache.mem_side::system.mem_ctrls.port        99392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.l3cache.mem_side::total        99392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.l3cache.mem_side::system.mem_ctrls.port      1939584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.l3cache.mem_side::total      1939584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2038976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             31857                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   31857    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               31857                       # Request fanout histogram
system.membus.reqLayer4.occupancy            13567030                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3559117                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           69501688                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.switch_cpus0.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus0.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF  28014148404                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           417                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::ON           2502                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF   28014145902                       # Cumulative time (in ticks) in various power states
system.cpu0.l3cache.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu0.l3cache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.cpu0.dcache.prefetcher           71                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus0.inst          321                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus0.data          157                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus_10.inst          595                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus_10.data          408                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::total         1553                       # number of demand (read+write) misses
system.cpu0.l3cache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.l3cache.overall_misses::.cpu0.dcache.prefetcher           71                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus0.inst          321                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus0.data          157                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus_10.inst          595                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus_10.data          408                       # number of overall misses
system.cpu0.l3cache.overall_misses::total         1553                       # number of overall misses
system.cpu0.l3cache.demand_miss_latency::.cpu0.dcache.prefetcher      9343776                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::.switch_cpus0.inst     23618463                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::.switch_cpus0.data     12021276                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::.switch_cpus_10.inst     57081879                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::.switch_cpus_10.data     42266286                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::total    144331680                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.overall_miss_latency::.cpu0.dcache.prefetcher      9343776                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus0.inst     23618463                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus0.data     12021276                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus_10.inst     57081879                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus_10.data     42266286                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::total    144331680                       # number of overall miss cycles
system.cpu0.l3cache.demand_accesses::.cpu0.inst            1                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.cpu0.dcache.prefetcher           71                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus0.inst          321                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus0.data          157                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus_10.inst          595                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus_10.data          408                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::total         1553                       # number of demand (read+write) accesses
system.cpu0.l3cache.overall_accesses::.cpu0.inst            1                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.cpu0.dcache.prefetcher           71                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus0.inst          321                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus0.data          157                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus_10.inst          595                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus_10.data          408                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::total         1553                       # number of overall (read+write) accesses
system.cpu0.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.cpu0.dcache.prefetcher            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus_10.inst            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus_10.data            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.cpu0.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.cpu0.dcache.prefetcher            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus_10.inst            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus_10.data            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.cpu0.l3cache.demand_avg_miss_latency::.cpu0.dcache.prefetcher 131602.478873                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 73577.766355                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus0.data 76568.636943                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus_10.inst 95935.931092                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus_10.data 103593.838235                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::total 92937.334192                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.cpu0.dcache.prefetcher 131602.478873                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 73577.766355                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus0.data 76568.636943                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus_10.inst 95935.931092                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus_10.data 103593.838235                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::total 92937.334192                       # average overall miss latency
system.cpu0.l3cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l3cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l3cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l3cache.demand_mshr_misses::.cpu0.dcache.prefetcher           71                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus0.inst          321                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus0.data          157                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus_10.inst          595                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus_10.data          408                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::total         1552                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.cpu0.dcache.prefetcher           71                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus0.inst          321                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus0.data          157                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus_10.inst          595                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus_10.data          408                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::total         1552                       # number of overall MSHR misses
system.cpu0.l3cache.demand_mshr_miss_latency::.cpu0.dcache.prefetcher      9314169                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     23484606                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus0.data     11955807                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus_10.inst     56833764                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus_10.data     42096150                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::total    143684496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.cpu0.dcache.prefetcher      9314169                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     23484606                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus0.data     11955807                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus_10.inst     56833764                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus_10.data     42096150                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::total    143684496                       # number of overall MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_rate::.cpu0.dcache.prefetcher            1                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::total     0.999356                       # mshr miss rate for demand accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.cpu0.dcache.prefetcher            1                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::total     0.999356                       # mshr miss rate for overall accesses
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 131185.478873                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 73160.766355                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 76151.636943                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 95518.931092                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 103176.838235                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::total 92580.216495                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 131185.478873                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 73160.766355                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 76151.636943                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 95518.931092                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 103176.838235                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::total 92580.216495                       # average overall mshr miss latency
system.cpu0.l3cache.replacements                    0                       # number of replacements
system.cpu0.l3cache.ReadExReq_misses::.switch_cpus0.data           31                       # number of ReadExReq misses
system.cpu0.l3cache.ReadExReq_misses::.switch_cpus_10.data           45                       # number of ReadExReq misses
system.cpu0.l3cache.ReadExReq_misses::total           76                       # number of ReadExReq misses
system.cpu0.l3cache.ReadExReq_miss_latency::.switch_cpus0.data      2387325                       # number of ReadExReq miss cycles
system.cpu0.l3cache.ReadExReq_miss_latency::.switch_cpus_10.data      3605799                       # number of ReadExReq miss cycles
system.cpu0.l3cache.ReadExReq_miss_latency::total      5993124                       # number of ReadExReq miss cycles
system.cpu0.l3cache.ReadExReq_accesses::.switch_cpus0.data           31                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_accesses::.switch_cpus_10.data           45                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_accesses::total           76                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_miss_rate::.switch_cpus_10.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 77010.483871                       # average ReadExReq miss latency
system.cpu0.l3cache.ReadExReq_avg_miss_latency::.switch_cpus_10.data 80128.866667                       # average ReadExReq miss latency
system.cpu0.l3cache.ReadExReq_avg_miss_latency::total 78856.894737                       # average ReadExReq miss latency
system.cpu0.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data           31                       # number of ReadExReq MSHR misses
system.cpu0.l3cache.ReadExReq_mshr_misses::.switch_cpus_10.data           45                       # number of ReadExReq MSHR misses
system.cpu0.l3cache.ReadExReq_mshr_misses::total           76                       # number of ReadExReq MSHR misses
system.cpu0.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data      2374398                       # number of ReadExReq MSHR miss cycles
system.cpu0.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus_10.data      3587034                       # number of ReadExReq MSHR miss cycles
system.cpu0.l3cache.ReadExReq_mshr_miss_latency::total      5961432                       # number of ReadExReq MSHR miss cycles
system.cpu0.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 76593.483871                       # average ReadExReq mshr miss latency
system.cpu0.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 79711.866667                       # average ReadExReq mshr miss latency
system.cpu0.l3cache.ReadExReq_avg_mshr_miss_latency::total 78439.894737                       # average ReadExReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_misses::.cpu0.inst            1                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.cpu0.dcache.prefetcher           71                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          321                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus0.data          126                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus_10.inst          595                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus_10.data          363                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::total         1477                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_miss_latency::.cpu0.dcache.prefetcher      9343776                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     23618463                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data      9633951                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus_10.inst     57081879                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus_10.data     38660487                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::total    138338556                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_accesses::.cpu0.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.cpu0.dcache.prefetcher           71                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          321                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus0.data          126                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus_10.inst          595                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus_10.data          363                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::total         1477                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.cpu0.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus_10.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus_10.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.cpu0.dcache.prefetcher 131602.478873                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 73577.766355                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 76459.928571                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.inst 95935.931092                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data 106502.719008                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::total 93661.852404                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.cpu0.dcache.prefetcher           71                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          321                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          126                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_10.inst          595                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_10.data          363                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::total         1476                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.cpu0.dcache.prefetcher      9314169                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     23484606                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data      9581409                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.inst     56833764                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data     38509116                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::total    137723064                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.cpu0.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::total     0.999323                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 131185.478873                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 73160.766355                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 76042.928571                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.inst 95518.931092                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data 106085.719008                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 93308.308943                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.tags.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu0.l3cache.tags.tagsinuse          30.927051                       # Cycle average of tags in use
system.cpu0.l3cache.tags.total_refs              1553                       # Total number of references to valid blocks.
system.cpu0.l3cache.tags.sampled_refs            1553                       # Sample count of references to valid blocks.
system.cpu0.l3cache.tags.avg_refs                   1                       # Average number of references to valid blocks.
system.cpu0.l3cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu0.l3cache.tags.occ_blocks::.cpu0.inst     0.021201                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.cpu0.dcache.prefetcher     1.420790                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus0.inst     6.793666                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus0.data     3.292880                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus_10.inst    11.514063                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus_10.data     7.884451                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_percent::.cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.cpu0.dcache.prefetcher     0.000043                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus0.inst     0.000207                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus0.data     0.000100                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus_10.inst     0.000351                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus_10.data     0.000241                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::total     0.000944                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_task_id_blocks::1022           71                       # Occupied blocks per task id
system.cpu0.l3cache.tags.occ_task_id_blocks::1024         1482                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1022::4           71                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::4         1482                       # Occupied blocks per task id
system.cpu0.l3cache.tags.occ_task_id_percent::1022     0.002167                       # Percentage of cache occupancy per task id
system.cpu0.l3cache.tags.occ_task_id_percent::1024     0.045227                       # Percentage of cache occupancy per task id
system.cpu0.l3cache.tags.tag_accesses           26401                       # Number of tag accesses
system.cpu0.l3cache.tags.data_accesses          26401                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst            1                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      1336995                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus_10.inst        96433                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1433429                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst            1                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      1336995                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus_10.inst        96433                       # number of overall hits
system.cpu0.icache.overall_hits::total        1433429                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         4167                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus_10.inst         5887                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         10055                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         4167                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus_10.inst         5887                       # number of overall misses
system.cpu0.icache.overall_misses::total        10055                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     55163679                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::.switch_cpus_10.inst    113067045                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    168230724                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     55163679                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus_10.inst    113067045                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    168230724                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      1341162                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus_10.inst       102320                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1443484                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      1341162                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus_10.inst       102320                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1443484                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.500000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.003107                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus_10.inst     0.057535                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006966                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.500000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.003107                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus_10.inst     0.057535                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006966                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 13238.223902                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus_10.inst 19206.224732                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16731.051616                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 13238.223902                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus_10.inst 19206.224732                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16731.051616                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4478                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               86                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    52.069767                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8962                       # number of writebacks
system.cpu0.icache.writebacks::total             8962                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus_10.inst          581                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          581                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus_10.inst          581                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          581                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         4167                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::.switch_cpus_10.inst         5306                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         9473                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         4167                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus_10.inst         5306                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         9473                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     53426040                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus_10.inst     95373735                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    148799775                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     53426040                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus_10.inst     95373735                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    148799775                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.003107                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.051857                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006563                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.003107                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.051857                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006563                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 12821.223902                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 17974.695628                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 15707.777367                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 12821.223902                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 17974.695628                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 15707.777367                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8962                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst            1                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      1336995                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus_10.inst        96433                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1433429                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            1                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         4167                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus_10.inst         5887                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        10055                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     55163679                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus_10.inst    113067045                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    168230724                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      1341162                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus_10.inst       102320                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1443484                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.500000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.003107                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus_10.inst     0.057535                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006966                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 13238.223902                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus_10.inst 19206.224732                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16731.051616                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus_10.inst          581                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          581                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         4167                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus_10.inst         5306                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         9473                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     53426040                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus_10.inst     95373735                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    148799775                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.003107                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus_10.inst     0.051857                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006563                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 12821.223902                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.inst 17974.695628                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 15707.777367                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           10.498407                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1442903                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             9474                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           152.301351                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.001889                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst     2.043227                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus_10.inst     8.453290                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000004                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.003991                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus_10.inst     0.016510                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.020505                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         11557346                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        11557346                       # Number of data accesses
system.cpu0.toL3Bus.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu0.toL3Bus.trans_dist::ReadResp         1477                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::ReadExReq           76                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::ReadExResp           76                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::ReadSharedReq         1477                       # Transaction distribution
system.cpu0.toL3Bus.pkt_count_system.cpu0.l2cache.mem_side::system.cpu0.l3cache.cpu_side         3106                       # Packet count per connected master and slave (bytes)
system.cpu0.toL3Bus.pkt_size_system.cpu0.l2cache.mem_side::system.cpu0.l3cache.cpu_side        99392                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL3Bus.snoops                          0                       # Total snoops (count)
system.cpu0.toL3Bus.snoopTraffic                    0                       # Total snoop traffic (bytes)
system.cpu0.toL3Bus.snoop_fanout::samples         1553                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::mean              0                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::stdev             0                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::0              1553    100.00%    100.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::1                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::total          1553                       # Request fanout histogram
system.cpu0.toL3Bus.reqLayer0.occupancy        647241                       # Layer occupancy (ticks)
system.cpu0.toL3Bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.toL3Bus.respLayer0.occupancy      1941552                       # Layer occupancy (ticks)
system.cpu0.toL3Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          6672                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.switch_cpus0.data       422725                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus_10.data       183018                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          605743                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data       422725                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus_10.data       183018                       # number of overall hits
system.cpu0.dcache.overall_hits::total         605743                       # number of overall hits
system.cpu0.dcache.demand_misses::.switch_cpus0.data          157                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus_10.data          999                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1156                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data          157                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus_10.data          999                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1156                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data     13331073                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::.switch_cpus_10.data     97324881                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    110655954                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data     13331073                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus_10.data     97324881                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    110655954                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.switch_cpus0.data       422882                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus_10.data       184017                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       606899                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data       422882                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus_10.data       184017                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       606899                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.000371                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus_10.data     0.005429                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.001905                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.000371                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus_10.data     0.005429                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.001905                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 84911.292994                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus_10.data 97422.303303                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 95723.143599                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 84911.292994                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus_10.data 97422.303303                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 95723.143599                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         4271                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               40                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs   106.775000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.unused_prefetches                1                       # number of HardPF blocks evicted w/o reference
system.cpu0.dcache.writebacks::.writebacks           37                       # number of writebacks
system.cpu0.dcache.writebacks::total               37                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus_10.data          573                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          573                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus_10.data          573                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          573                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data          157                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::.switch_cpus_10.data          426                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          583                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.dcache.prefetcher           71                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data          157                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus_10.data          426                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          654                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data     13265604                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus_10.data     45645654                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     58911258                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.dcache.prefetcher      9861992                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data     13265604                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus_10.data     45645654                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     68773250                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.000371                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus_10.data     0.002315                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000961                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.000371                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus_10.data     0.002315                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001078                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 84494.292994                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 107149.422535                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 101048.469983                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 138901.295775                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 84494.292994                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 107149.422535                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 105157.874618                       # average overall mshr miss latency
system.cpu0.dcache.replacements                   165                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data       258560                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus_10.data       116706                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         375266                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data          126                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus_10.data          950                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1076                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     10685208                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus_10.data     93247455                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    103932663                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data       258686                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus_10.data       117656                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       376342                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.000487                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus_10.data     0.008074                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.002859                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 84803.238095                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus_10.data 98155.215789                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 96591.694238                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus_10.data          570                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          570                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data          126                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus_10.data          380                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          506                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     10632666                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus_10.data     41749206                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     52381872                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.000487                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus_10.data     0.003230                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.001345                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 84386.238095                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.data 109866.331579                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 103521.486166                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data       164165                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus_10.data        66312                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        230477                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data           31                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus_10.data           49                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data      2645865                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus_10.data      4077426                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6723291                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data       164196                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus_10.data        66361                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       230557                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000189                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus_10.data     0.000738                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000347                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 85350.483871                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus_10.data 83212.775510                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84041.137500                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus_10.data            3                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data           31                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus_10.data           46                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           77                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data      2632938                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus_10.data      3896448                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      6529386                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000189                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus_10.data     0.000693                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000334                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 84933.483871                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_10.data 84705.391304                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84797.220779                       # average WriteReq mshr miss latency
system.cpu0.dcache.HardPFReq_mshr_misses::.cpu0.dcache.prefetcher           71                       # number of HardPFReq MSHR misses
system.cpu0.dcache.HardPFReq_mshr_misses::total           71                       # number of HardPFReq MSHR misses
system.cpu0.dcache.HardPFReq_mshr_miss_latency::.cpu0.dcache.prefetcher      9861992                       # number of HardPFReq MSHR miss cycles
system.cpu0.dcache.HardPFReq_mshr_miss_latency::total      9861992                       # number of HardPFReq MSHR miss cycles
system.cpu0.dcache.HardPFReq_mshr_miss_rate::.cpu0.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.dcache.HardPFReq_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 138901.295775                       # average HardPFReq mshr miss latency
system.cpu0.dcache.HardPFReq_avg_mshr_miss_latency::total 138901.295775                       # average HardPFReq mshr miss latency
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            9.761338                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             606397                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              654                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           927.212538                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     1293351859821                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher     0.764594                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data     2.250552                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus_10.data     6.746192                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.001493                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.004396                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus_10.data     0.013176                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.019065                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022           37                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::4           37                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          452                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.072266                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          4855846                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         4855846                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst         3846                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus_10.inst         4710                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus_10.data           18                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total           8574                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst         3846                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus_10.inst         4710                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus_10.data           18                       # number of overall hits
system.cpu0.l2cache.overall_hits::total          8574                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.dcache.prefetcher           71                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          321                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data          157                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.inst          595                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.data          408                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         1553                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.dcache.prefetcher           71                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          321                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data          157                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.inst          595                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.data          408                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         1553                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.cpu0.dcache.prefetcher      9831135                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     25626318                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data     13003311                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.inst     60803604                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.data     44818326                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    154082694                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.cpu0.dcache.prefetcher      9831135                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     25626318                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data     13003311                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.inst     60803604                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.data     44818326                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    154082694                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            1                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.dcache.prefetcher           71                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst         4167                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data          157                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.inst         5305                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.data          426                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total        10127                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            1                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.dcache.prefetcher           71                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst         4167                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data          157                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.inst         5305                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.data          426                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total        10127                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.dcache.prefetcher            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.077034                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.inst     0.112158                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.data     0.957746                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.153352                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.dcache.prefetcher            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.077034                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.inst     0.112158                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.data     0.957746                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.153352                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.cpu0.dcache.prefetcher 138466.690141                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 79832.766355                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 82823.636943                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.inst 102190.931092                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.data 109848.838235                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 99216.158403                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.cpu0.dcache.prefetcher 138466.690141                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 79832.766355                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 82823.636943                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.inst 102190.931092                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.data 109848.838235                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 99216.158403                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.demand_mshr_misses::.cpu0.dcache.prefetcher           71                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          321                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data          157                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.inst          595                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.data          408                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         1552                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.cpu0.dcache.prefetcher           71                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          321                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data          157                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.inst          595                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.data          408                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         1552                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.cpu0.dcache.prefetcher      9801528                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     25492461                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data     12937842                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.inst     60555489                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.data     44648190                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    153435510                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.cpu0.dcache.prefetcher      9801528                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     25492461                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data     12937842                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.inst     60555489                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.data     44648190                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    153435510                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.cpu0.dcache.prefetcher            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.077034                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.112158                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.data     0.957746                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.153254                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.cpu0.dcache.prefetcher            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.077034                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.112158                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.data     0.957746                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.153254                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 138049.690141                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 79415.766355                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 82406.636943                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 101773.931092                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 109431.838235                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 98863.086340                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 138049.690141                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 79415.766355                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 82406.636943                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 101773.931092                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 109431.838235                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 98863.086340                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                    0                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.cpu0.dcache.prefetcher            6                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::.switch_cpus0.data           17                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::.switch_cpus_10.data           14                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total           37                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.cpu0.dcache.prefetcher            6                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::.switch_cpus0.data           17                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::.switch_cpus_10.data           14                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total           37                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.cpu0.inst            1                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::.switch_cpus0.inst         4091                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::.switch_cpus_10.inst         4866                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total         8958                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.cpu0.inst            1                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::.switch_cpus0.inst         4091                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::.switch_cpus_10.inst         4866                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total         8958                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus_10.data            2                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data           31                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus_10.data           45                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total           76                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data      2581230                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus_10.data      3887274                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total      6468504                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data           31                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus_10.data           47                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total           78                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus_10.data     0.957447                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.974359                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 83265.483871                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_10.data 86383.866667                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 85111.894737                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data           31                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus_10.data           45                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total           76                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data      2568303                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_10.data      3868509                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total      6436812                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_10.data     0.957447                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.974359                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 82848.483871                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 85966.866667                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 84694.894737                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_hits::.switch_cpus0.inst         3846                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::.switch_cpus_10.inst         4710                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total         8556                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_misses::.cpu0.inst            1                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::.switch_cpus0.inst          321                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::.switch_cpus_10.inst          595                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total          917                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_miss_latency::.switch_cpus0.inst     25626318                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::.switch_cpus_10.inst     60803604                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total     86429922                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_accesses::.cpu0.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::.switch_cpus0.inst         4167                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::.switch_cpus_10.inst         5305                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total         9473                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.077034                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::.switch_cpus_10.inst     0.112158                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.096801                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 79832.766355                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_10.inst 102190.931092                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 94252.913850                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_mshr_misses::.switch_cpus0.inst          321                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_10.inst          595                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total          916                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst     25492461                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_10.inst     60555489                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total     86047950                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.077034                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_10.inst     0.112158                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.096696                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 79415.766355                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_10.inst 101773.931092                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 93938.810044                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus_10.data           16                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total           16                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.dcache.prefetcher           71                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data          126                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus_10.data          363                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total          560                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.cpu0.dcache.prefetcher      9831135                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data     10422081                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus_10.data     40931052                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total     61184268                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.dcache.prefetcher           71                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data          126                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus_10.data          379                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total          576                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus_10.data     0.957784                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.972222                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.cpu0.dcache.prefetcher 138466.690141                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 82714.928571                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data 112757.719008                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 109257.621429                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.cpu0.dcache.prefetcher           71                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          126                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_10.data          363                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total          560                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.cpu0.dcache.prefetcher      9801528                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     10369539                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data     40779681                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total     60950748                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.cpu0.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data     0.957784                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.972222                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 138049.690141                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 82297.928571                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data 112340.719008                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 108840.621429                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse          30.927050                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs             19249                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            1553                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           12.394720                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.021201                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.dcache.prefetcher     1.420790                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     6.793666                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data     3.292880                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.inst    11.514063                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.data     7.884450                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000005                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.dcache.prefetcher     0.000347                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.001659                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.000804                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.inst     0.002811                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.data     0.001925                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.007551                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1022           71                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         1482                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1022::4           71                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         1482                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1022     0.017334                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.361816                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses          309537                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses         309537                       # Number of data accesses
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp        10050                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty           37                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean         8962                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict          128                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq           78                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp           78                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq         9474                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq          576                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side        27909                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side         1473                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total            29382                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side      1179840                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side        44224                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total           1224064                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                          1                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic                   64                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples        10128                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.000592                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.024334                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0             10122     99.94%     99.94% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1                 6      0.06%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total         10128                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy      15555711                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy       818154                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy     11850723                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::ON           2502                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF   28014145902                       # Cumulative time (in ticks) in various power states
system.cpu1.l3cache.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu1.l3cache.demand_hits::.switch_cpus_11.data           24                       # number of demand (read+write) hits
system.cpu1.l3cache.demand_hits::total             24                       # number of demand (read+write) hits
system.cpu1.l3cache.overall_hits::.switch_cpus_11.data           24                       # number of overall hits
system.cpu1.l3cache.overall_hits::total            24                       # number of overall hits
system.cpu1.l3cache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.cpu1.dcache.prefetcher           13                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus1.inst          198                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus1.data         1183                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus_11.inst           88                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus_11.data        28820                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::total        30304                       # number of demand (read+write) misses
system.cpu1.l3cache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l3cache.overall_misses::.cpu1.dcache.prefetcher           13                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus1.inst          198                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus1.data         1183                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus_11.inst           88                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus_11.data        28820                       # number of overall misses
system.cpu1.l3cache.overall_misses::total        30304                       # number of overall misses
system.cpu1.l3cache.demand_miss_latency::.cpu1.dcache.prefetcher      1402796                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::.switch_cpus1.inst     23463756                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::.switch_cpus1.data    174890634                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::.switch_cpus_11.inst     17859276                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::.switch_cpus_11.data   4315921227                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::total   4533537689                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.overall_miss_latency::.cpu1.dcache.prefetcher      1402796                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus1.inst     23463756                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus1.data    174890634                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus_11.inst     17859276                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus_11.data   4315921227                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::total   4533537689                       # number of overall miss cycles
system.cpu1.l3cache.demand_accesses::.cpu1.inst            1                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.cpu1.dcache.prefetcher           13                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus1.inst          198                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus1.data         1183                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus_11.inst           88                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus_11.data        28844                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::total        30328                       # number of demand (read+write) accesses
system.cpu1.l3cache.overall_accesses::.cpu1.inst            1                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.cpu1.dcache.prefetcher           13                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus1.inst          198                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus1.data         1183                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus_11.inst           88                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus_11.data        28844                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::total        30328                       # number of overall (read+write) accesses
system.cpu1.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.cpu1.dcache.prefetcher            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus_11.inst            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus_11.data     0.999168                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::total     0.999209                       # miss rate for demand accesses
system.cpu1.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.cpu1.dcache.prefetcher            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus_11.inst            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus_11.data     0.999168                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::total     0.999209                       # miss rate for overall accesses
system.cpu1.l3cache.demand_avg_miss_latency::.cpu1.dcache.prefetcher 107907.384615                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 118503.818182                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus1.data 147836.546069                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus_11.inst 202946.318182                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus_11.data 149754.379840                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::total 149601.956474                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.cpu1.dcache.prefetcher 107907.384615                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 118503.818182                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus1.data 147836.546069                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus_11.inst 202946.318182                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus_11.data 149754.379840                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::total 149601.956474                       # average overall miss latency
system.cpu1.l3cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l3cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l3cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l3cache.writebacks::.writebacks            2                       # number of writebacks
system.cpu1.l3cache.writebacks::total               2                       # number of writebacks
system.cpu1.l3cache.demand_mshr_misses::.cpu1.dcache.prefetcher           13                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus1.inst          198                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus1.data         1183                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus_11.inst           88                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus_11.data        28820                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::total        30302                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.cpu1.dcache.prefetcher           13                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus1.inst          198                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus1.data         1183                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus_11.inst           88                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus_11.data        28820                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::total        30302                       # number of overall MSHR misses
system.cpu1.l3cache.demand_mshr_miss_latency::.cpu1.dcache.prefetcher      1397375                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     23381190                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus1.data    174397323                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus_11.inst     17822580                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus_11.data   4303903287                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::total   4520901755                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.cpu1.dcache.prefetcher      1397375                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     23381190                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus1.data    174397323                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus_11.inst     17822580                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus_11.data   4303903287                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::total   4520901755                       # number of overall MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_rate::.cpu1.dcache.prefetcher            1                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus_11.data     0.999168                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::total     0.999143                       # mshr miss rate for demand accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.cpu1.dcache.prefetcher            1                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus_11.data     0.999168                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::total     0.999143                       # mshr miss rate for overall accesses
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 107490.384615                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 118086.818182                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 147419.546069                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 202529.318182                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 149337.379840                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::total 149194.830539                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 107490.384615                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 118086.818182                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 147419.546069                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 202529.318182                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 149337.379840                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::total 149194.830539                       # average overall mshr miss latency
system.cpu1.l3cache.replacements                  854                       # number of replacements
system.cpu1.l3cache.WritebackDirty_hits::.cpu1.dcache.prefetcher            1                       # number of WritebackDirty hits
system.cpu1.l3cache.WritebackDirty_hits::.switch_cpus1.data            6                       # number of WritebackDirty hits
system.cpu1.l3cache.WritebackDirty_hits::.switch_cpus_11.data            1                       # number of WritebackDirty hits
system.cpu1.l3cache.WritebackDirty_hits::total            8                       # number of WritebackDirty hits
system.cpu1.l3cache.WritebackDirty_accesses::.cpu1.dcache.prefetcher            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l3cache.WritebackDirty_accesses::.switch_cpus1.data            6                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l3cache.WritebackDirty_accesses::.switch_cpus_11.data            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l3cache.WritebackDirty_accesses::total            8                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_misses::.switch_cpus1.data           21                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_misses::.switch_cpus_11.data            1                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_misses::total           23                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_miss_latency::.switch_cpus1.data      2109186                       # number of ReadExReq miss cycles
system.cpu1.l3cache.ReadExReq_miss_latency::.switch_cpus_11.data       105084                       # number of ReadExReq miss cycles
system.cpu1.l3cache.ReadExReq_miss_latency::total      2214270                       # number of ReadExReq miss cycles
system.cpu1.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_accesses::.switch_cpus1.data           21                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_accesses::.switch_cpus_11.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_accesses::total           23                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_miss_rate::.switch_cpus_11.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 100437.428571                       # average ReadExReq miss latency
system.cpu1.l3cache.ReadExReq_avg_miss_latency::.switch_cpus_11.data       105084                       # average ReadExReq miss latency
system.cpu1.l3cache.ReadExReq_avg_miss_latency::total 96272.608696                       # average ReadExReq miss latency
system.cpu1.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data           21                       # number of ReadExReq MSHR misses
system.cpu1.l3cache.ReadExReq_mshr_misses::.switch_cpus_11.data            1                       # number of ReadExReq MSHR misses
system.cpu1.l3cache.ReadExReq_mshr_misses::total           22                       # number of ReadExReq MSHR misses
system.cpu1.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      2100429                       # number of ReadExReq MSHR miss cycles
system.cpu1.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus_11.data       104667                       # number of ReadExReq MSHR miss cycles
system.cpu1.l3cache.ReadExReq_mshr_miss_latency::total      2205096                       # number of ReadExReq MSHR miss cycles
system.cpu1.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus_11.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_mshr_miss_rate::total     0.956522                       # mshr miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 100020.428571                       # average ReadExReq mshr miss latency
system.cpu1.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data       104667                       # average ReadExReq mshr miss latency
system.cpu1.l3cache.ReadExReq_avg_mshr_miss_latency::total 100231.636364                       # average ReadExReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_hits::.switch_cpus_11.data           24                       # number of ReadSharedReq hits
system.cpu1.l3cache.ReadSharedReq_hits::total           24                       # number of ReadSharedReq hits
system.cpu1.l3cache.ReadSharedReq_misses::.cpu1.inst            1                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.cpu1.dcache.prefetcher           13                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          198                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus1.data         1162                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus_11.inst           88                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus_11.data        28819                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::total        30281                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_miss_latency::.cpu1.dcache.prefetcher      1402796                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     23463756                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data    172781448                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus_11.inst     17859276                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus_11.data   4315816143                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::total   4531323419                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_accesses::.cpu1.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.cpu1.dcache.prefetcher           13                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          198                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus1.data         1162                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus_11.inst           88                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus_11.data        28843                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::total        30305                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.cpu1.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus_11.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.999168                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::total     0.999208                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.cpu1.dcache.prefetcher 107907.384615                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 118503.818182                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 148693.156627                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.inst 202946.318182                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 149755.929873                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::total 149642.462898                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.cpu1.dcache.prefetcher           13                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          198                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         1162                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_11.inst           88                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_11.data        28819                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::total        30280                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.cpu1.dcache.prefetcher      1397375                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     23381190                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    172296894                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.inst     17822580                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data   4303798620                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::total   4518696659                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.cpu1.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.999168                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::total     0.999175                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 107490.384615                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 118086.818182                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 148276.156627                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.inst 202529.318182                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 149338.929873                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 149230.404855                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.tags.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu1.l3cache.tags.tagsinuse         311.236091                       # Cycle average of tags in use
system.cpu1.l3cache.tags.total_refs             56232                       # Total number of references to valid blocks.
system.cpu1.l3cache.tags.sampled_refs           30304                       # Sample count of references to valid blocks.
system.cpu1.l3cache.tags.avg_refs            1.855597                       # Average number of references to valid blocks.
system.cpu1.l3cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu1.l3cache.tags.occ_blocks::.cpu1.inst     0.021201                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.cpu1.data     0.021201                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.cpu1.dcache.prefetcher     0.173618                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus1.inst     4.020785                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus1.data    23.791222                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus_11.inst     1.577157                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus_11.data   281.630907                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.cpu1.data     0.000001                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.cpu1.dcache.prefetcher     0.000005                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus1.inst     0.000123                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus1.data     0.000726                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus_11.inst     0.000048                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus_11.data     0.008595                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::total     0.009498                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_task_id_blocks::1022           12                       # Occupied blocks per task id
system.cpu1.l3cache.tags.occ_task_id_blocks::1024        29438                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1022::3            5                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1022::4            7                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::2         1030                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::3        10011                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::4        18333                       # Occupied blocks per task id
system.cpu1.l3cache.tags.occ_task_id_percent::1022     0.000366                       # Percentage of cache occupancy per task id
system.cpu1.l3cache.tags.occ_task_id_percent::1024     0.898376                       # Percentage of cache occupancy per task id
system.cpu1.l3cache.tags.tag_accesses          930016                       # Number of tag accesses
system.cpu1.l3cache.tags.data_accesses         930016                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst            1                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst      1179736                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus_11.inst     13194310                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14374047                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst            1                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst      1179736                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus_11.inst     13194310                       # number of overall hits
system.cpu1.icache.overall_hits::total       14374047                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          198                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus_11.inst          106                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           305                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          198                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus_11.inst          106                       # number of overall misses
system.cpu1.icache.overall_misses::total          305                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     25115076                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::.switch_cpus_11.inst     22343277                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     47458353                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     25115076                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus_11.inst     22343277                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     47458353                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst      1179934                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus_11.inst     13194416                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14374352                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst      1179934                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus_11.inst     13194416                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14374352                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.500000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000168                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus_11.inst     0.000008                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.500000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000168                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus_11.inst     0.000008                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 126843.818182                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus_11.inst 210785.632075                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 155601.157377                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 126843.818182                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus_11.inst 210785.632075                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 155601.157377                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3113                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   163.842105                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus_11.inst           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus_11.inst           18                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          198                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::.switch_cpus_11.inst           88                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          286                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          198                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus_11.inst           88                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          286                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     25032510                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus_11.inst     18556500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     43589010                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     25032510                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus_11.inst     18556500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     43589010                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000168                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus_11.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000168                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus_11.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 126426.818182                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 210869.318182                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 152409.125874                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 126426.818182                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 210869.318182                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 152409.125874                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst            1                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst      1179736                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus_11.inst     13194310                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14374047                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            1                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          198                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus_11.inst          106                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          305                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     25115076                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus_11.inst     22343277                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     47458353                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst      1179934                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus_11.inst     13194416                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14374352                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.500000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000168                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus_11.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 126843.818182                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus_11.inst 210785.632075                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 155601.157377                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus_11.inst           18                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          198                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus_11.inst           88                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          286                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     25032510                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus_11.inst     18556500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     43589010                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000168                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus_11.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 126426.818182                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.inst 210869.318182                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 152409.125874                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse            5.829585                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14374334                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              287                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         50084.787456                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.021201                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst     4.193875                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus_11.inst     1.614510                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.000041                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.008191                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus_11.inst     0.003153                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.011386                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          287                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          286                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.560547                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        114995103                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       114995103                       # Number of data accesses
system.cpu1.toL3Bus.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu1.toL3Bus.trans_dist::ReadResp        30305                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::WritebackDirty           10                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::CleanEvict        26748                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::ReadExReq           23                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::ReadExResp           23                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::ReadSharedReq        30305                       # Transaction distribution
system.cpu1.toL3Bus.pkt_count_system.cpu1.l2cache.mem_side::system.cpu1.l3cache.cpu_side        86560                       # Packet count per connected master and slave (bytes)
system.cpu1.toL3Bus.pkt_size_system.cpu1.l2cache.mem_side::system.cpu1.l3cache.cpu_side      1941504                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL3Bus.snoops                        854                       # Total snoops (count)
system.cpu1.toL3Bus.snoopTraffic                  128                       # Total snoop traffic (bytes)
system.cpu1.toL3Bus.snoop_fanout::samples        31182                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::mean       0.007729                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::stdev      0.087575                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::0             30941     99.23%     99.23% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::1               241      0.77%    100.00% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::total         31182                       # Request fanout histogram
system.cpu1.toL3Bus.reqLayer0.occupancy      23454590                       # Layer occupancy (ticks)
system.cpu1.toL3Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu1.toL3Bus.respLayer0.occupancy     37937826                       # Layer occupancy (ticks)
system.cpu1.toL3Bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          6672                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.switch_cpus1.data       468981                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus_11.data     21293817                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21762798                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data       468981                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus_11.data     21293817                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21762798                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data         1259                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus_11.data        89346                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         90606                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data         1259                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus_11.data        89346                       # number of overall misses
system.cpu1.dcache.overall_misses::total        90606                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data    185327310                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::.switch_cpus_11.data   9134336211                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9319663521                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data    185327310                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus_11.data   9134336211                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9319663521                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data       470240                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus_11.data     21383163                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21853404                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data       470240                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus_11.data     21383163                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21853404                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.002677                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus_11.data     0.004178                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004146                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.002677                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus_11.data     0.004178                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004146                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 147201.993646                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus_11.data 102235.536129                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102859.231409                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 147201.993646                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus_11.data 102235.536129                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102859.231409                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          526                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          263                       # average number of cycles each access was blocked
system.cpu1.dcache.unused_prefetches              167                       # number of HardPF blocks evicted w/o reference
system.cpu1.dcache.writebacks::.writebacks          177                       # number of writebacks
system.cpu1.dcache.writebacks::total              177                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus_11.data        33926                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        33926                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus_11.data        33926                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        33926                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data         1259                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::.switch_cpus_11.data        55420                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        56679                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.dcache.prefetcher          167                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data         1259                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus_11.data        55420                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        56846                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data    184802307                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus_11.data   4733401194                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4918203501                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.dcache.prefetcher      2491867                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data    184802307                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus_11.data   4733401194                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4920695368                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.002677                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus_11.data     0.002592                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002594                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.002677                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus_11.data     0.002592                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002601                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 146784.993646                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 85409.620967                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86772.940613                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 14921.359281                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 146784.993646                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 85409.620967                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86561.857791                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 56335                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data       270510                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus_11.data     10647200                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10917710                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data         1238                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus_11.data        89220                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        90458                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data    183042984                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus_11.data   9133267440                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9316310424                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data       271748                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus_11.data     10736420                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11008168                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.004556                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus_11.data     0.008310                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008217                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 147853.783522                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus_11.data 102367.938130                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102990.453293                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus_11.data        33926                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        33926                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         1238                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus_11.data        55294                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        56532                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data    182526738                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus_11.data   4732384965                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4914911703                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.004556                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus_11.data     0.005150                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005135                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 147436.783522                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.data 85585.867635                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86940.347113                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data       198471                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus_11.data     10646617                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      10845088                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data           21                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus_11.data          126                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          148                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data      2284326                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus_11.data      1068771                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3353097                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data       198492                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus_11.data     10646743                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10845236                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000106                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus_11.data     0.000012                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 108777.428571                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus_11.data  8482.309524                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 22656.060811                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data           21                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus_11.data          126                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          147                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data      2275569                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus_11.data      1016229                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3291798                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000106                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus_11.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 108360.428571                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_11.data  8065.309524                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22393.183673                       # average WriteReq mshr miss latency
system.cpu1.dcache.HardPFReq_mshr_misses::.cpu1.dcache.prefetcher          167                       # number of HardPFReq MSHR misses
system.cpu1.dcache.HardPFReq_mshr_misses::total          167                       # number of HardPFReq MSHR misses
system.cpu1.dcache.HardPFReq_mshr_miss_latency::.cpu1.dcache.prefetcher      2491867                       # number of HardPFReq MSHR miss cycles
system.cpu1.dcache.HardPFReq_mshr_miss_latency::total      2491867                       # number of HardPFReq MSHR miss cycles
system.cpu1.dcache.HardPFReq_mshr_miss_rate::.cpu1.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.dcache.HardPFReq_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 14921.359281                       # average HardPFReq mshr miss latency
system.cpu1.dcache.HardPFReq_avg_mshr_miss_latency::total 14921.359281                       # average HardPFReq mshr miss latency
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           10.665171                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           21819645                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            56847                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           383.831073                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     1293351709284                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.000505                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher     0.024757                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data     1.499705                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus_11.data     9.140204                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000001                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.000048                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.002929                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus_11.data     0.017852                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.020830                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          314                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        174884079                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       174884079                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.demand_hits::.cpu1.dcache.prefetcher          154                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data           76                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus_11.data        26576                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total          26806                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.cpu1.dcache.prefetcher          154                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data           76                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus_11.data        26576                       # number of overall hits
system.cpu1.l2cache.overall_hits::total         26806                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.dcache.prefetcher           13                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          198                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data         1183                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.inst           88                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.data        28844                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        30328                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.dcache.prefetcher           13                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          198                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data         1183                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.inst           88                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.data        28844                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        30328                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.cpu1.dcache.prefetcher      1490767                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     24702246                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data    182290299                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.inst     18409716                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.data   4496764536                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   4723657564                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.cpu1.dcache.prefetcher      1490767                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     24702246                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data    182290299                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.inst     18409716                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.data   4496764536                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   4723657564                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.dcache.prefetcher          167                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          198                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data         1259                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.inst           88                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.data        55420                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total        57134                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.dcache.prefetcher          167                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          198                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data         1259                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.inst           88                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.data        55420                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total        57134                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.dcache.prefetcher     0.077844                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.939635                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.data     0.520462                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.530822                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.dcache.prefetcher     0.077844                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.939635                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.data     0.520462                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.530822                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.cpu1.dcache.prefetcher 114674.384615                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 124758.818182                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 154091.546069                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.inst 209201.318182                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.data 155899.477742                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 155752.359668                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.cpu1.dcache.prefetcher 114674.384615                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 124758.818182                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 154091.546069                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.inst 209201.318182                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.data 155899.477742                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 155752.359668                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks            8                       # number of writebacks
system.cpu1.l2cache.writebacks::total               8                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.cpu1.dcache.prefetcher           13                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          198                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data         1183                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.inst           88                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.data        28844                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        30326                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.cpu1.dcache.prefetcher           13                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          198                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data         1183                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.inst           88                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.data        28844                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        30326                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.cpu1.dcache.prefetcher      1485346                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     24619680                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data    181796988                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.inst     18373020                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.data   4484736588                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   4711011622                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.cpu1.dcache.prefetcher      1485346                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     24619680                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data    181796988                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.inst     18373020                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.data   4484736588                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   4711011622                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.cpu1.dcache.prefetcher     0.077844                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.939635                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.data     0.520462                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.530787                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.cpu1.dcache.prefetcher     0.077844                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.939635                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.data     0.520462                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.530787                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 114257.384615                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 124341.818182                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 153674.546069                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 208784.318182                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 155482.477742                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 155345.631537                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 114257.384615                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 124341.818182                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 153674.546069                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 208784.318182                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 155482.477742                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 155345.631537                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                26232                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.cpu1.data            1                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::.switch_cpus1.data            8                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::.switch_cpus_11.data          168                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total          177                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.cpu1.data            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::.switch_cpus1.data            8                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::.switch_cpus_11.data          168                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total          177                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.CleanEvict_mshr_misses::.switch_cpus_11.data            5                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total            5                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::.switch_cpus_11.data          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus_11.data          125                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total          125                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data           21                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus_11.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total           23                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data      2240541                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus_11.data       111339                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total      2351880                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data           21                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus_11.data          126                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total          148                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus_11.data     0.007937                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.155405                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 106692.428571                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_11.data       111339                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 102255.652174                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data           21                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus_11.data            1                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total           22                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      2231784                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_11.data       110922                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total      2342706                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_11.data     0.007937                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.148649                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 106275.428571                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data       110922                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 106486.636364                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_misses::.cpu1.inst            1                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::.switch_cpus1.inst          198                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::.switch_cpus_11.inst           88                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total          287                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_miss_latency::.switch_cpus1.inst     24702246                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::.switch_cpus_11.inst     18409716                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     43111962                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_accesses::.cpu1.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::.switch_cpus1.inst          198                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::.switch_cpus_11.inst           88                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total          287                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::.switch_cpus_11.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 124758.818182                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_11.inst 209201.318182                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 150215.895470                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_mshr_misses::.switch_cpus1.inst          198                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_11.inst           88                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total          286                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst     24619680                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_11.inst     18373020                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     42992700                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.996516                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 124341.818182                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_11.inst 208784.318182                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 150324.125874                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.cpu1.dcache.prefetcher          154                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data           76                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus_11.data        26451                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total        26681                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.dcache.prefetcher           13                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data         1162                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus_11.data        28843                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        30018                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.cpu1.dcache.prefetcher      1490767                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data    180049758                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus_11.data   4496653197                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   4678193722                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.dcache.prefetcher          167                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data         1238                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus_11.data        55294                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total        56699                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.dcache.prefetcher     0.077844                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.938611                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.521630                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.529427                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.cpu1.dcache.prefetcher 114674.384615                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 154948.156627                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 155901.022674                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 155846.282964                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.cpu1.dcache.prefetcher           13                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         1162                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_11.data        28843                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        30018                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.cpu1.dcache.prefetcher      1485346                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    179565204                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data   4484625666                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   4665676216                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.cpu1.dcache.prefetcher     0.077844                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.938611                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.521630                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.529427                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 114257.384615                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 154531.156627                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 155484.022674                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 155429.282964                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse          78.999428                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs            113416                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           30328                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            3.739647                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.003761                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.021201                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.dcache.prefetcher     0.117688                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.698838                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data    11.087787                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.inst     0.193929                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.data    66.876225                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000005                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.dcache.prefetcher     0.000029                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000171                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.002707                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.inst     0.000047                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.data     0.016327                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.019287                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1022            5                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4091                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1022::4            4                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1031                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         2488                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          508                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1022     0.001221                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.998779                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses         1845064                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses        1845064                       # Number of data accesses
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp        56986                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty          185                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict        82623                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq          148                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp          148                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq          287                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq        56699                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side          574                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       170029                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total           170603                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side        18368                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side      3649536                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total           3667904                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                      26473                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic                  512                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples        83607                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.006602                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.080986                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0             83055     99.34%     99.34% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1               552      0.66%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total         83607                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy      47499133                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy     71114346                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy       357786                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.switch_cpus_10.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus_10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::mean  25484137680                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::min_value  25484137680                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::max_value  25484137680                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateResidencyTicks::CLK_GATED  25484137680                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.pwrStateResidencyTicks::OFF   2530010724                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.itb.walker.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.pwrStateResidencyTicks::OFF  28014148404                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.itb.walker.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus1.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF  28014148404                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1321365856020                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.dcache.prefetcher         4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.dcache.prefetcher          832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst        20544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data        10048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst        12672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        75712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_10.inst        38080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_10.data        26112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_11.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_11.data      1844480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2038848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst        20544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst        12672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_10.inst        38080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_11.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         77056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.switch_cpus1.data          128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.dcache.prefetcher           71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.dcache.prefetcher           13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst          321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data          157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst          198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data         1183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_10.inst          595                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_10.data          408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_11.inst           88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_11.data        28820                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               31857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus1.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  2                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst             2285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.dcache.prefetcher       162204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst             2285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data             2285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.dcache.prefetcher        29699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst       733344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data       358676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       452343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data      2702634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_10.inst      1359313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_10.data       932100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_11.inst       201041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_11.data     65841016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              72779225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst         2285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst         2285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst       733344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       452343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_10.inst      1359313                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_11.inst       201041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2750610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus1.data         4569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                 4569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst            2285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.dcache.prefetcher       162204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst            2285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data            2285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.dcache.prefetcher        29699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst       733344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data       358676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       452343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data      2707203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_10.inst      1359313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_10.data       932100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_11.inst       201041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_11.data     65841016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             72783794                       # Total bandwidth to/from this memory (bytes/s)
system.cpu_clk_domain.clock                       417                       # Clock period in ticks

---------- End Simulation Statistics   ----------
